<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro pwm.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro pwm.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ae22ba310216723862ab9f5ea47b7ba4f" id="r_ae22ba310216723862ab9f5ea47b7ba4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae22ba310216723862ab9f5ea47b7ba4f">PWM_CH0_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae22ba310216723862ab9f5ea47b7ba4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16401a006b22b48c0f726f94774928ff" id="r_a16401a006b22b48c0f726f94774928ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a16401a006b22b48c0f726f94774928ff">PWM_CH0_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a16401a006b22b48c0f726f94774928ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8796b31b821fd19e25dcd9591fc94e04" id="r_a8796b31b821fd19e25dcd9591fc94e04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8796b31b821fd19e25dcd9591fc94e04">PWM_CH0_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8796b31b821fd19e25dcd9591fc94e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af558f785da5eac785bc162fdc1d5a8c9" id="r_af558f785da5eac785bc162fdc1d5a8c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af558f785da5eac785bc162fdc1d5a8c9">PWM_CH0_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:af558f785da5eac785bc162fdc1d5a8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea44b6879c8d37565151e28d85306574" id="r_aea44b6879c8d37565151e28d85306574"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aea44b6879c8d37565151e28d85306574">PWM_CH0_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:aea44b6879c8d37565151e28d85306574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c61ed3d0fca342fc83049ee0cc0cf1" id="r_a35c61ed3d0fca342fc83049ee0cc0cf1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a35c61ed3d0fca342fc83049ee0cc0cf1">PWM_CH0_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a35c61ed3d0fca342fc83049ee0cc0cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e9b2f3db07ed485454a4d116fe0f1c" id="r_a10e9b2f3db07ed485454a4d116fe0f1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a10e9b2f3db07ed485454a4d116fe0f1c">PWM_CH0_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a10e9b2f3db07ed485454a4d116fe0f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa503e783d47a66e4a6296471908fb0" id="r_aafa503e783d47a66e4a6296471908fb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aafa503e783d47a66e4a6296471908fb0">PWM_CH0_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:aafa503e783d47a66e4a6296471908fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7c935570bee5881369484dccef55d2" id="r_aea7c935570bee5881369484dccef55d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aea7c935570bee5881369484dccef55d2">PWM_CH0_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aea7c935570bee5881369484dccef55d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9840a08b8818f71332a24bbd0e0e886" id="r_af9840a08b8818f71332a24bbd0e0e886"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af9840a08b8818f71332a24bbd0e0e886">PWM_CH0_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:af9840a08b8818f71332a24bbd0e0e886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51fd88fc3f67e923cf423b2f0233ac1e" id="r_a51fd88fc3f67e923cf423b2f0233ac1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a51fd88fc3f67e923cf423b2f0233ac1e">PWM_CH0_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a51fd88fc3f67e923cf423b2f0233ac1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c7e06f841e75ba97fa198eea2e0bc5" id="r_a00c7e06f841e75ba97fa198eea2e0bc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a00c7e06f841e75ba97fa198eea2e0bc5">PWM_CH0_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a00c7e06f841e75ba97fa198eea2e0bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e5a54113fd3224be236e32dd29937d" id="r_a73e5a54113fd3224be236e32dd29937d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a73e5a54113fd3224be236e32dd29937d">PWM_CH0_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a73e5a54113fd3224be236e32dd29937d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac98fa271147e56664c01e02315ba0428" id="r_ac98fa271147e56664c01e02315ba0428"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac98fa271147e56664c01e02315ba0428">PWM_CH0_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac98fa271147e56664c01e02315ba0428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b6aec0141d674a85aa197f600f21d95" id="r_a1b6aec0141d674a85aa197f600f21d95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1b6aec0141d674a85aa197f600f21d95">PWM_CH0_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a1b6aec0141d674a85aa197f600f21d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae747188c4fd668ab7318380d5312c3" id="r_a9ae747188c4fd668ab7318380d5312c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9ae747188c4fd668ab7318380d5312c3">PWM_CH0_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a9ae747188c4fd668ab7318380d5312c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fba3011d675da608152c98d5a02e49b" id="r_a1fba3011d675da608152c98d5a02e49b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1fba3011d675da608152c98d5a02e49b">PWM_CH0_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a1fba3011d675da608152c98d5a02e49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32589e93010cd02de15afdb8261a4e91" id="r_a32589e93010cd02de15afdb8261a4e91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a32589e93010cd02de15afdb8261a4e91">PWM_CH0_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a32589e93010cd02de15afdb8261a4e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3402826397485120bd06aed7de706de8" id="r_a3402826397485120bd06aed7de706de8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3402826397485120bd06aed7de706de8">PWM_CH0_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3402826397485120bd06aed7de706de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a818d6741f41370dd77acb22287b7a" id="r_a17a818d6741f41370dd77acb22287b7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a17a818d6741f41370dd77acb22287b7a">PWM_CH0_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a17a818d6741f41370dd77acb22287b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab6945e27527b9f4c13365813dd8559" id="r_acab6945e27527b9f4c13365813dd8559"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acab6945e27527b9f4c13365813dd8559">PWM_CH0_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:acab6945e27527b9f4c13365813dd8559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1470637ace8fd3c671e2c1817002f9b6" id="r_a1470637ace8fd3c671e2c1817002f9b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1470637ace8fd3c671e2c1817002f9b6">PWM_CH0_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a1470637ace8fd3c671e2c1817002f9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f8536897c003c8fb34a62c51b5fb88" id="r_a75f8536897c003c8fb34a62c51b5fb88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a75f8536897c003c8fb34a62c51b5fb88">PWM_CH0_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a75f8536897c003c8fb34a62c51b5fb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89db09c4802ed62233c53ca83748f3b0" id="r_a89db09c4802ed62233c53ca83748f3b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a89db09c4802ed62233c53ca83748f3b0">PWM_CH0_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a89db09c4802ed62233c53ca83748f3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a0d972b0d97a23e1ed838d9f5a71b2" id="r_a28a0d972b0d97a23e1ed838d9f5a71b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a28a0d972b0d97a23e1ed838d9f5a71b2">PWM_CH0_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a28a0d972b0d97a23e1ed838d9f5a71b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f923ffa80bdfea7f78104ff8877dad" id="r_ab0f923ffa80bdfea7f78104ff8877dad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab0f923ffa80bdfea7f78104ff8877dad">PWM_CH0_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:ab0f923ffa80bdfea7f78104ff8877dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a783b11b664a4af77b55ca8728a0d30d1" id="r_a783b11b664a4af77b55ca8728a0d30d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a783b11b664a4af77b55ca8728a0d30d1">PWM_CH0_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a783b11b664a4af77b55ca8728a0d30d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12089c6a09f97c76a6e60bb33f7598d9" id="r_a12089c6a09f97c76a6e60bb33f7598d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a12089c6a09f97c76a6e60bb33f7598d9">PWM_CH0_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a12089c6a09f97c76a6e60bb33f7598d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c3e56c06a53cb6711f2c1f9b848545" id="r_ae1c3e56c06a53cb6711f2c1f9b848545"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae1c3e56c06a53cb6711f2c1f9b848545">PWM_CH0_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae1c3e56c06a53cb6711f2c1f9b848545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54ff0d466a39afd165589b691fef7874" id="r_a54ff0d466a39afd165589b691fef7874"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a54ff0d466a39afd165589b691fef7874">PWM_CH0_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a54ff0d466a39afd165589b691fef7874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97daf7689c8e8a3e9cdd522fb44eef31" id="r_a97daf7689c8e8a3e9cdd522fb44eef31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a97daf7689c8e8a3e9cdd522fb44eef31">PWM_CH0_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a97daf7689c8e8a3e9cdd522fb44eef31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1f4bf66910da4448ee29fe8b47e759" id="r_a7d1f4bf66910da4448ee29fe8b47e759"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7d1f4bf66910da4448ee29fe8b47e759">PWM_CH0_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7d1f4bf66910da4448ee29fe8b47e759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f1b9a264fa8b96a8db98567c2e05452" id="r_a8f1b9a264fa8b96a8db98567c2e05452"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8f1b9a264fa8b96a8db98567c2e05452">PWM_CH0_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a8f1b9a264fa8b96a8db98567c2e05452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af182cc16f672c233ab094d13c1317ecd" id="r_af182cc16f672c233ab094d13c1317ecd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af182cc16f672c233ab094d13c1317ecd">PWM_CH0_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af182cc16f672c233ab094d13c1317ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc713ccf4b23d635db648c150112c4e" id="r_aadc713ccf4b23d635db648c150112c4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aadc713ccf4b23d635db648c150112c4e">PWM_CH0_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aadc713ccf4b23d635db648c150112c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98007608b77b01bba2275c50e88500c" id="r_ae98007608b77b01bba2275c50e88500c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae98007608b77b01bba2275c50e88500c">PWM_CH0_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae98007608b77b01bba2275c50e88500c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a9680c32f12fc23d5630317d5966bb" id="r_a73a9680c32f12fc23d5630317d5966bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a73a9680c32f12fc23d5630317d5966bb">PWM_CH0_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a73a9680c32f12fc23d5630317d5966bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c79d63004fe2bc2b005feb92870afff" id="r_a5c79d63004fe2bc2b005feb92870afff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5c79d63004fe2bc2b005feb92870afff">PWM_CH0_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5c79d63004fe2bc2b005feb92870afff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8303c7117c32d8213f41369062c2f3c6" id="r_a8303c7117c32d8213f41369062c2f3c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8303c7117c32d8213f41369062c2f3c6">PWM_CH0_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:a8303c7117c32d8213f41369062c2f3c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:a8303c7117c32d8213f41369062c2f3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc9764ce2e5200a81661b64ae25d781" id="r_a9bc9764ce2e5200a81661b64ae25d781"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9bc9764ce2e5200a81661b64ae25d781">PWM_CH0_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a9bc9764ce2e5200a81661b64ae25d781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e6af1d09544288bf12a6fdaa04bc5b" id="r_ae9e6af1d09544288bf12a6fdaa04bc5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae9e6af1d09544288bf12a6fdaa04bc5b">PWM_CH0_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:ae9e6af1d09544288bf12a6fdaa04bc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1832947766da4aafe30fcd994214673f" id="r_a1832947766da4aafe30fcd994214673f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1832947766da4aafe30fcd994214673f">PWM_CH0_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a1832947766da4aafe30fcd994214673f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d7950ee85337c834700cc0a6b669e1b" id="r_a3d7950ee85337c834700cc0a6b669e1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3d7950ee85337c834700cc0a6b669e1b">PWM_CH0_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a3d7950ee85337c834700cc0a6b669e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967581a2d5f6e391f7f9a10c22c43eff" id="r_a967581a2d5f6e391f7f9a10c22c43eff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a967581a2d5f6e391f7f9a10c22c43eff">PWM_CH0_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a967581a2d5f6e391f7f9a10c22c43eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ebdf1ae5c46f09650e083a0be0ead1" id="r_a28ebdf1ae5c46f09650e083a0be0ead1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a28ebdf1ae5c46f09650e083a0be0ead1">PWM_CH0_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a28ebdf1ae5c46f09650e083a0be0ead1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18483153695f6b182c6584ee12c4e178" id="r_a18483153695f6b182c6584ee12c4e178"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a18483153695f6b182c6584ee12c4e178">PWM_CH0_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a18483153695f6b182c6584ee12c4e178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae542f9e4363f88f9a80afd07ce7a45" id="r_abae542f9e4363f88f9a80afd07ce7a45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abae542f9e4363f88f9a80afd07ce7a45">PWM_CH0_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:abae542f9e4363f88f9a80afd07ce7a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff8a928974f03abc96f19790cec9e7f" id="r_aaff8a928974f03abc96f19790cec9e7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaff8a928974f03abc96f19790cec9e7f">PWM_CH0_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aaff8a928974f03abc96f19790cec9e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d582d22f6862e656600327962abc4e" id="r_a19d582d22f6862e656600327962abc4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a19d582d22f6862e656600327962abc4e">PWM_CH0_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a19d582d22f6862e656600327962abc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97734dbd6ce4b7896e21bdf71e93c275" id="r_a97734dbd6ce4b7896e21bdf71e93c275"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a97734dbd6ce4b7896e21bdf71e93c275">PWM_CH0_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a97734dbd6ce4b7896e21bdf71e93c275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ad9039b84493db73edf43b296472cb" id="r_a85ad9039b84493db73edf43b296472cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a85ad9039b84493db73edf43b296472cb">PWM_CH0_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a85ad9039b84493db73edf43b296472cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa365d53b5cdef78c327cffcdbca87c23" id="r_aa365d53b5cdef78c327cffcdbca87c23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa365d53b5cdef78c327cffcdbca87c23">PWM_CH0_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aa365d53b5cdef78c327cffcdbca87c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5cff4b491ebabafc24846167853146" id="r_a3e5cff4b491ebabafc24846167853146"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3e5cff4b491ebabafc24846167853146">PWM_CH0_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a3e5cff4b491ebabafc24846167853146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b476b7acd0a676bb28565ec92567622" id="r_a2b476b7acd0a676bb28565ec92567622"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2b476b7acd0a676bb28565ec92567622">PWM_CH0_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2b476b7acd0a676bb28565ec92567622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7c30a17f9d61d8564358885f426748" id="r_a3f7c30a17f9d61d8564358885f426748"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3f7c30a17f9d61d8564358885f426748">PWM_CH0_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3f7c30a17f9d61d8564358885f426748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9af7dd063c609c616f7a57c04f4f96" id="r_aef9af7dd063c609c616f7a57c04f4f96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aef9af7dd063c609c616f7a57c04f4f96">PWM_CH0_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aef9af7dd063c609c616f7a57c04f4f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65f1680cc2ddc094718ff4542f0c86c" id="r_ab65f1680cc2ddc094718ff4542f0c86c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab65f1680cc2ddc094718ff4542f0c86c">PWM_CH0_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ab65f1680cc2ddc094718ff4542f0c86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e11119d170804e4881aaf19543b00e" id="r_ac9e11119d170804e4881aaf19543b00e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac9e11119d170804e4881aaf19543b00e">PWM_CH0_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac9e11119d170804e4881aaf19543b00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc75c111cd984375cfd6da243817e1d" id="r_a9cc75c111cd984375cfd6da243817e1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9cc75c111cd984375cfd6da243817e1d">PWM_CH0_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a9cc75c111cd984375cfd6da243817e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca484b48f29253ff50537945d505fb0b" id="r_aca484b48f29253ff50537945d505fb0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aca484b48f29253ff50537945d505fb0b">PWM_CH0_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aca484b48f29253ff50537945d505fb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29ebb817f82826de1b783c38c81f79e" id="r_af29ebb817f82826de1b783c38c81f79e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af29ebb817f82826de1b783c38c81f79e">PWM_CH0_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:af29ebb817f82826de1b783c38c81f79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac225663f0d3187b4f3f6e69d61d7cd06" id="r_ac225663f0d3187b4f3f6e69d61d7cd06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac225663f0d3187b4f3f6e69d61d7cd06">PWM_CH0_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:ac225663f0d3187b4f3f6e69d61d7cd06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82cd57a066ddd40ca59760e9e3960f3" id="r_ae82cd57a066ddd40ca59760e9e3960f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae82cd57a066ddd40ca59760e9e3960f3">PWM_CH0_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae82cd57a066ddd40ca59760e9e3960f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd1a51b5354eefec4e8e22bf7b9313b2" id="r_afd1a51b5354eefec4e8e22bf7b9313b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afd1a51b5354eefec4e8e22bf7b9313b2">PWM_CH0_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:afd1a51b5354eefec4e8e22bf7b9313b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0831d7c68aa15cd207451612612e797e" id="r_a0831d7c68aa15cd207451612612e797e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0831d7c68aa15cd207451612612e797e">PWM_CH0_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0831d7c68aa15cd207451612612e797e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945251dba8a7889b1cb6e59e80dcec0f" id="r_a945251dba8a7889b1cb6e59e80dcec0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a945251dba8a7889b1cb6e59e80dcec0f">PWM_CH0_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a945251dba8a7889b1cb6e59e80dcec0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e34c20ed9e7a573155b4a6e47c45312" id="r_a8e34c20ed9e7a573155b4a6e47c45312"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8e34c20ed9e7a573155b4a6e47c45312">PWM_CH0_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8e34c20ed9e7a573155b4a6e47c45312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886828a4aad657b823ebb620e67b3e31" id="r_a886828a4aad657b823ebb620e67b3e31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a886828a4aad657b823ebb620e67b3e31">PWM_CH0_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a886828a4aad657b823ebb620e67b3e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cc120f4f74b949ab9a5a898a2bd26e" id="r_a55cc120f4f74b949ab9a5a898a2bd26e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a55cc120f4f74b949ab9a5a898a2bd26e">PWM_CH0_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:a55cc120f4f74b949ab9a5a898a2bd26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bef71594779024f01dcb145aee20ebc" id="r_a6bef71594779024f01dcb145aee20ebc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6bef71594779024f01dcb145aee20ebc">PWM_CH0_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a6bef71594779024f01dcb145aee20ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6aee1ca2690d3c595988ae6d9a1d0b" id="r_aff6aee1ca2690d3c595988ae6d9a1d0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aff6aee1ca2690d3c595988ae6d9a1d0b">PWM_CH0_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aff6aee1ca2690d3c595988ae6d9a1d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b0066d8755dd65d610a0b4d6112170" id="r_a18b0066d8755dd65d610a0b4d6112170"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a18b0066d8755dd65d610a0b4d6112170">PWM_CH0_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a18b0066d8755dd65d610a0b4d6112170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab68b73bf90d3bb1560b773e3e35f6818" id="r_ab68b73bf90d3bb1560b773e3e35f6818"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab68b73bf90d3bb1560b773e3e35f6818">PWM_CH0_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ab68b73bf90d3bb1560b773e3e35f6818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae2cc54068335f6a2765f064dd6b81a" id="r_a3ae2cc54068335f6a2765f064dd6b81a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3ae2cc54068335f6a2765f064dd6b81a">PWM_CH0_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a3ae2cc54068335f6a2765f064dd6b81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cbdbcafc81400e0ffc203da6c964cef" id="r_a9cbdbcafc81400e0ffc203da6c964cef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9cbdbcafc81400e0ffc203da6c964cef">PWM_CH0_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9cbdbcafc81400e0ffc203da6c964cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9036e8650ef285a5098b35cc90ca0728" id="r_a9036e8650ef285a5098b35cc90ca0728"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9036e8650ef285a5098b35cc90ca0728">PWM_CH0_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a9036e8650ef285a5098b35cc90ca0728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a156dadc27dd4a4b4dd0678339ea178d9" id="r_a156dadc27dd4a4b4dd0678339ea178d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a156dadc27dd4a4b4dd0678339ea178d9">PWM_CH0_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a156dadc27dd4a4b4dd0678339ea178d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a302355cfed610304fec052bd336dec" id="r_a8a302355cfed610304fec052bd336dec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8a302355cfed610304fec052bd336dec">PWM_CH0_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a8a302355cfed610304fec052bd336dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d1a0edebccdc1872608b99915caf35b" id="r_a1d1a0edebccdc1872608b99915caf35b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1d1a0edebccdc1872608b99915caf35b">PWM_CH0_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a1d1a0edebccdc1872608b99915caf35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c4d7ab305a6c9b7e06189e71d9efb5" id="r_a68c4d7ab305a6c9b7e06189e71d9efb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a68c4d7ab305a6c9b7e06189e71d9efb5">PWM_CH0_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a68c4d7ab305a6c9b7e06189e71d9efb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405d6537cf5bf15fc569539493967437" id="r_a405d6537cf5bf15fc569539493967437"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a405d6537cf5bf15fc569539493967437">PWM_CH1_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a405d6537cf5bf15fc569539493967437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326a1263a08d613438a6fb9370599009" id="r_a326a1263a08d613438a6fb9370599009"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a326a1263a08d613438a6fb9370599009">PWM_CH1_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a326a1263a08d613438a6fb9370599009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a313e083961a93bd98f6f9c67b1fa9ae0" id="r_a313e083961a93bd98f6f9c67b1fa9ae0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a313e083961a93bd98f6f9c67b1fa9ae0">PWM_CH1_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a313e083961a93bd98f6f9c67b1fa9ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c10ec87c5616bd32b033a19a108614" id="r_a27c10ec87c5616bd32b033a19a108614"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a27c10ec87c5616bd32b033a19a108614">PWM_CH1_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a27c10ec87c5616bd32b033a19a108614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648686aec46751e28ffb733ac8b5eb8a" id="r_a648686aec46751e28ffb733ac8b5eb8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a648686aec46751e28ffb733ac8b5eb8a">PWM_CH1_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a648686aec46751e28ffb733ac8b5eb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8b0434bcd3f0d6e0ba473fa104a28b" id="r_aea8b0434bcd3f0d6e0ba473fa104a28b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aea8b0434bcd3f0d6e0ba473fa104a28b">PWM_CH1_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aea8b0434bcd3f0d6e0ba473fa104a28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ee030bd59cade768ff48081f216e2f" id="r_ae2ee030bd59cade768ff48081f216e2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae2ee030bd59cade768ff48081f216e2f">PWM_CH1_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:ae2ee030bd59cade768ff48081f216e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d64ad9ac4a4574da99a1ddf6674575a" id="r_a6d64ad9ac4a4574da99a1ddf6674575a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6d64ad9ac4a4574da99a1ddf6674575a">PWM_CH1_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a6d64ad9ac4a4574da99a1ddf6674575a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e9066f0e0526e55f5b03a9d13e8296b" id="r_a8e9066f0e0526e55f5b03a9d13e8296b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8e9066f0e0526e55f5b03a9d13e8296b">PWM_CH1_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a8e9066f0e0526e55f5b03a9d13e8296b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2e4060f886165e00ff6fb485ab61d9" id="r_a9a2e4060f886165e00ff6fb485ab61d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9a2e4060f886165e00ff6fb485ab61d9">PWM_CH1_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a9a2e4060f886165e00ff6fb485ab61d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ffe1a0f385b0548efb849a1b8dc7a8d" id="r_a8ffe1a0f385b0548efb849a1b8dc7a8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8ffe1a0f385b0548efb849a1b8dc7a8d">PWM_CH1_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a8ffe1a0f385b0548efb849a1b8dc7a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e97ffc97e36b9f0c21ed7f54e37abc" id="r_a87e97ffc97e36b9f0c21ed7f54e37abc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a87e97ffc97e36b9f0c21ed7f54e37abc">PWM_CH1_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a87e97ffc97e36b9f0c21ed7f54e37abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9b398e51f5ff2770a8f3681b10e831" id="r_a2e9b398e51f5ff2770a8f3681b10e831"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2e9b398e51f5ff2770a8f3681b10e831">PWM_CH1_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a2e9b398e51f5ff2770a8f3681b10e831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f4f7703667df284aa793245e0a27fe" id="r_af4f4f7703667df284aa793245e0a27fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af4f4f7703667df284aa793245e0a27fe">PWM_CH1_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af4f4f7703667df284aa793245e0a27fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03d569c3369d8d5d3caab499f628a38" id="r_ad03d569c3369d8d5d3caab499f628a38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad03d569c3369d8d5d3caab499f628a38">PWM_CH1_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ad03d569c3369d8d5d3caab499f628a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3103bcb623c8d5588de565376cdea356" id="r_a3103bcb623c8d5588de565376cdea356"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3103bcb623c8d5588de565376cdea356">PWM_CH1_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a3103bcb623c8d5588de565376cdea356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c01e246e9781b51386b981ff6e8eae" id="r_a33c01e246e9781b51386b981ff6e8eae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a33c01e246e9781b51386b981ff6e8eae">PWM_CH1_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a33c01e246e9781b51386b981ff6e8eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436b7cf7cca99026a1b296358545cb2f" id="r_a436b7cf7cca99026a1b296358545cb2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a436b7cf7cca99026a1b296358545cb2f">PWM_CH1_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a436b7cf7cca99026a1b296358545cb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77b6327d976ad55f386110eb1f74549" id="r_ab77b6327d976ad55f386110eb1f74549"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab77b6327d976ad55f386110eb1f74549">PWM_CH1_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab77b6327d976ad55f386110eb1f74549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4344f597b551ade4c6dc8b17a9fb702" id="r_ab4344f597b551ade4c6dc8b17a9fb702"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab4344f597b551ade4c6dc8b17a9fb702">PWM_CH1_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ab4344f597b551ade4c6dc8b17a9fb702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0adb0c0c9ba9b2ca1474800a3947c85f" id="r_a0adb0c0c9ba9b2ca1474800a3947c85f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0adb0c0c9ba9b2ca1474800a3947c85f">PWM_CH1_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a0adb0c0c9ba9b2ca1474800a3947c85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d73afec57fb21b5aba3b281f82f8b67" id="r_a7d73afec57fb21b5aba3b281f82f8b67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7d73afec57fb21b5aba3b281f82f8b67">PWM_CH1_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a7d73afec57fb21b5aba3b281f82f8b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a327479a933df2bc3b49f5c9f187a3591" id="r_a327479a933df2bc3b49f5c9f187a3591"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a327479a933df2bc3b49f5c9f187a3591">PWM_CH1_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a327479a933df2bc3b49f5c9f187a3591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27eb3cc448ad6d17c5700525ecb8cc66" id="r_a27eb3cc448ad6d17c5700525ecb8cc66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a27eb3cc448ad6d17c5700525ecb8cc66">PWM_CH1_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a27eb3cc448ad6d17c5700525ecb8cc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab5930ae3089b7f501e3cc9d7dae37da" id="r_aab5930ae3089b7f501e3cc9d7dae37da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aab5930ae3089b7f501e3cc9d7dae37da">PWM_CH1_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aab5930ae3089b7f501e3cc9d7dae37da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a7479aa8555d99f0cce295641c02f4" id="r_a35a7479aa8555d99f0cce295641c02f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a35a7479aa8555d99f0cce295641c02f4">PWM_CH1_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a35a7479aa8555d99f0cce295641c02f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a219cb97e712b3f1fb43ee2d192d00" id="r_a37a219cb97e712b3f1fb43ee2d192d00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a37a219cb97e712b3f1fb43ee2d192d00">PWM_CH1_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a37a219cb97e712b3f1fb43ee2d192d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a638231d4b2caeeee9ef179e521825cfe" id="r_a638231d4b2caeeee9ef179e521825cfe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a638231d4b2caeeee9ef179e521825cfe">PWM_CH1_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a638231d4b2caeeee9ef179e521825cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78faee7f950f436eedd553b33cfcdb27" id="r_a78faee7f950f436eedd553b33cfcdb27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a78faee7f950f436eedd553b33cfcdb27">PWM_CH1_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a78faee7f950f436eedd553b33cfcdb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4aa89b085bf257213b071b75cdd6833" id="r_ab4aa89b085bf257213b071b75cdd6833"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab4aa89b085bf257213b071b75cdd6833">PWM_CH1_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab4aa89b085bf257213b071b75cdd6833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a82525355176fed87fab1806fe25898" id="r_a3a82525355176fed87fab1806fe25898"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3a82525355176fed87fab1806fe25898">PWM_CH1_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a3a82525355176fed87fab1806fe25898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ad594d66f3cb7bc0d54fcab5c372f5" id="r_a59ad594d66f3cb7bc0d54fcab5c372f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a59ad594d66f3cb7bc0d54fcab5c372f5">PWM_CH1_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a59ad594d66f3cb7bc0d54fcab5c372f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35795d01338dfd0824cb1188cca5317b" id="r_a35795d01338dfd0824cb1188cca5317b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a35795d01338dfd0824cb1188cca5317b">PWM_CH1_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a35795d01338dfd0824cb1188cca5317b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cfbec7e5a56827ea88cfcfcef70bfca" id="r_a6cfbec7e5a56827ea88cfcfcef70bfca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6cfbec7e5a56827ea88cfcfcef70bfca">PWM_CH1_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6cfbec7e5a56827ea88cfcfcef70bfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5cabfab6af7cde2497c450fcf17483" id="r_a0d5cabfab6af7cde2497c450fcf17483"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0d5cabfab6af7cde2497c450fcf17483">PWM_CH1_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a0d5cabfab6af7cde2497c450fcf17483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad087a3d862b5db899603594138df2475" id="r_ad087a3d862b5db899603594138df2475"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad087a3d862b5db899603594138df2475">PWM_CH1_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad087a3d862b5db899603594138df2475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8796df8272c42ce0c956004e50fc6c18" id="r_a8796df8272c42ce0c956004e50fc6c18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8796df8272c42ce0c956004e50fc6c18">PWM_CH1_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8796df8272c42ce0c956004e50fc6c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87af3617657d5f2d636e618aa438ea33" id="r_a87af3617657d5f2d636e618aa438ea33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a87af3617657d5f2d636e618aa438ea33">PWM_CH1_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a87af3617657d5f2d636e618aa438ea33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4643aefed72135a1f87134e1f979500b" id="r_a4643aefed72135a1f87134e1f979500b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4643aefed72135a1f87134e1f979500b">PWM_CH1_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td></tr>
<tr class="separator:a4643aefed72135a1f87134e1f979500b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac4e36c920a0702dc8de206633bdc4f" id="r_a9ac4e36c920a0702dc8de206633bdc4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9ac4e36c920a0702dc8de206633bdc4f">PWM_CH1_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a9ac4e36c920a0702dc8de206633bdc4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350a2316d34048d5bf652582e941396a" id="r_a350a2316d34048d5bf652582e941396a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a350a2316d34048d5bf652582e941396a">PWM_CH1_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a350a2316d34048d5bf652582e941396a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01112c684d706b154236ab0e55f846e1" id="r_a01112c684d706b154236ab0e55f846e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a01112c684d706b154236ab0e55f846e1">PWM_CH1_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a01112c684d706b154236ab0e55f846e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c5463ff55f300b159aa30b9c3bc7e7" id="r_a86c5463ff55f300b159aa30b9c3bc7e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a86c5463ff55f300b159aa30b9c3bc7e7">PWM_CH1_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a86c5463ff55f300b159aa30b9c3bc7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6b44d78cc11211c971a3b98967b05e5" id="r_ac6b44d78cc11211c971a3b98967b05e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac6b44d78cc11211c971a3b98967b05e5">PWM_CH1_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac6b44d78cc11211c971a3b98967b05e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a93d10c89801e82a447487dad93fd84" id="r_a2a93d10c89801e82a447487dad93fd84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2a93d10c89801e82a447487dad93fd84">PWM_CH1_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2a93d10c89801e82a447487dad93fd84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1373e6bfecbd9d06d26319db7bb3d9f" id="r_ab1373e6bfecbd9d06d26319db7bb3d9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab1373e6bfecbd9d06d26319db7bb3d9f">PWM_CH1_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ab1373e6bfecbd9d06d26319db7bb3d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a08df2f921313e55f0a3874b281979f" id="r_a4a08df2f921313e55f0a3874b281979f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4a08df2f921313e55f0a3874b281979f">PWM_CH1_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a4a08df2f921313e55f0a3874b281979f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9514ec2aadf9c6a5bd3a13a25371c272" id="r_a9514ec2aadf9c6a5bd3a13a25371c272"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9514ec2aadf9c6a5bd3a13a25371c272">PWM_CH1_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a9514ec2aadf9c6a5bd3a13a25371c272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656b05b5c70b2b1e38c7821163fb8d5d" id="r_a656b05b5c70b2b1e38c7821163fb8d5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a656b05b5c70b2b1e38c7821163fb8d5d">PWM_CH1_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a656b05b5c70b2b1e38c7821163fb8d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c63a4d48dfe576197ac64bf3043d23" id="r_ac1c63a4d48dfe576197ac64bf3043d23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac1c63a4d48dfe576197ac64bf3043d23">PWM_CH1_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:ac1c63a4d48dfe576197ac64bf3043d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a214a73f681e688a1cbb0e69bfb4a8786" id="r_a214a73f681e688a1cbb0e69bfb4a8786"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a214a73f681e688a1cbb0e69bfb4a8786">PWM_CH1_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a214a73f681e688a1cbb0e69bfb4a8786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb85d66b5b44257e57cea41145d3a3a9" id="r_adb85d66b5b44257e57cea41145d3a3a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adb85d66b5b44257e57cea41145d3a3a9">PWM_CH1_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:adb85d66b5b44257e57cea41145d3a3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7dde7de0f620e81607cf103c36efc1" id="r_aac7dde7de0f620e81607cf103c36efc1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aac7dde7de0f620e81607cf103c36efc1">PWM_CH1_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aac7dde7de0f620e81607cf103c36efc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2831e61f29e557ebb79631f71905a3c8" id="r_a2831e61f29e557ebb79631f71905a3c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2831e61f29e557ebb79631f71905a3c8">PWM_CH1_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2831e61f29e557ebb79631f71905a3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3162743038d4af159abcd920d8621a" id="r_aab3162743038d4af159abcd920d8621a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aab3162743038d4af159abcd920d8621a">PWM_CH1_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aab3162743038d4af159abcd920d8621a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad964b8a943d1fdf082beb1804e6bb121" id="r_ad964b8a943d1fdf082beb1804e6bb121"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad964b8a943d1fdf082beb1804e6bb121">PWM_CH1_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad964b8a943d1fdf082beb1804e6bb121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d3fc6a28b8944a705db98bb2f409c3" id="r_a07d3fc6a28b8944a705db98bb2f409c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a07d3fc6a28b8944a705db98bb2f409c3">PWM_CH1_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a07d3fc6a28b8944a705db98bb2f409c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2944f7e7f0e664bbe2e365629a157019" id="r_a2944f7e7f0e664bbe2e365629a157019"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2944f7e7f0e664bbe2e365629a157019">PWM_CH1_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2944f7e7f0e664bbe2e365629a157019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae084ec17f980d5b89751ce94af0d15c4" id="r_ae084ec17f980d5b89751ce94af0d15c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae084ec17f980d5b89751ce94af0d15c4">PWM_CH1_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ae084ec17f980d5b89751ce94af0d15c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab33c56b2c398ff7c5e27dfa547ac24" id="r_a5ab33c56b2c398ff7c5e27dfa547ac24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5ab33c56b2c398ff7c5e27dfa547ac24">PWM_CH1_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td></tr>
<tr class="separator:a5ab33c56b2c398ff7c5e27dfa547ac24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41272150fcb6cab40278fe9a26e75318" id="r_a41272150fcb6cab40278fe9a26e75318"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a41272150fcb6cab40278fe9a26e75318">PWM_CH1_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a41272150fcb6cab40278fe9a26e75318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0feeb48bd18b0ad43e1f9ee062a7e618" id="r_a0feeb48bd18b0ad43e1f9ee062a7e618"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0feeb48bd18b0ad43e1f9ee062a7e618">PWM_CH1_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a0feeb48bd18b0ad43e1f9ee062a7e618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8944701af682a55c72498263fb6ba67e" id="r_a8944701af682a55c72498263fb6ba67e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8944701af682a55c72498263fb6ba67e">PWM_CH1_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8944701af682a55c72498263fb6ba67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac858cc642262059456a0dbcaf27a8df2" id="r_ac858cc642262059456a0dbcaf27a8df2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac858cc642262059456a0dbcaf27a8df2">PWM_CH1_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:ac858cc642262059456a0dbcaf27a8df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200c58d7a6c179efa22941a55378c169" id="r_a200c58d7a6c179efa22941a55378c169"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a200c58d7a6c179efa22941a55378c169">PWM_CH1_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a200c58d7a6c179efa22941a55378c169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f46a021b72a5e5a1e5f908105bc312" id="r_a99f46a021b72a5e5a1e5f908105bc312"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a99f46a021b72a5e5a1e5f908105bc312">PWM_CH1_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a99f46a021b72a5e5a1e5f908105bc312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21bd21eae0e5449378bccb3758092b45" id="r_a21bd21eae0e5449378bccb3758092b45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a21bd21eae0e5449378bccb3758092b45">PWM_CH1_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a21bd21eae0e5449378bccb3758092b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608cc6db646d9f069e7763dde0f10f8f" id="r_a608cc6db646d9f069e7763dde0f10f8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a608cc6db646d9f069e7763dde0f10f8f">PWM_CH1_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a608cc6db646d9f069e7763dde0f10f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af65c0bf2638da71dee225c8b3c225317" id="r_af65c0bf2638da71dee225c8b3c225317"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af65c0bf2638da71dee225c8b3c225317">PWM_CH1_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:af65c0bf2638da71dee225c8b3c225317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c9a03fd66ceecd91435ced987a3c39" id="r_a56c9a03fd66ceecd91435ced987a3c39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a56c9a03fd66ceecd91435ced987a3c39">PWM_CH1_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a56c9a03fd66ceecd91435ced987a3c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb8127dab9911ec7ea554f50af8ffab" id="r_a4eb8127dab9911ec7ea554f50af8ffab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4eb8127dab9911ec7ea554f50af8ffab">PWM_CH1_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a4eb8127dab9911ec7ea554f50af8ffab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4798f8a018fd46fa665a428321779a" id="r_adc4798f8a018fd46fa665a428321779a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adc4798f8a018fd46fa665a428321779a">PWM_CH1_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:adc4798f8a018fd46fa665a428321779a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a002c4ae6d0445dd36418649bbb530a25" id="r_a002c4ae6d0445dd36418649bbb530a25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a002c4ae6d0445dd36418649bbb530a25">PWM_CH1_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td></tr>
<tr class="separator:a002c4ae6d0445dd36418649bbb530a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b21aa19eaa0ad8dc4fc430d5189359" id="r_a60b21aa19eaa0ad8dc4fc430d5189359"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a60b21aa19eaa0ad8dc4fc430d5189359">PWM_CH1_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a60b21aa19eaa0ad8dc4fc430d5189359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8028fadabe760e8b034f68a539f004b" id="r_ab8028fadabe760e8b034f68a539f004b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab8028fadabe760e8b034f68a539f004b">PWM_CH1_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab8028fadabe760e8b034f68a539f004b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9107e75d0e427cb78fad24a123dc00ac" id="r_a9107e75d0e427cb78fad24a123dc00ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9107e75d0e427cb78fad24a123dc00ac">PWM_CH1_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a9107e75d0e427cb78fad24a123dc00ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7b26b956ae93f7c0e2462d144a1953" id="r_aac7b26b956ae93f7c0e2462d144a1953"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aac7b26b956ae93f7c0e2462d144a1953">PWM_CH1_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aac7b26b956ae93f7c0e2462d144a1953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab286a1871e48de7b80f739381de8d1e2" id="r_ab286a1871e48de7b80f739381de8d1e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab286a1871e48de7b80f739381de8d1e2">PWM_CH1_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ab286a1871e48de7b80f739381de8d1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10b7634da38b9a01423f10b76896d15" id="r_af10b7634da38b9a01423f10b76896d15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af10b7634da38b9a01423f10b76896d15">PWM_CH1_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td></tr>
<tr class="separator:af10b7634da38b9a01423f10b76896d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f818cca0a5d4737a419ca0f08b229a" id="r_ae0f818cca0a5d4737a419ca0f08b229a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae0f818cca0a5d4737a419ca0f08b229a">PWM_CH1_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ae0f818cca0a5d4737a419ca0f08b229a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b3e053bf1f62dc3075144d346a09c8" id="r_a52b3e053bf1f62dc3075144d346a09c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a52b3e053bf1f62dc3075144d346a09c8">PWM_CH2_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a52b3e053bf1f62dc3075144d346a09c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332d1da050977895ab0b4fbda5696de9" id="r_a332d1da050977895ab0b4fbda5696de9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a332d1da050977895ab0b4fbda5696de9">PWM_CH2_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a332d1da050977895ab0b4fbda5696de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a4279005addfb06009490f2af5f915" id="r_a42a4279005addfb06009490f2af5f915"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a42a4279005addfb06009490f2af5f915">PWM_CH2_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a42a4279005addfb06009490f2af5f915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737fdfdc4b14a6b619d0ba9107cb5352" id="r_a737fdfdc4b14a6b619d0ba9107cb5352"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a737fdfdc4b14a6b619d0ba9107cb5352">PWM_CH2_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a737fdfdc4b14a6b619d0ba9107cb5352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79560a9040e726b4a3a190f5f801521" id="r_ac79560a9040e726b4a3a190f5f801521"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac79560a9040e726b4a3a190f5f801521">PWM_CH2_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:ac79560a9040e726b4a3a190f5f801521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a62d26329b641704142965eb1cca0f" id="r_a89a62d26329b641704142965eb1cca0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a89a62d26329b641704142965eb1cca0f">PWM_CH2_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a89a62d26329b641704142965eb1cca0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a276b72db9892b04dcbdc74cc734ae6f8" id="r_a276b72db9892b04dcbdc74cc734ae6f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a276b72db9892b04dcbdc74cc734ae6f8">PWM_CH2_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a276b72db9892b04dcbdc74cc734ae6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad100889726fe3409642be27a5ed6edbe" id="r_ad100889726fe3409642be27a5ed6edbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad100889726fe3409642be27a5ed6edbe">PWM_CH2_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ad100889726fe3409642be27a5ed6edbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb667dcf64604b94fe86a9ea77b0d88" id="r_aceb667dcf64604b94fe86a9ea77b0d88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aceb667dcf64604b94fe86a9ea77b0d88">PWM_CH2_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aceb667dcf64604b94fe86a9ea77b0d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d476865e0bcb78c5155144883cc44d" id="r_ad0d476865e0bcb78c5155144883cc44d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad0d476865e0bcb78c5155144883cc44d">PWM_CH2_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:ad0d476865e0bcb78c5155144883cc44d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a1e6919e3beddf709465a3440d4876" id="r_a09a1e6919e3beddf709465a3440d4876"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a09a1e6919e3beddf709465a3440d4876">PWM_CH2_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a09a1e6919e3beddf709465a3440d4876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94b5d7c5a5cda85a1b99e1966ba3eba" id="r_ac94b5d7c5a5cda85a1b99e1966ba3eba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac94b5d7c5a5cda85a1b99e1966ba3eba">PWM_CH2_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td></tr>
<tr class="separator:ac94b5d7c5a5cda85a1b99e1966ba3eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0234c826013fd0e155f679881a26a4" id="r_a5a0234c826013fd0e155f679881a26a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5a0234c826013fd0e155f679881a26a4">PWM_CH2_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a5a0234c826013fd0e155f679881a26a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c89ddf448e9d390f4473bc13fea9ac" id="r_a41c89ddf448e9d390f4473bc13fea9ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a41c89ddf448e9d390f4473bc13fea9ac">PWM_CH2_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a41c89ddf448e9d390f4473bc13fea9ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a308e485baf0693006d27c8d4289aab6d" id="r_a308e485baf0693006d27c8d4289aab6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a308e485baf0693006d27c8d4289aab6d">PWM_CH2_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a308e485baf0693006d27c8d4289aab6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c90114ac9797313bbee0c886a493a3" id="r_a26c90114ac9797313bbee0c886a493a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a26c90114ac9797313bbee0c886a493a3">PWM_CH2_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a26c90114ac9797313bbee0c886a493a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e0bfa9b49c91761513b1fdf2adbc38" id="r_ae1e0bfa9b49c91761513b1fdf2adbc38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae1e0bfa9b49c91761513b1fdf2adbc38">PWM_CH2_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae1e0bfa9b49c91761513b1fdf2adbc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade972e3b4d1810e89105f20bb5df40c8" id="r_ade972e3b4d1810e89105f20bb5df40c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ade972e3b4d1810e89105f20bb5df40c8">PWM_CH2_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ade972e3b4d1810e89105f20bb5df40c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed18918beae255a820cb69485f4d1805" id="r_aed18918beae255a820cb69485f4d1805"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed18918beae255a820cb69485f4d1805">PWM_CH2_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aed18918beae255a820cb69485f4d1805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af837ee272b3d0416d26ec530e8527d17" id="r_af837ee272b3d0416d26ec530e8527d17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af837ee272b3d0416d26ec530e8527d17">PWM_CH2_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:af837ee272b3d0416d26ec530e8527d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478b019f77b28a33fe2cce4c8b439768" id="r_a478b019f77b28a33fe2cce4c8b439768"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a478b019f77b28a33fe2cce4c8b439768">PWM_CH2_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a478b019f77b28a33fe2cce4c8b439768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf08bbd920b5b7c495715cd7c985066" id="r_aaaf08bbd920b5b7c495715cd7c985066"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaaf08bbd920b5b7c495715cd7c985066">PWM_CH2_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aaaf08bbd920b5b7c495715cd7c985066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a7e4bc0e383eeed38d1dd254bed0a4" id="r_a32a7e4bc0e383eeed38d1dd254bed0a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a32a7e4bc0e383eeed38d1dd254bed0a4">PWM_CH2_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a32a7e4bc0e383eeed38d1dd254bed0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff8135e1974d8103fed94a9ec661e63" id="r_a2ff8135e1974d8103fed94a9ec661e63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2ff8135e1974d8103fed94a9ec661e63">PWM_CH2_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a2ff8135e1974d8103fed94a9ec661e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75569196b01fe5d5e38d823b9957ac94" id="r_a75569196b01fe5d5e38d823b9957ac94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a75569196b01fe5d5e38d823b9957ac94">PWM_CH2_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a75569196b01fe5d5e38d823b9957ac94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c960dc0a7aea0b223818865420673cf" id="r_a2c960dc0a7aea0b223818865420673cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2c960dc0a7aea0b223818865420673cf">PWM_CH2_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a2c960dc0a7aea0b223818865420673cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f2e8843aa8ddff86ee666b1bab015d" id="r_a07f2e8843aa8ddff86ee666b1bab015d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a07f2e8843aa8ddff86ee666b1bab015d">PWM_CH2_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a07f2e8843aa8ddff86ee666b1bab015d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a7f86e4f170657cddf1f9171d3a361" id="r_ab9a7f86e4f170657cddf1f9171d3a361"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab9a7f86e4f170657cddf1f9171d3a361">PWM_CH2_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ab9a7f86e4f170657cddf1f9171d3a361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3562597f2b5829c3a4323d4b36ef8e" id="r_afa3562597f2b5829c3a4323d4b36ef8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afa3562597f2b5829c3a4323d4b36ef8e">PWM_CH2_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afa3562597f2b5829c3a4323d4b36ef8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98ea8c2bf25e21a4ea73c3d58bbbc59" id="r_af98ea8c2bf25e21a4ea73c3d58bbbc59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af98ea8c2bf25e21a4ea73c3d58bbbc59">PWM_CH2_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af98ea8c2bf25e21a4ea73c3d58bbbc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a614a30bc2888d2083db2fa29e6f693fa" id="r_a614a30bc2888d2083db2fa29e6f693fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a614a30bc2888d2083db2fa29e6f693fa">PWM_CH2_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a614a30bc2888d2083db2fa29e6f693fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7817776fa33d693e2fc445aae12045ce" id="r_a7817776fa33d693e2fc445aae12045ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7817776fa33d693e2fc445aae12045ce">PWM_CH2_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7817776fa33d693e2fc445aae12045ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a885de65a1caa556c1e932a606d52e988" id="r_a885de65a1caa556c1e932a606d52e988"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a885de65a1caa556c1e932a606d52e988">PWM_CH2_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a885de65a1caa556c1e932a606d52e988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd30384940452158118f31db71018d5a" id="r_acd30384940452158118f31db71018d5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acd30384940452158118f31db71018d5a">PWM_CH2_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acd30384940452158118f31db71018d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b06261bf62eb82f5990d697c4c821b" id="r_a37b06261bf62eb82f5990d697c4c821b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a37b06261bf62eb82f5990d697c4c821b">PWM_CH2_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a37b06261bf62eb82f5990d697c4c821b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9b5246330ea8c093c8e371c9e2a109" id="r_a9a9b5246330ea8c093c8e371c9e2a109"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9a9b5246330ea8c093c8e371c9e2a109">PWM_CH2_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9a9b5246330ea8c093c8e371c9e2a109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34c04498b02351cef1dfb21b5cfcbc5" id="r_af34c04498b02351cef1dfb21b5cfcbc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af34c04498b02351cef1dfb21b5cfcbc5">PWM_CH2_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af34c04498b02351cef1dfb21b5cfcbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c39585c2d6d49c7cddc07ef67f6bac" id="r_ac8c39585c2d6d49c7cddc07ef67f6bac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac8c39585c2d6d49c7cddc07ef67f6bac">PWM_CH2_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac8c39585c2d6d49c7cddc07ef67f6bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c9a4b36d84a0f29847092dc5f04525" id="r_aa9c9a4b36d84a0f29847092dc5f04525"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa9c9a4b36d84a0f29847092dc5f04525">PWM_CH2_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td></tr>
<tr class="separator:aa9c9a4b36d84a0f29847092dc5f04525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea9ff8020d84a3821a9e1c754182a0b2" id="r_aea9ff8020d84a3821a9e1c754182a0b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aea9ff8020d84a3821a9e1c754182a0b2">PWM_CH2_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:aea9ff8020d84a3821a9e1c754182a0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab0095669f29b75eb70ab11518347aa" id="r_adab0095669f29b75eb70ab11518347aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adab0095669f29b75eb70ab11518347aa">PWM_CH2_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:adab0095669f29b75eb70ab11518347aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f073ebf1cd43f4114087a34753689e" id="r_ac9f073ebf1cd43f4114087a34753689e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac9f073ebf1cd43f4114087a34753689e">PWM_CH2_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac9f073ebf1cd43f4114087a34753689e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a1f2972263859c1e65f259765bcdc7" id="r_aa3a1f2972263859c1e65f259765bcdc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa3a1f2972263859c1e65f259765bcdc7">PWM_CH2_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aa3a1f2972263859c1e65f259765bcdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7ab89cf885375d67d7dda3a4fdff16" id="r_a4e7ab89cf885375d67d7dda3a4fdff16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4e7ab89cf885375d67d7dda3a4fdff16">PWM_CH2_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4e7ab89cf885375d67d7dda3a4fdff16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38736220b3f4cd0ac5c231dc566cca0e" id="r_a38736220b3f4cd0ac5c231dc566cca0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a38736220b3f4cd0ac5c231dc566cca0e">PWM_CH2_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a38736220b3f4cd0ac5c231dc566cca0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a751196ff0559416611bc57484eb8a6c6" id="r_a751196ff0559416611bc57484eb8a6c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a751196ff0559416611bc57484eb8a6c6">PWM_CH2_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a751196ff0559416611bc57484eb8a6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a894adb97cccd5631227c514e19f9bf91" id="r_a894adb97cccd5631227c514e19f9bf91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a894adb97cccd5631227c514e19f9bf91">PWM_CH2_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a894adb97cccd5631227c514e19f9bf91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2832d3d06b34c29db7ffd865f4cb369" id="r_aa2832d3d06b34c29db7ffd865f4cb369"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa2832d3d06b34c29db7ffd865f4cb369">PWM_CH2_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa2832d3d06b34c29db7ffd865f4cb369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c8f6f242d4d84e7530ff5d4e5c1b1c" id="r_a55c8f6f242d4d84e7530ff5d4e5c1b1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a55c8f6f242d4d84e7530ff5d4e5c1b1c">PWM_CH2_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a55c8f6f242d4d84e7530ff5d4e5c1b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3603d9bb4704fa535f0674f91e5e4376" id="r_a3603d9bb4704fa535f0674f91e5e4376"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3603d9bb4704fa535f0674f91e5e4376">PWM_CH2_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a3603d9bb4704fa535f0674f91e5e4376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0873aee6e6fdcb22b32b6e42dc648370" id="r_a0873aee6e6fdcb22b32b6e42dc648370"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0873aee6e6fdcb22b32b6e42dc648370">PWM_CH2_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a0873aee6e6fdcb22b32b6e42dc648370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46bc76857da17e0008e8771927a2772" id="r_ac46bc76857da17e0008e8771927a2772"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac46bc76857da17e0008e8771927a2772">PWM_CH2_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ac46bc76857da17e0008e8771927a2772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47fa39379fbfd8232d4c1af953f9b61b" id="r_a47fa39379fbfd8232d4c1af953f9b61b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a47fa39379fbfd8232d4c1af953f9b61b">PWM_CH2_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a47fa39379fbfd8232d4c1af953f9b61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed5cc69c5a9b3f9161c0739cb16f3d70" id="r_aed5cc69c5a9b3f9161c0739cb16f3d70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed5cc69c5a9b3f9161c0739cb16f3d70">PWM_CH2_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aed5cc69c5a9b3f9161c0739cb16f3d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b364399b3a07b8e64706539b38766e7" id="r_a9b364399b3a07b8e64706539b38766e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9b364399b3a07b8e64706539b38766e7">PWM_CH2_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a9b364399b3a07b8e64706539b38766e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2dc76c5e90633d2c743ec2e743e3188" id="r_ac2dc76c5e90633d2c743ec2e743e3188"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac2dc76c5e90633d2c743ec2e743e3188">PWM_CH2_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac2dc76c5e90633d2c743ec2e743e3188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc50de6508c58e085570ce899f308464" id="r_acc50de6508c58e085570ce899f308464"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acc50de6508c58e085570ce899f308464">PWM_CH2_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:acc50de6508c58e085570ce899f308464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3864a0e2e3cdf71951c6909903224e" id="r_aaf3864a0e2e3cdf71951c6909903224e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaf3864a0e2e3cdf71951c6909903224e">PWM_CH2_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aaf3864a0e2e3cdf71951c6909903224e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2015502f067f2d07da088defad367b67" id="r_a2015502f067f2d07da088defad367b67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2015502f067f2d07da088defad367b67">PWM_CH2_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a2015502f067f2d07da088defad367b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb096fe40496286553dd533986cb6a6" id="r_afbb096fe40496286553dd533986cb6a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afbb096fe40496286553dd533986cb6a6">PWM_CH2_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:afbb096fe40496286553dd533986cb6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9594c65ebc55b501341ccf98e292274" id="r_ad9594c65ebc55b501341ccf98e292274"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad9594c65ebc55b501341ccf98e292274">PWM_CH2_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad9594c65ebc55b501341ccf98e292274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1973cf81b8c9bb4bf69f76eadd7003" id="r_a6a1973cf81b8c9bb4bf69f76eadd7003"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6a1973cf81b8c9bb4bf69f76eadd7003">PWM_CH2_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a6a1973cf81b8c9bb4bf69f76eadd7003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed0d33aacecb2a7e1f93cbd8080ffde6" id="r_aed0d33aacecb2a7e1f93cbd8080ffde6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed0d33aacecb2a7e1f93cbd8080ffde6">PWM_CH2_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aed0d33aacecb2a7e1f93cbd8080ffde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6beca144a9a283736c666f520205ad52" id="r_a6beca144a9a283736c666f520205ad52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6beca144a9a283736c666f520205ad52">PWM_CH2_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a6beca144a9a283736c666f520205ad52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e551b46df8da9b63317bc6bcc427f8a" id="r_a9e551b46df8da9b63317bc6bcc427f8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9e551b46df8da9b63317bc6bcc427f8a">PWM_CH2_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9e551b46df8da9b63317bc6bcc427f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b94230c455e1947597c2a943354d24e" id="r_a3b94230c455e1947597c2a943354d24e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3b94230c455e1947597c2a943354d24e">PWM_CH2_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a3b94230c455e1947597c2a943354d24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b80233601bab17a3dc689774727e1b0" id="r_a6b80233601bab17a3dc689774727e1b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6b80233601bab17a3dc689774727e1b0">PWM_CH2_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6b80233601bab17a3dc689774727e1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272a70f9f4e20665e71d2b38d97ad180" id="r_a272a70f9f4e20665e71d2b38d97ad180"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a272a70f9f4e20665e71d2b38d97ad180">PWM_CH2_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a272a70f9f4e20665e71d2b38d97ad180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e24d40bc648b0ce1bb9ef110f3e3738" id="r_a0e24d40bc648b0ce1bb9ef110f3e3738"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0e24d40bc648b0ce1bb9ef110f3e3738">PWM_CH2_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:a0e24d40bc648b0ce1bb9ef110f3e3738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b8e7efcdb2f96d0596bfd94b6bdc4a" id="r_aa0b8e7efcdb2f96d0596bfd94b6bdc4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa0b8e7efcdb2f96d0596bfd94b6bdc4a">PWM_CH2_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aa0b8e7efcdb2f96d0596bfd94b6bdc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ef6393e5cd52a40b2745ecdc2745b6" id="r_ad6ef6393e5cd52a40b2745ecdc2745b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad6ef6393e5cd52a40b2745ecdc2745b6">PWM_CH2_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ad6ef6393e5cd52a40b2745ecdc2745b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb950797f9e02a08bff015e25b94d16" id="r_a8bb950797f9e02a08bff015e25b94d16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8bb950797f9e02a08bff015e25b94d16">PWM_CH2_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a8bb950797f9e02a08bff015e25b94d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6a7d8d4e94bc298bd90bc0c512479f" id="r_acf6a7d8d4e94bc298bd90bc0c512479f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf6a7d8d4e94bc298bd90bc0c512479f">PWM_CH2_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td></tr>
<tr class="separator:acf6a7d8d4e94bc298bd90bc0c512479f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a6d407f1a770ea4219617e1aa82fa6" id="r_a50a6d407f1a770ea4219617e1aa82fa6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a50a6d407f1a770ea4219617e1aa82fa6">PWM_CH2_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a50a6d407f1a770ea4219617e1aa82fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690a6dc971e96c062cbacbb42089e557" id="r_a690a6dc971e96c062cbacbb42089e557"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a690a6dc971e96c062cbacbb42089e557">PWM_CH2_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a690a6dc971e96c062cbacbb42089e557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29d70b57f5355c0669e44c000bdf5ba" id="r_ac29d70b57f5355c0669e44c000bdf5ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac29d70b57f5355c0669e44c000bdf5ba">PWM_CH2_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ac29d70b57f5355c0669e44c000bdf5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f76ed79d06278b21286f38c0bb7c0a7" id="r_a4f76ed79d06278b21286f38c0bb7c0a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4f76ed79d06278b21286f38c0bb7c0a7">PWM_CH2_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4f76ed79d06278b21286f38c0bb7c0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eafcea4f1cc09e0fd5538ea86303a01" id="r_a2eafcea4f1cc09e0fd5538ea86303a01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2eafcea4f1cc09e0fd5538ea86303a01">PWM_CH2_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a2eafcea4f1cc09e0fd5538ea86303a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8026b653527962705b5d80990abf92a3" id="r_a8026b653527962705b5d80990abf92a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8026b653527962705b5d80990abf92a3">PWM_CH2_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td></tr>
<tr class="separator:a8026b653527962705b5d80990abf92a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538d9882fcf39e29ad69fddadf0a6d8d" id="r_a538d9882fcf39e29ad69fddadf0a6d8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a538d9882fcf39e29ad69fddadf0a6d8d">PWM_CH2_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a538d9882fcf39e29ad69fddadf0a6d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040a0d10c44fbbe72ac2900d0faeb90a" id="r_a040a0d10c44fbbe72ac2900d0faeb90a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a040a0d10c44fbbe72ac2900d0faeb90a">PWM_CH3_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a040a0d10c44fbbe72ac2900d0faeb90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfc36fcffc1d43168f82ec0320e675f" id="r_aadfc36fcffc1d43168f82ec0320e675f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aadfc36fcffc1d43168f82ec0320e675f">PWM_CH3_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:aadfc36fcffc1d43168f82ec0320e675f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad21d1e6518b2c57a50ee62b9afd08c82" id="r_ad21d1e6518b2c57a50ee62b9afd08c82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad21d1e6518b2c57a50ee62b9afd08c82">PWM_CH3_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad21d1e6518b2c57a50ee62b9afd08c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71d604852e8cf1e27baa7e433447bf8" id="r_ac71d604852e8cf1e27baa7e433447bf8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac71d604852e8cf1e27baa7e433447bf8">PWM_CH3_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ac71d604852e8cf1e27baa7e433447bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaabb24994a2c34e1c9f4efa73c9827c3" id="r_aaabb24994a2c34e1c9f4efa73c9827c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaabb24994a2c34e1c9f4efa73c9827c3">PWM_CH3_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:aaabb24994a2c34e1c9f4efa73c9827c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098834a2dce28652ce8f65a5dfcbcc0c" id="r_a098834a2dce28652ce8f65a5dfcbcc0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a098834a2dce28652ce8f65a5dfcbcc0c">PWM_CH3_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a098834a2dce28652ce8f65a5dfcbcc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24006b9ee5708dfb96dc9de72b5e1523" id="r_a24006b9ee5708dfb96dc9de72b5e1523"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a24006b9ee5708dfb96dc9de72b5e1523">PWM_CH3_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a24006b9ee5708dfb96dc9de72b5e1523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051aef22cb428394b237be20c90412a1" id="r_a051aef22cb428394b237be20c90412a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a051aef22cb428394b237be20c90412a1">PWM_CH3_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a051aef22cb428394b237be20c90412a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af22b8246a41ec5b65a863ff89e61a12a" id="r_af22b8246a41ec5b65a863ff89e61a12a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af22b8246a41ec5b65a863ff89e61a12a">PWM_CH3_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af22b8246a41ec5b65a863ff89e61a12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bce4a8d87ae33317294136d3effb00a" id="r_a2bce4a8d87ae33317294136d3effb00a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2bce4a8d87ae33317294136d3effb00a">PWM_CH3_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a2bce4a8d87ae33317294136d3effb00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c249b4d70600fb2aff7f454a748443f" id="r_a1c249b4d70600fb2aff7f454a748443f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1c249b4d70600fb2aff7f454a748443f">PWM_CH3_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a1c249b4d70600fb2aff7f454a748443f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebaf7fa59876b49dc80b13877d555842" id="r_aebaf7fa59876b49dc80b13877d555842"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aebaf7fa59876b49dc80b13877d555842">PWM_CH3_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td></tr>
<tr class="separator:aebaf7fa59876b49dc80b13877d555842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54759ffd7faa4c2c7750548f9a19461f" id="r_a54759ffd7faa4c2c7750548f9a19461f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a54759ffd7faa4c2c7750548f9a19461f">PWM_CH3_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a54759ffd7faa4c2c7750548f9a19461f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7defe583f2fb202db8d28cb3a0f8e7" id="r_aab7defe583f2fb202db8d28cb3a0f8e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aab7defe583f2fb202db8d28cb3a0f8e7">PWM_CH3_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aab7defe583f2fb202db8d28cb3a0f8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa16db3879ceaca3a68de65b90a86e804" id="r_aa16db3879ceaca3a68de65b90a86e804"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa16db3879ceaca3a68de65b90a86e804">PWM_CH3_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aa16db3879ceaca3a68de65b90a86e804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d47d4c98386a581b36a7075f92d5e92" id="r_a5d47d4c98386a581b36a7075f92d5e92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5d47d4c98386a581b36a7075f92d5e92">PWM_CH3_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a5d47d4c98386a581b36a7075f92d5e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2478e60655fe8238e66c6c64670ffee" id="r_ae2478e60655fe8238e66c6c64670ffee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae2478e60655fe8238e66c6c64670ffee">PWM_CH3_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae2478e60655fe8238e66c6c64670ffee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ce69a729cc2bdafa35db2ba2232b7c" id="r_a84ce69a729cc2bdafa35db2ba2232b7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a84ce69a729cc2bdafa35db2ba2232b7c">PWM_CH3_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a84ce69a729cc2bdafa35db2ba2232b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17db85fed46ccc4fd2872bcfbf657833" id="r_a17db85fed46ccc4fd2872bcfbf657833"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a17db85fed46ccc4fd2872bcfbf657833">PWM_CH3_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a17db85fed46ccc4fd2872bcfbf657833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138b0ffb56bddbae67695d4f4f1cec1d" id="r_a138b0ffb56bddbae67695d4f4f1cec1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a138b0ffb56bddbae67695d4f4f1cec1d">PWM_CH3_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a138b0ffb56bddbae67695d4f4f1cec1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30097fbe2bcfb7603ab0064eaafc72a" id="r_ad30097fbe2bcfb7603ab0064eaafc72a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad30097fbe2bcfb7603ab0064eaafc72a">PWM_CH3_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ad30097fbe2bcfb7603ab0064eaafc72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd7449da81a6f9feef9fee780095092c" id="r_afd7449da81a6f9feef9fee780095092c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afd7449da81a6f9feef9fee780095092c">PWM_CH3_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:afd7449da81a6f9feef9fee780095092c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a525cbe5f0a73973722489a7089ceb011" id="r_a525cbe5f0a73973722489a7089ceb011"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a525cbe5f0a73973722489a7089ceb011">PWM_CH3_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a525cbe5f0a73973722489a7089ceb011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00a34787c0dcbbbe4fb81239a161026" id="r_ac00a34787c0dcbbbe4fb81239a161026"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac00a34787c0dcbbbe4fb81239a161026">PWM_CH3_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:ac00a34787c0dcbbbe4fb81239a161026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fb6a7ac7f2d808806c26193567aa3f" id="r_a34fb6a7ac7f2d808806c26193567aa3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a34fb6a7ac7f2d808806c26193567aa3f">PWM_CH3_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a34fb6a7ac7f2d808806c26193567aa3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a146003062da777acda69dff4ff74ed87" id="r_a146003062da777acda69dff4ff74ed87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a146003062da777acda69dff4ff74ed87">PWM_CH3_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a146003062da777acda69dff4ff74ed87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae834f0bd74114a635196c1758e0ac638" id="r_ae834f0bd74114a635196c1758e0ac638"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae834f0bd74114a635196c1758e0ac638">PWM_CH3_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ae834f0bd74114a635196c1758e0ac638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98290257e76fb3ff32cc1cda3278c0c6" id="r_a98290257e76fb3ff32cc1cda3278c0c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a98290257e76fb3ff32cc1cda3278c0c6">PWM_CH3_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a98290257e76fb3ff32cc1cda3278c0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b83282630c6721798d4766ef4a4455" id="r_ac0b83282630c6721798d4766ef4a4455"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac0b83282630c6721798d4766ef4a4455">PWM_CH3_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac0b83282630c6721798d4766ef4a4455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9aa3b0f7a9bfc6a09a6300e9a636a85" id="r_ac9aa3b0f7a9bfc6a09a6300e9a636a85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac9aa3b0f7a9bfc6a09a6300e9a636a85">PWM_CH3_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac9aa3b0f7a9bfc6a09a6300e9a636a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af02958d323acf10bff32b4479f48255d" id="r_af02958d323acf10bff32b4479f48255d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af02958d323acf10bff32b4479f48255d">PWM_CH3_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:af02958d323acf10bff32b4479f48255d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d6c1049c8aead118a6771d6b7a978ff" id="r_a0d6c1049c8aead118a6771d6b7a978ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0d6c1049c8aead118a6771d6b7a978ff">PWM_CH3_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0d6c1049c8aead118a6771d6b7a978ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2574bed82aed678ffe27b188d82fab0e" id="r_a2574bed82aed678ffe27b188d82fab0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2574bed82aed678ffe27b188d82fab0e">PWM_CH3_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a2574bed82aed678ffe27b188d82fab0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ed7067175bd79de88f0f60508c803d" id="r_a32ed7067175bd79de88f0f60508c803d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a32ed7067175bd79de88f0f60508c803d">PWM_CH3_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a32ed7067175bd79de88f0f60508c803d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ebc62462a4a9e75b3a52787778e3d6" id="r_a31ebc62462a4a9e75b3a52787778e3d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a31ebc62462a4a9e75b3a52787778e3d6">PWM_CH3_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a31ebc62462a4a9e75b3a52787778e3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7418beb31d5536e1ed4638f81f40c86d" id="r_a7418beb31d5536e1ed4638f81f40c86d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7418beb31d5536e1ed4638f81f40c86d">PWM_CH3_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7418beb31d5536e1ed4638f81f40c86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69c29d7f0832a1a3b2ba845a8e913b9a" id="r_a69c29d7f0832a1a3b2ba845a8e913b9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a69c29d7f0832a1a3b2ba845a8e913b9a">PWM_CH3_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a69c29d7f0832a1a3b2ba845a8e913b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa897c9504c9c97e53b140d6c1373f319" id="r_aa897c9504c9c97e53b140d6c1373f319"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa897c9504c9c97e53b140d6c1373f319">PWM_CH3_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa897c9504c9c97e53b140d6c1373f319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f8c8f5c23f9e541c3d094b4e83a787" id="r_ad6f8c8f5c23f9e541c3d094b4e83a787"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad6f8c8f5c23f9e541c3d094b4e83a787">PWM_CH3_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td></tr>
<tr class="separator:ad6f8c8f5c23f9e541c3d094b4e83a787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6dcc0110229c702f8e38c1a9159607" id="r_aed6dcc0110229c702f8e38c1a9159607"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed6dcc0110229c702f8e38c1a9159607">PWM_CH3_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:aed6dcc0110229c702f8e38c1a9159607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a717076e048cd3c773dd1378b9f869b78" id="r_a717076e048cd3c773dd1378b9f869b78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a717076e048cd3c773dd1378b9f869b78">PWM_CH3_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a717076e048cd3c773dd1378b9f869b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc59fe142179129b3a6f0b451e767d7" id="r_afdc59fe142179129b3a6f0b451e767d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afdc59fe142179129b3a6f0b451e767d7">PWM_CH3_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:afdc59fe142179129b3a6f0b451e767d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8882b720f568cca63bee3d4c1ca96a60" id="r_a8882b720f568cca63bee3d4c1ca96a60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8882b720f568cca63bee3d4c1ca96a60">PWM_CH3_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a8882b720f568cca63bee3d4c1ca96a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8256d0496edf8d70392f5535ed2bd0df" id="r_a8256d0496edf8d70392f5535ed2bd0df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8256d0496edf8d70392f5535ed2bd0df">PWM_CH3_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8256d0496edf8d70392f5535ed2bd0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a484eb38f3266fb8f2ace30f7b44982ea" id="r_a484eb38f3266fb8f2ace30f7b44982ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a484eb38f3266fb8f2ace30f7b44982ea">PWM_CH3_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a484eb38f3266fb8f2ace30f7b44982ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5dd8572a5cf689ef612b6b530c521b" id="r_afc5dd8572a5cf689ef612b6b530c521b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afc5dd8572a5cf689ef612b6b530c521b">PWM_CH3_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:afc5dd8572a5cf689ef612b6b530c521b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba10834ffc52e9976a101639c075698f" id="r_aba10834ffc52e9976a101639c075698f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aba10834ffc52e9976a101639c075698f">PWM_CH3_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aba10834ffc52e9976a101639c075698f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e89a07939d9dd6ad0de0eaae1121a09" id="r_a9e89a07939d9dd6ad0de0eaae1121a09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9e89a07939d9dd6ad0de0eaae1121a09">PWM_CH3_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a9e89a07939d9dd6ad0de0eaae1121a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5eac9511092ab47dc5efefc62f6788" id="r_aac5eac9511092ab47dc5efefc62f6788"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aac5eac9511092ab47dc5efefc62f6788">PWM_CH3_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aac5eac9511092ab47dc5efefc62f6788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f594f6db2c991a56a02cb83844d38d" id="r_a83f594f6db2c991a56a02cb83844d38d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a83f594f6db2c991a56a02cb83844d38d">PWM_CH3_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a83f594f6db2c991a56a02cb83844d38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151dff91d83cb135bbd4c741244f9e51" id="r_a151dff91d83cb135bbd4c741244f9e51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a151dff91d83cb135bbd4c741244f9e51">PWM_CH3_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a151dff91d83cb135bbd4c741244f9e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5036f46d849faf50de72fa8da81ff8" id="r_aea5036f46d849faf50de72fa8da81ff8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aea5036f46d849faf50de72fa8da81ff8">PWM_CH3_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aea5036f46d849faf50de72fa8da81ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b8451a1189b280fae463d3cfd1af36e" id="r_a6b8451a1189b280fae463d3cfd1af36e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6b8451a1189b280fae463d3cfd1af36e">PWM_CH3_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a6b8451a1189b280fae463d3cfd1af36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d887d8ad7f27e4c675759eeb924848" id="r_ac2d887d8ad7f27e4c675759eeb924848"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac2d887d8ad7f27e4c675759eeb924848">PWM_CH3_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac2d887d8ad7f27e4c675759eeb924848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7fb96b9cc41ade03b922e887ade2915" id="r_ab7fb96b9cc41ade03b922e887ade2915"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab7fb96b9cc41ade03b922e887ade2915">PWM_CH3_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ab7fb96b9cc41ade03b922e887ade2915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbb12a8ab94fe244b1dc4d478382831" id="r_a4dbb12a8ab94fe244b1dc4d478382831"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4dbb12a8ab94fe244b1dc4d478382831">PWM_CH3_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4dbb12a8ab94fe244b1dc4d478382831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac23de666303c1efdc88a8a8caf37ca" id="r_a4ac23de666303c1efdc88a8a8caf37ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4ac23de666303c1efdc88a8a8caf37ca">PWM_CH3_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a4ac23de666303c1efdc88a8a8caf37ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07a63b7f71728eb330d31ef13d87406d" id="r_a07a63b7f71728eb330d31ef13d87406d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a07a63b7f71728eb330d31ef13d87406d">PWM_CH3_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a07a63b7f71728eb330d31ef13d87406d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81876ea182ebbbcdbc2eeaee41317b63" id="r_a81876ea182ebbbcdbc2eeaee41317b63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a81876ea182ebbbcdbc2eeaee41317b63">PWM_CH3_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a81876ea182ebbbcdbc2eeaee41317b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c12364337263889e62e9207ff467e27" id="r_a3c12364337263889e62e9207ff467e27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3c12364337263889e62e9207ff467e27">PWM_CH3_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td></tr>
<tr class="separator:a3c12364337263889e62e9207ff467e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e93ca8c38476ca33a52bfdf7b079c2" id="r_a92e93ca8c38476ca33a52bfdf7b079c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a92e93ca8c38476ca33a52bfdf7b079c2">PWM_CH3_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a92e93ca8c38476ca33a52bfdf7b079c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a869f02df838c8723754bdbb52ac8bac9" id="r_a869f02df838c8723754bdbb52ac8bac9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a869f02df838c8723754bdbb52ac8bac9">PWM_CH3_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a869f02df838c8723754bdbb52ac8bac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bbea6e222b9b04417719b365d8e2e6c" id="r_a1bbea6e222b9b04417719b365d8e2e6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1bbea6e222b9b04417719b365d8e2e6c">PWM_CH3_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1bbea6e222b9b04417719b365d8e2e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d66c23294273a7c79ad033cbfcae0bd" id="r_a5d66c23294273a7c79ad033cbfcae0bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5d66c23294273a7c79ad033cbfcae0bd">PWM_CH3_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a5d66c23294273a7c79ad033cbfcae0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf39e70bd52d09f63704196a1681ab5" id="r_afbf39e70bd52d09f63704196a1681ab5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afbf39e70bd52d09f63704196a1681ab5">PWM_CH3_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:afbf39e70bd52d09f63704196a1681ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa9fd9d844da822287ebfab44e587bf" id="r_a7aa9fd9d844da822287ebfab44e587bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7aa9fd9d844da822287ebfab44e587bf">PWM_CH3_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a7aa9fd9d844da822287ebfab44e587bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ee5cd4cf5cc2ad583cb997c544673b" id="r_a90ee5cd4cf5cc2ad583cb997c544673b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a90ee5cd4cf5cc2ad583cb997c544673b">PWM_CH3_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a90ee5cd4cf5cc2ad583cb997c544673b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a273cce77e5a8e7c6cd55de6aa90059" id="r_a2a273cce77e5a8e7c6cd55de6aa90059"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2a273cce77e5a8e7c6cd55de6aa90059">PWM_CH3_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2a273cce77e5a8e7c6cd55de6aa90059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace04084276920262e798b54297f8e506" id="r_ace04084276920262e798b54297f8e506"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ace04084276920262e798b54297f8e506">PWM_CH3_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:ace04084276920262e798b54297f8e506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925673330c7e5725f8ad36f97680e8e5" id="r_a925673330c7e5725f8ad36f97680e8e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a925673330c7e5725f8ad36f97680e8e5">PWM_CH3_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a925673330c7e5725f8ad36f97680e8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada87237eecc773e4498cd7090a9e16fa" id="r_ada87237eecc773e4498cd7090a9e16fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ada87237eecc773e4498cd7090a9e16fa">PWM_CH3_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ada87237eecc773e4498cd7090a9e16fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad140cba0c2d19d0f9576e6595a6f9ccd" id="r_ad140cba0c2d19d0f9576e6595a6f9ccd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad140cba0c2d19d0f9576e6595a6f9ccd">PWM_CH3_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:ad140cba0c2d19d0f9576e6595a6f9ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accbf6387abc323ec049d7dfffd8fcc2b" id="r_accbf6387abc323ec049d7dfffd8fcc2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#accbf6387abc323ec049d7dfffd8fcc2b">PWM_CH3_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:accbf6387abc323ec049d7dfffd8fcc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02a2505b88942ce51840aed262f06f9" id="r_ac02a2505b88942ce51840aed262f06f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac02a2505b88942ce51840aed262f06f9">PWM_CH3_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ac02a2505b88942ce51840aed262f06f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c472d2d9577d621fa9ae26dec6a7adf" id="r_a4c472d2d9577d621fa9ae26dec6a7adf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4c472d2d9577d621fa9ae26dec6a7adf">PWM_CH3_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4c472d2d9577d621fa9ae26dec6a7adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae31607b2c4f5ef9b2fd27f899809fdc8" id="r_ae31607b2c4f5ef9b2fd27f899809fdc8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae31607b2c4f5ef9b2fd27f899809fdc8">PWM_CH3_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ae31607b2c4f5ef9b2fd27f899809fdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f30531e7c7aaefd18d303910339f55" id="r_ae6f30531e7c7aaefd18d303910339f55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae6f30531e7c7aaefd18d303910339f55">PWM_CH3_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae6f30531e7c7aaefd18d303910339f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf83eeaba5b2c09218a232e304ee925" id="r_a8bf83eeaba5b2c09218a232e304ee925"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8bf83eeaba5b2c09218a232e304ee925">PWM_CH3_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a8bf83eeaba5b2c09218a232e304ee925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec6d6088b4ae83fd38608ba2c4f68f5" id="r_a1ec6d6088b4ae83fd38608ba2c4f68f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1ec6d6088b4ae83fd38608ba2c4f68f5">PWM_CH3_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000004c)</td></tr>
<tr class="separator:a1ec6d6088b4ae83fd38608ba2c4f68f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6da9682e1c6b6536c7666264e21652f2" id="r_a6da9682e1c6b6536c7666264e21652f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6da9682e1c6b6536c7666264e21652f2">PWM_CH3_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a6da9682e1c6b6536c7666264e21652f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29ff9893d56a25e3aa0a9d150385886" id="r_ac29ff9893d56a25e3aa0a9d150385886"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac29ff9893d56a25e3aa0a9d150385886">PWM_CH4_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac29ff9893d56a25e3aa0a9d150385886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa93a5523191a374ff0818ab87f35b3" id="r_aefa93a5523191a374ff0818ab87f35b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aefa93a5523191a374ff0818ab87f35b3">PWM_CH4_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:aefa93a5523191a374ff0818ab87f35b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0cc38cf5e79b4b052495de3f944949" id="r_abf0cc38cf5e79b4b052495de3f944949"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abf0cc38cf5e79b4b052495de3f944949">PWM_CH4_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:abf0cc38cf5e79b4b052495de3f944949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d762a327fd82115452b6758badf5e9d" id="r_a4d762a327fd82115452b6758badf5e9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4d762a327fd82115452b6758badf5e9d">PWM_CH4_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a4d762a327fd82115452b6758badf5e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fd50516916a03ae98f19e73c806ce5" id="r_a69fd50516916a03ae98f19e73c806ce5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a69fd50516916a03ae98f19e73c806ce5">PWM_CH4_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a69fd50516916a03ae98f19e73c806ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35679cd456bef5fa6d144e8a90eedd63" id="r_a35679cd456bef5fa6d144e8a90eedd63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a35679cd456bef5fa6d144e8a90eedd63">PWM_CH4_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a35679cd456bef5fa6d144e8a90eedd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179da6623c25d8a3d23435c02df76410" id="r_a179da6623c25d8a3d23435c02df76410"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a179da6623c25d8a3d23435c02df76410">PWM_CH4_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a179da6623c25d8a3d23435c02df76410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a17f94dfec3f06d4a8d0a0faeda40f" id="r_aa6a17f94dfec3f06d4a8d0a0faeda40f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa6a17f94dfec3f06d4a8d0a0faeda40f">PWM_CH4_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:aa6a17f94dfec3f06d4a8d0a0faeda40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323a37c7974ade06b44898a1f8658803" id="r_a323a37c7974ade06b44898a1f8658803"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a323a37c7974ade06b44898a1f8658803">PWM_CH4_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a323a37c7974ade06b44898a1f8658803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e12f197c2a700a1eab01bf81ae1588b" id="r_a8e12f197c2a700a1eab01bf81ae1588b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8e12f197c2a700a1eab01bf81ae1588b">PWM_CH4_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a8e12f197c2a700a1eab01bf81ae1588b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8948a808d8d48d8685d550cccc461d" id="r_a3e8948a808d8d48d8685d550cccc461d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3e8948a808d8d48d8685d550cccc461d">PWM_CH4_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a3e8948a808d8d48d8685d550cccc461d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e71f5d562e8cfe6e24045c26dfdca56" id="r_a4e71f5d562e8cfe6e24045c26dfdca56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4e71f5d562e8cfe6e24045c26dfdca56">PWM_CH4_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005c)</td></tr>
<tr class="separator:a4e71f5d562e8cfe6e24045c26dfdca56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a425b661d50b9061cbdf38611e84f56c5" id="r_a425b661d50b9061cbdf38611e84f56c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a425b661d50b9061cbdf38611e84f56c5">PWM_CH4_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a425b661d50b9061cbdf38611e84f56c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2e6625dd10612654a8ae4cc5ca9815" id="r_aca2e6625dd10612654a8ae4cc5ca9815"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aca2e6625dd10612654a8ae4cc5ca9815">PWM_CH4_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aca2e6625dd10612654a8ae4cc5ca9815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064b23835ec83c8927568d8a8ff2d816" id="r_a064b23835ec83c8927568d8a8ff2d816"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a064b23835ec83c8927568d8a8ff2d816">PWM_CH4_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a064b23835ec83c8927568d8a8ff2d816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace6ad6c8285afc635e29e336adda720d" id="r_ace6ad6c8285afc635e29e336adda720d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ace6ad6c8285afc635e29e336adda720d">PWM_CH4_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ace6ad6c8285afc635e29e336adda720d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a192adf950eb015e057800844754fd" id="r_ae1a192adf950eb015e057800844754fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae1a192adf950eb015e057800844754fd">PWM_CH4_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae1a192adf950eb015e057800844754fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06da7eb370e902d07b1579201feb52f" id="r_ab06da7eb370e902d07b1579201feb52f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab06da7eb370e902d07b1579201feb52f">PWM_CH4_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab06da7eb370e902d07b1579201feb52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac739cea03f784aab18632a74a7050b37" id="r_ac739cea03f784aab18632a74a7050b37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac739cea03f784aab18632a74a7050b37">PWM_CH4_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac739cea03f784aab18632a74a7050b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171b306f5f299a6c3fe75e800d83582e" id="r_a171b306f5f299a6c3fe75e800d83582e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a171b306f5f299a6c3fe75e800d83582e">PWM_CH4_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a171b306f5f299a6c3fe75e800d83582e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e8f57f6850da4d4d9a1b514e3111c66" id="r_a2e8f57f6850da4d4d9a1b514e3111c66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2e8f57f6850da4d4d9a1b514e3111c66">PWM_CH4_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a2e8f57f6850da4d4d9a1b514e3111c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbfbc5daee75914b20b183bcad98fbf8" id="r_abbfbc5daee75914b20b183bcad98fbf8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abbfbc5daee75914b20b183bcad98fbf8">PWM_CH4_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:abbfbc5daee75914b20b183bcad98fbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72308e62e5ece2abd86cb116a651b870" id="r_a72308e62e5ece2abd86cb116a651b870"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a72308e62e5ece2abd86cb116a651b870">PWM_CH4_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a72308e62e5ece2abd86cb116a651b870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c5260d1d87fa08ebc5fe9dad28beb7" id="r_aa6c5260d1d87fa08ebc5fe9dad28beb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa6c5260d1d87fa08ebc5fe9dad28beb7">PWM_CH4_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aa6c5260d1d87fa08ebc5fe9dad28beb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ffc58885d43e0076fb53bdf36c969e" id="r_ac9ffc58885d43e0076fb53bdf36c969e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac9ffc58885d43e0076fb53bdf36c969e">PWM_CH4_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac9ffc58885d43e0076fb53bdf36c969e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b24c4317fc4d23c9bd93f8c9a39176" id="r_a95b24c4317fc4d23c9bd93f8c9a39176"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a95b24c4317fc4d23c9bd93f8c9a39176">PWM_CH4_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a95b24c4317fc4d23c9bd93f8c9a39176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6dbac6dcb9035a7edb807e98b51f414" id="r_ad6dbac6dcb9035a7edb807e98b51f414"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad6dbac6dcb9035a7edb807e98b51f414">PWM_CH4_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad6dbac6dcb9035a7edb807e98b51f414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c14d8d9ebfec9da98e5fbf00a0bb5cc" id="r_a9c14d8d9ebfec9da98e5fbf00a0bb5cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9c14d8d9ebfec9da98e5fbf00a0bb5cc">PWM_CH4_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a9c14d8d9ebfec9da98e5fbf00a0bb5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d5eac6e434698cc5d3b2e0362bb9ba" id="r_ab3d5eac6e434698cc5d3b2e0362bb9ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab3d5eac6e434698cc5d3b2e0362bb9ba">PWM_CH4_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab3d5eac6e434698cc5d3b2e0362bb9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6efe0e3ea5a1e35e1a2ddbc51fdbdcf8" id="r_a6efe0e3ea5a1e35e1a2ddbc51fdbdcf8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6efe0e3ea5a1e35e1a2ddbc51fdbdcf8">PWM_CH4_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6efe0e3ea5a1e35e1a2ddbc51fdbdcf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeecd0b044e1e3fae293e4533e4741efe" id="r_aeecd0b044e1e3fae293e4533e4741efe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aeecd0b044e1e3fae293e4533e4741efe">PWM_CH4_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:aeecd0b044e1e3fae293e4533e4741efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab03768cb449615c3a40f34d7c974999a" id="r_ab03768cb449615c3a40f34d7c974999a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab03768cb449615c3a40f34d7c974999a">PWM_CH4_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab03768cb449615c3a40f34d7c974999a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1b9847c30ecc3f68f7a2630d594385" id="r_acc1b9847c30ecc3f68f7a2630d594385"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acc1b9847c30ecc3f68f7a2630d594385">PWM_CH4_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:acc1b9847c30ecc3f68f7a2630d594385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f78b4ddf5013c1b0784a3f96243880c" id="r_a7f78b4ddf5013c1b0784a3f96243880c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7f78b4ddf5013c1b0784a3f96243880c">PWM_CH4_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7f78b4ddf5013c1b0784a3f96243880c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0b68973697395654590a813a0a2f09" id="r_a3e0b68973697395654590a813a0a2f09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3e0b68973697395654590a813a0a2f09">PWM_CH4_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a3e0b68973697395654590a813a0a2f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a833be7a0d0bc98cb910d71f9fb18dd19" id="r_a833be7a0d0bc98cb910d71f9fb18dd19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a833be7a0d0bc98cb910d71f9fb18dd19">PWM_CH4_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a833be7a0d0bc98cb910d71f9fb18dd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5884d6ebeaa3b08a7c54bff9e9b0a946" id="r_a5884d6ebeaa3b08a7c54bff9e9b0a946"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5884d6ebeaa3b08a7c54bff9e9b0a946">PWM_CH4_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5884d6ebeaa3b08a7c54bff9e9b0a946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb09e35da9531f603af5d5e83c6fc5e" id="r_aaeb09e35da9531f603af5d5e83c6fc5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaeb09e35da9531f603af5d5e83c6fc5e">PWM_CH4_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aaeb09e35da9531f603af5d5e83c6fc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e8dc2e21cb1764ce9962b6e7b2bb4ac" id="r_a1e8dc2e21cb1764ce9962b6e7b2bb4ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1e8dc2e21cb1764ce9962b6e7b2bb4ac">PWM_CH4_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000050)</td></tr>
<tr class="separator:a1e8dc2e21cb1764ce9962b6e7b2bb4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e58cf85df06d77853402d21fa610008" id="r_a3e58cf85df06d77853402d21fa610008"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3e58cf85df06d77853402d21fa610008">PWM_CH4_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a3e58cf85df06d77853402d21fa610008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a2028d1d4152c13453409656de0ac65" id="r_a4a2028d1d4152c13453409656de0ac65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4a2028d1d4152c13453409656de0ac65">PWM_CH4_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a4a2028d1d4152c13453409656de0ac65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7722b762df53c5dee4430fc0bba6702a" id="r_a7722b762df53c5dee4430fc0bba6702a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7722b762df53c5dee4430fc0bba6702a">PWM_CH4_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a7722b762df53c5dee4430fc0bba6702a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c271db2326ff02a3ab7c9226fa8e72" id="r_ad1c271db2326ff02a3ab7c9226fa8e72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad1c271db2326ff02a3ab7c9226fa8e72">PWM_CH4_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ad1c271db2326ff02a3ab7c9226fa8e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85857607922738b58098da9977f3bf28" id="r_a85857607922738b58098da9977f3bf28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a85857607922738b58098da9977f3bf28">PWM_CH4_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a85857607922738b58098da9977f3bf28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68cdffa4182863b781b53527a97343f0" id="r_a68cdffa4182863b781b53527a97343f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a68cdffa4182863b781b53527a97343f0">PWM_CH4_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a68cdffa4182863b781b53527a97343f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6b09416a4802c3a1f73b77f25a522a" id="r_adf6b09416a4802c3a1f73b77f25a522a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adf6b09416a4802c3a1f73b77f25a522a">PWM_CH4_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:adf6b09416a4802c3a1f73b77f25a522a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ef73c8c76614ad4d6228081b488ed7" id="r_ab4ef73c8c76614ad4d6228081b488ed7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab4ef73c8c76614ad4d6228081b488ed7">PWM_CH4_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab4ef73c8c76614ad4d6228081b488ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9288dd523b42ecbc7f4083e15de47ca" id="r_af9288dd523b42ecbc7f4083e15de47ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af9288dd523b42ecbc7f4083e15de47ca">PWM_CH4_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af9288dd523b42ecbc7f4083e15de47ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa14ecd507a9043a048e7c39d1ddf60" id="r_a9fa14ecd507a9043a048e7c39d1ddf60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9fa14ecd507a9043a048e7c39d1ddf60">PWM_CH4_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9fa14ecd507a9043a048e7c39d1ddf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b06f9f4be2ebbb26d9a335bf6bff0d" id="r_aa1b06f9f4be2ebbb26d9a335bf6bff0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa1b06f9f4be2ebbb26d9a335bf6bff0d">PWM_CH4_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:aa1b06f9f4be2ebbb26d9a335bf6bff0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c53475fe20bb33e8587133696620896" id="r_a0c53475fe20bb33e8587133696620896"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0c53475fe20bb33e8587133696620896">PWM_CH4_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a0c53475fe20bb33e8587133696620896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b409cc4448459f0247cb2b218beb0bf" id="r_a4b409cc4448459f0247cb2b218beb0bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4b409cc4448459f0247cb2b218beb0bf">PWM_CH4_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a4b409cc4448459f0247cb2b218beb0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c96b9d5a837e9f6d48728114009cb7" id="r_a79c96b9d5a837e9f6d48728114009cb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a79c96b9d5a837e9f6d48728114009cb7">PWM_CH4_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a79c96b9d5a837e9f6d48728114009cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9099be794753ef2ffcee7f6bc397c6bc" id="r_a9099be794753ef2ffcee7f6bc397c6bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9099be794753ef2ffcee7f6bc397c6bc">PWM_CH4_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9099be794753ef2ffcee7f6bc397c6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815b5ae267f9bae962f634c82063265c" id="r_a815b5ae267f9bae962f634c82063265c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a815b5ae267f9bae962f634c82063265c">PWM_CH4_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a815b5ae267f9bae962f634c82063265c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5796d828908d4815fa8ba54d4286860" id="r_af5796d828908d4815fa8ba54d4286860"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af5796d828908d4815fa8ba54d4286860">PWM_CH4_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af5796d828908d4815fa8ba54d4286860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ff7709c6c161137d762af99809ee12" id="r_af8ff7709c6c161137d762af99809ee12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af8ff7709c6c161137d762af99809ee12">PWM_CH4_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:af8ff7709c6c161137d762af99809ee12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada33162efe1eccd7f6e531eb534c26ea" id="r_ada33162efe1eccd7f6e531eb534c26ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ada33162efe1eccd7f6e531eb534c26ea">PWM_CH4_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ada33162efe1eccd7f6e531eb534c26ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8e4752b5be358db4f215efe7a28997" id="r_a4f8e4752b5be358db4f215efe7a28997"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4f8e4752b5be358db4f215efe7a28997">PWM_CH4_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a4f8e4752b5be358db4f215efe7a28997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f494ddef49eddb564e548cd2778a948" id="r_a1f494ddef49eddb564e548cd2778a948"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1f494ddef49eddb564e548cd2778a948">PWM_CH4_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000058)</td></tr>
<tr class="separator:a1f494ddef49eddb564e548cd2778a948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0ebe79b4ee6b7762805ad0fdddf87c" id="r_a5b0ebe79b4ee6b7762805ad0fdddf87c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5b0ebe79b4ee6b7762805ad0fdddf87c">PWM_CH4_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a5b0ebe79b4ee6b7762805ad0fdddf87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2091023324a2b80cdef368b41b969def" id="r_a2091023324a2b80cdef368b41b969def"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2091023324a2b80cdef368b41b969def">PWM_CH4_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a2091023324a2b80cdef368b41b969def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf9bbec64b56f8780db22ab32bbf6b3b" id="r_aaf9bbec64b56f8780db22ab32bbf6b3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaf9bbec64b56f8780db22ab32bbf6b3b">PWM_CH4_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaf9bbec64b56f8780db22ab32bbf6b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f76cfd8d6bca5a89225595a64370de7" id="r_a4f76cfd8d6bca5a89225595a64370de7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4f76cfd8d6bca5a89225595a64370de7">PWM_CH4_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a4f76cfd8d6bca5a89225595a64370de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f53c6e468961017612ebbd208fcc6f" id="r_aa0f53c6e468961017612ebbd208fcc6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa0f53c6e468961017612ebbd208fcc6f">PWM_CH4_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa0f53c6e468961017612ebbd208fcc6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f93fc9e74dbb45a48dedb3fd5c9300b" id="r_a4f93fc9e74dbb45a48dedb3fd5c9300b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4f93fc9e74dbb45a48dedb3fd5c9300b">PWM_CH4_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a4f93fc9e74dbb45a48dedb3fd5c9300b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a638f99018ad55acec02ae00a29919044" id="r_a638f99018ad55acec02ae00a29919044"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a638f99018ad55acec02ae00a29919044">PWM_CH4_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a638f99018ad55acec02ae00a29919044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d666f5dc8e0cb353ba747a1b06184c" id="r_a62d666f5dc8e0cb353ba747a1b06184c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a62d666f5dc8e0cb353ba747a1b06184c">PWM_CH4_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a62d666f5dc8e0cb353ba747a1b06184c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b7bc09231951381f608f49f8a4bdf2" id="r_a60b7bc09231951381f608f49f8a4bdf2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a60b7bc09231951381f608f49f8a4bdf2">PWM_CH4_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:a60b7bc09231951381f608f49f8a4bdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a979bda344b48a219a14b00ca6a8f16a3" id="r_a979bda344b48a219a14b00ca6a8f16a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a979bda344b48a219a14b00ca6a8f16a3">PWM_CH4_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a979bda344b48a219a14b00ca6a8f16a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab9795c044a99d658cc628e19b6dd0a" id="r_a0ab9795c044a99d658cc628e19b6dd0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0ab9795c044a99d658cc628e19b6dd0a">PWM_CH4_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a0ab9795c044a99d658cc628e19b6dd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61eb4277506083eeeaba2df65ffe08da" id="r_a61eb4277506083eeeaba2df65ffe08da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a61eb4277506083eeeaba2df65ffe08da">PWM_CH4_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a61eb4277506083eeeaba2df65ffe08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd02d53d372cfa4bc8738b105e62404b" id="r_afd02d53d372cfa4bc8738b105e62404b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afd02d53d372cfa4bc8738b105e62404b">PWM_CH4_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000054)</td></tr>
<tr class="separator:afd02d53d372cfa4bc8738b105e62404b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a9a5f75522e2f2cbfc5458f17ac724" id="r_ab4a9a5f75522e2f2cbfc5458f17ac724"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab4a9a5f75522e2f2cbfc5458f17ac724">PWM_CH4_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ab4a9a5f75522e2f2cbfc5458f17ac724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf1e90596e62dd096fc5a3b0efe5aa70" id="r_acf1e90596e62dd096fc5a3b0efe5aa70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf1e90596e62dd096fc5a3b0efe5aa70">PWM_CH4_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acf1e90596e62dd096fc5a3b0efe5aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b745ca07b56037852c0391a357e9f89" id="r_a7b745ca07b56037852c0391a357e9f89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7b745ca07b56037852c0391a357e9f89">PWM_CH4_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a7b745ca07b56037852c0391a357e9f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfbf8068f6da2e26f1639e1638273c35" id="r_acfbf8068f6da2e26f1639e1638273c35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acfbf8068f6da2e26f1639e1638273c35">PWM_CH4_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acfbf8068f6da2e26f1639e1638273c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ee29ec64c2908c2693c4fa39d1d68cd" id="r_a1ee29ec64c2908c2693c4fa39d1d68cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1ee29ec64c2908c2693c4fa39d1d68cd">PWM_CH4_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a1ee29ec64c2908c2693c4fa39d1d68cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082519db1b4d30bd47f055f28e8af5ad" id="r_a082519db1b4d30bd47f055f28e8af5ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a082519db1b4d30bd47f055f28e8af5ad">PWM_CH4_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td></tr>
<tr class="separator:a082519db1b4d30bd47f055f28e8af5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bdc10a585d1d479c64472c2283f758" id="r_a45bdc10a585d1d479c64472c2283f758"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a45bdc10a585d1d479c64472c2283f758">PWM_CH4_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a45bdc10a585d1d479c64472c2283f758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9488a44efb778f40ede19b8ebbbe5416" id="r_a9488a44efb778f40ede19b8ebbbe5416"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9488a44efb778f40ede19b8ebbbe5416">PWM_CH5_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9488a44efb778f40ede19b8ebbbe5416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1cc7dffc5b204591ad99cbb28e1deff" id="r_af1cc7dffc5b204591ad99cbb28e1deff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af1cc7dffc5b204591ad99cbb28e1deff">PWM_CH5_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:af1cc7dffc5b204591ad99cbb28e1deff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9593c3ccb6f474e67115c63cab7b1a1e" id="r_a9593c3ccb6f474e67115c63cab7b1a1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9593c3ccb6f474e67115c63cab7b1a1e">PWM_CH5_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9593c3ccb6f474e67115c63cab7b1a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6325372f78a092842ffc59046f7dc768" id="r_a6325372f78a092842ffc59046f7dc768"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6325372f78a092842ffc59046f7dc768">PWM_CH5_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a6325372f78a092842ffc59046f7dc768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e93af5c7414a38b81e86ca602d0b5a2" id="r_a7e93af5c7414a38b81e86ca602d0b5a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7e93af5c7414a38b81e86ca602d0b5a2">PWM_CH5_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a7e93af5c7414a38b81e86ca602d0b5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c897e9300e6d67a5fb6788c9b9c23f2" id="r_a9c897e9300e6d67a5fb6788c9b9c23f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9c897e9300e6d67a5fb6788c9b9c23f2">PWM_CH5_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9c897e9300e6d67a5fb6788c9b9c23f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8aa6110058136c99f5e6bb39e2e0e7" id="r_a9b8aa6110058136c99f5e6bb39e2e0e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9b8aa6110058136c99f5e6bb39e2e0e7">PWM_CH5_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a9b8aa6110058136c99f5e6bb39e2e0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0723f51832d94f1fc217bcef9d1f9c3" id="r_ae0723f51832d94f1fc217bcef9d1f9c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae0723f51832d94f1fc217bcef9d1f9c3">PWM_CH5_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ae0723f51832d94f1fc217bcef9d1f9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cdf29667cbb9d4c7a0d8e0a0d7859fb" id="r_a0cdf29667cbb9d4c7a0d8e0a0d7859fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0cdf29667cbb9d4c7a0d8e0a0d7859fb">PWM_CH5_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a0cdf29667cbb9d4c7a0d8e0a0d7859fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee08e567dc68ced4def38278cb49000" id="r_a7ee08e567dc68ced4def38278cb49000"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7ee08e567dc68ced4def38278cb49000">PWM_CH5_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a7ee08e567dc68ced4def38278cb49000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89e503262c4503226db41274f4fa1b9" id="r_ab89e503262c4503226db41274f4fa1b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab89e503262c4503226db41274f4fa1b9">PWM_CH5_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab89e503262c4503226db41274f4fa1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7b2adea92748fb710980f3acd31258" id="r_a1e7b2adea92748fb710980f3acd31258"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1e7b2adea92748fb710980f3acd31258">PWM_CH5_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td></tr>
<tr class="separator:a1e7b2adea92748fb710980f3acd31258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b809d306e6f5cb3b59d28da4b7ed838" id="r_a0b809d306e6f5cb3b59d28da4b7ed838"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0b809d306e6f5cb3b59d28da4b7ed838">PWM_CH5_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a0b809d306e6f5cb3b59d28da4b7ed838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc1897c5a5dce8c93c9b09e1e0e19bd" id="r_accc1897c5a5dce8c93c9b09e1e0e19bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#accc1897c5a5dce8c93c9b09e1e0e19bd">PWM_CH5_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:accc1897c5a5dce8c93c9b09e1e0e19bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16382d1cecf8533c1e1cd6cfada61e70" id="r_a16382d1cecf8533c1e1cd6cfada61e70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a16382d1cecf8533c1e1cd6cfada61e70">PWM_CH5_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a16382d1cecf8533c1e1cd6cfada61e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c52c2b771748a49c6601c8005769878" id="r_a5c52c2b771748a49c6601c8005769878"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5c52c2b771748a49c6601c8005769878">PWM_CH5_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a5c52c2b771748a49c6601c8005769878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920bb23c445479dc228311a4bea7d9c7" id="r_a920bb23c445479dc228311a4bea7d9c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a920bb23c445479dc228311a4bea7d9c7">PWM_CH5_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a920bb23c445479dc228311a4bea7d9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e3b815ed36e0a36932b3d85963d0ea" id="r_ae9e3b815ed36e0a36932b3d85963d0ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae9e3b815ed36e0a36932b3d85963d0ea">PWM_CH5_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae9e3b815ed36e0a36932b3d85963d0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5fb92fb87c072d8b4b4b76bbd468947" id="r_ae5fb92fb87c072d8b4b4b76bbd468947"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae5fb92fb87c072d8b4b4b76bbd468947">PWM_CH5_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae5fb92fb87c072d8b4b4b76bbd468947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d9616f93215fd465763419fba04d325" id="r_a4d9616f93215fd465763419fba04d325"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4d9616f93215fd465763419fba04d325">PWM_CH5_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a4d9616f93215fd465763419fba04d325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1c20f691cad57e7ce3c431b965dd94" id="r_aba1c20f691cad57e7ce3c431b965dd94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aba1c20f691cad57e7ce3c431b965dd94">PWM_CH5_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aba1c20f691cad57e7ce3c431b965dd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99a33ec2729da19d39f73e6886d33e96" id="r_a99a33ec2729da19d39f73e6886d33e96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a99a33ec2729da19d39f73e6886d33e96">PWM_CH5_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a99a33ec2729da19d39f73e6886d33e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3a0d4f9a3a1d9d60d3ea1458b75b1a" id="r_afe3a0d4f9a3a1d9d60d3ea1458b75b1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afe3a0d4f9a3a1d9d60d3ea1458b75b1a">PWM_CH5_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afe3a0d4f9a3a1d9d60d3ea1458b75b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa27255b2bac4a2182fec03e79a012ed6" id="r_aa27255b2bac4a2182fec03e79a012ed6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa27255b2bac4a2182fec03e79a012ed6">PWM_CH5_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aa27255b2bac4a2182fec03e79a012ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15483381556efcd748ec70a4b140d8e5" id="r_a15483381556efcd748ec70a4b140d8e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a15483381556efcd748ec70a4b140d8e5">PWM_CH5_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a15483381556efcd748ec70a4b140d8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcfd00f593fe28310651c26b8613083a" id="r_afcfd00f593fe28310651c26b8613083a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afcfd00f593fe28310651c26b8613083a">PWM_CH5_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:afcfd00f593fe28310651c26b8613083a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2144dcec4ff959647aea00ea1c90ee2a" id="r_a2144dcec4ff959647aea00ea1c90ee2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2144dcec4ff959647aea00ea1c90ee2a">PWM_CH5_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a2144dcec4ff959647aea00ea1c90ee2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255abeca546b808facd002c048e05eab" id="r_a255abeca546b808facd002c048e05eab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a255abeca546b808facd002c048e05eab">PWM_CH5_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a255abeca546b808facd002c048e05eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0121c10fa0b14d5d56de5e3398b5745b" id="r_a0121c10fa0b14d5d56de5e3398b5745b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0121c10fa0b14d5d56de5e3398b5745b">PWM_CH5_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0121c10fa0b14d5d56de5e3398b5745b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2562565bb5a6a076a3ebddd7d267443a" id="r_a2562565bb5a6a076a3ebddd7d267443a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2562565bb5a6a076a3ebddd7d267443a">PWM_CH5_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2562565bb5a6a076a3ebddd7d267443a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ddf8b2924116968739f546cc5be94b" id="r_a76ddf8b2924116968739f546cc5be94b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a76ddf8b2924116968739f546cc5be94b">PWM_CH5_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a76ddf8b2924116968739f546cc5be94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ca856a4131ab41f866396d3b7ff8c3" id="r_af4ca856a4131ab41f866396d3b7ff8c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af4ca856a4131ab41f866396d3b7ff8c3">PWM_CH5_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af4ca856a4131ab41f866396d3b7ff8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2318b65ba0c550d97c2ff67eeb6f419" id="r_aa2318b65ba0c550d97c2ff67eeb6f419"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa2318b65ba0c550d97c2ff67eeb6f419">PWM_CH5_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:aa2318b65ba0c550d97c2ff67eeb6f419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb67091896c3dd601611f028b9d5694" id="r_a3bb67091896c3dd601611f028b9d5694"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3bb67091896c3dd601611f028b9d5694">PWM_CH5_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3bb67091896c3dd601611f028b9d5694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a309f3b8d4739b7188b59a787b42dddee" id="r_a309f3b8d4739b7188b59a787b42dddee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a309f3b8d4739b7188b59a787b42dddee">PWM_CH5_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a309f3b8d4739b7188b59a787b42dddee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae38595cb8f0d8b98dbe8f9dd25aafcbd" id="r_ae38595cb8f0d8b98dbe8f9dd25aafcbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae38595cb8f0d8b98dbe8f9dd25aafcbd">PWM_CH5_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae38595cb8f0d8b98dbe8f9dd25aafcbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe45f94f940f36c9e5448460a70b83c2" id="r_abe45f94f940f36c9e5448460a70b83c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abe45f94f940f36c9e5448460a70b83c2">PWM_CH5_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:abe45f94f940f36c9e5448460a70b83c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d55e9bfdf027fc819e8066b33f29a53" id="r_a1d55e9bfdf027fc819e8066b33f29a53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1d55e9bfdf027fc819e8066b33f29a53">PWM_CH5_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1d55e9bfdf027fc819e8066b33f29a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac295417ccf62bd0da3d2237ab24ffb9e" id="r_ac295417ccf62bd0da3d2237ab24ffb9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac295417ccf62bd0da3d2237ab24ffb9e">PWM_CH5_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000064)</td></tr>
<tr class="separator:ac295417ccf62bd0da3d2237ab24ffb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d36fd4e6b9a738b97f2cfaf13d1f2e0" id="r_a5d36fd4e6b9a738b97f2cfaf13d1f2e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5d36fd4e6b9a738b97f2cfaf13d1f2e0">PWM_CH5_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a5d36fd4e6b9a738b97f2cfaf13d1f2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e94e3a976ee659f273e5eedc0d2153" id="r_a91e94e3a976ee659f273e5eedc0d2153"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a91e94e3a976ee659f273e5eedc0d2153">PWM_CH5_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a91e94e3a976ee659f273e5eedc0d2153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bb5bd6f38f7a532d0f2393d7c62c6a" id="r_a90bb5bd6f38f7a532d0f2393d7c62c6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a90bb5bd6f38f7a532d0f2393d7c62c6a">PWM_CH5_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a90bb5bd6f38f7a532d0f2393d7c62c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4faa6b19cc4b5fea0844053bc895e14" id="r_ac4faa6b19cc4b5fea0844053bc895e14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac4faa6b19cc4b5fea0844053bc895e14">PWM_CH5_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac4faa6b19cc4b5fea0844053bc895e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8171a9c18153595fc2dfd2fc91afc5" id="r_aca8171a9c18153595fc2dfd2fc91afc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aca8171a9c18153595fc2dfd2fc91afc5">PWM_CH5_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aca8171a9c18153595fc2dfd2fc91afc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16fde561fb773873d5a9a09be24ecf1d" id="r_a16fde561fb773873d5a9a09be24ecf1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a16fde561fb773873d5a9a09be24ecf1d">PWM_CH5_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a16fde561fb773873d5a9a09be24ecf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2dc77d241230756d2a31330ae2cd601" id="r_ad2dc77d241230756d2a31330ae2cd601"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad2dc77d241230756d2a31330ae2cd601">PWM_CH5_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ad2dc77d241230756d2a31330ae2cd601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba8df2b41b0bd82bbeec9f8736942c8" id="r_acba8df2b41b0bd82bbeec9f8736942c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acba8df2b41b0bd82bbeec9f8736942c8">PWM_CH5_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:acba8df2b41b0bd82bbeec9f8736942c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc83c9818b4137fbaea6fead702614f4" id="r_afc83c9818b4137fbaea6fead702614f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afc83c9818b4137fbaea6fead702614f4">PWM_CH5_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:afc83c9818b4137fbaea6fead702614f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6efce600368a1625606585f6081709e" id="r_ac6efce600368a1625606585f6081709e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac6efce600368a1625606585f6081709e">PWM_CH5_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac6efce600368a1625606585f6081709e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c0131d5ba7a4b2d2ee59b8f98fdc57" id="r_a23c0131d5ba7a4b2d2ee59b8f98fdc57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a23c0131d5ba7a4b2d2ee59b8f98fdc57">PWM_CH5_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a23c0131d5ba7a4b2d2ee59b8f98fdc57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb797e141bc6fab5b576ad501149717" id="r_a6fb797e141bc6fab5b576ad501149717"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6fb797e141bc6fab5b576ad501149717">PWM_CH5_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a6fb797e141bc6fab5b576ad501149717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b10093c67005b06cb6574cb5cc9646e" id="r_a2b10093c67005b06cb6574cb5cc9646e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2b10093c67005b06cb6574cb5cc9646e">PWM_CH5_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a2b10093c67005b06cb6574cb5cc9646e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ab207dd3206362f00bafde1aea01d7" id="r_a71ab207dd3206362f00bafde1aea01d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a71ab207dd3206362f00bafde1aea01d7">PWM_CH5_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a71ab207dd3206362f00bafde1aea01d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e1bc8f64343ee28ecf902996325208" id="r_a29e1bc8f64343ee28ecf902996325208"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a29e1bc8f64343ee28ecf902996325208">PWM_CH5_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a29e1bc8f64343ee28ecf902996325208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c1a429d6cca23eb074b4bfcf05fc9d" id="r_a61c1a429d6cca23eb074b4bfcf05fc9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a61c1a429d6cca23eb074b4bfcf05fc9d">PWM_CH5_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a61c1a429d6cca23eb074b4bfcf05fc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d785216bf1a165eadccf1877db64fa2" id="r_a3d785216bf1a165eadccf1877db64fa2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3d785216bf1a165eadccf1877db64fa2">PWM_CH5_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3d785216bf1a165eadccf1877db64fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b4c5da2883d102dcc2a8099c7275c6" id="r_af8b4c5da2883d102dcc2a8099c7275c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af8b4c5da2883d102dcc2a8099c7275c6">PWM_CH5_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:af8b4c5da2883d102dcc2a8099c7275c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0064d0556809fe013ed880a0dd137ba0" id="r_a0064d0556809fe013ed880a0dd137ba0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0064d0556809fe013ed880a0dd137ba0">PWM_CH5_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0064d0556809fe013ed880a0dd137ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79384a8139f72c21ae1cbc9602b72ccb" id="r_a79384a8139f72c21ae1cbc9602b72ccb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a79384a8139f72c21ae1cbc9602b72ccb">PWM_CH5_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a79384a8139f72c21ae1cbc9602b72ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b214e71d85a503d13bbdf40b9f52102" id="r_a2b214e71d85a503d13bbdf40b9f52102"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2b214e71d85a503d13bbdf40b9f52102">PWM_CH5_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000006c)</td></tr>
<tr class="separator:a2b214e71d85a503d13bbdf40b9f52102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad600ef1263b51b901b022ea0f7c07e" id="r_a9ad600ef1263b51b901b022ea0f7c07e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9ad600ef1263b51b901b022ea0f7c07e">PWM_CH5_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a9ad600ef1263b51b901b022ea0f7c07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5024ae2a52b471bef106c7446aafa2c7" id="r_a5024ae2a52b471bef106c7446aafa2c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5024ae2a52b471bef106c7446aafa2c7">PWM_CH5_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a5024ae2a52b471bef106c7446aafa2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85046d6e4be937b1de7965f9812a9688" id="r_a85046d6e4be937b1de7965f9812a9688"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a85046d6e4be937b1de7965f9812a9688">PWM_CH5_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a85046d6e4be937b1de7965f9812a9688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211d6bf7acaafa88b218b8fc43b281d4" id="r_a211d6bf7acaafa88b218b8fc43b281d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a211d6bf7acaafa88b218b8fc43b281d4">PWM_CH5_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a211d6bf7acaafa88b218b8fc43b281d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545b7da026f5ea02f668b30fa5b88000" id="r_a545b7da026f5ea02f668b30fa5b88000"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a545b7da026f5ea02f668b30fa5b88000">PWM_CH5_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a545b7da026f5ea02f668b30fa5b88000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8322132c8acc488428efccf133059984" id="r_a8322132c8acc488428efccf133059984"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8322132c8acc488428efccf133059984">PWM_CH5_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a8322132c8acc488428efccf133059984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c8a36069847f4b6088f1940c89d02d" id="r_ae3c8a36069847f4b6088f1940c89d02d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae3c8a36069847f4b6088f1940c89d02d">PWM_CH5_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae3c8a36069847f4b6088f1940c89d02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4cda87bd79281992b7989c1d533db8e" id="r_aa4cda87bd79281992b7989c1d533db8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa4cda87bd79281992b7989c1d533db8e">PWM_CH5_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa4cda87bd79281992b7989c1d533db8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31202161a9434a1d459df1abe9a4e7a" id="r_ac31202161a9434a1d459df1abe9a4e7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac31202161a9434a1d459df1abe9a4e7a">PWM_CH5_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:ac31202161a9434a1d459df1abe9a4e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab6bf576258f33a608d3297ba6067f2" id="r_aeab6bf576258f33a608d3297ba6067f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aeab6bf576258f33a608d3297ba6067f2">PWM_CH5_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aeab6bf576258f33a608d3297ba6067f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22ef3d6c525e68bfc9c6e3c9f9a52dd" id="r_ab22ef3d6c525e68bfc9c6e3c9f9a52dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab22ef3d6c525e68bfc9c6e3c9f9a52dd">PWM_CH5_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ab22ef3d6c525e68bfc9c6e3c9f9a52dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87d8e80fd0d673f2fda3b1a9dbc7832" id="r_ac87d8e80fd0d673f2fda3b1a9dbc7832"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac87d8e80fd0d673f2fda3b1a9dbc7832">PWM_CH5_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:ac87d8e80fd0d673f2fda3b1a9dbc7832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acccff30aa0469e38bc5007d9d22ce47a" id="r_acccff30aa0469e38bc5007d9d22ce47a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acccff30aa0469e38bc5007d9d22ce47a">PWM_CH5_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000068)</td></tr>
<tr class="separator:acccff30aa0469e38bc5007d9d22ce47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c6ae8e9de7de133b21283f10704e19" id="r_a10c6ae8e9de7de133b21283f10704e19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a10c6ae8e9de7de133b21283f10704e19">PWM_CH5_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a10c6ae8e9de7de133b21283f10704e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade7a32359bdce69b0f729fcdbb78debe" id="r_ade7a32359bdce69b0f729fcdbb78debe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ade7a32359bdce69b0f729fcdbb78debe">PWM_CH5_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ade7a32359bdce69b0f729fcdbb78debe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b1747c3bdd4bbef08bc557291bc11f" id="r_a07b1747c3bdd4bbef08bc557291bc11f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a07b1747c3bdd4bbef08bc557291bc11f">PWM_CH5_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a07b1747c3bdd4bbef08bc557291bc11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a879bc8078665edad408bfd2453b91257" id="r_a879bc8078665edad408bfd2453b91257"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a879bc8078665edad408bfd2453b91257">PWM_CH5_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a879bc8078665edad408bfd2453b91257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef91da31a3a86be604fa4775b315390" id="r_aeef91da31a3a86be604fa4775b315390"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aeef91da31a3a86be604fa4775b315390">PWM_CH5_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:aeef91da31a3a86be604fa4775b315390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd73a521693c58d8d22eea9b664081be" id="r_acd73a521693c58d8d22eea9b664081be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acd73a521693c58d8d22eea9b664081be">PWM_CH5_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000074)</td></tr>
<tr class="separator:acd73a521693c58d8d22eea9b664081be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5715aa135d79c2b07198d8e1e0d57e74" id="r_a5715aa135d79c2b07198d8e1e0d57e74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5715aa135d79c2b07198d8e1e0d57e74">PWM_CH5_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a5715aa135d79c2b07198d8e1e0d57e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c0a3604fc8afb63a5e2243fdaff996a" id="r_a2c0a3604fc8afb63a5e2243fdaff996a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2c0a3604fc8afb63a5e2243fdaff996a">PWM_CH6_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2c0a3604fc8afb63a5e2243fdaff996a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013c8680bfd994d54f2eadec8009b650" id="r_a013c8680bfd994d54f2eadec8009b650"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a013c8680bfd994d54f2eadec8009b650">PWM_CH6_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a013c8680bfd994d54f2eadec8009b650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2cc308a18923e2a646d5a81ef0313fa" id="r_ae2cc308a18923e2a646d5a81ef0313fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae2cc308a18923e2a646d5a81ef0313fa">PWM_CH6_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae2cc308a18923e2a646d5a81ef0313fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2e084a8fda410201abd7178b7edc09" id="r_a3c2e084a8fda410201abd7178b7edc09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3c2e084a8fda410201abd7178b7edc09">PWM_CH6_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a3c2e084a8fda410201abd7178b7edc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d31664c37aa5f76a7bd1b6e9cd6b451" id="r_a0d31664c37aa5f76a7bd1b6e9cd6b451"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0d31664c37aa5f76a7bd1b6e9cd6b451">PWM_CH6_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a0d31664c37aa5f76a7bd1b6e9cd6b451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a914ca70635fec36184d1bb262cdfd420" id="r_a914ca70635fec36184d1bb262cdfd420"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a914ca70635fec36184d1bb262cdfd420">PWM_CH6_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a914ca70635fec36184d1bb262cdfd420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c7551f20caa9c7cee237698d0cebd6" id="r_ab5c7551f20caa9c7cee237698d0cebd6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab5c7551f20caa9c7cee237698d0cebd6">PWM_CH6_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:ab5c7551f20caa9c7cee237698d0cebd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69260b3e749961fcd993bb4238f1ef9e" id="r_a69260b3e749961fcd993bb4238f1ef9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a69260b3e749961fcd993bb4238f1ef9e">PWM_CH6_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a69260b3e749961fcd993bb4238f1ef9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5c7fcc7dfdaf65bbadd582891af85d" id="r_a6e5c7fcc7dfdaf65bbadd582891af85d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6e5c7fcc7dfdaf65bbadd582891af85d">PWM_CH6_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a6e5c7fcc7dfdaf65bbadd582891af85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac52ebdbf96bfad994db3e4be4cbb8f2" id="r_aac52ebdbf96bfad994db3e4be4cbb8f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aac52ebdbf96bfad994db3e4be4cbb8f2">PWM_CH6_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:aac52ebdbf96bfad994db3e4be4cbb8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273f0488a0429c175a09f4e8e730a193" id="r_a273f0488a0429c175a09f4e8e730a193"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a273f0488a0429c175a09f4e8e730a193">PWM_CH6_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a273f0488a0429c175a09f4e8e730a193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe8cc281b997d809e7ead667d922648" id="r_a0fe8cc281b997d809e7ead667d922648"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0fe8cc281b997d809e7ead667d922648">PWM_CH6_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000084)</td></tr>
<tr class="separator:a0fe8cc281b997d809e7ead667d922648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea33a42513452ba7e5dd614337b7a31" id="r_a8ea33a42513452ba7e5dd614337b7a31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8ea33a42513452ba7e5dd614337b7a31">PWM_CH6_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a8ea33a42513452ba7e5dd614337b7a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961e5fbf37dfb0c63d45515c107cef61" id="r_a961e5fbf37dfb0c63d45515c107cef61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a961e5fbf37dfb0c63d45515c107cef61">PWM_CH6_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a961e5fbf37dfb0c63d45515c107cef61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6d281149576cf9341c6c9b3ca37eda" id="r_a2a6d281149576cf9341c6c9b3ca37eda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2a6d281149576cf9341c6c9b3ca37eda">PWM_CH6_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a2a6d281149576cf9341c6c9b3ca37eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac973e8bb6a3e6fa1fe32ed2be1bb2e11" id="r_ac973e8bb6a3e6fa1fe32ed2be1bb2e11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac973e8bb6a3e6fa1fe32ed2be1bb2e11">PWM_CH6_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac973e8bb6a3e6fa1fe32ed2be1bb2e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b6dfa5240492de0984f5ecc99fa0d6" id="r_a54b6dfa5240492de0984f5ecc99fa0d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a54b6dfa5240492de0984f5ecc99fa0d6">PWM_CH6_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a54b6dfa5240492de0984f5ecc99fa0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2839a69ad488a5850741713d5b938abb" id="r_a2839a69ad488a5850741713d5b938abb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2839a69ad488a5850741713d5b938abb">PWM_CH6_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2839a69ad488a5850741713d5b938abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5280554acc955b2c1d3c1390875a91fc" id="r_a5280554acc955b2c1d3c1390875a91fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5280554acc955b2c1d3c1390875a91fc">PWM_CH6_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5280554acc955b2c1d3c1390875a91fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0abf6fb81380b6eaa858ec86a0351f30" id="r_a0abf6fb81380b6eaa858ec86a0351f30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0abf6fb81380b6eaa858ec86a0351f30">PWM_CH6_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a0abf6fb81380b6eaa858ec86a0351f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89aa65535081bd845ddba40032640afb" id="r_a89aa65535081bd845ddba40032640afb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a89aa65535081bd845ddba40032640afb">PWM_CH6_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a89aa65535081bd845ddba40032640afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af59f136db63e846e76e84d5d101f32a5" id="r_af59f136db63e846e76e84d5d101f32a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af59f136db63e846e76e84d5d101f32a5">PWM_CH6_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:af59f136db63e846e76e84d5d101f32a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b72e991dc02180f0a7385d4faf9f4f" id="r_af3b72e991dc02180f0a7385d4faf9f4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af3b72e991dc02180f0a7385d4faf9f4f">PWM_CH6_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af3b72e991dc02180f0a7385d4faf9f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0ace92ecf1a1fb9f6020c74a7caab5" id="r_a3e0ace92ecf1a1fb9f6020c74a7caab5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3e0ace92ecf1a1fb9f6020c74a7caab5">PWM_CH6_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a3e0ace92ecf1a1fb9f6020c74a7caab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4766fafb49b575715d9c9372d94917a" id="r_aa4766fafb49b575715d9c9372d94917a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa4766fafb49b575715d9c9372d94917a">PWM_CH6_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa4766fafb49b575715d9c9372d94917a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600931f2f98ef8d7a0e528af32967678" id="r_a600931f2f98ef8d7a0e528af32967678"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a600931f2f98ef8d7a0e528af32967678">PWM_CH6_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a600931f2f98ef8d7a0e528af32967678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24c6674cdfde32401af9a47a3f0011f" id="r_aa24c6674cdfde32401af9a47a3f0011f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa24c6674cdfde32401af9a47a3f0011f">PWM_CH6_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aa24c6674cdfde32401af9a47a3f0011f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a3ea9bde77f3a2a5403c5f848a8d9c" id="r_a22a3ea9bde77f3a2a5403c5f848a8d9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a22a3ea9bde77f3a2a5403c5f848a8d9c">PWM_CH6_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a22a3ea9bde77f3a2a5403c5f848a8d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533ee807a70a380fdcd7d7eed4f02003" id="r_a533ee807a70a380fdcd7d7eed4f02003"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a533ee807a70a380fdcd7d7eed4f02003">PWM_CH6_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a533ee807a70a380fdcd7d7eed4f02003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40ec0fe9e13fe5069dbade8ee92b930" id="r_ab40ec0fe9e13fe5069dbade8ee92b930"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab40ec0fe9e13fe5069dbade8ee92b930">PWM_CH6_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab40ec0fe9e13fe5069dbade8ee92b930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afaf24a8759006d3c3a32b94af5eca1" id="r_a1afaf24a8759006d3c3a32b94af5eca1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1afaf24a8759006d3c3a32b94af5eca1">PWM_CH6_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a1afaf24a8759006d3c3a32b94af5eca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1ddae5a65cd1ec95698e9f0b69689f" id="r_adf1ddae5a65cd1ec95698e9f0b69689f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adf1ddae5a65cd1ec95698e9f0b69689f">PWM_CH6_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:adf1ddae5a65cd1ec95698e9f0b69689f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad86db5868fa2d980574b189a24f72efb" id="r_ad86db5868fa2d980574b189a24f72efb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad86db5868fa2d980574b189a24f72efb">PWM_CH6_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ad86db5868fa2d980574b189a24f72efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a5156664d9b06ce032dff11f935686" id="r_a19a5156664d9b06ce032dff11f935686"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a19a5156664d9b06ce032dff11f935686">PWM_CH6_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a19a5156664d9b06ce032dff11f935686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a58de589a6ab80743821ff98157f976" id="r_a1a58de589a6ab80743821ff98157f976"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1a58de589a6ab80743821ff98157f976">PWM_CH6_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a1a58de589a6ab80743821ff98157f976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7e7d26501efe3d764ad394bd91399f" id="r_aae7e7d26501efe3d764ad394bd91399f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aae7e7d26501efe3d764ad394bd91399f">PWM_CH6_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aae7e7d26501efe3d764ad394bd91399f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a95b1153767e009da8128a103f147b" id="r_a53a95b1153767e009da8128a103f147b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a53a95b1153767e009da8128a103f147b">PWM_CH6_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a53a95b1153767e009da8128a103f147b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c99e6720ead68bfdff1bb6bb0f675b" id="r_a09c99e6720ead68bfdff1bb6bb0f675b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a09c99e6720ead68bfdff1bb6bb0f675b">PWM_CH6_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a09c99e6720ead68bfdff1bb6bb0f675b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69472df5b2e2676a9e25831901ff4b31" id="r_a69472df5b2e2676a9e25831901ff4b31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a69472df5b2e2676a9e25831901ff4b31">PWM_CH6_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000078)</td></tr>
<tr class="separator:a69472df5b2e2676a9e25831901ff4b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46361aaff9a73dbab202099b45935168" id="r_a46361aaff9a73dbab202099b45935168"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a46361aaff9a73dbab202099b45935168">PWM_CH6_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a46361aaff9a73dbab202099b45935168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fd09e5f79f7a89db419f4a0bf0fa5f" id="r_a64fd09e5f79f7a89db419f4a0bf0fa5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a64fd09e5f79f7a89db419f4a0bf0fa5f">PWM_CH6_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a64fd09e5f79f7a89db419f4a0bf0fa5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78206ffc1aef6c3b890c5e32e1d95cd9" id="r_a78206ffc1aef6c3b890c5e32e1d95cd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a78206ffc1aef6c3b890c5e32e1d95cd9">PWM_CH6_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a78206ffc1aef6c3b890c5e32e1d95cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf90c766c83c3546d751696793a5a4db" id="r_acf90c766c83c3546d751696793a5a4db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf90c766c83c3546d751696793a5a4db">PWM_CH6_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:acf90c766c83c3546d751696793a5a4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb0e2c3c513ded365afc06b685e9962" id="r_a7bb0e2c3c513ded365afc06b685e9962"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7bb0e2c3c513ded365afc06b685e9962">PWM_CH6_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7bb0e2c3c513ded365afc06b685e9962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f887168c8ccbfbb679d39ce1b80b977" id="r_a5f887168c8ccbfbb679d39ce1b80b977"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5f887168c8ccbfbb679d39ce1b80b977">PWM_CH6_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5f887168c8ccbfbb679d39ce1b80b977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9489c1958f34b18476bdc3c8c4337ff" id="r_ad9489c1958f34b18476bdc3c8c4337ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad9489c1958f34b18476bdc3c8c4337ff">PWM_CH6_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ad9489c1958f34b18476bdc3c8c4337ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc69e26b3c272f17477326f0c6b556e" id="r_a3dc69e26b3c272f17477326f0c6b556e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3dc69e26b3c272f17477326f0c6b556e">PWM_CH6_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a3dc69e26b3c272f17477326f0c6b556e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283f91b343d1b06dbd202d7cce339910" id="r_a283f91b343d1b06dbd202d7cce339910"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a283f91b343d1b06dbd202d7cce339910">PWM_CH6_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a283f91b343d1b06dbd202d7cce339910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1571254e09729c3db2b504bf393693" id="r_a4e1571254e09729c3db2b504bf393693"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4e1571254e09729c3db2b504bf393693">PWM_CH6_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4e1571254e09729c3db2b504bf393693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62eb2c95a7c7e14e586f9b9689abbab2" id="r_a62eb2c95a7c7e14e586f9b9689abbab2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a62eb2c95a7c7e14e586f9b9689abbab2">PWM_CH6_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a62eb2c95a7c7e14e586f9b9689abbab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40862a931281a27cd8f883612126eaad" id="r_a40862a931281a27cd8f883612126eaad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a40862a931281a27cd8f883612126eaad">PWM_CH6_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a40862a931281a27cd8f883612126eaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed985cc3d6e3e6ec69ba02cf57fcc78a" id="r_aed985cc3d6e3e6ec69ba02cf57fcc78a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed985cc3d6e3e6ec69ba02cf57fcc78a">PWM_CH6_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aed985cc3d6e3e6ec69ba02cf57fcc78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac241d2c7c11c5d6176e8e1d7d191f829" id="r_ac241d2c7c11c5d6176e8e1d7d191f829"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac241d2c7c11c5d6176e8e1d7d191f829">PWM_CH6_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ac241d2c7c11c5d6176e8e1d7d191f829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961d4977ffd39766c69cfe0912fcdaf3" id="r_a961d4977ffd39766c69cfe0912fcdaf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a961d4977ffd39766c69cfe0912fcdaf3">PWM_CH6_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a961d4977ffd39766c69cfe0912fcdaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1756ef2b983d5ad09c35a0e37b5552" id="r_a1b1756ef2b983d5ad09c35a0e37b5552"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1b1756ef2b983d5ad09c35a0e37b5552">PWM_CH6_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a1b1756ef2b983d5ad09c35a0e37b5552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb43713fd9a6ab5539ba862b9a1a5449" id="r_adb43713fd9a6ab5539ba862b9a1a5449"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adb43713fd9a6ab5539ba862b9a1a5449">PWM_CH6_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adb43713fd9a6ab5539ba862b9a1a5449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1155c9bc9042bd097c5790d138caf33" id="r_ab1155c9bc9042bd097c5790d138caf33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab1155c9bc9042bd097c5790d138caf33">PWM_CH6_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ab1155c9bc9042bd097c5790d138caf33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca0d3635d1081aa41e2680bfe60aebb" id="r_a0ca0d3635d1081aa41e2680bfe60aebb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0ca0d3635d1081aa41e2680bfe60aebb">PWM_CH6_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0ca0d3635d1081aa41e2680bfe60aebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78a5406d15dd19f4e2d2ed545f521047" id="r_a78a5406d15dd19f4e2d2ed545f521047"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a78a5406d15dd19f4e2d2ed545f521047">PWM_CH6_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a78a5406d15dd19f4e2d2ed545f521047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bed128e67d0d2f497d2419ded338ff8" id="r_a0bed128e67d0d2f497d2419ded338ff8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0bed128e67d0d2f497d2419ded338ff8">PWM_CH6_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a0bed128e67d0d2f497d2419ded338ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e74aa52a473abbc929fada3a0637ee" id="r_a11e74aa52a473abbc929fada3a0637ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a11e74aa52a473abbc929fada3a0637ee">PWM_CH6_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a11e74aa52a473abbc929fada3a0637ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7766bbc6f04b1a4215f22e9cedf3ef28" id="r_a7766bbc6f04b1a4215f22e9cedf3ef28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7766bbc6f04b1a4215f22e9cedf3ef28">PWM_CH6_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a7766bbc6f04b1a4215f22e9cedf3ef28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48fa82b3cf4da1dfcbb12f63b263d51b" id="r_a48fa82b3cf4da1dfcbb12f63b263d51b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a48fa82b3cf4da1dfcbb12f63b263d51b">PWM_CH6_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a48fa82b3cf4da1dfcbb12f63b263d51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d137f10130207271c2c08abc923f10e" id="r_a6d137f10130207271c2c08abc923f10e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6d137f10130207271c2c08abc923f10e">PWM_CH6_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a6d137f10130207271c2c08abc923f10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f2e52e0da858fc3cb2d63fe347a52e" id="r_a42f2e52e0da858fc3cb2d63fe347a52e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a42f2e52e0da858fc3cb2d63fe347a52e">PWM_CH6_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a42f2e52e0da858fc3cb2d63fe347a52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e75562c4d1199324104d5979ed051d6" id="r_a2e75562c4d1199324104d5979ed051d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2e75562c4d1199324104d5979ed051d6">PWM_CH6_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a2e75562c4d1199324104d5979ed051d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865f65280471a70bbd3dbf8ae7cdd654" id="r_a865f65280471a70bbd3dbf8ae7cdd654"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a865f65280471a70bbd3dbf8ae7cdd654">PWM_CH6_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a865f65280471a70bbd3dbf8ae7cdd654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93fc169e040ba94b65ce99cf545d74a" id="r_ae93fc169e040ba94b65ce99cf545d74a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae93fc169e040ba94b65ce99cf545d74a">PWM_CH6_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae93fc169e040ba94b65ce99cf545d74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4180c20c0fec6f7d7d3aef4a8a6b597d" id="r_a4180c20c0fec6f7d7d3aef4a8a6b597d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4180c20c0fec6f7d7d3aef4a8a6b597d">PWM_CH6_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:a4180c20c0fec6f7d7d3aef4a8a6b597d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f23ad43969117dd2331fc2bc69a8347" id="r_a9f23ad43969117dd2331fc2bc69a8347"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9f23ad43969117dd2331fc2bc69a8347">PWM_CH6_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a9f23ad43969117dd2331fc2bc69a8347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4d03ad0296299b72e97d645f3ea53b" id="r_afa4d03ad0296299b72e97d645f3ea53b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afa4d03ad0296299b72e97d645f3ea53b">PWM_CH6_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:afa4d03ad0296299b72e97d645f3ea53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a268adbaa2d7d2d423a1c4f67859edb2b" id="r_a268adbaa2d7d2d423a1c4f67859edb2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a268adbaa2d7d2d423a1c4f67859edb2b">PWM_CH6_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a268adbaa2d7d2d423a1c4f67859edb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9b2e81aed17664bef7d22189b4e8ae" id="r_a9c9b2e81aed17664bef7d22189b4e8ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9c9b2e81aed17664bef7d22189b4e8ae">PWM_CH6_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007c)</td></tr>
<tr class="separator:a9c9b2e81aed17664bef7d22189b4e8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d0e9d096503a663f4ab5d2a1d25401" id="r_a91d0e9d096503a663f4ab5d2a1d25401"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a91d0e9d096503a663f4ab5d2a1d25401">PWM_CH6_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a91d0e9d096503a663f4ab5d2a1d25401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179302729c4ee038ee2bd5ff533d2f7b" id="r_a179302729c4ee038ee2bd5ff533d2f7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a179302729c4ee038ee2bd5ff533d2f7b">PWM_CH6_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a179302729c4ee038ee2bd5ff533d2f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e7f8f89329e3d84e6908e5eb1742d1" id="r_ab3e7f8f89329e3d84e6908e5eb1742d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab3e7f8f89329e3d84e6908e5eb1742d1">PWM_CH6_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ab3e7f8f89329e3d84e6908e5eb1742d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45edc50c169ef42108421c9b13822b2" id="r_ae45edc50c169ef42108421c9b13822b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae45edc50c169ef42108421c9b13822b2">PWM_CH6_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae45edc50c169ef42108421c9b13822b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1131b928039877afbc902a10b09d6dd9" id="r_a1131b928039877afbc902a10b09d6dd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1131b928039877afbc902a10b09d6dd9">PWM_CH6_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a1131b928039877afbc902a10b09d6dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7b786d8d3661f61726be9fc45d4ab7" id="r_a9f7b786d8d3661f61726be9fc45d4ab7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9f7b786d8d3661f61726be9fc45d4ab7">PWM_CH6_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000088)</td></tr>
<tr class="separator:a9f7b786d8d3661f61726be9fc45d4ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d9675d00cd959bada5465a62e20642" id="r_aa8d9675d00cd959bada5465a62e20642"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa8d9675d00cd959bada5465a62e20642">PWM_CH6_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:aa8d9675d00cd959bada5465a62e20642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af49d4447f8eced6ac56e0e5bc234766d" id="r_af49d4447f8eced6ac56e0e5bc234766d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af49d4447f8eced6ac56e0e5bc234766d">PWM_CH7_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af49d4447f8eced6ac56e0e5bc234766d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabcaeba5d84e34fad7c45f1ed7b68599" id="r_aabcaeba5d84e34fad7c45f1ed7b68599"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aabcaeba5d84e34fad7c45f1ed7b68599">PWM_CH7_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:aabcaeba5d84e34fad7c45f1ed7b68599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e15d60a14dca2b3cabc4841c61db70d" id="r_a5e15d60a14dca2b3cabc4841c61db70d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5e15d60a14dca2b3cabc4841c61db70d">PWM_CH7_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5e15d60a14dca2b3cabc4841c61db70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b07cecca46b06f2d328e47f6e1a132" id="r_a83b07cecca46b06f2d328e47f6e1a132"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a83b07cecca46b06f2d328e47f6e1a132">PWM_CH7_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a83b07cecca46b06f2d328e47f6e1a132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f783559f4072be1776f7fa70333944f" id="r_a6f783559f4072be1776f7fa70333944f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6f783559f4072be1776f7fa70333944f">PWM_CH7_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a6f783559f4072be1776f7fa70333944f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0378cc542f104fc2eea33cc781832ab6" id="r_a0378cc542f104fc2eea33cc781832ab6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0378cc542f104fc2eea33cc781832ab6">PWM_CH7_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0378cc542f104fc2eea33cc781832ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e019a847c970f7d56b1c68d8006dfa8" id="r_a0e019a847c970f7d56b1c68d8006dfa8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0e019a847c970f7d56b1c68d8006dfa8">PWM_CH7_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a0e019a847c970f7d56b1c68d8006dfa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52682c2af0656921bd1b7cc31fc83e47" id="r_a52682c2af0656921bd1b7cc31fc83e47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a52682c2af0656921bd1b7cc31fc83e47">PWM_CH7_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a52682c2af0656921bd1b7cc31fc83e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ae253fee68fdb152a0e4f8115273b1" id="r_a87ae253fee68fdb152a0e4f8115273b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a87ae253fee68fdb152a0e4f8115273b1">PWM_CH7_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a87ae253fee68fdb152a0e4f8115273b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad586f854a111baee9afbb16d9ef54f" id="r_a8ad586f854a111baee9afbb16d9ef54f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8ad586f854a111baee9afbb16d9ef54f">PWM_CH7_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a8ad586f854a111baee9afbb16d9ef54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab86d3c50e13f8639783ae7162a8ad747" id="r_ab86d3c50e13f8639783ae7162a8ad747"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab86d3c50e13f8639783ae7162a8ad747">PWM_CH7_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab86d3c50e13f8639783ae7162a8ad747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a9d314ec0a28dc4d9fd4230af54b9e" id="r_a42a9d314ec0a28dc4d9fd4230af54b9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a42a9d314ec0a28dc4d9fd4230af54b9e">PWM_CH7_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000098)</td></tr>
<tr class="separator:a42a9d314ec0a28dc4d9fd4230af54b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b79bae2dddf7ecc09d06ce9b6cab34" id="r_ad1b79bae2dddf7ecc09d06ce9b6cab34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad1b79bae2dddf7ecc09d06ce9b6cab34">PWM_CH7_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad1b79bae2dddf7ecc09d06ce9b6cab34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91bb4cfb364e41feced2734fcd979225" id="r_a91bb4cfb364e41feced2734fcd979225"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a91bb4cfb364e41feced2734fcd979225">PWM_CH7_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a91bb4cfb364e41feced2734fcd979225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0c6a37b5ecccf4666765a7d9ece962" id="r_a6d0c6a37b5ecccf4666765a7d9ece962"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6d0c6a37b5ecccf4666765a7d9ece962">PWM_CH7_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a6d0c6a37b5ecccf4666765a7d9ece962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd0d275b7d32ddf03007b933f290d93" id="r_a8bd0d275b7d32ddf03007b933f290d93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8bd0d275b7d32ddf03007b933f290d93">PWM_CH7_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a8bd0d275b7d32ddf03007b933f290d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124945ca6ddb215bef1ce2627912b63a" id="r_a124945ca6ddb215bef1ce2627912b63a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a124945ca6ddb215bef1ce2627912b63a">PWM_CH7_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a124945ca6ddb215bef1ce2627912b63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f74155aed221bfb2b7a0a865482b9e" id="r_a90f74155aed221bfb2b7a0a865482b9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a90f74155aed221bfb2b7a0a865482b9e">PWM_CH7_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a90f74155aed221bfb2b7a0a865482b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee96af46b4318c5477e603e1d1940743" id="r_aee96af46b4318c5477e603e1d1940743"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aee96af46b4318c5477e603e1d1940743">PWM_CH7_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aee96af46b4318c5477e603e1d1940743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a069c8059e44c2d6353e6a389cb96971e" id="r_a069c8059e44c2d6353e6a389cb96971e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a069c8059e44c2d6353e6a389cb96971e">PWM_CH7_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a069c8059e44c2d6353e6a389cb96971e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa638fa967ff1482c6441b97d9b85e5ad" id="r_aa638fa967ff1482c6441b97d9b85e5ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa638fa967ff1482c6441b97d9b85e5ad">PWM_CH7_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aa638fa967ff1482c6441b97d9b85e5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd8b3f85608c06b8b4053591e5d7754" id="r_aacd8b3f85608c06b8b4053591e5d7754"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aacd8b3f85608c06b8b4053591e5d7754">PWM_CH7_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aacd8b3f85608c06b8b4053591e5d7754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc1a4a5b4f5c4a65582903fa3c57ef3" id="r_a8bc1a4a5b4f5c4a65582903fa3c57ef3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8bc1a4a5b4f5c4a65582903fa3c57ef3">PWM_CH7_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8bc1a4a5b4f5c4a65582903fa3c57ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1381d49df9f6e764e5ef7edd13c2f5a2" id="r_a1381d49df9f6e764e5ef7edd13c2f5a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1381d49df9f6e764e5ef7edd13c2f5a2">PWM_CH7_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a1381d49df9f6e764e5ef7edd13c2f5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49ad5b3ea67912dd5973620cc95e976" id="r_aa49ad5b3ea67912dd5973620cc95e976"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa49ad5b3ea67912dd5973620cc95e976">PWM_CH7_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa49ad5b3ea67912dd5973620cc95e976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec75c45b637182c04cfb0e64b32639cc" id="r_aec75c45b637182c04cfb0e64b32639cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aec75c45b637182c04cfb0e64b32639cc">PWM_CH7_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:aec75c45b637182c04cfb0e64b32639cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7c8e86ad89e8c1f0192c962a267169" id="r_a2f7c8e86ad89e8c1f0192c962a267169"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2f7c8e86ad89e8c1f0192c962a267169">PWM_CH7_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a2f7c8e86ad89e8c1f0192c962a267169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06cae333aae4f56583ccd61f0dbd6cc6" id="r_a06cae333aae4f56583ccd61f0dbd6cc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a06cae333aae4f56583ccd61f0dbd6cc6">PWM_CH7_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a06cae333aae4f56583ccd61f0dbd6cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7316aa247794fceb6203992a3f49ed4" id="r_ae7316aa247794fceb6203992a3f49ed4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae7316aa247794fceb6203992a3f49ed4">PWM_CH7_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae7316aa247794fceb6203992a3f49ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a143d065af27ec105eb1b25b4b4e345" id="r_a1a143d065af27ec105eb1b25b4b4e345"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1a143d065af27ec105eb1b25b4b4e345">PWM_CH7_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1a143d065af27ec105eb1b25b4b4e345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a867d2af8ed2e229b9cba42a251a5a" id="r_a87a867d2af8ed2e229b9cba42a251a5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a87a867d2af8ed2e229b9cba42a251a5a">PWM_CH7_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a87a867d2af8ed2e229b9cba42a251a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d87cd70accb8764021fecc5a703f40" id="r_a98d87cd70accb8764021fecc5a703f40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a98d87cd70accb8764021fecc5a703f40">PWM_CH7_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a98d87cd70accb8764021fecc5a703f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf9e9eceed6e89a05978ab1c1d78706" id="r_a0cf9e9eceed6e89a05978ab1c1d78706"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0cf9e9eceed6e89a05978ab1c1d78706">PWM_CH7_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a0cf9e9eceed6e89a05978ab1c1d78706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01218fb0196f47e597cbdc35bd06932" id="r_ad01218fb0196f47e597cbdc35bd06932"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad01218fb0196f47e597cbdc35bd06932">PWM_CH7_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad01218fb0196f47e597cbdc35bd06932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f0651b994f86e00344eee8f1bc9241" id="r_a56f0651b994f86e00344eee8f1bc9241"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a56f0651b994f86e00344eee8f1bc9241">PWM_CH7_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a56f0651b994f86e00344eee8f1bc9241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11d9831da9fc20706f229c47c8db94c" id="r_af11d9831da9fc20706f229c47c8db94c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af11d9831da9fc20706f229c47c8db94c">PWM_CH7_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af11d9831da9fc20706f229c47c8db94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94945dcbd6588dc18368ee67bc25636" id="r_ad94945dcbd6588dc18368ee67bc25636"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad94945dcbd6588dc18368ee67bc25636">PWM_CH7_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad94945dcbd6588dc18368ee67bc25636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae730d5867b97070e3eee820d3a6eba12" id="r_ae730d5867b97070e3eee820d3a6eba12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae730d5867b97070e3eee820d3a6eba12">PWM_CH7_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae730d5867b97070e3eee820d3a6eba12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e846a08da622ce2fa9cac53e365f66" id="r_a36e846a08da622ce2fa9cac53e365f66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a36e846a08da622ce2fa9cac53e365f66">PWM_CH7_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000008c)</td></tr>
<tr class="separator:a36e846a08da622ce2fa9cac53e365f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436eedf900389f856b211044b66f9f3f" id="r_a436eedf900389f856b211044b66f9f3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a436eedf900389f856b211044b66f9f3f">PWM_CH7_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a436eedf900389f856b211044b66f9f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1500546f4caa11e179d77e4389a0b94a" id="r_a1500546f4caa11e179d77e4389a0b94a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1500546f4caa11e179d77e4389a0b94a">PWM_CH7_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a1500546f4caa11e179d77e4389a0b94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588ac0acc7c763178ebf1c1ca30f0356" id="r_a588ac0acc7c763178ebf1c1ca30f0356"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a588ac0acc7c763178ebf1c1ca30f0356">PWM_CH7_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a588ac0acc7c763178ebf1c1ca30f0356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc8813361b1cfc33b1a9b1a9c27690e" id="r_accc8813361b1cfc33b1a9b1a9c27690e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#accc8813361b1cfc33b1a9b1a9c27690e">PWM_CH7_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:accc8813361b1cfc33b1a9b1a9c27690e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71fa0e47811e2e3ec79159540651174" id="r_ac71fa0e47811e2e3ec79159540651174"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac71fa0e47811e2e3ec79159540651174">PWM_CH7_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac71fa0e47811e2e3ec79159540651174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5613784ff5bf23e87a71c06cfd94fc7" id="r_aa5613784ff5bf23e87a71c06cfd94fc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa5613784ff5bf23e87a71c06cfd94fc7">PWM_CH7_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa5613784ff5bf23e87a71c06cfd94fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb883219a13d594a4a8c7604174e950f" id="r_adb883219a13d594a4a8c7604174e950f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adb883219a13d594a4a8c7604174e950f">PWM_CH7_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:adb883219a13d594a4a8c7604174e950f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe932e088b955e71bcac4c4af0e68126" id="r_afe932e088b955e71bcac4c4af0e68126"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afe932e088b955e71bcac4c4af0e68126">PWM_CH7_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:afe932e088b955e71bcac4c4af0e68126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf70162bf99e2fa1ce6632af2a946fac" id="r_acf70162bf99e2fa1ce6632af2a946fac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf70162bf99e2fa1ce6632af2a946fac">PWM_CH7_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:acf70162bf99e2fa1ce6632af2a946fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f66bb9d5b5b1af2b8aed3f7522a4f34" id="r_a2f66bb9d5b5b1af2b8aed3f7522a4f34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2f66bb9d5b5b1af2b8aed3f7522a4f34">PWM_CH7_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2f66bb9d5b5b1af2b8aed3f7522a4f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87eebc401e55515fddd441f88cc2e327" id="r_a87eebc401e55515fddd441f88cc2e327"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a87eebc401e55515fddd441f88cc2e327">PWM_CH7_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a87eebc401e55515fddd441f88cc2e327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d8b35f7c2029972a15f631aca693e65" id="r_a5d8b35f7c2029972a15f631aca693e65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5d8b35f7c2029972a15f631aca693e65">PWM_CH7_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a5d8b35f7c2029972a15f631aca693e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2227057dbb85fea26d674ba264ecb77" id="r_ae2227057dbb85fea26d674ba264ecb77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae2227057dbb85fea26d674ba264ecb77">PWM_CH7_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ae2227057dbb85fea26d674ba264ecb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1390accbaff2ba055f2667c5a72d47a" id="r_af1390accbaff2ba055f2667c5a72d47a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af1390accbaff2ba055f2667c5a72d47a">PWM_CH7_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:af1390accbaff2ba055f2667c5a72d47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a22f0833c8d8831e58e35a92b543cdb" id="r_a1a22f0833c8d8831e58e35a92b543cdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1a22f0833c8d8831e58e35a92b543cdb">PWM_CH7_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1a22f0833c8d8831e58e35a92b543cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e6a3cea496dce0f87957c7fbdc5dfb" id="r_a99e6a3cea496dce0f87957c7fbdc5dfb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a99e6a3cea496dce0f87957c7fbdc5dfb">PWM_CH7_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a99e6a3cea496dce0f87957c7fbdc5dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32c1d9be3d17af83e5e609ec560ba9a" id="r_ac32c1d9be3d17af83e5e609ec560ba9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac32c1d9be3d17af83e5e609ec560ba9a">PWM_CH7_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac32c1d9be3d17af83e5e609ec560ba9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad63dc1e31430318e485181e952b4a386" id="r_ad63dc1e31430318e485181e952b4a386"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad63dc1e31430318e485181e952b4a386">PWM_CH7_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ad63dc1e31430318e485181e952b4a386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357acfec5960c63b75affd5b49b07342" id="r_a357acfec5960c63b75affd5b49b07342"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a357acfec5960c63b75affd5b49b07342">PWM_CH7_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a357acfec5960c63b75affd5b49b07342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedec024b22e2cdee4ed2b8da17795c83" id="r_aedec024b22e2cdee4ed2b8da17795c83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aedec024b22e2cdee4ed2b8da17795c83">PWM_CH7_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:aedec024b22e2cdee4ed2b8da17795c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4e5f015e6cb582bbdccf4d8f5909cd" id="r_aee4e5f015e6cb582bbdccf4d8f5909cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aee4e5f015e6cb582bbdccf4d8f5909cd">PWM_CH7_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000094)</td></tr>
<tr class="separator:aee4e5f015e6cb582bbdccf4d8f5909cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e5a84373a8f5046752adb7a43d733f" id="r_ad0e5a84373a8f5046752adb7a43d733f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad0e5a84373a8f5046752adb7a43d733f">PWM_CH7_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad0e5a84373a8f5046752adb7a43d733f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5235425e48e9b08cfa017bb5ecc750c3" id="r_a5235425e48e9b08cfa017bb5ecc750c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5235425e48e9b08cfa017bb5ecc750c3">PWM_CH7_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a5235425e48e9b08cfa017bb5ecc750c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf01a8bb120936ba43ed865422fd1037" id="r_acf01a8bb120936ba43ed865422fd1037"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf01a8bb120936ba43ed865422fd1037">PWM_CH7_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acf01a8bb120936ba43ed865422fd1037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e993fa81dff3b23a21603b6484b12de" id="r_a2e993fa81dff3b23a21603b6484b12de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2e993fa81dff3b23a21603b6484b12de">PWM_CH7_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a2e993fa81dff3b23a21603b6484b12de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a673ade17ed50bb9228cf241c48b7c127" id="r_a673ade17ed50bb9228cf241c48b7c127"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a673ade17ed50bb9228cf241c48b7c127">PWM_CH7_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a673ade17ed50bb9228cf241c48b7c127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed06208b889a2e55fa529577f767df41" id="r_aed06208b889a2e55fa529577f767df41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed06208b889a2e55fa529577f767df41">PWM_CH7_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aed06208b889a2e55fa529577f767df41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73a20e275f2816e3f12c11708e0042c" id="r_ad73a20e275f2816e3f12c11708e0042c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad73a20e275f2816e3f12c11708e0042c">PWM_CH7_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad73a20e275f2816e3f12c11708e0042c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f91251094900c9d65bf82952b90b099" id="r_a0f91251094900c9d65bf82952b90b099"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0f91251094900c9d65bf82952b90b099">PWM_CH7_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0f91251094900c9d65bf82952b90b099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13ce8f12e2b011cb95271ec5800aee99" id="r_a13ce8f12e2b011cb95271ec5800aee99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a13ce8f12e2b011cb95271ec5800aee99">PWM_CH7_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:a13ce8f12e2b011cb95271ec5800aee99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ee5d8ecd552dcfac2aba2fbd2d60d5c" id="r_a6ee5d8ecd552dcfac2aba2fbd2d60d5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6ee5d8ecd552dcfac2aba2fbd2d60d5c">PWM_CH7_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a6ee5d8ecd552dcfac2aba2fbd2d60d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8914c532d0d5396937cebca62119cd30" id="r_a8914c532d0d5396937cebca62119cd30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8914c532d0d5396937cebca62119cd30">PWM_CH7_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a8914c532d0d5396937cebca62119cd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc8b29eaa07e09ead4a31bdf275aa82" id="r_a8bc8b29eaa07e09ead4a31bdf275aa82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8bc8b29eaa07e09ead4a31bdf275aa82">PWM_CH7_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a8bc8b29eaa07e09ead4a31bdf275aa82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac49edd1826969044024fe2ff668715e" id="r_aac49edd1826969044024fe2ff668715e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aac49edd1826969044024fe2ff668715e">PWM_CH7_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000090)</td></tr>
<tr class="separator:aac49edd1826969044024fe2ff668715e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ca8cb193d02e6cbe666d0d0af8c0d6" id="r_a26ca8cb193d02e6cbe666d0d0af8c0d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a26ca8cb193d02e6cbe666d0d0af8c0d6">PWM_CH7_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a26ca8cb193d02e6cbe666d0d0af8c0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd402b028c4c48dc4bd448299ee1074" id="r_a5bd402b028c4c48dc4bd448299ee1074"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5bd402b028c4c48dc4bd448299ee1074">PWM_CH7_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5bd402b028c4c48dc4bd448299ee1074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351e97a42c6ed80e763fcdac1ad8d3d8" id="r_a351e97a42c6ed80e763fcdac1ad8d3d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a351e97a42c6ed80e763fcdac1ad8d3d8">PWM_CH7_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a351e97a42c6ed80e763fcdac1ad8d3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec716d6afb1da31c1ac878da85e780a" id="r_acec716d6afb1da31c1ac878da85e780a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acec716d6afb1da31c1ac878da85e780a">PWM_CH7_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acec716d6afb1da31c1ac878da85e780a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97615c93f0492e8624aff55b3f998074" id="r_a97615c93f0492e8624aff55b3f998074"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a97615c93f0492e8624aff55b3f998074">PWM_CH7_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a97615c93f0492e8624aff55b3f998074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c27d6cba601a54a2ee5313711cd3ad" id="r_a63c27d6cba601a54a2ee5313711cd3ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a63c27d6cba601a54a2ee5313711cd3ad">PWM_CH7_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000009c)</td></tr>
<tr class="separator:a63c27d6cba601a54a2ee5313711cd3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a867f835a360a6483bcfbb2dab0366c10" id="r_a867f835a360a6483bcfbb2dab0366c10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a867f835a360a6483bcfbb2dab0366c10">PWM_CH7_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a867f835a360a6483bcfbb2dab0366c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe469e6e98fc85f9559d355ccfafbf15" id="r_afe469e6e98fc85f9559d355ccfafbf15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afe469e6e98fc85f9559d355ccfafbf15">PWM_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:afe469e6e98fc85f9559d355ccfafbf15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0191bbca0b6337f9ad1b0ae530f4dcaa" id="r_a0191bbca0b6337f9ad1b0ae530f4dcaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0191bbca0b6337f9ad1b0ae530f4dcaa">PWM_EN_CH0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0191bbca0b6337f9ad1b0ae530f4dcaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae134f94cd2216257658ea2d534ceaf62" id="r_ae134f94cd2216257658ea2d534ceaf62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae134f94cd2216257658ea2d534ceaf62">PWM_EN_CH0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ae134f94cd2216257658ea2d534ceaf62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f55f0a7c49275c3bb1924ac0424b40" id="r_ac0f55f0a7c49275c3bb1924ac0424b40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac0f55f0a7c49275c3bb1924ac0424b40">PWM_EN_CH0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac0f55f0a7c49275c3bb1924ac0424b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352fe76df3a238a684b93b9702025d34" id="r_a352fe76df3a238a684b93b9702025d34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a352fe76df3a238a684b93b9702025d34">PWM_EN_CH0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a352fe76df3a238a684b93b9702025d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03baf77ba005ac722767b0d266889bb" id="r_af03baf77ba005ac722767b0d266889bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af03baf77ba005ac722767b0d266889bb">PWM_EN_CH0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af03baf77ba005ac722767b0d266889bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a486699c684c3fa8f19f0f4a11d320059" id="r_a486699c684c3fa8f19f0f4a11d320059"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a486699c684c3fa8f19f0f4a11d320059">PWM_EN_CH1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a486699c684c3fa8f19f0f4a11d320059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4388105ad084a6cfaf1f1e17c445c83" id="r_ad4388105ad084a6cfaf1f1e17c445c83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad4388105ad084a6cfaf1f1e17c445c83">PWM_EN_CH1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ad4388105ad084a6cfaf1f1e17c445c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e43e35b21c884cf1d65a8c77ffdd0a9" id="r_a1e43e35b21c884cf1d65a8c77ffdd0a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1e43e35b21c884cf1d65a8c77ffdd0a9">PWM_EN_CH1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1e43e35b21c884cf1d65a8c77ffdd0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92f64bbed5c77c0e03e610e6199a065d" id="r_a92f64bbed5c77c0e03e610e6199a065d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a92f64bbed5c77c0e03e610e6199a065d">PWM_EN_CH1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a92f64bbed5c77c0e03e610e6199a065d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5dc4e00117e01b75c38d88506eba974" id="r_ab5dc4e00117e01b75c38d88506eba974"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab5dc4e00117e01b75c38d88506eba974">PWM_EN_CH1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab5dc4e00117e01b75c38d88506eba974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84b0bb7df0af93bda77ca2649dd2a84" id="r_ae84b0bb7df0af93bda77ca2649dd2a84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae84b0bb7df0af93bda77ca2649dd2a84">PWM_EN_CH2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae84b0bb7df0af93bda77ca2649dd2a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9339986392548ba1518df19694c6e880" id="r_a9339986392548ba1518df19694c6e880"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9339986392548ba1518df19694c6e880">PWM_EN_CH2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a9339986392548ba1518df19694c6e880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ebaa914c24799967b8912d4af4d95b4" id="r_a8ebaa914c24799967b8912d4af4d95b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8ebaa914c24799967b8912d4af4d95b4">PWM_EN_CH2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a8ebaa914c24799967b8912d4af4d95b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e1c88510b4b5474ddee369ad7ac0f1" id="r_a10e1c88510b4b5474ddee369ad7ac0f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a10e1c88510b4b5474ddee369ad7ac0f1">PWM_EN_CH2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a10e1c88510b4b5474ddee369ad7ac0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41bcf51ff038decdab9fa55147f759b4" id="r_a41bcf51ff038decdab9fa55147f759b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a41bcf51ff038decdab9fa55147f759b4">PWM_EN_CH2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a41bcf51ff038decdab9fa55147f759b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53548ef23a87c8179194a464ab54569d" id="r_a53548ef23a87c8179194a464ab54569d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a53548ef23a87c8179194a464ab54569d">PWM_EN_CH3_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a53548ef23a87c8179194a464ab54569d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcc8a9d2c9043a9dcd7252fb9ef36e8" id="r_abdcc8a9d2c9043a9dcd7252fb9ef36e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abdcc8a9d2c9043a9dcd7252fb9ef36e8">PWM_EN_CH3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:abdcc8a9d2c9043a9dcd7252fb9ef36e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29545204db8f04dec7f4af790f61fb98" id="r_a29545204db8f04dec7f4af790f61fb98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a29545204db8f04dec7f4af790f61fb98">PWM_EN_CH3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a29545204db8f04dec7f4af790f61fb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb10907d268714ee58abf5b5771396d9" id="r_adb10907d268714ee58abf5b5771396d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adb10907d268714ee58abf5b5771396d9">PWM_EN_CH3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:adb10907d268714ee58abf5b5771396d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08adc619e862662d471602fd43b321ac" id="r_a08adc619e862662d471602fd43b321ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a08adc619e862662d471602fd43b321ac">PWM_EN_CH3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a08adc619e862662d471602fd43b321ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04e969a6016aea1ba0a907ebe51a9ed" id="r_ac04e969a6016aea1ba0a907ebe51a9ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac04e969a6016aea1ba0a907ebe51a9ed">PWM_EN_CH4_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac04e969a6016aea1ba0a907ebe51a9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f894c8a0e5c2bdb106ed7b52d28ceb" id="r_aa1f894c8a0e5c2bdb106ed7b52d28ceb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa1f894c8a0e5c2bdb106ed7b52d28ceb">PWM_EN_CH4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:aa1f894c8a0e5c2bdb106ed7b52d28ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420f98fb80bde44fbcf23b3445270903" id="r_a420f98fb80bde44fbcf23b3445270903"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a420f98fb80bde44fbcf23b3445270903">PWM_EN_CH4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a420f98fb80bde44fbcf23b3445270903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa931942f314d60f1265323edd7955a" id="r_a0fa931942f314d60f1265323edd7955a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0fa931942f314d60f1265323edd7955a">PWM_EN_CH4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a0fa931942f314d60f1265323edd7955a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95227c6ea25b7eb72ef8b5e75c7ff306" id="r_a95227c6ea25b7eb72ef8b5e75c7ff306"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a95227c6ea25b7eb72ef8b5e75c7ff306">PWM_EN_CH4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a95227c6ea25b7eb72ef8b5e75c7ff306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54f90ebd8b04b6297ac431b77a514481" id="r_a54f90ebd8b04b6297ac431b77a514481"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a54f90ebd8b04b6297ac431b77a514481">PWM_EN_CH5_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a54f90ebd8b04b6297ac431b77a514481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e8b45c9b4ecff5554ea9296fe7ba77" id="r_a99e8b45c9b4ecff5554ea9296fe7ba77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a99e8b45c9b4ecff5554ea9296fe7ba77">PWM_EN_CH5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a99e8b45c9b4ecff5554ea9296fe7ba77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b311ba9f8ac15071cdc131c2e920e4" id="r_ab2b311ba9f8ac15071cdc131c2e920e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab2b311ba9f8ac15071cdc131c2e920e4">PWM_EN_CH5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ab2b311ba9f8ac15071cdc131c2e920e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace98dba19ebc1a1df3301a2b3274590" id="r_aace98dba19ebc1a1df3301a2b3274590"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aace98dba19ebc1a1df3301a2b3274590">PWM_EN_CH5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aace98dba19ebc1a1df3301a2b3274590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76810138e2fb1d1521abcce6319a8e85" id="r_a76810138e2fb1d1521abcce6319a8e85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a76810138e2fb1d1521abcce6319a8e85">PWM_EN_CH5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a76810138e2fb1d1521abcce6319a8e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ddbf126633d633f8a7d6275b1d2a5b" id="r_a95ddbf126633d633f8a7d6275b1d2a5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a95ddbf126633d633f8a7d6275b1d2a5b">PWM_EN_CH6_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a95ddbf126633d633f8a7d6275b1d2a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf824660f8ea69507d5f4566bef533f" id="r_aabf824660f8ea69507d5f4566bef533f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aabf824660f8ea69507d5f4566bef533f">PWM_EN_CH6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:aabf824660f8ea69507d5f4566bef533f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa20035ab1fb97bbb9a52df0d493909c1" id="r_aa20035ab1fb97bbb9a52df0d493909c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa20035ab1fb97bbb9a52df0d493909c1">PWM_EN_CH6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aa20035ab1fb97bbb9a52df0d493909c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff31601487dfdabf36165b0282c1c12a" id="r_aff31601487dfdabf36165b0282c1c12a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aff31601487dfdabf36165b0282c1c12a">PWM_EN_CH6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aff31601487dfdabf36165b0282c1c12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a005b20c0337674122431c8b315f9c77d" id="r_a005b20c0337674122431c8b315f9c77d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a005b20c0337674122431c8b315f9c77d">PWM_EN_CH6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a005b20c0337674122431c8b315f9c77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4539429d52cff1bf77d000e2d24235e" id="r_ae4539429d52cff1bf77d000e2d24235e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae4539429d52cff1bf77d000e2d24235e">PWM_EN_CH7_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae4539429d52cff1bf77d000e2d24235e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd795cf3b06a25719824f050e5db437" id="r_a2fd795cf3b06a25719824f050e5db437"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2fd795cf3b06a25719824f050e5db437">PWM_EN_CH7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a2fd795cf3b06a25719824f050e5db437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e6dd740a4966428eeb34cd2d45da10" id="r_ac9e6dd740a4966428eeb34cd2d45da10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac9e6dd740a4966428eeb34cd2d45da10">PWM_EN_CH7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac9e6dd740a4966428eeb34cd2d45da10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75096ea71df5cd0c152928bbc68c84e1" id="r_a75096ea71df5cd0c152928bbc68c84e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a75096ea71df5cd0c152928bbc68c84e1">PWM_EN_CH7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a75096ea71df5cd0c152928bbc68c84e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc273775beaae54aa628981049cb618" id="r_a6dc273775beaae54aa628981049cb618"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6dc273775beaae54aa628981049cb618">PWM_EN_CH7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6dc273775beaae54aa628981049cb618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e14c3c78446689be29dacb6a970107a" id="r_a3e14c3c78446689be29dacb6a970107a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3e14c3c78446689be29dacb6a970107a">PWM_EN_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a0)</td></tr>
<tr class="separator:a3e14c3c78446689be29dacb6a970107a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eecdc90a11cc884c13460ad32deb2b6" id="r_a6eecdc90a11cc884c13460ad32deb2b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6eecdc90a11cc884c13460ad32deb2b6">PWM_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a6eecdc90a11cc884c13460ad32deb2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b76c31e61603c5441d38c2730587f7f" id="r_a9b76c31e61603c5441d38c2730587f7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9b76c31e61603c5441d38c2730587f7f">PWM_INTE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a9b76c31e61603c5441d38c2730587f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9db1cbd07bc21edfd3046a34e4edb4f" id="r_ad9db1cbd07bc21edfd3046a34e4edb4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad9db1cbd07bc21edfd3046a34e4edb4f">PWM_INTE_CH0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad9db1cbd07bc21edfd3046a34e4edb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af13fc2b4de57d048849225dfbec8a195" id="r_af13fc2b4de57d048849225dfbec8a195"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af13fc2b4de57d048849225dfbec8a195">PWM_INTE_CH0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:af13fc2b4de57d048849225dfbec8a195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8437d28b0566592216a709977691e055" id="r_a8437d28b0566592216a709977691e055"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8437d28b0566592216a709977691e055">PWM_INTE_CH0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8437d28b0566592216a709977691e055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aefcb461625ab4461ae452063685a10" id="r_a6aefcb461625ab4461ae452063685a10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6aefcb461625ab4461ae452063685a10">PWM_INTE_CH0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6aefcb461625ab4461ae452063685a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6fa9b8ad65fa3be2cc9e4380bd1480" id="r_a3b6fa9b8ad65fa3be2cc9e4380bd1480"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3b6fa9b8ad65fa3be2cc9e4380bd1480">PWM_INTE_CH0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3b6fa9b8ad65fa3be2cc9e4380bd1480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59238162ea97e06c409711e07b17dacd" id="r_a59238162ea97e06c409711e07b17dacd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a59238162ea97e06c409711e07b17dacd">PWM_INTE_CH1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a59238162ea97e06c409711e07b17dacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf19203f038a680c9a301aa539044d84" id="r_aaf19203f038a680c9a301aa539044d84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaf19203f038a680c9a301aa539044d84">PWM_INTE_CH1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aaf19203f038a680c9a301aa539044d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e6628d124c2dab6531865911742983" id="r_a12e6628d124c2dab6531865911742983"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a12e6628d124c2dab6531865911742983">PWM_INTE_CH1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a12e6628d124c2dab6531865911742983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af49fa07a9bab7ae3051a6ec0a6415f85" id="r_af49fa07a9bab7ae3051a6ec0a6415f85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af49fa07a9bab7ae3051a6ec0a6415f85">PWM_INTE_CH1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af49fa07a9bab7ae3051a6ec0a6415f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420a201d22cde8afbf08b675153b514b" id="r_a420a201d22cde8afbf08b675153b514b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a420a201d22cde8afbf08b675153b514b">PWM_INTE_CH1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a420a201d22cde8afbf08b675153b514b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b7c3fc6c05b28094a84b3fa626d0ef" id="r_af5b7c3fc6c05b28094a84b3fa626d0ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af5b7c3fc6c05b28094a84b3fa626d0ef">PWM_INTE_CH2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af5b7c3fc6c05b28094a84b3fa626d0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8608839d0897bfeb54fc3122a127ab7" id="r_af8608839d0897bfeb54fc3122a127ab7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af8608839d0897bfeb54fc3122a127ab7">PWM_INTE_CH2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:af8608839d0897bfeb54fc3122a127ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd4a87020c9bc43f98a4f548ac32a92" id="r_adcd4a87020c9bc43f98a4f548ac32a92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adcd4a87020c9bc43f98a4f548ac32a92">PWM_INTE_CH2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:adcd4a87020c9bc43f98a4f548ac32a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab18201fd83fe984a1b7031dd9f5f42" id="r_acab18201fd83fe984a1b7031dd9f5f42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acab18201fd83fe984a1b7031dd9f5f42">PWM_INTE_CH2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:acab18201fd83fe984a1b7031dd9f5f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7516e714cefff77bf8755f4f376686a8" id="r_a7516e714cefff77bf8755f4f376686a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7516e714cefff77bf8755f4f376686a8">PWM_INTE_CH2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7516e714cefff77bf8755f4f376686a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5233468da803716c2ff7f36215d703" id="r_a3d5233468da803716c2ff7f36215d703"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3d5233468da803716c2ff7f36215d703">PWM_INTE_CH3_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3d5233468da803716c2ff7f36215d703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a700dc648cd1d0d09288093fcf0a33335" id="r_a700dc648cd1d0d09288093fcf0a33335"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a700dc648cd1d0d09288093fcf0a33335">PWM_INTE_CH3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a700dc648cd1d0d09288093fcf0a33335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a753ec60aba0f02c3951d9ad948ff2e9c" id="r_a753ec60aba0f02c3951d9ad948ff2e9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a753ec60aba0f02c3951d9ad948ff2e9c">PWM_INTE_CH3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a753ec60aba0f02c3951d9ad948ff2e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b157a94d2e576123d259ea0697289d" id="r_a41b157a94d2e576123d259ea0697289d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a41b157a94d2e576123d259ea0697289d">PWM_INTE_CH3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a41b157a94d2e576123d259ea0697289d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab144f0deeddecb444d854df36215c21" id="r_aab144f0deeddecb444d854df36215c21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aab144f0deeddecb444d854df36215c21">PWM_INTE_CH3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aab144f0deeddecb444d854df36215c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9e472e4e845a6d9a8b1a04f75d1e93" id="r_a3d9e472e4e845a6d9a8b1a04f75d1e93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3d9e472e4e845a6d9a8b1a04f75d1e93">PWM_INTE_CH4_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3d9e472e4e845a6d9a8b1a04f75d1e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1956dc543b827535c01581d26cfa49fe" id="r_a1956dc543b827535c01581d26cfa49fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1956dc543b827535c01581d26cfa49fe">PWM_INTE_CH4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a1956dc543b827535c01581d26cfa49fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1c415894fb3b27fe75d42ca0177682" id="r_a8d1c415894fb3b27fe75d42ca0177682"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8d1c415894fb3b27fe75d42ca0177682">PWM_INTE_CH4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a8d1c415894fb3b27fe75d42ca0177682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8122ea35a31be54957f611eddca11ed5" id="r_a8122ea35a31be54957f611eddca11ed5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8122ea35a31be54957f611eddca11ed5">PWM_INTE_CH4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a8122ea35a31be54957f611eddca11ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a439b572a5ea5d4f2b64f8e6cd26cac45" id="r_a439b572a5ea5d4f2b64f8e6cd26cac45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a439b572a5ea5d4f2b64f8e6cd26cac45">PWM_INTE_CH4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a439b572a5ea5d4f2b64f8e6cd26cac45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff12f3a783d0e486f8d6efb7be22808f" id="r_aff12f3a783d0e486f8d6efb7be22808f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aff12f3a783d0e486f8d6efb7be22808f">PWM_INTE_CH5_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aff12f3a783d0e486f8d6efb7be22808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae608bd8b28c17dc6e680da9da9e00cd8" id="r_ae608bd8b28c17dc6e680da9da9e00cd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae608bd8b28c17dc6e680da9da9e00cd8">PWM_INTE_CH5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:ae608bd8b28c17dc6e680da9da9e00cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad299048b35f9b126ed5f9b25ab4c2da3" id="r_ad299048b35f9b126ed5f9b25ab4c2da3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad299048b35f9b126ed5f9b25ab4c2da3">PWM_INTE_CH5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ad299048b35f9b126ed5f9b25ab4c2da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d42744aed373b82fa1440ee5fc3cf8" id="r_a13d42744aed373b82fa1440ee5fc3cf8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a13d42744aed373b82fa1440ee5fc3cf8">PWM_INTE_CH5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a13d42744aed373b82fa1440ee5fc3cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9374df6c68fa87418ee32458874440" id="r_a4b9374df6c68fa87418ee32458874440"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4b9374df6c68fa87418ee32458874440">PWM_INTE_CH5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4b9374df6c68fa87418ee32458874440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b7cca15ba2c6304502bcab0db92def" id="r_ac3b7cca15ba2c6304502bcab0db92def"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac3b7cca15ba2c6304502bcab0db92def">PWM_INTE_CH6_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac3b7cca15ba2c6304502bcab0db92def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67d7018a81dc9bd0086cbfe01cf6f82" id="r_ac67d7018a81dc9bd0086cbfe01cf6f82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac67d7018a81dc9bd0086cbfe01cf6f82">PWM_INTE_CH6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:ac67d7018a81dc9bd0086cbfe01cf6f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a630949871ac791e93d03b625b0cfde09" id="r_a630949871ac791e93d03b625b0cfde09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a630949871ac791e93d03b625b0cfde09">PWM_INTE_CH6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a630949871ac791e93d03b625b0cfde09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5110c31b541af76188b1f32d3e7a284" id="r_ad5110c31b541af76188b1f32d3e7a284"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad5110c31b541af76188b1f32d3e7a284">PWM_INTE_CH6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ad5110c31b541af76188b1f32d3e7a284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17ca709e025e8bbff053c0d33ecb9c28" id="r_a17ca709e025e8bbff053c0d33ecb9c28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a17ca709e025e8bbff053c0d33ecb9c28">PWM_INTE_CH6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a17ca709e025e8bbff053c0d33ecb9c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd5ab00a164ccc6d8f86060163f63072" id="r_acd5ab00a164ccc6d8f86060163f63072"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acd5ab00a164ccc6d8f86060163f63072">PWM_INTE_CH7_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acd5ab00a164ccc6d8f86060163f63072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7704474a396b67755290fa41fc2bff34" id="r_a7704474a396b67755290fa41fc2bff34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7704474a396b67755290fa41fc2bff34">PWM_INTE_CH7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a7704474a396b67755290fa41fc2bff34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3a20f42dac5b577f76b4a41903b719a" id="r_ad3a20f42dac5b577f76b4a41903b719a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad3a20f42dac5b577f76b4a41903b719a">PWM_INTE_CH7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ad3a20f42dac5b577f76b4a41903b719a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad21285387126cdae842216c98d78dcb5" id="r_ad21285387126cdae842216c98d78dcb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad21285387126cdae842216c98d78dcb5">PWM_INTE_CH7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ad21285387126cdae842216c98d78dcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22501bed55ed1f1f79f3b44925cccb6c" id="r_a22501bed55ed1f1f79f3b44925cccb6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a22501bed55ed1f1f79f3b44925cccb6c">PWM_INTE_CH7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a22501bed55ed1f1f79f3b44925cccb6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc351f4c1a22106289a749c0b84a03e8" id="r_adc351f4c1a22106289a749c0b84a03e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adc351f4c1a22106289a749c0b84a03e8">PWM_INTE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a8)</td></tr>
<tr class="separator:adc351f4c1a22106289a749c0b84a03e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a6c6dfdd55a1f36341f7082da91032" id="r_ad5a6c6dfdd55a1f36341f7082da91032"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad5a6c6dfdd55a1f36341f7082da91032">PWM_INTE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad5a6c6dfdd55a1f36341f7082da91032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d20b0c5f20b6b0bfc76ef4d2027546d" id="r_a4d20b0c5f20b6b0bfc76ef4d2027546d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4d20b0c5f20b6b0bfc76ef4d2027546d">PWM_INTF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a4d20b0c5f20b6b0bfc76ef4d2027546d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bdf575aafb7ac9aafdd34cd1b8e310f" id="r_a3bdf575aafb7ac9aafdd34cd1b8e310f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3bdf575aafb7ac9aafdd34cd1b8e310f">PWM_INTF_CH0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3bdf575aafb7ac9aafdd34cd1b8e310f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b445b7af56179b36e89014b683f6af1" id="r_a4b445b7af56179b36e89014b683f6af1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4b445b7af56179b36e89014b683f6af1">PWM_INTF_CH0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a4b445b7af56179b36e89014b683f6af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178eb85add332b38ef498dd1d0a65619" id="r_a178eb85add332b38ef498dd1d0a65619"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a178eb85add332b38ef498dd1d0a65619">PWM_INTF_CH0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a178eb85add332b38ef498dd1d0a65619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47e7dc9a995e322d3666c1d07dd820e4" id="r_a47e7dc9a995e322d3666c1d07dd820e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a47e7dc9a995e322d3666c1d07dd820e4">PWM_INTF_CH0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a47e7dc9a995e322d3666c1d07dd820e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c6d9eba7d093a51f4cf4702e52bf544" id="r_a7c6d9eba7d093a51f4cf4702e52bf544"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7c6d9eba7d093a51f4cf4702e52bf544">PWM_INTF_CH0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7c6d9eba7d093a51f4cf4702e52bf544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac671e0d5bfe89737407ec5bd05e82b20" id="r_ac671e0d5bfe89737407ec5bd05e82b20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac671e0d5bfe89737407ec5bd05e82b20">PWM_INTF_CH1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac671e0d5bfe89737407ec5bd05e82b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79ab6a4e0c622fccb65ffb748180edc" id="r_af79ab6a4e0c622fccb65ffb748180edc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af79ab6a4e0c622fccb65ffb748180edc">PWM_INTF_CH1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:af79ab6a4e0c622fccb65ffb748180edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813225ad8077c1c36b6631b2dd930ee9" id="r_a813225ad8077c1c36b6631b2dd930ee9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a813225ad8077c1c36b6631b2dd930ee9">PWM_INTF_CH1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a813225ad8077c1c36b6631b2dd930ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed3a872750b108deffbd74b97ee9cbb3" id="r_aed3a872750b108deffbd74b97ee9cbb3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed3a872750b108deffbd74b97ee9cbb3">PWM_INTF_CH1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aed3a872750b108deffbd74b97ee9cbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adffa90882b216f68357bd5d7a6e54bae" id="r_adffa90882b216f68357bd5d7a6e54bae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adffa90882b216f68357bd5d7a6e54bae">PWM_INTF_CH1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adffa90882b216f68357bd5d7a6e54bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c80fd9cb3d80fbb2f128123eaf23d79" id="r_a0c80fd9cb3d80fbb2f128123eaf23d79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0c80fd9cb3d80fbb2f128123eaf23d79">PWM_INTF_CH2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0c80fd9cb3d80fbb2f128123eaf23d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7182d218d3d2743673bcc000367c2c" id="r_acb7182d218d3d2743673bcc000367c2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acb7182d218d3d2743673bcc000367c2c">PWM_INTF_CH2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:acb7182d218d3d2743673bcc000367c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a2f9f3310f675bd8eb080bb515b738" id="r_a04a2f9f3310f675bd8eb080bb515b738"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a04a2f9f3310f675bd8eb080bb515b738">PWM_INTF_CH2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a04a2f9f3310f675bd8eb080bb515b738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66c0a0ce570079fb5fb550ce7730b97" id="r_ae66c0a0ce570079fb5fb550ce7730b97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae66c0a0ce570079fb5fb550ce7730b97">PWM_INTF_CH2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae66c0a0ce570079fb5fb550ce7730b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf8adab1e40f7bfc74277d1dba5dbf7" id="r_aabf8adab1e40f7bfc74277d1dba5dbf7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aabf8adab1e40f7bfc74277d1dba5dbf7">PWM_INTF_CH2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aabf8adab1e40f7bfc74277d1dba5dbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616f845fb89ce172b2cdfaa4df3dacc1" id="r_a616f845fb89ce172b2cdfaa4df3dacc1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a616f845fb89ce172b2cdfaa4df3dacc1">PWM_INTF_CH3_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a616f845fb89ce172b2cdfaa4df3dacc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7afb349c705f088b2832071b5f6475aa" id="r_a7afb349c705f088b2832071b5f6475aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7afb349c705f088b2832071b5f6475aa">PWM_INTF_CH3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a7afb349c705f088b2832071b5f6475aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729d89423bdd8f28e8104cec79877311" id="r_a729d89423bdd8f28e8104cec79877311"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a729d89423bdd8f28e8104cec79877311">PWM_INTF_CH3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a729d89423bdd8f28e8104cec79877311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8476c62e7fb8e208f98fd319ee52350f" id="r_a8476c62e7fb8e208f98fd319ee52350f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8476c62e7fb8e208f98fd319ee52350f">PWM_INTF_CH3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a8476c62e7fb8e208f98fd319ee52350f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af412eab8e424d4f87e7640592902c80c" id="r_af412eab8e424d4f87e7640592902c80c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af412eab8e424d4f87e7640592902c80c">PWM_INTF_CH3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af412eab8e424d4f87e7640592902c80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e19bfba92fa287f3f3548d795db5f7" id="r_a56e19bfba92fa287f3f3548d795db5f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a56e19bfba92fa287f3f3548d795db5f7">PWM_INTF_CH4_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a56e19bfba92fa287f3f3548d795db5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5197b3d2a57abfbdb9e633cf28bee0eb" id="r_a5197b3d2a57abfbdb9e633cf28bee0eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5197b3d2a57abfbdb9e633cf28bee0eb">PWM_INTF_CH4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a5197b3d2a57abfbdb9e633cf28bee0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0371472cfcac3ae54223edbd0680deb" id="r_ad0371472cfcac3ae54223edbd0680deb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad0371472cfcac3ae54223edbd0680deb">PWM_INTF_CH4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad0371472cfcac3ae54223edbd0680deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09bf2416a2b688a0c4bce26e7b232d02" id="r_a09bf2416a2b688a0c4bce26e7b232d02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a09bf2416a2b688a0c4bce26e7b232d02">PWM_INTF_CH4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a09bf2416a2b688a0c4bce26e7b232d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf8e2d1ad80bbdd7499cdf7afc5c4da" id="r_acaf8e2d1ad80bbdd7499cdf7afc5c4da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acaf8e2d1ad80bbdd7499cdf7afc5c4da">PWM_INTF_CH4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acaf8e2d1ad80bbdd7499cdf7afc5c4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539dcc7c2327f8809ac32f9077638378" id="r_a539dcc7c2327f8809ac32f9077638378"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a539dcc7c2327f8809ac32f9077638378">PWM_INTF_CH5_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a539dcc7c2327f8809ac32f9077638378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75914b964e93982904760124c5f828e3" id="r_a75914b964e93982904760124c5f828e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a75914b964e93982904760124c5f828e3">PWM_INTF_CH5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a75914b964e93982904760124c5f828e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb6dfd32f679694fdfec8f62f8f87db" id="r_a7bb6dfd32f679694fdfec8f62f8f87db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7bb6dfd32f679694fdfec8f62f8f87db">PWM_INTF_CH5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a7bb6dfd32f679694fdfec8f62f8f87db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc3b619ff2c0d0b50f997dbc230333db" id="r_adc3b619ff2c0d0b50f997dbc230333db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adc3b619ff2c0d0b50f997dbc230333db">PWM_INTF_CH5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:adc3b619ff2c0d0b50f997dbc230333db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8da8bf9741997418e476a2316b23d00" id="r_af8da8bf9741997418e476a2316b23d00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af8da8bf9741997418e476a2316b23d00">PWM_INTF_CH5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af8da8bf9741997418e476a2316b23d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a002275a1738613d6c117a3694b80a706" id="r_a002275a1738613d6c117a3694b80a706"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a002275a1738613d6c117a3694b80a706">PWM_INTF_CH6_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a002275a1738613d6c117a3694b80a706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383d5152224b8d5e84cd68fcea659114" id="r_a383d5152224b8d5e84cd68fcea659114"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a383d5152224b8d5e84cd68fcea659114">PWM_INTF_CH6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a383d5152224b8d5e84cd68fcea659114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dcc7eca0cc205e5843875a2552f57e0" id="r_a4dcc7eca0cc205e5843875a2552f57e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4dcc7eca0cc205e5843875a2552f57e0">PWM_INTF_CH6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a4dcc7eca0cc205e5843875a2552f57e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f595b7e8845b2876ba9615afec86c3" id="r_af7f595b7e8845b2876ba9615afec86c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af7f595b7e8845b2876ba9615afec86c3">PWM_INTF_CH6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:af7f595b7e8845b2876ba9615afec86c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd635033c3c19abf8f7c0ff21e20a116" id="r_abd635033c3c19abf8f7c0ff21e20a116"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abd635033c3c19abf8f7c0ff21e20a116">PWM_INTF_CH6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abd635033c3c19abf8f7c0ff21e20a116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917dadfb75036794bbed9e4cc944d601" id="r_a917dadfb75036794bbed9e4cc944d601"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a917dadfb75036794bbed9e4cc944d601">PWM_INTF_CH7_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a917dadfb75036794bbed9e4cc944d601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c33520165c2f33261d5a685e5c1e8c" id="r_af1c33520165c2f33261d5a685e5c1e8c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af1c33520165c2f33261d5a685e5c1e8c">PWM_INTF_CH7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:af1c33520165c2f33261d5a685e5c1e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cadabef6f967db378f8be690051c89b" id="r_a1cadabef6f967db378f8be690051c89b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1cadabef6f967db378f8be690051c89b">PWM_INTF_CH7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a1cadabef6f967db378f8be690051c89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ee4f9e678979288b5cd4fcab156e5e" id="r_a06ee4f9e678979288b5cd4fcab156e5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a06ee4f9e678979288b5cd4fcab156e5e">PWM_INTF_CH7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a06ee4f9e678979288b5cd4fcab156e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abce09c6f10dc5117cf3ce34062e56c60" id="r_abce09c6f10dc5117cf3ce34062e56c60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abce09c6f10dc5117cf3ce34062e56c60">PWM_INTF_CH7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abce09c6f10dc5117cf3ce34062e56c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c3043789766619c77bbde52853b274" id="r_a82c3043789766619c77bbde52853b274"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a82c3043789766619c77bbde52853b274">PWM_INTF_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ac)</td></tr>
<tr class="separator:a82c3043789766619c77bbde52853b274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87b64d018d8a07d30b73ab16f643acf" id="r_ae87b64d018d8a07d30b73ab16f643acf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae87b64d018d8a07d30b73ab16f643acf">PWM_INTF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ae87b64d018d8a07d30b73ab16f643acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afff5dde8100e9390ac41d5b1cf5f3610" id="r_afff5dde8100e9390ac41d5b1cf5f3610"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afff5dde8100e9390ac41d5b1cf5f3610">PWM_INTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:afff5dde8100e9390ac41d5b1cf5f3610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066b7490aca78fdd4c8a244288c62c17" id="r_a066b7490aca78fdd4c8a244288c62c17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a066b7490aca78fdd4c8a244288c62c17">PWM_INTR_CH0_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a066b7490aca78fdd4c8a244288c62c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8624b5b2525e1df48b81c93b485917" id="r_a5c8624b5b2525e1df48b81c93b485917"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5c8624b5b2525e1df48b81c93b485917">PWM_INTR_CH0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a5c8624b5b2525e1df48b81c93b485917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e3a2c832a6fbbf6e953ed4b3cee994" id="r_ae2e3a2c832a6fbbf6e953ed4b3cee994"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae2e3a2c832a6fbbf6e953ed4b3cee994">PWM_INTR_CH0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae2e3a2c832a6fbbf6e953ed4b3cee994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81ef496ac0178a0cdcede404051b8a9" id="r_ac81ef496ac0178a0cdcede404051b8a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac81ef496ac0178a0cdcede404051b8a9">PWM_INTR_CH0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac81ef496ac0178a0cdcede404051b8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2ccdb4a89274f8c00911857b9d93cb" id="r_afb2ccdb4a89274f8c00911857b9d93cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afb2ccdb4a89274f8c00911857b9d93cb">PWM_INTR_CH0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afb2ccdb4a89274f8c00911857b9d93cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d080f79bdd87f421f868f313969a94" id="r_a74d080f79bdd87f421f868f313969a94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a74d080f79bdd87f421f868f313969a94">PWM_INTR_CH1_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a74d080f79bdd87f421f868f313969a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33787fc2dd0724122e9b872d2a44d8cd" id="r_a33787fc2dd0724122e9b872d2a44d8cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a33787fc2dd0724122e9b872d2a44d8cd">PWM_INTR_CH1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a33787fc2dd0724122e9b872d2a44d8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd01160e1b129a8c23e736be88d27dd" id="r_a1dd01160e1b129a8c23e736be88d27dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1dd01160e1b129a8c23e736be88d27dd">PWM_INTR_CH1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1dd01160e1b129a8c23e736be88d27dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f4256f7e75e132fd686cdda035803b4" id="r_a8f4256f7e75e132fd686cdda035803b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8f4256f7e75e132fd686cdda035803b4">PWM_INTR_CH1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a8f4256f7e75e132fd686cdda035803b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb62834facae5b1ce6b238f3465d1a6" id="r_a8eb62834facae5b1ce6b238f3465d1a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8eb62834facae5b1ce6b238f3465d1a6">PWM_INTR_CH1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8eb62834facae5b1ce6b238f3465d1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0056a76460b72974d632ec2686c919b4" id="r_a0056a76460b72974d632ec2686c919b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0056a76460b72974d632ec2686c919b4">PWM_INTR_CH2_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a0056a76460b72974d632ec2686c919b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c75c2843cf197cf4cc4b41cb425d72" id="r_af9c75c2843cf197cf4cc4b41cb425d72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af9c75c2843cf197cf4cc4b41cb425d72">PWM_INTR_CH2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:af9c75c2843cf197cf4cc4b41cb425d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db933727e5927eb96ace14dfcf5b2ee" id="r_a1db933727e5927eb96ace14dfcf5b2ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1db933727e5927eb96ace14dfcf5b2ee">PWM_INTR_CH2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a1db933727e5927eb96ace14dfcf5b2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48d9d12cd1c7c0a407d3371427ffde1" id="r_ad48d9d12cd1c7c0a407d3371427ffde1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad48d9d12cd1c7c0a407d3371427ffde1">PWM_INTR_CH2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ad48d9d12cd1c7c0a407d3371427ffde1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ad2c8862db67c2f686b845708891b9" id="r_a03ad2c8862db67c2f686b845708891b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a03ad2c8862db67c2f686b845708891b9">PWM_INTR_CH2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a03ad2c8862db67c2f686b845708891b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dfcc143f2ce47e4d292cc493cb3a05f" id="r_a2dfcc143f2ce47e4d292cc493cb3a05f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2dfcc143f2ce47e4d292cc493cb3a05f">PWM_INTR_CH3_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a2dfcc143f2ce47e4d292cc493cb3a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15daca05d4bbd7cac7ac5b058fef2fb5" id="r_a15daca05d4bbd7cac7ac5b058fef2fb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a15daca05d4bbd7cac7ac5b058fef2fb5">PWM_INTR_CH3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a15daca05d4bbd7cac7ac5b058fef2fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa312c07eec495ef8d76b3acb945c48ae" id="r_aa312c07eec495ef8d76b3acb945c48ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa312c07eec495ef8d76b3acb945c48ae">PWM_INTR_CH3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aa312c07eec495ef8d76b3acb945c48ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76391be93432bbadf2ff3ea35f7b39ac" id="r_a76391be93432bbadf2ff3ea35f7b39ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a76391be93432bbadf2ff3ea35f7b39ac">PWM_INTR_CH3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a76391be93432bbadf2ff3ea35f7b39ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac014bf1b2d18db6a6d644a9d2bfd66c5" id="r_ac014bf1b2d18db6a6d644a9d2bfd66c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac014bf1b2d18db6a6d644a9d2bfd66c5">PWM_INTR_CH3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac014bf1b2d18db6a6d644a9d2bfd66c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4307f57e1f34bfddcf4db370844959f3" id="r_a4307f57e1f34bfddcf4db370844959f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4307f57e1f34bfddcf4db370844959f3">PWM_INTR_CH4_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a4307f57e1f34bfddcf4db370844959f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061f2471ef64964c90eef700427bc73b" id="r_a061f2471ef64964c90eef700427bc73b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a061f2471ef64964c90eef700427bc73b">PWM_INTR_CH4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a061f2471ef64964c90eef700427bc73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba8d74c8996b53455a43ef26a29448a" id="r_a9ba8d74c8996b53455a43ef26a29448a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9ba8d74c8996b53455a43ef26a29448a">PWM_INTR_CH4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a9ba8d74c8996b53455a43ef26a29448a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af565ab74f476c272e90677098c49daf5" id="r_af565ab74f476c272e90677098c49daf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af565ab74f476c272e90677098c49daf5">PWM_INTR_CH4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:af565ab74f476c272e90677098c49daf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f9478c3b09ad96ba549cabc0881d3c" id="r_a75f9478c3b09ad96ba549cabc0881d3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a75f9478c3b09ad96ba549cabc0881d3c">PWM_INTR_CH4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a75f9478c3b09ad96ba549cabc0881d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfeaade2cc5009f23cca075ddabca56f" id="r_acfeaade2cc5009f23cca075ddabca56f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acfeaade2cc5009f23cca075ddabca56f">PWM_INTR_CH5_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:acfeaade2cc5009f23cca075ddabca56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5259b2b9193b94370516229c0b1677c2" id="r_a5259b2b9193b94370516229c0b1677c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5259b2b9193b94370516229c0b1677c2">PWM_INTR_CH5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a5259b2b9193b94370516229c0b1677c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e459d632f378849f6b202b7d5bb0e12" id="r_a8e459d632f378849f6b202b7d5bb0e12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8e459d632f378849f6b202b7d5bb0e12">PWM_INTR_CH5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a8e459d632f378849f6b202b7d5bb0e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50800e395eaeba0924a220f37b4b10fc" id="r_a50800e395eaeba0924a220f37b4b10fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a50800e395eaeba0924a220f37b4b10fc">PWM_INTR_CH5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a50800e395eaeba0924a220f37b4b10fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4ae6cf4d4fc6388b6263b5bcebc872" id="r_abc4ae6cf4d4fc6388b6263b5bcebc872"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abc4ae6cf4d4fc6388b6263b5bcebc872">PWM_INTR_CH5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abc4ae6cf4d4fc6388b6263b5bcebc872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b0b452cf8d895be1f34a2fdbe0bb489" id="r_a6b0b452cf8d895be1f34a2fdbe0bb489"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6b0b452cf8d895be1f34a2fdbe0bb489">PWM_INTR_CH6_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a6b0b452cf8d895be1f34a2fdbe0bb489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2b33bd5fd4c3f88cb3c204e8b19bef" id="r_a8e2b33bd5fd4c3f88cb3c204e8b19bef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8e2b33bd5fd4c3f88cb3c204e8b19bef">PWM_INTR_CH6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a8e2b33bd5fd4c3f88cb3c204e8b19bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66676a6ed4d942a7eef426b79aa02fda" id="r_a66676a6ed4d942a7eef426b79aa02fda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a66676a6ed4d942a7eef426b79aa02fda">PWM_INTR_CH6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a66676a6ed4d942a7eef426b79aa02fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee89f5deb4a530f43e876cc55532341" id="r_adee89f5deb4a530f43e876cc55532341"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adee89f5deb4a530f43e876cc55532341">PWM_INTR_CH6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:adee89f5deb4a530f43e876cc55532341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d3a7972c2494377f104684a213f8291" id="r_a9d3a7972c2494377f104684a213f8291"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9d3a7972c2494377f104684a213f8291">PWM_INTR_CH6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9d3a7972c2494377f104684a213f8291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0edacca55c8df16c06b3ccf878fcbf3" id="r_af0edacca55c8df16c06b3ccf878fcbf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af0edacca55c8df16c06b3ccf878fcbf3">PWM_INTR_CH7_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:af0edacca55c8df16c06b3ccf878fcbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af788c502bba1e2a10cda0ba701bc9253" id="r_af788c502bba1e2a10cda0ba701bc9253"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af788c502bba1e2a10cda0ba701bc9253">PWM_INTR_CH7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:af788c502bba1e2a10cda0ba701bc9253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75260afb9083d7180d4020c8b9849740" id="r_a75260afb9083d7180d4020c8b9849740"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a75260afb9083d7180d4020c8b9849740">PWM_INTR_CH7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a75260afb9083d7180d4020c8b9849740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c629325bb17830c204c4e5c24575691" id="r_a4c629325bb17830c204c4e5c24575691"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4c629325bb17830c204c4e5c24575691">PWM_INTR_CH7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a4c629325bb17830c204c4e5c24575691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ab9b4232e3c8a1e70c141b5653acc3" id="r_a92ab9b4232e3c8a1e70c141b5653acc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a92ab9b4232e3c8a1e70c141b5653acc3">PWM_INTR_CH7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a92ab9b4232e3c8a1e70c141b5653acc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bff167907c95efd75f0345fb291a717" id="r_a1bff167907c95efd75f0345fb291a717"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1bff167907c95efd75f0345fb291a717">PWM_INTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a4)</td></tr>
<tr class="separator:a1bff167907c95efd75f0345fb291a717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b05a06c912632f19bc3da66435264cf" id="r_a3b05a06c912632f19bc3da66435264cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3b05a06c912632f19bc3da66435264cf">PWM_INTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3b05a06c912632f19bc3da66435264cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15aea11b54504f76bf1cf68b9cd12dda" id="r_a15aea11b54504f76bf1cf68b9cd12dda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a15aea11b54504f76bf1cf68b9cd12dda">PWM_INTS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a15aea11b54504f76bf1cf68b9cd12dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13af539c5f004a9bc9b476084727124a" id="r_a13af539c5f004a9bc9b476084727124a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a13af539c5f004a9bc9b476084727124a">PWM_INTS_CH0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a13af539c5f004a9bc9b476084727124a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a335a70e2cf7c27a8a208d1a515ea3533" id="r_a335a70e2cf7c27a8a208d1a515ea3533"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a335a70e2cf7c27a8a208d1a515ea3533">PWM_INTS_CH0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a335a70e2cf7c27a8a208d1a515ea3533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d24528ca967b1cbe4e742d82cb8e8a4" id="r_a2d24528ca967b1cbe4e742d82cb8e8a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2d24528ca967b1cbe4e742d82cb8e8a4">PWM_INTS_CH0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2d24528ca967b1cbe4e742d82cb8e8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3de2eaf4e818950d28dead88545fb1" id="r_a2e3de2eaf4e818950d28dead88545fb1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2e3de2eaf4e818950d28dead88545fb1">PWM_INTS_CH0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2e3de2eaf4e818950d28dead88545fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc41065619a8aeb117f1ef4372a81279" id="r_afc41065619a8aeb117f1ef4372a81279"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afc41065619a8aeb117f1ef4372a81279">PWM_INTS_CH0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afc41065619a8aeb117f1ef4372a81279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c589f2722371e1bf28a053bf500bae" id="r_af9c589f2722371e1bf28a053bf500bae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af9c589f2722371e1bf28a053bf500bae">PWM_INTS_CH1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af9c589f2722371e1bf28a053bf500bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f919b0d24af09f35957a75e1f18b460" id="r_a7f919b0d24af09f35957a75e1f18b460"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7f919b0d24af09f35957a75e1f18b460">PWM_INTS_CH1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a7f919b0d24af09f35957a75e1f18b460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6132b466f260ba41392cca835f6aa272" id="r_a6132b466f260ba41392cca835f6aa272"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6132b466f260ba41392cca835f6aa272">PWM_INTS_CH1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a6132b466f260ba41392cca835f6aa272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc8e6a7be842133c2ec8db22792f63a4" id="r_abc8e6a7be842133c2ec8db22792f63a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abc8e6a7be842133c2ec8db22792f63a4">PWM_INTS_CH1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:abc8e6a7be842133c2ec8db22792f63a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07398cd9e719cdd04a14b01a7d3bddd9" id="r_a07398cd9e719cdd04a14b01a7d3bddd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a07398cd9e719cdd04a14b01a7d3bddd9">PWM_INTS_CH1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a07398cd9e719cdd04a14b01a7d3bddd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22dc44498fb9ab09608dd548ae3ff8a0" id="r_a22dc44498fb9ab09608dd548ae3ff8a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a22dc44498fb9ab09608dd548ae3ff8a0">PWM_INTS_CH2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a22dc44498fb9ab09608dd548ae3ff8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa99b360bf59d520a92af8ffa349a5371" id="r_aa99b360bf59d520a92af8ffa349a5371"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa99b360bf59d520a92af8ffa349a5371">PWM_INTS_CH2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aa99b360bf59d520a92af8ffa349a5371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93569828673e11fe5075c41a807b6c4e" id="r_a93569828673e11fe5075c41a807b6c4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a93569828673e11fe5075c41a807b6c4e">PWM_INTS_CH2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a93569828673e11fe5075c41a807b6c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93da062cf2c2d7bfb4e833a76bd8cb74" id="r_a93da062cf2c2d7bfb4e833a76bd8cb74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a93da062cf2c2d7bfb4e833a76bd8cb74">PWM_INTS_CH2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a93da062cf2c2d7bfb4e833a76bd8cb74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae1b09a4d3abac1b2ffb20ab208d22e" id="r_aaae1b09a4d3abac1b2ffb20ab208d22e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaae1b09a4d3abac1b2ffb20ab208d22e">PWM_INTS_CH2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aaae1b09a4d3abac1b2ffb20ab208d22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a587a860356bf7448fb95700d11273" id="r_ad6a587a860356bf7448fb95700d11273"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad6a587a860356bf7448fb95700d11273">PWM_INTS_CH3_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad6a587a860356bf7448fb95700d11273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383a1324114216c5d5e80ae722c8ea38" id="r_a383a1324114216c5d5e80ae722c8ea38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a383a1324114216c5d5e80ae722c8ea38">PWM_INTS_CH3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a383a1324114216c5d5e80ae722c8ea38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aa22889478b4f86575712fa2c312965" id="r_a9aa22889478b4f86575712fa2c312965"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9aa22889478b4f86575712fa2c312965">PWM_INTS_CH3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a9aa22889478b4f86575712fa2c312965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153c4590ef2a510e0a87fdb0ab2c7c58" id="r_a153c4590ef2a510e0a87fdb0ab2c7c58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a153c4590ef2a510e0a87fdb0ab2c7c58">PWM_INTS_CH3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a153c4590ef2a510e0a87fdb0ab2c7c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaca29f528190615729f0be4a82a11b8" id="r_abaca29f528190615729f0be4a82a11b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abaca29f528190615729f0be4a82a11b8">PWM_INTS_CH3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abaca29f528190615729f0be4a82a11b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d6785653710a027cdb4fc4e2f6c189" id="r_a16d6785653710a027cdb4fc4e2f6c189"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a16d6785653710a027cdb4fc4e2f6c189">PWM_INTS_CH4_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a16d6785653710a027cdb4fc4e2f6c189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6830d5d96ade4a77d6205ec6052e49d0" id="r_a6830d5d96ade4a77d6205ec6052e49d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6830d5d96ade4a77d6205ec6052e49d0">PWM_INTS_CH4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a6830d5d96ade4a77d6205ec6052e49d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a250a95d61f62535ac4976a704039375b" id="r_a250a95d61f62535ac4976a704039375b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a250a95d61f62535ac4976a704039375b">PWM_INTS_CH4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a250a95d61f62535ac4976a704039375b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b2dfa36e6baa6269d903d8b759b3848" id="r_a0b2dfa36e6baa6269d903d8b759b3848"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0b2dfa36e6baa6269d903d8b759b3848">PWM_INTS_CH4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a0b2dfa36e6baa6269d903d8b759b3848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92267ab9c9ef5bd62945ee9bcf29bd04" id="r_a92267ab9c9ef5bd62945ee9bcf29bd04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a92267ab9c9ef5bd62945ee9bcf29bd04">PWM_INTS_CH4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a92267ab9c9ef5bd62945ee9bcf29bd04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9807f757f957227c8b38249c8296a21" id="r_ac9807f757f957227c8b38249c8296a21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac9807f757f957227c8b38249c8296a21">PWM_INTS_CH5_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac9807f757f957227c8b38249c8296a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5024da9a8a1fc6c1a5cef1b0bea72dc" id="r_ad5024da9a8a1fc6c1a5cef1b0bea72dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad5024da9a8a1fc6c1a5cef1b0bea72dc">PWM_INTS_CH5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:ad5024da9a8a1fc6c1a5cef1b0bea72dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f13881476c4a2c82520499785ed298" id="r_ae2f13881476c4a2c82520499785ed298"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae2f13881476c4a2c82520499785ed298">PWM_INTS_CH5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ae2f13881476c4a2c82520499785ed298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab00f5f7f795b4b8852eb4b6ac2449303" id="r_ab00f5f7f795b4b8852eb4b6ac2449303"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab00f5f7f795b4b8852eb4b6ac2449303">PWM_INTS_CH5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ab00f5f7f795b4b8852eb4b6ac2449303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae04778b0051193b6f9c2e494a22b6458" id="r_ae04778b0051193b6f9c2e494a22b6458"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae04778b0051193b6f9c2e494a22b6458">PWM_INTS_CH5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae04778b0051193b6f9c2e494a22b6458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de58f7959c2c1df3364fbbf2bc7cb44" id="r_a5de58f7959c2c1df3364fbbf2bc7cb44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5de58f7959c2c1df3364fbbf2bc7cb44">PWM_INTS_CH6_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a5de58f7959c2c1df3364fbbf2bc7cb44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6661f642460f713734da99060743a5" id="r_a9c6661f642460f713734da99060743a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9c6661f642460f713734da99060743a5">PWM_INTS_CH6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a9c6661f642460f713734da99060743a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e1e307451b51203f1bc90e1f9a8a41" id="r_a90e1e307451b51203f1bc90e1f9a8a41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a90e1e307451b51203f1bc90e1f9a8a41">PWM_INTS_CH6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a90e1e307451b51203f1bc90e1f9a8a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f8d82c0a4fa0b75b48616cd883f499" id="r_af4f8d82c0a4fa0b75b48616cd883f499"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af4f8d82c0a4fa0b75b48616cd883f499">PWM_INTS_CH6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:af4f8d82c0a4fa0b75b48616cd883f499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f4ec6b770292d2f4945d9e697e3b53" id="r_a88f4ec6b770292d2f4945d9e697e3b53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a88f4ec6b770292d2f4945d9e697e3b53">PWM_INTS_CH6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a88f4ec6b770292d2f4945d9e697e3b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc1df6722962dc5a1d03b7bd724f321" id="r_adfc1df6722962dc5a1d03b7bd724f321"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adfc1df6722962dc5a1d03b7bd724f321">PWM_INTS_CH7_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:adfc1df6722962dc5a1d03b7bd724f321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82efad74fd1d013641af57166b30b15" id="r_ae82efad74fd1d013641af57166b30b15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae82efad74fd1d013641af57166b30b15">PWM_INTS_CH7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:ae82efad74fd1d013641af57166b30b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48276d730daeef7d4c01377229b592f7" id="r_a48276d730daeef7d4c01377229b592f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a48276d730daeef7d4c01377229b592f7">PWM_INTS_CH7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a48276d730daeef7d4c01377229b592f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c24dcde8bc8095bd4c96587738706cf" id="r_a3c24dcde8bc8095bd4c96587738706cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3c24dcde8bc8095bd4c96587738706cf">PWM_INTS_CH7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a3c24dcde8bc8095bd4c96587738706cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a67b4409615fc7781b28eaa07662d6b" id="r_a1a67b4409615fc7781b28eaa07662d6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1a67b4409615fc7781b28eaa07662d6b">PWM_INTS_CH7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1a67b4409615fc7781b28eaa07662d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961adfd0cd6b06149d0f42b5c83c0562" id="r_a961adfd0cd6b06149d0f42b5c83c0562"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a961adfd0cd6b06149d0f42b5c83c0562">PWM_INTS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b0)</td></tr>
<tr class="separator:a961adfd0cd6b06149d0f42b5c83c0562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af13b58fdae5ba561cd465654969cc5ff" id="r_af13b58fdae5ba561cd465654969cc5ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af13b58fdae5ba561cd465654969cc5ff">PWM_INTS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:af13b58fdae5ba561cd465654969cc5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="ae22ba310216723862ab9f5ea47b7ba4f" name="ae22ba310216723862ab9f5ea47b7ba4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae22ba310216723862ab9f5ea47b7ba4f">&#9670;&#160;</a></span>PWM_CH0_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16401a006b22b48c0f726f94774928ff" name="a16401a006b22b48c0f726f94774928ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16401a006b22b48c0f726f94774928ff">&#9670;&#160;</a></span>PWM_CH0_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8796b31b821fd19e25dcd9591fc94e04" name="a8796b31b821fd19e25dcd9591fc94e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8796b31b821fd19e25dcd9591fc94e04">&#9670;&#160;</a></span>PWM_CH0_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af558f785da5eac785bc162fdc1d5a8c9" name="af558f785da5eac785bc162fdc1d5a8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af558f785da5eac785bc162fdc1d5a8c9">&#9670;&#160;</a></span>PWM_CH0_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea44b6879c8d37565151e28d85306574" name="aea44b6879c8d37565151e28d85306574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea44b6879c8d37565151e28d85306574">&#9670;&#160;</a></span>PWM_CH0_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35c61ed3d0fca342fc83049ee0cc0cf1" name="a35c61ed3d0fca342fc83049ee0cc0cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c61ed3d0fca342fc83049ee0cc0cf1">&#9670;&#160;</a></span>PWM_CH0_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10e9b2f3db07ed485454a4d116fe0f1c" name="a10e9b2f3db07ed485454a4d116fe0f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e9b2f3db07ed485454a4d116fe0f1c">&#9670;&#160;</a></span>PWM_CH0_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafa503e783d47a66e4a6296471908fb0" name="aafa503e783d47a66e4a6296471908fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa503e783d47a66e4a6296471908fb0">&#9670;&#160;</a></span>PWM_CH0_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea7c935570bee5881369484dccef55d2" name="aea7c935570bee5881369484dccef55d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea7c935570bee5881369484dccef55d2">&#9670;&#160;</a></span>PWM_CH0_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9840a08b8818f71332a24bbd0e0e886" name="af9840a08b8818f71332a24bbd0e0e886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9840a08b8818f71332a24bbd0e0e886">&#9670;&#160;</a></span>PWM_CH0_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51fd88fc3f67e923cf423b2f0233ac1e" name="a51fd88fc3f67e923cf423b2f0233ac1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51fd88fc3f67e923cf423b2f0233ac1e">&#9670;&#160;</a></span>PWM_CH0_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00c7e06f841e75ba97fa198eea2e0bc5" name="a00c7e06f841e75ba97fa198eea2e0bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00c7e06f841e75ba97fa198eea2e0bc5">&#9670;&#160;</a></span>PWM_CH0_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73e5a54113fd3224be236e32dd29937d" name="a73e5a54113fd3224be236e32dd29937d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e5a54113fd3224be236e32dd29937d">&#9670;&#160;</a></span>PWM_CH0_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac98fa271147e56664c01e02315ba0428" name="ac98fa271147e56664c01e02315ba0428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac98fa271147e56664c01e02315ba0428">&#9670;&#160;</a></span>PWM_CH0_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b6aec0141d674a85aa197f600f21d95" name="a1b6aec0141d674a85aa197f600f21d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b6aec0141d674a85aa197f600f21d95">&#9670;&#160;</a></span>PWM_CH0_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ae747188c4fd668ab7318380d5312c3" name="a9ae747188c4fd668ab7318380d5312c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae747188c4fd668ab7318380d5312c3">&#9670;&#160;</a></span>PWM_CH0_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fba3011d675da608152c98d5a02e49b" name="a1fba3011d675da608152c98d5a02e49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fba3011d675da608152c98d5a02e49b">&#9670;&#160;</a></span>PWM_CH0_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32589e93010cd02de15afdb8261a4e91" name="a32589e93010cd02de15afdb8261a4e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32589e93010cd02de15afdb8261a4e91">&#9670;&#160;</a></span>PWM_CH0_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3402826397485120bd06aed7de706de8" name="a3402826397485120bd06aed7de706de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3402826397485120bd06aed7de706de8">&#9670;&#160;</a></span>PWM_CH0_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17a818d6741f41370dd77acb22287b7a" name="a17a818d6741f41370dd77acb22287b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17a818d6741f41370dd77acb22287b7a">&#9670;&#160;</a></span>PWM_CH0_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acab6945e27527b9f4c13365813dd8559" name="acab6945e27527b9f4c13365813dd8559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acab6945e27527b9f4c13365813dd8559">&#9670;&#160;</a></span>PWM_CH0_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1470637ace8fd3c671e2c1817002f9b6" name="a1470637ace8fd3c671e2c1817002f9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1470637ace8fd3c671e2c1817002f9b6">&#9670;&#160;</a></span>PWM_CH0_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75f8536897c003c8fb34a62c51b5fb88" name="a75f8536897c003c8fb34a62c51b5fb88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f8536897c003c8fb34a62c51b5fb88">&#9670;&#160;</a></span>PWM_CH0_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89db09c4802ed62233c53ca83748f3b0" name="a89db09c4802ed62233c53ca83748f3b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89db09c4802ed62233c53ca83748f3b0">&#9670;&#160;</a></span>PWM_CH0_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28a0d972b0d97a23e1ed838d9f5a71b2" name="a28a0d972b0d97a23e1ed838d9f5a71b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28a0d972b0d97a23e1ed838d9f5a71b2">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0f923ffa80bdfea7f78104ff8877dad" name="ab0f923ffa80bdfea7f78104ff8877dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0f923ffa80bdfea7f78104ff8877dad">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a783b11b664a4af77b55ca8728a0d30d1" name="a783b11b664a4af77b55ca8728a0d30d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a783b11b664a4af77b55ca8728a0d30d1">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12089c6a09f97c76a6e60bb33f7598d9" name="a12089c6a09f97c76a6e60bb33f7598d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12089c6a09f97c76a6e60bb33f7598d9">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1c3e56c06a53cb6711f2c1f9b848545" name="ae1c3e56c06a53cb6711f2c1f9b848545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c3e56c06a53cb6711f2c1f9b848545">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54ff0d466a39afd165589b691fef7874" name="a54ff0d466a39afd165589b691fef7874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54ff0d466a39afd165589b691fef7874">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97daf7689c8e8a3e9cdd522fb44eef31" name="a97daf7689c8e8a3e9cdd522fb44eef31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97daf7689c8e8a3e9cdd522fb44eef31">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d1f4bf66910da4448ee29fe8b47e759" name="a7d1f4bf66910da4448ee29fe8b47e759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d1f4bf66910da4448ee29fe8b47e759">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f1b9a264fa8b96a8db98567c2e05452" name="a8f1b9a264fa8b96a8db98567c2e05452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f1b9a264fa8b96a8db98567c2e05452">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af182cc16f672c233ab094d13c1317ecd" name="af182cc16f672c233ab094d13c1317ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af182cc16f672c233ab094d13c1317ecd">&#9670;&#160;</a></span>PWM_CH0_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadc713ccf4b23d635db648c150112c4e" name="aadc713ccf4b23d635db648c150112c4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc713ccf4b23d635db648c150112c4e">&#9670;&#160;</a></span>PWM_CH0_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae98007608b77b01bba2275c50e88500c" name="ae98007608b77b01bba2275c50e88500c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae98007608b77b01bba2275c50e88500c">&#9670;&#160;</a></span>PWM_CH0_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73a9680c32f12fc23d5630317d5966bb" name="a73a9680c32f12fc23d5630317d5966bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a9680c32f12fc23d5630317d5966bb">&#9670;&#160;</a></span>PWM_CH0_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c79d63004fe2bc2b005feb92870afff" name="a5c79d63004fe2bc2b005feb92870afff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c79d63004fe2bc2b005feb92870afff">&#9670;&#160;</a></span>PWM_CH0_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8303c7117c32d8213f41369062c2f3c6" name="a8303c7117c32d8213f41369062c2f3c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8303c7117c32d8213f41369062c2f3c6">&#9670;&#160;</a></span>PWM_CH0_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="a9bc9764ce2e5200a81661b64ae25d781" name="a9bc9764ce2e5200a81661b64ae25d781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bc9764ce2e5200a81661b64ae25d781">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9e6af1d09544288bf12a6fdaa04bc5b" name="ae9e6af1d09544288bf12a6fdaa04bc5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9e6af1d09544288bf12a6fdaa04bc5b">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1832947766da4aafe30fcd994214673f" name="a1832947766da4aafe30fcd994214673f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1832947766da4aafe30fcd994214673f">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d7950ee85337c834700cc0a6b669e1b" name="a3d7950ee85337c834700cc0a6b669e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d7950ee85337c834700cc0a6b669e1b">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a967581a2d5f6e391f7f9a10c22c43eff" name="a967581a2d5f6e391f7f9a10c22c43eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a967581a2d5f6e391f7f9a10c22c43eff">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28ebdf1ae5c46f09650e083a0be0ead1" name="a28ebdf1ae5c46f09650e083a0be0ead1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ebdf1ae5c46f09650e083a0be0ead1">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18483153695f6b182c6584ee12c4e178" name="a18483153695f6b182c6584ee12c4e178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18483153695f6b182c6584ee12c4e178">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abae542f9e4363f88f9a80afd07ce7a45" name="abae542f9e4363f88f9a80afd07ce7a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae542f9e4363f88f9a80afd07ce7a45">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaff8a928974f03abc96f19790cec9e7f" name="aaff8a928974f03abc96f19790cec9e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff8a928974f03abc96f19790cec9e7f">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19d582d22f6862e656600327962abc4e" name="a19d582d22f6862e656600327962abc4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d582d22f6862e656600327962abc4e">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97734dbd6ce4b7896e21bdf71e93c275" name="a97734dbd6ce4b7896e21bdf71e93c275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97734dbd6ce4b7896e21bdf71e93c275">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85ad9039b84493db73edf43b296472cb" name="a85ad9039b84493db73edf43b296472cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85ad9039b84493db73edf43b296472cb">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa365d53b5cdef78c327cffcdbca87c23" name="aa365d53b5cdef78c327cffcdbca87c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa365d53b5cdef78c327cffcdbca87c23">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e5cff4b491ebabafc24846167853146" name="a3e5cff4b491ebabafc24846167853146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e5cff4b491ebabafc24846167853146">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b476b7acd0a676bb28565ec92567622" name="a2b476b7acd0a676bb28565ec92567622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b476b7acd0a676bb28565ec92567622">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f7c30a17f9d61d8564358885f426748" name="a3f7c30a17f9d61d8564358885f426748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f7c30a17f9d61d8564358885f426748">&#9670;&#160;</a></span>PWM_CH0_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef9af7dd063c609c616f7a57c04f4f96" name="aef9af7dd063c609c616f7a57c04f4f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef9af7dd063c609c616f7a57c04f4f96">&#9670;&#160;</a></span>PWM_CH0_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab65f1680cc2ddc094718ff4542f0c86c" name="ab65f1680cc2ddc094718ff4542f0c86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65f1680cc2ddc094718ff4542f0c86c">&#9670;&#160;</a></span>PWM_CH0_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9e11119d170804e4881aaf19543b00e" name="ac9e11119d170804e4881aaf19543b00e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9e11119d170804e4881aaf19543b00e">&#9670;&#160;</a></span>PWM_CH0_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cc75c111cd984375cfd6da243817e1d" name="a9cc75c111cd984375cfd6da243817e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc75c111cd984375cfd6da243817e1d">&#9670;&#160;</a></span>PWM_CH0_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca484b48f29253ff50537945d505fb0b" name="aca484b48f29253ff50537945d505fb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca484b48f29253ff50537945d505fb0b">&#9670;&#160;</a></span>PWM_CH0_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af29ebb817f82826de1b783c38c81f79e" name="af29ebb817f82826de1b783c38c81f79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af29ebb817f82826de1b783c38c81f79e">&#9670;&#160;</a></span>PWM_CH0_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac225663f0d3187b4f3f6e69d61d7cd06" name="ac225663f0d3187b4f3f6e69d61d7cd06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac225663f0d3187b4f3f6e69d61d7cd06">&#9670;&#160;</a></span>PWM_CH0_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae82cd57a066ddd40ca59760e9e3960f3" name="ae82cd57a066ddd40ca59760e9e3960f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae82cd57a066ddd40ca59760e9e3960f3">&#9670;&#160;</a></span>PWM_CH0_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd1a51b5354eefec4e8e22bf7b9313b2" name="afd1a51b5354eefec4e8e22bf7b9313b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd1a51b5354eefec4e8e22bf7b9313b2">&#9670;&#160;</a></span>PWM_CH0_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0831d7c68aa15cd207451612612e797e" name="a0831d7c68aa15cd207451612612e797e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0831d7c68aa15cd207451612612e797e">&#9670;&#160;</a></span>PWM_CH0_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a945251dba8a7889b1cb6e59e80dcec0f" name="a945251dba8a7889b1cb6e59e80dcec0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945251dba8a7889b1cb6e59e80dcec0f">&#9670;&#160;</a></span>PWM_CH0_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e34c20ed9e7a573155b4a6e47c45312" name="a8e34c20ed9e7a573155b4a6e47c45312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e34c20ed9e7a573155b4a6e47c45312">&#9670;&#160;</a></span>PWM_CH0_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a886828a4aad657b823ebb620e67b3e31" name="a886828a4aad657b823ebb620e67b3e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886828a4aad657b823ebb620e67b3e31">&#9670;&#160;</a></span>PWM_CH0_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55cc120f4f74b949ab9a5a898a2bd26e" name="a55cc120f4f74b949ab9a5a898a2bd26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55cc120f4f74b949ab9a5a898a2bd26e">&#9670;&#160;</a></span>PWM_CH0_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bef71594779024f01dcb145aee20ebc" name="a6bef71594779024f01dcb145aee20ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bef71594779024f01dcb145aee20ebc">&#9670;&#160;</a></span>PWM_CH0_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff6aee1ca2690d3c595988ae6d9a1d0b" name="aff6aee1ca2690d3c595988ae6d9a1d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff6aee1ca2690d3c595988ae6d9a1d0b">&#9670;&#160;</a></span>PWM_CH0_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18b0066d8755dd65d610a0b4d6112170" name="a18b0066d8755dd65d610a0b4d6112170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b0066d8755dd65d610a0b4d6112170">&#9670;&#160;</a></span>PWM_CH0_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab68b73bf90d3bb1560b773e3e35f6818" name="ab68b73bf90d3bb1560b773e3e35f6818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab68b73bf90d3bb1560b773e3e35f6818">&#9670;&#160;</a></span>PWM_CH0_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ae2cc54068335f6a2765f064dd6b81a" name="a3ae2cc54068335f6a2765f064dd6b81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae2cc54068335f6a2765f064dd6b81a">&#9670;&#160;</a></span>PWM_CH0_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cbdbcafc81400e0ffc203da6c964cef" name="a9cbdbcafc81400e0ffc203da6c964cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cbdbcafc81400e0ffc203da6c964cef">&#9670;&#160;</a></span>PWM_CH0_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9036e8650ef285a5098b35cc90ca0728" name="a9036e8650ef285a5098b35cc90ca0728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9036e8650ef285a5098b35cc90ca0728">&#9670;&#160;</a></span>PWM_CH0_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a156dadc27dd4a4b4dd0678339ea178d9" name="a156dadc27dd4a4b4dd0678339ea178d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a156dadc27dd4a4b4dd0678339ea178d9">&#9670;&#160;</a></span>PWM_CH0_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a302355cfed610304fec052bd336dec" name="a8a302355cfed610304fec052bd336dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a302355cfed610304fec052bd336dec">&#9670;&#160;</a></span>PWM_CH0_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d1a0edebccdc1872608b99915caf35b" name="a1d1a0edebccdc1872608b99915caf35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d1a0edebccdc1872608b99915caf35b">&#9670;&#160;</a></span>PWM_CH0_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68c4d7ab305a6c9b7e06189e71d9efb5" name="a68c4d7ab305a6c9b7e06189e71d9efb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68c4d7ab305a6c9b7e06189e71d9efb5">&#9670;&#160;</a></span>PWM_CH0_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a405d6537cf5bf15fc569539493967437" name="a405d6537cf5bf15fc569539493967437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a405d6537cf5bf15fc569539493967437">&#9670;&#160;</a></span>PWM_CH1_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a326a1263a08d613438a6fb9370599009" name="a326a1263a08d613438a6fb9370599009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a326a1263a08d613438a6fb9370599009">&#9670;&#160;</a></span>PWM_CH1_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a313e083961a93bd98f6f9c67b1fa9ae0" name="a313e083961a93bd98f6f9c67b1fa9ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a313e083961a93bd98f6f9c67b1fa9ae0">&#9670;&#160;</a></span>PWM_CH1_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27c10ec87c5616bd32b033a19a108614" name="a27c10ec87c5616bd32b033a19a108614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c10ec87c5616bd32b033a19a108614">&#9670;&#160;</a></span>PWM_CH1_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a648686aec46751e28ffb733ac8b5eb8a" name="a648686aec46751e28ffb733ac8b5eb8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648686aec46751e28ffb733ac8b5eb8a">&#9670;&#160;</a></span>PWM_CH1_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea8b0434bcd3f0d6e0ba473fa104a28b" name="aea8b0434bcd3f0d6e0ba473fa104a28b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea8b0434bcd3f0d6e0ba473fa104a28b">&#9670;&#160;</a></span>PWM_CH1_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2ee030bd59cade768ff48081f216e2f" name="ae2ee030bd59cade768ff48081f216e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ee030bd59cade768ff48081f216e2f">&#9670;&#160;</a></span>PWM_CH1_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d64ad9ac4a4574da99a1ddf6674575a" name="a6d64ad9ac4a4574da99a1ddf6674575a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d64ad9ac4a4574da99a1ddf6674575a">&#9670;&#160;</a></span>PWM_CH1_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e9066f0e0526e55f5b03a9d13e8296b" name="a8e9066f0e0526e55f5b03a9d13e8296b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e9066f0e0526e55f5b03a9d13e8296b">&#9670;&#160;</a></span>PWM_CH1_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a2e4060f886165e00ff6fb485ab61d9" name="a9a2e4060f886165e00ff6fb485ab61d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a2e4060f886165e00ff6fb485ab61d9">&#9670;&#160;</a></span>PWM_CH1_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ffe1a0f385b0548efb849a1b8dc7a8d" name="a8ffe1a0f385b0548efb849a1b8dc7a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ffe1a0f385b0548efb849a1b8dc7a8d">&#9670;&#160;</a></span>PWM_CH1_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87e97ffc97e36b9f0c21ed7f54e37abc" name="a87e97ffc97e36b9f0c21ed7f54e37abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e97ffc97e36b9f0c21ed7f54e37abc">&#9670;&#160;</a></span>PWM_CH1_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e9b398e51f5ff2770a8f3681b10e831" name="a2e9b398e51f5ff2770a8f3681b10e831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9b398e51f5ff2770a8f3681b10e831">&#9670;&#160;</a></span>PWM_CH1_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4f4f7703667df284aa793245e0a27fe" name="af4f4f7703667df284aa793245e0a27fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f4f7703667df284aa793245e0a27fe">&#9670;&#160;</a></span>PWM_CH1_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad03d569c3369d8d5d3caab499f628a38" name="ad03d569c3369d8d5d3caab499f628a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad03d569c3369d8d5d3caab499f628a38">&#9670;&#160;</a></span>PWM_CH1_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3103bcb623c8d5588de565376cdea356" name="a3103bcb623c8d5588de565376cdea356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3103bcb623c8d5588de565376cdea356">&#9670;&#160;</a></span>PWM_CH1_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33c01e246e9781b51386b981ff6e8eae" name="a33c01e246e9781b51386b981ff6e8eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33c01e246e9781b51386b981ff6e8eae">&#9670;&#160;</a></span>PWM_CH1_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a436b7cf7cca99026a1b296358545cb2f" name="a436b7cf7cca99026a1b296358545cb2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436b7cf7cca99026a1b296358545cb2f">&#9670;&#160;</a></span>PWM_CH1_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab77b6327d976ad55f386110eb1f74549" name="ab77b6327d976ad55f386110eb1f74549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab77b6327d976ad55f386110eb1f74549">&#9670;&#160;</a></span>PWM_CH1_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4344f597b551ade4c6dc8b17a9fb702" name="ab4344f597b551ade4c6dc8b17a9fb702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4344f597b551ade4c6dc8b17a9fb702">&#9670;&#160;</a></span>PWM_CH1_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0adb0c0c9ba9b2ca1474800a3947c85f" name="a0adb0c0c9ba9b2ca1474800a3947c85f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0adb0c0c9ba9b2ca1474800a3947c85f">&#9670;&#160;</a></span>PWM_CH1_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d73afec57fb21b5aba3b281f82f8b67" name="a7d73afec57fb21b5aba3b281f82f8b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d73afec57fb21b5aba3b281f82f8b67">&#9670;&#160;</a></span>PWM_CH1_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a327479a933df2bc3b49f5c9f187a3591" name="a327479a933df2bc3b49f5c9f187a3591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a327479a933df2bc3b49f5c9f187a3591">&#9670;&#160;</a></span>PWM_CH1_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27eb3cc448ad6d17c5700525ecb8cc66" name="a27eb3cc448ad6d17c5700525ecb8cc66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27eb3cc448ad6d17c5700525ecb8cc66">&#9670;&#160;</a></span>PWM_CH1_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab5930ae3089b7f501e3cc9d7dae37da" name="aab5930ae3089b7f501e3cc9d7dae37da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab5930ae3089b7f501e3cc9d7dae37da">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35a7479aa8555d99f0cce295641c02f4" name="a35a7479aa8555d99f0cce295641c02f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35a7479aa8555d99f0cce295641c02f4">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37a219cb97e712b3f1fb43ee2d192d00" name="a37a219cb97e712b3f1fb43ee2d192d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37a219cb97e712b3f1fb43ee2d192d00">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a638231d4b2caeeee9ef179e521825cfe" name="a638231d4b2caeeee9ef179e521825cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a638231d4b2caeeee9ef179e521825cfe">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78faee7f950f436eedd553b33cfcdb27" name="a78faee7f950f436eedd553b33cfcdb27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78faee7f950f436eedd553b33cfcdb27">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4aa89b085bf257213b071b75cdd6833" name="ab4aa89b085bf257213b071b75cdd6833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4aa89b085bf257213b071b75cdd6833">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a82525355176fed87fab1806fe25898" name="a3a82525355176fed87fab1806fe25898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a82525355176fed87fab1806fe25898">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59ad594d66f3cb7bc0d54fcab5c372f5" name="a59ad594d66f3cb7bc0d54fcab5c372f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59ad594d66f3cb7bc0d54fcab5c372f5">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35795d01338dfd0824cb1188cca5317b" name="a35795d01338dfd0824cb1188cca5317b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35795d01338dfd0824cb1188cca5317b">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cfbec7e5a56827ea88cfcfcef70bfca" name="a6cfbec7e5a56827ea88cfcfcef70bfca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cfbec7e5a56827ea88cfcfcef70bfca">&#9670;&#160;</a></span>PWM_CH1_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d5cabfab6af7cde2497c450fcf17483" name="a0d5cabfab6af7cde2497c450fcf17483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d5cabfab6af7cde2497c450fcf17483">&#9670;&#160;</a></span>PWM_CH1_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad087a3d862b5db899603594138df2475" name="ad087a3d862b5db899603594138df2475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad087a3d862b5db899603594138df2475">&#9670;&#160;</a></span>PWM_CH1_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8796df8272c42ce0c956004e50fc6c18" name="a8796df8272c42ce0c956004e50fc6c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8796df8272c42ce0c956004e50fc6c18">&#9670;&#160;</a></span>PWM_CH1_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87af3617657d5f2d636e618aa438ea33" name="a87af3617657d5f2d636e618aa438ea33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87af3617657d5f2d636e618aa438ea33">&#9670;&#160;</a></span>PWM_CH1_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4643aefed72135a1f87134e1f979500b" name="a4643aefed72135a1f87134e1f979500b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4643aefed72135a1f87134e1f979500b">&#9670;&#160;</a></span>PWM_CH1_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ac4e36c920a0702dc8de206633bdc4f" name="a9ac4e36c920a0702dc8de206633bdc4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ac4e36c920a0702dc8de206633bdc4f">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a350a2316d34048d5bf652582e941396a" name="a350a2316d34048d5bf652582e941396a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a350a2316d34048d5bf652582e941396a">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01112c684d706b154236ab0e55f846e1" name="a01112c684d706b154236ab0e55f846e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01112c684d706b154236ab0e55f846e1">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86c5463ff55f300b159aa30b9c3bc7e7" name="a86c5463ff55f300b159aa30b9c3bc7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c5463ff55f300b159aa30b9c3bc7e7">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6b44d78cc11211c971a3b98967b05e5" name="ac6b44d78cc11211c971a3b98967b05e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6b44d78cc11211c971a3b98967b05e5">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a93d10c89801e82a447487dad93fd84" name="a2a93d10c89801e82a447487dad93fd84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a93d10c89801e82a447487dad93fd84">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1373e6bfecbd9d06d26319db7bb3d9f" name="ab1373e6bfecbd9d06d26319db7bb3d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1373e6bfecbd9d06d26319db7bb3d9f">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a08df2f921313e55f0a3874b281979f" name="a4a08df2f921313e55f0a3874b281979f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a08df2f921313e55f0a3874b281979f">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9514ec2aadf9c6a5bd3a13a25371c272" name="a9514ec2aadf9c6a5bd3a13a25371c272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9514ec2aadf9c6a5bd3a13a25371c272">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a656b05b5c70b2b1e38c7821163fb8d5d" name="a656b05b5c70b2b1e38c7821163fb8d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656b05b5c70b2b1e38c7821163fb8d5d">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1c63a4d48dfe576197ac64bf3043d23" name="ac1c63a4d48dfe576197ac64bf3043d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c63a4d48dfe576197ac64bf3043d23">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a214a73f681e688a1cbb0e69bfb4a8786" name="a214a73f681e688a1cbb0e69bfb4a8786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a214a73f681e688a1cbb0e69bfb4a8786">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb85d66b5b44257e57cea41145d3a3a9" name="adb85d66b5b44257e57cea41145d3a3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb85d66b5b44257e57cea41145d3a3a9">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac7dde7de0f620e81607cf103c36efc1" name="aac7dde7de0f620e81607cf103c36efc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac7dde7de0f620e81607cf103c36efc1">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2831e61f29e557ebb79631f71905a3c8" name="a2831e61f29e557ebb79631f71905a3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2831e61f29e557ebb79631f71905a3c8">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab3162743038d4af159abcd920d8621a" name="aab3162743038d4af159abcd920d8621a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab3162743038d4af159abcd920d8621a">&#9670;&#160;</a></span>PWM_CH1_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad964b8a943d1fdf082beb1804e6bb121" name="ad964b8a943d1fdf082beb1804e6bb121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad964b8a943d1fdf082beb1804e6bb121">&#9670;&#160;</a></span>PWM_CH1_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07d3fc6a28b8944a705db98bb2f409c3" name="a07d3fc6a28b8944a705db98bb2f409c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07d3fc6a28b8944a705db98bb2f409c3">&#9670;&#160;</a></span>PWM_CH1_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2944f7e7f0e664bbe2e365629a157019" name="a2944f7e7f0e664bbe2e365629a157019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2944f7e7f0e664bbe2e365629a157019">&#9670;&#160;</a></span>PWM_CH1_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae084ec17f980d5b89751ce94af0d15c4" name="ae084ec17f980d5b89751ce94af0d15c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae084ec17f980d5b89751ce94af0d15c4">&#9670;&#160;</a></span>PWM_CH1_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ab33c56b2c398ff7c5e27dfa547ac24" name="a5ab33c56b2c398ff7c5e27dfa547ac24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab33c56b2c398ff7c5e27dfa547ac24">&#9670;&#160;</a></span>PWM_CH1_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41272150fcb6cab40278fe9a26e75318" name="a41272150fcb6cab40278fe9a26e75318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41272150fcb6cab40278fe9a26e75318">&#9670;&#160;</a></span>PWM_CH1_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0feeb48bd18b0ad43e1f9ee062a7e618" name="a0feeb48bd18b0ad43e1f9ee062a7e618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0feeb48bd18b0ad43e1f9ee062a7e618">&#9670;&#160;</a></span>PWM_CH1_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8944701af682a55c72498263fb6ba67e" name="a8944701af682a55c72498263fb6ba67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8944701af682a55c72498263fb6ba67e">&#9670;&#160;</a></span>PWM_CH1_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac858cc642262059456a0dbcaf27a8df2" name="ac858cc642262059456a0dbcaf27a8df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac858cc642262059456a0dbcaf27a8df2">&#9670;&#160;</a></span>PWM_CH1_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a200c58d7a6c179efa22941a55378c169" name="a200c58d7a6c179efa22941a55378c169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a200c58d7a6c179efa22941a55378c169">&#9670;&#160;</a></span>PWM_CH1_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99f46a021b72a5e5a1e5f908105bc312" name="a99f46a021b72a5e5a1e5f908105bc312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99f46a021b72a5e5a1e5f908105bc312">&#9670;&#160;</a></span>PWM_CH1_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21bd21eae0e5449378bccb3758092b45" name="a21bd21eae0e5449378bccb3758092b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21bd21eae0e5449378bccb3758092b45">&#9670;&#160;</a></span>PWM_CH1_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a608cc6db646d9f069e7763dde0f10f8f" name="a608cc6db646d9f069e7763dde0f10f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a608cc6db646d9f069e7763dde0f10f8f">&#9670;&#160;</a></span>PWM_CH1_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af65c0bf2638da71dee225c8b3c225317" name="af65c0bf2638da71dee225c8b3c225317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af65c0bf2638da71dee225c8b3c225317">&#9670;&#160;</a></span>PWM_CH1_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56c9a03fd66ceecd91435ced987a3c39" name="a56c9a03fd66ceecd91435ced987a3c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56c9a03fd66ceecd91435ced987a3c39">&#9670;&#160;</a></span>PWM_CH1_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4eb8127dab9911ec7ea554f50af8ffab" name="a4eb8127dab9911ec7ea554f50af8ffab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb8127dab9911ec7ea554f50af8ffab">&#9670;&#160;</a></span>PWM_CH1_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc4798f8a018fd46fa665a428321779a" name="adc4798f8a018fd46fa665a428321779a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc4798f8a018fd46fa665a428321779a">&#9670;&#160;</a></span>PWM_CH1_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a002c4ae6d0445dd36418649bbb530a25" name="a002c4ae6d0445dd36418649bbb530a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002c4ae6d0445dd36418649bbb530a25">&#9670;&#160;</a></span>PWM_CH1_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60b21aa19eaa0ad8dc4fc430d5189359" name="a60b21aa19eaa0ad8dc4fc430d5189359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b21aa19eaa0ad8dc4fc430d5189359">&#9670;&#160;</a></span>PWM_CH1_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8028fadabe760e8b034f68a539f004b" name="ab8028fadabe760e8b034f68a539f004b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8028fadabe760e8b034f68a539f004b">&#9670;&#160;</a></span>PWM_CH1_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9107e75d0e427cb78fad24a123dc00ac" name="a9107e75d0e427cb78fad24a123dc00ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9107e75d0e427cb78fad24a123dc00ac">&#9670;&#160;</a></span>PWM_CH1_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac7b26b956ae93f7c0e2462d144a1953" name="aac7b26b956ae93f7c0e2462d144a1953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac7b26b956ae93f7c0e2462d144a1953">&#9670;&#160;</a></span>PWM_CH1_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab286a1871e48de7b80f739381de8d1e2" name="ab286a1871e48de7b80f739381de8d1e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab286a1871e48de7b80f739381de8d1e2">&#9670;&#160;</a></span>PWM_CH1_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af10b7634da38b9a01423f10b76896d15" name="af10b7634da38b9a01423f10b76896d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af10b7634da38b9a01423f10b76896d15">&#9670;&#160;</a></span>PWM_CH1_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0f818cca0a5d4737a419ca0f08b229a" name="ae0f818cca0a5d4737a419ca0f08b229a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0f818cca0a5d4737a419ca0f08b229a">&#9670;&#160;</a></span>PWM_CH1_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52b3e053bf1f62dc3075144d346a09c8" name="a52b3e053bf1f62dc3075144d346a09c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b3e053bf1f62dc3075144d346a09c8">&#9670;&#160;</a></span>PWM_CH2_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a332d1da050977895ab0b4fbda5696de9" name="a332d1da050977895ab0b4fbda5696de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a332d1da050977895ab0b4fbda5696de9">&#9670;&#160;</a></span>PWM_CH2_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42a4279005addfb06009490f2af5f915" name="a42a4279005addfb06009490f2af5f915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a4279005addfb06009490f2af5f915">&#9670;&#160;</a></span>PWM_CH2_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a737fdfdc4b14a6b619d0ba9107cb5352" name="a737fdfdc4b14a6b619d0ba9107cb5352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737fdfdc4b14a6b619d0ba9107cb5352">&#9670;&#160;</a></span>PWM_CH2_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac79560a9040e726b4a3a190f5f801521" name="ac79560a9040e726b4a3a190f5f801521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac79560a9040e726b4a3a190f5f801521">&#9670;&#160;</a></span>PWM_CH2_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89a62d26329b641704142965eb1cca0f" name="a89a62d26329b641704142965eb1cca0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89a62d26329b641704142965eb1cca0f">&#9670;&#160;</a></span>PWM_CH2_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a276b72db9892b04dcbdc74cc734ae6f8" name="a276b72db9892b04dcbdc74cc734ae6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a276b72db9892b04dcbdc74cc734ae6f8">&#9670;&#160;</a></span>PWM_CH2_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad100889726fe3409642be27a5ed6edbe" name="ad100889726fe3409642be27a5ed6edbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad100889726fe3409642be27a5ed6edbe">&#9670;&#160;</a></span>PWM_CH2_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aceb667dcf64604b94fe86a9ea77b0d88" name="aceb667dcf64604b94fe86a9ea77b0d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceb667dcf64604b94fe86a9ea77b0d88">&#9670;&#160;</a></span>PWM_CH2_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0d476865e0bcb78c5155144883cc44d" name="ad0d476865e0bcb78c5155144883cc44d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d476865e0bcb78c5155144883cc44d">&#9670;&#160;</a></span>PWM_CH2_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09a1e6919e3beddf709465a3440d4876" name="a09a1e6919e3beddf709465a3440d4876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a1e6919e3beddf709465a3440d4876">&#9670;&#160;</a></span>PWM_CH2_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac94b5d7c5a5cda85a1b99e1966ba3eba" name="ac94b5d7c5a5cda85a1b99e1966ba3eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94b5d7c5a5cda85a1b99e1966ba3eba">&#9670;&#160;</a></span>PWM_CH2_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a0234c826013fd0e155f679881a26a4" name="a5a0234c826013fd0e155f679881a26a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0234c826013fd0e155f679881a26a4">&#9670;&#160;</a></span>PWM_CH2_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41c89ddf448e9d390f4473bc13fea9ac" name="a41c89ddf448e9d390f4473bc13fea9ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41c89ddf448e9d390f4473bc13fea9ac">&#9670;&#160;</a></span>PWM_CH2_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a308e485baf0693006d27c8d4289aab6d" name="a308e485baf0693006d27c8d4289aab6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a308e485baf0693006d27c8d4289aab6d">&#9670;&#160;</a></span>PWM_CH2_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26c90114ac9797313bbee0c886a493a3" name="a26c90114ac9797313bbee0c886a493a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26c90114ac9797313bbee0c886a493a3">&#9670;&#160;</a></span>PWM_CH2_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1e0bfa9b49c91761513b1fdf2adbc38" name="ae1e0bfa9b49c91761513b1fdf2adbc38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e0bfa9b49c91761513b1fdf2adbc38">&#9670;&#160;</a></span>PWM_CH2_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade972e3b4d1810e89105f20bb5df40c8" name="ade972e3b4d1810e89105f20bb5df40c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade972e3b4d1810e89105f20bb5df40c8">&#9670;&#160;</a></span>PWM_CH2_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed18918beae255a820cb69485f4d1805" name="aed18918beae255a820cb69485f4d1805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed18918beae255a820cb69485f4d1805">&#9670;&#160;</a></span>PWM_CH2_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af837ee272b3d0416d26ec530e8527d17" name="af837ee272b3d0416d26ec530e8527d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af837ee272b3d0416d26ec530e8527d17">&#9670;&#160;</a></span>PWM_CH2_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a478b019f77b28a33fe2cce4c8b439768" name="a478b019f77b28a33fe2cce4c8b439768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a478b019f77b28a33fe2cce4c8b439768">&#9670;&#160;</a></span>PWM_CH2_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaf08bbd920b5b7c495715cd7c985066" name="aaaf08bbd920b5b7c495715cd7c985066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf08bbd920b5b7c495715cd7c985066">&#9670;&#160;</a></span>PWM_CH2_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32a7e4bc0e383eeed38d1dd254bed0a4" name="a32a7e4bc0e383eeed38d1dd254bed0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a7e4bc0e383eeed38d1dd254bed0a4">&#9670;&#160;</a></span>PWM_CH2_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ff8135e1974d8103fed94a9ec661e63" name="a2ff8135e1974d8103fed94a9ec661e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff8135e1974d8103fed94a9ec661e63">&#9670;&#160;</a></span>PWM_CH2_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75569196b01fe5d5e38d823b9957ac94" name="a75569196b01fe5d5e38d823b9957ac94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75569196b01fe5d5e38d823b9957ac94">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c960dc0a7aea0b223818865420673cf" name="a2c960dc0a7aea0b223818865420673cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c960dc0a7aea0b223818865420673cf">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07f2e8843aa8ddff86ee666b1bab015d" name="a07f2e8843aa8ddff86ee666b1bab015d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f2e8843aa8ddff86ee666b1bab015d">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9a7f86e4f170657cddf1f9171d3a361" name="ab9a7f86e4f170657cddf1f9171d3a361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9a7f86e4f170657cddf1f9171d3a361">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa3562597f2b5829c3a4323d4b36ef8e" name="afa3562597f2b5829c3a4323d4b36ef8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa3562597f2b5829c3a4323d4b36ef8e">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af98ea8c2bf25e21a4ea73c3d58bbbc59" name="af98ea8c2bf25e21a4ea73c3d58bbbc59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af98ea8c2bf25e21a4ea73c3d58bbbc59">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a614a30bc2888d2083db2fa29e6f693fa" name="a614a30bc2888d2083db2fa29e6f693fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a614a30bc2888d2083db2fa29e6f693fa">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7817776fa33d693e2fc445aae12045ce" name="a7817776fa33d693e2fc445aae12045ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7817776fa33d693e2fc445aae12045ce">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a885de65a1caa556c1e932a606d52e988" name="a885de65a1caa556c1e932a606d52e988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a885de65a1caa556c1e932a606d52e988">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd30384940452158118f31db71018d5a" name="acd30384940452158118f31db71018d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd30384940452158118f31db71018d5a">&#9670;&#160;</a></span>PWM_CH2_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37b06261bf62eb82f5990d697c4c821b" name="a37b06261bf62eb82f5990d697c4c821b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37b06261bf62eb82f5990d697c4c821b">&#9670;&#160;</a></span>PWM_CH2_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a9b5246330ea8c093c8e371c9e2a109" name="a9a9b5246330ea8c093c8e371c9e2a109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a9b5246330ea8c093c8e371c9e2a109">&#9670;&#160;</a></span>PWM_CH2_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af34c04498b02351cef1dfb21b5cfcbc5" name="af34c04498b02351cef1dfb21b5cfcbc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34c04498b02351cef1dfb21b5cfcbc5">&#9670;&#160;</a></span>PWM_CH2_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8c39585c2d6d49c7cddc07ef67f6bac" name="ac8c39585c2d6d49c7cddc07ef67f6bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8c39585c2d6d49c7cddc07ef67f6bac">&#9670;&#160;</a></span>PWM_CH2_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9c9a4b36d84a0f29847092dc5f04525" name="aa9c9a4b36d84a0f29847092dc5f04525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9c9a4b36d84a0f29847092dc5f04525">&#9670;&#160;</a></span>PWM_CH2_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea9ff8020d84a3821a9e1c754182a0b2" name="aea9ff8020d84a3821a9e1c754182a0b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea9ff8020d84a3821a9e1c754182a0b2">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adab0095669f29b75eb70ab11518347aa" name="adab0095669f29b75eb70ab11518347aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab0095669f29b75eb70ab11518347aa">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9f073ebf1cd43f4114087a34753689e" name="ac9f073ebf1cd43f4114087a34753689e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f073ebf1cd43f4114087a34753689e">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3a1f2972263859c1e65f259765bcdc7" name="aa3a1f2972263859c1e65f259765bcdc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3a1f2972263859c1e65f259765bcdc7">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e7ab89cf885375d67d7dda3a4fdff16" name="a4e7ab89cf885375d67d7dda3a4fdff16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e7ab89cf885375d67d7dda3a4fdff16">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38736220b3f4cd0ac5c231dc566cca0e" name="a38736220b3f4cd0ac5c231dc566cca0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38736220b3f4cd0ac5c231dc566cca0e">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a751196ff0559416611bc57484eb8a6c6" name="a751196ff0559416611bc57484eb8a6c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a751196ff0559416611bc57484eb8a6c6">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a894adb97cccd5631227c514e19f9bf91" name="a894adb97cccd5631227c514e19f9bf91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a894adb97cccd5631227c514e19f9bf91">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2832d3d06b34c29db7ffd865f4cb369" name="aa2832d3d06b34c29db7ffd865f4cb369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2832d3d06b34c29db7ffd865f4cb369">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55c8f6f242d4d84e7530ff5d4e5c1b1c" name="a55c8f6f242d4d84e7530ff5d4e5c1b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c8f6f242d4d84e7530ff5d4e5c1b1c">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3603d9bb4704fa535f0674f91e5e4376" name="a3603d9bb4704fa535f0674f91e5e4376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3603d9bb4704fa535f0674f91e5e4376">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0873aee6e6fdcb22b32b6e42dc648370" name="a0873aee6e6fdcb22b32b6e42dc648370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0873aee6e6fdcb22b32b6e42dc648370">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac46bc76857da17e0008e8771927a2772" name="ac46bc76857da17e0008e8771927a2772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac46bc76857da17e0008e8771927a2772">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47fa39379fbfd8232d4c1af953f9b61b" name="a47fa39379fbfd8232d4c1af953f9b61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47fa39379fbfd8232d4c1af953f9b61b">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed5cc69c5a9b3f9161c0739cb16f3d70" name="aed5cc69c5a9b3f9161c0739cb16f3d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed5cc69c5a9b3f9161c0739cb16f3d70">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b364399b3a07b8e64706539b38766e7" name="a9b364399b3a07b8e64706539b38766e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b364399b3a07b8e64706539b38766e7">&#9670;&#160;</a></span>PWM_CH2_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2dc76c5e90633d2c743ec2e743e3188" name="ac2dc76c5e90633d2c743ec2e743e3188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2dc76c5e90633d2c743ec2e743e3188">&#9670;&#160;</a></span>PWM_CH2_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc50de6508c58e085570ce899f308464" name="acc50de6508c58e085570ce899f308464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc50de6508c58e085570ce899f308464">&#9670;&#160;</a></span>PWM_CH2_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf3864a0e2e3cdf71951c6909903224e" name="aaf3864a0e2e3cdf71951c6909903224e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf3864a0e2e3cdf71951c6909903224e">&#9670;&#160;</a></span>PWM_CH2_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2015502f067f2d07da088defad367b67" name="a2015502f067f2d07da088defad367b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2015502f067f2d07da088defad367b67">&#9670;&#160;</a></span>PWM_CH2_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbb096fe40496286553dd533986cb6a6" name="afbb096fe40496286553dd533986cb6a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb096fe40496286553dd533986cb6a6">&#9670;&#160;</a></span>PWM_CH2_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9594c65ebc55b501341ccf98e292274" name="ad9594c65ebc55b501341ccf98e292274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9594c65ebc55b501341ccf98e292274">&#9670;&#160;</a></span>PWM_CH2_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a1973cf81b8c9bb4bf69f76eadd7003" name="a6a1973cf81b8c9bb4bf69f76eadd7003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a1973cf81b8c9bb4bf69f76eadd7003">&#9670;&#160;</a></span>PWM_CH2_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed0d33aacecb2a7e1f93cbd8080ffde6" name="aed0d33aacecb2a7e1f93cbd8080ffde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed0d33aacecb2a7e1f93cbd8080ffde6">&#9670;&#160;</a></span>PWM_CH2_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6beca144a9a283736c666f520205ad52" name="a6beca144a9a283736c666f520205ad52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6beca144a9a283736c666f520205ad52">&#9670;&#160;</a></span>PWM_CH2_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e551b46df8da9b63317bc6bcc427f8a" name="a9e551b46df8da9b63317bc6bcc427f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e551b46df8da9b63317bc6bcc427f8a">&#9670;&#160;</a></span>PWM_CH2_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b94230c455e1947597c2a943354d24e" name="a3b94230c455e1947597c2a943354d24e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b94230c455e1947597c2a943354d24e">&#9670;&#160;</a></span>PWM_CH2_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b80233601bab17a3dc689774727e1b0" name="a6b80233601bab17a3dc689774727e1b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b80233601bab17a3dc689774727e1b0">&#9670;&#160;</a></span>PWM_CH2_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a272a70f9f4e20665e71d2b38d97ad180" name="a272a70f9f4e20665e71d2b38d97ad180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a272a70f9f4e20665e71d2b38d97ad180">&#9670;&#160;</a></span>PWM_CH2_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e24d40bc648b0ce1bb9ef110f3e3738" name="a0e24d40bc648b0ce1bb9ef110f3e3738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e24d40bc648b0ce1bb9ef110f3e3738">&#9670;&#160;</a></span>PWM_CH2_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0b8e7efcdb2f96d0596bfd94b6bdc4a" name="aa0b8e7efcdb2f96d0596bfd94b6bdc4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0b8e7efcdb2f96d0596bfd94b6bdc4a">&#9670;&#160;</a></span>PWM_CH2_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6ef6393e5cd52a40b2745ecdc2745b6" name="ad6ef6393e5cd52a40b2745ecdc2745b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6ef6393e5cd52a40b2745ecdc2745b6">&#9670;&#160;</a></span>PWM_CH2_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bb950797f9e02a08bff015e25b94d16" name="a8bb950797f9e02a08bff015e25b94d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bb950797f9e02a08bff015e25b94d16">&#9670;&#160;</a></span>PWM_CH2_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf6a7d8d4e94bc298bd90bc0c512479f" name="acf6a7d8d4e94bc298bd90bc0c512479f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf6a7d8d4e94bc298bd90bc0c512479f">&#9670;&#160;</a></span>PWM_CH2_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50a6d407f1a770ea4219617e1aa82fa6" name="a50a6d407f1a770ea4219617e1aa82fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50a6d407f1a770ea4219617e1aa82fa6">&#9670;&#160;</a></span>PWM_CH2_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a690a6dc971e96c062cbacbb42089e557" name="a690a6dc971e96c062cbacbb42089e557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a690a6dc971e96c062cbacbb42089e557">&#9670;&#160;</a></span>PWM_CH2_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac29d70b57f5355c0669e44c000bdf5ba" name="ac29d70b57f5355c0669e44c000bdf5ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac29d70b57f5355c0669e44c000bdf5ba">&#9670;&#160;</a></span>PWM_CH2_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f76ed79d06278b21286f38c0bb7c0a7" name="a4f76ed79d06278b21286f38c0bb7c0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f76ed79d06278b21286f38c0bb7c0a7">&#9670;&#160;</a></span>PWM_CH2_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2eafcea4f1cc09e0fd5538ea86303a01" name="a2eafcea4f1cc09e0fd5538ea86303a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eafcea4f1cc09e0fd5538ea86303a01">&#9670;&#160;</a></span>PWM_CH2_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8026b653527962705b5d80990abf92a3" name="a8026b653527962705b5d80990abf92a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8026b653527962705b5d80990abf92a3">&#9670;&#160;</a></span>PWM_CH2_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a538d9882fcf39e29ad69fddadf0a6d8d" name="a538d9882fcf39e29ad69fddadf0a6d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a538d9882fcf39e29ad69fddadf0a6d8d">&#9670;&#160;</a></span>PWM_CH2_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a040a0d10c44fbbe72ac2900d0faeb90a" name="a040a0d10c44fbbe72ac2900d0faeb90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a040a0d10c44fbbe72ac2900d0faeb90a">&#9670;&#160;</a></span>PWM_CH3_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadfc36fcffc1d43168f82ec0320e675f" name="aadfc36fcffc1d43168f82ec0320e675f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfc36fcffc1d43168f82ec0320e675f">&#9670;&#160;</a></span>PWM_CH3_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad21d1e6518b2c57a50ee62b9afd08c82" name="ad21d1e6518b2c57a50ee62b9afd08c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad21d1e6518b2c57a50ee62b9afd08c82">&#9670;&#160;</a></span>PWM_CH3_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac71d604852e8cf1e27baa7e433447bf8" name="ac71d604852e8cf1e27baa7e433447bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac71d604852e8cf1e27baa7e433447bf8">&#9670;&#160;</a></span>PWM_CH3_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaabb24994a2c34e1c9f4efa73c9827c3" name="aaabb24994a2c34e1c9f4efa73c9827c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaabb24994a2c34e1c9f4efa73c9827c3">&#9670;&#160;</a></span>PWM_CH3_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a098834a2dce28652ce8f65a5dfcbcc0c" name="a098834a2dce28652ce8f65a5dfcbcc0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a098834a2dce28652ce8f65a5dfcbcc0c">&#9670;&#160;</a></span>PWM_CH3_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24006b9ee5708dfb96dc9de72b5e1523" name="a24006b9ee5708dfb96dc9de72b5e1523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24006b9ee5708dfb96dc9de72b5e1523">&#9670;&#160;</a></span>PWM_CH3_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a051aef22cb428394b237be20c90412a1" name="a051aef22cb428394b237be20c90412a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a051aef22cb428394b237be20c90412a1">&#9670;&#160;</a></span>PWM_CH3_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af22b8246a41ec5b65a863ff89e61a12a" name="af22b8246a41ec5b65a863ff89e61a12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af22b8246a41ec5b65a863ff89e61a12a">&#9670;&#160;</a></span>PWM_CH3_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bce4a8d87ae33317294136d3effb00a" name="a2bce4a8d87ae33317294136d3effb00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bce4a8d87ae33317294136d3effb00a">&#9670;&#160;</a></span>PWM_CH3_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c249b4d70600fb2aff7f454a748443f" name="a1c249b4d70600fb2aff7f454a748443f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c249b4d70600fb2aff7f454a748443f">&#9670;&#160;</a></span>PWM_CH3_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebaf7fa59876b49dc80b13877d555842" name="aebaf7fa59876b49dc80b13877d555842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebaf7fa59876b49dc80b13877d555842">&#9670;&#160;</a></span>PWM_CH3_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54759ffd7faa4c2c7750548f9a19461f" name="a54759ffd7faa4c2c7750548f9a19461f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54759ffd7faa4c2c7750548f9a19461f">&#9670;&#160;</a></span>PWM_CH3_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab7defe583f2fb202db8d28cb3a0f8e7" name="aab7defe583f2fb202db8d28cb3a0f8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab7defe583f2fb202db8d28cb3a0f8e7">&#9670;&#160;</a></span>PWM_CH3_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa16db3879ceaca3a68de65b90a86e804" name="aa16db3879ceaca3a68de65b90a86e804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa16db3879ceaca3a68de65b90a86e804">&#9670;&#160;</a></span>PWM_CH3_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d47d4c98386a581b36a7075f92d5e92" name="a5d47d4c98386a581b36a7075f92d5e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d47d4c98386a581b36a7075f92d5e92">&#9670;&#160;</a></span>PWM_CH3_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2478e60655fe8238e66c6c64670ffee" name="ae2478e60655fe8238e66c6c64670ffee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2478e60655fe8238e66c6c64670ffee">&#9670;&#160;</a></span>PWM_CH3_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84ce69a729cc2bdafa35db2ba2232b7c" name="a84ce69a729cc2bdafa35db2ba2232b7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ce69a729cc2bdafa35db2ba2232b7c">&#9670;&#160;</a></span>PWM_CH3_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17db85fed46ccc4fd2872bcfbf657833" name="a17db85fed46ccc4fd2872bcfbf657833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17db85fed46ccc4fd2872bcfbf657833">&#9670;&#160;</a></span>PWM_CH3_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a138b0ffb56bddbae67695d4f4f1cec1d" name="a138b0ffb56bddbae67695d4f4f1cec1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138b0ffb56bddbae67695d4f4f1cec1d">&#9670;&#160;</a></span>PWM_CH3_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad30097fbe2bcfb7603ab0064eaafc72a" name="ad30097fbe2bcfb7603ab0064eaafc72a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad30097fbe2bcfb7603ab0064eaafc72a">&#9670;&#160;</a></span>PWM_CH3_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd7449da81a6f9feef9fee780095092c" name="afd7449da81a6f9feef9fee780095092c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd7449da81a6f9feef9fee780095092c">&#9670;&#160;</a></span>PWM_CH3_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a525cbe5f0a73973722489a7089ceb011" name="a525cbe5f0a73973722489a7089ceb011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a525cbe5f0a73973722489a7089ceb011">&#9670;&#160;</a></span>PWM_CH3_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac00a34787c0dcbbbe4fb81239a161026" name="ac00a34787c0dcbbbe4fb81239a161026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00a34787c0dcbbbe4fb81239a161026">&#9670;&#160;</a></span>PWM_CH3_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34fb6a7ac7f2d808806c26193567aa3f" name="a34fb6a7ac7f2d808806c26193567aa3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34fb6a7ac7f2d808806c26193567aa3f">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a146003062da777acda69dff4ff74ed87" name="a146003062da777acda69dff4ff74ed87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a146003062da777acda69dff4ff74ed87">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae834f0bd74114a635196c1758e0ac638" name="ae834f0bd74114a635196c1758e0ac638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae834f0bd74114a635196c1758e0ac638">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98290257e76fb3ff32cc1cda3278c0c6" name="a98290257e76fb3ff32cc1cda3278c0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98290257e76fb3ff32cc1cda3278c0c6">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0b83282630c6721798d4766ef4a4455" name="ac0b83282630c6721798d4766ef4a4455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0b83282630c6721798d4766ef4a4455">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9aa3b0f7a9bfc6a09a6300e9a636a85" name="ac9aa3b0f7a9bfc6a09a6300e9a636a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9aa3b0f7a9bfc6a09a6300e9a636a85">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af02958d323acf10bff32b4479f48255d" name="af02958d323acf10bff32b4479f48255d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af02958d323acf10bff32b4479f48255d">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d6c1049c8aead118a6771d6b7a978ff" name="a0d6c1049c8aead118a6771d6b7a978ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d6c1049c8aead118a6771d6b7a978ff">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2574bed82aed678ffe27b188d82fab0e" name="a2574bed82aed678ffe27b188d82fab0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2574bed82aed678ffe27b188d82fab0e">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32ed7067175bd79de88f0f60508c803d" name="a32ed7067175bd79de88f0f60508c803d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32ed7067175bd79de88f0f60508c803d">&#9670;&#160;</a></span>PWM_CH3_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31ebc62462a4a9e75b3a52787778e3d6" name="a31ebc62462a4a9e75b3a52787778e3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31ebc62462a4a9e75b3a52787778e3d6">&#9670;&#160;</a></span>PWM_CH3_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7418beb31d5536e1ed4638f81f40c86d" name="a7418beb31d5536e1ed4638f81f40c86d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7418beb31d5536e1ed4638f81f40c86d">&#9670;&#160;</a></span>PWM_CH3_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69c29d7f0832a1a3b2ba845a8e913b9a" name="a69c29d7f0832a1a3b2ba845a8e913b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69c29d7f0832a1a3b2ba845a8e913b9a">&#9670;&#160;</a></span>PWM_CH3_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa897c9504c9c97e53b140d6c1373f319" name="aa897c9504c9c97e53b140d6c1373f319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa897c9504c9c97e53b140d6c1373f319">&#9670;&#160;</a></span>PWM_CH3_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6f8c8f5c23f9e541c3d094b4e83a787" name="ad6f8c8f5c23f9e541c3d094b4e83a787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f8c8f5c23f9e541c3d094b4e83a787">&#9670;&#160;</a></span>PWM_CH3_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed6dcc0110229c702f8e38c1a9159607" name="aed6dcc0110229c702f8e38c1a9159607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed6dcc0110229c702f8e38c1a9159607">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a717076e048cd3c773dd1378b9f869b78" name="a717076e048cd3c773dd1378b9f869b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a717076e048cd3c773dd1378b9f869b78">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdc59fe142179129b3a6f0b451e767d7" name="afdc59fe142179129b3a6f0b451e767d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdc59fe142179129b3a6f0b451e767d7">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8882b720f568cca63bee3d4c1ca96a60" name="a8882b720f568cca63bee3d4c1ca96a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8882b720f568cca63bee3d4c1ca96a60">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8256d0496edf8d70392f5535ed2bd0df" name="a8256d0496edf8d70392f5535ed2bd0df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8256d0496edf8d70392f5535ed2bd0df">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a484eb38f3266fb8f2ace30f7b44982ea" name="a484eb38f3266fb8f2ace30f7b44982ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a484eb38f3266fb8f2ace30f7b44982ea">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc5dd8572a5cf689ef612b6b530c521b" name="afc5dd8572a5cf689ef612b6b530c521b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc5dd8572a5cf689ef612b6b530c521b">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba10834ffc52e9976a101639c075698f" name="aba10834ffc52e9976a101639c075698f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba10834ffc52e9976a101639c075698f">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e89a07939d9dd6ad0de0eaae1121a09" name="a9e89a07939d9dd6ad0de0eaae1121a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e89a07939d9dd6ad0de0eaae1121a09">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac5eac9511092ab47dc5efefc62f6788" name="aac5eac9511092ab47dc5efefc62f6788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac5eac9511092ab47dc5efefc62f6788">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83f594f6db2c991a56a02cb83844d38d" name="a83f594f6db2c991a56a02cb83844d38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83f594f6db2c991a56a02cb83844d38d">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a151dff91d83cb135bbd4c741244f9e51" name="a151dff91d83cb135bbd4c741244f9e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151dff91d83cb135bbd4c741244f9e51">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea5036f46d849faf50de72fa8da81ff8" name="aea5036f46d849faf50de72fa8da81ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea5036f46d849faf50de72fa8da81ff8">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b8451a1189b280fae463d3cfd1af36e" name="a6b8451a1189b280fae463d3cfd1af36e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b8451a1189b280fae463d3cfd1af36e">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2d887d8ad7f27e4c675759eeb924848" name="ac2d887d8ad7f27e4c675759eeb924848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d887d8ad7f27e4c675759eeb924848">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7fb96b9cc41ade03b922e887ade2915" name="ab7fb96b9cc41ade03b922e887ade2915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7fb96b9cc41ade03b922e887ade2915">&#9670;&#160;</a></span>PWM_CH3_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dbb12a8ab94fe244b1dc4d478382831" name="a4dbb12a8ab94fe244b1dc4d478382831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dbb12a8ab94fe244b1dc4d478382831">&#9670;&#160;</a></span>PWM_CH3_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ac23de666303c1efdc88a8a8caf37ca" name="a4ac23de666303c1efdc88a8a8caf37ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac23de666303c1efdc88a8a8caf37ca">&#9670;&#160;</a></span>PWM_CH3_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07a63b7f71728eb330d31ef13d87406d" name="a07a63b7f71728eb330d31ef13d87406d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07a63b7f71728eb330d31ef13d87406d">&#9670;&#160;</a></span>PWM_CH3_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81876ea182ebbbcdbc2eeaee41317b63" name="a81876ea182ebbbcdbc2eeaee41317b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81876ea182ebbbcdbc2eeaee41317b63">&#9670;&#160;</a></span>PWM_CH3_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c12364337263889e62e9207ff467e27" name="a3c12364337263889e62e9207ff467e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c12364337263889e62e9207ff467e27">&#9670;&#160;</a></span>PWM_CH3_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92e93ca8c38476ca33a52bfdf7b079c2" name="a92e93ca8c38476ca33a52bfdf7b079c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92e93ca8c38476ca33a52bfdf7b079c2">&#9670;&#160;</a></span>PWM_CH3_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a869f02df838c8723754bdbb52ac8bac9" name="a869f02df838c8723754bdbb52ac8bac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a869f02df838c8723754bdbb52ac8bac9">&#9670;&#160;</a></span>PWM_CH3_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bbea6e222b9b04417719b365d8e2e6c" name="a1bbea6e222b9b04417719b365d8e2e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bbea6e222b9b04417719b365d8e2e6c">&#9670;&#160;</a></span>PWM_CH3_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d66c23294273a7c79ad033cbfcae0bd" name="a5d66c23294273a7c79ad033cbfcae0bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d66c23294273a7c79ad033cbfcae0bd">&#9670;&#160;</a></span>PWM_CH3_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbf39e70bd52d09f63704196a1681ab5" name="afbf39e70bd52d09f63704196a1681ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbf39e70bd52d09f63704196a1681ab5">&#9670;&#160;</a></span>PWM_CH3_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aa9fd9d844da822287ebfab44e587bf" name="a7aa9fd9d844da822287ebfab44e587bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa9fd9d844da822287ebfab44e587bf">&#9670;&#160;</a></span>PWM_CH3_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90ee5cd4cf5cc2ad583cb997c544673b" name="a90ee5cd4cf5cc2ad583cb997c544673b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ee5cd4cf5cc2ad583cb997c544673b">&#9670;&#160;</a></span>PWM_CH3_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a273cce77e5a8e7c6cd55de6aa90059" name="a2a273cce77e5a8e7c6cd55de6aa90059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a273cce77e5a8e7c6cd55de6aa90059">&#9670;&#160;</a></span>PWM_CH3_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace04084276920262e798b54297f8e506" name="ace04084276920262e798b54297f8e506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace04084276920262e798b54297f8e506">&#9670;&#160;</a></span>PWM_CH3_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a925673330c7e5725f8ad36f97680e8e5" name="a925673330c7e5725f8ad36f97680e8e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a925673330c7e5725f8ad36f97680e8e5">&#9670;&#160;</a></span>PWM_CH3_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada87237eecc773e4498cd7090a9e16fa" name="ada87237eecc773e4498cd7090a9e16fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada87237eecc773e4498cd7090a9e16fa">&#9670;&#160;</a></span>PWM_CH3_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad140cba0c2d19d0f9576e6595a6f9ccd" name="ad140cba0c2d19d0f9576e6595a6f9ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad140cba0c2d19d0f9576e6595a6f9ccd">&#9670;&#160;</a></span>PWM_CH3_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accbf6387abc323ec049d7dfffd8fcc2b" name="accbf6387abc323ec049d7dfffd8fcc2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accbf6387abc323ec049d7dfffd8fcc2b">&#9670;&#160;</a></span>PWM_CH3_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac02a2505b88942ce51840aed262f06f9" name="ac02a2505b88942ce51840aed262f06f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac02a2505b88942ce51840aed262f06f9">&#9670;&#160;</a></span>PWM_CH3_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c472d2d9577d621fa9ae26dec6a7adf" name="a4c472d2d9577d621fa9ae26dec6a7adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c472d2d9577d621fa9ae26dec6a7adf">&#9670;&#160;</a></span>PWM_CH3_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae31607b2c4f5ef9b2fd27f899809fdc8" name="ae31607b2c4f5ef9b2fd27f899809fdc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae31607b2c4f5ef9b2fd27f899809fdc8">&#9670;&#160;</a></span>PWM_CH3_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6f30531e7c7aaefd18d303910339f55" name="ae6f30531e7c7aaefd18d303910339f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f30531e7c7aaefd18d303910339f55">&#9670;&#160;</a></span>PWM_CH3_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bf83eeaba5b2c09218a232e304ee925" name="a8bf83eeaba5b2c09218a232e304ee925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf83eeaba5b2c09218a232e304ee925">&#9670;&#160;</a></span>PWM_CH3_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ec6d6088b4ae83fd38608ba2c4f68f5" name="a1ec6d6088b4ae83fd38608ba2c4f68f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec6d6088b4ae83fd38608ba2c4f68f5">&#9670;&#160;</a></span>PWM_CH3_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000004c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6da9682e1c6b6536c7666264e21652f2" name="a6da9682e1c6b6536c7666264e21652f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6da9682e1c6b6536c7666264e21652f2">&#9670;&#160;</a></span>PWM_CH3_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac29ff9893d56a25e3aa0a9d150385886" name="ac29ff9893d56a25e3aa0a9d150385886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac29ff9893d56a25e3aa0a9d150385886">&#9670;&#160;</a></span>PWM_CH4_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefa93a5523191a374ff0818ab87f35b3" name="aefa93a5523191a374ff0818ab87f35b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa93a5523191a374ff0818ab87f35b3">&#9670;&#160;</a></span>PWM_CH4_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf0cc38cf5e79b4b052495de3f944949" name="abf0cc38cf5e79b4b052495de3f944949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf0cc38cf5e79b4b052495de3f944949">&#9670;&#160;</a></span>PWM_CH4_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d762a327fd82115452b6758badf5e9d" name="a4d762a327fd82115452b6758badf5e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d762a327fd82115452b6758badf5e9d">&#9670;&#160;</a></span>PWM_CH4_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69fd50516916a03ae98f19e73c806ce5" name="a69fd50516916a03ae98f19e73c806ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69fd50516916a03ae98f19e73c806ce5">&#9670;&#160;</a></span>PWM_CH4_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35679cd456bef5fa6d144e8a90eedd63" name="a35679cd456bef5fa6d144e8a90eedd63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35679cd456bef5fa6d144e8a90eedd63">&#9670;&#160;</a></span>PWM_CH4_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a179da6623c25d8a3d23435c02df76410" name="a179da6623c25d8a3d23435c02df76410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a179da6623c25d8a3d23435c02df76410">&#9670;&#160;</a></span>PWM_CH4_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6a17f94dfec3f06d4a8d0a0faeda40f" name="aa6a17f94dfec3f06d4a8d0a0faeda40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a17f94dfec3f06d4a8d0a0faeda40f">&#9670;&#160;</a></span>PWM_CH4_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a323a37c7974ade06b44898a1f8658803" name="a323a37c7974ade06b44898a1f8658803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323a37c7974ade06b44898a1f8658803">&#9670;&#160;</a></span>PWM_CH4_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e12f197c2a700a1eab01bf81ae1588b" name="a8e12f197c2a700a1eab01bf81ae1588b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e12f197c2a700a1eab01bf81ae1588b">&#9670;&#160;</a></span>PWM_CH4_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e8948a808d8d48d8685d550cccc461d" name="a3e8948a808d8d48d8685d550cccc461d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8948a808d8d48d8685d550cccc461d">&#9670;&#160;</a></span>PWM_CH4_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e71f5d562e8cfe6e24045c26dfdca56" name="a4e71f5d562e8cfe6e24045c26dfdca56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e71f5d562e8cfe6e24045c26dfdca56">&#9670;&#160;</a></span>PWM_CH4_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a425b661d50b9061cbdf38611e84f56c5" name="a425b661d50b9061cbdf38611e84f56c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a425b661d50b9061cbdf38611e84f56c5">&#9670;&#160;</a></span>PWM_CH4_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca2e6625dd10612654a8ae4cc5ca9815" name="aca2e6625dd10612654a8ae4cc5ca9815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca2e6625dd10612654a8ae4cc5ca9815">&#9670;&#160;</a></span>PWM_CH4_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a064b23835ec83c8927568d8a8ff2d816" name="a064b23835ec83c8927568d8a8ff2d816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a064b23835ec83c8927568d8a8ff2d816">&#9670;&#160;</a></span>PWM_CH4_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace6ad6c8285afc635e29e336adda720d" name="ace6ad6c8285afc635e29e336adda720d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace6ad6c8285afc635e29e336adda720d">&#9670;&#160;</a></span>PWM_CH4_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1a192adf950eb015e057800844754fd" name="ae1a192adf950eb015e057800844754fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a192adf950eb015e057800844754fd">&#9670;&#160;</a></span>PWM_CH4_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab06da7eb370e902d07b1579201feb52f" name="ab06da7eb370e902d07b1579201feb52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06da7eb370e902d07b1579201feb52f">&#9670;&#160;</a></span>PWM_CH4_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac739cea03f784aab18632a74a7050b37" name="ac739cea03f784aab18632a74a7050b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac739cea03f784aab18632a74a7050b37">&#9670;&#160;</a></span>PWM_CH4_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a171b306f5f299a6c3fe75e800d83582e" name="a171b306f5f299a6c3fe75e800d83582e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a171b306f5f299a6c3fe75e800d83582e">&#9670;&#160;</a></span>PWM_CH4_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e8f57f6850da4d4d9a1b514e3111c66" name="a2e8f57f6850da4d4d9a1b514e3111c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e8f57f6850da4d4d9a1b514e3111c66">&#9670;&#160;</a></span>PWM_CH4_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbfbc5daee75914b20b183bcad98fbf8" name="abbfbc5daee75914b20b183bcad98fbf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbfbc5daee75914b20b183bcad98fbf8">&#9670;&#160;</a></span>PWM_CH4_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72308e62e5ece2abd86cb116a651b870" name="a72308e62e5ece2abd86cb116a651b870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72308e62e5ece2abd86cb116a651b870">&#9670;&#160;</a></span>PWM_CH4_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6c5260d1d87fa08ebc5fe9dad28beb7" name="aa6c5260d1d87fa08ebc5fe9dad28beb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6c5260d1d87fa08ebc5fe9dad28beb7">&#9670;&#160;</a></span>PWM_CH4_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9ffc58885d43e0076fb53bdf36c969e" name="ac9ffc58885d43e0076fb53bdf36c969e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ffc58885d43e0076fb53bdf36c969e">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95b24c4317fc4d23c9bd93f8c9a39176" name="a95b24c4317fc4d23c9bd93f8c9a39176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b24c4317fc4d23c9bd93f8c9a39176">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6dbac6dcb9035a7edb807e98b51f414" name="ad6dbac6dcb9035a7edb807e98b51f414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6dbac6dcb9035a7edb807e98b51f414">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c14d8d9ebfec9da98e5fbf00a0bb5cc" name="a9c14d8d9ebfec9da98e5fbf00a0bb5cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c14d8d9ebfec9da98e5fbf00a0bb5cc">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3d5eac6e434698cc5d3b2e0362bb9ba" name="ab3d5eac6e434698cc5d3b2e0362bb9ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d5eac6e434698cc5d3b2e0362bb9ba">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6efe0e3ea5a1e35e1a2ddbc51fdbdcf8" name="a6efe0e3ea5a1e35e1a2ddbc51fdbdcf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6efe0e3ea5a1e35e1a2ddbc51fdbdcf8">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeecd0b044e1e3fae293e4533e4741efe" name="aeecd0b044e1e3fae293e4533e4741efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeecd0b044e1e3fae293e4533e4741efe">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab03768cb449615c3a40f34d7c974999a" name="ab03768cb449615c3a40f34d7c974999a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab03768cb449615c3a40f34d7c974999a">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc1b9847c30ecc3f68f7a2630d594385" name="acc1b9847c30ecc3f68f7a2630d594385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc1b9847c30ecc3f68f7a2630d594385">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f78b4ddf5013c1b0784a3f96243880c" name="a7f78b4ddf5013c1b0784a3f96243880c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f78b4ddf5013c1b0784a3f96243880c">&#9670;&#160;</a></span>PWM_CH4_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e0b68973697395654590a813a0a2f09" name="a3e0b68973697395654590a813a0a2f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e0b68973697395654590a813a0a2f09">&#9670;&#160;</a></span>PWM_CH4_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a833be7a0d0bc98cb910d71f9fb18dd19" name="a833be7a0d0bc98cb910d71f9fb18dd19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a833be7a0d0bc98cb910d71f9fb18dd19">&#9670;&#160;</a></span>PWM_CH4_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5884d6ebeaa3b08a7c54bff9e9b0a946" name="a5884d6ebeaa3b08a7c54bff9e9b0a946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5884d6ebeaa3b08a7c54bff9e9b0a946">&#9670;&#160;</a></span>PWM_CH4_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaeb09e35da9531f603af5d5e83c6fc5e" name="aaeb09e35da9531f603af5d5e83c6fc5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb09e35da9531f603af5d5e83c6fc5e">&#9670;&#160;</a></span>PWM_CH4_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e8dc2e21cb1764ce9962b6e7b2bb4ac" name="a1e8dc2e21cb1764ce9962b6e7b2bb4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e8dc2e21cb1764ce9962b6e7b2bb4ac">&#9670;&#160;</a></span>PWM_CH4_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000050)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e58cf85df06d77853402d21fa610008" name="a3e58cf85df06d77853402d21fa610008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e58cf85df06d77853402d21fa610008">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a2028d1d4152c13453409656de0ac65" name="a4a2028d1d4152c13453409656de0ac65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a2028d1d4152c13453409656de0ac65">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7722b762df53c5dee4430fc0bba6702a" name="a7722b762df53c5dee4430fc0bba6702a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7722b762df53c5dee4430fc0bba6702a">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1c271db2326ff02a3ab7c9226fa8e72" name="ad1c271db2326ff02a3ab7c9226fa8e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c271db2326ff02a3ab7c9226fa8e72">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85857607922738b58098da9977f3bf28" name="a85857607922738b58098da9977f3bf28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85857607922738b58098da9977f3bf28">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68cdffa4182863b781b53527a97343f0" name="a68cdffa4182863b781b53527a97343f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68cdffa4182863b781b53527a97343f0">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf6b09416a4802c3a1f73b77f25a522a" name="adf6b09416a4802c3a1f73b77f25a522a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6b09416a4802c3a1f73b77f25a522a">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4ef73c8c76614ad4d6228081b488ed7" name="ab4ef73c8c76614ad4d6228081b488ed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ef73c8c76614ad4d6228081b488ed7">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9288dd523b42ecbc7f4083e15de47ca" name="af9288dd523b42ecbc7f4083e15de47ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9288dd523b42ecbc7f4083e15de47ca">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fa14ecd507a9043a048e7c39d1ddf60" name="a9fa14ecd507a9043a048e7c39d1ddf60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fa14ecd507a9043a048e7c39d1ddf60">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1b06f9f4be2ebbb26d9a335bf6bff0d" name="aa1b06f9f4be2ebbb26d9a335bf6bff0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b06f9f4be2ebbb26d9a335bf6bff0d">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c53475fe20bb33e8587133696620896" name="a0c53475fe20bb33e8587133696620896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c53475fe20bb33e8587133696620896">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b409cc4448459f0247cb2b218beb0bf" name="a4b409cc4448459f0247cb2b218beb0bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b409cc4448459f0247cb2b218beb0bf">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79c96b9d5a837e9f6d48728114009cb7" name="a79c96b9d5a837e9f6d48728114009cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c96b9d5a837e9f6d48728114009cb7">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9099be794753ef2ffcee7f6bc397c6bc" name="a9099be794753ef2ffcee7f6bc397c6bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9099be794753ef2ffcee7f6bc397c6bc">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a815b5ae267f9bae962f634c82063265c" name="a815b5ae267f9bae962f634c82063265c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815b5ae267f9bae962f634c82063265c">&#9670;&#160;</a></span>PWM_CH4_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5796d828908d4815fa8ba54d4286860" name="af5796d828908d4815fa8ba54d4286860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5796d828908d4815fa8ba54d4286860">&#9670;&#160;</a></span>PWM_CH4_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8ff7709c6c161137d762af99809ee12" name="af8ff7709c6c161137d762af99809ee12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ff7709c6c161137d762af99809ee12">&#9670;&#160;</a></span>PWM_CH4_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada33162efe1eccd7f6e531eb534c26ea" name="ada33162efe1eccd7f6e531eb534c26ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada33162efe1eccd7f6e531eb534c26ea">&#9670;&#160;</a></span>PWM_CH4_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f8e4752b5be358db4f215efe7a28997" name="a4f8e4752b5be358db4f215efe7a28997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8e4752b5be358db4f215efe7a28997">&#9670;&#160;</a></span>PWM_CH4_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f494ddef49eddb564e548cd2778a948" name="a1f494ddef49eddb564e548cd2778a948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f494ddef49eddb564e548cd2778a948">&#9670;&#160;</a></span>PWM_CH4_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000058)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b0ebe79b4ee6b7762805ad0fdddf87c" name="a5b0ebe79b4ee6b7762805ad0fdddf87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b0ebe79b4ee6b7762805ad0fdddf87c">&#9670;&#160;</a></span>PWM_CH4_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2091023324a2b80cdef368b41b969def" name="a2091023324a2b80cdef368b41b969def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2091023324a2b80cdef368b41b969def">&#9670;&#160;</a></span>PWM_CH4_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf9bbec64b56f8780db22ab32bbf6b3b" name="aaf9bbec64b56f8780db22ab32bbf6b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf9bbec64b56f8780db22ab32bbf6b3b">&#9670;&#160;</a></span>PWM_CH4_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f76cfd8d6bca5a89225595a64370de7" name="a4f76cfd8d6bca5a89225595a64370de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f76cfd8d6bca5a89225595a64370de7">&#9670;&#160;</a></span>PWM_CH4_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0f53c6e468961017612ebbd208fcc6f" name="aa0f53c6e468961017612ebbd208fcc6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0f53c6e468961017612ebbd208fcc6f">&#9670;&#160;</a></span>PWM_CH4_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f93fc9e74dbb45a48dedb3fd5c9300b" name="a4f93fc9e74dbb45a48dedb3fd5c9300b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f93fc9e74dbb45a48dedb3fd5c9300b">&#9670;&#160;</a></span>PWM_CH4_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a638f99018ad55acec02ae00a29919044" name="a638f99018ad55acec02ae00a29919044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a638f99018ad55acec02ae00a29919044">&#9670;&#160;</a></span>PWM_CH4_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62d666f5dc8e0cb353ba747a1b06184c" name="a62d666f5dc8e0cb353ba747a1b06184c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62d666f5dc8e0cb353ba747a1b06184c">&#9670;&#160;</a></span>PWM_CH4_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60b7bc09231951381f608f49f8a4bdf2" name="a60b7bc09231951381f608f49f8a4bdf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b7bc09231951381f608f49f8a4bdf2">&#9670;&#160;</a></span>PWM_CH4_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a979bda344b48a219a14b00ca6a8f16a3" name="a979bda344b48a219a14b00ca6a8f16a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a979bda344b48a219a14b00ca6a8f16a3">&#9670;&#160;</a></span>PWM_CH4_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ab9795c044a99d658cc628e19b6dd0a" name="a0ab9795c044a99d658cc628e19b6dd0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ab9795c044a99d658cc628e19b6dd0a">&#9670;&#160;</a></span>PWM_CH4_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61eb4277506083eeeaba2df65ffe08da" name="a61eb4277506083eeeaba2df65ffe08da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61eb4277506083eeeaba2df65ffe08da">&#9670;&#160;</a></span>PWM_CH4_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd02d53d372cfa4bc8738b105e62404b" name="afd02d53d372cfa4bc8738b105e62404b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd02d53d372cfa4bc8738b105e62404b">&#9670;&#160;</a></span>PWM_CH4_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000054)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4a9a5f75522e2f2cbfc5458f17ac724" name="ab4a9a5f75522e2f2cbfc5458f17ac724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4a9a5f75522e2f2cbfc5458f17ac724">&#9670;&#160;</a></span>PWM_CH4_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf1e90596e62dd096fc5a3b0efe5aa70" name="acf1e90596e62dd096fc5a3b0efe5aa70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf1e90596e62dd096fc5a3b0efe5aa70">&#9670;&#160;</a></span>PWM_CH4_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b745ca07b56037852c0391a357e9f89" name="a7b745ca07b56037852c0391a357e9f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b745ca07b56037852c0391a357e9f89">&#9670;&#160;</a></span>PWM_CH4_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfbf8068f6da2e26f1639e1638273c35" name="acfbf8068f6da2e26f1639e1638273c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfbf8068f6da2e26f1639e1638273c35">&#9670;&#160;</a></span>PWM_CH4_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ee29ec64c2908c2693c4fa39d1d68cd" name="a1ee29ec64c2908c2693c4fa39d1d68cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ee29ec64c2908c2693c4fa39d1d68cd">&#9670;&#160;</a></span>PWM_CH4_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a082519db1b4d30bd47f055f28e8af5ad" name="a082519db1b4d30bd47f055f28e8af5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082519db1b4d30bd47f055f28e8af5ad">&#9670;&#160;</a></span>PWM_CH4_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45bdc10a585d1d479c64472c2283f758" name="a45bdc10a585d1d479c64472c2283f758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45bdc10a585d1d479c64472c2283f758">&#9670;&#160;</a></span>PWM_CH4_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9488a44efb778f40ede19b8ebbbe5416" name="a9488a44efb778f40ede19b8ebbbe5416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9488a44efb778f40ede19b8ebbbe5416">&#9670;&#160;</a></span>PWM_CH5_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1cc7dffc5b204591ad99cbb28e1deff" name="af1cc7dffc5b204591ad99cbb28e1deff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1cc7dffc5b204591ad99cbb28e1deff">&#9670;&#160;</a></span>PWM_CH5_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9593c3ccb6f474e67115c63cab7b1a1e" name="a9593c3ccb6f474e67115c63cab7b1a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9593c3ccb6f474e67115c63cab7b1a1e">&#9670;&#160;</a></span>PWM_CH5_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6325372f78a092842ffc59046f7dc768" name="a6325372f78a092842ffc59046f7dc768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6325372f78a092842ffc59046f7dc768">&#9670;&#160;</a></span>PWM_CH5_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e93af5c7414a38b81e86ca602d0b5a2" name="a7e93af5c7414a38b81e86ca602d0b5a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e93af5c7414a38b81e86ca602d0b5a2">&#9670;&#160;</a></span>PWM_CH5_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c897e9300e6d67a5fb6788c9b9c23f2" name="a9c897e9300e6d67a5fb6788c9b9c23f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c897e9300e6d67a5fb6788c9b9c23f2">&#9670;&#160;</a></span>PWM_CH5_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b8aa6110058136c99f5e6bb39e2e0e7" name="a9b8aa6110058136c99f5e6bb39e2e0e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8aa6110058136c99f5e6bb39e2e0e7">&#9670;&#160;</a></span>PWM_CH5_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0723f51832d94f1fc217bcef9d1f9c3" name="ae0723f51832d94f1fc217bcef9d1f9c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0723f51832d94f1fc217bcef9d1f9c3">&#9670;&#160;</a></span>PWM_CH5_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cdf29667cbb9d4c7a0d8e0a0d7859fb" name="a0cdf29667cbb9d4c7a0d8e0a0d7859fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cdf29667cbb9d4c7a0d8e0a0d7859fb">&#9670;&#160;</a></span>PWM_CH5_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ee08e567dc68ced4def38278cb49000" name="a7ee08e567dc68ced4def38278cb49000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ee08e567dc68ced4def38278cb49000">&#9670;&#160;</a></span>PWM_CH5_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab89e503262c4503226db41274f4fa1b9" name="ab89e503262c4503226db41274f4fa1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab89e503262c4503226db41274f4fa1b9">&#9670;&#160;</a></span>PWM_CH5_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e7b2adea92748fb710980f3acd31258" name="a1e7b2adea92748fb710980f3acd31258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e7b2adea92748fb710980f3acd31258">&#9670;&#160;</a></span>PWM_CH5_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b809d306e6f5cb3b59d28da4b7ed838" name="a0b809d306e6f5cb3b59d28da4b7ed838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b809d306e6f5cb3b59d28da4b7ed838">&#9670;&#160;</a></span>PWM_CH5_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc1897c5a5dce8c93c9b09e1e0e19bd" name="accc1897c5a5dce8c93c9b09e1e0e19bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc1897c5a5dce8c93c9b09e1e0e19bd">&#9670;&#160;</a></span>PWM_CH5_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16382d1cecf8533c1e1cd6cfada61e70" name="a16382d1cecf8533c1e1cd6cfada61e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16382d1cecf8533c1e1cd6cfada61e70">&#9670;&#160;</a></span>PWM_CH5_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c52c2b771748a49c6601c8005769878" name="a5c52c2b771748a49c6601c8005769878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c52c2b771748a49c6601c8005769878">&#9670;&#160;</a></span>PWM_CH5_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a920bb23c445479dc228311a4bea7d9c7" name="a920bb23c445479dc228311a4bea7d9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a920bb23c445479dc228311a4bea7d9c7">&#9670;&#160;</a></span>PWM_CH5_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9e3b815ed36e0a36932b3d85963d0ea" name="ae9e3b815ed36e0a36932b3d85963d0ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9e3b815ed36e0a36932b3d85963d0ea">&#9670;&#160;</a></span>PWM_CH5_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5fb92fb87c072d8b4b4b76bbd468947" name="ae5fb92fb87c072d8b4b4b76bbd468947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5fb92fb87c072d8b4b4b76bbd468947">&#9670;&#160;</a></span>PWM_CH5_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d9616f93215fd465763419fba04d325" name="a4d9616f93215fd465763419fba04d325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d9616f93215fd465763419fba04d325">&#9670;&#160;</a></span>PWM_CH5_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba1c20f691cad57e7ce3c431b965dd94" name="aba1c20f691cad57e7ce3c431b965dd94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba1c20f691cad57e7ce3c431b965dd94">&#9670;&#160;</a></span>PWM_CH5_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99a33ec2729da19d39f73e6886d33e96" name="a99a33ec2729da19d39f73e6886d33e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99a33ec2729da19d39f73e6886d33e96">&#9670;&#160;</a></span>PWM_CH5_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe3a0d4f9a3a1d9d60d3ea1458b75b1a" name="afe3a0d4f9a3a1d9d60d3ea1458b75b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe3a0d4f9a3a1d9d60d3ea1458b75b1a">&#9670;&#160;</a></span>PWM_CH5_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa27255b2bac4a2182fec03e79a012ed6" name="aa27255b2bac4a2182fec03e79a012ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa27255b2bac4a2182fec03e79a012ed6">&#9670;&#160;</a></span>PWM_CH5_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15483381556efcd748ec70a4b140d8e5" name="a15483381556efcd748ec70a4b140d8e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15483381556efcd748ec70a4b140d8e5">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcfd00f593fe28310651c26b8613083a" name="afcfd00f593fe28310651c26b8613083a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcfd00f593fe28310651c26b8613083a">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2144dcec4ff959647aea00ea1c90ee2a" name="a2144dcec4ff959647aea00ea1c90ee2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2144dcec4ff959647aea00ea1c90ee2a">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a255abeca546b808facd002c048e05eab" name="a255abeca546b808facd002c048e05eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255abeca546b808facd002c048e05eab">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0121c10fa0b14d5d56de5e3398b5745b" name="a0121c10fa0b14d5d56de5e3398b5745b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0121c10fa0b14d5d56de5e3398b5745b">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2562565bb5a6a076a3ebddd7d267443a" name="a2562565bb5a6a076a3ebddd7d267443a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2562565bb5a6a076a3ebddd7d267443a">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76ddf8b2924116968739f546cc5be94b" name="a76ddf8b2924116968739f546cc5be94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ddf8b2924116968739f546cc5be94b">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4ca856a4131ab41f866396d3b7ff8c3" name="af4ca856a4131ab41f866396d3b7ff8c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4ca856a4131ab41f866396d3b7ff8c3">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2318b65ba0c550d97c2ff67eeb6f419" name="aa2318b65ba0c550d97c2ff67eeb6f419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2318b65ba0c550d97c2ff67eeb6f419">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bb67091896c3dd601611f028b9d5694" name="a3bb67091896c3dd601611f028b9d5694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bb67091896c3dd601611f028b9d5694">&#9670;&#160;</a></span>PWM_CH5_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a309f3b8d4739b7188b59a787b42dddee" name="a309f3b8d4739b7188b59a787b42dddee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a309f3b8d4739b7188b59a787b42dddee">&#9670;&#160;</a></span>PWM_CH5_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae38595cb8f0d8b98dbe8f9dd25aafcbd" name="ae38595cb8f0d8b98dbe8f9dd25aafcbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae38595cb8f0d8b98dbe8f9dd25aafcbd">&#9670;&#160;</a></span>PWM_CH5_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe45f94f940f36c9e5448460a70b83c2" name="abe45f94f940f36c9e5448460a70b83c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe45f94f940f36c9e5448460a70b83c2">&#9670;&#160;</a></span>PWM_CH5_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d55e9bfdf027fc819e8066b33f29a53" name="a1d55e9bfdf027fc819e8066b33f29a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d55e9bfdf027fc819e8066b33f29a53">&#9670;&#160;</a></span>PWM_CH5_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac295417ccf62bd0da3d2237ab24ffb9e" name="ac295417ccf62bd0da3d2237ab24ffb9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac295417ccf62bd0da3d2237ab24ffb9e">&#9670;&#160;</a></span>PWM_CH5_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000064)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d36fd4e6b9a738b97f2cfaf13d1f2e0" name="a5d36fd4e6b9a738b97f2cfaf13d1f2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d36fd4e6b9a738b97f2cfaf13d1f2e0">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91e94e3a976ee659f273e5eedc0d2153" name="a91e94e3a976ee659f273e5eedc0d2153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e94e3a976ee659f273e5eedc0d2153">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90bb5bd6f38f7a532d0f2393d7c62c6a" name="a90bb5bd6f38f7a532d0f2393d7c62c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90bb5bd6f38f7a532d0f2393d7c62c6a">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4faa6b19cc4b5fea0844053bc895e14" name="ac4faa6b19cc4b5fea0844053bc895e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4faa6b19cc4b5fea0844053bc895e14">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca8171a9c18153595fc2dfd2fc91afc5" name="aca8171a9c18153595fc2dfd2fc91afc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca8171a9c18153595fc2dfd2fc91afc5">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16fde561fb773873d5a9a09be24ecf1d" name="a16fde561fb773873d5a9a09be24ecf1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16fde561fb773873d5a9a09be24ecf1d">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2dc77d241230756d2a31330ae2cd601" name="ad2dc77d241230756d2a31330ae2cd601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2dc77d241230756d2a31330ae2cd601">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acba8df2b41b0bd82bbeec9f8736942c8" name="acba8df2b41b0bd82bbeec9f8736942c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba8df2b41b0bd82bbeec9f8736942c8">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc83c9818b4137fbaea6fead702614f4" name="afc83c9818b4137fbaea6fead702614f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc83c9818b4137fbaea6fead702614f4">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6efce600368a1625606585f6081709e" name="ac6efce600368a1625606585f6081709e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6efce600368a1625606585f6081709e">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23c0131d5ba7a4b2d2ee59b8f98fdc57" name="a23c0131d5ba7a4b2d2ee59b8f98fdc57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c0131d5ba7a4b2d2ee59b8f98fdc57">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fb797e141bc6fab5b576ad501149717" name="a6fb797e141bc6fab5b576ad501149717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb797e141bc6fab5b576ad501149717">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b10093c67005b06cb6574cb5cc9646e" name="a2b10093c67005b06cb6574cb5cc9646e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b10093c67005b06cb6574cb5cc9646e">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71ab207dd3206362f00bafde1aea01d7" name="a71ab207dd3206362f00bafde1aea01d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ab207dd3206362f00bafde1aea01d7">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29e1bc8f64343ee28ecf902996325208" name="a29e1bc8f64343ee28ecf902996325208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e1bc8f64343ee28ecf902996325208">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61c1a429d6cca23eb074b4bfcf05fc9d" name="a61c1a429d6cca23eb074b4bfcf05fc9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c1a429d6cca23eb074b4bfcf05fc9d">&#9670;&#160;</a></span>PWM_CH5_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d785216bf1a165eadccf1877db64fa2" name="a3d785216bf1a165eadccf1877db64fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d785216bf1a165eadccf1877db64fa2">&#9670;&#160;</a></span>PWM_CH5_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8b4c5da2883d102dcc2a8099c7275c6" name="af8b4c5da2883d102dcc2a8099c7275c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b4c5da2883d102dcc2a8099c7275c6">&#9670;&#160;</a></span>PWM_CH5_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0064d0556809fe013ed880a0dd137ba0" name="a0064d0556809fe013ed880a0dd137ba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0064d0556809fe013ed880a0dd137ba0">&#9670;&#160;</a></span>PWM_CH5_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79384a8139f72c21ae1cbc9602b72ccb" name="a79384a8139f72c21ae1cbc9602b72ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79384a8139f72c21ae1cbc9602b72ccb">&#9670;&#160;</a></span>PWM_CH5_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b214e71d85a503d13bbdf40b9f52102" name="a2b214e71d85a503d13bbdf40b9f52102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b214e71d85a503d13bbdf40b9f52102">&#9670;&#160;</a></span>PWM_CH5_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000006c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ad600ef1263b51b901b022ea0f7c07e" name="a9ad600ef1263b51b901b022ea0f7c07e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad600ef1263b51b901b022ea0f7c07e">&#9670;&#160;</a></span>PWM_CH5_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5024ae2a52b471bef106c7446aafa2c7" name="a5024ae2a52b471bef106c7446aafa2c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5024ae2a52b471bef106c7446aafa2c7">&#9670;&#160;</a></span>PWM_CH5_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85046d6e4be937b1de7965f9812a9688" name="a85046d6e4be937b1de7965f9812a9688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85046d6e4be937b1de7965f9812a9688">&#9670;&#160;</a></span>PWM_CH5_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a211d6bf7acaafa88b218b8fc43b281d4" name="a211d6bf7acaafa88b218b8fc43b281d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211d6bf7acaafa88b218b8fc43b281d4">&#9670;&#160;</a></span>PWM_CH5_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a545b7da026f5ea02f668b30fa5b88000" name="a545b7da026f5ea02f668b30fa5b88000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a545b7da026f5ea02f668b30fa5b88000">&#9670;&#160;</a></span>PWM_CH5_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8322132c8acc488428efccf133059984" name="a8322132c8acc488428efccf133059984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8322132c8acc488428efccf133059984">&#9670;&#160;</a></span>PWM_CH5_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3c8a36069847f4b6088f1940c89d02d" name="ae3c8a36069847f4b6088f1940c89d02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c8a36069847f4b6088f1940c89d02d">&#9670;&#160;</a></span>PWM_CH5_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4cda87bd79281992b7989c1d533db8e" name="aa4cda87bd79281992b7989c1d533db8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4cda87bd79281992b7989c1d533db8e">&#9670;&#160;</a></span>PWM_CH5_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac31202161a9434a1d459df1abe9a4e7a" name="ac31202161a9434a1d459df1abe9a4e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac31202161a9434a1d459df1abe9a4e7a">&#9670;&#160;</a></span>PWM_CH5_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeab6bf576258f33a608d3297ba6067f2" name="aeab6bf576258f33a608d3297ba6067f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeab6bf576258f33a608d3297ba6067f2">&#9670;&#160;</a></span>PWM_CH5_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab22ef3d6c525e68bfc9c6e3c9f9a52dd" name="ab22ef3d6c525e68bfc9c6e3c9f9a52dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22ef3d6c525e68bfc9c6e3c9f9a52dd">&#9670;&#160;</a></span>PWM_CH5_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac87d8e80fd0d673f2fda3b1a9dbc7832" name="ac87d8e80fd0d673f2fda3b1a9dbc7832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac87d8e80fd0d673f2fda3b1a9dbc7832">&#9670;&#160;</a></span>PWM_CH5_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acccff30aa0469e38bc5007d9d22ce47a" name="acccff30aa0469e38bc5007d9d22ce47a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acccff30aa0469e38bc5007d9d22ce47a">&#9670;&#160;</a></span>PWM_CH5_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000068)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10c6ae8e9de7de133b21283f10704e19" name="a10c6ae8e9de7de133b21283f10704e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10c6ae8e9de7de133b21283f10704e19">&#9670;&#160;</a></span>PWM_CH5_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade7a32359bdce69b0f729fcdbb78debe" name="ade7a32359bdce69b0f729fcdbb78debe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade7a32359bdce69b0f729fcdbb78debe">&#9670;&#160;</a></span>PWM_CH5_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07b1747c3bdd4bbef08bc557291bc11f" name="a07b1747c3bdd4bbef08bc557291bc11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07b1747c3bdd4bbef08bc557291bc11f">&#9670;&#160;</a></span>PWM_CH5_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a879bc8078665edad408bfd2453b91257" name="a879bc8078665edad408bfd2453b91257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a879bc8078665edad408bfd2453b91257">&#9670;&#160;</a></span>PWM_CH5_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeef91da31a3a86be604fa4775b315390" name="aeef91da31a3a86be604fa4775b315390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef91da31a3a86be604fa4775b315390">&#9670;&#160;</a></span>PWM_CH5_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd73a521693c58d8d22eea9b664081be" name="acd73a521693c58d8d22eea9b664081be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd73a521693c58d8d22eea9b664081be">&#9670;&#160;</a></span>PWM_CH5_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000074)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5715aa135d79c2b07198d8e1e0d57e74" name="a5715aa135d79c2b07198d8e1e0d57e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5715aa135d79c2b07198d8e1e0d57e74">&#9670;&#160;</a></span>PWM_CH5_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c0a3604fc8afb63a5e2243fdaff996a" name="a2c0a3604fc8afb63a5e2243fdaff996a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c0a3604fc8afb63a5e2243fdaff996a">&#9670;&#160;</a></span>PWM_CH6_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a013c8680bfd994d54f2eadec8009b650" name="a013c8680bfd994d54f2eadec8009b650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013c8680bfd994d54f2eadec8009b650">&#9670;&#160;</a></span>PWM_CH6_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2cc308a18923e2a646d5a81ef0313fa" name="ae2cc308a18923e2a646d5a81ef0313fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2cc308a18923e2a646d5a81ef0313fa">&#9670;&#160;</a></span>PWM_CH6_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c2e084a8fda410201abd7178b7edc09" name="a3c2e084a8fda410201abd7178b7edc09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c2e084a8fda410201abd7178b7edc09">&#9670;&#160;</a></span>PWM_CH6_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d31664c37aa5f76a7bd1b6e9cd6b451" name="a0d31664c37aa5f76a7bd1b6e9cd6b451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d31664c37aa5f76a7bd1b6e9cd6b451">&#9670;&#160;</a></span>PWM_CH6_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a914ca70635fec36184d1bb262cdfd420" name="a914ca70635fec36184d1bb262cdfd420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a914ca70635fec36184d1bb262cdfd420">&#9670;&#160;</a></span>PWM_CH6_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5c7551f20caa9c7cee237698d0cebd6" name="ab5c7551f20caa9c7cee237698d0cebd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5c7551f20caa9c7cee237698d0cebd6">&#9670;&#160;</a></span>PWM_CH6_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69260b3e749961fcd993bb4238f1ef9e" name="a69260b3e749961fcd993bb4238f1ef9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69260b3e749961fcd993bb4238f1ef9e">&#9670;&#160;</a></span>PWM_CH6_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e5c7fcc7dfdaf65bbadd582891af85d" name="a6e5c7fcc7dfdaf65bbadd582891af85d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e5c7fcc7dfdaf65bbadd582891af85d">&#9670;&#160;</a></span>PWM_CH6_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac52ebdbf96bfad994db3e4be4cbb8f2" name="aac52ebdbf96bfad994db3e4be4cbb8f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac52ebdbf96bfad994db3e4be4cbb8f2">&#9670;&#160;</a></span>PWM_CH6_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a273f0488a0429c175a09f4e8e730a193" name="a273f0488a0429c175a09f4e8e730a193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273f0488a0429c175a09f4e8e730a193">&#9670;&#160;</a></span>PWM_CH6_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fe8cc281b997d809e7ead667d922648" name="a0fe8cc281b997d809e7ead667d922648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe8cc281b997d809e7ead667d922648">&#9670;&#160;</a></span>PWM_CH6_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000084)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ea33a42513452ba7e5dd614337b7a31" name="a8ea33a42513452ba7e5dd614337b7a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea33a42513452ba7e5dd614337b7a31">&#9670;&#160;</a></span>PWM_CH6_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a961e5fbf37dfb0c63d45515c107cef61" name="a961e5fbf37dfb0c63d45515c107cef61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a961e5fbf37dfb0c63d45515c107cef61">&#9670;&#160;</a></span>PWM_CH6_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a6d281149576cf9341c6c9b3ca37eda" name="a2a6d281149576cf9341c6c9b3ca37eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a6d281149576cf9341c6c9b3ca37eda">&#9670;&#160;</a></span>PWM_CH6_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac973e8bb6a3e6fa1fe32ed2be1bb2e11" name="ac973e8bb6a3e6fa1fe32ed2be1bb2e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac973e8bb6a3e6fa1fe32ed2be1bb2e11">&#9670;&#160;</a></span>PWM_CH6_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54b6dfa5240492de0984f5ecc99fa0d6" name="a54b6dfa5240492de0984f5ecc99fa0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b6dfa5240492de0984f5ecc99fa0d6">&#9670;&#160;</a></span>PWM_CH6_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2839a69ad488a5850741713d5b938abb" name="a2839a69ad488a5850741713d5b938abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2839a69ad488a5850741713d5b938abb">&#9670;&#160;</a></span>PWM_CH6_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5280554acc955b2c1d3c1390875a91fc" name="a5280554acc955b2c1d3c1390875a91fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5280554acc955b2c1d3c1390875a91fc">&#9670;&#160;</a></span>PWM_CH6_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0abf6fb81380b6eaa858ec86a0351f30" name="a0abf6fb81380b6eaa858ec86a0351f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0abf6fb81380b6eaa858ec86a0351f30">&#9670;&#160;</a></span>PWM_CH6_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89aa65535081bd845ddba40032640afb" name="a89aa65535081bd845ddba40032640afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89aa65535081bd845ddba40032640afb">&#9670;&#160;</a></span>PWM_CH6_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af59f136db63e846e76e84d5d101f32a5" name="af59f136db63e846e76e84d5d101f32a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af59f136db63e846e76e84d5d101f32a5">&#9670;&#160;</a></span>PWM_CH6_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3b72e991dc02180f0a7385d4faf9f4f" name="af3b72e991dc02180f0a7385d4faf9f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3b72e991dc02180f0a7385d4faf9f4f">&#9670;&#160;</a></span>PWM_CH6_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e0ace92ecf1a1fb9f6020c74a7caab5" name="a3e0ace92ecf1a1fb9f6020c74a7caab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e0ace92ecf1a1fb9f6020c74a7caab5">&#9670;&#160;</a></span>PWM_CH6_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4766fafb49b575715d9c9372d94917a" name="aa4766fafb49b575715d9c9372d94917a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4766fafb49b575715d9c9372d94917a">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a600931f2f98ef8d7a0e528af32967678" name="a600931f2f98ef8d7a0e528af32967678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600931f2f98ef8d7a0e528af32967678">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa24c6674cdfde32401af9a47a3f0011f" name="aa24c6674cdfde32401af9a47a3f0011f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa24c6674cdfde32401af9a47a3f0011f">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22a3ea9bde77f3a2a5403c5f848a8d9c" name="a22a3ea9bde77f3a2a5403c5f848a8d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a3ea9bde77f3a2a5403c5f848a8d9c">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a533ee807a70a380fdcd7d7eed4f02003" name="a533ee807a70a380fdcd7d7eed4f02003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533ee807a70a380fdcd7d7eed4f02003">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab40ec0fe9e13fe5069dbade8ee92b930" name="ab40ec0fe9e13fe5069dbade8ee92b930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40ec0fe9e13fe5069dbade8ee92b930">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1afaf24a8759006d3c3a32b94af5eca1" name="a1afaf24a8759006d3c3a32b94af5eca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1afaf24a8759006d3c3a32b94af5eca1">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf1ddae5a65cd1ec95698e9f0b69689f" name="adf1ddae5a65cd1ec95698e9f0b69689f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf1ddae5a65cd1ec95698e9f0b69689f">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad86db5868fa2d980574b189a24f72efb" name="ad86db5868fa2d980574b189a24f72efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad86db5868fa2d980574b189a24f72efb">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19a5156664d9b06ce032dff11f935686" name="a19a5156664d9b06ce032dff11f935686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a5156664d9b06ce032dff11f935686">&#9670;&#160;</a></span>PWM_CH6_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a58de589a6ab80743821ff98157f976" name="a1a58de589a6ab80743821ff98157f976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a58de589a6ab80743821ff98157f976">&#9670;&#160;</a></span>PWM_CH6_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae7e7d26501efe3d764ad394bd91399f" name="aae7e7d26501efe3d764ad394bd91399f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae7e7d26501efe3d764ad394bd91399f">&#9670;&#160;</a></span>PWM_CH6_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53a95b1153767e009da8128a103f147b" name="a53a95b1153767e009da8128a103f147b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a95b1153767e009da8128a103f147b">&#9670;&#160;</a></span>PWM_CH6_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09c99e6720ead68bfdff1bb6bb0f675b" name="a09c99e6720ead68bfdff1bb6bb0f675b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c99e6720ead68bfdff1bb6bb0f675b">&#9670;&#160;</a></span>PWM_CH6_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69472df5b2e2676a9e25831901ff4b31" name="a69472df5b2e2676a9e25831901ff4b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69472df5b2e2676a9e25831901ff4b31">&#9670;&#160;</a></span>PWM_CH6_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000078)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46361aaff9a73dbab202099b45935168" name="a46361aaff9a73dbab202099b45935168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46361aaff9a73dbab202099b45935168">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64fd09e5f79f7a89db419f4a0bf0fa5f" name="a64fd09e5f79f7a89db419f4a0bf0fa5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64fd09e5f79f7a89db419f4a0bf0fa5f">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78206ffc1aef6c3b890c5e32e1d95cd9" name="a78206ffc1aef6c3b890c5e32e1d95cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78206ffc1aef6c3b890c5e32e1d95cd9">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf90c766c83c3546d751696793a5a4db" name="acf90c766c83c3546d751696793a5a4db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf90c766c83c3546d751696793a5a4db">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bb0e2c3c513ded365afc06b685e9962" name="a7bb0e2c3c513ded365afc06b685e9962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bb0e2c3c513ded365afc06b685e9962">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f887168c8ccbfbb679d39ce1b80b977" name="a5f887168c8ccbfbb679d39ce1b80b977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f887168c8ccbfbb679d39ce1b80b977">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9489c1958f34b18476bdc3c8c4337ff" name="ad9489c1958f34b18476bdc3c8c4337ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9489c1958f34b18476bdc3c8c4337ff">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dc69e26b3c272f17477326f0c6b556e" name="a3dc69e26b3c272f17477326f0c6b556e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc69e26b3c272f17477326f0c6b556e">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a283f91b343d1b06dbd202d7cce339910" name="a283f91b343d1b06dbd202d7cce339910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a283f91b343d1b06dbd202d7cce339910">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e1571254e09729c3db2b504bf393693" name="a4e1571254e09729c3db2b504bf393693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e1571254e09729c3db2b504bf393693">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62eb2c95a7c7e14e586f9b9689abbab2" name="a62eb2c95a7c7e14e586f9b9689abbab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62eb2c95a7c7e14e586f9b9689abbab2">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40862a931281a27cd8f883612126eaad" name="a40862a931281a27cd8f883612126eaad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40862a931281a27cd8f883612126eaad">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed985cc3d6e3e6ec69ba02cf57fcc78a" name="aed985cc3d6e3e6ec69ba02cf57fcc78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed985cc3d6e3e6ec69ba02cf57fcc78a">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac241d2c7c11c5d6176e8e1d7d191f829" name="ac241d2c7c11c5d6176e8e1d7d191f829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac241d2c7c11c5d6176e8e1d7d191f829">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a961d4977ffd39766c69cfe0912fcdaf3" name="a961d4977ffd39766c69cfe0912fcdaf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a961d4977ffd39766c69cfe0912fcdaf3">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b1756ef2b983d5ad09c35a0e37b5552" name="a1b1756ef2b983d5ad09c35a0e37b5552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b1756ef2b983d5ad09c35a0e37b5552">&#9670;&#160;</a></span>PWM_CH6_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb43713fd9a6ab5539ba862b9a1a5449" name="adb43713fd9a6ab5539ba862b9a1a5449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb43713fd9a6ab5539ba862b9a1a5449">&#9670;&#160;</a></span>PWM_CH6_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1155c9bc9042bd097c5790d138caf33" name="ab1155c9bc9042bd097c5790d138caf33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1155c9bc9042bd097c5790d138caf33">&#9670;&#160;</a></span>PWM_CH6_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ca0d3635d1081aa41e2680bfe60aebb" name="a0ca0d3635d1081aa41e2680bfe60aebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca0d3635d1081aa41e2680bfe60aebb">&#9670;&#160;</a></span>PWM_CH6_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78a5406d15dd19f4e2d2ed545f521047" name="a78a5406d15dd19f4e2d2ed545f521047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78a5406d15dd19f4e2d2ed545f521047">&#9670;&#160;</a></span>PWM_CH6_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bed128e67d0d2f497d2419ded338ff8" name="a0bed128e67d0d2f497d2419ded338ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bed128e67d0d2f497d2419ded338ff8">&#9670;&#160;</a></span>PWM_CH6_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11e74aa52a473abbc929fada3a0637ee" name="a11e74aa52a473abbc929fada3a0637ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11e74aa52a473abbc929fada3a0637ee">&#9670;&#160;</a></span>PWM_CH6_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7766bbc6f04b1a4215f22e9cedf3ef28" name="a7766bbc6f04b1a4215f22e9cedf3ef28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7766bbc6f04b1a4215f22e9cedf3ef28">&#9670;&#160;</a></span>PWM_CH6_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48fa82b3cf4da1dfcbb12f63b263d51b" name="a48fa82b3cf4da1dfcbb12f63b263d51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48fa82b3cf4da1dfcbb12f63b263d51b">&#9670;&#160;</a></span>PWM_CH6_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d137f10130207271c2c08abc923f10e" name="a6d137f10130207271c2c08abc923f10e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d137f10130207271c2c08abc923f10e">&#9670;&#160;</a></span>PWM_CH6_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42f2e52e0da858fc3cb2d63fe347a52e" name="a42f2e52e0da858fc3cb2d63fe347a52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f2e52e0da858fc3cb2d63fe347a52e">&#9670;&#160;</a></span>PWM_CH6_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e75562c4d1199324104d5979ed051d6" name="a2e75562c4d1199324104d5979ed051d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e75562c4d1199324104d5979ed051d6">&#9670;&#160;</a></span>PWM_CH6_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a865f65280471a70bbd3dbf8ae7cdd654" name="a865f65280471a70bbd3dbf8ae7cdd654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a865f65280471a70bbd3dbf8ae7cdd654">&#9670;&#160;</a></span>PWM_CH6_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae93fc169e040ba94b65ce99cf545d74a" name="ae93fc169e040ba94b65ce99cf545d74a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae93fc169e040ba94b65ce99cf545d74a">&#9670;&#160;</a></span>PWM_CH6_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4180c20c0fec6f7d7d3aef4a8a6b597d" name="a4180c20c0fec6f7d7d3aef4a8a6b597d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4180c20c0fec6f7d7d3aef4a8a6b597d">&#9670;&#160;</a></span>PWM_CH6_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f23ad43969117dd2331fc2bc69a8347" name="a9f23ad43969117dd2331fc2bc69a8347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f23ad43969117dd2331fc2bc69a8347">&#9670;&#160;</a></span>PWM_CH6_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa4d03ad0296299b72e97d645f3ea53b" name="afa4d03ad0296299b72e97d645f3ea53b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4d03ad0296299b72e97d645f3ea53b">&#9670;&#160;</a></span>PWM_CH6_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a268adbaa2d7d2d423a1c4f67859edb2b" name="a268adbaa2d7d2d423a1c4f67859edb2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a268adbaa2d7d2d423a1c4f67859edb2b">&#9670;&#160;</a></span>PWM_CH6_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c9b2e81aed17664bef7d22189b4e8ae" name="a9c9b2e81aed17664bef7d22189b4e8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9b2e81aed17664bef7d22189b4e8ae">&#9670;&#160;</a></span>PWM_CH6_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91d0e9d096503a663f4ab5d2a1d25401" name="a91d0e9d096503a663f4ab5d2a1d25401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91d0e9d096503a663f4ab5d2a1d25401">&#9670;&#160;</a></span>PWM_CH6_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a179302729c4ee038ee2bd5ff533d2f7b" name="a179302729c4ee038ee2bd5ff533d2f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a179302729c4ee038ee2bd5ff533d2f7b">&#9670;&#160;</a></span>PWM_CH6_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3e7f8f89329e3d84e6908e5eb1742d1" name="ab3e7f8f89329e3d84e6908e5eb1742d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e7f8f89329e3d84e6908e5eb1742d1">&#9670;&#160;</a></span>PWM_CH6_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae45edc50c169ef42108421c9b13822b2" name="ae45edc50c169ef42108421c9b13822b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae45edc50c169ef42108421c9b13822b2">&#9670;&#160;</a></span>PWM_CH6_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1131b928039877afbc902a10b09d6dd9" name="a1131b928039877afbc902a10b09d6dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1131b928039877afbc902a10b09d6dd9">&#9670;&#160;</a></span>PWM_CH6_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f7b786d8d3661f61726be9fc45d4ab7" name="a9f7b786d8d3661f61726be9fc45d4ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7b786d8d3661f61726be9fc45d4ab7">&#9670;&#160;</a></span>PWM_CH6_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000088)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8d9675d00cd959bada5465a62e20642" name="aa8d9675d00cd959bada5465a62e20642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d9675d00cd959bada5465a62e20642">&#9670;&#160;</a></span>PWM_CH6_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af49d4447f8eced6ac56e0e5bc234766d" name="af49d4447f8eced6ac56e0e5bc234766d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af49d4447f8eced6ac56e0e5bc234766d">&#9670;&#160;</a></span>PWM_CH7_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabcaeba5d84e34fad7c45f1ed7b68599" name="aabcaeba5d84e34fad7c45f1ed7b68599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabcaeba5d84e34fad7c45f1ed7b68599">&#9670;&#160;</a></span>PWM_CH7_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e15d60a14dca2b3cabc4841c61db70d" name="a5e15d60a14dca2b3cabc4841c61db70d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e15d60a14dca2b3cabc4841c61db70d">&#9670;&#160;</a></span>PWM_CH7_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83b07cecca46b06f2d328e47f6e1a132" name="a83b07cecca46b06f2d328e47f6e1a132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b07cecca46b06f2d328e47f6e1a132">&#9670;&#160;</a></span>PWM_CH7_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f783559f4072be1776f7fa70333944f" name="a6f783559f4072be1776f7fa70333944f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f783559f4072be1776f7fa70333944f">&#9670;&#160;</a></span>PWM_CH7_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0378cc542f104fc2eea33cc781832ab6" name="a0378cc542f104fc2eea33cc781832ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0378cc542f104fc2eea33cc781832ab6">&#9670;&#160;</a></span>PWM_CH7_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e019a847c970f7d56b1c68d8006dfa8" name="a0e019a847c970f7d56b1c68d8006dfa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e019a847c970f7d56b1c68d8006dfa8">&#9670;&#160;</a></span>PWM_CH7_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52682c2af0656921bd1b7cc31fc83e47" name="a52682c2af0656921bd1b7cc31fc83e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52682c2af0656921bd1b7cc31fc83e47">&#9670;&#160;</a></span>PWM_CH7_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87ae253fee68fdb152a0e4f8115273b1" name="a87ae253fee68fdb152a0e4f8115273b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87ae253fee68fdb152a0e4f8115273b1">&#9670;&#160;</a></span>PWM_CH7_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ad586f854a111baee9afbb16d9ef54f" name="a8ad586f854a111baee9afbb16d9ef54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ad586f854a111baee9afbb16d9ef54f">&#9670;&#160;</a></span>PWM_CH7_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab86d3c50e13f8639783ae7162a8ad747" name="ab86d3c50e13f8639783ae7162a8ad747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86d3c50e13f8639783ae7162a8ad747">&#9670;&#160;</a></span>PWM_CH7_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42a9d314ec0a28dc4d9fd4230af54b9e" name="a42a9d314ec0a28dc4d9fd4230af54b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a9d314ec0a28dc4d9fd4230af54b9e">&#9670;&#160;</a></span>PWM_CH7_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000098)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1b79bae2dddf7ecc09d06ce9b6cab34" name="ad1b79bae2dddf7ecc09d06ce9b6cab34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1b79bae2dddf7ecc09d06ce9b6cab34">&#9670;&#160;</a></span>PWM_CH7_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91bb4cfb364e41feced2734fcd979225" name="a91bb4cfb364e41feced2734fcd979225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91bb4cfb364e41feced2734fcd979225">&#9670;&#160;</a></span>PWM_CH7_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d0c6a37b5ecccf4666765a7d9ece962" name="a6d0c6a37b5ecccf4666765a7d9ece962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0c6a37b5ecccf4666765a7d9ece962">&#9670;&#160;</a></span>PWM_CH7_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bd0d275b7d32ddf03007b933f290d93" name="a8bd0d275b7d32ddf03007b933f290d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bd0d275b7d32ddf03007b933f290d93">&#9670;&#160;</a></span>PWM_CH7_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a124945ca6ddb215bef1ce2627912b63a" name="a124945ca6ddb215bef1ce2627912b63a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a124945ca6ddb215bef1ce2627912b63a">&#9670;&#160;</a></span>PWM_CH7_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90f74155aed221bfb2b7a0a865482b9e" name="a90f74155aed221bfb2b7a0a865482b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f74155aed221bfb2b7a0a865482b9e">&#9670;&#160;</a></span>PWM_CH7_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee96af46b4318c5477e603e1d1940743" name="aee96af46b4318c5477e603e1d1940743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee96af46b4318c5477e603e1d1940743">&#9670;&#160;</a></span>PWM_CH7_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a069c8059e44c2d6353e6a389cb96971e" name="a069c8059e44c2d6353e6a389cb96971e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a069c8059e44c2d6353e6a389cb96971e">&#9670;&#160;</a></span>PWM_CH7_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa638fa967ff1482c6441b97d9b85e5ad" name="aa638fa967ff1482c6441b97d9b85e5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa638fa967ff1482c6441b97d9b85e5ad">&#9670;&#160;</a></span>PWM_CH7_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacd8b3f85608c06b8b4053591e5d7754" name="aacd8b3f85608c06b8b4053591e5d7754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd8b3f85608c06b8b4053591e5d7754">&#9670;&#160;</a></span>PWM_CH7_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bc1a4a5b4f5c4a65582903fa3c57ef3" name="a8bc1a4a5b4f5c4a65582903fa3c57ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc1a4a5b4f5c4a65582903fa3c57ef3">&#9670;&#160;</a></span>PWM_CH7_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1381d49df9f6e764e5ef7edd13c2f5a2" name="a1381d49df9f6e764e5ef7edd13c2f5a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1381d49df9f6e764e5ef7edd13c2f5a2">&#9670;&#160;</a></span>PWM_CH7_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa49ad5b3ea67912dd5973620cc95e976" name="aa49ad5b3ea67912dd5973620cc95e976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa49ad5b3ea67912dd5973620cc95e976">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec75c45b637182c04cfb0e64b32639cc" name="aec75c45b637182c04cfb0e64b32639cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec75c45b637182c04cfb0e64b32639cc">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f7c8e86ad89e8c1f0192c962a267169" name="a2f7c8e86ad89e8c1f0192c962a267169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f7c8e86ad89e8c1f0192c962a267169">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06cae333aae4f56583ccd61f0dbd6cc6" name="a06cae333aae4f56583ccd61f0dbd6cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06cae333aae4f56583ccd61f0dbd6cc6">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7316aa247794fceb6203992a3f49ed4" name="ae7316aa247794fceb6203992a3f49ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7316aa247794fceb6203992a3f49ed4">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a143d065af27ec105eb1b25b4b4e345" name="a1a143d065af27ec105eb1b25b4b4e345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a143d065af27ec105eb1b25b4b4e345">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87a867d2af8ed2e229b9cba42a251a5a" name="a87a867d2af8ed2e229b9cba42a251a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a867d2af8ed2e229b9cba42a251a5a">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98d87cd70accb8764021fecc5a703f40" name="a98d87cd70accb8764021fecc5a703f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98d87cd70accb8764021fecc5a703f40">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cf9e9eceed6e89a05978ab1c1d78706" name="a0cf9e9eceed6e89a05978ab1c1d78706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cf9e9eceed6e89a05978ab1c1d78706">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad01218fb0196f47e597cbdc35bd06932" name="ad01218fb0196f47e597cbdc35bd06932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01218fb0196f47e597cbdc35bd06932">&#9670;&#160;</a></span>PWM_CH7_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56f0651b994f86e00344eee8f1bc9241" name="a56f0651b994f86e00344eee8f1bc9241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56f0651b994f86e00344eee8f1bc9241">&#9670;&#160;</a></span>PWM_CH7_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af11d9831da9fc20706f229c47c8db94c" name="af11d9831da9fc20706f229c47c8db94c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af11d9831da9fc20706f229c47c8db94c">&#9670;&#160;</a></span>PWM_CH7_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad94945dcbd6588dc18368ee67bc25636" name="ad94945dcbd6588dc18368ee67bc25636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94945dcbd6588dc18368ee67bc25636">&#9670;&#160;</a></span>PWM_CH7_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae730d5867b97070e3eee820d3a6eba12" name="ae730d5867b97070e3eee820d3a6eba12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae730d5867b97070e3eee820d3a6eba12">&#9670;&#160;</a></span>PWM_CH7_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36e846a08da622ce2fa9cac53e365f66" name="a36e846a08da622ce2fa9cac53e365f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36e846a08da622ce2fa9cac53e365f66">&#9670;&#160;</a></span>PWM_CH7_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000008c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a436eedf900389f856b211044b66f9f3f" name="a436eedf900389f856b211044b66f9f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436eedf900389f856b211044b66f9f3f">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1500546f4caa11e179d77e4389a0b94a" name="a1500546f4caa11e179d77e4389a0b94a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1500546f4caa11e179d77e4389a0b94a">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a588ac0acc7c763178ebf1c1ca30f0356" name="a588ac0acc7c763178ebf1c1ca30f0356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588ac0acc7c763178ebf1c1ca30f0356">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc8813361b1cfc33b1a9b1a9c27690e" name="accc8813361b1cfc33b1a9b1a9c27690e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc8813361b1cfc33b1a9b1a9c27690e">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac71fa0e47811e2e3ec79159540651174" name="ac71fa0e47811e2e3ec79159540651174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac71fa0e47811e2e3ec79159540651174">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5613784ff5bf23e87a71c06cfd94fc7" name="aa5613784ff5bf23e87a71c06cfd94fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5613784ff5bf23e87a71c06cfd94fc7">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb883219a13d594a4a8c7604174e950f" name="adb883219a13d594a4a8c7604174e950f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb883219a13d594a4a8c7604174e950f">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe932e088b955e71bcac4c4af0e68126" name="afe932e088b955e71bcac4c4af0e68126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe932e088b955e71bcac4c4af0e68126">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf70162bf99e2fa1ce6632af2a946fac" name="acf70162bf99e2fa1ce6632af2a946fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf70162bf99e2fa1ce6632af2a946fac">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f66bb9d5b5b1af2b8aed3f7522a4f34" name="a2f66bb9d5b5b1af2b8aed3f7522a4f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f66bb9d5b5b1af2b8aed3f7522a4f34">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87eebc401e55515fddd441f88cc2e327" name="a87eebc401e55515fddd441f88cc2e327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87eebc401e55515fddd441f88cc2e327">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d8b35f7c2029972a15f631aca693e65" name="a5d8b35f7c2029972a15f631aca693e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d8b35f7c2029972a15f631aca693e65">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2227057dbb85fea26d674ba264ecb77" name="ae2227057dbb85fea26d674ba264ecb77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2227057dbb85fea26d674ba264ecb77">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1390accbaff2ba055f2667c5a72d47a" name="af1390accbaff2ba055f2667c5a72d47a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1390accbaff2ba055f2667c5a72d47a">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a22f0833c8d8831e58e35a92b543cdb" name="a1a22f0833c8d8831e58e35a92b543cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a22f0833c8d8831e58e35a92b543cdb">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99e6a3cea496dce0f87957c7fbdc5dfb" name="a99e6a3cea496dce0f87957c7fbdc5dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99e6a3cea496dce0f87957c7fbdc5dfb">&#9670;&#160;</a></span>PWM_CH7_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac32c1d9be3d17af83e5e609ec560ba9a" name="ac32c1d9be3d17af83e5e609ec560ba9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac32c1d9be3d17af83e5e609ec560ba9a">&#9670;&#160;</a></span>PWM_CH7_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad63dc1e31430318e485181e952b4a386" name="ad63dc1e31430318e485181e952b4a386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad63dc1e31430318e485181e952b4a386">&#9670;&#160;</a></span>PWM_CH7_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a357acfec5960c63b75affd5b49b07342" name="a357acfec5960c63b75affd5b49b07342"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a357acfec5960c63b75affd5b49b07342">&#9670;&#160;</a></span>PWM_CH7_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedec024b22e2cdee4ed2b8da17795c83" name="aedec024b22e2cdee4ed2b8da17795c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedec024b22e2cdee4ed2b8da17795c83">&#9670;&#160;</a></span>PWM_CH7_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee4e5f015e6cb582bbdccf4d8f5909cd" name="aee4e5f015e6cb582bbdccf4d8f5909cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4e5f015e6cb582bbdccf4d8f5909cd">&#9670;&#160;</a></span>PWM_CH7_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000094)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0e5a84373a8f5046752adb7a43d733f" name="ad0e5a84373a8f5046752adb7a43d733f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e5a84373a8f5046752adb7a43d733f">&#9670;&#160;</a></span>PWM_CH7_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5235425e48e9b08cfa017bb5ecc750c3" name="a5235425e48e9b08cfa017bb5ecc750c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5235425e48e9b08cfa017bb5ecc750c3">&#9670;&#160;</a></span>PWM_CH7_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf01a8bb120936ba43ed865422fd1037" name="acf01a8bb120936ba43ed865422fd1037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf01a8bb120936ba43ed865422fd1037">&#9670;&#160;</a></span>PWM_CH7_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e993fa81dff3b23a21603b6484b12de" name="a2e993fa81dff3b23a21603b6484b12de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e993fa81dff3b23a21603b6484b12de">&#9670;&#160;</a></span>PWM_CH7_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a673ade17ed50bb9228cf241c48b7c127" name="a673ade17ed50bb9228cf241c48b7c127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a673ade17ed50bb9228cf241c48b7c127">&#9670;&#160;</a></span>PWM_CH7_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed06208b889a2e55fa529577f767df41" name="aed06208b889a2e55fa529577f767df41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed06208b889a2e55fa529577f767df41">&#9670;&#160;</a></span>PWM_CH7_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad73a20e275f2816e3f12c11708e0042c" name="ad73a20e275f2816e3f12c11708e0042c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73a20e275f2816e3f12c11708e0042c">&#9670;&#160;</a></span>PWM_CH7_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f91251094900c9d65bf82952b90b099" name="a0f91251094900c9d65bf82952b90b099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f91251094900c9d65bf82952b90b099">&#9670;&#160;</a></span>PWM_CH7_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13ce8f12e2b011cb95271ec5800aee99" name="a13ce8f12e2b011cb95271ec5800aee99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13ce8f12e2b011cb95271ec5800aee99">&#9670;&#160;</a></span>PWM_CH7_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ee5d8ecd552dcfac2aba2fbd2d60d5c" name="a6ee5d8ecd552dcfac2aba2fbd2d60d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ee5d8ecd552dcfac2aba2fbd2d60d5c">&#9670;&#160;</a></span>PWM_CH7_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8914c532d0d5396937cebca62119cd30" name="a8914c532d0d5396937cebca62119cd30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8914c532d0d5396937cebca62119cd30">&#9670;&#160;</a></span>PWM_CH7_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bc8b29eaa07e09ead4a31bdf275aa82" name="a8bc8b29eaa07e09ead4a31bdf275aa82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc8b29eaa07e09ead4a31bdf275aa82">&#9670;&#160;</a></span>PWM_CH7_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac49edd1826969044024fe2ff668715e" name="aac49edd1826969044024fe2ff668715e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac49edd1826969044024fe2ff668715e">&#9670;&#160;</a></span>PWM_CH7_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000090)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26ca8cb193d02e6cbe666d0d0af8c0d6" name="a26ca8cb193d02e6cbe666d0d0af8c0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ca8cb193d02e6cbe666d0d0af8c0d6">&#9670;&#160;</a></span>PWM_CH7_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bd402b028c4c48dc4bd448299ee1074" name="a5bd402b028c4c48dc4bd448299ee1074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd402b028c4c48dc4bd448299ee1074">&#9670;&#160;</a></span>PWM_CH7_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a351e97a42c6ed80e763fcdac1ad8d3d8" name="a351e97a42c6ed80e763fcdac1ad8d3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a351e97a42c6ed80e763fcdac1ad8d3d8">&#9670;&#160;</a></span>PWM_CH7_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acec716d6afb1da31c1ac878da85e780a" name="acec716d6afb1da31c1ac878da85e780a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec716d6afb1da31c1ac878da85e780a">&#9670;&#160;</a></span>PWM_CH7_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97615c93f0492e8624aff55b3f998074" name="a97615c93f0492e8624aff55b3f998074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97615c93f0492e8624aff55b3f998074">&#9670;&#160;</a></span>PWM_CH7_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63c27d6cba601a54a2ee5313711cd3ad" name="a63c27d6cba601a54a2ee5313711cd3ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c27d6cba601a54a2ee5313711cd3ad">&#9670;&#160;</a></span>PWM_CH7_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000009c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a867f835a360a6483bcfbb2dab0366c10" name="a867f835a360a6483bcfbb2dab0366c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a867f835a360a6483bcfbb2dab0366c10">&#9670;&#160;</a></span>PWM_CH7_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe469e6e98fc85f9559d355ccfafbf15" name="afe469e6e98fc85f9559d355ccfafbf15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe469e6e98fc85f9559d355ccfafbf15">&#9670;&#160;</a></span>PWM_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0191bbca0b6337f9ad1b0ae530f4dcaa" name="a0191bbca0b6337f9ad1b0ae530f4dcaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0191bbca0b6337f9ad1b0ae530f4dcaa">&#9670;&#160;</a></span>PWM_EN_CH0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae134f94cd2216257658ea2d534ceaf62" name="ae134f94cd2216257658ea2d534ceaf62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae134f94cd2216257658ea2d534ceaf62">&#9670;&#160;</a></span>PWM_EN_CH0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0f55f0a7c49275c3bb1924ac0424b40" name="ac0f55f0a7c49275c3bb1924ac0424b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0f55f0a7c49275c3bb1924ac0424b40">&#9670;&#160;</a></span>PWM_EN_CH0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a352fe76df3a238a684b93b9702025d34" name="a352fe76df3a238a684b93b9702025d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352fe76df3a238a684b93b9702025d34">&#9670;&#160;</a></span>PWM_EN_CH0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af03baf77ba005ac722767b0d266889bb" name="af03baf77ba005ac722767b0d266889bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af03baf77ba005ac722767b0d266889bb">&#9670;&#160;</a></span>PWM_EN_CH0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a486699c684c3fa8f19f0f4a11d320059" name="a486699c684c3fa8f19f0f4a11d320059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a486699c684c3fa8f19f0f4a11d320059">&#9670;&#160;</a></span>PWM_EN_CH1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4388105ad084a6cfaf1f1e17c445c83" name="ad4388105ad084a6cfaf1f1e17c445c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4388105ad084a6cfaf1f1e17c445c83">&#9670;&#160;</a></span>PWM_EN_CH1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e43e35b21c884cf1d65a8c77ffdd0a9" name="a1e43e35b21c884cf1d65a8c77ffdd0a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e43e35b21c884cf1d65a8c77ffdd0a9">&#9670;&#160;</a></span>PWM_EN_CH1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92f64bbed5c77c0e03e610e6199a065d" name="a92f64bbed5c77c0e03e610e6199a065d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92f64bbed5c77c0e03e610e6199a065d">&#9670;&#160;</a></span>PWM_EN_CH1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5dc4e00117e01b75c38d88506eba974" name="ab5dc4e00117e01b75c38d88506eba974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5dc4e00117e01b75c38d88506eba974">&#9670;&#160;</a></span>PWM_EN_CH1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae84b0bb7df0af93bda77ca2649dd2a84" name="ae84b0bb7df0af93bda77ca2649dd2a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae84b0bb7df0af93bda77ca2649dd2a84">&#9670;&#160;</a></span>PWM_EN_CH2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9339986392548ba1518df19694c6e880" name="a9339986392548ba1518df19694c6e880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9339986392548ba1518df19694c6e880">&#9670;&#160;</a></span>PWM_EN_CH2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ebaa914c24799967b8912d4af4d95b4" name="a8ebaa914c24799967b8912d4af4d95b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ebaa914c24799967b8912d4af4d95b4">&#9670;&#160;</a></span>PWM_EN_CH2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10e1c88510b4b5474ddee369ad7ac0f1" name="a10e1c88510b4b5474ddee369ad7ac0f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e1c88510b4b5474ddee369ad7ac0f1">&#9670;&#160;</a></span>PWM_EN_CH2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41bcf51ff038decdab9fa55147f759b4" name="a41bcf51ff038decdab9fa55147f759b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41bcf51ff038decdab9fa55147f759b4">&#9670;&#160;</a></span>PWM_EN_CH2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53548ef23a87c8179194a464ab54569d" name="a53548ef23a87c8179194a464ab54569d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53548ef23a87c8179194a464ab54569d">&#9670;&#160;</a></span>PWM_EN_CH3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH3_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdcc8a9d2c9043a9dcd7252fb9ef36e8" name="abdcc8a9d2c9043a9dcd7252fb9ef36e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdcc8a9d2c9043a9dcd7252fb9ef36e8">&#9670;&#160;</a></span>PWM_EN_CH3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29545204db8f04dec7f4af790f61fb98" name="a29545204db8f04dec7f4af790f61fb98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29545204db8f04dec7f4af790f61fb98">&#9670;&#160;</a></span>PWM_EN_CH3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb10907d268714ee58abf5b5771396d9" name="adb10907d268714ee58abf5b5771396d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb10907d268714ee58abf5b5771396d9">&#9670;&#160;</a></span>PWM_EN_CH3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08adc619e862662d471602fd43b321ac" name="a08adc619e862662d471602fd43b321ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08adc619e862662d471602fd43b321ac">&#9670;&#160;</a></span>PWM_EN_CH3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac04e969a6016aea1ba0a907ebe51a9ed" name="ac04e969a6016aea1ba0a907ebe51a9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac04e969a6016aea1ba0a907ebe51a9ed">&#9670;&#160;</a></span>PWM_EN_CH4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH4_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1f894c8a0e5c2bdb106ed7b52d28ceb" name="aa1f894c8a0e5c2bdb106ed7b52d28ceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f894c8a0e5c2bdb106ed7b52d28ceb">&#9670;&#160;</a></span>PWM_EN_CH4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a420f98fb80bde44fbcf23b3445270903" name="a420f98fb80bde44fbcf23b3445270903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420f98fb80bde44fbcf23b3445270903">&#9670;&#160;</a></span>PWM_EN_CH4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fa931942f314d60f1265323edd7955a" name="a0fa931942f314d60f1265323edd7955a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa931942f314d60f1265323edd7955a">&#9670;&#160;</a></span>PWM_EN_CH4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95227c6ea25b7eb72ef8b5e75c7ff306" name="a95227c6ea25b7eb72ef8b5e75c7ff306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95227c6ea25b7eb72ef8b5e75c7ff306">&#9670;&#160;</a></span>PWM_EN_CH4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54f90ebd8b04b6297ac431b77a514481" name="a54f90ebd8b04b6297ac431b77a514481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54f90ebd8b04b6297ac431b77a514481">&#9670;&#160;</a></span>PWM_EN_CH5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH5_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99e8b45c9b4ecff5554ea9296fe7ba77" name="a99e8b45c9b4ecff5554ea9296fe7ba77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99e8b45c9b4ecff5554ea9296fe7ba77">&#9670;&#160;</a></span>PWM_EN_CH5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2b311ba9f8ac15071cdc131c2e920e4" name="ab2b311ba9f8ac15071cdc131c2e920e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b311ba9f8ac15071cdc131c2e920e4">&#9670;&#160;</a></span>PWM_EN_CH5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aace98dba19ebc1a1df3301a2b3274590" name="aace98dba19ebc1a1df3301a2b3274590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aace98dba19ebc1a1df3301a2b3274590">&#9670;&#160;</a></span>PWM_EN_CH5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76810138e2fb1d1521abcce6319a8e85" name="a76810138e2fb1d1521abcce6319a8e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76810138e2fb1d1521abcce6319a8e85">&#9670;&#160;</a></span>PWM_EN_CH5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95ddbf126633d633f8a7d6275b1d2a5b" name="a95ddbf126633d633f8a7d6275b1d2a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95ddbf126633d633f8a7d6275b1d2a5b">&#9670;&#160;</a></span>PWM_EN_CH6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH6_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabf824660f8ea69507d5f4566bef533f" name="aabf824660f8ea69507d5f4566bef533f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf824660f8ea69507d5f4566bef533f">&#9670;&#160;</a></span>PWM_EN_CH6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa20035ab1fb97bbb9a52df0d493909c1" name="aa20035ab1fb97bbb9a52df0d493909c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa20035ab1fb97bbb9a52df0d493909c1">&#9670;&#160;</a></span>PWM_EN_CH6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff31601487dfdabf36165b0282c1c12a" name="aff31601487dfdabf36165b0282c1c12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff31601487dfdabf36165b0282c1c12a">&#9670;&#160;</a></span>PWM_EN_CH6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a005b20c0337674122431c8b315f9c77d" name="a005b20c0337674122431c8b315f9c77d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a005b20c0337674122431c8b315f9c77d">&#9670;&#160;</a></span>PWM_EN_CH6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4539429d52cff1bf77d000e2d24235e" name="ae4539429d52cff1bf77d000e2d24235e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4539429d52cff1bf77d000e2d24235e">&#9670;&#160;</a></span>PWM_EN_CH7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH7_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fd795cf3b06a25719824f050e5db437" name="a2fd795cf3b06a25719824f050e5db437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fd795cf3b06a25719824f050e5db437">&#9670;&#160;</a></span>PWM_EN_CH7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9e6dd740a4966428eeb34cd2d45da10" name="ac9e6dd740a4966428eeb34cd2d45da10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9e6dd740a4966428eeb34cd2d45da10">&#9670;&#160;</a></span>PWM_EN_CH7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75096ea71df5cd0c152928bbc68c84e1" name="a75096ea71df5cd0c152928bbc68c84e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75096ea71df5cd0c152928bbc68c84e1">&#9670;&#160;</a></span>PWM_EN_CH7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dc273775beaae54aa628981049cb618" name="a6dc273775beaae54aa628981049cb618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dc273775beaae54aa628981049cb618">&#9670;&#160;</a></span>PWM_EN_CH7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e14c3c78446689be29dacb6a970107a" name="a3e14c3c78446689be29dacb6a970107a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e14c3c78446689be29dacb6a970107a">&#9670;&#160;</a></span>PWM_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6eecdc90a11cc884c13460ad32deb2b6" name="a6eecdc90a11cc884c13460ad32deb2b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eecdc90a11cc884c13460ad32deb2b6">&#9670;&#160;</a></span>PWM_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b76c31e61603c5441d38c2730587f7f" name="a9b76c31e61603c5441d38c2730587f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b76c31e61603c5441d38c2730587f7f">&#9670;&#160;</a></span>PWM_INTE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9db1cbd07bc21edfd3046a34e4edb4f" name="ad9db1cbd07bc21edfd3046a34e4edb4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9db1cbd07bc21edfd3046a34e4edb4f">&#9670;&#160;</a></span>PWM_INTE_CH0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af13fc2b4de57d048849225dfbec8a195" name="af13fc2b4de57d048849225dfbec8a195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af13fc2b4de57d048849225dfbec8a195">&#9670;&#160;</a></span>PWM_INTE_CH0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8437d28b0566592216a709977691e055" name="a8437d28b0566592216a709977691e055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8437d28b0566592216a709977691e055">&#9670;&#160;</a></span>PWM_INTE_CH0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6aefcb461625ab4461ae452063685a10" name="a6aefcb461625ab4461ae452063685a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aefcb461625ab4461ae452063685a10">&#9670;&#160;</a></span>PWM_INTE_CH0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b6fa9b8ad65fa3be2cc9e4380bd1480" name="a3b6fa9b8ad65fa3be2cc9e4380bd1480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b6fa9b8ad65fa3be2cc9e4380bd1480">&#9670;&#160;</a></span>PWM_INTE_CH0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59238162ea97e06c409711e07b17dacd" name="a59238162ea97e06c409711e07b17dacd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59238162ea97e06c409711e07b17dacd">&#9670;&#160;</a></span>PWM_INTE_CH1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf19203f038a680c9a301aa539044d84" name="aaf19203f038a680c9a301aa539044d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf19203f038a680c9a301aa539044d84">&#9670;&#160;</a></span>PWM_INTE_CH1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12e6628d124c2dab6531865911742983" name="a12e6628d124c2dab6531865911742983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12e6628d124c2dab6531865911742983">&#9670;&#160;</a></span>PWM_INTE_CH1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af49fa07a9bab7ae3051a6ec0a6415f85" name="af49fa07a9bab7ae3051a6ec0a6415f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af49fa07a9bab7ae3051a6ec0a6415f85">&#9670;&#160;</a></span>PWM_INTE_CH1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a420a201d22cde8afbf08b675153b514b" name="a420a201d22cde8afbf08b675153b514b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420a201d22cde8afbf08b675153b514b">&#9670;&#160;</a></span>PWM_INTE_CH1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5b7c3fc6c05b28094a84b3fa626d0ef" name="af5b7c3fc6c05b28094a84b3fa626d0ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b7c3fc6c05b28094a84b3fa626d0ef">&#9670;&#160;</a></span>PWM_INTE_CH2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8608839d0897bfeb54fc3122a127ab7" name="af8608839d0897bfeb54fc3122a127ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8608839d0897bfeb54fc3122a127ab7">&#9670;&#160;</a></span>PWM_INTE_CH2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcd4a87020c9bc43f98a4f548ac32a92" name="adcd4a87020c9bc43f98a4f548ac32a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd4a87020c9bc43f98a4f548ac32a92">&#9670;&#160;</a></span>PWM_INTE_CH2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acab18201fd83fe984a1b7031dd9f5f42" name="acab18201fd83fe984a1b7031dd9f5f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acab18201fd83fe984a1b7031dd9f5f42">&#9670;&#160;</a></span>PWM_INTE_CH2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7516e714cefff77bf8755f4f376686a8" name="a7516e714cefff77bf8755f4f376686a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7516e714cefff77bf8755f4f376686a8">&#9670;&#160;</a></span>PWM_INTE_CH2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d5233468da803716c2ff7f36215d703" name="a3d5233468da803716c2ff7f36215d703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d5233468da803716c2ff7f36215d703">&#9670;&#160;</a></span>PWM_INTE_CH3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH3_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a700dc648cd1d0d09288093fcf0a33335" name="a700dc648cd1d0d09288093fcf0a33335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a700dc648cd1d0d09288093fcf0a33335">&#9670;&#160;</a></span>PWM_INTE_CH3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a753ec60aba0f02c3951d9ad948ff2e9c" name="a753ec60aba0f02c3951d9ad948ff2e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a753ec60aba0f02c3951d9ad948ff2e9c">&#9670;&#160;</a></span>PWM_INTE_CH3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41b157a94d2e576123d259ea0697289d" name="a41b157a94d2e576123d259ea0697289d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41b157a94d2e576123d259ea0697289d">&#9670;&#160;</a></span>PWM_INTE_CH3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab144f0deeddecb444d854df36215c21" name="aab144f0deeddecb444d854df36215c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab144f0deeddecb444d854df36215c21">&#9670;&#160;</a></span>PWM_INTE_CH3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d9e472e4e845a6d9a8b1a04f75d1e93" name="a3d9e472e4e845a6d9a8b1a04f75d1e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d9e472e4e845a6d9a8b1a04f75d1e93">&#9670;&#160;</a></span>PWM_INTE_CH4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH4_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1956dc543b827535c01581d26cfa49fe" name="a1956dc543b827535c01581d26cfa49fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1956dc543b827535c01581d26cfa49fe">&#9670;&#160;</a></span>PWM_INTE_CH4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d1c415894fb3b27fe75d42ca0177682" name="a8d1c415894fb3b27fe75d42ca0177682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d1c415894fb3b27fe75d42ca0177682">&#9670;&#160;</a></span>PWM_INTE_CH4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8122ea35a31be54957f611eddca11ed5" name="a8122ea35a31be54957f611eddca11ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8122ea35a31be54957f611eddca11ed5">&#9670;&#160;</a></span>PWM_INTE_CH4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a439b572a5ea5d4f2b64f8e6cd26cac45" name="a439b572a5ea5d4f2b64f8e6cd26cac45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a439b572a5ea5d4f2b64f8e6cd26cac45">&#9670;&#160;</a></span>PWM_INTE_CH4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff12f3a783d0e486f8d6efb7be22808f" name="aff12f3a783d0e486f8d6efb7be22808f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff12f3a783d0e486f8d6efb7be22808f">&#9670;&#160;</a></span>PWM_INTE_CH5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH5_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae608bd8b28c17dc6e680da9da9e00cd8" name="ae608bd8b28c17dc6e680da9da9e00cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae608bd8b28c17dc6e680da9da9e00cd8">&#9670;&#160;</a></span>PWM_INTE_CH5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad299048b35f9b126ed5f9b25ab4c2da3" name="ad299048b35f9b126ed5f9b25ab4c2da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad299048b35f9b126ed5f9b25ab4c2da3">&#9670;&#160;</a></span>PWM_INTE_CH5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13d42744aed373b82fa1440ee5fc3cf8" name="a13d42744aed373b82fa1440ee5fc3cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13d42744aed373b82fa1440ee5fc3cf8">&#9670;&#160;</a></span>PWM_INTE_CH5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b9374df6c68fa87418ee32458874440" name="a4b9374df6c68fa87418ee32458874440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b9374df6c68fa87418ee32458874440">&#9670;&#160;</a></span>PWM_INTE_CH5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3b7cca15ba2c6304502bcab0db92def" name="ac3b7cca15ba2c6304502bcab0db92def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3b7cca15ba2c6304502bcab0db92def">&#9670;&#160;</a></span>PWM_INTE_CH6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH6_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac67d7018a81dc9bd0086cbfe01cf6f82" name="ac67d7018a81dc9bd0086cbfe01cf6f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67d7018a81dc9bd0086cbfe01cf6f82">&#9670;&#160;</a></span>PWM_INTE_CH6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a630949871ac791e93d03b625b0cfde09" name="a630949871ac791e93d03b625b0cfde09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a630949871ac791e93d03b625b0cfde09">&#9670;&#160;</a></span>PWM_INTE_CH6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5110c31b541af76188b1f32d3e7a284" name="ad5110c31b541af76188b1f32d3e7a284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5110c31b541af76188b1f32d3e7a284">&#9670;&#160;</a></span>PWM_INTE_CH6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17ca709e025e8bbff053c0d33ecb9c28" name="a17ca709e025e8bbff053c0d33ecb9c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17ca709e025e8bbff053c0d33ecb9c28">&#9670;&#160;</a></span>PWM_INTE_CH6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd5ab00a164ccc6d8f86060163f63072" name="acd5ab00a164ccc6d8f86060163f63072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd5ab00a164ccc6d8f86060163f63072">&#9670;&#160;</a></span>PWM_INTE_CH7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH7_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7704474a396b67755290fa41fc2bff34" name="a7704474a396b67755290fa41fc2bff34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7704474a396b67755290fa41fc2bff34">&#9670;&#160;</a></span>PWM_INTE_CH7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3a20f42dac5b577f76b4a41903b719a" name="ad3a20f42dac5b577f76b4a41903b719a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3a20f42dac5b577f76b4a41903b719a">&#9670;&#160;</a></span>PWM_INTE_CH7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad21285387126cdae842216c98d78dcb5" name="ad21285387126cdae842216c98d78dcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad21285387126cdae842216c98d78dcb5">&#9670;&#160;</a></span>PWM_INTE_CH7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22501bed55ed1f1f79f3b44925cccb6c" name="a22501bed55ed1f1f79f3b44925cccb6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22501bed55ed1f1f79f3b44925cccb6c">&#9670;&#160;</a></span>PWM_INTE_CH7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_CH7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc351f4c1a22106289a749c0b84a03e8" name="adc351f4c1a22106289a749c0b84a03e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc351f4c1a22106289a749c0b84a03e8">&#9670;&#160;</a></span>PWM_INTE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5a6c6dfdd55a1f36341f7082da91032" name="ad5a6c6dfdd55a1f36341f7082da91032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a6c6dfdd55a1f36341f7082da91032">&#9670;&#160;</a></span>PWM_INTE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d20b0c5f20b6b0bfc76ef4d2027546d" name="a4d20b0c5f20b6b0bfc76ef4d2027546d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d20b0c5f20b6b0bfc76ef4d2027546d">&#9670;&#160;</a></span>PWM_INTF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bdf575aafb7ac9aafdd34cd1b8e310f" name="a3bdf575aafb7ac9aafdd34cd1b8e310f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bdf575aafb7ac9aafdd34cd1b8e310f">&#9670;&#160;</a></span>PWM_INTF_CH0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b445b7af56179b36e89014b683f6af1" name="a4b445b7af56179b36e89014b683f6af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b445b7af56179b36e89014b683f6af1">&#9670;&#160;</a></span>PWM_INTF_CH0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a178eb85add332b38ef498dd1d0a65619" name="a178eb85add332b38ef498dd1d0a65619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178eb85add332b38ef498dd1d0a65619">&#9670;&#160;</a></span>PWM_INTF_CH0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47e7dc9a995e322d3666c1d07dd820e4" name="a47e7dc9a995e322d3666c1d07dd820e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47e7dc9a995e322d3666c1d07dd820e4">&#9670;&#160;</a></span>PWM_INTF_CH0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c6d9eba7d093a51f4cf4702e52bf544" name="a7c6d9eba7d093a51f4cf4702e52bf544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c6d9eba7d093a51f4cf4702e52bf544">&#9670;&#160;</a></span>PWM_INTF_CH0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac671e0d5bfe89737407ec5bd05e82b20" name="ac671e0d5bfe89737407ec5bd05e82b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac671e0d5bfe89737407ec5bd05e82b20">&#9670;&#160;</a></span>PWM_INTF_CH1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af79ab6a4e0c622fccb65ffb748180edc" name="af79ab6a4e0c622fccb65ffb748180edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af79ab6a4e0c622fccb65ffb748180edc">&#9670;&#160;</a></span>PWM_INTF_CH1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a813225ad8077c1c36b6631b2dd930ee9" name="a813225ad8077c1c36b6631b2dd930ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a813225ad8077c1c36b6631b2dd930ee9">&#9670;&#160;</a></span>PWM_INTF_CH1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed3a872750b108deffbd74b97ee9cbb3" name="aed3a872750b108deffbd74b97ee9cbb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed3a872750b108deffbd74b97ee9cbb3">&#9670;&#160;</a></span>PWM_INTF_CH1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adffa90882b216f68357bd5d7a6e54bae" name="adffa90882b216f68357bd5d7a6e54bae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adffa90882b216f68357bd5d7a6e54bae">&#9670;&#160;</a></span>PWM_INTF_CH1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c80fd9cb3d80fbb2f128123eaf23d79" name="a0c80fd9cb3d80fbb2f128123eaf23d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c80fd9cb3d80fbb2f128123eaf23d79">&#9670;&#160;</a></span>PWM_INTF_CH2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb7182d218d3d2743673bcc000367c2c" name="acb7182d218d3d2743673bcc000367c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb7182d218d3d2743673bcc000367c2c">&#9670;&#160;</a></span>PWM_INTF_CH2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04a2f9f3310f675bd8eb080bb515b738" name="a04a2f9f3310f675bd8eb080bb515b738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04a2f9f3310f675bd8eb080bb515b738">&#9670;&#160;</a></span>PWM_INTF_CH2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae66c0a0ce570079fb5fb550ce7730b97" name="ae66c0a0ce570079fb5fb550ce7730b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae66c0a0ce570079fb5fb550ce7730b97">&#9670;&#160;</a></span>PWM_INTF_CH2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabf8adab1e40f7bfc74277d1dba5dbf7" name="aabf8adab1e40f7bfc74277d1dba5dbf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf8adab1e40f7bfc74277d1dba5dbf7">&#9670;&#160;</a></span>PWM_INTF_CH2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a616f845fb89ce172b2cdfaa4df3dacc1" name="a616f845fb89ce172b2cdfaa4df3dacc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a616f845fb89ce172b2cdfaa4df3dacc1">&#9670;&#160;</a></span>PWM_INTF_CH3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH3_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7afb349c705f088b2832071b5f6475aa" name="a7afb349c705f088b2832071b5f6475aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7afb349c705f088b2832071b5f6475aa">&#9670;&#160;</a></span>PWM_INTF_CH3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a729d89423bdd8f28e8104cec79877311" name="a729d89423bdd8f28e8104cec79877311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a729d89423bdd8f28e8104cec79877311">&#9670;&#160;</a></span>PWM_INTF_CH3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8476c62e7fb8e208f98fd319ee52350f" name="a8476c62e7fb8e208f98fd319ee52350f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8476c62e7fb8e208f98fd319ee52350f">&#9670;&#160;</a></span>PWM_INTF_CH3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af412eab8e424d4f87e7640592902c80c" name="af412eab8e424d4f87e7640592902c80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af412eab8e424d4f87e7640592902c80c">&#9670;&#160;</a></span>PWM_INTF_CH3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56e19bfba92fa287f3f3548d795db5f7" name="a56e19bfba92fa287f3f3548d795db5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56e19bfba92fa287f3f3548d795db5f7">&#9670;&#160;</a></span>PWM_INTF_CH4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH4_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5197b3d2a57abfbdb9e633cf28bee0eb" name="a5197b3d2a57abfbdb9e633cf28bee0eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5197b3d2a57abfbdb9e633cf28bee0eb">&#9670;&#160;</a></span>PWM_INTF_CH4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0371472cfcac3ae54223edbd0680deb" name="ad0371472cfcac3ae54223edbd0680deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0371472cfcac3ae54223edbd0680deb">&#9670;&#160;</a></span>PWM_INTF_CH4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09bf2416a2b688a0c4bce26e7b232d02" name="a09bf2416a2b688a0c4bce26e7b232d02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09bf2416a2b688a0c4bce26e7b232d02">&#9670;&#160;</a></span>PWM_INTF_CH4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acaf8e2d1ad80bbdd7499cdf7afc5c4da" name="acaf8e2d1ad80bbdd7499cdf7afc5c4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf8e2d1ad80bbdd7499cdf7afc5c4da">&#9670;&#160;</a></span>PWM_INTF_CH4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a539dcc7c2327f8809ac32f9077638378" name="a539dcc7c2327f8809ac32f9077638378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539dcc7c2327f8809ac32f9077638378">&#9670;&#160;</a></span>PWM_INTF_CH5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH5_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75914b964e93982904760124c5f828e3" name="a75914b964e93982904760124c5f828e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75914b964e93982904760124c5f828e3">&#9670;&#160;</a></span>PWM_INTF_CH5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bb6dfd32f679694fdfec8f62f8f87db" name="a7bb6dfd32f679694fdfec8f62f8f87db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bb6dfd32f679694fdfec8f62f8f87db">&#9670;&#160;</a></span>PWM_INTF_CH5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc3b619ff2c0d0b50f997dbc230333db" name="adc3b619ff2c0d0b50f997dbc230333db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc3b619ff2c0d0b50f997dbc230333db">&#9670;&#160;</a></span>PWM_INTF_CH5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8da8bf9741997418e476a2316b23d00" name="af8da8bf9741997418e476a2316b23d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8da8bf9741997418e476a2316b23d00">&#9670;&#160;</a></span>PWM_INTF_CH5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a002275a1738613d6c117a3694b80a706" name="a002275a1738613d6c117a3694b80a706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002275a1738613d6c117a3694b80a706">&#9670;&#160;</a></span>PWM_INTF_CH6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH6_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a383d5152224b8d5e84cd68fcea659114" name="a383d5152224b8d5e84cd68fcea659114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383d5152224b8d5e84cd68fcea659114">&#9670;&#160;</a></span>PWM_INTF_CH6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dcc7eca0cc205e5843875a2552f57e0" name="a4dcc7eca0cc205e5843875a2552f57e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dcc7eca0cc205e5843875a2552f57e0">&#9670;&#160;</a></span>PWM_INTF_CH6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7f595b7e8845b2876ba9615afec86c3" name="af7f595b7e8845b2876ba9615afec86c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f595b7e8845b2876ba9615afec86c3">&#9670;&#160;</a></span>PWM_INTF_CH6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd635033c3c19abf8f7c0ff21e20a116" name="abd635033c3c19abf8f7c0ff21e20a116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd635033c3c19abf8f7c0ff21e20a116">&#9670;&#160;</a></span>PWM_INTF_CH6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a917dadfb75036794bbed9e4cc944d601" name="a917dadfb75036794bbed9e4cc944d601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a917dadfb75036794bbed9e4cc944d601">&#9670;&#160;</a></span>PWM_INTF_CH7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH7_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1c33520165c2f33261d5a685e5c1e8c" name="af1c33520165c2f33261d5a685e5c1e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c33520165c2f33261d5a685e5c1e8c">&#9670;&#160;</a></span>PWM_INTF_CH7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cadabef6f967db378f8be690051c89b" name="a1cadabef6f967db378f8be690051c89b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cadabef6f967db378f8be690051c89b">&#9670;&#160;</a></span>PWM_INTF_CH7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06ee4f9e678979288b5cd4fcab156e5e" name="a06ee4f9e678979288b5cd4fcab156e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ee4f9e678979288b5cd4fcab156e5e">&#9670;&#160;</a></span>PWM_INTF_CH7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abce09c6f10dc5117cf3ce34062e56c60" name="abce09c6f10dc5117cf3ce34062e56c60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abce09c6f10dc5117cf3ce34062e56c60">&#9670;&#160;</a></span>PWM_INTF_CH7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_CH7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82c3043789766619c77bbde52853b274" name="a82c3043789766619c77bbde52853b274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c3043789766619c77bbde52853b274">&#9670;&#160;</a></span>PWM_INTF_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ac)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae87b64d018d8a07d30b73ab16f643acf" name="ae87b64d018d8a07d30b73ab16f643acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae87b64d018d8a07d30b73ab16f643acf">&#9670;&#160;</a></span>PWM_INTF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afff5dde8100e9390ac41d5b1cf5f3610" name="afff5dde8100e9390ac41d5b1cf5f3610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afff5dde8100e9390ac41d5b1cf5f3610">&#9670;&#160;</a></span>PWM_INTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a066b7490aca78fdd4c8a244288c62c17" name="a066b7490aca78fdd4c8a244288c62c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a066b7490aca78fdd4c8a244288c62c17">&#9670;&#160;</a></span>PWM_INTR_CH0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH0_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c8624b5b2525e1df48b81c93b485917" name="a5c8624b5b2525e1df48b81c93b485917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8624b5b2525e1df48b81c93b485917">&#9670;&#160;</a></span>PWM_INTR_CH0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2e3a2c832a6fbbf6e953ed4b3cee994" name="ae2e3a2c832a6fbbf6e953ed4b3cee994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e3a2c832a6fbbf6e953ed4b3cee994">&#9670;&#160;</a></span>PWM_INTR_CH0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac81ef496ac0178a0cdcede404051b8a9" name="ac81ef496ac0178a0cdcede404051b8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac81ef496ac0178a0cdcede404051b8a9">&#9670;&#160;</a></span>PWM_INTR_CH0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb2ccdb4a89274f8c00911857b9d93cb" name="afb2ccdb4a89274f8c00911857b9d93cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2ccdb4a89274f8c00911857b9d93cb">&#9670;&#160;</a></span>PWM_INTR_CH0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74d080f79bdd87f421f868f313969a94" name="a74d080f79bdd87f421f868f313969a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74d080f79bdd87f421f868f313969a94">&#9670;&#160;</a></span>PWM_INTR_CH1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH1_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33787fc2dd0724122e9b872d2a44d8cd" name="a33787fc2dd0724122e9b872d2a44d8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33787fc2dd0724122e9b872d2a44d8cd">&#9670;&#160;</a></span>PWM_INTR_CH1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dd01160e1b129a8c23e736be88d27dd" name="a1dd01160e1b129a8c23e736be88d27dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd01160e1b129a8c23e736be88d27dd">&#9670;&#160;</a></span>PWM_INTR_CH1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f4256f7e75e132fd686cdda035803b4" name="a8f4256f7e75e132fd686cdda035803b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f4256f7e75e132fd686cdda035803b4">&#9670;&#160;</a></span>PWM_INTR_CH1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8eb62834facae5b1ce6b238f3465d1a6" name="a8eb62834facae5b1ce6b238f3465d1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eb62834facae5b1ce6b238f3465d1a6">&#9670;&#160;</a></span>PWM_INTR_CH1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0056a76460b72974d632ec2686c919b4" name="a0056a76460b72974d632ec2686c919b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0056a76460b72974d632ec2686c919b4">&#9670;&#160;</a></span>PWM_INTR_CH2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH2_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9c75c2843cf197cf4cc4b41cb425d72" name="af9c75c2843cf197cf4cc4b41cb425d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c75c2843cf197cf4cc4b41cb425d72">&#9670;&#160;</a></span>PWM_INTR_CH2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1db933727e5927eb96ace14dfcf5b2ee" name="a1db933727e5927eb96ace14dfcf5b2ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1db933727e5927eb96ace14dfcf5b2ee">&#9670;&#160;</a></span>PWM_INTR_CH2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad48d9d12cd1c7c0a407d3371427ffde1" name="ad48d9d12cd1c7c0a407d3371427ffde1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad48d9d12cd1c7c0a407d3371427ffde1">&#9670;&#160;</a></span>PWM_INTR_CH2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03ad2c8862db67c2f686b845708891b9" name="a03ad2c8862db67c2f686b845708891b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ad2c8862db67c2f686b845708891b9">&#9670;&#160;</a></span>PWM_INTR_CH2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dfcc143f2ce47e4d292cc493cb3a05f" name="a2dfcc143f2ce47e4d292cc493cb3a05f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dfcc143f2ce47e4d292cc493cb3a05f">&#9670;&#160;</a></span>PWM_INTR_CH3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH3_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15daca05d4bbd7cac7ac5b058fef2fb5" name="a15daca05d4bbd7cac7ac5b058fef2fb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15daca05d4bbd7cac7ac5b058fef2fb5">&#9670;&#160;</a></span>PWM_INTR_CH3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa312c07eec495ef8d76b3acb945c48ae" name="aa312c07eec495ef8d76b3acb945c48ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa312c07eec495ef8d76b3acb945c48ae">&#9670;&#160;</a></span>PWM_INTR_CH3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76391be93432bbadf2ff3ea35f7b39ac" name="a76391be93432bbadf2ff3ea35f7b39ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76391be93432bbadf2ff3ea35f7b39ac">&#9670;&#160;</a></span>PWM_INTR_CH3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac014bf1b2d18db6a6d644a9d2bfd66c5" name="ac014bf1b2d18db6a6d644a9d2bfd66c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac014bf1b2d18db6a6d644a9d2bfd66c5">&#9670;&#160;</a></span>PWM_INTR_CH3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4307f57e1f34bfddcf4db370844959f3" name="a4307f57e1f34bfddcf4db370844959f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4307f57e1f34bfddcf4db370844959f3">&#9670;&#160;</a></span>PWM_INTR_CH4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH4_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a061f2471ef64964c90eef700427bc73b" name="a061f2471ef64964c90eef700427bc73b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061f2471ef64964c90eef700427bc73b">&#9670;&#160;</a></span>PWM_INTR_CH4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ba8d74c8996b53455a43ef26a29448a" name="a9ba8d74c8996b53455a43ef26a29448a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ba8d74c8996b53455a43ef26a29448a">&#9670;&#160;</a></span>PWM_INTR_CH4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af565ab74f476c272e90677098c49daf5" name="af565ab74f476c272e90677098c49daf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af565ab74f476c272e90677098c49daf5">&#9670;&#160;</a></span>PWM_INTR_CH4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75f9478c3b09ad96ba549cabc0881d3c" name="a75f9478c3b09ad96ba549cabc0881d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f9478c3b09ad96ba549cabc0881d3c">&#9670;&#160;</a></span>PWM_INTR_CH4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfeaade2cc5009f23cca075ddabca56f" name="acfeaade2cc5009f23cca075ddabca56f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfeaade2cc5009f23cca075ddabca56f">&#9670;&#160;</a></span>PWM_INTR_CH5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH5_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5259b2b9193b94370516229c0b1677c2" name="a5259b2b9193b94370516229c0b1677c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5259b2b9193b94370516229c0b1677c2">&#9670;&#160;</a></span>PWM_INTR_CH5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e459d632f378849f6b202b7d5bb0e12" name="a8e459d632f378849f6b202b7d5bb0e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e459d632f378849f6b202b7d5bb0e12">&#9670;&#160;</a></span>PWM_INTR_CH5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50800e395eaeba0924a220f37b4b10fc" name="a50800e395eaeba0924a220f37b4b10fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50800e395eaeba0924a220f37b4b10fc">&#9670;&#160;</a></span>PWM_INTR_CH5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc4ae6cf4d4fc6388b6263b5bcebc872" name="abc4ae6cf4d4fc6388b6263b5bcebc872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4ae6cf4d4fc6388b6263b5bcebc872">&#9670;&#160;</a></span>PWM_INTR_CH5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b0b452cf8d895be1f34a2fdbe0bb489" name="a6b0b452cf8d895be1f34a2fdbe0bb489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b0b452cf8d895be1f34a2fdbe0bb489">&#9670;&#160;</a></span>PWM_INTR_CH6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH6_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e2b33bd5fd4c3f88cb3c204e8b19bef" name="a8e2b33bd5fd4c3f88cb3c204e8b19bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e2b33bd5fd4c3f88cb3c204e8b19bef">&#9670;&#160;</a></span>PWM_INTR_CH6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66676a6ed4d942a7eef426b79aa02fda" name="a66676a6ed4d942a7eef426b79aa02fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66676a6ed4d942a7eef426b79aa02fda">&#9670;&#160;</a></span>PWM_INTR_CH6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adee89f5deb4a530f43e876cc55532341" name="adee89f5deb4a530f43e876cc55532341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee89f5deb4a530f43e876cc55532341">&#9670;&#160;</a></span>PWM_INTR_CH6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d3a7972c2494377f104684a213f8291" name="a9d3a7972c2494377f104684a213f8291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d3a7972c2494377f104684a213f8291">&#9670;&#160;</a></span>PWM_INTR_CH6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0edacca55c8df16c06b3ccf878fcbf3" name="af0edacca55c8df16c06b3ccf878fcbf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0edacca55c8df16c06b3ccf878fcbf3">&#9670;&#160;</a></span>PWM_INTR_CH7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH7_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af788c502bba1e2a10cda0ba701bc9253" name="af788c502bba1e2a10cda0ba701bc9253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af788c502bba1e2a10cda0ba701bc9253">&#9670;&#160;</a></span>PWM_INTR_CH7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75260afb9083d7180d4020c8b9849740" name="a75260afb9083d7180d4020c8b9849740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75260afb9083d7180d4020c8b9849740">&#9670;&#160;</a></span>PWM_INTR_CH7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c629325bb17830c204c4e5c24575691" name="a4c629325bb17830c204c4e5c24575691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c629325bb17830c204c4e5c24575691">&#9670;&#160;</a></span>PWM_INTR_CH7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92ab9b4232e3c8a1e70c141b5653acc3" name="a92ab9b4232e3c8a1e70c141b5653acc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ab9b4232e3c8a1e70c141b5653acc3">&#9670;&#160;</a></span>PWM_INTR_CH7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bff167907c95efd75f0345fb291a717" name="a1bff167907c95efd75f0345fb291a717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bff167907c95efd75f0345fb291a717">&#9670;&#160;</a></span>PWM_INTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b05a06c912632f19bc3da66435264cf" name="a3b05a06c912632f19bc3da66435264cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b05a06c912632f19bc3da66435264cf">&#9670;&#160;</a></span>PWM_INTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15aea11b54504f76bf1cf68b9cd12dda" name="a15aea11b54504f76bf1cf68b9cd12dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15aea11b54504f76bf1cf68b9cd12dda">&#9670;&#160;</a></span>PWM_INTS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13af539c5f004a9bc9b476084727124a" name="a13af539c5f004a9bc9b476084727124a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13af539c5f004a9bc9b476084727124a">&#9670;&#160;</a></span>PWM_INTS_CH0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a335a70e2cf7c27a8a208d1a515ea3533" name="a335a70e2cf7c27a8a208d1a515ea3533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a335a70e2cf7c27a8a208d1a515ea3533">&#9670;&#160;</a></span>PWM_INTS_CH0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d24528ca967b1cbe4e742d82cb8e8a4" name="a2d24528ca967b1cbe4e742d82cb8e8a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d24528ca967b1cbe4e742d82cb8e8a4">&#9670;&#160;</a></span>PWM_INTS_CH0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e3de2eaf4e818950d28dead88545fb1" name="a2e3de2eaf4e818950d28dead88545fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e3de2eaf4e818950d28dead88545fb1">&#9670;&#160;</a></span>PWM_INTS_CH0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc41065619a8aeb117f1ef4372a81279" name="afc41065619a8aeb117f1ef4372a81279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc41065619a8aeb117f1ef4372a81279">&#9670;&#160;</a></span>PWM_INTS_CH0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9c589f2722371e1bf28a053bf500bae" name="af9c589f2722371e1bf28a053bf500bae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c589f2722371e1bf28a053bf500bae">&#9670;&#160;</a></span>PWM_INTS_CH1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f919b0d24af09f35957a75e1f18b460" name="a7f919b0d24af09f35957a75e1f18b460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f919b0d24af09f35957a75e1f18b460">&#9670;&#160;</a></span>PWM_INTS_CH1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6132b466f260ba41392cca835f6aa272" name="a6132b466f260ba41392cca835f6aa272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6132b466f260ba41392cca835f6aa272">&#9670;&#160;</a></span>PWM_INTS_CH1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc8e6a7be842133c2ec8db22792f63a4" name="abc8e6a7be842133c2ec8db22792f63a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc8e6a7be842133c2ec8db22792f63a4">&#9670;&#160;</a></span>PWM_INTS_CH1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07398cd9e719cdd04a14b01a7d3bddd9" name="a07398cd9e719cdd04a14b01a7d3bddd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07398cd9e719cdd04a14b01a7d3bddd9">&#9670;&#160;</a></span>PWM_INTS_CH1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22dc44498fb9ab09608dd548ae3ff8a0" name="a22dc44498fb9ab09608dd548ae3ff8a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22dc44498fb9ab09608dd548ae3ff8a0">&#9670;&#160;</a></span>PWM_INTS_CH2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa99b360bf59d520a92af8ffa349a5371" name="aa99b360bf59d520a92af8ffa349a5371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa99b360bf59d520a92af8ffa349a5371">&#9670;&#160;</a></span>PWM_INTS_CH2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93569828673e11fe5075c41a807b6c4e" name="a93569828673e11fe5075c41a807b6c4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93569828673e11fe5075c41a807b6c4e">&#9670;&#160;</a></span>PWM_INTS_CH2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93da062cf2c2d7bfb4e833a76bd8cb74" name="a93da062cf2c2d7bfb4e833a76bd8cb74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93da062cf2c2d7bfb4e833a76bd8cb74">&#9670;&#160;</a></span>PWM_INTS_CH2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaae1b09a4d3abac1b2ffb20ab208d22e" name="aaae1b09a4d3abac1b2ffb20ab208d22e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae1b09a4d3abac1b2ffb20ab208d22e">&#9670;&#160;</a></span>PWM_INTS_CH2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6a587a860356bf7448fb95700d11273" name="ad6a587a860356bf7448fb95700d11273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a587a860356bf7448fb95700d11273">&#9670;&#160;</a></span>PWM_INTS_CH3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH3_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a383a1324114216c5d5e80ae722c8ea38" name="a383a1324114216c5d5e80ae722c8ea38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383a1324114216c5d5e80ae722c8ea38">&#9670;&#160;</a></span>PWM_INTS_CH3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9aa22889478b4f86575712fa2c312965" name="a9aa22889478b4f86575712fa2c312965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aa22889478b4f86575712fa2c312965">&#9670;&#160;</a></span>PWM_INTS_CH3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a153c4590ef2a510e0a87fdb0ab2c7c58" name="a153c4590ef2a510e0a87fdb0ab2c7c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a153c4590ef2a510e0a87fdb0ab2c7c58">&#9670;&#160;</a></span>PWM_INTS_CH3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaca29f528190615729f0be4a82a11b8" name="abaca29f528190615729f0be4a82a11b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaca29f528190615729f0be4a82a11b8">&#9670;&#160;</a></span>PWM_INTS_CH3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16d6785653710a027cdb4fc4e2f6c189" name="a16d6785653710a027cdb4fc4e2f6c189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16d6785653710a027cdb4fc4e2f6c189">&#9670;&#160;</a></span>PWM_INTS_CH4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH4_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6830d5d96ade4a77d6205ec6052e49d0" name="a6830d5d96ade4a77d6205ec6052e49d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6830d5d96ade4a77d6205ec6052e49d0">&#9670;&#160;</a></span>PWM_INTS_CH4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a250a95d61f62535ac4976a704039375b" name="a250a95d61f62535ac4976a704039375b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a250a95d61f62535ac4976a704039375b">&#9670;&#160;</a></span>PWM_INTS_CH4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b2dfa36e6baa6269d903d8b759b3848" name="a0b2dfa36e6baa6269d903d8b759b3848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b2dfa36e6baa6269d903d8b759b3848">&#9670;&#160;</a></span>PWM_INTS_CH4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92267ab9c9ef5bd62945ee9bcf29bd04" name="a92267ab9c9ef5bd62945ee9bcf29bd04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92267ab9c9ef5bd62945ee9bcf29bd04">&#9670;&#160;</a></span>PWM_INTS_CH4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9807f757f957227c8b38249c8296a21" name="ac9807f757f957227c8b38249c8296a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9807f757f957227c8b38249c8296a21">&#9670;&#160;</a></span>PWM_INTS_CH5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH5_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5024da9a8a1fc6c1a5cef1b0bea72dc" name="ad5024da9a8a1fc6c1a5cef1b0bea72dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5024da9a8a1fc6c1a5cef1b0bea72dc">&#9670;&#160;</a></span>PWM_INTS_CH5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2f13881476c4a2c82520499785ed298" name="ae2f13881476c4a2c82520499785ed298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2f13881476c4a2c82520499785ed298">&#9670;&#160;</a></span>PWM_INTS_CH5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab00f5f7f795b4b8852eb4b6ac2449303" name="ab00f5f7f795b4b8852eb4b6ac2449303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab00f5f7f795b4b8852eb4b6ac2449303">&#9670;&#160;</a></span>PWM_INTS_CH5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae04778b0051193b6f9c2e494a22b6458" name="ae04778b0051193b6f9c2e494a22b6458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae04778b0051193b6f9c2e494a22b6458">&#9670;&#160;</a></span>PWM_INTS_CH5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5de58f7959c2c1df3364fbbf2bc7cb44" name="a5de58f7959c2c1df3364fbbf2bc7cb44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5de58f7959c2c1df3364fbbf2bc7cb44">&#9670;&#160;</a></span>PWM_INTS_CH6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH6_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c6661f642460f713734da99060743a5" name="a9c6661f642460f713734da99060743a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c6661f642460f713734da99060743a5">&#9670;&#160;</a></span>PWM_INTS_CH6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90e1e307451b51203f1bc90e1f9a8a41" name="a90e1e307451b51203f1bc90e1f9a8a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e1e307451b51203f1bc90e1f9a8a41">&#9670;&#160;</a></span>PWM_INTS_CH6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4f8d82c0a4fa0b75b48616cd883f499" name="af4f8d82c0a4fa0b75b48616cd883f499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f8d82c0a4fa0b75b48616cd883f499">&#9670;&#160;</a></span>PWM_INTS_CH6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88f4ec6b770292d2f4945d9e697e3b53" name="a88f4ec6b770292d2f4945d9e697e3b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88f4ec6b770292d2f4945d9e697e3b53">&#9670;&#160;</a></span>PWM_INTS_CH6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfc1df6722962dc5a1d03b7bd724f321" name="adfc1df6722962dc5a1d03b7bd724f321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfc1df6722962dc5a1d03b7bd724f321">&#9670;&#160;</a></span>PWM_INTS_CH7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH7_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae82efad74fd1d013641af57166b30b15" name="ae82efad74fd1d013641af57166b30b15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae82efad74fd1d013641af57166b30b15">&#9670;&#160;</a></span>PWM_INTS_CH7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48276d730daeef7d4c01377229b592f7" name="a48276d730daeef7d4c01377229b592f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48276d730daeef7d4c01377229b592f7">&#9670;&#160;</a></span>PWM_INTS_CH7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c24dcde8bc8095bd4c96587738706cf" name="a3c24dcde8bc8095bd4c96587738706cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c24dcde8bc8095bd4c96587738706cf">&#9670;&#160;</a></span>PWM_INTS_CH7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a67b4409615fc7781b28eaa07662d6b" name="a1a67b4409615fc7781b28eaa07662d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a67b4409615fc7781b28eaa07662d6b">&#9670;&#160;</a></span>PWM_INTS_CH7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_CH7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a961adfd0cd6b06149d0f42b5c83c0562" name="a961adfd0cd6b06149d0f42b5c83c0562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a961adfd0cd6b06149d0f42b5c83c0562">&#9670;&#160;</a></span>PWM_INTS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af13b58fdae5ba561cd465654969cc5ff" name="af13b58fdae5ba561cd465654969cc5ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af13b58fdae5ba561cd465654969cc5ff">&#9670;&#160;</a></span>PWM_INTS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_06354e3bf814a9a205e28ace252ee3f5.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_7bd6dad2f73c9497ac05e0910d6eaf47.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe2fde58e5940b473d8ed5d59c5a430.html">hardware</a></li><li class="navelem"><a class="el" href="dir_92a0b393fa4e0be08b4ff2e0195a4834.html">regs</a></li><li class="navelem"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html">pwm.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
