use volatile::RW;

#[repr(C)]
pub struct Nvic {
    /// Interrupt set-enable registers
    /* 0x0004 */ pub iser0: RW<iser0::Register>,
    /* 0x0008 */ pub iser1: RW<iser1::Register>,
    /* 0x000C */ pub iser2: RW<iser2::Register>,
    /* 0x0010 */ _0: [u32; 29],
    /// Interrupt clear-enable registers
    /* 0x0004 */ icer0: RW<u32>,
    /* 0x0008 */ icer1: RW<u32>,
    /* 0x000C */ icer2: RW<u32>,
    /* 0x0010 */ _1: [u32; 29],
    /// Interrupt set-pending registers
    /* 0x0004 */ ispr0: RW<u32>,
    /* 0x0008 */ ispr1: RW<u32>,
    /* 0x000C */ ispr2: RW<u32>,
    /* 0x0010 */ _2: [u32; 29],
    /// Interrupt clear-pending registers
    /* 0x0004 */ icpr0: RW<u32>,
    /* 0x0008 */ icpr1: RW<u32>,
    /* 0x000C */ icpr2: RW<u32>,
    /* 0x0010 */ _3: [u32; 29],
}

reg!(iser0: u32 {
    _0: 0,
    _1: 1,
    _2: 2,
    _3: 3,
    _4: 4,
    _5: 5,
    _6: 6,
    _7: 7,
    _8: 8,
    _9: 9,
    _10: 10,
    _11: 11,
    _12: 12,
    _13: 13,
    _14: 14,
    _15: 15,
    _16: 16,
    _17: 17,
    _18: 18,
    _19: 19,
    _20: 20,
    _21: 21,
    _22: 22,
    _23: 23,
    _24: 24,
    _25: 25,
    _26: 26,
    _27: 27,
    _28: 28,
    _29: 29,
    _30: 30,
    _31: 31,
});

reg!(iser1: u32 {
    _32: 0,
    _33: 1,
    _34: 2,
    _35: 3,
    _36: 4,
    _37: 5,
    _38: 6,
    _39: 7,
    _40: 8,
    _41: 9,
    _42: 10,
    _43: 11,
    _44: 12,
    _45: 13,
    _46: 14,
    _47: 15,
    _48: 16,
    _49: 17,
    _50: 18,
    _51: 19,
    _52: 20,
    _53: 21,
    _54: 22,
    _55: 23,
    _56: 24,
    _57: 25,
    _58: 26,
    _59: 27,
    _60: 28,
    _61: 29,
    _62: 30,
    _63: 31,
});

reg!(iser2: u32 {
    _64: 0,
    _65: 1,
    _66: 2,
    _67: 3,
    _68: 4,
    _69: 5,
    _70: 6,
    _71: 7,
    _72: 8,
    _73: 9,
    _74: 10,
    _75: 11,
    _76: 12,
    _77: 13,
    _78: 14,
    _79: 15,
    _80: 16,
});
