{
    "DESIGN_NAME": "dot_product",
    "VERILOG_FILES": [
        "dir::src/dot_product_sequential.v"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20.0,

    "SYNTH_PARAMETERS": "WIDTH=8 N=4",
    "FP_CORE_UTIL": 40,
    "PL_TARGET_DENSITY_PCT": 55.0
}