
oc-modbus-master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006aec  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08006c90  08006c90  00007c90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007084  08007084  000091d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007084  08007084  00008084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800708c  0800708c  000091d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800708c  0800708c  0000808c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007090  08007090  00008090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08007094  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041b0  200001d8  0800726c  000091d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004388  0800726c  00009388  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000117e3  00000000  00000000  00009208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b81  00000000  00000000  0001a9eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001128  00000000  00000000  0001d570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d4a  00000000  00000000  0001e698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a09  00000000  00000000  0001f3e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011ad5  00000000  00000000  00037deb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097bb3  00000000  00000000  000498c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e1473  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056fc  00000000  00000000  000e14b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000e6bb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006c74 	.word	0x08006c74

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08006c74 	.word	0x08006c74

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	4a07      	ldr	r2, [pc, #28]	@ (8000f10 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ef4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ef6:	68bb      	ldr	r3, [r7, #8]
 8000ef8:	4a06      	ldr	r2, [pc, #24]	@ (8000f14 <vApplicationGetIdleTaskMemory+0x30>)
 8000efa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2280      	movs	r2, #128	@ 0x80
 8000f00:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f02:	bf00      	nop
 8000f04:	3714      	adds	r7, #20
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	200001f4 	.word	0x200001f4
 8000f14:	20000248 	.word	0x20000248

08000f18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f18:	b5b0      	push	{r4, r5, r7, lr}
 8000f1a:	b08e      	sub	sp, #56	@ 0x38
 8000f1c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f1e:	f000 fb49 	bl	80015b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f22:	f000 f835 	bl	8000f90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f26:	f000 f8bd 	bl	80010a4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f2a:	f000 f891 	bl	8001050 <MX_USART1_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000f2e:	4b14      	ldr	r3, [pc, #80]	@ (8000f80 <main+0x68>)
 8000f30:	f107 041c 	add.w	r4, r7, #28
 8000f34:	461d      	mov	r5, r3
 8000f36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000f42:	f107 031c 	add.w	r3, r7, #28
 8000f46:	2100      	movs	r1, #0
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f001 ffd0 	bl	8002eee <osThreadCreate>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	4a0c      	ldr	r2, [pc, #48]	@ (8000f84 <main+0x6c>)
 8000f52:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  osThreadDef(get_device_diagnostics, x_task_get_device_diagnostics, osPriorityNormal, 0, 128); // task to get the device parameters
 8000f54:	4b0c      	ldr	r3, [pc, #48]	@ (8000f88 <main+0x70>)
 8000f56:	463c      	mov	r4, r7
 8000f58:	461d      	mov	r5, r3
 8000f5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f5e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f62:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  x_task_get_device_diagnostics_handle = osThreadCreate(osThread(get_device_diagnostics), NULL);
 8000f66:	463b      	mov	r3, r7
 8000f68:	2100      	movs	r1, #0
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f001 ffbf 	bl	8002eee <osThreadCreate>
 8000f70:	4603      	mov	r3, r0
 8000f72:	4a06      	ldr	r2, [pc, #24]	@ (8000f8c <main+0x74>)
 8000f74:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000f76:	f001 ffb3 	bl	8002ee0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f7a:	bf00      	nop
 8000f7c:	e7fd      	b.n	8000f7a <main+0x62>
 8000f7e:	bf00      	nop
 8000f80:	08006c9c 	.word	0x08006c9c
 8000f84:	20000490 	.word	0x20000490
 8000f88:	08006cd0 	.word	0x08006cd0
 8000f8c:	20000494 	.word	0x20000494

08000f90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b094      	sub	sp, #80	@ 0x50
 8000f94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f96:	f107 0320 	add.w	r3, r7, #32
 8000f9a:	2230      	movs	r2, #48	@ 0x30
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f003 ff43 	bl	8004e2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa4:	f107 030c 	add.w	r3, r7, #12
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	4b23      	ldr	r3, [pc, #140]	@ (8001048 <SystemClock_Config+0xb8>)
 8000fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fbc:	4a22      	ldr	r2, [pc, #136]	@ (8001048 <SystemClock_Config+0xb8>)
 8000fbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fc2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fc4:	4b20      	ldr	r3, [pc, #128]	@ (8001048 <SystemClock_Config+0xb8>)
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fcc:	60bb      	str	r3, [r7, #8]
 8000fce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800104c <SystemClock_Config+0xbc>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800104c <SystemClock_Config+0xbc>)
 8000fde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000fe2:	6013      	str	r3, [r2, #0]
 8000fe4:	4b19      	ldr	r3, [pc, #100]	@ (800104c <SystemClock_Config+0xbc>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ff8:	2310      	movs	r3, #16
 8000ffa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001000:	f107 0320 	add.w	r3, r7, #32
 8001004:	4618      	mov	r0, r3
 8001006:	f000 fd97 	bl	8001b38 <HAL_RCC_OscConfig>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001010:	f000 f8bc 	bl	800118c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001014:	230f      	movs	r3, #15
 8001016:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001018:	2300      	movs	r3, #0
 800101a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001020:	2300      	movs	r3, #0
 8001022:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001024:	2300      	movs	r3, #0
 8001026:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	2100      	movs	r1, #0
 800102e:	4618      	mov	r0, r3
 8001030:	f000 fffa 	bl	8002028 <HAL_RCC_ClockConfig>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800103a:	f000 f8a7 	bl	800118c <Error_Handler>
  }
}
 800103e:	bf00      	nop
 8001040:	3750      	adds	r7, #80	@ 0x50
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	40023800 	.word	0x40023800
 800104c:	40007000 	.word	0x40007000

08001050 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001054:	4b11      	ldr	r3, [pc, #68]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 8001056:	4a12      	ldr	r2, [pc, #72]	@ (80010a0 <MX_USART1_UART_Init+0x50>)
 8001058:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800105a:	4b10      	ldr	r3, [pc, #64]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 800105c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001060:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001062:	4b0e      	ldr	r3, [pc, #56]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001068:	4b0c      	ldr	r3, [pc, #48]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 800106a:	2200      	movs	r2, #0
 800106c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800106e:	4b0b      	ldr	r3, [pc, #44]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 8001070:	2200      	movs	r2, #0
 8001072:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001074:	4b09      	ldr	r3, [pc, #36]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 8001076:	220c      	movs	r2, #12
 8001078:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800107a:	4b08      	ldr	r3, [pc, #32]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 800107c:	2200      	movs	r2, #0
 800107e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001080:	4b06      	ldr	r3, [pc, #24]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 8001082:	2200      	movs	r2, #0
 8001084:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001086:	4805      	ldr	r0, [pc, #20]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 8001088:	f001 fc4e 	bl	8002928 <HAL_UART_Init>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001092:	f000 f87b 	bl	800118c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000448 	.word	0x20000448
 80010a0:	40011000 	.word	0x40011000

080010a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b088      	sub	sp, #32
 80010a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010aa:	f107 030c 	add.w	r3, r7, #12
 80010ae:	2200      	movs	r2, #0
 80010b0:	601a      	str	r2, [r3, #0]
 80010b2:	605a      	str	r2, [r3, #4]
 80010b4:	609a      	str	r2, [r3, #8]
 80010b6:	60da      	str	r2, [r3, #12]
 80010b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ba:	2300      	movs	r3, #0
 80010bc:	60bb      	str	r3, [r7, #8]
 80010be:	4b20      	ldr	r3, [pc, #128]	@ (8001140 <MX_GPIO_Init+0x9c>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c2:	4a1f      	ldr	r2, [pc, #124]	@ (8001140 <MX_GPIO_Init+0x9c>)
 80010c4:	f043 0304 	orr.w	r3, r3, #4
 80010c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001140 <MX_GPIO_Init+0x9c>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ce:	f003 0304 	and.w	r3, r3, #4
 80010d2:	60bb      	str	r3, [r7, #8]
 80010d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	607b      	str	r3, [r7, #4]
 80010da:	4b19      	ldr	r3, [pc, #100]	@ (8001140 <MX_GPIO_Init+0x9c>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010de:	4a18      	ldr	r2, [pc, #96]	@ (8001140 <MX_GPIO_Init+0x9c>)
 80010e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e6:	4b16      	ldr	r3, [pc, #88]	@ (8001140 <MX_GPIO_Init+0x9c>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010ee:	607b      	str	r3, [r7, #4]
 80010f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	603b      	str	r3, [r7, #0]
 80010f6:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <MX_GPIO_Init+0x9c>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fa:	4a11      	ldr	r2, [pc, #68]	@ (8001140 <MX_GPIO_Init+0x9c>)
 80010fc:	f043 0301 	orr.w	r3, r3, #1
 8001100:	6313      	str	r3, [r2, #48]	@ 0x30
 8001102:	4b0f      	ldr	r3, [pc, #60]	@ (8001140 <MX_GPIO_Init+0x9c>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	603b      	str	r3, [r7, #0]
 800110c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(user_led_GPIO_Port, user_led_Pin, GPIO_PIN_RESET);
 800110e:	2200      	movs	r2, #0
 8001110:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001114:	480b      	ldr	r0, [pc, #44]	@ (8001144 <MX_GPIO_Init+0xa0>)
 8001116:	f000 fcf5 	bl	8001b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : user_led_Pin */
  GPIO_InitStruct.Pin = user_led_Pin;
 800111a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800111e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001120:	2301      	movs	r3, #1
 8001122:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001124:	2300      	movs	r3, #0
 8001126:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001128:	2300      	movs	r3, #0
 800112a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(user_led_GPIO_Port, &GPIO_InitStruct);
 800112c:	f107 030c 	add.w	r3, r7, #12
 8001130:	4619      	mov	r1, r3
 8001132:	4804      	ldr	r0, [pc, #16]	@ (8001144 <MX_GPIO_Init+0xa0>)
 8001134:	f000 fb62 	bl	80017fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001138:	bf00      	nop
 800113a:	3720      	adds	r7, #32
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40023800 	.word	0x40023800
 8001144:	40020800 	.word	0x40020800

08001148 <x_task_get_device_diagnostics>:
 * @fn void x_task_get_device_diagnostics(const void*)
 * @brief Get the device diagnostics values (see firmware docs for more info)
 *
 * @param args parameter to the task
 */
void x_task_get_device_diagnostics(void const* args) {
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
	for(;;) {

		vTaskDelay(pdMS_TO_TICKS(10));
 8001150:	200a      	movs	r0, #10
 8001152:	f002 f977 	bl	8003444 <vTaskDelay>
 8001156:	e7fb      	b.n	8001150 <x_task_get_device_diagnostics+0x8>

08001158 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001160:	2001      	movs	r0, #1
 8001162:	f001 ff10 	bl	8002f86 <osDelay>
 8001166:	e7fb      	b.n	8001160 <StartDefaultTask+0x8>

08001168 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a04      	ldr	r2, [pc, #16]	@ (8001188 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d101      	bne.n	800117e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800117a:	f000 fa3d 	bl	80015f8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40010000 	.word	0x40010000

0800118c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001190:	b672      	cpsid	i
}
 8001192:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <Error_Handler+0x8>

08001198 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	607b      	str	r3, [r7, #4]
 80011a2:	4b12      	ldr	r3, [pc, #72]	@ (80011ec <HAL_MspInit+0x54>)
 80011a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011a6:	4a11      	ldr	r2, [pc, #68]	@ (80011ec <HAL_MspInit+0x54>)
 80011a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80011ae:	4b0f      	ldr	r3, [pc, #60]	@ (80011ec <HAL_MspInit+0x54>)
 80011b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	603b      	str	r3, [r7, #0]
 80011be:	4b0b      	ldr	r3, [pc, #44]	@ (80011ec <HAL_MspInit+0x54>)
 80011c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c2:	4a0a      	ldr	r2, [pc, #40]	@ (80011ec <HAL_MspInit+0x54>)
 80011c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ca:	4b08      	ldr	r3, [pc, #32]	@ (80011ec <HAL_MspInit+0x54>)
 80011cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011d2:	603b      	str	r3, [r7, #0]
 80011d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011d6:	2200      	movs	r2, #0
 80011d8:	210f      	movs	r1, #15
 80011da:	f06f 0001 	mvn.w	r0, #1
 80011de:	f000 fae3 	bl	80017a8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40023800 	.word	0x40023800

080011f0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08a      	sub	sp, #40	@ 0x28
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
 8001206:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a19      	ldr	r2, [pc, #100]	@ (8001274 <HAL_UART_MspInit+0x84>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d12c      	bne.n	800126c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	613b      	str	r3, [r7, #16]
 8001216:	4b18      	ldr	r3, [pc, #96]	@ (8001278 <HAL_UART_MspInit+0x88>)
 8001218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800121a:	4a17      	ldr	r2, [pc, #92]	@ (8001278 <HAL_UART_MspInit+0x88>)
 800121c:	f043 0310 	orr.w	r3, r3, #16
 8001220:	6453      	str	r3, [r2, #68]	@ 0x44
 8001222:	4b15      	ldr	r3, [pc, #84]	@ (8001278 <HAL_UART_MspInit+0x88>)
 8001224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001226:	f003 0310 	and.w	r3, r3, #16
 800122a:	613b      	str	r3, [r7, #16]
 800122c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	60fb      	str	r3, [r7, #12]
 8001232:	4b11      	ldr	r3, [pc, #68]	@ (8001278 <HAL_UART_MspInit+0x88>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	4a10      	ldr	r2, [pc, #64]	@ (8001278 <HAL_UART_MspInit+0x88>)
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	6313      	str	r3, [r2, #48]	@ 0x30
 800123e:	4b0e      	ldr	r3, [pc, #56]	@ (8001278 <HAL_UART_MspInit+0x88>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800124a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800124e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001250:	2302      	movs	r3, #2
 8001252:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001254:	2300      	movs	r3, #0
 8001256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001258:	2303      	movs	r3, #3
 800125a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800125c:	2307      	movs	r3, #7
 800125e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001260:	f107 0314 	add.w	r3, r7, #20
 8001264:	4619      	mov	r1, r3
 8001266:	4805      	ldr	r0, [pc, #20]	@ (800127c <HAL_UART_MspInit+0x8c>)
 8001268:	f000 fac8 	bl	80017fc <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800126c:	bf00      	nop
 800126e:	3728      	adds	r7, #40	@ 0x28
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40011000 	.word	0x40011000
 8001278:	40023800 	.word	0x40023800
 800127c:	40020000 	.word	0x40020000

08001280 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08c      	sub	sp, #48	@ 0x30
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001288:	2300      	movs	r3, #0
 800128a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 800128c:	2300      	movs	r3, #0
 800128e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001290:	2300      	movs	r3, #0
 8001292:	60bb      	str	r3, [r7, #8]
 8001294:	4b2e      	ldr	r3, [pc, #184]	@ (8001350 <HAL_InitTick+0xd0>)
 8001296:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001298:	4a2d      	ldr	r2, [pc, #180]	@ (8001350 <HAL_InitTick+0xd0>)
 800129a:	f043 0301 	orr.w	r3, r3, #1
 800129e:	6453      	str	r3, [r2, #68]	@ 0x44
 80012a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001350 <HAL_InitTick+0xd0>)
 80012a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012a4:	f003 0301 	and.w	r3, r3, #1
 80012a8:	60bb      	str	r3, [r7, #8]
 80012aa:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012ac:	f107 020c 	add.w	r2, r7, #12
 80012b0:	f107 0310 	add.w	r3, r7, #16
 80012b4:	4611      	mov	r1, r2
 80012b6:	4618      	mov	r0, r3
 80012b8:	f001 f896 	bl	80023e8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80012bc:	f001 f880 	bl	80023c0 <HAL_RCC_GetPCLK2Freq>
 80012c0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012c4:	4a23      	ldr	r2, [pc, #140]	@ (8001354 <HAL_InitTick+0xd4>)
 80012c6:	fba2 2303 	umull	r2, r3, r2, r3
 80012ca:	0c9b      	lsrs	r3, r3, #18
 80012cc:	3b01      	subs	r3, #1
 80012ce:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80012d0:	4b21      	ldr	r3, [pc, #132]	@ (8001358 <HAL_InitTick+0xd8>)
 80012d2:	4a22      	ldr	r2, [pc, #136]	@ (800135c <HAL_InitTick+0xdc>)
 80012d4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80012d6:	4b20      	ldr	r3, [pc, #128]	@ (8001358 <HAL_InitTick+0xd8>)
 80012d8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80012dc:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80012de:	4a1e      	ldr	r2, [pc, #120]	@ (8001358 <HAL_InitTick+0xd8>)
 80012e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80012e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001358 <HAL_InitTick+0xd8>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001358 <HAL_InitTick+0xd8>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012f0:	4b19      	ldr	r3, [pc, #100]	@ (8001358 <HAL_InitTick+0xd8>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80012f6:	4818      	ldr	r0, [pc, #96]	@ (8001358 <HAL_InitTick+0xd8>)
 80012f8:	f001 f8a8 	bl	800244c <HAL_TIM_Base_Init>
 80012fc:	4603      	mov	r3, r0
 80012fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001302:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001306:	2b00      	cmp	r3, #0
 8001308:	d11b      	bne.n	8001342 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800130a:	4813      	ldr	r0, [pc, #76]	@ (8001358 <HAL_InitTick+0xd8>)
 800130c:	f001 f8f8 	bl	8002500 <HAL_TIM_Base_Start_IT>
 8001310:	4603      	mov	r3, r0
 8001312:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001316:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800131a:	2b00      	cmp	r3, #0
 800131c:	d111      	bne.n	8001342 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800131e:	2019      	movs	r0, #25
 8001320:	f000 fa5e 	bl	80017e0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b0f      	cmp	r3, #15
 8001328:	d808      	bhi.n	800133c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800132a:	2200      	movs	r2, #0
 800132c:	6879      	ldr	r1, [r7, #4]
 800132e:	2019      	movs	r0, #25
 8001330:	f000 fa3a 	bl	80017a8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001334:	4a0a      	ldr	r2, [pc, #40]	@ (8001360 <HAL_InitTick+0xe0>)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6013      	str	r3, [r2, #0]
 800133a:	e002      	b.n	8001342 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001342:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001346:	4618      	mov	r0, r3
 8001348:	3730      	adds	r7, #48	@ 0x30
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40023800 	.word	0x40023800
 8001354:	431bde83 	.word	0x431bde83
 8001358:	20000498 	.word	0x20000498
 800135c:	40010000 	.word	0x40010000
 8001360:	20000004 	.word	0x20000004

08001364 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001368:	bf00      	nop
 800136a:	e7fd      	b.n	8001368 <NMI_Handler+0x4>

0800136c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001370:	bf00      	nop
 8001372:	e7fd      	b.n	8001370 <HardFault_Handler+0x4>

08001374 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001378:	bf00      	nop
 800137a:	e7fd      	b.n	8001378 <MemManage_Handler+0x4>

0800137c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001380:	bf00      	nop
 8001382:	e7fd      	b.n	8001380 <BusFault_Handler+0x4>

08001384 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001388:	bf00      	nop
 800138a:	e7fd      	b.n	8001388 <UsageFault_Handler+0x4>

0800138c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001390:	bf00      	nop
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
	...

0800139c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80013a0:	4802      	ldr	r0, [pc, #8]	@ (80013ac <TIM1_UP_TIM10_IRQHandler+0x10>)
 80013a2:	f001 f90f 	bl	80025c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20000498 	.word	0x20000498

080013b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  return 1;
 80013b4:	2301      	movs	r3, #1
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <_kill>:

int _kill(int pid, int sig)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013ca:	f003 fd81 	bl	8004ed0 <__errno>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2216      	movs	r2, #22
 80013d2:	601a      	str	r2, [r3, #0]
  return -1;
 80013d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <_exit>:

void _exit (int status)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013e8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f7ff ffe7 	bl	80013c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013f2:	bf00      	nop
 80013f4:	e7fd      	b.n	80013f2 <_exit+0x12>

080013f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b086      	sub	sp, #24
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	60f8      	str	r0, [r7, #12]
 80013fe:	60b9      	str	r1, [r7, #8]
 8001400:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001402:	2300      	movs	r3, #0
 8001404:	617b      	str	r3, [r7, #20]
 8001406:	e00a      	b.n	800141e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001408:	f3af 8000 	nop.w
 800140c:	4601      	mov	r1, r0
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	1c5a      	adds	r2, r3, #1
 8001412:	60ba      	str	r2, [r7, #8]
 8001414:	b2ca      	uxtb	r2, r1
 8001416:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	3301      	adds	r3, #1
 800141c:	617b      	str	r3, [r7, #20]
 800141e:	697a      	ldr	r2, [r7, #20]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	429a      	cmp	r2, r3
 8001424:	dbf0      	blt.n	8001408 <_read+0x12>
  }

  return len;
 8001426:	687b      	ldr	r3, [r7, #4]
}
 8001428:	4618      	mov	r0, r3
 800142a:	3718      	adds	r7, #24
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]
 8001440:	e009      	b.n	8001456 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	1c5a      	adds	r2, r3, #1
 8001446:	60ba      	str	r2, [r7, #8]
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	4618      	mov	r0, r3
 800144c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	3301      	adds	r3, #1
 8001454:	617b      	str	r3, [r7, #20]
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	429a      	cmp	r2, r3
 800145c:	dbf1      	blt.n	8001442 <_write+0x12>
  }
  return len;
 800145e:	687b      	ldr	r3, [r7, #4]
}
 8001460:	4618      	mov	r0, r3
 8001462:	3718      	adds	r7, #24
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <_close>:

int _close(int file)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001470:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001474:	4618      	mov	r0, r3
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001490:	605a      	str	r2, [r3, #4]
  return 0;
 8001492:	2300      	movs	r3, #0
}
 8001494:	4618      	mov	r0, r3
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <_isatty>:

int _isatty(int file)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014a8:	2301      	movs	r3, #1
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014b6:	b480      	push	{r7}
 80014b8:	b085      	sub	sp, #20
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	60f8      	str	r0, [r7, #12]
 80014be:	60b9      	str	r1, [r7, #8]
 80014c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014c2:	2300      	movs	r3, #0
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3714      	adds	r7, #20
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014d8:	4a14      	ldr	r2, [pc, #80]	@ (800152c <_sbrk+0x5c>)
 80014da:	4b15      	ldr	r3, [pc, #84]	@ (8001530 <_sbrk+0x60>)
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014e4:	4b13      	ldr	r3, [pc, #76]	@ (8001534 <_sbrk+0x64>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d102      	bne.n	80014f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014ec:	4b11      	ldr	r3, [pc, #68]	@ (8001534 <_sbrk+0x64>)
 80014ee:	4a12      	ldr	r2, [pc, #72]	@ (8001538 <_sbrk+0x68>)
 80014f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014f2:	4b10      	ldr	r3, [pc, #64]	@ (8001534 <_sbrk+0x64>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4413      	add	r3, r2
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d207      	bcs.n	8001510 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001500:	f003 fce6 	bl	8004ed0 <__errno>
 8001504:	4603      	mov	r3, r0
 8001506:	220c      	movs	r2, #12
 8001508:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800150a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800150e:	e009      	b.n	8001524 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001510:	4b08      	ldr	r3, [pc, #32]	@ (8001534 <_sbrk+0x64>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001516:	4b07      	ldr	r3, [pc, #28]	@ (8001534 <_sbrk+0x64>)
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4413      	add	r3, r2
 800151e:	4a05      	ldr	r2, [pc, #20]	@ (8001534 <_sbrk+0x64>)
 8001520:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001522:	68fb      	ldr	r3, [r7, #12]
}
 8001524:	4618      	mov	r0, r3
 8001526:	3718      	adds	r7, #24
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20010000 	.word	0x20010000
 8001530:	00000400 	.word	0x00000400
 8001534:	200004e0 	.word	0x200004e0
 8001538:	20004388 	.word	0x20004388

0800153c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001540:	4b06      	ldr	r3, [pc, #24]	@ (800155c <SystemInit+0x20>)
 8001542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001546:	4a05      	ldr	r2, [pc, #20]	@ (800155c <SystemInit+0x20>)
 8001548:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800154c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001550:	bf00      	nop
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	e000ed00 	.word	0xe000ed00

08001560 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001560:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001598 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001564:	f7ff ffea 	bl	800153c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001568:	480c      	ldr	r0, [pc, #48]	@ (800159c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800156a:	490d      	ldr	r1, [pc, #52]	@ (80015a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800156c:	4a0d      	ldr	r2, [pc, #52]	@ (80015a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800156e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001570:	e002      	b.n	8001578 <LoopCopyDataInit>

08001572 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001572:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001574:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001576:	3304      	adds	r3, #4

08001578 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001578:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800157a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800157c:	d3f9      	bcc.n	8001572 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800157e:	4a0a      	ldr	r2, [pc, #40]	@ (80015a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001580:	4c0a      	ldr	r4, [pc, #40]	@ (80015ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001582:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001584:	e001      	b.n	800158a <LoopFillZerobss>

08001586 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001586:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001588:	3204      	adds	r2, #4

0800158a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800158a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800158c:	d3fb      	bcc.n	8001586 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800158e:	f003 fca5 	bl	8004edc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001592:	f7ff fcc1 	bl	8000f18 <main>
  bx  lr    
 8001596:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001598:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800159c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015a0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80015a4:	08007094 	.word	0x08007094
  ldr r2, =_sbss
 80015a8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80015ac:	20004388 	.word	0x20004388

080015b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015b0:	e7fe      	b.n	80015b0 <ADC_IRQHandler>
	...

080015b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015b8:	4b0e      	ldr	r3, [pc, #56]	@ (80015f4 <HAL_Init+0x40>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a0d      	ldr	r2, [pc, #52]	@ (80015f4 <HAL_Init+0x40>)
 80015be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015c4:	4b0b      	ldr	r3, [pc, #44]	@ (80015f4 <HAL_Init+0x40>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a0a      	ldr	r2, [pc, #40]	@ (80015f4 <HAL_Init+0x40>)
 80015ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015d0:	4b08      	ldr	r3, [pc, #32]	@ (80015f4 <HAL_Init+0x40>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a07      	ldr	r2, [pc, #28]	@ (80015f4 <HAL_Init+0x40>)
 80015d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015dc:	2003      	movs	r0, #3
 80015de:	f000 f8d8 	bl	8001792 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015e2:	200f      	movs	r0, #15
 80015e4:	f7ff fe4c 	bl	8001280 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015e8:	f7ff fdd6 	bl	8001198 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	40023c00 	.word	0x40023c00

080015f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015fc:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <HAL_IncTick+0x20>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	461a      	mov	r2, r3
 8001602:	4b06      	ldr	r3, [pc, #24]	@ (800161c <HAL_IncTick+0x24>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4413      	add	r3, r2
 8001608:	4a04      	ldr	r2, [pc, #16]	@ (800161c <HAL_IncTick+0x24>)
 800160a:	6013      	str	r3, [r2, #0]
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	20000008 	.word	0x20000008
 800161c:	200004e4 	.word	0x200004e4

08001620 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  return uwTick;
 8001624:	4b03      	ldr	r3, [pc, #12]	@ (8001634 <HAL_GetTick+0x14>)
 8001626:	681b      	ldr	r3, [r3, #0]
}
 8001628:	4618      	mov	r0, r3
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	200004e4 	.word	0x200004e4

08001638 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001648:	4b0c      	ldr	r3, [pc, #48]	@ (800167c <__NVIC_SetPriorityGrouping+0x44>)
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800164e:	68ba      	ldr	r2, [r7, #8]
 8001650:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001654:	4013      	ands	r3, r2
 8001656:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001660:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001664:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001668:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800166a:	4a04      	ldr	r2, [pc, #16]	@ (800167c <__NVIC_SetPriorityGrouping+0x44>)
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	60d3      	str	r3, [r2, #12]
}
 8001670:	bf00      	nop
 8001672:	3714      	adds	r7, #20
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	e000ed00 	.word	0xe000ed00

08001680 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001684:	4b04      	ldr	r3, [pc, #16]	@ (8001698 <__NVIC_GetPriorityGrouping+0x18>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	0a1b      	lsrs	r3, r3, #8
 800168a:	f003 0307 	and.w	r3, r3, #7
}
 800168e:	4618      	mov	r0, r3
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	4603      	mov	r3, r0
 80016a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	db0b      	blt.n	80016c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ae:	79fb      	ldrb	r3, [r7, #7]
 80016b0:	f003 021f 	and.w	r2, r3, #31
 80016b4:	4907      	ldr	r1, [pc, #28]	@ (80016d4 <__NVIC_EnableIRQ+0x38>)
 80016b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ba:	095b      	lsrs	r3, r3, #5
 80016bc:	2001      	movs	r0, #1
 80016be:	fa00 f202 	lsl.w	r2, r0, r2
 80016c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	e000e100 	.word	0xe000e100

080016d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	6039      	str	r1, [r7, #0]
 80016e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	db0a      	blt.n	8001702 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	b2da      	uxtb	r2, r3
 80016f0:	490c      	ldr	r1, [pc, #48]	@ (8001724 <__NVIC_SetPriority+0x4c>)
 80016f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f6:	0112      	lsls	r2, r2, #4
 80016f8:	b2d2      	uxtb	r2, r2
 80016fa:	440b      	add	r3, r1
 80016fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001700:	e00a      	b.n	8001718 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	b2da      	uxtb	r2, r3
 8001706:	4908      	ldr	r1, [pc, #32]	@ (8001728 <__NVIC_SetPriority+0x50>)
 8001708:	79fb      	ldrb	r3, [r7, #7]
 800170a:	f003 030f 	and.w	r3, r3, #15
 800170e:	3b04      	subs	r3, #4
 8001710:	0112      	lsls	r2, r2, #4
 8001712:	b2d2      	uxtb	r2, r2
 8001714:	440b      	add	r3, r1
 8001716:	761a      	strb	r2, [r3, #24]
}
 8001718:	bf00      	nop
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	e000e100 	.word	0xe000e100
 8001728:	e000ed00 	.word	0xe000ed00

0800172c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800172c:	b480      	push	{r7}
 800172e:	b089      	sub	sp, #36	@ 0x24
 8001730:	af00      	add	r7, sp, #0
 8001732:	60f8      	str	r0, [r7, #12]
 8001734:	60b9      	str	r1, [r7, #8]
 8001736:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	f003 0307 	and.w	r3, r3, #7
 800173e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	f1c3 0307 	rsb	r3, r3, #7
 8001746:	2b04      	cmp	r3, #4
 8001748:	bf28      	it	cs
 800174a:	2304      	movcs	r3, #4
 800174c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	3304      	adds	r3, #4
 8001752:	2b06      	cmp	r3, #6
 8001754:	d902      	bls.n	800175c <NVIC_EncodePriority+0x30>
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	3b03      	subs	r3, #3
 800175a:	e000      	b.n	800175e <NVIC_EncodePriority+0x32>
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001760:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001764:	69bb      	ldr	r3, [r7, #24]
 8001766:	fa02 f303 	lsl.w	r3, r2, r3
 800176a:	43da      	mvns	r2, r3
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	401a      	ands	r2, r3
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001774:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	fa01 f303 	lsl.w	r3, r1, r3
 800177e:	43d9      	mvns	r1, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001784:	4313      	orrs	r3, r2
         );
}
 8001786:	4618      	mov	r0, r3
 8001788:	3724      	adds	r7, #36	@ 0x24
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr

08001792 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001792:	b580      	push	{r7, lr}
 8001794:	b082      	sub	sp, #8
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f7ff ff4c 	bl	8001638 <__NVIC_SetPriorityGrouping>
}
 80017a0:	bf00      	nop
 80017a2:	3708      	adds	r7, #8
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b086      	sub	sp, #24
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
 80017b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017b6:	2300      	movs	r3, #0
 80017b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017ba:	f7ff ff61 	bl	8001680 <__NVIC_GetPriorityGrouping>
 80017be:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	68b9      	ldr	r1, [r7, #8]
 80017c4:	6978      	ldr	r0, [r7, #20]
 80017c6:	f7ff ffb1 	bl	800172c <NVIC_EncodePriority>
 80017ca:	4602      	mov	r2, r0
 80017cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017d0:	4611      	mov	r1, r2
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff ff80 	bl	80016d8 <__NVIC_SetPriority>
}
 80017d8:	bf00      	nop
 80017da:	3718      	adds	r7, #24
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7ff ff54 	bl	800169c <__NVIC_EnableIRQ>
}
 80017f4:	bf00      	nop
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b089      	sub	sp, #36	@ 0x24
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001806:	2300      	movs	r3, #0
 8001808:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800180a:	2300      	movs	r3, #0
 800180c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800180e:	2300      	movs	r3, #0
 8001810:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001812:	2300      	movs	r3, #0
 8001814:	61fb      	str	r3, [r7, #28]
 8001816:	e159      	b.n	8001acc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001818:	2201      	movs	r2, #1
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	697a      	ldr	r2, [r7, #20]
 8001828:	4013      	ands	r3, r2
 800182a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800182c:	693a      	ldr	r2, [r7, #16]
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	429a      	cmp	r2, r3
 8001832:	f040 8148 	bne.w	8001ac6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f003 0303 	and.w	r3, r3, #3
 800183e:	2b01      	cmp	r3, #1
 8001840:	d005      	beq.n	800184e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800184a:	2b02      	cmp	r3, #2
 800184c:	d130      	bne.n	80018b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	2203      	movs	r2, #3
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43db      	mvns	r3, r3
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	4013      	ands	r3, r2
 8001864:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	68da      	ldr	r2, [r3, #12]
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	fa02 f303 	lsl.w	r3, r2, r3
 8001872:	69ba      	ldr	r2, [r7, #24]
 8001874:	4313      	orrs	r3, r2
 8001876:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	69ba      	ldr	r2, [r7, #24]
 800187c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001884:	2201      	movs	r2, #1
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	43db      	mvns	r3, r3
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	4013      	ands	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	091b      	lsrs	r3, r3, #4
 800189a:	f003 0201 	and.w	r2, r3, #1
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	69ba      	ldr	r2, [r7, #24]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f003 0303 	and.w	r3, r3, #3
 80018b8:	2b03      	cmp	r3, #3
 80018ba:	d017      	beq.n	80018ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	2203      	movs	r2, #3
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	43db      	mvns	r3, r3
 80018ce:	69ba      	ldr	r2, [r7, #24]
 80018d0:	4013      	ands	r3, r2
 80018d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	689a      	ldr	r2, [r3, #8]
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	69ba      	ldr	r2, [r7, #24]
 80018ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f003 0303 	and.w	r3, r3, #3
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d123      	bne.n	8001940 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	08da      	lsrs	r2, r3, #3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3208      	adds	r2, #8
 8001900:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001904:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	f003 0307 	and.w	r3, r3, #7
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	220f      	movs	r2, #15
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	43db      	mvns	r3, r3
 8001916:	69ba      	ldr	r2, [r7, #24]
 8001918:	4013      	ands	r3, r2
 800191a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	691a      	ldr	r2, [r3, #16]
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	f003 0307 	and.w	r3, r3, #7
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	4313      	orrs	r3, r2
 8001930:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	08da      	lsrs	r2, r3, #3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	3208      	adds	r2, #8
 800193a:	69b9      	ldr	r1, [r7, #24]
 800193c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	2203      	movs	r2, #3
 800194c:	fa02 f303 	lsl.w	r3, r2, r3
 8001950:	43db      	mvns	r3, r3
 8001952:	69ba      	ldr	r2, [r7, #24]
 8001954:	4013      	ands	r3, r2
 8001956:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 0203 	and.w	r2, r3, #3
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	4313      	orrs	r3, r2
 800196c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800197c:	2b00      	cmp	r3, #0
 800197e:	f000 80a2 	beq.w	8001ac6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	4b57      	ldr	r3, [pc, #348]	@ (8001ae4 <HAL_GPIO_Init+0x2e8>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198a:	4a56      	ldr	r2, [pc, #344]	@ (8001ae4 <HAL_GPIO_Init+0x2e8>)
 800198c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001990:	6453      	str	r3, [r2, #68]	@ 0x44
 8001992:	4b54      	ldr	r3, [pc, #336]	@ (8001ae4 <HAL_GPIO_Init+0x2e8>)
 8001994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001996:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800199e:	4a52      	ldr	r2, [pc, #328]	@ (8001ae8 <HAL_GPIO_Init+0x2ec>)
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	089b      	lsrs	r3, r3, #2
 80019a4:	3302      	adds	r3, #2
 80019a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	f003 0303 	and.w	r3, r3, #3
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	220f      	movs	r2, #15
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	43db      	mvns	r3, r3
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	4013      	ands	r3, r2
 80019c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a49      	ldr	r2, [pc, #292]	@ (8001aec <HAL_GPIO_Init+0x2f0>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d019      	beq.n	80019fe <HAL_GPIO_Init+0x202>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a48      	ldr	r2, [pc, #288]	@ (8001af0 <HAL_GPIO_Init+0x2f4>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d013      	beq.n	80019fa <HAL_GPIO_Init+0x1fe>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a47      	ldr	r2, [pc, #284]	@ (8001af4 <HAL_GPIO_Init+0x2f8>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d00d      	beq.n	80019f6 <HAL_GPIO_Init+0x1fa>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a46      	ldr	r2, [pc, #280]	@ (8001af8 <HAL_GPIO_Init+0x2fc>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d007      	beq.n	80019f2 <HAL_GPIO_Init+0x1f6>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a45      	ldr	r2, [pc, #276]	@ (8001afc <HAL_GPIO_Init+0x300>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d101      	bne.n	80019ee <HAL_GPIO_Init+0x1f2>
 80019ea:	2304      	movs	r3, #4
 80019ec:	e008      	b.n	8001a00 <HAL_GPIO_Init+0x204>
 80019ee:	2307      	movs	r3, #7
 80019f0:	e006      	b.n	8001a00 <HAL_GPIO_Init+0x204>
 80019f2:	2303      	movs	r3, #3
 80019f4:	e004      	b.n	8001a00 <HAL_GPIO_Init+0x204>
 80019f6:	2302      	movs	r3, #2
 80019f8:	e002      	b.n	8001a00 <HAL_GPIO_Init+0x204>
 80019fa:	2301      	movs	r3, #1
 80019fc:	e000      	b.n	8001a00 <HAL_GPIO_Init+0x204>
 80019fe:	2300      	movs	r3, #0
 8001a00:	69fa      	ldr	r2, [r7, #28]
 8001a02:	f002 0203 	and.w	r2, r2, #3
 8001a06:	0092      	lsls	r2, r2, #2
 8001a08:	4093      	lsls	r3, r2
 8001a0a:	69ba      	ldr	r2, [r7, #24]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a10:	4935      	ldr	r1, [pc, #212]	@ (8001ae8 <HAL_GPIO_Init+0x2ec>)
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	089b      	lsrs	r3, r3, #2
 8001a16:	3302      	adds	r3, #2
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a1e:	4b38      	ldr	r3, [pc, #224]	@ (8001b00 <HAL_GPIO_Init+0x304>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	43db      	mvns	r3, r3
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d003      	beq.n	8001a42 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a3a:	69ba      	ldr	r2, [r7, #24]
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a42:	4a2f      	ldr	r2, [pc, #188]	@ (8001b00 <HAL_GPIO_Init+0x304>)
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a48:	4b2d      	ldr	r3, [pc, #180]	@ (8001b00 <HAL_GPIO_Init+0x304>)
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	43db      	mvns	r3, r3
 8001a52:	69ba      	ldr	r2, [r7, #24]
 8001a54:	4013      	ands	r3, r2
 8001a56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d003      	beq.n	8001a6c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a6c:	4a24      	ldr	r2, [pc, #144]	@ (8001b00 <HAL_GPIO_Init+0x304>)
 8001a6e:	69bb      	ldr	r3, [r7, #24]
 8001a70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a72:	4b23      	ldr	r3, [pc, #140]	@ (8001b00 <HAL_GPIO_Init+0x304>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d003      	beq.n	8001a96 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a96:	4a1a      	ldr	r2, [pc, #104]	@ (8001b00 <HAL_GPIO_Init+0x304>)
 8001a98:	69bb      	ldr	r3, [r7, #24]
 8001a9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a9c:	4b18      	ldr	r3, [pc, #96]	@ (8001b00 <HAL_GPIO_Init+0x304>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d003      	beq.n	8001ac0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ac0:	4a0f      	ldr	r2, [pc, #60]	@ (8001b00 <HAL_GPIO_Init+0x304>)
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	61fb      	str	r3, [r7, #28]
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	2b0f      	cmp	r3, #15
 8001ad0:	f67f aea2 	bls.w	8001818 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ad4:	bf00      	nop
 8001ad6:	bf00      	nop
 8001ad8:	3724      	adds	r7, #36	@ 0x24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	40023800 	.word	0x40023800
 8001ae8:	40013800 	.word	0x40013800
 8001aec:	40020000 	.word	0x40020000
 8001af0:	40020400 	.word	0x40020400
 8001af4:	40020800 	.word	0x40020800
 8001af8:	40020c00 	.word	0x40020c00
 8001afc:	40021000 	.word	0x40021000
 8001b00:	40013c00 	.word	0x40013c00

08001b04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	807b      	strh	r3, [r7, #2]
 8001b10:	4613      	mov	r3, r2
 8001b12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b14:	787b      	ldrb	r3, [r7, #1]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d003      	beq.n	8001b22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b1a:	887a      	ldrh	r2, [r7, #2]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b20:	e003      	b.n	8001b2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b22:	887b      	ldrh	r3, [r7, #2]
 8001b24:	041a      	lsls	r2, r3, #16
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	619a      	str	r2, [r3, #24]
}
 8001b2a:	bf00      	nop
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
	...

08001b38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d101      	bne.n	8001b4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e267      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d075      	beq.n	8001c42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b56:	4b88      	ldr	r3, [pc, #544]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	f003 030c 	and.w	r3, r3, #12
 8001b5e:	2b04      	cmp	r3, #4
 8001b60:	d00c      	beq.n	8001b7c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b62:	4b85      	ldr	r3, [pc, #532]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b6a:	2b08      	cmp	r3, #8
 8001b6c:	d112      	bne.n	8001b94 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b6e:	4b82      	ldr	r3, [pc, #520]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b76:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b7a:	d10b      	bne.n	8001b94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b7c:	4b7e      	ldr	r3, [pc, #504]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d05b      	beq.n	8001c40 <HAL_RCC_OscConfig+0x108>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d157      	bne.n	8001c40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e242      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b9c:	d106      	bne.n	8001bac <HAL_RCC_OscConfig+0x74>
 8001b9e:	4b76      	ldr	r3, [pc, #472]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a75      	ldr	r2, [pc, #468]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001ba4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ba8:	6013      	str	r3, [r2, #0]
 8001baa:	e01d      	b.n	8001be8 <HAL_RCC_OscConfig+0xb0>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bb4:	d10c      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x98>
 8001bb6:	4b70      	ldr	r3, [pc, #448]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a6f      	ldr	r2, [pc, #444]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001bbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bc0:	6013      	str	r3, [r2, #0]
 8001bc2:	4b6d      	ldr	r3, [pc, #436]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a6c      	ldr	r2, [pc, #432]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001bc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bcc:	6013      	str	r3, [r2, #0]
 8001bce:	e00b      	b.n	8001be8 <HAL_RCC_OscConfig+0xb0>
 8001bd0:	4b69      	ldr	r3, [pc, #420]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a68      	ldr	r2, [pc, #416]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001bd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bda:	6013      	str	r3, [r2, #0]
 8001bdc:	4b66      	ldr	r3, [pc, #408]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a65      	ldr	r2, [pc, #404]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001be2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001be6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d013      	beq.n	8001c18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf0:	f7ff fd16 	bl	8001620 <HAL_GetTick>
 8001bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bf8:	f7ff fd12 	bl	8001620 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b64      	cmp	r3, #100	@ 0x64
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e207      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c0a:	4b5b      	ldr	r3, [pc, #364]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d0f0      	beq.n	8001bf8 <HAL_RCC_OscConfig+0xc0>
 8001c16:	e014      	b.n	8001c42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c18:	f7ff fd02 	bl	8001620 <HAL_GetTick>
 8001c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c20:	f7ff fcfe 	bl	8001620 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b64      	cmp	r3, #100	@ 0x64
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e1f3      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c32:	4b51      	ldr	r3, [pc, #324]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d1f0      	bne.n	8001c20 <HAL_RCC_OscConfig+0xe8>
 8001c3e:	e000      	b.n	8001c42 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d063      	beq.n	8001d16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c4e:	4b4a      	ldr	r3, [pc, #296]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f003 030c 	and.w	r3, r3, #12
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d00b      	beq.n	8001c72 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c5a:	4b47      	ldr	r3, [pc, #284]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c62:	2b08      	cmp	r3, #8
 8001c64:	d11c      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c66:	4b44      	ldr	r3, [pc, #272]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d116      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c72:	4b41      	ldr	r3, [pc, #260]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d005      	beq.n	8001c8a <HAL_RCC_OscConfig+0x152>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d001      	beq.n	8001c8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e1c7      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c8a:	4b3b      	ldr	r3, [pc, #236]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	691b      	ldr	r3, [r3, #16]
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	4937      	ldr	r1, [pc, #220]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c9e:	e03a      	b.n	8001d16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d020      	beq.n	8001cea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ca8:	4b34      	ldr	r3, [pc, #208]	@ (8001d7c <HAL_RCC_OscConfig+0x244>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cae:	f7ff fcb7 	bl	8001620 <HAL_GetTick>
 8001cb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb4:	e008      	b.n	8001cc8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cb6:	f7ff fcb3 	bl	8001620 <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e1a8      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc8:	4b2b      	ldr	r3, [pc, #172]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0302 	and.w	r3, r3, #2
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d0f0      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd4:	4b28      	ldr	r3, [pc, #160]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	691b      	ldr	r3, [r3, #16]
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	4925      	ldr	r1, [pc, #148]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	600b      	str	r3, [r1, #0]
 8001ce8:	e015      	b.n	8001d16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cea:	4b24      	ldr	r3, [pc, #144]	@ (8001d7c <HAL_RCC_OscConfig+0x244>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf0:	f7ff fc96 	bl	8001620 <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf6:	e008      	b.n	8001d0a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf8:	f7ff fc92 	bl	8001620 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e187      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d1f0      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0308 	and.w	r3, r3, #8
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d036      	beq.n	8001d90 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d016      	beq.n	8001d58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d2a:	4b15      	ldr	r3, [pc, #84]	@ (8001d80 <HAL_RCC_OscConfig+0x248>)
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d30:	f7ff fc76 	bl	8001620 <HAL_GetTick>
 8001d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d38:	f7ff fc72 	bl	8001620 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e167      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d78 <HAL_RCC_OscConfig+0x240>)
 8001d4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d0f0      	beq.n	8001d38 <HAL_RCC_OscConfig+0x200>
 8001d56:	e01b      	b.n	8001d90 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d58:	4b09      	ldr	r3, [pc, #36]	@ (8001d80 <HAL_RCC_OscConfig+0x248>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d5e:	f7ff fc5f 	bl	8001620 <HAL_GetTick>
 8001d62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d64:	e00e      	b.n	8001d84 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d66:	f7ff fc5b 	bl	8001620 <HAL_GetTick>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d907      	bls.n	8001d84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e150      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	42470000 	.word	0x42470000
 8001d80:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d84:	4b88      	ldr	r3, [pc, #544]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001d86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1ea      	bne.n	8001d66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0304 	and.w	r3, r3, #4
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f000 8097 	beq.w	8001ecc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001da2:	4b81      	ldr	r3, [pc, #516]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d10f      	bne.n	8001dce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	60bb      	str	r3, [r7, #8]
 8001db2:	4b7d      	ldr	r3, [pc, #500]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db6:	4a7c      	ldr	r2, [pc, #496]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001db8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dbe:	4b7a      	ldr	r3, [pc, #488]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc6:	60bb      	str	r3, [r7, #8]
 8001dc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dce:	4b77      	ldr	r3, [pc, #476]	@ (8001fac <HAL_RCC_OscConfig+0x474>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d118      	bne.n	8001e0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dda:	4b74      	ldr	r3, [pc, #464]	@ (8001fac <HAL_RCC_OscConfig+0x474>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a73      	ldr	r2, [pc, #460]	@ (8001fac <HAL_RCC_OscConfig+0x474>)
 8001de0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001de4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001de6:	f7ff fc1b 	bl	8001620 <HAL_GetTick>
 8001dea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dec:	e008      	b.n	8001e00 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dee:	f7ff fc17 	bl	8001620 <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e10c      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e00:	4b6a      	ldr	r3, [pc, #424]	@ (8001fac <HAL_RCC_OscConfig+0x474>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d0f0      	beq.n	8001dee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d106      	bne.n	8001e22 <HAL_RCC_OscConfig+0x2ea>
 8001e14:	4b64      	ldr	r3, [pc, #400]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e18:	4a63      	ldr	r2, [pc, #396]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e20:	e01c      	b.n	8001e5c <HAL_RCC_OscConfig+0x324>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	2b05      	cmp	r3, #5
 8001e28:	d10c      	bne.n	8001e44 <HAL_RCC_OscConfig+0x30c>
 8001e2a:	4b5f      	ldr	r3, [pc, #380]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e2e:	4a5e      	ldr	r2, [pc, #376]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001e30:	f043 0304 	orr.w	r3, r3, #4
 8001e34:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e36:	4b5c      	ldr	r3, [pc, #368]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e3a:	4a5b      	ldr	r2, [pc, #364]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e42:	e00b      	b.n	8001e5c <HAL_RCC_OscConfig+0x324>
 8001e44:	4b58      	ldr	r3, [pc, #352]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001e46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e48:	4a57      	ldr	r2, [pc, #348]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001e4a:	f023 0301 	bic.w	r3, r3, #1
 8001e4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e50:	4b55      	ldr	r3, [pc, #340]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e54:	4a54      	ldr	r2, [pc, #336]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001e56:	f023 0304 	bic.w	r3, r3, #4
 8001e5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d015      	beq.n	8001e90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e64:	f7ff fbdc 	bl	8001620 <HAL_GetTick>
 8001e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e6a:	e00a      	b.n	8001e82 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e6c:	f7ff fbd8 	bl	8001620 <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e0cb      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e82:	4b49      	ldr	r3, [pc, #292]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001e84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d0ee      	beq.n	8001e6c <HAL_RCC_OscConfig+0x334>
 8001e8e:	e014      	b.n	8001eba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e90:	f7ff fbc6 	bl	8001620 <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e96:	e00a      	b.n	8001eae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e98:	f7ff fbc2 	bl	8001620 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e0b5      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eae:	4b3e      	ldr	r3, [pc, #248]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1ee      	bne.n	8001e98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001eba:	7dfb      	ldrb	r3, [r7, #23]
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d105      	bne.n	8001ecc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ec0:	4b39      	ldr	r3, [pc, #228]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec4:	4a38      	ldr	r2, [pc, #224]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001ec6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001eca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f000 80a1 	beq.w	8002018 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ed6:	4b34      	ldr	r3, [pc, #208]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f003 030c 	and.w	r3, r3, #12
 8001ede:	2b08      	cmp	r3, #8
 8001ee0:	d05c      	beq.n	8001f9c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d141      	bne.n	8001f6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eea:	4b31      	ldr	r3, [pc, #196]	@ (8001fb0 <HAL_RCC_OscConfig+0x478>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef0:	f7ff fb96 	bl	8001620 <HAL_GetTick>
 8001ef4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ef6:	e008      	b.n	8001f0a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ef8:	f7ff fb92 	bl	8001620 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d901      	bls.n	8001f0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001f06:	2303      	movs	r3, #3
 8001f08:	e087      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f0a:	4b27      	ldr	r3, [pc, #156]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d1f0      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	69da      	ldr	r2, [r3, #28]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a1b      	ldr	r3, [r3, #32]
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f24:	019b      	lsls	r3, r3, #6
 8001f26:	431a      	orrs	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f2c:	085b      	lsrs	r3, r3, #1
 8001f2e:	3b01      	subs	r3, #1
 8001f30:	041b      	lsls	r3, r3, #16
 8001f32:	431a      	orrs	r2, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f38:	061b      	lsls	r3, r3, #24
 8001f3a:	491b      	ldr	r1, [pc, #108]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f40:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb0 <HAL_RCC_OscConfig+0x478>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f46:	f7ff fb6b 	bl	8001620 <HAL_GetTick>
 8001f4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f4c:	e008      	b.n	8001f60 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f4e:	f7ff fb67 	bl	8001620 <HAL_GetTick>
 8001f52:	4602      	mov	r2, r0
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d901      	bls.n	8001f60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	e05c      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f60:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d0f0      	beq.n	8001f4e <HAL_RCC_OscConfig+0x416>
 8001f6c:	e054      	b.n	8002018 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f6e:	4b10      	ldr	r3, [pc, #64]	@ (8001fb0 <HAL_RCC_OscConfig+0x478>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f74:	f7ff fb54 	bl	8001620 <HAL_GetTick>
 8001f78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f7a:	e008      	b.n	8001f8e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f7c:	f7ff fb50 	bl	8001620 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e045      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f8e:	4b06      	ldr	r3, [pc, #24]	@ (8001fa8 <HAL_RCC_OscConfig+0x470>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d1f0      	bne.n	8001f7c <HAL_RCC_OscConfig+0x444>
 8001f9a:	e03d      	b.n	8002018 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d107      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e038      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
 8001fa8:	40023800 	.word	0x40023800
 8001fac:	40007000 	.word	0x40007000
 8001fb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8002024 <HAL_RCC_OscConfig+0x4ec>)
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	699b      	ldr	r3, [r3, #24]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d028      	beq.n	8002014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d121      	bne.n	8002014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d11a      	bne.n	8002014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001fea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d111      	bne.n	8002014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ffa:	085b      	lsrs	r3, r3, #1
 8001ffc:	3b01      	subs	r3, #1
 8001ffe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002000:	429a      	cmp	r2, r3
 8002002:	d107      	bne.n	8002014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800200e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002010:	429a      	cmp	r2, r3
 8002012:	d001      	beq.n	8002018 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e000      	b.n	800201a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002018:	2300      	movs	r3, #0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3718      	adds	r7, #24
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40023800 	.word	0x40023800

08002028 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d101      	bne.n	800203c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e0cc      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800203c:	4b68      	ldr	r3, [pc, #416]	@ (80021e0 <HAL_RCC_ClockConfig+0x1b8>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0307 	and.w	r3, r3, #7
 8002044:	683a      	ldr	r2, [r7, #0]
 8002046:	429a      	cmp	r2, r3
 8002048:	d90c      	bls.n	8002064 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800204a:	4b65      	ldr	r3, [pc, #404]	@ (80021e0 <HAL_RCC_ClockConfig+0x1b8>)
 800204c:	683a      	ldr	r2, [r7, #0]
 800204e:	b2d2      	uxtb	r2, r2
 8002050:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002052:	4b63      	ldr	r3, [pc, #396]	@ (80021e0 <HAL_RCC_ClockConfig+0x1b8>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0307 	and.w	r3, r3, #7
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	429a      	cmp	r2, r3
 800205e:	d001      	beq.n	8002064 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e0b8      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0302 	and.w	r3, r3, #2
 800206c:	2b00      	cmp	r3, #0
 800206e:	d020      	beq.n	80020b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0304 	and.w	r3, r3, #4
 8002078:	2b00      	cmp	r3, #0
 800207a:	d005      	beq.n	8002088 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800207c:	4b59      	ldr	r3, [pc, #356]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	4a58      	ldr	r2, [pc, #352]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002082:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002086:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0308 	and.w	r3, r3, #8
 8002090:	2b00      	cmp	r3, #0
 8002092:	d005      	beq.n	80020a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002094:	4b53      	ldr	r3, [pc, #332]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	4a52      	ldr	r2, [pc, #328]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 800209a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800209e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020a0:	4b50      	ldr	r3, [pc, #320]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	494d      	ldr	r1, [pc, #308]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 80020ae:	4313      	orrs	r3, r2
 80020b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0301 	and.w	r3, r3, #1
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d044      	beq.n	8002148 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d107      	bne.n	80020d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020c6:	4b47      	ldr	r3, [pc, #284]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d119      	bne.n	8002106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e07f      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d003      	beq.n	80020e6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020e2:	2b03      	cmp	r3, #3
 80020e4:	d107      	bne.n	80020f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020e6:	4b3f      	ldr	r3, [pc, #252]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d109      	bne.n	8002106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e06f      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020f6:	4b3b      	ldr	r3, [pc, #236]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d101      	bne.n	8002106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e067      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002106:	4b37      	ldr	r3, [pc, #220]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f023 0203 	bic.w	r2, r3, #3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	4934      	ldr	r1, [pc, #208]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002114:	4313      	orrs	r3, r2
 8002116:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002118:	f7ff fa82 	bl	8001620 <HAL_GetTick>
 800211c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800211e:	e00a      	b.n	8002136 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002120:	f7ff fa7e 	bl	8001620 <HAL_GetTick>
 8002124:	4602      	mov	r2, r0
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800212e:	4293      	cmp	r3, r2
 8002130:	d901      	bls.n	8002136 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e04f      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002136:	4b2b      	ldr	r3, [pc, #172]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f003 020c 	and.w	r2, r3, #12
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	429a      	cmp	r2, r3
 8002146:	d1eb      	bne.n	8002120 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002148:	4b25      	ldr	r3, [pc, #148]	@ (80021e0 <HAL_RCC_ClockConfig+0x1b8>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0307 	and.w	r3, r3, #7
 8002150:	683a      	ldr	r2, [r7, #0]
 8002152:	429a      	cmp	r2, r3
 8002154:	d20c      	bcs.n	8002170 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002156:	4b22      	ldr	r3, [pc, #136]	@ (80021e0 <HAL_RCC_ClockConfig+0x1b8>)
 8002158:	683a      	ldr	r2, [r7, #0]
 800215a:	b2d2      	uxtb	r2, r2
 800215c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800215e:	4b20      	ldr	r3, [pc, #128]	@ (80021e0 <HAL_RCC_ClockConfig+0x1b8>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0307 	and.w	r3, r3, #7
 8002166:	683a      	ldr	r2, [r7, #0]
 8002168:	429a      	cmp	r2, r3
 800216a:	d001      	beq.n	8002170 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e032      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 0304 	and.w	r3, r3, #4
 8002178:	2b00      	cmp	r3, #0
 800217a:	d008      	beq.n	800218e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800217c:	4b19      	ldr	r3, [pc, #100]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	4916      	ldr	r1, [pc, #88]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 800218a:	4313      	orrs	r3, r2
 800218c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0308 	and.w	r3, r3, #8
 8002196:	2b00      	cmp	r3, #0
 8002198:	d009      	beq.n	80021ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800219a:	4b12      	ldr	r3, [pc, #72]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	691b      	ldr	r3, [r3, #16]
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	490e      	ldr	r1, [pc, #56]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 80021aa:	4313      	orrs	r3, r2
 80021ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021ae:	f000 f821 	bl	80021f4 <HAL_RCC_GetSysClockFreq>
 80021b2:	4602      	mov	r2, r0
 80021b4:	4b0b      	ldr	r3, [pc, #44]	@ (80021e4 <HAL_RCC_ClockConfig+0x1bc>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	091b      	lsrs	r3, r3, #4
 80021ba:	f003 030f 	and.w	r3, r3, #15
 80021be:	490a      	ldr	r1, [pc, #40]	@ (80021e8 <HAL_RCC_ClockConfig+0x1c0>)
 80021c0:	5ccb      	ldrb	r3, [r1, r3]
 80021c2:	fa22 f303 	lsr.w	r3, r2, r3
 80021c6:	4a09      	ldr	r2, [pc, #36]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 80021c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80021ca:	4b09      	ldr	r3, [pc, #36]	@ (80021f0 <HAL_RCC_ClockConfig+0x1c8>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7ff f856 	bl	8001280 <HAL_InitTick>

  return HAL_OK;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3710      	adds	r7, #16
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	40023c00 	.word	0x40023c00
 80021e4:	40023800 	.word	0x40023800
 80021e8:	08006cf4 	.word	0x08006cf4
 80021ec:	20000000 	.word	0x20000000
 80021f0:	20000004 	.word	0x20000004

080021f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021f8:	b090      	sub	sp, #64	@ 0x40
 80021fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80021fc:	2300      	movs	r3, #0
 80021fe:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002200:	2300      	movs	r3, #0
 8002202:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002204:	2300      	movs	r3, #0
 8002206:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002208:	2300      	movs	r3, #0
 800220a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800220c:	4b59      	ldr	r3, [pc, #356]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x180>)
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f003 030c 	and.w	r3, r3, #12
 8002214:	2b08      	cmp	r3, #8
 8002216:	d00d      	beq.n	8002234 <HAL_RCC_GetSysClockFreq+0x40>
 8002218:	2b08      	cmp	r3, #8
 800221a:	f200 80a1 	bhi.w	8002360 <HAL_RCC_GetSysClockFreq+0x16c>
 800221e:	2b00      	cmp	r3, #0
 8002220:	d002      	beq.n	8002228 <HAL_RCC_GetSysClockFreq+0x34>
 8002222:	2b04      	cmp	r3, #4
 8002224:	d003      	beq.n	800222e <HAL_RCC_GetSysClockFreq+0x3a>
 8002226:	e09b      	b.n	8002360 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002228:	4b53      	ldr	r3, [pc, #332]	@ (8002378 <HAL_RCC_GetSysClockFreq+0x184>)
 800222a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800222c:	e09b      	b.n	8002366 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800222e:	4b53      	ldr	r3, [pc, #332]	@ (800237c <HAL_RCC_GetSysClockFreq+0x188>)
 8002230:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002232:	e098      	b.n	8002366 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002234:	4b4f      	ldr	r3, [pc, #316]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x180>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800223c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800223e:	4b4d      	ldr	r3, [pc, #308]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x180>)
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d028      	beq.n	800229c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800224a:	4b4a      	ldr	r3, [pc, #296]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x180>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	099b      	lsrs	r3, r3, #6
 8002250:	2200      	movs	r2, #0
 8002252:	623b      	str	r3, [r7, #32]
 8002254:	627a      	str	r2, [r7, #36]	@ 0x24
 8002256:	6a3b      	ldr	r3, [r7, #32]
 8002258:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800225c:	2100      	movs	r1, #0
 800225e:	4b47      	ldr	r3, [pc, #284]	@ (800237c <HAL_RCC_GetSysClockFreq+0x188>)
 8002260:	fb03 f201 	mul.w	r2, r3, r1
 8002264:	2300      	movs	r3, #0
 8002266:	fb00 f303 	mul.w	r3, r0, r3
 800226a:	4413      	add	r3, r2
 800226c:	4a43      	ldr	r2, [pc, #268]	@ (800237c <HAL_RCC_GetSysClockFreq+0x188>)
 800226e:	fba0 1202 	umull	r1, r2, r0, r2
 8002272:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002274:	460a      	mov	r2, r1
 8002276:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002278:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800227a:	4413      	add	r3, r2
 800227c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800227e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002280:	2200      	movs	r2, #0
 8002282:	61bb      	str	r3, [r7, #24]
 8002284:	61fa      	str	r2, [r7, #28]
 8002286:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800228a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800228e:	f7fe fc93 	bl	8000bb8 <__aeabi_uldivmod>
 8002292:	4602      	mov	r2, r0
 8002294:	460b      	mov	r3, r1
 8002296:	4613      	mov	r3, r2
 8002298:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800229a:	e053      	b.n	8002344 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800229c:	4b35      	ldr	r3, [pc, #212]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x180>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	099b      	lsrs	r3, r3, #6
 80022a2:	2200      	movs	r2, #0
 80022a4:	613b      	str	r3, [r7, #16]
 80022a6:	617a      	str	r2, [r7, #20]
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80022ae:	f04f 0b00 	mov.w	fp, #0
 80022b2:	4652      	mov	r2, sl
 80022b4:	465b      	mov	r3, fp
 80022b6:	f04f 0000 	mov.w	r0, #0
 80022ba:	f04f 0100 	mov.w	r1, #0
 80022be:	0159      	lsls	r1, r3, #5
 80022c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022c4:	0150      	lsls	r0, r2, #5
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	ebb2 080a 	subs.w	r8, r2, sl
 80022ce:	eb63 090b 	sbc.w	r9, r3, fp
 80022d2:	f04f 0200 	mov.w	r2, #0
 80022d6:	f04f 0300 	mov.w	r3, #0
 80022da:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80022de:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80022e2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80022e6:	ebb2 0408 	subs.w	r4, r2, r8
 80022ea:	eb63 0509 	sbc.w	r5, r3, r9
 80022ee:	f04f 0200 	mov.w	r2, #0
 80022f2:	f04f 0300 	mov.w	r3, #0
 80022f6:	00eb      	lsls	r3, r5, #3
 80022f8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022fc:	00e2      	lsls	r2, r4, #3
 80022fe:	4614      	mov	r4, r2
 8002300:	461d      	mov	r5, r3
 8002302:	eb14 030a 	adds.w	r3, r4, sl
 8002306:	603b      	str	r3, [r7, #0]
 8002308:	eb45 030b 	adc.w	r3, r5, fp
 800230c:	607b      	str	r3, [r7, #4]
 800230e:	f04f 0200 	mov.w	r2, #0
 8002312:	f04f 0300 	mov.w	r3, #0
 8002316:	e9d7 4500 	ldrd	r4, r5, [r7]
 800231a:	4629      	mov	r1, r5
 800231c:	028b      	lsls	r3, r1, #10
 800231e:	4621      	mov	r1, r4
 8002320:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002324:	4621      	mov	r1, r4
 8002326:	028a      	lsls	r2, r1, #10
 8002328:	4610      	mov	r0, r2
 800232a:	4619      	mov	r1, r3
 800232c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800232e:	2200      	movs	r2, #0
 8002330:	60bb      	str	r3, [r7, #8]
 8002332:	60fa      	str	r2, [r7, #12]
 8002334:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002338:	f7fe fc3e 	bl	8000bb8 <__aeabi_uldivmod>
 800233c:	4602      	mov	r2, r0
 800233e:	460b      	mov	r3, r1
 8002340:	4613      	mov	r3, r2
 8002342:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002344:	4b0b      	ldr	r3, [pc, #44]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x180>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	0c1b      	lsrs	r3, r3, #16
 800234a:	f003 0303 	and.w	r3, r3, #3
 800234e:	3301      	adds	r3, #1
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002354:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002358:	fbb2 f3f3 	udiv	r3, r2, r3
 800235c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800235e:	e002      	b.n	8002366 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002360:	4b05      	ldr	r3, [pc, #20]	@ (8002378 <HAL_RCC_GetSysClockFreq+0x184>)
 8002362:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002364:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002368:	4618      	mov	r0, r3
 800236a:	3740      	adds	r7, #64	@ 0x40
 800236c:	46bd      	mov	sp, r7
 800236e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002372:	bf00      	nop
 8002374:	40023800 	.word	0x40023800
 8002378:	00f42400 	.word	0x00f42400
 800237c:	017d7840 	.word	0x017d7840

08002380 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002384:	4b03      	ldr	r3, [pc, #12]	@ (8002394 <HAL_RCC_GetHCLKFreq+0x14>)
 8002386:	681b      	ldr	r3, [r3, #0]
}
 8002388:	4618      	mov	r0, r3
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	20000000 	.word	0x20000000

08002398 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800239c:	f7ff fff0 	bl	8002380 <HAL_RCC_GetHCLKFreq>
 80023a0:	4602      	mov	r2, r0
 80023a2:	4b05      	ldr	r3, [pc, #20]	@ (80023b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	0a9b      	lsrs	r3, r3, #10
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	4903      	ldr	r1, [pc, #12]	@ (80023bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80023ae:	5ccb      	ldrb	r3, [r1, r3]
 80023b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	40023800 	.word	0x40023800
 80023bc:	08006d04 	.word	0x08006d04

080023c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80023c4:	f7ff ffdc 	bl	8002380 <HAL_RCC_GetHCLKFreq>
 80023c8:	4602      	mov	r2, r0
 80023ca:	4b05      	ldr	r3, [pc, #20]	@ (80023e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	0b5b      	lsrs	r3, r3, #13
 80023d0:	f003 0307 	and.w	r3, r3, #7
 80023d4:	4903      	ldr	r1, [pc, #12]	@ (80023e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023d6:	5ccb      	ldrb	r3, [r1, r3]
 80023d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023dc:	4618      	mov	r0, r3
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	40023800 	.word	0x40023800
 80023e4:	08006d04 	.word	0x08006d04

080023e8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	220f      	movs	r2, #15
 80023f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80023f8:	4b12      	ldr	r3, [pc, #72]	@ (8002444 <HAL_RCC_GetClockConfig+0x5c>)
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f003 0203 	and.w	r2, r3, #3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002404:	4b0f      	ldr	r3, [pc, #60]	@ (8002444 <HAL_RCC_GetClockConfig+0x5c>)
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002410:	4b0c      	ldr	r3, [pc, #48]	@ (8002444 <HAL_RCC_GetClockConfig+0x5c>)
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800241c:	4b09      	ldr	r3, [pc, #36]	@ (8002444 <HAL_RCC_GetClockConfig+0x5c>)
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	08db      	lsrs	r3, r3, #3
 8002422:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800242a:	4b07      	ldr	r3, [pc, #28]	@ (8002448 <HAL_RCC_GetClockConfig+0x60>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0207 	and.w	r2, r3, #7
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	601a      	str	r2, [r3, #0]
}
 8002436:	bf00      	nop
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	40023800 	.word	0x40023800
 8002448:	40023c00 	.word	0x40023c00

0800244c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d101      	bne.n	800245e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e041      	b.n	80024e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d106      	bne.n	8002478 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f000 f839 	bl	80024ea <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2202      	movs	r2, #2
 800247c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	3304      	adds	r3, #4
 8002488:	4619      	mov	r1, r3
 800248a:	4610      	mov	r0, r2
 800248c:	f000 f9b2 	bl	80027f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2201      	movs	r2, #1
 80024a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2201      	movs	r2, #1
 80024b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2201      	movs	r2, #1
 80024dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}

080024ea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80024ea:	b480      	push	{r7}
 80024ec:	b083      	sub	sp, #12
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80024f2:	bf00      	nop
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
	...

08002500 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800250e:	b2db      	uxtb	r3, r3
 8002510:	2b01      	cmp	r3, #1
 8002512:	d001      	beq.n	8002518 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e044      	b.n	80025a2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2202      	movs	r2, #2
 800251c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	68da      	ldr	r2, [r3, #12]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f042 0201 	orr.w	r2, r2, #1
 800252e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a1e      	ldr	r2, [pc, #120]	@ (80025b0 <HAL_TIM_Base_Start_IT+0xb0>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d018      	beq.n	800256c <HAL_TIM_Base_Start_IT+0x6c>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002542:	d013      	beq.n	800256c <HAL_TIM_Base_Start_IT+0x6c>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a1a      	ldr	r2, [pc, #104]	@ (80025b4 <HAL_TIM_Base_Start_IT+0xb4>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d00e      	beq.n	800256c <HAL_TIM_Base_Start_IT+0x6c>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a19      	ldr	r2, [pc, #100]	@ (80025b8 <HAL_TIM_Base_Start_IT+0xb8>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d009      	beq.n	800256c <HAL_TIM_Base_Start_IT+0x6c>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a17      	ldr	r2, [pc, #92]	@ (80025bc <HAL_TIM_Base_Start_IT+0xbc>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d004      	beq.n	800256c <HAL_TIM_Base_Start_IT+0x6c>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a16      	ldr	r2, [pc, #88]	@ (80025c0 <HAL_TIM_Base_Start_IT+0xc0>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d111      	bne.n	8002590 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2b06      	cmp	r3, #6
 800257c:	d010      	beq.n	80025a0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f042 0201 	orr.w	r2, r2, #1
 800258c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800258e:	e007      	b.n	80025a0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f042 0201 	orr.w	r2, r2, #1
 800259e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3714      	adds	r7, #20
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	40010000 	.word	0x40010000
 80025b4:	40000400 	.word	0x40000400
 80025b8:	40000800 	.word	0x40000800
 80025bc:	40000c00 	.word	0x40000c00
 80025c0:	40014000 	.word	0x40014000

080025c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	691b      	ldr	r3, [r3, #16]
 80025da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	f003 0302 	and.w	r3, r3, #2
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d020      	beq.n	8002628 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d01b      	beq.n	8002628 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f06f 0202 	mvn.w	r2, #2
 80025f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2201      	movs	r2, #1
 80025fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	f003 0303 	and.w	r3, r3, #3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d003      	beq.n	8002616 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f000 f8d2 	bl	80027b8 <HAL_TIM_IC_CaptureCallback>
 8002614:	e005      	b.n	8002622 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f000 f8c4 	bl	80027a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f000 f8d5 	bl	80027cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	f003 0304 	and.w	r3, r3, #4
 800262e:	2b00      	cmp	r3, #0
 8002630:	d020      	beq.n	8002674 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f003 0304 	and.w	r3, r3, #4
 8002638:	2b00      	cmp	r3, #0
 800263a:	d01b      	beq.n	8002674 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f06f 0204 	mvn.w	r2, #4
 8002644:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2202      	movs	r2, #2
 800264a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002656:	2b00      	cmp	r3, #0
 8002658:	d003      	beq.n	8002662 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 f8ac 	bl	80027b8 <HAL_TIM_IC_CaptureCallback>
 8002660:	e005      	b.n	800266e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f000 f89e 	bl	80027a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f000 f8af 	bl	80027cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	f003 0308 	and.w	r3, r3, #8
 800267a:	2b00      	cmp	r3, #0
 800267c:	d020      	beq.n	80026c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f003 0308 	and.w	r3, r3, #8
 8002684:	2b00      	cmp	r3, #0
 8002686:	d01b      	beq.n	80026c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f06f 0208 	mvn.w	r2, #8
 8002690:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2204      	movs	r2, #4
 8002696:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	69db      	ldr	r3, [r3, #28]
 800269e:	f003 0303 	and.w	r3, r3, #3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d003      	beq.n	80026ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 f886 	bl	80027b8 <HAL_TIM_IC_CaptureCallback>
 80026ac:	e005      	b.n	80026ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f000 f878 	bl	80027a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	f000 f889 	bl	80027cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	f003 0310 	and.w	r3, r3, #16
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d020      	beq.n	800270c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	f003 0310 	and.w	r3, r3, #16
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d01b      	beq.n	800270c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f06f 0210 	mvn.w	r2, #16
 80026dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2208      	movs	r2, #8
 80026e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d003      	beq.n	80026fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f000 f860 	bl	80027b8 <HAL_TIM_IC_CaptureCallback>
 80026f8:	e005      	b.n	8002706 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f852 	bl	80027a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f000 f863 	bl	80027cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	2b00      	cmp	r3, #0
 8002714:	d00c      	beq.n	8002730 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	f003 0301 	and.w	r3, r3, #1
 800271c:	2b00      	cmp	r3, #0
 800271e:	d007      	beq.n	8002730 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f06f 0201 	mvn.w	r2, #1
 8002728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f7fe fd1c 	bl	8001168 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002736:	2b00      	cmp	r3, #0
 8002738:	d00c      	beq.n	8002754 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002740:	2b00      	cmp	r3, #0
 8002742:	d007      	beq.n	8002754 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800274c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f000 f8e0 	bl	8002914 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00c      	beq.n	8002778 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002764:	2b00      	cmp	r3, #0
 8002766:	d007      	beq.n	8002778 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 f834 	bl	80027e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	f003 0320 	and.w	r3, r3, #32
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00c      	beq.n	800279c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	f003 0320 	and.w	r3, r3, #32
 8002788:	2b00      	cmp	r3, #0
 800278a:	d007      	beq.n	800279c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f06f 0220 	mvn.w	r2, #32
 8002794:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f8b2 	bl	8002900 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800279c:	bf00      	nop
 800279e:	3710      	adds	r7, #16
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027d4:	bf00      	nop
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	4a37      	ldr	r2, [pc, #220]	@ (80028e4 <TIM_Base_SetConfig+0xf0>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d00f      	beq.n	800282c <TIM_Base_SetConfig+0x38>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002812:	d00b      	beq.n	800282c <TIM_Base_SetConfig+0x38>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a34      	ldr	r2, [pc, #208]	@ (80028e8 <TIM_Base_SetConfig+0xf4>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d007      	beq.n	800282c <TIM_Base_SetConfig+0x38>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a33      	ldr	r2, [pc, #204]	@ (80028ec <TIM_Base_SetConfig+0xf8>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d003      	beq.n	800282c <TIM_Base_SetConfig+0x38>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a32      	ldr	r2, [pc, #200]	@ (80028f0 <TIM_Base_SetConfig+0xfc>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d108      	bne.n	800283e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002832:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	4313      	orrs	r3, r2
 800283c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a28      	ldr	r2, [pc, #160]	@ (80028e4 <TIM_Base_SetConfig+0xf0>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d01b      	beq.n	800287e <TIM_Base_SetConfig+0x8a>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800284c:	d017      	beq.n	800287e <TIM_Base_SetConfig+0x8a>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a25      	ldr	r2, [pc, #148]	@ (80028e8 <TIM_Base_SetConfig+0xf4>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d013      	beq.n	800287e <TIM_Base_SetConfig+0x8a>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a24      	ldr	r2, [pc, #144]	@ (80028ec <TIM_Base_SetConfig+0xf8>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d00f      	beq.n	800287e <TIM_Base_SetConfig+0x8a>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a23      	ldr	r2, [pc, #140]	@ (80028f0 <TIM_Base_SetConfig+0xfc>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d00b      	beq.n	800287e <TIM_Base_SetConfig+0x8a>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a22      	ldr	r2, [pc, #136]	@ (80028f4 <TIM_Base_SetConfig+0x100>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d007      	beq.n	800287e <TIM_Base_SetConfig+0x8a>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a21      	ldr	r2, [pc, #132]	@ (80028f8 <TIM_Base_SetConfig+0x104>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d003      	beq.n	800287e <TIM_Base_SetConfig+0x8a>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a20      	ldr	r2, [pc, #128]	@ (80028fc <TIM_Base_SetConfig+0x108>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d108      	bne.n	8002890 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002884:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	68fa      	ldr	r2, [r7, #12]
 800288c:	4313      	orrs	r3, r2
 800288e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	4313      	orrs	r3, r2
 800289c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	689a      	ldr	r2, [r3, #8]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a0c      	ldr	r2, [pc, #48]	@ (80028e4 <TIM_Base_SetConfig+0xf0>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d103      	bne.n	80028be <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	691a      	ldr	r2, [r3, #16]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f043 0204 	orr.w	r2, r3, #4
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2201      	movs	r2, #1
 80028ce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	601a      	str	r2, [r3, #0]
}
 80028d6:	bf00      	nop
 80028d8:	3714      	adds	r7, #20
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	40010000 	.word	0x40010000
 80028e8:	40000400 	.word	0x40000400
 80028ec:	40000800 	.word	0x40000800
 80028f0:	40000c00 	.word	0x40000c00
 80028f4:	40014000 	.word	0x40014000
 80028f8:	40014400 	.word	0x40014400
 80028fc:	40014800 	.word	0x40014800

08002900 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800291c:	bf00      	nop
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d101      	bne.n	800293a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e042      	b.n	80029c0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b00      	cmp	r3, #0
 8002944:	d106      	bne.n	8002954 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7fe fc4e 	bl	80011f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2224      	movs	r2, #36	@ 0x24
 8002958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	68da      	ldr	r2, [r3, #12]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800296a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f000 f82b 	bl	80029c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	691a      	ldr	r2, [r3, #16]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002980:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	695a      	ldr	r2, [r3, #20]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002990:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	68da      	ldr	r2, [r3, #12]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80029a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2220      	movs	r2, #32
 80029ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2220      	movs	r2, #32
 80029b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80029be:	2300      	movs	r3, #0
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029cc:	b0c0      	sub	sp, #256	@ 0x100
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	691b      	ldr	r3, [r3, #16]
 80029dc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80029e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029e4:	68d9      	ldr	r1, [r3, #12]
 80029e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	ea40 0301 	orr.w	r3, r0, r1
 80029f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80029f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029f6:	689a      	ldr	r2, [r3, #8]
 80029f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029fc:	691b      	ldr	r3, [r3, #16]
 80029fe:	431a      	orrs	r2, r3
 8002a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	431a      	orrs	r2, r3
 8002a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002a20:	f021 010c 	bic.w	r1, r1, #12
 8002a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002a2e:	430b      	orrs	r3, r1
 8002a30:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	695b      	ldr	r3, [r3, #20]
 8002a3a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a42:	6999      	ldr	r1, [r3, #24]
 8002a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	ea40 0301 	orr.w	r3, r0, r1
 8002a4e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	4b8f      	ldr	r3, [pc, #572]	@ (8002c94 <UART_SetConfig+0x2cc>)
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d005      	beq.n	8002a68 <UART_SetConfig+0xa0>
 8002a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	4b8d      	ldr	r3, [pc, #564]	@ (8002c98 <UART_SetConfig+0x2d0>)
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d104      	bne.n	8002a72 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002a68:	f7ff fcaa 	bl	80023c0 <HAL_RCC_GetPCLK2Freq>
 8002a6c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002a70:	e003      	b.n	8002a7a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002a72:	f7ff fc91 	bl	8002398 <HAL_RCC_GetPCLK1Freq>
 8002a76:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a7e:	69db      	ldr	r3, [r3, #28]
 8002a80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a84:	f040 810c 	bne.w	8002ca0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002a92:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002a96:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002a9a:	4622      	mov	r2, r4
 8002a9c:	462b      	mov	r3, r5
 8002a9e:	1891      	adds	r1, r2, r2
 8002aa0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002aa2:	415b      	adcs	r3, r3
 8002aa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002aa6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002aaa:	4621      	mov	r1, r4
 8002aac:	eb12 0801 	adds.w	r8, r2, r1
 8002ab0:	4629      	mov	r1, r5
 8002ab2:	eb43 0901 	adc.w	r9, r3, r1
 8002ab6:	f04f 0200 	mov.w	r2, #0
 8002aba:	f04f 0300 	mov.w	r3, #0
 8002abe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ac2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ac6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002aca:	4690      	mov	r8, r2
 8002acc:	4699      	mov	r9, r3
 8002ace:	4623      	mov	r3, r4
 8002ad0:	eb18 0303 	adds.w	r3, r8, r3
 8002ad4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002ad8:	462b      	mov	r3, r5
 8002ada:	eb49 0303 	adc.w	r3, r9, r3
 8002ade:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002aee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002af2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002af6:	460b      	mov	r3, r1
 8002af8:	18db      	adds	r3, r3, r3
 8002afa:	653b      	str	r3, [r7, #80]	@ 0x50
 8002afc:	4613      	mov	r3, r2
 8002afe:	eb42 0303 	adc.w	r3, r2, r3
 8002b02:	657b      	str	r3, [r7, #84]	@ 0x54
 8002b04:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002b08:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002b0c:	f7fe f854 	bl	8000bb8 <__aeabi_uldivmod>
 8002b10:	4602      	mov	r2, r0
 8002b12:	460b      	mov	r3, r1
 8002b14:	4b61      	ldr	r3, [pc, #388]	@ (8002c9c <UART_SetConfig+0x2d4>)
 8002b16:	fba3 2302 	umull	r2, r3, r3, r2
 8002b1a:	095b      	lsrs	r3, r3, #5
 8002b1c:	011c      	lsls	r4, r3, #4
 8002b1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b22:	2200      	movs	r2, #0
 8002b24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002b28:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002b2c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002b30:	4642      	mov	r2, r8
 8002b32:	464b      	mov	r3, r9
 8002b34:	1891      	adds	r1, r2, r2
 8002b36:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002b38:	415b      	adcs	r3, r3
 8002b3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b3c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002b40:	4641      	mov	r1, r8
 8002b42:	eb12 0a01 	adds.w	sl, r2, r1
 8002b46:	4649      	mov	r1, r9
 8002b48:	eb43 0b01 	adc.w	fp, r3, r1
 8002b4c:	f04f 0200 	mov.w	r2, #0
 8002b50:	f04f 0300 	mov.w	r3, #0
 8002b54:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002b58:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002b5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b60:	4692      	mov	sl, r2
 8002b62:	469b      	mov	fp, r3
 8002b64:	4643      	mov	r3, r8
 8002b66:	eb1a 0303 	adds.w	r3, sl, r3
 8002b6a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002b6e:	464b      	mov	r3, r9
 8002b70:	eb4b 0303 	adc.w	r3, fp, r3
 8002b74:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002b84:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002b88:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	18db      	adds	r3, r3, r3
 8002b90:	643b      	str	r3, [r7, #64]	@ 0x40
 8002b92:	4613      	mov	r3, r2
 8002b94:	eb42 0303 	adc.w	r3, r2, r3
 8002b98:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b9a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002b9e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002ba2:	f7fe f809 	bl	8000bb8 <__aeabi_uldivmod>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	460b      	mov	r3, r1
 8002baa:	4611      	mov	r1, r2
 8002bac:	4b3b      	ldr	r3, [pc, #236]	@ (8002c9c <UART_SetConfig+0x2d4>)
 8002bae:	fba3 2301 	umull	r2, r3, r3, r1
 8002bb2:	095b      	lsrs	r3, r3, #5
 8002bb4:	2264      	movs	r2, #100	@ 0x64
 8002bb6:	fb02 f303 	mul.w	r3, r2, r3
 8002bba:	1acb      	subs	r3, r1, r3
 8002bbc:	00db      	lsls	r3, r3, #3
 8002bbe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002bc2:	4b36      	ldr	r3, [pc, #216]	@ (8002c9c <UART_SetConfig+0x2d4>)
 8002bc4:	fba3 2302 	umull	r2, r3, r3, r2
 8002bc8:	095b      	lsrs	r3, r3, #5
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002bd0:	441c      	add	r4, r3
 8002bd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002bdc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002be0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002be4:	4642      	mov	r2, r8
 8002be6:	464b      	mov	r3, r9
 8002be8:	1891      	adds	r1, r2, r2
 8002bea:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002bec:	415b      	adcs	r3, r3
 8002bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002bf0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002bf4:	4641      	mov	r1, r8
 8002bf6:	1851      	adds	r1, r2, r1
 8002bf8:	6339      	str	r1, [r7, #48]	@ 0x30
 8002bfa:	4649      	mov	r1, r9
 8002bfc:	414b      	adcs	r3, r1
 8002bfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c00:	f04f 0200 	mov.w	r2, #0
 8002c04:	f04f 0300 	mov.w	r3, #0
 8002c08:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002c0c:	4659      	mov	r1, fp
 8002c0e:	00cb      	lsls	r3, r1, #3
 8002c10:	4651      	mov	r1, sl
 8002c12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c16:	4651      	mov	r1, sl
 8002c18:	00ca      	lsls	r2, r1, #3
 8002c1a:	4610      	mov	r0, r2
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4603      	mov	r3, r0
 8002c20:	4642      	mov	r2, r8
 8002c22:	189b      	adds	r3, r3, r2
 8002c24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002c28:	464b      	mov	r3, r9
 8002c2a:	460a      	mov	r2, r1
 8002c2c:	eb42 0303 	adc.w	r3, r2, r3
 8002c30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002c40:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002c44:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002c48:	460b      	mov	r3, r1
 8002c4a:	18db      	adds	r3, r3, r3
 8002c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c4e:	4613      	mov	r3, r2
 8002c50:	eb42 0303 	adc.w	r3, r2, r3
 8002c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c56:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002c5a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002c5e:	f7fd ffab 	bl	8000bb8 <__aeabi_uldivmod>
 8002c62:	4602      	mov	r2, r0
 8002c64:	460b      	mov	r3, r1
 8002c66:	4b0d      	ldr	r3, [pc, #52]	@ (8002c9c <UART_SetConfig+0x2d4>)
 8002c68:	fba3 1302 	umull	r1, r3, r3, r2
 8002c6c:	095b      	lsrs	r3, r3, #5
 8002c6e:	2164      	movs	r1, #100	@ 0x64
 8002c70:	fb01 f303 	mul.w	r3, r1, r3
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	3332      	adds	r3, #50	@ 0x32
 8002c7a:	4a08      	ldr	r2, [pc, #32]	@ (8002c9c <UART_SetConfig+0x2d4>)
 8002c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c80:	095b      	lsrs	r3, r3, #5
 8002c82:	f003 0207 	and.w	r2, r3, #7
 8002c86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4422      	add	r2, r4
 8002c8e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002c90:	e106      	b.n	8002ea0 <UART_SetConfig+0x4d8>
 8002c92:	bf00      	nop
 8002c94:	40011000 	.word	0x40011000
 8002c98:	40011400 	.word	0x40011400
 8002c9c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ca0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002caa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002cae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002cb2:	4642      	mov	r2, r8
 8002cb4:	464b      	mov	r3, r9
 8002cb6:	1891      	adds	r1, r2, r2
 8002cb8:	6239      	str	r1, [r7, #32]
 8002cba:	415b      	adcs	r3, r3
 8002cbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cbe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002cc2:	4641      	mov	r1, r8
 8002cc4:	1854      	adds	r4, r2, r1
 8002cc6:	4649      	mov	r1, r9
 8002cc8:	eb43 0501 	adc.w	r5, r3, r1
 8002ccc:	f04f 0200 	mov.w	r2, #0
 8002cd0:	f04f 0300 	mov.w	r3, #0
 8002cd4:	00eb      	lsls	r3, r5, #3
 8002cd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002cda:	00e2      	lsls	r2, r4, #3
 8002cdc:	4614      	mov	r4, r2
 8002cde:	461d      	mov	r5, r3
 8002ce0:	4643      	mov	r3, r8
 8002ce2:	18e3      	adds	r3, r4, r3
 8002ce4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002ce8:	464b      	mov	r3, r9
 8002cea:	eb45 0303 	adc.w	r3, r5, r3
 8002cee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002cf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002cfe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002d02:	f04f 0200 	mov.w	r2, #0
 8002d06:	f04f 0300 	mov.w	r3, #0
 8002d0a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002d0e:	4629      	mov	r1, r5
 8002d10:	008b      	lsls	r3, r1, #2
 8002d12:	4621      	mov	r1, r4
 8002d14:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d18:	4621      	mov	r1, r4
 8002d1a:	008a      	lsls	r2, r1, #2
 8002d1c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002d20:	f7fd ff4a 	bl	8000bb8 <__aeabi_uldivmod>
 8002d24:	4602      	mov	r2, r0
 8002d26:	460b      	mov	r3, r1
 8002d28:	4b60      	ldr	r3, [pc, #384]	@ (8002eac <UART_SetConfig+0x4e4>)
 8002d2a:	fba3 2302 	umull	r2, r3, r3, r2
 8002d2e:	095b      	lsrs	r3, r3, #5
 8002d30:	011c      	lsls	r4, r3, #4
 8002d32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d36:	2200      	movs	r2, #0
 8002d38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002d3c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002d40:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002d44:	4642      	mov	r2, r8
 8002d46:	464b      	mov	r3, r9
 8002d48:	1891      	adds	r1, r2, r2
 8002d4a:	61b9      	str	r1, [r7, #24]
 8002d4c:	415b      	adcs	r3, r3
 8002d4e:	61fb      	str	r3, [r7, #28]
 8002d50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d54:	4641      	mov	r1, r8
 8002d56:	1851      	adds	r1, r2, r1
 8002d58:	6139      	str	r1, [r7, #16]
 8002d5a:	4649      	mov	r1, r9
 8002d5c:	414b      	adcs	r3, r1
 8002d5e:	617b      	str	r3, [r7, #20]
 8002d60:	f04f 0200 	mov.w	r2, #0
 8002d64:	f04f 0300 	mov.w	r3, #0
 8002d68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d6c:	4659      	mov	r1, fp
 8002d6e:	00cb      	lsls	r3, r1, #3
 8002d70:	4651      	mov	r1, sl
 8002d72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d76:	4651      	mov	r1, sl
 8002d78:	00ca      	lsls	r2, r1, #3
 8002d7a:	4610      	mov	r0, r2
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	4603      	mov	r3, r0
 8002d80:	4642      	mov	r2, r8
 8002d82:	189b      	adds	r3, r3, r2
 8002d84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002d88:	464b      	mov	r3, r9
 8002d8a:	460a      	mov	r2, r1
 8002d8c:	eb42 0303 	adc.w	r3, r2, r3
 8002d90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002d9e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002da0:	f04f 0200 	mov.w	r2, #0
 8002da4:	f04f 0300 	mov.w	r3, #0
 8002da8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002dac:	4649      	mov	r1, r9
 8002dae:	008b      	lsls	r3, r1, #2
 8002db0:	4641      	mov	r1, r8
 8002db2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002db6:	4641      	mov	r1, r8
 8002db8:	008a      	lsls	r2, r1, #2
 8002dba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002dbe:	f7fd fefb 	bl	8000bb8 <__aeabi_uldivmod>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	4611      	mov	r1, r2
 8002dc8:	4b38      	ldr	r3, [pc, #224]	@ (8002eac <UART_SetConfig+0x4e4>)
 8002dca:	fba3 2301 	umull	r2, r3, r3, r1
 8002dce:	095b      	lsrs	r3, r3, #5
 8002dd0:	2264      	movs	r2, #100	@ 0x64
 8002dd2:	fb02 f303 	mul.w	r3, r2, r3
 8002dd6:	1acb      	subs	r3, r1, r3
 8002dd8:	011b      	lsls	r3, r3, #4
 8002dda:	3332      	adds	r3, #50	@ 0x32
 8002ddc:	4a33      	ldr	r2, [pc, #204]	@ (8002eac <UART_SetConfig+0x4e4>)
 8002dde:	fba2 2303 	umull	r2, r3, r2, r3
 8002de2:	095b      	lsrs	r3, r3, #5
 8002de4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002de8:	441c      	add	r4, r3
 8002dea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002dee:	2200      	movs	r2, #0
 8002df0:	673b      	str	r3, [r7, #112]	@ 0x70
 8002df2:	677a      	str	r2, [r7, #116]	@ 0x74
 8002df4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002df8:	4642      	mov	r2, r8
 8002dfa:	464b      	mov	r3, r9
 8002dfc:	1891      	adds	r1, r2, r2
 8002dfe:	60b9      	str	r1, [r7, #8]
 8002e00:	415b      	adcs	r3, r3
 8002e02:	60fb      	str	r3, [r7, #12]
 8002e04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e08:	4641      	mov	r1, r8
 8002e0a:	1851      	adds	r1, r2, r1
 8002e0c:	6039      	str	r1, [r7, #0]
 8002e0e:	4649      	mov	r1, r9
 8002e10:	414b      	adcs	r3, r1
 8002e12:	607b      	str	r3, [r7, #4]
 8002e14:	f04f 0200 	mov.w	r2, #0
 8002e18:	f04f 0300 	mov.w	r3, #0
 8002e1c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002e20:	4659      	mov	r1, fp
 8002e22:	00cb      	lsls	r3, r1, #3
 8002e24:	4651      	mov	r1, sl
 8002e26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e2a:	4651      	mov	r1, sl
 8002e2c:	00ca      	lsls	r2, r1, #3
 8002e2e:	4610      	mov	r0, r2
 8002e30:	4619      	mov	r1, r3
 8002e32:	4603      	mov	r3, r0
 8002e34:	4642      	mov	r2, r8
 8002e36:	189b      	adds	r3, r3, r2
 8002e38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002e3a:	464b      	mov	r3, r9
 8002e3c:	460a      	mov	r2, r1
 8002e3e:	eb42 0303 	adc.w	r3, r2, r3
 8002e42:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002e4e:	667a      	str	r2, [r7, #100]	@ 0x64
 8002e50:	f04f 0200 	mov.w	r2, #0
 8002e54:	f04f 0300 	mov.w	r3, #0
 8002e58:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002e5c:	4649      	mov	r1, r9
 8002e5e:	008b      	lsls	r3, r1, #2
 8002e60:	4641      	mov	r1, r8
 8002e62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e66:	4641      	mov	r1, r8
 8002e68:	008a      	lsls	r2, r1, #2
 8002e6a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002e6e:	f7fd fea3 	bl	8000bb8 <__aeabi_uldivmod>
 8002e72:	4602      	mov	r2, r0
 8002e74:	460b      	mov	r3, r1
 8002e76:	4b0d      	ldr	r3, [pc, #52]	@ (8002eac <UART_SetConfig+0x4e4>)
 8002e78:	fba3 1302 	umull	r1, r3, r3, r2
 8002e7c:	095b      	lsrs	r3, r3, #5
 8002e7e:	2164      	movs	r1, #100	@ 0x64
 8002e80:	fb01 f303 	mul.w	r3, r1, r3
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	011b      	lsls	r3, r3, #4
 8002e88:	3332      	adds	r3, #50	@ 0x32
 8002e8a:	4a08      	ldr	r2, [pc, #32]	@ (8002eac <UART_SetConfig+0x4e4>)
 8002e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e90:	095b      	lsrs	r3, r3, #5
 8002e92:	f003 020f 	and.w	r2, r3, #15
 8002e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4422      	add	r2, r4
 8002e9e:	609a      	str	r2, [r3, #8]
}
 8002ea0:	bf00      	nop
 8002ea2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002eac:	51eb851f 	.word	0x51eb851f

08002eb0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b085      	sub	sp, #20
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002ebe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ec2:	2b84      	cmp	r3, #132	@ 0x84
 8002ec4:	d005      	beq.n	8002ed2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002ec6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	4413      	add	r3, r2
 8002ece:	3303      	adds	r3, #3
 8002ed0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3714      	adds	r7, #20
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr

08002ee0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002ee4:	f000 fae4 	bl	80034b0 <vTaskStartScheduler>
  
  return osOK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	bd80      	pop	{r7, pc}

08002eee <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002eee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ef0:	b089      	sub	sp, #36	@ 0x24
 8002ef2:	af04      	add	r7, sp, #16
 8002ef4:	6078      	str	r0, [r7, #4]
 8002ef6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	695b      	ldr	r3, [r3, #20]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d020      	beq.n	8002f42 <osThreadCreate+0x54>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	699b      	ldr	r3, [r3, #24]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d01c      	beq.n	8002f42 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	685c      	ldr	r4, [r3, #4]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	691e      	ldr	r6, [r3, #16]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7ff ffc8 	bl	8002eb0 <makeFreeRtosPriority>
 8002f20:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002f2a:	9202      	str	r2, [sp, #8]
 8002f2c:	9301      	str	r3, [sp, #4]
 8002f2e:	9100      	str	r1, [sp, #0]
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	4632      	mov	r2, r6
 8002f34:	4629      	mov	r1, r5
 8002f36:	4620      	mov	r0, r4
 8002f38:	f000 f8ed 	bl	8003116 <xTaskCreateStatic>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	60fb      	str	r3, [r7, #12]
 8002f40:	e01c      	b.n	8002f7c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	685c      	ldr	r4, [r3, #4]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002f4e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7ff ffaa 	bl	8002eb0 <makeFreeRtosPriority>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	f107 030c 	add.w	r3, r7, #12
 8002f62:	9301      	str	r3, [sp, #4]
 8002f64:	9200      	str	r2, [sp, #0]
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	4632      	mov	r2, r6
 8002f6a:	4629      	mov	r1, r5
 8002f6c:	4620      	mov	r0, r4
 8002f6e:	f000 f932 	bl	80031d6 <xTaskCreate>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d001      	beq.n	8002f7c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	e000      	b.n	8002f7e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3714      	adds	r7, #20
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002f86 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	b084      	sub	sp, #16
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <osDelay+0x16>
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	e000      	b.n	8002f9e <osDelay+0x18>
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f000 fa50 	bl	8003444 <vTaskDelay>
  
  return osOK;
 8002fa4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b083      	sub	sp, #12
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f103 0208 	add.w	r2, r3, #8
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002fc6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f103 0208 	add.w	r2, r3, #8
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f103 0208 	add.w	r2, r3, #8
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002fe2:	bf00      	nop
 8002fe4:	370c      	adds	r7, #12
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr

08002fee <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002fee:	b480      	push	{r7}
 8002ff0:	b083      	sub	sp, #12
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	689a      	ldr	r2, [r3, #8]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	683a      	ldr	r2, [r7, #0]
 800302c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	683a      	ldr	r2, [r7, #0]
 8003032:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	1c5a      	adds	r2, r3, #1
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	601a      	str	r2, [r3, #0]
}
 8003044:	bf00      	nop
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003066:	d103      	bne.n	8003070 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	691b      	ldr	r3, [r3, #16]
 800306c:	60fb      	str	r3, [r7, #12]
 800306e:	e00c      	b.n	800308a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	3308      	adds	r3, #8
 8003074:	60fb      	str	r3, [r7, #12]
 8003076:	e002      	b.n	800307e <vListInsert+0x2e>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	60fb      	str	r3, [r7, #12]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	68ba      	ldr	r2, [r7, #8]
 8003086:	429a      	cmp	r2, r3
 8003088:	d2f6      	bcs.n	8003078 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	685a      	ldr	r2, [r3, #4]
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	683a      	ldr	r2, [r7, #0]
 8003098:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	68fa      	ldr	r2, [r7, #12]
 800309e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	683a      	ldr	r2, [r7, #0]
 80030a4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	1c5a      	adds	r2, r3, #1
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	601a      	str	r2, [r3, #0]
}
 80030b6:	bf00      	nop
 80030b8:	3714      	adds	r7, #20
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr

080030c2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80030c2:	b480      	push	{r7}
 80030c4:	b085      	sub	sp, #20
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	6892      	ldr	r2, [r2, #8]
 80030d8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	6852      	ldr	r2, [r2, #4]
 80030e2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d103      	bne.n	80030f6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	689a      	ldr	r2, [r3, #8]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	1e5a      	subs	r2, r3, #1
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
}
 800310a:	4618      	mov	r0, r3
 800310c:	3714      	adds	r7, #20
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr

08003116 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003116:	b580      	push	{r7, lr}
 8003118:	b08e      	sub	sp, #56	@ 0x38
 800311a:	af04      	add	r7, sp, #16
 800311c:	60f8      	str	r0, [r7, #12]
 800311e:	60b9      	str	r1, [r7, #8]
 8003120:	607a      	str	r2, [r7, #4]
 8003122:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003126:	2b00      	cmp	r3, #0
 8003128:	d10b      	bne.n	8003142 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800312a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800312e:	f383 8811 	msr	BASEPRI, r3
 8003132:	f3bf 8f6f 	isb	sy
 8003136:	f3bf 8f4f 	dsb	sy
 800313a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800313c:	bf00      	nop
 800313e:	bf00      	nop
 8003140:	e7fd      	b.n	800313e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003144:	2b00      	cmp	r3, #0
 8003146:	d10b      	bne.n	8003160 <xTaskCreateStatic+0x4a>
	__asm volatile
 8003148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800314c:	f383 8811 	msr	BASEPRI, r3
 8003150:	f3bf 8f6f 	isb	sy
 8003154:	f3bf 8f4f 	dsb	sy
 8003158:	61fb      	str	r3, [r7, #28]
}
 800315a:	bf00      	nop
 800315c:	bf00      	nop
 800315e:	e7fd      	b.n	800315c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003160:	2354      	movs	r3, #84	@ 0x54
 8003162:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	2b54      	cmp	r3, #84	@ 0x54
 8003168:	d00b      	beq.n	8003182 <xTaskCreateStatic+0x6c>
	__asm volatile
 800316a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800316e:	f383 8811 	msr	BASEPRI, r3
 8003172:	f3bf 8f6f 	isb	sy
 8003176:	f3bf 8f4f 	dsb	sy
 800317a:	61bb      	str	r3, [r7, #24]
}
 800317c:	bf00      	nop
 800317e:	bf00      	nop
 8003180:	e7fd      	b.n	800317e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003182:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003186:	2b00      	cmp	r3, #0
 8003188:	d01e      	beq.n	80031c8 <xTaskCreateStatic+0xb2>
 800318a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800318c:	2b00      	cmp	r3, #0
 800318e:	d01b      	beq.n	80031c8 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003192:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003196:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003198:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800319a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319c:	2202      	movs	r2, #2
 800319e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80031a2:	2300      	movs	r3, #0
 80031a4:	9303      	str	r3, [sp, #12]
 80031a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a8:	9302      	str	r3, [sp, #8]
 80031aa:	f107 0314 	add.w	r3, r7, #20
 80031ae:	9301      	str	r3, [sp, #4]
 80031b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031b2:	9300      	str	r3, [sp, #0]
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	68b9      	ldr	r1, [r7, #8]
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f000 f850 	bl	8003260 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80031c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80031c2:	f000 f8d5 	bl	8003370 <prvAddNewTaskToReadyList>
 80031c6:	e001      	b.n	80031cc <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80031c8:	2300      	movs	r3, #0
 80031ca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80031cc:	697b      	ldr	r3, [r7, #20]
	}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3728      	adds	r7, #40	@ 0x28
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b08c      	sub	sp, #48	@ 0x30
 80031da:	af04      	add	r7, sp, #16
 80031dc:	60f8      	str	r0, [r7, #12]
 80031de:	60b9      	str	r1, [r7, #8]
 80031e0:	603b      	str	r3, [r7, #0]
 80031e2:	4613      	mov	r3, r2
 80031e4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80031e6:	88fb      	ldrh	r3, [r7, #6]
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	4618      	mov	r0, r3
 80031ec:	f000 fed4 	bl	8003f98 <pvPortMalloc>
 80031f0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00e      	beq.n	8003216 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80031f8:	2054      	movs	r0, #84	@ 0x54
 80031fa:	f000 fecd 	bl	8003f98 <pvPortMalloc>
 80031fe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	697a      	ldr	r2, [r7, #20]
 800320a:	631a      	str	r2, [r3, #48]	@ 0x30
 800320c:	e005      	b.n	800321a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800320e:	6978      	ldr	r0, [r7, #20]
 8003210:	f000 ff90 	bl	8004134 <vPortFree>
 8003214:	e001      	b.n	800321a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003216:	2300      	movs	r3, #0
 8003218:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d017      	beq.n	8003250 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003228:	88fa      	ldrh	r2, [r7, #6]
 800322a:	2300      	movs	r3, #0
 800322c:	9303      	str	r3, [sp, #12]
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	9302      	str	r3, [sp, #8]
 8003232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003234:	9301      	str	r3, [sp, #4]
 8003236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003238:	9300      	str	r3, [sp, #0]
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	68b9      	ldr	r1, [r7, #8]
 800323e:	68f8      	ldr	r0, [r7, #12]
 8003240:	f000 f80e 	bl	8003260 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003244:	69f8      	ldr	r0, [r7, #28]
 8003246:	f000 f893 	bl	8003370 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800324a:	2301      	movs	r3, #1
 800324c:	61bb      	str	r3, [r7, #24]
 800324e:	e002      	b.n	8003256 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003250:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003254:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003256:	69bb      	ldr	r3, [r7, #24]
	}
 8003258:	4618      	mov	r0, r3
 800325a:	3720      	adds	r7, #32
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b088      	sub	sp, #32
 8003264:	af00      	add	r7, sp, #0
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	607a      	str	r2, [r7, #4]
 800326c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800326e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003270:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003278:	3b01      	subs	r3, #1
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	4413      	add	r3, r2
 800327e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	f023 0307 	bic.w	r3, r3, #7
 8003286:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	2b00      	cmp	r3, #0
 8003290:	d00b      	beq.n	80032aa <prvInitialiseNewTask+0x4a>
	__asm volatile
 8003292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003296:	f383 8811 	msr	BASEPRI, r3
 800329a:	f3bf 8f6f 	isb	sy
 800329e:	f3bf 8f4f 	dsb	sy
 80032a2:	617b      	str	r3, [r7, #20]
}
 80032a4:	bf00      	nop
 80032a6:	bf00      	nop
 80032a8:	e7fd      	b.n	80032a6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d01f      	beq.n	80032f0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80032b0:	2300      	movs	r3, #0
 80032b2:	61fb      	str	r3, [r7, #28]
 80032b4:	e012      	b.n	80032dc <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80032b6:	68ba      	ldr	r2, [r7, #8]
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	4413      	add	r3, r2
 80032bc:	7819      	ldrb	r1, [r3, #0]
 80032be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	4413      	add	r3, r2
 80032c4:	3334      	adds	r3, #52	@ 0x34
 80032c6:	460a      	mov	r2, r1
 80032c8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	4413      	add	r3, r2
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d006      	beq.n	80032e4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	3301      	adds	r3, #1
 80032da:	61fb      	str	r3, [r7, #28]
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	2b0f      	cmp	r3, #15
 80032e0:	d9e9      	bls.n	80032b6 <prvInitialiseNewTask+0x56>
 80032e2:	e000      	b.n	80032e6 <prvInitialiseNewTask+0x86>
			{
				break;
 80032e4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80032e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80032ee:	e003      	b.n	80032f8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80032f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032f2:	2200      	movs	r2, #0
 80032f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80032f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032fa:	2b06      	cmp	r3, #6
 80032fc:	d901      	bls.n	8003302 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80032fe:	2306      	movs	r3, #6
 8003300:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003304:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003306:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800330a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800330c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800330e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003310:	2200      	movs	r2, #0
 8003312:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003316:	3304      	adds	r3, #4
 8003318:	4618      	mov	r0, r3
 800331a:	f7ff fe68 	bl	8002fee <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800331e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003320:	3318      	adds	r3, #24
 8003322:	4618      	mov	r0, r3
 8003324:	f7ff fe63 	bl	8002fee <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800332a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800332c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800332e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003330:	f1c3 0207 	rsb	r2, r3, #7
 8003334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003336:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800333a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800333c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800333e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003340:	2200      	movs	r2, #0
 8003342:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003346:	2200      	movs	r2, #0
 8003348:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800334c:	683a      	ldr	r2, [r7, #0]
 800334e:	68f9      	ldr	r1, [r7, #12]
 8003350:	69b8      	ldr	r0, [r7, #24]
 8003352:	f000 fc0d 	bl	8003b70 <pxPortInitialiseStack>
 8003356:	4602      	mov	r2, r0
 8003358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800335a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800335c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800335e:	2b00      	cmp	r3, #0
 8003360:	d002      	beq.n	8003368 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003364:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003366:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003368:	bf00      	nop
 800336a:	3720      	adds	r7, #32
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b082      	sub	sp, #8
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003378:	f000 fd2e 	bl	8003dd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800337c:	4b2a      	ldr	r3, [pc, #168]	@ (8003428 <prvAddNewTaskToReadyList+0xb8>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	3301      	adds	r3, #1
 8003382:	4a29      	ldr	r2, [pc, #164]	@ (8003428 <prvAddNewTaskToReadyList+0xb8>)
 8003384:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003386:	4b29      	ldr	r3, [pc, #164]	@ (800342c <prvAddNewTaskToReadyList+0xbc>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d109      	bne.n	80033a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800338e:	4a27      	ldr	r2, [pc, #156]	@ (800342c <prvAddNewTaskToReadyList+0xbc>)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003394:	4b24      	ldr	r3, [pc, #144]	@ (8003428 <prvAddNewTaskToReadyList+0xb8>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d110      	bne.n	80033be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800339c:	f000 fac4 	bl	8003928 <prvInitialiseTaskLists>
 80033a0:	e00d      	b.n	80033be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80033a2:	4b23      	ldr	r3, [pc, #140]	@ (8003430 <prvAddNewTaskToReadyList+0xc0>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d109      	bne.n	80033be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80033aa:	4b20      	ldr	r3, [pc, #128]	@ (800342c <prvAddNewTaskToReadyList+0xbc>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d802      	bhi.n	80033be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80033b8:	4a1c      	ldr	r2, [pc, #112]	@ (800342c <prvAddNewTaskToReadyList+0xbc>)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80033be:	4b1d      	ldr	r3, [pc, #116]	@ (8003434 <prvAddNewTaskToReadyList+0xc4>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	3301      	adds	r3, #1
 80033c4:	4a1b      	ldr	r2, [pc, #108]	@ (8003434 <prvAddNewTaskToReadyList+0xc4>)
 80033c6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033cc:	2201      	movs	r2, #1
 80033ce:	409a      	lsls	r2, r3
 80033d0:	4b19      	ldr	r3, [pc, #100]	@ (8003438 <prvAddNewTaskToReadyList+0xc8>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	4a18      	ldr	r2, [pc, #96]	@ (8003438 <prvAddNewTaskToReadyList+0xc8>)
 80033d8:	6013      	str	r3, [r2, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033de:	4613      	mov	r3, r2
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	4413      	add	r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	4a15      	ldr	r2, [pc, #84]	@ (800343c <prvAddNewTaskToReadyList+0xcc>)
 80033e8:	441a      	add	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	3304      	adds	r3, #4
 80033ee:	4619      	mov	r1, r3
 80033f0:	4610      	mov	r0, r2
 80033f2:	f7ff fe09 	bl	8003008 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80033f6:	f000 fd21 	bl	8003e3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80033fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003430 <prvAddNewTaskToReadyList+0xc0>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d00e      	beq.n	8003420 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003402:	4b0a      	ldr	r3, [pc, #40]	@ (800342c <prvAddNewTaskToReadyList+0xbc>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340c:	429a      	cmp	r2, r3
 800340e:	d207      	bcs.n	8003420 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003410:	4b0b      	ldr	r3, [pc, #44]	@ (8003440 <prvAddNewTaskToReadyList+0xd0>)
 8003412:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003416:	601a      	str	r2, [r3, #0]
 8003418:	f3bf 8f4f 	dsb	sy
 800341c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003420:	bf00      	nop
 8003422:	3708      	adds	r7, #8
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	200005e8 	.word	0x200005e8
 800342c:	200004e8 	.word	0x200004e8
 8003430:	200005f4 	.word	0x200005f4
 8003434:	20000604 	.word	0x20000604
 8003438:	200005f0 	.word	0x200005f0
 800343c:	200004ec 	.word	0x200004ec
 8003440:	e000ed04 	.word	0xe000ed04

08003444 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800344c:	2300      	movs	r3, #0
 800344e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d018      	beq.n	8003488 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003456:	4b14      	ldr	r3, [pc, #80]	@ (80034a8 <vTaskDelay+0x64>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00b      	beq.n	8003476 <vTaskDelay+0x32>
	__asm volatile
 800345e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003462:	f383 8811 	msr	BASEPRI, r3
 8003466:	f3bf 8f6f 	isb	sy
 800346a:	f3bf 8f4f 	dsb	sy
 800346e:	60bb      	str	r3, [r7, #8]
}
 8003470:	bf00      	nop
 8003472:	bf00      	nop
 8003474:	e7fd      	b.n	8003472 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003476:	f000 f87d 	bl	8003574 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800347a:	2100      	movs	r1, #0
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f000 fb11 	bl	8003aa4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003482:	f000 f885 	bl	8003590 <xTaskResumeAll>
 8003486:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d107      	bne.n	800349e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800348e:	4b07      	ldr	r3, [pc, #28]	@ (80034ac <vTaskDelay+0x68>)
 8003490:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003494:	601a      	str	r2, [r3, #0]
 8003496:	f3bf 8f4f 	dsb	sy
 800349a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800349e:	bf00      	nop
 80034a0:	3710      	adds	r7, #16
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	20000610 	.word	0x20000610
 80034ac:	e000ed04 	.word	0xe000ed04

080034b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b08a      	sub	sp, #40	@ 0x28
 80034b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80034b6:	2300      	movs	r3, #0
 80034b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80034ba:	2300      	movs	r3, #0
 80034bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80034be:	463a      	mov	r2, r7
 80034c0:	1d39      	adds	r1, r7, #4
 80034c2:	f107 0308 	add.w	r3, r7, #8
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7fd fd0c 	bl	8000ee4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80034cc:	6839      	ldr	r1, [r7, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68ba      	ldr	r2, [r7, #8]
 80034d2:	9202      	str	r2, [sp, #8]
 80034d4:	9301      	str	r3, [sp, #4]
 80034d6:	2300      	movs	r3, #0
 80034d8:	9300      	str	r3, [sp, #0]
 80034da:	2300      	movs	r3, #0
 80034dc:	460a      	mov	r2, r1
 80034de:	491f      	ldr	r1, [pc, #124]	@ (800355c <vTaskStartScheduler+0xac>)
 80034e0:	481f      	ldr	r0, [pc, #124]	@ (8003560 <vTaskStartScheduler+0xb0>)
 80034e2:	f7ff fe18 	bl	8003116 <xTaskCreateStatic>
 80034e6:	4603      	mov	r3, r0
 80034e8:	4a1e      	ldr	r2, [pc, #120]	@ (8003564 <vTaskStartScheduler+0xb4>)
 80034ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80034ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003564 <vTaskStartScheduler+0xb4>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d002      	beq.n	80034fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80034f4:	2301      	movs	r3, #1
 80034f6:	617b      	str	r3, [r7, #20]
 80034f8:	e001      	b.n	80034fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80034fa:	2300      	movs	r3, #0
 80034fc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	2b01      	cmp	r3, #1
 8003502:	d116      	bne.n	8003532 <vTaskStartScheduler+0x82>
	__asm volatile
 8003504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003508:	f383 8811 	msr	BASEPRI, r3
 800350c:	f3bf 8f6f 	isb	sy
 8003510:	f3bf 8f4f 	dsb	sy
 8003514:	613b      	str	r3, [r7, #16]
}
 8003516:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003518:	4b13      	ldr	r3, [pc, #76]	@ (8003568 <vTaskStartScheduler+0xb8>)
 800351a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800351e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003520:	4b12      	ldr	r3, [pc, #72]	@ (800356c <vTaskStartScheduler+0xbc>)
 8003522:	2201      	movs	r2, #1
 8003524:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003526:	4b12      	ldr	r3, [pc, #72]	@ (8003570 <vTaskStartScheduler+0xc0>)
 8003528:	2200      	movs	r2, #0
 800352a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800352c:	f000 fbb0 	bl	8003c90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003530:	e00f      	b.n	8003552 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003538:	d10b      	bne.n	8003552 <vTaskStartScheduler+0xa2>
	__asm volatile
 800353a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800353e:	f383 8811 	msr	BASEPRI, r3
 8003542:	f3bf 8f6f 	isb	sy
 8003546:	f3bf 8f4f 	dsb	sy
 800354a:	60fb      	str	r3, [r7, #12]
}
 800354c:	bf00      	nop
 800354e:	bf00      	nop
 8003550:	e7fd      	b.n	800354e <vTaskStartScheduler+0x9e>
}
 8003552:	bf00      	nop
 8003554:	3718      	adds	r7, #24
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	08006cec 	.word	0x08006cec
 8003560:	080038f9 	.word	0x080038f9
 8003564:	2000060c 	.word	0x2000060c
 8003568:	20000608 	.word	0x20000608
 800356c:	200005f4 	.word	0x200005f4
 8003570:	200005ec 	.word	0x200005ec

08003574 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003574:	b480      	push	{r7}
 8003576:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003578:	4b04      	ldr	r3, [pc, #16]	@ (800358c <vTaskSuspendAll+0x18>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	3301      	adds	r3, #1
 800357e:	4a03      	ldr	r2, [pc, #12]	@ (800358c <vTaskSuspendAll+0x18>)
 8003580:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003582:	bf00      	nop
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr
 800358c:	20000610 	.word	0x20000610

08003590 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003596:	2300      	movs	r3, #0
 8003598:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800359a:	2300      	movs	r3, #0
 800359c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800359e:	4b42      	ldr	r3, [pc, #264]	@ (80036a8 <xTaskResumeAll+0x118>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d10b      	bne.n	80035be <xTaskResumeAll+0x2e>
	__asm volatile
 80035a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035aa:	f383 8811 	msr	BASEPRI, r3
 80035ae:	f3bf 8f6f 	isb	sy
 80035b2:	f3bf 8f4f 	dsb	sy
 80035b6:	603b      	str	r3, [r7, #0]
}
 80035b8:	bf00      	nop
 80035ba:	bf00      	nop
 80035bc:	e7fd      	b.n	80035ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80035be:	f000 fc0b 	bl	8003dd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80035c2:	4b39      	ldr	r3, [pc, #228]	@ (80036a8 <xTaskResumeAll+0x118>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	3b01      	subs	r3, #1
 80035c8:	4a37      	ldr	r2, [pc, #220]	@ (80036a8 <xTaskResumeAll+0x118>)
 80035ca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035cc:	4b36      	ldr	r3, [pc, #216]	@ (80036a8 <xTaskResumeAll+0x118>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d161      	bne.n	8003698 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80035d4:	4b35      	ldr	r3, [pc, #212]	@ (80036ac <xTaskResumeAll+0x11c>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d05d      	beq.n	8003698 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80035dc:	e02e      	b.n	800363c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035de:	4b34      	ldr	r3, [pc, #208]	@ (80036b0 <xTaskResumeAll+0x120>)
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	3318      	adds	r3, #24
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7ff fd69 	bl	80030c2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	3304      	adds	r3, #4
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff fd64 	bl	80030c2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035fe:	2201      	movs	r2, #1
 8003600:	409a      	lsls	r2, r3
 8003602:	4b2c      	ldr	r3, [pc, #176]	@ (80036b4 <xTaskResumeAll+0x124>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4313      	orrs	r3, r2
 8003608:	4a2a      	ldr	r2, [pc, #168]	@ (80036b4 <xTaskResumeAll+0x124>)
 800360a:	6013      	str	r3, [r2, #0]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003610:	4613      	mov	r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4413      	add	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	4a27      	ldr	r2, [pc, #156]	@ (80036b8 <xTaskResumeAll+0x128>)
 800361a:	441a      	add	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	3304      	adds	r3, #4
 8003620:	4619      	mov	r1, r3
 8003622:	4610      	mov	r0, r2
 8003624:	f7ff fcf0 	bl	8003008 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800362c:	4b23      	ldr	r3, [pc, #140]	@ (80036bc <xTaskResumeAll+0x12c>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003632:	429a      	cmp	r2, r3
 8003634:	d302      	bcc.n	800363c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003636:	4b22      	ldr	r3, [pc, #136]	@ (80036c0 <xTaskResumeAll+0x130>)
 8003638:	2201      	movs	r2, #1
 800363a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800363c:	4b1c      	ldr	r3, [pc, #112]	@ (80036b0 <xTaskResumeAll+0x120>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d1cc      	bne.n	80035de <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800364a:	f000 fa0b 	bl	8003a64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800364e:	4b1d      	ldr	r3, [pc, #116]	@ (80036c4 <xTaskResumeAll+0x134>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d010      	beq.n	800367c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800365a:	f000 f837 	bl	80036cc <xTaskIncrementTick>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d002      	beq.n	800366a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003664:	4b16      	ldr	r3, [pc, #88]	@ (80036c0 <xTaskResumeAll+0x130>)
 8003666:	2201      	movs	r2, #1
 8003668:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	3b01      	subs	r3, #1
 800366e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1f1      	bne.n	800365a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003676:	4b13      	ldr	r3, [pc, #76]	@ (80036c4 <xTaskResumeAll+0x134>)
 8003678:	2200      	movs	r2, #0
 800367a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800367c:	4b10      	ldr	r3, [pc, #64]	@ (80036c0 <xTaskResumeAll+0x130>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d009      	beq.n	8003698 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003684:	2301      	movs	r3, #1
 8003686:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003688:	4b0f      	ldr	r3, [pc, #60]	@ (80036c8 <xTaskResumeAll+0x138>)
 800368a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	f3bf 8f4f 	dsb	sy
 8003694:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003698:	f000 fbd0 	bl	8003e3c <vPortExitCritical>

	return xAlreadyYielded;
 800369c:	68bb      	ldr	r3, [r7, #8]
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	20000610 	.word	0x20000610
 80036ac:	200005e8 	.word	0x200005e8
 80036b0:	200005a8 	.word	0x200005a8
 80036b4:	200005f0 	.word	0x200005f0
 80036b8:	200004ec 	.word	0x200004ec
 80036bc:	200004e8 	.word	0x200004e8
 80036c0:	200005fc 	.word	0x200005fc
 80036c4:	200005f8 	.word	0x200005f8
 80036c8:	e000ed04 	.word	0xe000ed04

080036cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b086      	sub	sp, #24
 80036d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80036d2:	2300      	movs	r3, #0
 80036d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036d6:	4b4f      	ldr	r3, [pc, #316]	@ (8003814 <xTaskIncrementTick+0x148>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f040 808f 	bne.w	80037fe <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80036e0:	4b4d      	ldr	r3, [pc, #308]	@ (8003818 <xTaskIncrementTick+0x14c>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	3301      	adds	r3, #1
 80036e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80036e8:	4a4b      	ldr	r2, [pc, #300]	@ (8003818 <xTaskIncrementTick+0x14c>)
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d121      	bne.n	8003738 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80036f4:	4b49      	ldr	r3, [pc, #292]	@ (800381c <xTaskIncrementTick+0x150>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00b      	beq.n	8003716 <xTaskIncrementTick+0x4a>
	__asm volatile
 80036fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003702:	f383 8811 	msr	BASEPRI, r3
 8003706:	f3bf 8f6f 	isb	sy
 800370a:	f3bf 8f4f 	dsb	sy
 800370e:	603b      	str	r3, [r7, #0]
}
 8003710:	bf00      	nop
 8003712:	bf00      	nop
 8003714:	e7fd      	b.n	8003712 <xTaskIncrementTick+0x46>
 8003716:	4b41      	ldr	r3, [pc, #260]	@ (800381c <xTaskIncrementTick+0x150>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	4b40      	ldr	r3, [pc, #256]	@ (8003820 <xTaskIncrementTick+0x154>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a3e      	ldr	r2, [pc, #248]	@ (800381c <xTaskIncrementTick+0x150>)
 8003722:	6013      	str	r3, [r2, #0]
 8003724:	4a3e      	ldr	r2, [pc, #248]	@ (8003820 <xTaskIncrementTick+0x154>)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6013      	str	r3, [r2, #0]
 800372a:	4b3e      	ldr	r3, [pc, #248]	@ (8003824 <xTaskIncrementTick+0x158>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	3301      	adds	r3, #1
 8003730:	4a3c      	ldr	r2, [pc, #240]	@ (8003824 <xTaskIncrementTick+0x158>)
 8003732:	6013      	str	r3, [r2, #0]
 8003734:	f000 f996 	bl	8003a64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003738:	4b3b      	ldr	r3, [pc, #236]	@ (8003828 <xTaskIncrementTick+0x15c>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	429a      	cmp	r2, r3
 8003740:	d348      	bcc.n	80037d4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003742:	4b36      	ldr	r3, [pc, #216]	@ (800381c <xTaskIncrementTick+0x150>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d104      	bne.n	8003756 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800374c:	4b36      	ldr	r3, [pc, #216]	@ (8003828 <xTaskIncrementTick+0x15c>)
 800374e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003752:	601a      	str	r2, [r3, #0]
					break;
 8003754:	e03e      	b.n	80037d4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003756:	4b31      	ldr	r3, [pc, #196]	@ (800381c <xTaskIncrementTick+0x150>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	429a      	cmp	r2, r3
 800376c:	d203      	bcs.n	8003776 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800376e:	4a2e      	ldr	r2, [pc, #184]	@ (8003828 <xTaskIncrementTick+0x15c>)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003774:	e02e      	b.n	80037d4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	3304      	adds	r3, #4
 800377a:	4618      	mov	r0, r3
 800377c:	f7ff fca1 	bl	80030c2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003784:	2b00      	cmp	r3, #0
 8003786:	d004      	beq.n	8003792 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	3318      	adds	r3, #24
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff fc98 	bl	80030c2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003796:	2201      	movs	r2, #1
 8003798:	409a      	lsls	r2, r3
 800379a:	4b24      	ldr	r3, [pc, #144]	@ (800382c <xTaskIncrementTick+0x160>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4313      	orrs	r3, r2
 80037a0:	4a22      	ldr	r2, [pc, #136]	@ (800382c <xTaskIncrementTick+0x160>)
 80037a2:	6013      	str	r3, [r2, #0]
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037a8:	4613      	mov	r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	4413      	add	r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	4a1f      	ldr	r2, [pc, #124]	@ (8003830 <xTaskIncrementTick+0x164>)
 80037b2:	441a      	add	r2, r3
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	3304      	adds	r3, #4
 80037b8:	4619      	mov	r1, r3
 80037ba:	4610      	mov	r0, r2
 80037bc:	f7ff fc24 	bl	8003008 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003834 <xTaskIncrementTick+0x168>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d3b9      	bcc.n	8003742 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80037ce:	2301      	movs	r3, #1
 80037d0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80037d2:	e7b6      	b.n	8003742 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80037d4:	4b17      	ldr	r3, [pc, #92]	@ (8003834 <xTaskIncrementTick+0x168>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037da:	4915      	ldr	r1, [pc, #84]	@ (8003830 <xTaskIncrementTick+0x164>)
 80037dc:	4613      	mov	r3, r2
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	4413      	add	r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	440b      	add	r3, r1
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d901      	bls.n	80037f0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80037ec:	2301      	movs	r3, #1
 80037ee:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80037f0:	4b11      	ldr	r3, [pc, #68]	@ (8003838 <xTaskIncrementTick+0x16c>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d007      	beq.n	8003808 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80037f8:	2301      	movs	r3, #1
 80037fa:	617b      	str	r3, [r7, #20]
 80037fc:	e004      	b.n	8003808 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80037fe:	4b0f      	ldr	r3, [pc, #60]	@ (800383c <xTaskIncrementTick+0x170>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	3301      	adds	r3, #1
 8003804:	4a0d      	ldr	r2, [pc, #52]	@ (800383c <xTaskIncrementTick+0x170>)
 8003806:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003808:	697b      	ldr	r3, [r7, #20]
}
 800380a:	4618      	mov	r0, r3
 800380c:	3718      	adds	r7, #24
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	20000610 	.word	0x20000610
 8003818:	200005ec 	.word	0x200005ec
 800381c:	200005a0 	.word	0x200005a0
 8003820:	200005a4 	.word	0x200005a4
 8003824:	20000600 	.word	0x20000600
 8003828:	20000608 	.word	0x20000608
 800382c:	200005f0 	.word	0x200005f0
 8003830:	200004ec 	.word	0x200004ec
 8003834:	200004e8 	.word	0x200004e8
 8003838:	200005fc 	.word	0x200005fc
 800383c:	200005f8 	.word	0x200005f8

08003840 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003840:	b480      	push	{r7}
 8003842:	b087      	sub	sp, #28
 8003844:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003846:	4b27      	ldr	r3, [pc, #156]	@ (80038e4 <vTaskSwitchContext+0xa4>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d003      	beq.n	8003856 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800384e:	4b26      	ldr	r3, [pc, #152]	@ (80038e8 <vTaskSwitchContext+0xa8>)
 8003850:	2201      	movs	r2, #1
 8003852:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003854:	e040      	b.n	80038d8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8003856:	4b24      	ldr	r3, [pc, #144]	@ (80038e8 <vTaskSwitchContext+0xa8>)
 8003858:	2200      	movs	r2, #0
 800385a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800385c:	4b23      	ldr	r3, [pc, #140]	@ (80038ec <vTaskSwitchContext+0xac>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	fab3 f383 	clz	r3, r3
 8003868:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800386a:	7afb      	ldrb	r3, [r7, #11]
 800386c:	f1c3 031f 	rsb	r3, r3, #31
 8003870:	617b      	str	r3, [r7, #20]
 8003872:	491f      	ldr	r1, [pc, #124]	@ (80038f0 <vTaskSwitchContext+0xb0>)
 8003874:	697a      	ldr	r2, [r7, #20]
 8003876:	4613      	mov	r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	4413      	add	r3, r2
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	440b      	add	r3, r1
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d10b      	bne.n	800389e <vTaskSwitchContext+0x5e>
	__asm volatile
 8003886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800388a:	f383 8811 	msr	BASEPRI, r3
 800388e:	f3bf 8f6f 	isb	sy
 8003892:	f3bf 8f4f 	dsb	sy
 8003896:	607b      	str	r3, [r7, #4]
}
 8003898:	bf00      	nop
 800389a:	bf00      	nop
 800389c:	e7fd      	b.n	800389a <vTaskSwitchContext+0x5a>
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	4613      	mov	r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	4413      	add	r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	4a11      	ldr	r2, [pc, #68]	@ (80038f0 <vTaskSwitchContext+0xb0>)
 80038aa:	4413      	add	r3, r2
 80038ac:	613b      	str	r3, [r7, #16]
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	685a      	ldr	r2, [r3, #4]
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	605a      	str	r2, [r3, #4]
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	685a      	ldr	r2, [r3, #4]
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	3308      	adds	r3, #8
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d104      	bne.n	80038ce <vTaskSwitchContext+0x8e>
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	685a      	ldr	r2, [r3, #4]
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	605a      	str	r2, [r3, #4]
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	4a07      	ldr	r2, [pc, #28]	@ (80038f4 <vTaskSwitchContext+0xb4>)
 80038d6:	6013      	str	r3, [r2, #0]
}
 80038d8:	bf00      	nop
 80038da:	371c      	adds	r7, #28
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr
 80038e4:	20000610 	.word	0x20000610
 80038e8:	200005fc 	.word	0x200005fc
 80038ec:	200005f0 	.word	0x200005f0
 80038f0:	200004ec 	.word	0x200004ec
 80038f4:	200004e8 	.word	0x200004e8

080038f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003900:	f000 f852 	bl	80039a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003904:	4b06      	ldr	r3, [pc, #24]	@ (8003920 <prvIdleTask+0x28>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2b01      	cmp	r3, #1
 800390a:	d9f9      	bls.n	8003900 <prvIdleTask+0x8>
			{
				taskYIELD();
 800390c:	4b05      	ldr	r3, [pc, #20]	@ (8003924 <prvIdleTask+0x2c>)
 800390e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003912:	601a      	str	r2, [r3, #0]
 8003914:	f3bf 8f4f 	dsb	sy
 8003918:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800391c:	e7f0      	b.n	8003900 <prvIdleTask+0x8>
 800391e:	bf00      	nop
 8003920:	200004ec 	.word	0x200004ec
 8003924:	e000ed04 	.word	0xe000ed04

08003928 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800392e:	2300      	movs	r3, #0
 8003930:	607b      	str	r3, [r7, #4]
 8003932:	e00c      	b.n	800394e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	4613      	mov	r3, r2
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	4413      	add	r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	4a12      	ldr	r2, [pc, #72]	@ (8003988 <prvInitialiseTaskLists+0x60>)
 8003940:	4413      	add	r3, r2
 8003942:	4618      	mov	r0, r3
 8003944:	f7ff fb33 	bl	8002fae <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	3301      	adds	r3, #1
 800394c:	607b      	str	r3, [r7, #4]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2b06      	cmp	r3, #6
 8003952:	d9ef      	bls.n	8003934 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003954:	480d      	ldr	r0, [pc, #52]	@ (800398c <prvInitialiseTaskLists+0x64>)
 8003956:	f7ff fb2a 	bl	8002fae <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800395a:	480d      	ldr	r0, [pc, #52]	@ (8003990 <prvInitialiseTaskLists+0x68>)
 800395c:	f7ff fb27 	bl	8002fae <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003960:	480c      	ldr	r0, [pc, #48]	@ (8003994 <prvInitialiseTaskLists+0x6c>)
 8003962:	f7ff fb24 	bl	8002fae <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003966:	480c      	ldr	r0, [pc, #48]	@ (8003998 <prvInitialiseTaskLists+0x70>)
 8003968:	f7ff fb21 	bl	8002fae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800396c:	480b      	ldr	r0, [pc, #44]	@ (800399c <prvInitialiseTaskLists+0x74>)
 800396e:	f7ff fb1e 	bl	8002fae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003972:	4b0b      	ldr	r3, [pc, #44]	@ (80039a0 <prvInitialiseTaskLists+0x78>)
 8003974:	4a05      	ldr	r2, [pc, #20]	@ (800398c <prvInitialiseTaskLists+0x64>)
 8003976:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003978:	4b0a      	ldr	r3, [pc, #40]	@ (80039a4 <prvInitialiseTaskLists+0x7c>)
 800397a:	4a05      	ldr	r2, [pc, #20]	@ (8003990 <prvInitialiseTaskLists+0x68>)
 800397c:	601a      	str	r2, [r3, #0]
}
 800397e:	bf00      	nop
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	200004ec 	.word	0x200004ec
 800398c:	20000578 	.word	0x20000578
 8003990:	2000058c 	.word	0x2000058c
 8003994:	200005a8 	.word	0x200005a8
 8003998:	200005bc 	.word	0x200005bc
 800399c:	200005d4 	.word	0x200005d4
 80039a0:	200005a0 	.word	0x200005a0
 80039a4:	200005a4 	.word	0x200005a4

080039a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80039ae:	e019      	b.n	80039e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80039b0:	f000 fa12 	bl	8003dd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039b4:	4b10      	ldr	r3, [pc, #64]	@ (80039f8 <prvCheckTasksWaitingTermination+0x50>)
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	3304      	adds	r3, #4
 80039c0:	4618      	mov	r0, r3
 80039c2:	f7ff fb7e 	bl	80030c2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80039c6:	4b0d      	ldr	r3, [pc, #52]	@ (80039fc <prvCheckTasksWaitingTermination+0x54>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	3b01      	subs	r3, #1
 80039cc:	4a0b      	ldr	r2, [pc, #44]	@ (80039fc <prvCheckTasksWaitingTermination+0x54>)
 80039ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80039d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003a00 <prvCheckTasksWaitingTermination+0x58>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	3b01      	subs	r3, #1
 80039d6:	4a0a      	ldr	r2, [pc, #40]	@ (8003a00 <prvCheckTasksWaitingTermination+0x58>)
 80039d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80039da:	f000 fa2f 	bl	8003e3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 f810 	bl	8003a04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80039e4:	4b06      	ldr	r3, [pc, #24]	@ (8003a00 <prvCheckTasksWaitingTermination+0x58>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d1e1      	bne.n	80039b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80039ec:	bf00      	nop
 80039ee:	bf00      	nop
 80039f0:	3708      	adds	r7, #8
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	200005bc 	.word	0x200005bc
 80039fc:	200005e8 	.word	0x200005e8
 8003a00:	200005d0 	.word	0x200005d0

08003a04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d108      	bne.n	8003a28 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f000 fb8a 	bl	8004134 <vPortFree>
				vPortFree( pxTCB );
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 fb87 	bl	8004134 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003a26:	e019      	b.n	8003a5c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d103      	bne.n	8003a3a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 fb7e 	bl	8004134 <vPortFree>
	}
 8003a38:	e010      	b.n	8003a5c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d00b      	beq.n	8003a5c <prvDeleteTCB+0x58>
	__asm volatile
 8003a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a48:	f383 8811 	msr	BASEPRI, r3
 8003a4c:	f3bf 8f6f 	isb	sy
 8003a50:	f3bf 8f4f 	dsb	sy
 8003a54:	60fb      	str	r3, [r7, #12]
}
 8003a56:	bf00      	nop
 8003a58:	bf00      	nop
 8003a5a:	e7fd      	b.n	8003a58 <prvDeleteTCB+0x54>
	}
 8003a5c:	bf00      	nop
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8003a9c <prvResetNextTaskUnblockTime+0x38>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d104      	bne.n	8003a7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003a74:	4b0a      	ldr	r3, [pc, #40]	@ (8003aa0 <prvResetNextTaskUnblockTime+0x3c>)
 8003a76:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003a7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003a7c:	e008      	b.n	8003a90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a7e:	4b07      	ldr	r3, [pc, #28]	@ (8003a9c <prvResetNextTaskUnblockTime+0x38>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	4a04      	ldr	r2, [pc, #16]	@ (8003aa0 <prvResetNextTaskUnblockTime+0x3c>)
 8003a8e:	6013      	str	r3, [r2, #0]
}
 8003a90:	bf00      	nop
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr
 8003a9c:	200005a0 	.word	0x200005a0
 8003aa0:	20000608 	.word	0x20000608

08003aa4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003aae:	4b29      	ldr	r3, [pc, #164]	@ (8003b54 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ab4:	4b28      	ldr	r3, [pc, #160]	@ (8003b58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	3304      	adds	r3, #4
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7ff fb01 	bl	80030c2 <uxListRemove>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d10b      	bne.n	8003ade <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003ac6:	4b24      	ldr	r3, [pc, #144]	@ (8003b58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003acc:	2201      	movs	r2, #1
 8003ace:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad2:	43da      	mvns	r2, r3
 8003ad4:	4b21      	ldr	r3, [pc, #132]	@ (8003b5c <prvAddCurrentTaskToDelayedList+0xb8>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4013      	ands	r3, r2
 8003ada:	4a20      	ldr	r2, [pc, #128]	@ (8003b5c <prvAddCurrentTaskToDelayedList+0xb8>)
 8003adc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ae4:	d10a      	bne.n	8003afc <prvAddCurrentTaskToDelayedList+0x58>
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d007      	beq.n	8003afc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003aec:	4b1a      	ldr	r3, [pc, #104]	@ (8003b58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	3304      	adds	r3, #4
 8003af2:	4619      	mov	r1, r3
 8003af4:	481a      	ldr	r0, [pc, #104]	@ (8003b60 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003af6:	f7ff fa87 	bl	8003008 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003afa:	e026      	b.n	8003b4a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003afc:	68fa      	ldr	r2, [r7, #12]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4413      	add	r3, r2
 8003b02:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003b04:	4b14      	ldr	r3, [pc, #80]	@ (8003b58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	68ba      	ldr	r2, [r7, #8]
 8003b0a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003b0c:	68ba      	ldr	r2, [r7, #8]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d209      	bcs.n	8003b28 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b14:	4b13      	ldr	r3, [pc, #76]	@ (8003b64 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	4b0f      	ldr	r3, [pc, #60]	@ (8003b58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	3304      	adds	r3, #4
 8003b1e:	4619      	mov	r1, r3
 8003b20:	4610      	mov	r0, r2
 8003b22:	f7ff fa95 	bl	8003050 <vListInsert>
}
 8003b26:	e010      	b.n	8003b4a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b28:	4b0f      	ldr	r3, [pc, #60]	@ (8003b68 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	3304      	adds	r3, #4
 8003b32:	4619      	mov	r1, r3
 8003b34:	4610      	mov	r0, r2
 8003b36:	f7ff fa8b 	bl	8003050 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b6c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68ba      	ldr	r2, [r7, #8]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d202      	bcs.n	8003b4a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003b44:	4a09      	ldr	r2, [pc, #36]	@ (8003b6c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	6013      	str	r3, [r2, #0]
}
 8003b4a:	bf00      	nop
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	200005ec 	.word	0x200005ec
 8003b58:	200004e8 	.word	0x200004e8
 8003b5c:	200005f0 	.word	0x200005f0
 8003b60:	200005d4 	.word	0x200005d4
 8003b64:	200005a4 	.word	0x200005a4
 8003b68:	200005a0 	.word	0x200005a0
 8003b6c:	20000608 	.word	0x20000608

08003b70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003b70:	b480      	push	{r7}
 8003b72:	b085      	sub	sp, #20
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	3b04      	subs	r3, #4
 8003b80:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003b88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	3b04      	subs	r3, #4
 8003b8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	f023 0201 	bic.w	r2, r3, #1
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	3b04      	subs	r3, #4
 8003b9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003ba0:	4a0c      	ldr	r2, [pc, #48]	@ (8003bd4 <pxPortInitialiseStack+0x64>)
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	3b14      	subs	r3, #20
 8003baa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003bac:	687a      	ldr	r2, [r7, #4]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	3b04      	subs	r3, #4
 8003bb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f06f 0202 	mvn.w	r2, #2
 8003bbe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	3b20      	subs	r3, #32
 8003bc4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3714      	adds	r7, #20
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr
 8003bd4:	08003bd9 	.word	0x08003bd9

08003bd8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b085      	sub	sp, #20
 8003bdc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003bde:	2300      	movs	r3, #0
 8003be0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003be2:	4b13      	ldr	r3, [pc, #76]	@ (8003c30 <prvTaskExitError+0x58>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003bea:	d00b      	beq.n	8003c04 <prvTaskExitError+0x2c>
	__asm volatile
 8003bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bf0:	f383 8811 	msr	BASEPRI, r3
 8003bf4:	f3bf 8f6f 	isb	sy
 8003bf8:	f3bf 8f4f 	dsb	sy
 8003bfc:	60fb      	str	r3, [r7, #12]
}
 8003bfe:	bf00      	nop
 8003c00:	bf00      	nop
 8003c02:	e7fd      	b.n	8003c00 <prvTaskExitError+0x28>
	__asm volatile
 8003c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c08:	f383 8811 	msr	BASEPRI, r3
 8003c0c:	f3bf 8f6f 	isb	sy
 8003c10:	f3bf 8f4f 	dsb	sy
 8003c14:	60bb      	str	r3, [r7, #8]
}
 8003c16:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003c18:	bf00      	nop
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d0fc      	beq.n	8003c1a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003c20:	bf00      	nop
 8003c22:	bf00      	nop
 8003c24:	3714      	adds	r7, #20
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	2000000c 	.word	0x2000000c
	...

08003c40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003c40:	4b07      	ldr	r3, [pc, #28]	@ (8003c60 <pxCurrentTCBConst2>)
 8003c42:	6819      	ldr	r1, [r3, #0]
 8003c44:	6808      	ldr	r0, [r1, #0]
 8003c46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c4a:	f380 8809 	msr	PSP, r0
 8003c4e:	f3bf 8f6f 	isb	sy
 8003c52:	f04f 0000 	mov.w	r0, #0
 8003c56:	f380 8811 	msr	BASEPRI, r0
 8003c5a:	4770      	bx	lr
 8003c5c:	f3af 8000 	nop.w

08003c60 <pxCurrentTCBConst2>:
 8003c60:	200004e8 	.word	0x200004e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003c64:	bf00      	nop
 8003c66:	bf00      	nop

08003c68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003c68:	4808      	ldr	r0, [pc, #32]	@ (8003c8c <prvPortStartFirstTask+0x24>)
 8003c6a:	6800      	ldr	r0, [r0, #0]
 8003c6c:	6800      	ldr	r0, [r0, #0]
 8003c6e:	f380 8808 	msr	MSP, r0
 8003c72:	f04f 0000 	mov.w	r0, #0
 8003c76:	f380 8814 	msr	CONTROL, r0
 8003c7a:	b662      	cpsie	i
 8003c7c:	b661      	cpsie	f
 8003c7e:	f3bf 8f4f 	dsb	sy
 8003c82:	f3bf 8f6f 	isb	sy
 8003c86:	df00      	svc	0
 8003c88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003c8a:	bf00      	nop
 8003c8c:	e000ed08 	.word	0xe000ed08

08003c90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b086      	sub	sp, #24
 8003c94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003c96:	4b47      	ldr	r3, [pc, #284]	@ (8003db4 <xPortStartScheduler+0x124>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a47      	ldr	r2, [pc, #284]	@ (8003db8 <xPortStartScheduler+0x128>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d10b      	bne.n	8003cb8 <xPortStartScheduler+0x28>
	__asm volatile
 8003ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ca4:	f383 8811 	msr	BASEPRI, r3
 8003ca8:	f3bf 8f6f 	isb	sy
 8003cac:	f3bf 8f4f 	dsb	sy
 8003cb0:	60fb      	str	r3, [r7, #12]
}
 8003cb2:	bf00      	nop
 8003cb4:	bf00      	nop
 8003cb6:	e7fd      	b.n	8003cb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003cb8:	4b3e      	ldr	r3, [pc, #248]	@ (8003db4 <xPortStartScheduler+0x124>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a3f      	ldr	r2, [pc, #252]	@ (8003dbc <xPortStartScheduler+0x12c>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d10b      	bne.n	8003cda <xPortStartScheduler+0x4a>
	__asm volatile
 8003cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cc6:	f383 8811 	msr	BASEPRI, r3
 8003cca:	f3bf 8f6f 	isb	sy
 8003cce:	f3bf 8f4f 	dsb	sy
 8003cd2:	613b      	str	r3, [r7, #16]
}
 8003cd4:	bf00      	nop
 8003cd6:	bf00      	nop
 8003cd8:	e7fd      	b.n	8003cd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003cda:	4b39      	ldr	r3, [pc, #228]	@ (8003dc0 <xPortStartScheduler+0x130>)
 8003cdc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	22ff      	movs	r2, #255	@ 0xff
 8003cea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003cf4:	78fb      	ldrb	r3, [r7, #3]
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003cfc:	b2da      	uxtb	r2, r3
 8003cfe:	4b31      	ldr	r3, [pc, #196]	@ (8003dc4 <xPortStartScheduler+0x134>)
 8003d00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003d02:	4b31      	ldr	r3, [pc, #196]	@ (8003dc8 <xPortStartScheduler+0x138>)
 8003d04:	2207      	movs	r2, #7
 8003d06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d08:	e009      	b.n	8003d1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8003d0a:	4b2f      	ldr	r3, [pc, #188]	@ (8003dc8 <xPortStartScheduler+0x138>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	4a2d      	ldr	r2, [pc, #180]	@ (8003dc8 <xPortStartScheduler+0x138>)
 8003d12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003d14:	78fb      	ldrb	r3, [r7, #3]
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	005b      	lsls	r3, r3, #1
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d1e:	78fb      	ldrb	r3, [r7, #3]
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d26:	2b80      	cmp	r3, #128	@ 0x80
 8003d28:	d0ef      	beq.n	8003d0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003d2a:	4b27      	ldr	r3, [pc, #156]	@ (8003dc8 <xPortStartScheduler+0x138>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f1c3 0307 	rsb	r3, r3, #7
 8003d32:	2b04      	cmp	r3, #4
 8003d34:	d00b      	beq.n	8003d4e <xPortStartScheduler+0xbe>
	__asm volatile
 8003d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d3a:	f383 8811 	msr	BASEPRI, r3
 8003d3e:	f3bf 8f6f 	isb	sy
 8003d42:	f3bf 8f4f 	dsb	sy
 8003d46:	60bb      	str	r3, [r7, #8]
}
 8003d48:	bf00      	nop
 8003d4a:	bf00      	nop
 8003d4c:	e7fd      	b.n	8003d4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8003dc8 <xPortStartScheduler+0x138>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	021b      	lsls	r3, r3, #8
 8003d54:	4a1c      	ldr	r2, [pc, #112]	@ (8003dc8 <xPortStartScheduler+0x138>)
 8003d56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003d58:	4b1b      	ldr	r3, [pc, #108]	@ (8003dc8 <xPortStartScheduler+0x138>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003d60:	4a19      	ldr	r2, [pc, #100]	@ (8003dc8 <xPortStartScheduler+0x138>)
 8003d62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	b2da      	uxtb	r2, r3
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003d6c:	4b17      	ldr	r3, [pc, #92]	@ (8003dcc <xPortStartScheduler+0x13c>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a16      	ldr	r2, [pc, #88]	@ (8003dcc <xPortStartScheduler+0x13c>)
 8003d72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003d76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003d78:	4b14      	ldr	r3, [pc, #80]	@ (8003dcc <xPortStartScheduler+0x13c>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a13      	ldr	r2, [pc, #76]	@ (8003dcc <xPortStartScheduler+0x13c>)
 8003d7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003d82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003d84:	f000 f8da 	bl	8003f3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003d88:	4b11      	ldr	r3, [pc, #68]	@ (8003dd0 <xPortStartScheduler+0x140>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003d8e:	f000 f8f9 	bl	8003f84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003d92:	4b10      	ldr	r3, [pc, #64]	@ (8003dd4 <xPortStartScheduler+0x144>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a0f      	ldr	r2, [pc, #60]	@ (8003dd4 <xPortStartScheduler+0x144>)
 8003d98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003d9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003d9e:	f7ff ff63 	bl	8003c68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003da2:	f7ff fd4d 	bl	8003840 <vTaskSwitchContext>
	prvTaskExitError();
 8003da6:	f7ff ff17 	bl	8003bd8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003daa:	2300      	movs	r3, #0
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3718      	adds	r7, #24
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	e000ed00 	.word	0xe000ed00
 8003db8:	410fc271 	.word	0x410fc271
 8003dbc:	410fc270 	.word	0x410fc270
 8003dc0:	e000e400 	.word	0xe000e400
 8003dc4:	20000614 	.word	0x20000614
 8003dc8:	20000618 	.word	0x20000618
 8003dcc:	e000ed20 	.word	0xe000ed20
 8003dd0:	2000000c 	.word	0x2000000c
 8003dd4:	e000ef34 	.word	0xe000ef34

08003dd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
	__asm volatile
 8003dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003de2:	f383 8811 	msr	BASEPRI, r3
 8003de6:	f3bf 8f6f 	isb	sy
 8003dea:	f3bf 8f4f 	dsb	sy
 8003dee:	607b      	str	r3, [r7, #4]
}
 8003df0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003df2:	4b10      	ldr	r3, [pc, #64]	@ (8003e34 <vPortEnterCritical+0x5c>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	3301      	adds	r3, #1
 8003df8:	4a0e      	ldr	r2, [pc, #56]	@ (8003e34 <vPortEnterCritical+0x5c>)
 8003dfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003dfc:	4b0d      	ldr	r3, [pc, #52]	@ (8003e34 <vPortEnterCritical+0x5c>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d110      	bne.n	8003e26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003e04:	4b0c      	ldr	r3, [pc, #48]	@ (8003e38 <vPortEnterCritical+0x60>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00b      	beq.n	8003e26 <vPortEnterCritical+0x4e>
	__asm volatile
 8003e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e12:	f383 8811 	msr	BASEPRI, r3
 8003e16:	f3bf 8f6f 	isb	sy
 8003e1a:	f3bf 8f4f 	dsb	sy
 8003e1e:	603b      	str	r3, [r7, #0]
}
 8003e20:	bf00      	nop
 8003e22:	bf00      	nop
 8003e24:	e7fd      	b.n	8003e22 <vPortEnterCritical+0x4a>
	}
}
 8003e26:	bf00      	nop
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr
 8003e32:	bf00      	nop
 8003e34:	2000000c 	.word	0x2000000c
 8003e38:	e000ed04 	.word	0xe000ed04

08003e3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003e42:	4b12      	ldr	r3, [pc, #72]	@ (8003e8c <vPortExitCritical+0x50>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d10b      	bne.n	8003e62 <vPortExitCritical+0x26>
	__asm volatile
 8003e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e4e:	f383 8811 	msr	BASEPRI, r3
 8003e52:	f3bf 8f6f 	isb	sy
 8003e56:	f3bf 8f4f 	dsb	sy
 8003e5a:	607b      	str	r3, [r7, #4]
}
 8003e5c:	bf00      	nop
 8003e5e:	bf00      	nop
 8003e60:	e7fd      	b.n	8003e5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003e62:	4b0a      	ldr	r3, [pc, #40]	@ (8003e8c <vPortExitCritical+0x50>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	3b01      	subs	r3, #1
 8003e68:	4a08      	ldr	r2, [pc, #32]	@ (8003e8c <vPortExitCritical+0x50>)
 8003e6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003e6c:	4b07      	ldr	r3, [pc, #28]	@ (8003e8c <vPortExitCritical+0x50>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d105      	bne.n	8003e80 <vPortExitCritical+0x44>
 8003e74:	2300      	movs	r3, #0
 8003e76:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003e7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr
 8003e8c:	2000000c 	.word	0x2000000c

08003e90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003e90:	f3ef 8009 	mrs	r0, PSP
 8003e94:	f3bf 8f6f 	isb	sy
 8003e98:	4b15      	ldr	r3, [pc, #84]	@ (8003ef0 <pxCurrentTCBConst>)
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	f01e 0f10 	tst.w	lr, #16
 8003ea0:	bf08      	it	eq
 8003ea2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003ea6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eaa:	6010      	str	r0, [r2, #0]
 8003eac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003eb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003eb4:	f380 8811 	msr	BASEPRI, r0
 8003eb8:	f3bf 8f4f 	dsb	sy
 8003ebc:	f3bf 8f6f 	isb	sy
 8003ec0:	f7ff fcbe 	bl	8003840 <vTaskSwitchContext>
 8003ec4:	f04f 0000 	mov.w	r0, #0
 8003ec8:	f380 8811 	msr	BASEPRI, r0
 8003ecc:	bc09      	pop	{r0, r3}
 8003ece:	6819      	ldr	r1, [r3, #0]
 8003ed0:	6808      	ldr	r0, [r1, #0]
 8003ed2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ed6:	f01e 0f10 	tst.w	lr, #16
 8003eda:	bf08      	it	eq
 8003edc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003ee0:	f380 8809 	msr	PSP, r0
 8003ee4:	f3bf 8f6f 	isb	sy
 8003ee8:	4770      	bx	lr
 8003eea:	bf00      	nop
 8003eec:	f3af 8000 	nop.w

08003ef0 <pxCurrentTCBConst>:
 8003ef0:	200004e8 	.word	0x200004e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003ef4:	bf00      	nop
 8003ef6:	bf00      	nop

08003ef8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
	__asm volatile
 8003efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f02:	f383 8811 	msr	BASEPRI, r3
 8003f06:	f3bf 8f6f 	isb	sy
 8003f0a:	f3bf 8f4f 	dsb	sy
 8003f0e:	607b      	str	r3, [r7, #4]
}
 8003f10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003f12:	f7ff fbdb 	bl	80036cc <xTaskIncrementTick>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d003      	beq.n	8003f24 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003f1c:	4b06      	ldr	r3, [pc, #24]	@ (8003f38 <SysTick_Handler+0x40>)
 8003f1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f22:	601a      	str	r2, [r3, #0]
 8003f24:	2300      	movs	r3, #0
 8003f26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	f383 8811 	msr	BASEPRI, r3
}
 8003f2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003f30:	bf00      	nop
 8003f32:	3708      	adds	r7, #8
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	e000ed04 	.word	0xe000ed04

08003f3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003f40:	4b0b      	ldr	r3, [pc, #44]	@ (8003f70 <vPortSetupTimerInterrupt+0x34>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003f46:	4b0b      	ldr	r3, [pc, #44]	@ (8003f74 <vPortSetupTimerInterrupt+0x38>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003f78 <vPortSetupTimerInterrupt+0x3c>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a0a      	ldr	r2, [pc, #40]	@ (8003f7c <vPortSetupTimerInterrupt+0x40>)
 8003f52:	fba2 2303 	umull	r2, r3, r2, r3
 8003f56:	099b      	lsrs	r3, r3, #6
 8003f58:	4a09      	ldr	r2, [pc, #36]	@ (8003f80 <vPortSetupTimerInterrupt+0x44>)
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003f5e:	4b04      	ldr	r3, [pc, #16]	@ (8003f70 <vPortSetupTimerInterrupt+0x34>)
 8003f60:	2207      	movs	r2, #7
 8003f62:	601a      	str	r2, [r3, #0]
}
 8003f64:	bf00      	nop
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	e000e010 	.word	0xe000e010
 8003f74:	e000e018 	.word	0xe000e018
 8003f78:	20000000 	.word	0x20000000
 8003f7c:	10624dd3 	.word	0x10624dd3
 8003f80:	e000e014 	.word	0xe000e014

08003f84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003f84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003f94 <vPortEnableVFP+0x10>
 8003f88:	6801      	ldr	r1, [r0, #0]
 8003f8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003f8e:	6001      	str	r1, [r0, #0]
 8003f90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003f92:	bf00      	nop
 8003f94:	e000ed88 	.word	0xe000ed88

08003f98 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b08a      	sub	sp, #40	@ 0x28
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003fa4:	f7ff fae6 	bl	8003574 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003fa8:	4b5c      	ldr	r3, [pc, #368]	@ (800411c <pvPortMalloc+0x184>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d101      	bne.n	8003fb4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003fb0:	f000 f924 	bl	80041fc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003fb4:	4b5a      	ldr	r3, [pc, #360]	@ (8004120 <pvPortMalloc+0x188>)
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f040 8095 	bne.w	80040ec <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d01e      	beq.n	8004006 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003fc8:	2208      	movs	r2, #8
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4413      	add	r3, r2
 8003fce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f003 0307 	and.w	r3, r3, #7
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d015      	beq.n	8004006 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f023 0307 	bic.w	r3, r3, #7
 8003fe0:	3308      	adds	r3, #8
 8003fe2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f003 0307 	and.w	r3, r3, #7
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00b      	beq.n	8004006 <pvPortMalloc+0x6e>
	__asm volatile
 8003fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ff2:	f383 8811 	msr	BASEPRI, r3
 8003ff6:	f3bf 8f6f 	isb	sy
 8003ffa:	f3bf 8f4f 	dsb	sy
 8003ffe:	617b      	str	r3, [r7, #20]
}
 8004000:	bf00      	nop
 8004002:	bf00      	nop
 8004004:	e7fd      	b.n	8004002 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d06f      	beq.n	80040ec <pvPortMalloc+0x154>
 800400c:	4b45      	ldr	r3, [pc, #276]	@ (8004124 <pvPortMalloc+0x18c>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	429a      	cmp	r2, r3
 8004014:	d86a      	bhi.n	80040ec <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004016:	4b44      	ldr	r3, [pc, #272]	@ (8004128 <pvPortMalloc+0x190>)
 8004018:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800401a:	4b43      	ldr	r3, [pc, #268]	@ (8004128 <pvPortMalloc+0x190>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004020:	e004      	b.n	800402c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004024:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800402c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	429a      	cmp	r2, r3
 8004034:	d903      	bls.n	800403e <pvPortMalloc+0xa6>
 8004036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1f1      	bne.n	8004022 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800403e:	4b37      	ldr	r3, [pc, #220]	@ (800411c <pvPortMalloc+0x184>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004044:	429a      	cmp	r2, r3
 8004046:	d051      	beq.n	80040ec <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004048:	6a3b      	ldr	r3, [r7, #32]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2208      	movs	r2, #8
 800404e:	4413      	add	r3, r2
 8004050:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	6a3b      	ldr	r3, [r7, #32]
 8004058:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800405a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405c:	685a      	ldr	r2, [r3, #4]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	1ad2      	subs	r2, r2, r3
 8004062:	2308      	movs	r3, #8
 8004064:	005b      	lsls	r3, r3, #1
 8004066:	429a      	cmp	r2, r3
 8004068:	d920      	bls.n	80040ac <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800406a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	4413      	add	r3, r2
 8004070:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	f003 0307 	and.w	r3, r3, #7
 8004078:	2b00      	cmp	r3, #0
 800407a:	d00b      	beq.n	8004094 <pvPortMalloc+0xfc>
	__asm volatile
 800407c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004080:	f383 8811 	msr	BASEPRI, r3
 8004084:	f3bf 8f6f 	isb	sy
 8004088:	f3bf 8f4f 	dsb	sy
 800408c:	613b      	str	r3, [r7, #16]
}
 800408e:	bf00      	nop
 8004090:	bf00      	nop
 8004092:	e7fd      	b.n	8004090 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004096:	685a      	ldr	r2, [r3, #4]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	1ad2      	subs	r2, r2, r3
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80040a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80040a6:	69b8      	ldr	r0, [r7, #24]
 80040a8:	f000 f90a 	bl	80042c0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80040ac:	4b1d      	ldr	r3, [pc, #116]	@ (8004124 <pvPortMalloc+0x18c>)
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	4a1b      	ldr	r2, [pc, #108]	@ (8004124 <pvPortMalloc+0x18c>)
 80040b8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80040ba:	4b1a      	ldr	r3, [pc, #104]	@ (8004124 <pvPortMalloc+0x18c>)
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	4b1b      	ldr	r3, [pc, #108]	@ (800412c <pvPortMalloc+0x194>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d203      	bcs.n	80040ce <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80040c6:	4b17      	ldr	r3, [pc, #92]	@ (8004124 <pvPortMalloc+0x18c>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a18      	ldr	r2, [pc, #96]	@ (800412c <pvPortMalloc+0x194>)
 80040cc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80040ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d0:	685a      	ldr	r2, [r3, #4]
 80040d2:	4b13      	ldr	r3, [pc, #76]	@ (8004120 <pvPortMalloc+0x188>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	431a      	orrs	r2, r3
 80040d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040da:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80040dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040de:	2200      	movs	r2, #0
 80040e0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80040e2:	4b13      	ldr	r3, [pc, #76]	@ (8004130 <pvPortMalloc+0x198>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	3301      	adds	r3, #1
 80040e8:	4a11      	ldr	r2, [pc, #68]	@ (8004130 <pvPortMalloc+0x198>)
 80040ea:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80040ec:	f7ff fa50 	bl	8003590 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	f003 0307 	and.w	r3, r3, #7
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00b      	beq.n	8004112 <pvPortMalloc+0x17a>
	__asm volatile
 80040fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040fe:	f383 8811 	msr	BASEPRI, r3
 8004102:	f3bf 8f6f 	isb	sy
 8004106:	f3bf 8f4f 	dsb	sy
 800410a:	60fb      	str	r3, [r7, #12]
}
 800410c:	bf00      	nop
 800410e:	bf00      	nop
 8004110:	e7fd      	b.n	800410e <pvPortMalloc+0x176>
	return pvReturn;
 8004112:	69fb      	ldr	r3, [r7, #28]
}
 8004114:	4618      	mov	r0, r3
 8004116:	3728      	adds	r7, #40	@ 0x28
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	20004224 	.word	0x20004224
 8004120:	20004238 	.word	0x20004238
 8004124:	20004228 	.word	0x20004228
 8004128:	2000421c 	.word	0x2000421c
 800412c:	2000422c 	.word	0x2000422c
 8004130:	20004230 	.word	0x20004230

08004134 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d04f      	beq.n	80041e6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004146:	2308      	movs	r3, #8
 8004148:	425b      	negs	r3, r3
 800414a:	697a      	ldr	r2, [r7, #20]
 800414c:	4413      	add	r3, r2
 800414e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	685a      	ldr	r2, [r3, #4]
 8004158:	4b25      	ldr	r3, [pc, #148]	@ (80041f0 <vPortFree+0xbc>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4013      	ands	r3, r2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d10b      	bne.n	800417a <vPortFree+0x46>
	__asm volatile
 8004162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004166:	f383 8811 	msr	BASEPRI, r3
 800416a:	f3bf 8f6f 	isb	sy
 800416e:	f3bf 8f4f 	dsb	sy
 8004172:	60fb      	str	r3, [r7, #12]
}
 8004174:	bf00      	nop
 8004176:	bf00      	nop
 8004178:	e7fd      	b.n	8004176 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00b      	beq.n	800419a <vPortFree+0x66>
	__asm volatile
 8004182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004186:	f383 8811 	msr	BASEPRI, r3
 800418a:	f3bf 8f6f 	isb	sy
 800418e:	f3bf 8f4f 	dsb	sy
 8004192:	60bb      	str	r3, [r7, #8]
}
 8004194:	bf00      	nop
 8004196:	bf00      	nop
 8004198:	e7fd      	b.n	8004196 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	685a      	ldr	r2, [r3, #4]
 800419e:	4b14      	ldr	r3, [pc, #80]	@ (80041f0 <vPortFree+0xbc>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4013      	ands	r3, r2
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d01e      	beq.n	80041e6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d11a      	bne.n	80041e6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	4b0e      	ldr	r3, [pc, #56]	@ (80041f0 <vPortFree+0xbc>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	43db      	mvns	r3, r3
 80041ba:	401a      	ands	r2, r3
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80041c0:	f7ff f9d8 	bl	8003574 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	685a      	ldr	r2, [r3, #4]
 80041c8:	4b0a      	ldr	r3, [pc, #40]	@ (80041f4 <vPortFree+0xc0>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4413      	add	r3, r2
 80041ce:	4a09      	ldr	r2, [pc, #36]	@ (80041f4 <vPortFree+0xc0>)
 80041d0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80041d2:	6938      	ldr	r0, [r7, #16]
 80041d4:	f000 f874 	bl	80042c0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80041d8:	4b07      	ldr	r3, [pc, #28]	@ (80041f8 <vPortFree+0xc4>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	3301      	adds	r3, #1
 80041de:	4a06      	ldr	r2, [pc, #24]	@ (80041f8 <vPortFree+0xc4>)
 80041e0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80041e2:	f7ff f9d5 	bl	8003590 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80041e6:	bf00      	nop
 80041e8:	3718      	adds	r7, #24
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	20004238 	.word	0x20004238
 80041f4:	20004228 	.word	0x20004228
 80041f8:	20004234 	.word	0x20004234

080041fc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80041fc:	b480      	push	{r7}
 80041fe:	b085      	sub	sp, #20
 8004200:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004202:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004206:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004208:	4b27      	ldr	r3, [pc, #156]	@ (80042a8 <prvHeapInit+0xac>)
 800420a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f003 0307 	and.w	r3, r3, #7
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00c      	beq.n	8004230 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	3307      	adds	r3, #7
 800421a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f023 0307 	bic.w	r3, r3, #7
 8004222:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004224:	68ba      	ldr	r2, [r7, #8]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	4a1f      	ldr	r2, [pc, #124]	@ (80042a8 <prvHeapInit+0xac>)
 800422c:	4413      	add	r3, r2
 800422e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004234:	4a1d      	ldr	r2, [pc, #116]	@ (80042ac <prvHeapInit+0xb0>)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800423a:	4b1c      	ldr	r3, [pc, #112]	@ (80042ac <prvHeapInit+0xb0>)
 800423c:	2200      	movs	r2, #0
 800423e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68ba      	ldr	r2, [r7, #8]
 8004244:	4413      	add	r3, r2
 8004246:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004248:	2208      	movs	r2, #8
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	1a9b      	subs	r3, r3, r2
 800424e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f023 0307 	bic.w	r3, r3, #7
 8004256:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	4a15      	ldr	r2, [pc, #84]	@ (80042b0 <prvHeapInit+0xb4>)
 800425c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800425e:	4b14      	ldr	r3, [pc, #80]	@ (80042b0 <prvHeapInit+0xb4>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2200      	movs	r2, #0
 8004264:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004266:	4b12      	ldr	r3, [pc, #72]	@ (80042b0 <prvHeapInit+0xb4>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2200      	movs	r2, #0
 800426c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	68fa      	ldr	r2, [r7, #12]
 8004276:	1ad2      	subs	r2, r2, r3
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800427c:	4b0c      	ldr	r3, [pc, #48]	@ (80042b0 <prvHeapInit+0xb4>)
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	4a0a      	ldr	r2, [pc, #40]	@ (80042b4 <prvHeapInit+0xb8>)
 800428a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	4a09      	ldr	r2, [pc, #36]	@ (80042b8 <prvHeapInit+0xbc>)
 8004292:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004294:	4b09      	ldr	r3, [pc, #36]	@ (80042bc <prvHeapInit+0xc0>)
 8004296:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800429a:	601a      	str	r2, [r3, #0]
}
 800429c:	bf00      	nop
 800429e:	3714      	adds	r7, #20
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr
 80042a8:	2000061c 	.word	0x2000061c
 80042ac:	2000421c 	.word	0x2000421c
 80042b0:	20004224 	.word	0x20004224
 80042b4:	2000422c 	.word	0x2000422c
 80042b8:	20004228 	.word	0x20004228
 80042bc:	20004238 	.word	0x20004238

080042c0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80042c0:	b480      	push	{r7}
 80042c2:	b085      	sub	sp, #20
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80042c8:	4b28      	ldr	r3, [pc, #160]	@ (800436c <prvInsertBlockIntoFreeList+0xac>)
 80042ca:	60fb      	str	r3, [r7, #12]
 80042cc:	e002      	b.n	80042d4 <prvInsertBlockIntoFreeList+0x14>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	60fb      	str	r3, [r7, #12]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	429a      	cmp	r2, r3
 80042dc:	d8f7      	bhi.n	80042ce <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	68ba      	ldr	r2, [r7, #8]
 80042e8:	4413      	add	r3, r2
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d108      	bne.n	8004302 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	685a      	ldr	r2, [r3, #4]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	441a      	add	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	68ba      	ldr	r2, [r7, #8]
 800430c:	441a      	add	r2, r3
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	429a      	cmp	r2, r3
 8004314:	d118      	bne.n	8004348 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	4b15      	ldr	r3, [pc, #84]	@ (8004370 <prvInsertBlockIntoFreeList+0xb0>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	429a      	cmp	r2, r3
 8004320:	d00d      	beq.n	800433e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	441a      	add	r2, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	601a      	str	r2, [r3, #0]
 800433c:	e008      	b.n	8004350 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800433e:	4b0c      	ldr	r3, [pc, #48]	@ (8004370 <prvInsertBlockIntoFreeList+0xb0>)
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	601a      	str	r2, [r3, #0]
 8004346:	e003      	b.n	8004350 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	429a      	cmp	r2, r3
 8004356:	d002      	beq.n	800435e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800435e:	bf00      	nop
 8004360:	3714      	adds	r7, #20
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	2000421c 	.word	0x2000421c
 8004370:	20004224 	.word	0x20004224

08004374 <__cvt>:
 8004374:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004378:	ec57 6b10 	vmov	r6, r7, d0
 800437c:	2f00      	cmp	r7, #0
 800437e:	460c      	mov	r4, r1
 8004380:	4619      	mov	r1, r3
 8004382:	463b      	mov	r3, r7
 8004384:	bfbb      	ittet	lt
 8004386:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800438a:	461f      	movlt	r7, r3
 800438c:	2300      	movge	r3, #0
 800438e:	232d      	movlt	r3, #45	@ 0x2d
 8004390:	700b      	strb	r3, [r1, #0]
 8004392:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004394:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004398:	4691      	mov	r9, r2
 800439a:	f023 0820 	bic.w	r8, r3, #32
 800439e:	bfbc      	itt	lt
 80043a0:	4632      	movlt	r2, r6
 80043a2:	4616      	movlt	r6, r2
 80043a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80043a8:	d005      	beq.n	80043b6 <__cvt+0x42>
 80043aa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80043ae:	d100      	bne.n	80043b2 <__cvt+0x3e>
 80043b0:	3401      	adds	r4, #1
 80043b2:	2102      	movs	r1, #2
 80043b4:	e000      	b.n	80043b8 <__cvt+0x44>
 80043b6:	2103      	movs	r1, #3
 80043b8:	ab03      	add	r3, sp, #12
 80043ba:	9301      	str	r3, [sp, #4]
 80043bc:	ab02      	add	r3, sp, #8
 80043be:	9300      	str	r3, [sp, #0]
 80043c0:	ec47 6b10 	vmov	d0, r6, r7
 80043c4:	4653      	mov	r3, sl
 80043c6:	4622      	mov	r2, r4
 80043c8:	f000 fe46 	bl	8005058 <_dtoa_r>
 80043cc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80043d0:	4605      	mov	r5, r0
 80043d2:	d119      	bne.n	8004408 <__cvt+0x94>
 80043d4:	f019 0f01 	tst.w	r9, #1
 80043d8:	d00e      	beq.n	80043f8 <__cvt+0x84>
 80043da:	eb00 0904 	add.w	r9, r0, r4
 80043de:	2200      	movs	r2, #0
 80043e0:	2300      	movs	r3, #0
 80043e2:	4630      	mov	r0, r6
 80043e4:	4639      	mov	r1, r7
 80043e6:	f7fc fb77 	bl	8000ad8 <__aeabi_dcmpeq>
 80043ea:	b108      	cbz	r0, 80043f0 <__cvt+0x7c>
 80043ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80043f0:	2230      	movs	r2, #48	@ 0x30
 80043f2:	9b03      	ldr	r3, [sp, #12]
 80043f4:	454b      	cmp	r3, r9
 80043f6:	d31e      	bcc.n	8004436 <__cvt+0xc2>
 80043f8:	9b03      	ldr	r3, [sp, #12]
 80043fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80043fc:	1b5b      	subs	r3, r3, r5
 80043fe:	4628      	mov	r0, r5
 8004400:	6013      	str	r3, [r2, #0]
 8004402:	b004      	add	sp, #16
 8004404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004408:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800440c:	eb00 0904 	add.w	r9, r0, r4
 8004410:	d1e5      	bne.n	80043de <__cvt+0x6a>
 8004412:	7803      	ldrb	r3, [r0, #0]
 8004414:	2b30      	cmp	r3, #48	@ 0x30
 8004416:	d10a      	bne.n	800442e <__cvt+0xba>
 8004418:	2200      	movs	r2, #0
 800441a:	2300      	movs	r3, #0
 800441c:	4630      	mov	r0, r6
 800441e:	4639      	mov	r1, r7
 8004420:	f7fc fb5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8004424:	b918      	cbnz	r0, 800442e <__cvt+0xba>
 8004426:	f1c4 0401 	rsb	r4, r4, #1
 800442a:	f8ca 4000 	str.w	r4, [sl]
 800442e:	f8da 3000 	ldr.w	r3, [sl]
 8004432:	4499      	add	r9, r3
 8004434:	e7d3      	b.n	80043de <__cvt+0x6a>
 8004436:	1c59      	adds	r1, r3, #1
 8004438:	9103      	str	r1, [sp, #12]
 800443a:	701a      	strb	r2, [r3, #0]
 800443c:	e7d9      	b.n	80043f2 <__cvt+0x7e>

0800443e <__exponent>:
 800443e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004440:	2900      	cmp	r1, #0
 8004442:	bfba      	itte	lt
 8004444:	4249      	neglt	r1, r1
 8004446:	232d      	movlt	r3, #45	@ 0x2d
 8004448:	232b      	movge	r3, #43	@ 0x2b
 800444a:	2909      	cmp	r1, #9
 800444c:	7002      	strb	r2, [r0, #0]
 800444e:	7043      	strb	r3, [r0, #1]
 8004450:	dd29      	ble.n	80044a6 <__exponent+0x68>
 8004452:	f10d 0307 	add.w	r3, sp, #7
 8004456:	461d      	mov	r5, r3
 8004458:	270a      	movs	r7, #10
 800445a:	461a      	mov	r2, r3
 800445c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004460:	fb07 1416 	mls	r4, r7, r6, r1
 8004464:	3430      	adds	r4, #48	@ 0x30
 8004466:	f802 4c01 	strb.w	r4, [r2, #-1]
 800446a:	460c      	mov	r4, r1
 800446c:	2c63      	cmp	r4, #99	@ 0x63
 800446e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004472:	4631      	mov	r1, r6
 8004474:	dcf1      	bgt.n	800445a <__exponent+0x1c>
 8004476:	3130      	adds	r1, #48	@ 0x30
 8004478:	1e94      	subs	r4, r2, #2
 800447a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800447e:	1c41      	adds	r1, r0, #1
 8004480:	4623      	mov	r3, r4
 8004482:	42ab      	cmp	r3, r5
 8004484:	d30a      	bcc.n	800449c <__exponent+0x5e>
 8004486:	f10d 0309 	add.w	r3, sp, #9
 800448a:	1a9b      	subs	r3, r3, r2
 800448c:	42ac      	cmp	r4, r5
 800448e:	bf88      	it	hi
 8004490:	2300      	movhi	r3, #0
 8004492:	3302      	adds	r3, #2
 8004494:	4403      	add	r3, r0
 8004496:	1a18      	subs	r0, r3, r0
 8004498:	b003      	add	sp, #12
 800449a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800449c:	f813 6b01 	ldrb.w	r6, [r3], #1
 80044a0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80044a4:	e7ed      	b.n	8004482 <__exponent+0x44>
 80044a6:	2330      	movs	r3, #48	@ 0x30
 80044a8:	3130      	adds	r1, #48	@ 0x30
 80044aa:	7083      	strb	r3, [r0, #2]
 80044ac:	70c1      	strb	r1, [r0, #3]
 80044ae:	1d03      	adds	r3, r0, #4
 80044b0:	e7f1      	b.n	8004496 <__exponent+0x58>
	...

080044b4 <_printf_float>:
 80044b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044b8:	b08d      	sub	sp, #52	@ 0x34
 80044ba:	460c      	mov	r4, r1
 80044bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80044c0:	4616      	mov	r6, r2
 80044c2:	461f      	mov	r7, r3
 80044c4:	4605      	mov	r5, r0
 80044c6:	f000 fcb9 	bl	8004e3c <_localeconv_r>
 80044ca:	6803      	ldr	r3, [r0, #0]
 80044cc:	9304      	str	r3, [sp, #16]
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7fb fed6 	bl	8000280 <strlen>
 80044d4:	2300      	movs	r3, #0
 80044d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80044d8:	f8d8 3000 	ldr.w	r3, [r8]
 80044dc:	9005      	str	r0, [sp, #20]
 80044de:	3307      	adds	r3, #7
 80044e0:	f023 0307 	bic.w	r3, r3, #7
 80044e4:	f103 0208 	add.w	r2, r3, #8
 80044e8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80044ec:	f8d4 b000 	ldr.w	fp, [r4]
 80044f0:	f8c8 2000 	str.w	r2, [r8]
 80044f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80044f8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80044fc:	9307      	str	r3, [sp, #28]
 80044fe:	f8cd 8018 	str.w	r8, [sp, #24]
 8004502:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004506:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800450a:	4b9c      	ldr	r3, [pc, #624]	@ (800477c <_printf_float+0x2c8>)
 800450c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004510:	f7fc fb14 	bl	8000b3c <__aeabi_dcmpun>
 8004514:	bb70      	cbnz	r0, 8004574 <_printf_float+0xc0>
 8004516:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800451a:	4b98      	ldr	r3, [pc, #608]	@ (800477c <_printf_float+0x2c8>)
 800451c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004520:	f7fc faee 	bl	8000b00 <__aeabi_dcmple>
 8004524:	bb30      	cbnz	r0, 8004574 <_printf_float+0xc0>
 8004526:	2200      	movs	r2, #0
 8004528:	2300      	movs	r3, #0
 800452a:	4640      	mov	r0, r8
 800452c:	4649      	mov	r1, r9
 800452e:	f7fc fadd 	bl	8000aec <__aeabi_dcmplt>
 8004532:	b110      	cbz	r0, 800453a <_printf_float+0x86>
 8004534:	232d      	movs	r3, #45	@ 0x2d
 8004536:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800453a:	4a91      	ldr	r2, [pc, #580]	@ (8004780 <_printf_float+0x2cc>)
 800453c:	4b91      	ldr	r3, [pc, #580]	@ (8004784 <_printf_float+0x2d0>)
 800453e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004542:	bf8c      	ite	hi
 8004544:	4690      	movhi	r8, r2
 8004546:	4698      	movls	r8, r3
 8004548:	2303      	movs	r3, #3
 800454a:	6123      	str	r3, [r4, #16]
 800454c:	f02b 0304 	bic.w	r3, fp, #4
 8004550:	6023      	str	r3, [r4, #0]
 8004552:	f04f 0900 	mov.w	r9, #0
 8004556:	9700      	str	r7, [sp, #0]
 8004558:	4633      	mov	r3, r6
 800455a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800455c:	4621      	mov	r1, r4
 800455e:	4628      	mov	r0, r5
 8004560:	f000 f9d2 	bl	8004908 <_printf_common>
 8004564:	3001      	adds	r0, #1
 8004566:	f040 808d 	bne.w	8004684 <_printf_float+0x1d0>
 800456a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800456e:	b00d      	add	sp, #52	@ 0x34
 8004570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004574:	4642      	mov	r2, r8
 8004576:	464b      	mov	r3, r9
 8004578:	4640      	mov	r0, r8
 800457a:	4649      	mov	r1, r9
 800457c:	f7fc fade 	bl	8000b3c <__aeabi_dcmpun>
 8004580:	b140      	cbz	r0, 8004594 <_printf_float+0xe0>
 8004582:	464b      	mov	r3, r9
 8004584:	2b00      	cmp	r3, #0
 8004586:	bfbc      	itt	lt
 8004588:	232d      	movlt	r3, #45	@ 0x2d
 800458a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800458e:	4a7e      	ldr	r2, [pc, #504]	@ (8004788 <_printf_float+0x2d4>)
 8004590:	4b7e      	ldr	r3, [pc, #504]	@ (800478c <_printf_float+0x2d8>)
 8004592:	e7d4      	b.n	800453e <_printf_float+0x8a>
 8004594:	6863      	ldr	r3, [r4, #4]
 8004596:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800459a:	9206      	str	r2, [sp, #24]
 800459c:	1c5a      	adds	r2, r3, #1
 800459e:	d13b      	bne.n	8004618 <_printf_float+0x164>
 80045a0:	2306      	movs	r3, #6
 80045a2:	6063      	str	r3, [r4, #4]
 80045a4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80045a8:	2300      	movs	r3, #0
 80045aa:	6022      	str	r2, [r4, #0]
 80045ac:	9303      	str	r3, [sp, #12]
 80045ae:	ab0a      	add	r3, sp, #40	@ 0x28
 80045b0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80045b4:	ab09      	add	r3, sp, #36	@ 0x24
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	6861      	ldr	r1, [r4, #4]
 80045ba:	ec49 8b10 	vmov	d0, r8, r9
 80045be:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80045c2:	4628      	mov	r0, r5
 80045c4:	f7ff fed6 	bl	8004374 <__cvt>
 80045c8:	9b06      	ldr	r3, [sp, #24]
 80045ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80045cc:	2b47      	cmp	r3, #71	@ 0x47
 80045ce:	4680      	mov	r8, r0
 80045d0:	d129      	bne.n	8004626 <_printf_float+0x172>
 80045d2:	1cc8      	adds	r0, r1, #3
 80045d4:	db02      	blt.n	80045dc <_printf_float+0x128>
 80045d6:	6863      	ldr	r3, [r4, #4]
 80045d8:	4299      	cmp	r1, r3
 80045da:	dd41      	ble.n	8004660 <_printf_float+0x1ac>
 80045dc:	f1aa 0a02 	sub.w	sl, sl, #2
 80045e0:	fa5f fa8a 	uxtb.w	sl, sl
 80045e4:	3901      	subs	r1, #1
 80045e6:	4652      	mov	r2, sl
 80045e8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80045ec:	9109      	str	r1, [sp, #36]	@ 0x24
 80045ee:	f7ff ff26 	bl	800443e <__exponent>
 80045f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80045f4:	1813      	adds	r3, r2, r0
 80045f6:	2a01      	cmp	r2, #1
 80045f8:	4681      	mov	r9, r0
 80045fa:	6123      	str	r3, [r4, #16]
 80045fc:	dc02      	bgt.n	8004604 <_printf_float+0x150>
 80045fe:	6822      	ldr	r2, [r4, #0]
 8004600:	07d2      	lsls	r2, r2, #31
 8004602:	d501      	bpl.n	8004608 <_printf_float+0x154>
 8004604:	3301      	adds	r3, #1
 8004606:	6123      	str	r3, [r4, #16]
 8004608:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800460c:	2b00      	cmp	r3, #0
 800460e:	d0a2      	beq.n	8004556 <_printf_float+0xa2>
 8004610:	232d      	movs	r3, #45	@ 0x2d
 8004612:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004616:	e79e      	b.n	8004556 <_printf_float+0xa2>
 8004618:	9a06      	ldr	r2, [sp, #24]
 800461a:	2a47      	cmp	r2, #71	@ 0x47
 800461c:	d1c2      	bne.n	80045a4 <_printf_float+0xf0>
 800461e:	2b00      	cmp	r3, #0
 8004620:	d1c0      	bne.n	80045a4 <_printf_float+0xf0>
 8004622:	2301      	movs	r3, #1
 8004624:	e7bd      	b.n	80045a2 <_printf_float+0xee>
 8004626:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800462a:	d9db      	bls.n	80045e4 <_printf_float+0x130>
 800462c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004630:	d118      	bne.n	8004664 <_printf_float+0x1b0>
 8004632:	2900      	cmp	r1, #0
 8004634:	6863      	ldr	r3, [r4, #4]
 8004636:	dd0b      	ble.n	8004650 <_printf_float+0x19c>
 8004638:	6121      	str	r1, [r4, #16]
 800463a:	b913      	cbnz	r3, 8004642 <_printf_float+0x18e>
 800463c:	6822      	ldr	r2, [r4, #0]
 800463e:	07d0      	lsls	r0, r2, #31
 8004640:	d502      	bpl.n	8004648 <_printf_float+0x194>
 8004642:	3301      	adds	r3, #1
 8004644:	440b      	add	r3, r1
 8004646:	6123      	str	r3, [r4, #16]
 8004648:	65a1      	str	r1, [r4, #88]	@ 0x58
 800464a:	f04f 0900 	mov.w	r9, #0
 800464e:	e7db      	b.n	8004608 <_printf_float+0x154>
 8004650:	b913      	cbnz	r3, 8004658 <_printf_float+0x1a4>
 8004652:	6822      	ldr	r2, [r4, #0]
 8004654:	07d2      	lsls	r2, r2, #31
 8004656:	d501      	bpl.n	800465c <_printf_float+0x1a8>
 8004658:	3302      	adds	r3, #2
 800465a:	e7f4      	b.n	8004646 <_printf_float+0x192>
 800465c:	2301      	movs	r3, #1
 800465e:	e7f2      	b.n	8004646 <_printf_float+0x192>
 8004660:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004664:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004666:	4299      	cmp	r1, r3
 8004668:	db05      	blt.n	8004676 <_printf_float+0x1c2>
 800466a:	6823      	ldr	r3, [r4, #0]
 800466c:	6121      	str	r1, [r4, #16]
 800466e:	07d8      	lsls	r0, r3, #31
 8004670:	d5ea      	bpl.n	8004648 <_printf_float+0x194>
 8004672:	1c4b      	adds	r3, r1, #1
 8004674:	e7e7      	b.n	8004646 <_printf_float+0x192>
 8004676:	2900      	cmp	r1, #0
 8004678:	bfd4      	ite	le
 800467a:	f1c1 0202 	rsble	r2, r1, #2
 800467e:	2201      	movgt	r2, #1
 8004680:	4413      	add	r3, r2
 8004682:	e7e0      	b.n	8004646 <_printf_float+0x192>
 8004684:	6823      	ldr	r3, [r4, #0]
 8004686:	055a      	lsls	r2, r3, #21
 8004688:	d407      	bmi.n	800469a <_printf_float+0x1e6>
 800468a:	6923      	ldr	r3, [r4, #16]
 800468c:	4642      	mov	r2, r8
 800468e:	4631      	mov	r1, r6
 8004690:	4628      	mov	r0, r5
 8004692:	47b8      	blx	r7
 8004694:	3001      	adds	r0, #1
 8004696:	d12b      	bne.n	80046f0 <_printf_float+0x23c>
 8004698:	e767      	b.n	800456a <_printf_float+0xb6>
 800469a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800469e:	f240 80dd 	bls.w	800485c <_printf_float+0x3a8>
 80046a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80046a6:	2200      	movs	r2, #0
 80046a8:	2300      	movs	r3, #0
 80046aa:	f7fc fa15 	bl	8000ad8 <__aeabi_dcmpeq>
 80046ae:	2800      	cmp	r0, #0
 80046b0:	d033      	beq.n	800471a <_printf_float+0x266>
 80046b2:	4a37      	ldr	r2, [pc, #220]	@ (8004790 <_printf_float+0x2dc>)
 80046b4:	2301      	movs	r3, #1
 80046b6:	4631      	mov	r1, r6
 80046b8:	4628      	mov	r0, r5
 80046ba:	47b8      	blx	r7
 80046bc:	3001      	adds	r0, #1
 80046be:	f43f af54 	beq.w	800456a <_printf_float+0xb6>
 80046c2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80046c6:	4543      	cmp	r3, r8
 80046c8:	db02      	blt.n	80046d0 <_printf_float+0x21c>
 80046ca:	6823      	ldr	r3, [r4, #0]
 80046cc:	07d8      	lsls	r0, r3, #31
 80046ce:	d50f      	bpl.n	80046f0 <_printf_float+0x23c>
 80046d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046d4:	4631      	mov	r1, r6
 80046d6:	4628      	mov	r0, r5
 80046d8:	47b8      	blx	r7
 80046da:	3001      	adds	r0, #1
 80046dc:	f43f af45 	beq.w	800456a <_printf_float+0xb6>
 80046e0:	f04f 0900 	mov.w	r9, #0
 80046e4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80046e8:	f104 0a1a 	add.w	sl, r4, #26
 80046ec:	45c8      	cmp	r8, r9
 80046ee:	dc09      	bgt.n	8004704 <_printf_float+0x250>
 80046f0:	6823      	ldr	r3, [r4, #0]
 80046f2:	079b      	lsls	r3, r3, #30
 80046f4:	f100 8103 	bmi.w	80048fe <_printf_float+0x44a>
 80046f8:	68e0      	ldr	r0, [r4, #12]
 80046fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80046fc:	4298      	cmp	r0, r3
 80046fe:	bfb8      	it	lt
 8004700:	4618      	movlt	r0, r3
 8004702:	e734      	b.n	800456e <_printf_float+0xba>
 8004704:	2301      	movs	r3, #1
 8004706:	4652      	mov	r2, sl
 8004708:	4631      	mov	r1, r6
 800470a:	4628      	mov	r0, r5
 800470c:	47b8      	blx	r7
 800470e:	3001      	adds	r0, #1
 8004710:	f43f af2b 	beq.w	800456a <_printf_float+0xb6>
 8004714:	f109 0901 	add.w	r9, r9, #1
 8004718:	e7e8      	b.n	80046ec <_printf_float+0x238>
 800471a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800471c:	2b00      	cmp	r3, #0
 800471e:	dc39      	bgt.n	8004794 <_printf_float+0x2e0>
 8004720:	4a1b      	ldr	r2, [pc, #108]	@ (8004790 <_printf_float+0x2dc>)
 8004722:	2301      	movs	r3, #1
 8004724:	4631      	mov	r1, r6
 8004726:	4628      	mov	r0, r5
 8004728:	47b8      	blx	r7
 800472a:	3001      	adds	r0, #1
 800472c:	f43f af1d 	beq.w	800456a <_printf_float+0xb6>
 8004730:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004734:	ea59 0303 	orrs.w	r3, r9, r3
 8004738:	d102      	bne.n	8004740 <_printf_float+0x28c>
 800473a:	6823      	ldr	r3, [r4, #0]
 800473c:	07d9      	lsls	r1, r3, #31
 800473e:	d5d7      	bpl.n	80046f0 <_printf_float+0x23c>
 8004740:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004744:	4631      	mov	r1, r6
 8004746:	4628      	mov	r0, r5
 8004748:	47b8      	blx	r7
 800474a:	3001      	adds	r0, #1
 800474c:	f43f af0d 	beq.w	800456a <_printf_float+0xb6>
 8004750:	f04f 0a00 	mov.w	sl, #0
 8004754:	f104 0b1a 	add.w	fp, r4, #26
 8004758:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800475a:	425b      	negs	r3, r3
 800475c:	4553      	cmp	r3, sl
 800475e:	dc01      	bgt.n	8004764 <_printf_float+0x2b0>
 8004760:	464b      	mov	r3, r9
 8004762:	e793      	b.n	800468c <_printf_float+0x1d8>
 8004764:	2301      	movs	r3, #1
 8004766:	465a      	mov	r2, fp
 8004768:	4631      	mov	r1, r6
 800476a:	4628      	mov	r0, r5
 800476c:	47b8      	blx	r7
 800476e:	3001      	adds	r0, #1
 8004770:	f43f aefb 	beq.w	800456a <_printf_float+0xb6>
 8004774:	f10a 0a01 	add.w	sl, sl, #1
 8004778:	e7ee      	b.n	8004758 <_printf_float+0x2a4>
 800477a:	bf00      	nop
 800477c:	7fefffff 	.word	0x7fefffff
 8004780:	08006d10 	.word	0x08006d10
 8004784:	08006d0c 	.word	0x08006d0c
 8004788:	08006d18 	.word	0x08006d18
 800478c:	08006d14 	.word	0x08006d14
 8004790:	08006d1c 	.word	0x08006d1c
 8004794:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004796:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800479a:	4553      	cmp	r3, sl
 800479c:	bfa8      	it	ge
 800479e:	4653      	movge	r3, sl
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	4699      	mov	r9, r3
 80047a4:	dc36      	bgt.n	8004814 <_printf_float+0x360>
 80047a6:	f04f 0b00 	mov.w	fp, #0
 80047aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80047ae:	f104 021a 	add.w	r2, r4, #26
 80047b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80047b4:	9306      	str	r3, [sp, #24]
 80047b6:	eba3 0309 	sub.w	r3, r3, r9
 80047ba:	455b      	cmp	r3, fp
 80047bc:	dc31      	bgt.n	8004822 <_printf_float+0x36e>
 80047be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047c0:	459a      	cmp	sl, r3
 80047c2:	dc3a      	bgt.n	800483a <_printf_float+0x386>
 80047c4:	6823      	ldr	r3, [r4, #0]
 80047c6:	07da      	lsls	r2, r3, #31
 80047c8:	d437      	bmi.n	800483a <_printf_float+0x386>
 80047ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047cc:	ebaa 0903 	sub.w	r9, sl, r3
 80047d0:	9b06      	ldr	r3, [sp, #24]
 80047d2:	ebaa 0303 	sub.w	r3, sl, r3
 80047d6:	4599      	cmp	r9, r3
 80047d8:	bfa8      	it	ge
 80047da:	4699      	movge	r9, r3
 80047dc:	f1b9 0f00 	cmp.w	r9, #0
 80047e0:	dc33      	bgt.n	800484a <_printf_float+0x396>
 80047e2:	f04f 0800 	mov.w	r8, #0
 80047e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80047ea:	f104 0b1a 	add.w	fp, r4, #26
 80047ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047f0:	ebaa 0303 	sub.w	r3, sl, r3
 80047f4:	eba3 0309 	sub.w	r3, r3, r9
 80047f8:	4543      	cmp	r3, r8
 80047fa:	f77f af79 	ble.w	80046f0 <_printf_float+0x23c>
 80047fe:	2301      	movs	r3, #1
 8004800:	465a      	mov	r2, fp
 8004802:	4631      	mov	r1, r6
 8004804:	4628      	mov	r0, r5
 8004806:	47b8      	blx	r7
 8004808:	3001      	adds	r0, #1
 800480a:	f43f aeae 	beq.w	800456a <_printf_float+0xb6>
 800480e:	f108 0801 	add.w	r8, r8, #1
 8004812:	e7ec      	b.n	80047ee <_printf_float+0x33a>
 8004814:	4642      	mov	r2, r8
 8004816:	4631      	mov	r1, r6
 8004818:	4628      	mov	r0, r5
 800481a:	47b8      	blx	r7
 800481c:	3001      	adds	r0, #1
 800481e:	d1c2      	bne.n	80047a6 <_printf_float+0x2f2>
 8004820:	e6a3      	b.n	800456a <_printf_float+0xb6>
 8004822:	2301      	movs	r3, #1
 8004824:	4631      	mov	r1, r6
 8004826:	4628      	mov	r0, r5
 8004828:	9206      	str	r2, [sp, #24]
 800482a:	47b8      	blx	r7
 800482c:	3001      	adds	r0, #1
 800482e:	f43f ae9c 	beq.w	800456a <_printf_float+0xb6>
 8004832:	9a06      	ldr	r2, [sp, #24]
 8004834:	f10b 0b01 	add.w	fp, fp, #1
 8004838:	e7bb      	b.n	80047b2 <_printf_float+0x2fe>
 800483a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800483e:	4631      	mov	r1, r6
 8004840:	4628      	mov	r0, r5
 8004842:	47b8      	blx	r7
 8004844:	3001      	adds	r0, #1
 8004846:	d1c0      	bne.n	80047ca <_printf_float+0x316>
 8004848:	e68f      	b.n	800456a <_printf_float+0xb6>
 800484a:	9a06      	ldr	r2, [sp, #24]
 800484c:	464b      	mov	r3, r9
 800484e:	4442      	add	r2, r8
 8004850:	4631      	mov	r1, r6
 8004852:	4628      	mov	r0, r5
 8004854:	47b8      	blx	r7
 8004856:	3001      	adds	r0, #1
 8004858:	d1c3      	bne.n	80047e2 <_printf_float+0x32e>
 800485a:	e686      	b.n	800456a <_printf_float+0xb6>
 800485c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004860:	f1ba 0f01 	cmp.w	sl, #1
 8004864:	dc01      	bgt.n	800486a <_printf_float+0x3b6>
 8004866:	07db      	lsls	r3, r3, #31
 8004868:	d536      	bpl.n	80048d8 <_printf_float+0x424>
 800486a:	2301      	movs	r3, #1
 800486c:	4642      	mov	r2, r8
 800486e:	4631      	mov	r1, r6
 8004870:	4628      	mov	r0, r5
 8004872:	47b8      	blx	r7
 8004874:	3001      	adds	r0, #1
 8004876:	f43f ae78 	beq.w	800456a <_printf_float+0xb6>
 800487a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800487e:	4631      	mov	r1, r6
 8004880:	4628      	mov	r0, r5
 8004882:	47b8      	blx	r7
 8004884:	3001      	adds	r0, #1
 8004886:	f43f ae70 	beq.w	800456a <_printf_float+0xb6>
 800488a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800488e:	2200      	movs	r2, #0
 8004890:	2300      	movs	r3, #0
 8004892:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004896:	f7fc f91f 	bl	8000ad8 <__aeabi_dcmpeq>
 800489a:	b9c0      	cbnz	r0, 80048ce <_printf_float+0x41a>
 800489c:	4653      	mov	r3, sl
 800489e:	f108 0201 	add.w	r2, r8, #1
 80048a2:	4631      	mov	r1, r6
 80048a4:	4628      	mov	r0, r5
 80048a6:	47b8      	blx	r7
 80048a8:	3001      	adds	r0, #1
 80048aa:	d10c      	bne.n	80048c6 <_printf_float+0x412>
 80048ac:	e65d      	b.n	800456a <_printf_float+0xb6>
 80048ae:	2301      	movs	r3, #1
 80048b0:	465a      	mov	r2, fp
 80048b2:	4631      	mov	r1, r6
 80048b4:	4628      	mov	r0, r5
 80048b6:	47b8      	blx	r7
 80048b8:	3001      	adds	r0, #1
 80048ba:	f43f ae56 	beq.w	800456a <_printf_float+0xb6>
 80048be:	f108 0801 	add.w	r8, r8, #1
 80048c2:	45d0      	cmp	r8, sl
 80048c4:	dbf3      	blt.n	80048ae <_printf_float+0x3fa>
 80048c6:	464b      	mov	r3, r9
 80048c8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80048cc:	e6df      	b.n	800468e <_printf_float+0x1da>
 80048ce:	f04f 0800 	mov.w	r8, #0
 80048d2:	f104 0b1a 	add.w	fp, r4, #26
 80048d6:	e7f4      	b.n	80048c2 <_printf_float+0x40e>
 80048d8:	2301      	movs	r3, #1
 80048da:	4642      	mov	r2, r8
 80048dc:	e7e1      	b.n	80048a2 <_printf_float+0x3ee>
 80048de:	2301      	movs	r3, #1
 80048e0:	464a      	mov	r2, r9
 80048e2:	4631      	mov	r1, r6
 80048e4:	4628      	mov	r0, r5
 80048e6:	47b8      	blx	r7
 80048e8:	3001      	adds	r0, #1
 80048ea:	f43f ae3e 	beq.w	800456a <_printf_float+0xb6>
 80048ee:	f108 0801 	add.w	r8, r8, #1
 80048f2:	68e3      	ldr	r3, [r4, #12]
 80048f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80048f6:	1a5b      	subs	r3, r3, r1
 80048f8:	4543      	cmp	r3, r8
 80048fa:	dcf0      	bgt.n	80048de <_printf_float+0x42a>
 80048fc:	e6fc      	b.n	80046f8 <_printf_float+0x244>
 80048fe:	f04f 0800 	mov.w	r8, #0
 8004902:	f104 0919 	add.w	r9, r4, #25
 8004906:	e7f4      	b.n	80048f2 <_printf_float+0x43e>

08004908 <_printf_common>:
 8004908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800490c:	4616      	mov	r6, r2
 800490e:	4698      	mov	r8, r3
 8004910:	688a      	ldr	r2, [r1, #8]
 8004912:	690b      	ldr	r3, [r1, #16]
 8004914:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004918:	4293      	cmp	r3, r2
 800491a:	bfb8      	it	lt
 800491c:	4613      	movlt	r3, r2
 800491e:	6033      	str	r3, [r6, #0]
 8004920:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004924:	4607      	mov	r7, r0
 8004926:	460c      	mov	r4, r1
 8004928:	b10a      	cbz	r2, 800492e <_printf_common+0x26>
 800492a:	3301      	adds	r3, #1
 800492c:	6033      	str	r3, [r6, #0]
 800492e:	6823      	ldr	r3, [r4, #0]
 8004930:	0699      	lsls	r1, r3, #26
 8004932:	bf42      	ittt	mi
 8004934:	6833      	ldrmi	r3, [r6, #0]
 8004936:	3302      	addmi	r3, #2
 8004938:	6033      	strmi	r3, [r6, #0]
 800493a:	6825      	ldr	r5, [r4, #0]
 800493c:	f015 0506 	ands.w	r5, r5, #6
 8004940:	d106      	bne.n	8004950 <_printf_common+0x48>
 8004942:	f104 0a19 	add.w	sl, r4, #25
 8004946:	68e3      	ldr	r3, [r4, #12]
 8004948:	6832      	ldr	r2, [r6, #0]
 800494a:	1a9b      	subs	r3, r3, r2
 800494c:	42ab      	cmp	r3, r5
 800494e:	dc26      	bgt.n	800499e <_printf_common+0x96>
 8004950:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004954:	6822      	ldr	r2, [r4, #0]
 8004956:	3b00      	subs	r3, #0
 8004958:	bf18      	it	ne
 800495a:	2301      	movne	r3, #1
 800495c:	0692      	lsls	r2, r2, #26
 800495e:	d42b      	bmi.n	80049b8 <_printf_common+0xb0>
 8004960:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004964:	4641      	mov	r1, r8
 8004966:	4638      	mov	r0, r7
 8004968:	47c8      	blx	r9
 800496a:	3001      	adds	r0, #1
 800496c:	d01e      	beq.n	80049ac <_printf_common+0xa4>
 800496e:	6823      	ldr	r3, [r4, #0]
 8004970:	6922      	ldr	r2, [r4, #16]
 8004972:	f003 0306 	and.w	r3, r3, #6
 8004976:	2b04      	cmp	r3, #4
 8004978:	bf02      	ittt	eq
 800497a:	68e5      	ldreq	r5, [r4, #12]
 800497c:	6833      	ldreq	r3, [r6, #0]
 800497e:	1aed      	subeq	r5, r5, r3
 8004980:	68a3      	ldr	r3, [r4, #8]
 8004982:	bf0c      	ite	eq
 8004984:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004988:	2500      	movne	r5, #0
 800498a:	4293      	cmp	r3, r2
 800498c:	bfc4      	itt	gt
 800498e:	1a9b      	subgt	r3, r3, r2
 8004990:	18ed      	addgt	r5, r5, r3
 8004992:	2600      	movs	r6, #0
 8004994:	341a      	adds	r4, #26
 8004996:	42b5      	cmp	r5, r6
 8004998:	d11a      	bne.n	80049d0 <_printf_common+0xc8>
 800499a:	2000      	movs	r0, #0
 800499c:	e008      	b.n	80049b0 <_printf_common+0xa8>
 800499e:	2301      	movs	r3, #1
 80049a0:	4652      	mov	r2, sl
 80049a2:	4641      	mov	r1, r8
 80049a4:	4638      	mov	r0, r7
 80049a6:	47c8      	blx	r9
 80049a8:	3001      	adds	r0, #1
 80049aa:	d103      	bne.n	80049b4 <_printf_common+0xac>
 80049ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80049b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049b4:	3501      	adds	r5, #1
 80049b6:	e7c6      	b.n	8004946 <_printf_common+0x3e>
 80049b8:	18e1      	adds	r1, r4, r3
 80049ba:	1c5a      	adds	r2, r3, #1
 80049bc:	2030      	movs	r0, #48	@ 0x30
 80049be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80049c2:	4422      	add	r2, r4
 80049c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80049c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80049cc:	3302      	adds	r3, #2
 80049ce:	e7c7      	b.n	8004960 <_printf_common+0x58>
 80049d0:	2301      	movs	r3, #1
 80049d2:	4622      	mov	r2, r4
 80049d4:	4641      	mov	r1, r8
 80049d6:	4638      	mov	r0, r7
 80049d8:	47c8      	blx	r9
 80049da:	3001      	adds	r0, #1
 80049dc:	d0e6      	beq.n	80049ac <_printf_common+0xa4>
 80049de:	3601      	adds	r6, #1
 80049e0:	e7d9      	b.n	8004996 <_printf_common+0x8e>
	...

080049e4 <_printf_i>:
 80049e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049e8:	7e0f      	ldrb	r7, [r1, #24]
 80049ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80049ec:	2f78      	cmp	r7, #120	@ 0x78
 80049ee:	4691      	mov	r9, r2
 80049f0:	4680      	mov	r8, r0
 80049f2:	460c      	mov	r4, r1
 80049f4:	469a      	mov	sl, r3
 80049f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80049fa:	d807      	bhi.n	8004a0c <_printf_i+0x28>
 80049fc:	2f62      	cmp	r7, #98	@ 0x62
 80049fe:	d80a      	bhi.n	8004a16 <_printf_i+0x32>
 8004a00:	2f00      	cmp	r7, #0
 8004a02:	f000 80d1 	beq.w	8004ba8 <_printf_i+0x1c4>
 8004a06:	2f58      	cmp	r7, #88	@ 0x58
 8004a08:	f000 80b8 	beq.w	8004b7c <_printf_i+0x198>
 8004a0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a10:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004a14:	e03a      	b.n	8004a8c <_printf_i+0xa8>
 8004a16:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004a1a:	2b15      	cmp	r3, #21
 8004a1c:	d8f6      	bhi.n	8004a0c <_printf_i+0x28>
 8004a1e:	a101      	add	r1, pc, #4	@ (adr r1, 8004a24 <_printf_i+0x40>)
 8004a20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a24:	08004a7d 	.word	0x08004a7d
 8004a28:	08004a91 	.word	0x08004a91
 8004a2c:	08004a0d 	.word	0x08004a0d
 8004a30:	08004a0d 	.word	0x08004a0d
 8004a34:	08004a0d 	.word	0x08004a0d
 8004a38:	08004a0d 	.word	0x08004a0d
 8004a3c:	08004a91 	.word	0x08004a91
 8004a40:	08004a0d 	.word	0x08004a0d
 8004a44:	08004a0d 	.word	0x08004a0d
 8004a48:	08004a0d 	.word	0x08004a0d
 8004a4c:	08004a0d 	.word	0x08004a0d
 8004a50:	08004b8f 	.word	0x08004b8f
 8004a54:	08004abb 	.word	0x08004abb
 8004a58:	08004b49 	.word	0x08004b49
 8004a5c:	08004a0d 	.word	0x08004a0d
 8004a60:	08004a0d 	.word	0x08004a0d
 8004a64:	08004bb1 	.word	0x08004bb1
 8004a68:	08004a0d 	.word	0x08004a0d
 8004a6c:	08004abb 	.word	0x08004abb
 8004a70:	08004a0d 	.word	0x08004a0d
 8004a74:	08004a0d 	.word	0x08004a0d
 8004a78:	08004b51 	.word	0x08004b51
 8004a7c:	6833      	ldr	r3, [r6, #0]
 8004a7e:	1d1a      	adds	r2, r3, #4
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	6032      	str	r2, [r6, #0]
 8004a84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a88:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e09c      	b.n	8004bca <_printf_i+0x1e6>
 8004a90:	6833      	ldr	r3, [r6, #0]
 8004a92:	6820      	ldr	r0, [r4, #0]
 8004a94:	1d19      	adds	r1, r3, #4
 8004a96:	6031      	str	r1, [r6, #0]
 8004a98:	0606      	lsls	r6, r0, #24
 8004a9a:	d501      	bpl.n	8004aa0 <_printf_i+0xbc>
 8004a9c:	681d      	ldr	r5, [r3, #0]
 8004a9e:	e003      	b.n	8004aa8 <_printf_i+0xc4>
 8004aa0:	0645      	lsls	r5, r0, #25
 8004aa2:	d5fb      	bpl.n	8004a9c <_printf_i+0xb8>
 8004aa4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004aa8:	2d00      	cmp	r5, #0
 8004aaa:	da03      	bge.n	8004ab4 <_printf_i+0xd0>
 8004aac:	232d      	movs	r3, #45	@ 0x2d
 8004aae:	426d      	negs	r5, r5
 8004ab0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ab4:	4858      	ldr	r0, [pc, #352]	@ (8004c18 <_printf_i+0x234>)
 8004ab6:	230a      	movs	r3, #10
 8004ab8:	e011      	b.n	8004ade <_printf_i+0xfa>
 8004aba:	6821      	ldr	r1, [r4, #0]
 8004abc:	6833      	ldr	r3, [r6, #0]
 8004abe:	0608      	lsls	r0, r1, #24
 8004ac0:	f853 5b04 	ldr.w	r5, [r3], #4
 8004ac4:	d402      	bmi.n	8004acc <_printf_i+0xe8>
 8004ac6:	0649      	lsls	r1, r1, #25
 8004ac8:	bf48      	it	mi
 8004aca:	b2ad      	uxthmi	r5, r5
 8004acc:	2f6f      	cmp	r7, #111	@ 0x6f
 8004ace:	4852      	ldr	r0, [pc, #328]	@ (8004c18 <_printf_i+0x234>)
 8004ad0:	6033      	str	r3, [r6, #0]
 8004ad2:	bf14      	ite	ne
 8004ad4:	230a      	movne	r3, #10
 8004ad6:	2308      	moveq	r3, #8
 8004ad8:	2100      	movs	r1, #0
 8004ada:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004ade:	6866      	ldr	r6, [r4, #4]
 8004ae0:	60a6      	str	r6, [r4, #8]
 8004ae2:	2e00      	cmp	r6, #0
 8004ae4:	db05      	blt.n	8004af2 <_printf_i+0x10e>
 8004ae6:	6821      	ldr	r1, [r4, #0]
 8004ae8:	432e      	orrs	r6, r5
 8004aea:	f021 0104 	bic.w	r1, r1, #4
 8004aee:	6021      	str	r1, [r4, #0]
 8004af0:	d04b      	beq.n	8004b8a <_printf_i+0x1a6>
 8004af2:	4616      	mov	r6, r2
 8004af4:	fbb5 f1f3 	udiv	r1, r5, r3
 8004af8:	fb03 5711 	mls	r7, r3, r1, r5
 8004afc:	5dc7      	ldrb	r7, [r0, r7]
 8004afe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b02:	462f      	mov	r7, r5
 8004b04:	42bb      	cmp	r3, r7
 8004b06:	460d      	mov	r5, r1
 8004b08:	d9f4      	bls.n	8004af4 <_printf_i+0x110>
 8004b0a:	2b08      	cmp	r3, #8
 8004b0c:	d10b      	bne.n	8004b26 <_printf_i+0x142>
 8004b0e:	6823      	ldr	r3, [r4, #0]
 8004b10:	07df      	lsls	r7, r3, #31
 8004b12:	d508      	bpl.n	8004b26 <_printf_i+0x142>
 8004b14:	6923      	ldr	r3, [r4, #16]
 8004b16:	6861      	ldr	r1, [r4, #4]
 8004b18:	4299      	cmp	r1, r3
 8004b1a:	bfde      	ittt	le
 8004b1c:	2330      	movle	r3, #48	@ 0x30
 8004b1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b22:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004b26:	1b92      	subs	r2, r2, r6
 8004b28:	6122      	str	r2, [r4, #16]
 8004b2a:	f8cd a000 	str.w	sl, [sp]
 8004b2e:	464b      	mov	r3, r9
 8004b30:	aa03      	add	r2, sp, #12
 8004b32:	4621      	mov	r1, r4
 8004b34:	4640      	mov	r0, r8
 8004b36:	f7ff fee7 	bl	8004908 <_printf_common>
 8004b3a:	3001      	adds	r0, #1
 8004b3c:	d14a      	bne.n	8004bd4 <_printf_i+0x1f0>
 8004b3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004b42:	b004      	add	sp, #16
 8004b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b48:	6823      	ldr	r3, [r4, #0]
 8004b4a:	f043 0320 	orr.w	r3, r3, #32
 8004b4e:	6023      	str	r3, [r4, #0]
 8004b50:	4832      	ldr	r0, [pc, #200]	@ (8004c1c <_printf_i+0x238>)
 8004b52:	2778      	movs	r7, #120	@ 0x78
 8004b54:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004b58:	6823      	ldr	r3, [r4, #0]
 8004b5a:	6831      	ldr	r1, [r6, #0]
 8004b5c:	061f      	lsls	r7, r3, #24
 8004b5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004b62:	d402      	bmi.n	8004b6a <_printf_i+0x186>
 8004b64:	065f      	lsls	r7, r3, #25
 8004b66:	bf48      	it	mi
 8004b68:	b2ad      	uxthmi	r5, r5
 8004b6a:	6031      	str	r1, [r6, #0]
 8004b6c:	07d9      	lsls	r1, r3, #31
 8004b6e:	bf44      	itt	mi
 8004b70:	f043 0320 	orrmi.w	r3, r3, #32
 8004b74:	6023      	strmi	r3, [r4, #0]
 8004b76:	b11d      	cbz	r5, 8004b80 <_printf_i+0x19c>
 8004b78:	2310      	movs	r3, #16
 8004b7a:	e7ad      	b.n	8004ad8 <_printf_i+0xf4>
 8004b7c:	4826      	ldr	r0, [pc, #152]	@ (8004c18 <_printf_i+0x234>)
 8004b7e:	e7e9      	b.n	8004b54 <_printf_i+0x170>
 8004b80:	6823      	ldr	r3, [r4, #0]
 8004b82:	f023 0320 	bic.w	r3, r3, #32
 8004b86:	6023      	str	r3, [r4, #0]
 8004b88:	e7f6      	b.n	8004b78 <_printf_i+0x194>
 8004b8a:	4616      	mov	r6, r2
 8004b8c:	e7bd      	b.n	8004b0a <_printf_i+0x126>
 8004b8e:	6833      	ldr	r3, [r6, #0]
 8004b90:	6825      	ldr	r5, [r4, #0]
 8004b92:	6961      	ldr	r1, [r4, #20]
 8004b94:	1d18      	adds	r0, r3, #4
 8004b96:	6030      	str	r0, [r6, #0]
 8004b98:	062e      	lsls	r6, r5, #24
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	d501      	bpl.n	8004ba2 <_printf_i+0x1be>
 8004b9e:	6019      	str	r1, [r3, #0]
 8004ba0:	e002      	b.n	8004ba8 <_printf_i+0x1c4>
 8004ba2:	0668      	lsls	r0, r5, #25
 8004ba4:	d5fb      	bpl.n	8004b9e <_printf_i+0x1ba>
 8004ba6:	8019      	strh	r1, [r3, #0]
 8004ba8:	2300      	movs	r3, #0
 8004baa:	6123      	str	r3, [r4, #16]
 8004bac:	4616      	mov	r6, r2
 8004bae:	e7bc      	b.n	8004b2a <_printf_i+0x146>
 8004bb0:	6833      	ldr	r3, [r6, #0]
 8004bb2:	1d1a      	adds	r2, r3, #4
 8004bb4:	6032      	str	r2, [r6, #0]
 8004bb6:	681e      	ldr	r6, [r3, #0]
 8004bb8:	6862      	ldr	r2, [r4, #4]
 8004bba:	2100      	movs	r1, #0
 8004bbc:	4630      	mov	r0, r6
 8004bbe:	f7fb fb0f 	bl	80001e0 <memchr>
 8004bc2:	b108      	cbz	r0, 8004bc8 <_printf_i+0x1e4>
 8004bc4:	1b80      	subs	r0, r0, r6
 8004bc6:	6060      	str	r0, [r4, #4]
 8004bc8:	6863      	ldr	r3, [r4, #4]
 8004bca:	6123      	str	r3, [r4, #16]
 8004bcc:	2300      	movs	r3, #0
 8004bce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bd2:	e7aa      	b.n	8004b2a <_printf_i+0x146>
 8004bd4:	6923      	ldr	r3, [r4, #16]
 8004bd6:	4632      	mov	r2, r6
 8004bd8:	4649      	mov	r1, r9
 8004bda:	4640      	mov	r0, r8
 8004bdc:	47d0      	blx	sl
 8004bde:	3001      	adds	r0, #1
 8004be0:	d0ad      	beq.n	8004b3e <_printf_i+0x15a>
 8004be2:	6823      	ldr	r3, [r4, #0]
 8004be4:	079b      	lsls	r3, r3, #30
 8004be6:	d413      	bmi.n	8004c10 <_printf_i+0x22c>
 8004be8:	68e0      	ldr	r0, [r4, #12]
 8004bea:	9b03      	ldr	r3, [sp, #12]
 8004bec:	4298      	cmp	r0, r3
 8004bee:	bfb8      	it	lt
 8004bf0:	4618      	movlt	r0, r3
 8004bf2:	e7a6      	b.n	8004b42 <_printf_i+0x15e>
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	4632      	mov	r2, r6
 8004bf8:	4649      	mov	r1, r9
 8004bfa:	4640      	mov	r0, r8
 8004bfc:	47d0      	blx	sl
 8004bfe:	3001      	adds	r0, #1
 8004c00:	d09d      	beq.n	8004b3e <_printf_i+0x15a>
 8004c02:	3501      	adds	r5, #1
 8004c04:	68e3      	ldr	r3, [r4, #12]
 8004c06:	9903      	ldr	r1, [sp, #12]
 8004c08:	1a5b      	subs	r3, r3, r1
 8004c0a:	42ab      	cmp	r3, r5
 8004c0c:	dcf2      	bgt.n	8004bf4 <_printf_i+0x210>
 8004c0e:	e7eb      	b.n	8004be8 <_printf_i+0x204>
 8004c10:	2500      	movs	r5, #0
 8004c12:	f104 0619 	add.w	r6, r4, #25
 8004c16:	e7f5      	b.n	8004c04 <_printf_i+0x220>
 8004c18:	08006d1e 	.word	0x08006d1e
 8004c1c:	08006d2f 	.word	0x08006d2f

08004c20 <std>:
 8004c20:	2300      	movs	r3, #0
 8004c22:	b510      	push	{r4, lr}
 8004c24:	4604      	mov	r4, r0
 8004c26:	e9c0 3300 	strd	r3, r3, [r0]
 8004c2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004c2e:	6083      	str	r3, [r0, #8]
 8004c30:	8181      	strh	r1, [r0, #12]
 8004c32:	6643      	str	r3, [r0, #100]	@ 0x64
 8004c34:	81c2      	strh	r2, [r0, #14]
 8004c36:	6183      	str	r3, [r0, #24]
 8004c38:	4619      	mov	r1, r3
 8004c3a:	2208      	movs	r2, #8
 8004c3c:	305c      	adds	r0, #92	@ 0x5c
 8004c3e:	f000 f8f4 	bl	8004e2a <memset>
 8004c42:	4b0d      	ldr	r3, [pc, #52]	@ (8004c78 <std+0x58>)
 8004c44:	6263      	str	r3, [r4, #36]	@ 0x24
 8004c46:	4b0d      	ldr	r3, [pc, #52]	@ (8004c7c <std+0x5c>)
 8004c48:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8004c80 <std+0x60>)
 8004c4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004c84 <std+0x64>)
 8004c50:	6323      	str	r3, [r4, #48]	@ 0x30
 8004c52:	4b0d      	ldr	r3, [pc, #52]	@ (8004c88 <std+0x68>)
 8004c54:	6224      	str	r4, [r4, #32]
 8004c56:	429c      	cmp	r4, r3
 8004c58:	d006      	beq.n	8004c68 <std+0x48>
 8004c5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004c5e:	4294      	cmp	r4, r2
 8004c60:	d002      	beq.n	8004c68 <std+0x48>
 8004c62:	33d0      	adds	r3, #208	@ 0xd0
 8004c64:	429c      	cmp	r4, r3
 8004c66:	d105      	bne.n	8004c74 <std+0x54>
 8004c68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c70:	f000 b958 	b.w	8004f24 <__retarget_lock_init_recursive>
 8004c74:	bd10      	pop	{r4, pc}
 8004c76:	bf00      	nop
 8004c78:	08004da5 	.word	0x08004da5
 8004c7c:	08004dc7 	.word	0x08004dc7
 8004c80:	08004dff 	.word	0x08004dff
 8004c84:	08004e23 	.word	0x08004e23
 8004c88:	2000423c 	.word	0x2000423c

08004c8c <stdio_exit_handler>:
 8004c8c:	4a02      	ldr	r2, [pc, #8]	@ (8004c98 <stdio_exit_handler+0xc>)
 8004c8e:	4903      	ldr	r1, [pc, #12]	@ (8004c9c <stdio_exit_handler+0x10>)
 8004c90:	4803      	ldr	r0, [pc, #12]	@ (8004ca0 <stdio_exit_handler+0x14>)
 8004c92:	f000 b869 	b.w	8004d68 <_fwalk_sglue>
 8004c96:	bf00      	nop
 8004c98:	20000010 	.word	0x20000010
 8004c9c:	080065f5 	.word	0x080065f5
 8004ca0:	20000020 	.word	0x20000020

08004ca4 <cleanup_stdio>:
 8004ca4:	6841      	ldr	r1, [r0, #4]
 8004ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8004cd8 <cleanup_stdio+0x34>)
 8004ca8:	4299      	cmp	r1, r3
 8004caa:	b510      	push	{r4, lr}
 8004cac:	4604      	mov	r4, r0
 8004cae:	d001      	beq.n	8004cb4 <cleanup_stdio+0x10>
 8004cb0:	f001 fca0 	bl	80065f4 <_fflush_r>
 8004cb4:	68a1      	ldr	r1, [r4, #8]
 8004cb6:	4b09      	ldr	r3, [pc, #36]	@ (8004cdc <cleanup_stdio+0x38>)
 8004cb8:	4299      	cmp	r1, r3
 8004cba:	d002      	beq.n	8004cc2 <cleanup_stdio+0x1e>
 8004cbc:	4620      	mov	r0, r4
 8004cbe:	f001 fc99 	bl	80065f4 <_fflush_r>
 8004cc2:	68e1      	ldr	r1, [r4, #12]
 8004cc4:	4b06      	ldr	r3, [pc, #24]	@ (8004ce0 <cleanup_stdio+0x3c>)
 8004cc6:	4299      	cmp	r1, r3
 8004cc8:	d004      	beq.n	8004cd4 <cleanup_stdio+0x30>
 8004cca:	4620      	mov	r0, r4
 8004ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cd0:	f001 bc90 	b.w	80065f4 <_fflush_r>
 8004cd4:	bd10      	pop	{r4, pc}
 8004cd6:	bf00      	nop
 8004cd8:	2000423c 	.word	0x2000423c
 8004cdc:	200042a4 	.word	0x200042a4
 8004ce0:	2000430c 	.word	0x2000430c

08004ce4 <global_stdio_init.part.0>:
 8004ce4:	b510      	push	{r4, lr}
 8004ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8004d14 <global_stdio_init.part.0+0x30>)
 8004ce8:	4c0b      	ldr	r4, [pc, #44]	@ (8004d18 <global_stdio_init.part.0+0x34>)
 8004cea:	4a0c      	ldr	r2, [pc, #48]	@ (8004d1c <global_stdio_init.part.0+0x38>)
 8004cec:	601a      	str	r2, [r3, #0]
 8004cee:	4620      	mov	r0, r4
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	2104      	movs	r1, #4
 8004cf4:	f7ff ff94 	bl	8004c20 <std>
 8004cf8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	2109      	movs	r1, #9
 8004d00:	f7ff ff8e 	bl	8004c20 <std>
 8004d04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004d08:	2202      	movs	r2, #2
 8004d0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d0e:	2112      	movs	r1, #18
 8004d10:	f7ff bf86 	b.w	8004c20 <std>
 8004d14:	20004374 	.word	0x20004374
 8004d18:	2000423c 	.word	0x2000423c
 8004d1c:	08004c8d 	.word	0x08004c8d

08004d20 <__sfp_lock_acquire>:
 8004d20:	4801      	ldr	r0, [pc, #4]	@ (8004d28 <__sfp_lock_acquire+0x8>)
 8004d22:	f000 b900 	b.w	8004f26 <__retarget_lock_acquire_recursive>
 8004d26:	bf00      	nop
 8004d28:	2000437d 	.word	0x2000437d

08004d2c <__sfp_lock_release>:
 8004d2c:	4801      	ldr	r0, [pc, #4]	@ (8004d34 <__sfp_lock_release+0x8>)
 8004d2e:	f000 b8fb 	b.w	8004f28 <__retarget_lock_release_recursive>
 8004d32:	bf00      	nop
 8004d34:	2000437d 	.word	0x2000437d

08004d38 <__sinit>:
 8004d38:	b510      	push	{r4, lr}
 8004d3a:	4604      	mov	r4, r0
 8004d3c:	f7ff fff0 	bl	8004d20 <__sfp_lock_acquire>
 8004d40:	6a23      	ldr	r3, [r4, #32]
 8004d42:	b11b      	cbz	r3, 8004d4c <__sinit+0x14>
 8004d44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d48:	f7ff bff0 	b.w	8004d2c <__sfp_lock_release>
 8004d4c:	4b04      	ldr	r3, [pc, #16]	@ (8004d60 <__sinit+0x28>)
 8004d4e:	6223      	str	r3, [r4, #32]
 8004d50:	4b04      	ldr	r3, [pc, #16]	@ (8004d64 <__sinit+0x2c>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d1f5      	bne.n	8004d44 <__sinit+0xc>
 8004d58:	f7ff ffc4 	bl	8004ce4 <global_stdio_init.part.0>
 8004d5c:	e7f2      	b.n	8004d44 <__sinit+0xc>
 8004d5e:	bf00      	nop
 8004d60:	08004ca5 	.word	0x08004ca5
 8004d64:	20004374 	.word	0x20004374

08004d68 <_fwalk_sglue>:
 8004d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d6c:	4607      	mov	r7, r0
 8004d6e:	4688      	mov	r8, r1
 8004d70:	4614      	mov	r4, r2
 8004d72:	2600      	movs	r6, #0
 8004d74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004d78:	f1b9 0901 	subs.w	r9, r9, #1
 8004d7c:	d505      	bpl.n	8004d8a <_fwalk_sglue+0x22>
 8004d7e:	6824      	ldr	r4, [r4, #0]
 8004d80:	2c00      	cmp	r4, #0
 8004d82:	d1f7      	bne.n	8004d74 <_fwalk_sglue+0xc>
 8004d84:	4630      	mov	r0, r6
 8004d86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d8a:	89ab      	ldrh	r3, [r5, #12]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d907      	bls.n	8004da0 <_fwalk_sglue+0x38>
 8004d90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d94:	3301      	adds	r3, #1
 8004d96:	d003      	beq.n	8004da0 <_fwalk_sglue+0x38>
 8004d98:	4629      	mov	r1, r5
 8004d9a:	4638      	mov	r0, r7
 8004d9c:	47c0      	blx	r8
 8004d9e:	4306      	orrs	r6, r0
 8004da0:	3568      	adds	r5, #104	@ 0x68
 8004da2:	e7e9      	b.n	8004d78 <_fwalk_sglue+0x10>

08004da4 <__sread>:
 8004da4:	b510      	push	{r4, lr}
 8004da6:	460c      	mov	r4, r1
 8004da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dac:	f000 f86c 	bl	8004e88 <_read_r>
 8004db0:	2800      	cmp	r0, #0
 8004db2:	bfab      	itete	ge
 8004db4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004db6:	89a3      	ldrhlt	r3, [r4, #12]
 8004db8:	181b      	addge	r3, r3, r0
 8004dba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004dbe:	bfac      	ite	ge
 8004dc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004dc2:	81a3      	strhlt	r3, [r4, #12]
 8004dc4:	bd10      	pop	{r4, pc}

08004dc6 <__swrite>:
 8004dc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dca:	461f      	mov	r7, r3
 8004dcc:	898b      	ldrh	r3, [r1, #12]
 8004dce:	05db      	lsls	r3, r3, #23
 8004dd0:	4605      	mov	r5, r0
 8004dd2:	460c      	mov	r4, r1
 8004dd4:	4616      	mov	r6, r2
 8004dd6:	d505      	bpl.n	8004de4 <__swrite+0x1e>
 8004dd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ddc:	2302      	movs	r3, #2
 8004dde:	2200      	movs	r2, #0
 8004de0:	f000 f840 	bl	8004e64 <_lseek_r>
 8004de4:	89a3      	ldrh	r3, [r4, #12]
 8004de6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004dea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004dee:	81a3      	strh	r3, [r4, #12]
 8004df0:	4632      	mov	r2, r6
 8004df2:	463b      	mov	r3, r7
 8004df4:	4628      	mov	r0, r5
 8004df6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004dfa:	f000 b857 	b.w	8004eac <_write_r>

08004dfe <__sseek>:
 8004dfe:	b510      	push	{r4, lr}
 8004e00:	460c      	mov	r4, r1
 8004e02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e06:	f000 f82d 	bl	8004e64 <_lseek_r>
 8004e0a:	1c43      	adds	r3, r0, #1
 8004e0c:	89a3      	ldrh	r3, [r4, #12]
 8004e0e:	bf15      	itete	ne
 8004e10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004e12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004e16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004e1a:	81a3      	strheq	r3, [r4, #12]
 8004e1c:	bf18      	it	ne
 8004e1e:	81a3      	strhne	r3, [r4, #12]
 8004e20:	bd10      	pop	{r4, pc}

08004e22 <__sclose>:
 8004e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e26:	f000 b80d 	b.w	8004e44 <_close_r>

08004e2a <memset>:
 8004e2a:	4402      	add	r2, r0
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d100      	bne.n	8004e34 <memset+0xa>
 8004e32:	4770      	bx	lr
 8004e34:	f803 1b01 	strb.w	r1, [r3], #1
 8004e38:	e7f9      	b.n	8004e2e <memset+0x4>
	...

08004e3c <_localeconv_r>:
 8004e3c:	4800      	ldr	r0, [pc, #0]	@ (8004e40 <_localeconv_r+0x4>)
 8004e3e:	4770      	bx	lr
 8004e40:	2000015c 	.word	0x2000015c

08004e44 <_close_r>:
 8004e44:	b538      	push	{r3, r4, r5, lr}
 8004e46:	4d06      	ldr	r5, [pc, #24]	@ (8004e60 <_close_r+0x1c>)
 8004e48:	2300      	movs	r3, #0
 8004e4a:	4604      	mov	r4, r0
 8004e4c:	4608      	mov	r0, r1
 8004e4e:	602b      	str	r3, [r5, #0]
 8004e50:	f7fc fb0a 	bl	8001468 <_close>
 8004e54:	1c43      	adds	r3, r0, #1
 8004e56:	d102      	bne.n	8004e5e <_close_r+0x1a>
 8004e58:	682b      	ldr	r3, [r5, #0]
 8004e5a:	b103      	cbz	r3, 8004e5e <_close_r+0x1a>
 8004e5c:	6023      	str	r3, [r4, #0]
 8004e5e:	bd38      	pop	{r3, r4, r5, pc}
 8004e60:	20004378 	.word	0x20004378

08004e64 <_lseek_r>:
 8004e64:	b538      	push	{r3, r4, r5, lr}
 8004e66:	4d07      	ldr	r5, [pc, #28]	@ (8004e84 <_lseek_r+0x20>)
 8004e68:	4604      	mov	r4, r0
 8004e6a:	4608      	mov	r0, r1
 8004e6c:	4611      	mov	r1, r2
 8004e6e:	2200      	movs	r2, #0
 8004e70:	602a      	str	r2, [r5, #0]
 8004e72:	461a      	mov	r2, r3
 8004e74:	f7fc fb1f 	bl	80014b6 <_lseek>
 8004e78:	1c43      	adds	r3, r0, #1
 8004e7a:	d102      	bne.n	8004e82 <_lseek_r+0x1e>
 8004e7c:	682b      	ldr	r3, [r5, #0]
 8004e7e:	b103      	cbz	r3, 8004e82 <_lseek_r+0x1e>
 8004e80:	6023      	str	r3, [r4, #0]
 8004e82:	bd38      	pop	{r3, r4, r5, pc}
 8004e84:	20004378 	.word	0x20004378

08004e88 <_read_r>:
 8004e88:	b538      	push	{r3, r4, r5, lr}
 8004e8a:	4d07      	ldr	r5, [pc, #28]	@ (8004ea8 <_read_r+0x20>)
 8004e8c:	4604      	mov	r4, r0
 8004e8e:	4608      	mov	r0, r1
 8004e90:	4611      	mov	r1, r2
 8004e92:	2200      	movs	r2, #0
 8004e94:	602a      	str	r2, [r5, #0]
 8004e96:	461a      	mov	r2, r3
 8004e98:	f7fc faad 	bl	80013f6 <_read>
 8004e9c:	1c43      	adds	r3, r0, #1
 8004e9e:	d102      	bne.n	8004ea6 <_read_r+0x1e>
 8004ea0:	682b      	ldr	r3, [r5, #0]
 8004ea2:	b103      	cbz	r3, 8004ea6 <_read_r+0x1e>
 8004ea4:	6023      	str	r3, [r4, #0]
 8004ea6:	bd38      	pop	{r3, r4, r5, pc}
 8004ea8:	20004378 	.word	0x20004378

08004eac <_write_r>:
 8004eac:	b538      	push	{r3, r4, r5, lr}
 8004eae:	4d07      	ldr	r5, [pc, #28]	@ (8004ecc <_write_r+0x20>)
 8004eb0:	4604      	mov	r4, r0
 8004eb2:	4608      	mov	r0, r1
 8004eb4:	4611      	mov	r1, r2
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	602a      	str	r2, [r5, #0]
 8004eba:	461a      	mov	r2, r3
 8004ebc:	f7fc fab8 	bl	8001430 <_write>
 8004ec0:	1c43      	adds	r3, r0, #1
 8004ec2:	d102      	bne.n	8004eca <_write_r+0x1e>
 8004ec4:	682b      	ldr	r3, [r5, #0]
 8004ec6:	b103      	cbz	r3, 8004eca <_write_r+0x1e>
 8004ec8:	6023      	str	r3, [r4, #0]
 8004eca:	bd38      	pop	{r3, r4, r5, pc}
 8004ecc:	20004378 	.word	0x20004378

08004ed0 <__errno>:
 8004ed0:	4b01      	ldr	r3, [pc, #4]	@ (8004ed8 <__errno+0x8>)
 8004ed2:	6818      	ldr	r0, [r3, #0]
 8004ed4:	4770      	bx	lr
 8004ed6:	bf00      	nop
 8004ed8:	2000001c 	.word	0x2000001c

08004edc <__libc_init_array>:
 8004edc:	b570      	push	{r4, r5, r6, lr}
 8004ede:	4d0d      	ldr	r5, [pc, #52]	@ (8004f14 <__libc_init_array+0x38>)
 8004ee0:	4c0d      	ldr	r4, [pc, #52]	@ (8004f18 <__libc_init_array+0x3c>)
 8004ee2:	1b64      	subs	r4, r4, r5
 8004ee4:	10a4      	asrs	r4, r4, #2
 8004ee6:	2600      	movs	r6, #0
 8004ee8:	42a6      	cmp	r6, r4
 8004eea:	d109      	bne.n	8004f00 <__libc_init_array+0x24>
 8004eec:	4d0b      	ldr	r5, [pc, #44]	@ (8004f1c <__libc_init_array+0x40>)
 8004eee:	4c0c      	ldr	r4, [pc, #48]	@ (8004f20 <__libc_init_array+0x44>)
 8004ef0:	f001 fec0 	bl	8006c74 <_init>
 8004ef4:	1b64      	subs	r4, r4, r5
 8004ef6:	10a4      	asrs	r4, r4, #2
 8004ef8:	2600      	movs	r6, #0
 8004efa:	42a6      	cmp	r6, r4
 8004efc:	d105      	bne.n	8004f0a <__libc_init_array+0x2e>
 8004efe:	bd70      	pop	{r4, r5, r6, pc}
 8004f00:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f04:	4798      	blx	r3
 8004f06:	3601      	adds	r6, #1
 8004f08:	e7ee      	b.n	8004ee8 <__libc_init_array+0xc>
 8004f0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f0e:	4798      	blx	r3
 8004f10:	3601      	adds	r6, #1
 8004f12:	e7f2      	b.n	8004efa <__libc_init_array+0x1e>
 8004f14:	0800708c 	.word	0x0800708c
 8004f18:	0800708c 	.word	0x0800708c
 8004f1c:	0800708c 	.word	0x0800708c
 8004f20:	08007090 	.word	0x08007090

08004f24 <__retarget_lock_init_recursive>:
 8004f24:	4770      	bx	lr

08004f26 <__retarget_lock_acquire_recursive>:
 8004f26:	4770      	bx	lr

08004f28 <__retarget_lock_release_recursive>:
 8004f28:	4770      	bx	lr

08004f2a <memcpy>:
 8004f2a:	440a      	add	r2, r1
 8004f2c:	4291      	cmp	r1, r2
 8004f2e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004f32:	d100      	bne.n	8004f36 <memcpy+0xc>
 8004f34:	4770      	bx	lr
 8004f36:	b510      	push	{r4, lr}
 8004f38:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f40:	4291      	cmp	r1, r2
 8004f42:	d1f9      	bne.n	8004f38 <memcpy+0xe>
 8004f44:	bd10      	pop	{r4, pc}

08004f46 <quorem>:
 8004f46:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f4a:	6903      	ldr	r3, [r0, #16]
 8004f4c:	690c      	ldr	r4, [r1, #16]
 8004f4e:	42a3      	cmp	r3, r4
 8004f50:	4607      	mov	r7, r0
 8004f52:	db7e      	blt.n	8005052 <quorem+0x10c>
 8004f54:	3c01      	subs	r4, #1
 8004f56:	f101 0814 	add.w	r8, r1, #20
 8004f5a:	00a3      	lsls	r3, r4, #2
 8004f5c:	f100 0514 	add.w	r5, r0, #20
 8004f60:	9300      	str	r3, [sp, #0]
 8004f62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f66:	9301      	str	r3, [sp, #4]
 8004f68:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004f6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f70:	3301      	adds	r3, #1
 8004f72:	429a      	cmp	r2, r3
 8004f74:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004f78:	fbb2 f6f3 	udiv	r6, r2, r3
 8004f7c:	d32e      	bcc.n	8004fdc <quorem+0x96>
 8004f7e:	f04f 0a00 	mov.w	sl, #0
 8004f82:	46c4      	mov	ip, r8
 8004f84:	46ae      	mov	lr, r5
 8004f86:	46d3      	mov	fp, sl
 8004f88:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004f8c:	b298      	uxth	r0, r3
 8004f8e:	fb06 a000 	mla	r0, r6, r0, sl
 8004f92:	0c02      	lsrs	r2, r0, #16
 8004f94:	0c1b      	lsrs	r3, r3, #16
 8004f96:	fb06 2303 	mla	r3, r6, r3, r2
 8004f9a:	f8de 2000 	ldr.w	r2, [lr]
 8004f9e:	b280      	uxth	r0, r0
 8004fa0:	b292      	uxth	r2, r2
 8004fa2:	1a12      	subs	r2, r2, r0
 8004fa4:	445a      	add	r2, fp
 8004fa6:	f8de 0000 	ldr.w	r0, [lr]
 8004faa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004fb4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004fb8:	b292      	uxth	r2, r2
 8004fba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004fbe:	45e1      	cmp	r9, ip
 8004fc0:	f84e 2b04 	str.w	r2, [lr], #4
 8004fc4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004fc8:	d2de      	bcs.n	8004f88 <quorem+0x42>
 8004fca:	9b00      	ldr	r3, [sp, #0]
 8004fcc:	58eb      	ldr	r3, [r5, r3]
 8004fce:	b92b      	cbnz	r3, 8004fdc <quorem+0x96>
 8004fd0:	9b01      	ldr	r3, [sp, #4]
 8004fd2:	3b04      	subs	r3, #4
 8004fd4:	429d      	cmp	r5, r3
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	d32f      	bcc.n	800503a <quorem+0xf4>
 8004fda:	613c      	str	r4, [r7, #16]
 8004fdc:	4638      	mov	r0, r7
 8004fde:	f001 f97d 	bl	80062dc <__mcmp>
 8004fe2:	2800      	cmp	r0, #0
 8004fe4:	db25      	blt.n	8005032 <quorem+0xec>
 8004fe6:	4629      	mov	r1, r5
 8004fe8:	2000      	movs	r0, #0
 8004fea:	f858 2b04 	ldr.w	r2, [r8], #4
 8004fee:	f8d1 c000 	ldr.w	ip, [r1]
 8004ff2:	fa1f fe82 	uxth.w	lr, r2
 8004ff6:	fa1f f38c 	uxth.w	r3, ip
 8004ffa:	eba3 030e 	sub.w	r3, r3, lr
 8004ffe:	4403      	add	r3, r0
 8005000:	0c12      	lsrs	r2, r2, #16
 8005002:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005006:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800500a:	b29b      	uxth	r3, r3
 800500c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005010:	45c1      	cmp	r9, r8
 8005012:	f841 3b04 	str.w	r3, [r1], #4
 8005016:	ea4f 4022 	mov.w	r0, r2, asr #16
 800501a:	d2e6      	bcs.n	8004fea <quorem+0xa4>
 800501c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005020:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005024:	b922      	cbnz	r2, 8005030 <quorem+0xea>
 8005026:	3b04      	subs	r3, #4
 8005028:	429d      	cmp	r5, r3
 800502a:	461a      	mov	r2, r3
 800502c:	d30b      	bcc.n	8005046 <quorem+0x100>
 800502e:	613c      	str	r4, [r7, #16]
 8005030:	3601      	adds	r6, #1
 8005032:	4630      	mov	r0, r6
 8005034:	b003      	add	sp, #12
 8005036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800503a:	6812      	ldr	r2, [r2, #0]
 800503c:	3b04      	subs	r3, #4
 800503e:	2a00      	cmp	r2, #0
 8005040:	d1cb      	bne.n	8004fda <quorem+0x94>
 8005042:	3c01      	subs	r4, #1
 8005044:	e7c6      	b.n	8004fd4 <quorem+0x8e>
 8005046:	6812      	ldr	r2, [r2, #0]
 8005048:	3b04      	subs	r3, #4
 800504a:	2a00      	cmp	r2, #0
 800504c:	d1ef      	bne.n	800502e <quorem+0xe8>
 800504e:	3c01      	subs	r4, #1
 8005050:	e7ea      	b.n	8005028 <quorem+0xe2>
 8005052:	2000      	movs	r0, #0
 8005054:	e7ee      	b.n	8005034 <quorem+0xee>
	...

08005058 <_dtoa_r>:
 8005058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800505c:	69c7      	ldr	r7, [r0, #28]
 800505e:	b097      	sub	sp, #92	@ 0x5c
 8005060:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005064:	ec55 4b10 	vmov	r4, r5, d0
 8005068:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800506a:	9107      	str	r1, [sp, #28]
 800506c:	4681      	mov	r9, r0
 800506e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005070:	9311      	str	r3, [sp, #68]	@ 0x44
 8005072:	b97f      	cbnz	r7, 8005094 <_dtoa_r+0x3c>
 8005074:	2010      	movs	r0, #16
 8005076:	f000 fe09 	bl	8005c8c <malloc>
 800507a:	4602      	mov	r2, r0
 800507c:	f8c9 001c 	str.w	r0, [r9, #28]
 8005080:	b920      	cbnz	r0, 800508c <_dtoa_r+0x34>
 8005082:	4ba9      	ldr	r3, [pc, #676]	@ (8005328 <_dtoa_r+0x2d0>)
 8005084:	21ef      	movs	r1, #239	@ 0xef
 8005086:	48a9      	ldr	r0, [pc, #676]	@ (800532c <_dtoa_r+0x2d4>)
 8005088:	f001 faec 	bl	8006664 <__assert_func>
 800508c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005090:	6007      	str	r7, [r0, #0]
 8005092:	60c7      	str	r7, [r0, #12]
 8005094:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005098:	6819      	ldr	r1, [r3, #0]
 800509a:	b159      	cbz	r1, 80050b4 <_dtoa_r+0x5c>
 800509c:	685a      	ldr	r2, [r3, #4]
 800509e:	604a      	str	r2, [r1, #4]
 80050a0:	2301      	movs	r3, #1
 80050a2:	4093      	lsls	r3, r2
 80050a4:	608b      	str	r3, [r1, #8]
 80050a6:	4648      	mov	r0, r9
 80050a8:	f000 fee6 	bl	8005e78 <_Bfree>
 80050ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80050b0:	2200      	movs	r2, #0
 80050b2:	601a      	str	r2, [r3, #0]
 80050b4:	1e2b      	subs	r3, r5, #0
 80050b6:	bfb9      	ittee	lt
 80050b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80050bc:	9305      	strlt	r3, [sp, #20]
 80050be:	2300      	movge	r3, #0
 80050c0:	6033      	strge	r3, [r6, #0]
 80050c2:	9f05      	ldr	r7, [sp, #20]
 80050c4:	4b9a      	ldr	r3, [pc, #616]	@ (8005330 <_dtoa_r+0x2d8>)
 80050c6:	bfbc      	itt	lt
 80050c8:	2201      	movlt	r2, #1
 80050ca:	6032      	strlt	r2, [r6, #0]
 80050cc:	43bb      	bics	r3, r7
 80050ce:	d112      	bne.n	80050f6 <_dtoa_r+0x9e>
 80050d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80050d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80050d6:	6013      	str	r3, [r2, #0]
 80050d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80050dc:	4323      	orrs	r3, r4
 80050de:	f000 855a 	beq.w	8005b96 <_dtoa_r+0xb3e>
 80050e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80050e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005344 <_dtoa_r+0x2ec>
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	f000 855c 	beq.w	8005ba6 <_dtoa_r+0xb4e>
 80050ee:	f10a 0303 	add.w	r3, sl, #3
 80050f2:	f000 bd56 	b.w	8005ba2 <_dtoa_r+0xb4a>
 80050f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80050fa:	2200      	movs	r2, #0
 80050fc:	ec51 0b17 	vmov	r0, r1, d7
 8005100:	2300      	movs	r3, #0
 8005102:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005106:	f7fb fce7 	bl	8000ad8 <__aeabi_dcmpeq>
 800510a:	4680      	mov	r8, r0
 800510c:	b158      	cbz	r0, 8005126 <_dtoa_r+0xce>
 800510e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005110:	2301      	movs	r3, #1
 8005112:	6013      	str	r3, [r2, #0]
 8005114:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005116:	b113      	cbz	r3, 800511e <_dtoa_r+0xc6>
 8005118:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800511a:	4b86      	ldr	r3, [pc, #536]	@ (8005334 <_dtoa_r+0x2dc>)
 800511c:	6013      	str	r3, [r2, #0]
 800511e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005348 <_dtoa_r+0x2f0>
 8005122:	f000 bd40 	b.w	8005ba6 <_dtoa_r+0xb4e>
 8005126:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800512a:	aa14      	add	r2, sp, #80	@ 0x50
 800512c:	a915      	add	r1, sp, #84	@ 0x54
 800512e:	4648      	mov	r0, r9
 8005130:	f001 f984 	bl	800643c <__d2b>
 8005134:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005138:	9002      	str	r0, [sp, #8]
 800513a:	2e00      	cmp	r6, #0
 800513c:	d078      	beq.n	8005230 <_dtoa_r+0x1d8>
 800513e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005140:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005144:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005148:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800514c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005150:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005154:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005158:	4619      	mov	r1, r3
 800515a:	2200      	movs	r2, #0
 800515c:	4b76      	ldr	r3, [pc, #472]	@ (8005338 <_dtoa_r+0x2e0>)
 800515e:	f7fb f89b 	bl	8000298 <__aeabi_dsub>
 8005162:	a36b      	add	r3, pc, #428	@ (adr r3, 8005310 <_dtoa_r+0x2b8>)
 8005164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005168:	f7fb fa4e 	bl	8000608 <__aeabi_dmul>
 800516c:	a36a      	add	r3, pc, #424	@ (adr r3, 8005318 <_dtoa_r+0x2c0>)
 800516e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005172:	f7fb f893 	bl	800029c <__adddf3>
 8005176:	4604      	mov	r4, r0
 8005178:	4630      	mov	r0, r6
 800517a:	460d      	mov	r5, r1
 800517c:	f7fb f9da 	bl	8000534 <__aeabi_i2d>
 8005180:	a367      	add	r3, pc, #412	@ (adr r3, 8005320 <_dtoa_r+0x2c8>)
 8005182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005186:	f7fb fa3f 	bl	8000608 <__aeabi_dmul>
 800518a:	4602      	mov	r2, r0
 800518c:	460b      	mov	r3, r1
 800518e:	4620      	mov	r0, r4
 8005190:	4629      	mov	r1, r5
 8005192:	f7fb f883 	bl	800029c <__adddf3>
 8005196:	4604      	mov	r4, r0
 8005198:	460d      	mov	r5, r1
 800519a:	f7fb fce5 	bl	8000b68 <__aeabi_d2iz>
 800519e:	2200      	movs	r2, #0
 80051a0:	4607      	mov	r7, r0
 80051a2:	2300      	movs	r3, #0
 80051a4:	4620      	mov	r0, r4
 80051a6:	4629      	mov	r1, r5
 80051a8:	f7fb fca0 	bl	8000aec <__aeabi_dcmplt>
 80051ac:	b140      	cbz	r0, 80051c0 <_dtoa_r+0x168>
 80051ae:	4638      	mov	r0, r7
 80051b0:	f7fb f9c0 	bl	8000534 <__aeabi_i2d>
 80051b4:	4622      	mov	r2, r4
 80051b6:	462b      	mov	r3, r5
 80051b8:	f7fb fc8e 	bl	8000ad8 <__aeabi_dcmpeq>
 80051bc:	b900      	cbnz	r0, 80051c0 <_dtoa_r+0x168>
 80051be:	3f01      	subs	r7, #1
 80051c0:	2f16      	cmp	r7, #22
 80051c2:	d852      	bhi.n	800526a <_dtoa_r+0x212>
 80051c4:	4b5d      	ldr	r3, [pc, #372]	@ (800533c <_dtoa_r+0x2e4>)
 80051c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80051ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80051d2:	f7fb fc8b 	bl	8000aec <__aeabi_dcmplt>
 80051d6:	2800      	cmp	r0, #0
 80051d8:	d049      	beq.n	800526e <_dtoa_r+0x216>
 80051da:	3f01      	subs	r7, #1
 80051dc:	2300      	movs	r3, #0
 80051de:	9310      	str	r3, [sp, #64]	@ 0x40
 80051e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80051e2:	1b9b      	subs	r3, r3, r6
 80051e4:	1e5a      	subs	r2, r3, #1
 80051e6:	bf45      	ittet	mi
 80051e8:	f1c3 0301 	rsbmi	r3, r3, #1
 80051ec:	9300      	strmi	r3, [sp, #0]
 80051ee:	2300      	movpl	r3, #0
 80051f0:	2300      	movmi	r3, #0
 80051f2:	9206      	str	r2, [sp, #24]
 80051f4:	bf54      	ite	pl
 80051f6:	9300      	strpl	r3, [sp, #0]
 80051f8:	9306      	strmi	r3, [sp, #24]
 80051fa:	2f00      	cmp	r7, #0
 80051fc:	db39      	blt.n	8005272 <_dtoa_r+0x21a>
 80051fe:	9b06      	ldr	r3, [sp, #24]
 8005200:	970d      	str	r7, [sp, #52]	@ 0x34
 8005202:	443b      	add	r3, r7
 8005204:	9306      	str	r3, [sp, #24]
 8005206:	2300      	movs	r3, #0
 8005208:	9308      	str	r3, [sp, #32]
 800520a:	9b07      	ldr	r3, [sp, #28]
 800520c:	2b09      	cmp	r3, #9
 800520e:	d863      	bhi.n	80052d8 <_dtoa_r+0x280>
 8005210:	2b05      	cmp	r3, #5
 8005212:	bfc4      	itt	gt
 8005214:	3b04      	subgt	r3, #4
 8005216:	9307      	strgt	r3, [sp, #28]
 8005218:	9b07      	ldr	r3, [sp, #28]
 800521a:	f1a3 0302 	sub.w	r3, r3, #2
 800521e:	bfcc      	ite	gt
 8005220:	2400      	movgt	r4, #0
 8005222:	2401      	movle	r4, #1
 8005224:	2b03      	cmp	r3, #3
 8005226:	d863      	bhi.n	80052f0 <_dtoa_r+0x298>
 8005228:	e8df f003 	tbb	[pc, r3]
 800522c:	2b375452 	.word	0x2b375452
 8005230:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005234:	441e      	add	r6, r3
 8005236:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800523a:	2b20      	cmp	r3, #32
 800523c:	bfc1      	itttt	gt
 800523e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005242:	409f      	lslgt	r7, r3
 8005244:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005248:	fa24 f303 	lsrgt.w	r3, r4, r3
 800524c:	bfd6      	itet	le
 800524e:	f1c3 0320 	rsble	r3, r3, #32
 8005252:	ea47 0003 	orrgt.w	r0, r7, r3
 8005256:	fa04 f003 	lslle.w	r0, r4, r3
 800525a:	f7fb f95b 	bl	8000514 <__aeabi_ui2d>
 800525e:	2201      	movs	r2, #1
 8005260:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005264:	3e01      	subs	r6, #1
 8005266:	9212      	str	r2, [sp, #72]	@ 0x48
 8005268:	e776      	b.n	8005158 <_dtoa_r+0x100>
 800526a:	2301      	movs	r3, #1
 800526c:	e7b7      	b.n	80051de <_dtoa_r+0x186>
 800526e:	9010      	str	r0, [sp, #64]	@ 0x40
 8005270:	e7b6      	b.n	80051e0 <_dtoa_r+0x188>
 8005272:	9b00      	ldr	r3, [sp, #0]
 8005274:	1bdb      	subs	r3, r3, r7
 8005276:	9300      	str	r3, [sp, #0]
 8005278:	427b      	negs	r3, r7
 800527a:	9308      	str	r3, [sp, #32]
 800527c:	2300      	movs	r3, #0
 800527e:	930d      	str	r3, [sp, #52]	@ 0x34
 8005280:	e7c3      	b.n	800520a <_dtoa_r+0x1b2>
 8005282:	2301      	movs	r3, #1
 8005284:	9309      	str	r3, [sp, #36]	@ 0x24
 8005286:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005288:	eb07 0b03 	add.w	fp, r7, r3
 800528c:	f10b 0301 	add.w	r3, fp, #1
 8005290:	2b01      	cmp	r3, #1
 8005292:	9303      	str	r3, [sp, #12]
 8005294:	bfb8      	it	lt
 8005296:	2301      	movlt	r3, #1
 8005298:	e006      	b.n	80052a8 <_dtoa_r+0x250>
 800529a:	2301      	movs	r3, #1
 800529c:	9309      	str	r3, [sp, #36]	@ 0x24
 800529e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	dd28      	ble.n	80052f6 <_dtoa_r+0x29e>
 80052a4:	469b      	mov	fp, r3
 80052a6:	9303      	str	r3, [sp, #12]
 80052a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80052ac:	2100      	movs	r1, #0
 80052ae:	2204      	movs	r2, #4
 80052b0:	f102 0514 	add.w	r5, r2, #20
 80052b4:	429d      	cmp	r5, r3
 80052b6:	d926      	bls.n	8005306 <_dtoa_r+0x2ae>
 80052b8:	6041      	str	r1, [r0, #4]
 80052ba:	4648      	mov	r0, r9
 80052bc:	f000 fd9c 	bl	8005df8 <_Balloc>
 80052c0:	4682      	mov	sl, r0
 80052c2:	2800      	cmp	r0, #0
 80052c4:	d142      	bne.n	800534c <_dtoa_r+0x2f4>
 80052c6:	4b1e      	ldr	r3, [pc, #120]	@ (8005340 <_dtoa_r+0x2e8>)
 80052c8:	4602      	mov	r2, r0
 80052ca:	f240 11af 	movw	r1, #431	@ 0x1af
 80052ce:	e6da      	b.n	8005086 <_dtoa_r+0x2e>
 80052d0:	2300      	movs	r3, #0
 80052d2:	e7e3      	b.n	800529c <_dtoa_r+0x244>
 80052d4:	2300      	movs	r3, #0
 80052d6:	e7d5      	b.n	8005284 <_dtoa_r+0x22c>
 80052d8:	2401      	movs	r4, #1
 80052da:	2300      	movs	r3, #0
 80052dc:	9307      	str	r3, [sp, #28]
 80052de:	9409      	str	r4, [sp, #36]	@ 0x24
 80052e0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80052e4:	2200      	movs	r2, #0
 80052e6:	f8cd b00c 	str.w	fp, [sp, #12]
 80052ea:	2312      	movs	r3, #18
 80052ec:	920c      	str	r2, [sp, #48]	@ 0x30
 80052ee:	e7db      	b.n	80052a8 <_dtoa_r+0x250>
 80052f0:	2301      	movs	r3, #1
 80052f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80052f4:	e7f4      	b.n	80052e0 <_dtoa_r+0x288>
 80052f6:	f04f 0b01 	mov.w	fp, #1
 80052fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80052fe:	465b      	mov	r3, fp
 8005300:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8005304:	e7d0      	b.n	80052a8 <_dtoa_r+0x250>
 8005306:	3101      	adds	r1, #1
 8005308:	0052      	lsls	r2, r2, #1
 800530a:	e7d1      	b.n	80052b0 <_dtoa_r+0x258>
 800530c:	f3af 8000 	nop.w
 8005310:	636f4361 	.word	0x636f4361
 8005314:	3fd287a7 	.word	0x3fd287a7
 8005318:	8b60c8b3 	.word	0x8b60c8b3
 800531c:	3fc68a28 	.word	0x3fc68a28
 8005320:	509f79fb 	.word	0x509f79fb
 8005324:	3fd34413 	.word	0x3fd34413
 8005328:	08006d4d 	.word	0x08006d4d
 800532c:	08006d64 	.word	0x08006d64
 8005330:	7ff00000 	.word	0x7ff00000
 8005334:	08006d1d 	.word	0x08006d1d
 8005338:	3ff80000 	.word	0x3ff80000
 800533c:	08006eb8 	.word	0x08006eb8
 8005340:	08006dbc 	.word	0x08006dbc
 8005344:	08006d49 	.word	0x08006d49
 8005348:	08006d1c 	.word	0x08006d1c
 800534c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005350:	6018      	str	r0, [r3, #0]
 8005352:	9b03      	ldr	r3, [sp, #12]
 8005354:	2b0e      	cmp	r3, #14
 8005356:	f200 80a1 	bhi.w	800549c <_dtoa_r+0x444>
 800535a:	2c00      	cmp	r4, #0
 800535c:	f000 809e 	beq.w	800549c <_dtoa_r+0x444>
 8005360:	2f00      	cmp	r7, #0
 8005362:	dd33      	ble.n	80053cc <_dtoa_r+0x374>
 8005364:	4b9c      	ldr	r3, [pc, #624]	@ (80055d8 <_dtoa_r+0x580>)
 8005366:	f007 020f 	and.w	r2, r7, #15
 800536a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800536e:	ed93 7b00 	vldr	d7, [r3]
 8005372:	05f8      	lsls	r0, r7, #23
 8005374:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005378:	ea4f 1427 	mov.w	r4, r7, asr #4
 800537c:	d516      	bpl.n	80053ac <_dtoa_r+0x354>
 800537e:	4b97      	ldr	r3, [pc, #604]	@ (80055dc <_dtoa_r+0x584>)
 8005380:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005384:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005388:	f7fb fa68 	bl	800085c <__aeabi_ddiv>
 800538c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005390:	f004 040f 	and.w	r4, r4, #15
 8005394:	2603      	movs	r6, #3
 8005396:	4d91      	ldr	r5, [pc, #580]	@ (80055dc <_dtoa_r+0x584>)
 8005398:	b954      	cbnz	r4, 80053b0 <_dtoa_r+0x358>
 800539a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800539e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80053a2:	f7fb fa5b 	bl	800085c <__aeabi_ddiv>
 80053a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80053aa:	e028      	b.n	80053fe <_dtoa_r+0x3a6>
 80053ac:	2602      	movs	r6, #2
 80053ae:	e7f2      	b.n	8005396 <_dtoa_r+0x33e>
 80053b0:	07e1      	lsls	r1, r4, #31
 80053b2:	d508      	bpl.n	80053c6 <_dtoa_r+0x36e>
 80053b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80053b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80053bc:	f7fb f924 	bl	8000608 <__aeabi_dmul>
 80053c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80053c4:	3601      	adds	r6, #1
 80053c6:	1064      	asrs	r4, r4, #1
 80053c8:	3508      	adds	r5, #8
 80053ca:	e7e5      	b.n	8005398 <_dtoa_r+0x340>
 80053cc:	f000 80af 	beq.w	800552e <_dtoa_r+0x4d6>
 80053d0:	427c      	negs	r4, r7
 80053d2:	4b81      	ldr	r3, [pc, #516]	@ (80055d8 <_dtoa_r+0x580>)
 80053d4:	4d81      	ldr	r5, [pc, #516]	@ (80055dc <_dtoa_r+0x584>)
 80053d6:	f004 020f 	and.w	r2, r4, #15
 80053da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80053de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80053e6:	f7fb f90f 	bl	8000608 <__aeabi_dmul>
 80053ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80053ee:	1124      	asrs	r4, r4, #4
 80053f0:	2300      	movs	r3, #0
 80053f2:	2602      	movs	r6, #2
 80053f4:	2c00      	cmp	r4, #0
 80053f6:	f040 808f 	bne.w	8005518 <_dtoa_r+0x4c0>
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d1d3      	bne.n	80053a6 <_dtoa_r+0x34e>
 80053fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005400:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005404:	2b00      	cmp	r3, #0
 8005406:	f000 8094 	beq.w	8005532 <_dtoa_r+0x4da>
 800540a:	4b75      	ldr	r3, [pc, #468]	@ (80055e0 <_dtoa_r+0x588>)
 800540c:	2200      	movs	r2, #0
 800540e:	4620      	mov	r0, r4
 8005410:	4629      	mov	r1, r5
 8005412:	f7fb fb6b 	bl	8000aec <__aeabi_dcmplt>
 8005416:	2800      	cmp	r0, #0
 8005418:	f000 808b 	beq.w	8005532 <_dtoa_r+0x4da>
 800541c:	9b03      	ldr	r3, [sp, #12]
 800541e:	2b00      	cmp	r3, #0
 8005420:	f000 8087 	beq.w	8005532 <_dtoa_r+0x4da>
 8005424:	f1bb 0f00 	cmp.w	fp, #0
 8005428:	dd34      	ble.n	8005494 <_dtoa_r+0x43c>
 800542a:	4620      	mov	r0, r4
 800542c:	4b6d      	ldr	r3, [pc, #436]	@ (80055e4 <_dtoa_r+0x58c>)
 800542e:	2200      	movs	r2, #0
 8005430:	4629      	mov	r1, r5
 8005432:	f7fb f8e9 	bl	8000608 <__aeabi_dmul>
 8005436:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800543a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800543e:	3601      	adds	r6, #1
 8005440:	465c      	mov	r4, fp
 8005442:	4630      	mov	r0, r6
 8005444:	f7fb f876 	bl	8000534 <__aeabi_i2d>
 8005448:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800544c:	f7fb f8dc 	bl	8000608 <__aeabi_dmul>
 8005450:	4b65      	ldr	r3, [pc, #404]	@ (80055e8 <_dtoa_r+0x590>)
 8005452:	2200      	movs	r2, #0
 8005454:	f7fa ff22 	bl	800029c <__adddf3>
 8005458:	4605      	mov	r5, r0
 800545a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800545e:	2c00      	cmp	r4, #0
 8005460:	d16a      	bne.n	8005538 <_dtoa_r+0x4e0>
 8005462:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005466:	4b61      	ldr	r3, [pc, #388]	@ (80055ec <_dtoa_r+0x594>)
 8005468:	2200      	movs	r2, #0
 800546a:	f7fa ff15 	bl	8000298 <__aeabi_dsub>
 800546e:	4602      	mov	r2, r0
 8005470:	460b      	mov	r3, r1
 8005472:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005476:	462a      	mov	r2, r5
 8005478:	4633      	mov	r3, r6
 800547a:	f7fb fb55 	bl	8000b28 <__aeabi_dcmpgt>
 800547e:	2800      	cmp	r0, #0
 8005480:	f040 8298 	bne.w	80059b4 <_dtoa_r+0x95c>
 8005484:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005488:	462a      	mov	r2, r5
 800548a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800548e:	f7fb fb2d 	bl	8000aec <__aeabi_dcmplt>
 8005492:	bb38      	cbnz	r0, 80054e4 <_dtoa_r+0x48c>
 8005494:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005498:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800549c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800549e:	2b00      	cmp	r3, #0
 80054a0:	f2c0 8157 	blt.w	8005752 <_dtoa_r+0x6fa>
 80054a4:	2f0e      	cmp	r7, #14
 80054a6:	f300 8154 	bgt.w	8005752 <_dtoa_r+0x6fa>
 80054aa:	4b4b      	ldr	r3, [pc, #300]	@ (80055d8 <_dtoa_r+0x580>)
 80054ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80054b0:	ed93 7b00 	vldr	d7, [r3]
 80054b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	ed8d 7b00 	vstr	d7, [sp]
 80054bc:	f280 80e5 	bge.w	800568a <_dtoa_r+0x632>
 80054c0:	9b03      	ldr	r3, [sp, #12]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	f300 80e1 	bgt.w	800568a <_dtoa_r+0x632>
 80054c8:	d10c      	bne.n	80054e4 <_dtoa_r+0x48c>
 80054ca:	4b48      	ldr	r3, [pc, #288]	@ (80055ec <_dtoa_r+0x594>)
 80054cc:	2200      	movs	r2, #0
 80054ce:	ec51 0b17 	vmov	r0, r1, d7
 80054d2:	f7fb f899 	bl	8000608 <__aeabi_dmul>
 80054d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054da:	f7fb fb1b 	bl	8000b14 <__aeabi_dcmpge>
 80054de:	2800      	cmp	r0, #0
 80054e0:	f000 8266 	beq.w	80059b0 <_dtoa_r+0x958>
 80054e4:	2400      	movs	r4, #0
 80054e6:	4625      	mov	r5, r4
 80054e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80054ea:	4656      	mov	r6, sl
 80054ec:	ea6f 0803 	mvn.w	r8, r3
 80054f0:	2700      	movs	r7, #0
 80054f2:	4621      	mov	r1, r4
 80054f4:	4648      	mov	r0, r9
 80054f6:	f000 fcbf 	bl	8005e78 <_Bfree>
 80054fa:	2d00      	cmp	r5, #0
 80054fc:	f000 80bd 	beq.w	800567a <_dtoa_r+0x622>
 8005500:	b12f      	cbz	r7, 800550e <_dtoa_r+0x4b6>
 8005502:	42af      	cmp	r7, r5
 8005504:	d003      	beq.n	800550e <_dtoa_r+0x4b6>
 8005506:	4639      	mov	r1, r7
 8005508:	4648      	mov	r0, r9
 800550a:	f000 fcb5 	bl	8005e78 <_Bfree>
 800550e:	4629      	mov	r1, r5
 8005510:	4648      	mov	r0, r9
 8005512:	f000 fcb1 	bl	8005e78 <_Bfree>
 8005516:	e0b0      	b.n	800567a <_dtoa_r+0x622>
 8005518:	07e2      	lsls	r2, r4, #31
 800551a:	d505      	bpl.n	8005528 <_dtoa_r+0x4d0>
 800551c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005520:	f7fb f872 	bl	8000608 <__aeabi_dmul>
 8005524:	3601      	adds	r6, #1
 8005526:	2301      	movs	r3, #1
 8005528:	1064      	asrs	r4, r4, #1
 800552a:	3508      	adds	r5, #8
 800552c:	e762      	b.n	80053f4 <_dtoa_r+0x39c>
 800552e:	2602      	movs	r6, #2
 8005530:	e765      	b.n	80053fe <_dtoa_r+0x3a6>
 8005532:	9c03      	ldr	r4, [sp, #12]
 8005534:	46b8      	mov	r8, r7
 8005536:	e784      	b.n	8005442 <_dtoa_r+0x3ea>
 8005538:	4b27      	ldr	r3, [pc, #156]	@ (80055d8 <_dtoa_r+0x580>)
 800553a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800553c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005540:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005544:	4454      	add	r4, sl
 8005546:	2900      	cmp	r1, #0
 8005548:	d054      	beq.n	80055f4 <_dtoa_r+0x59c>
 800554a:	4929      	ldr	r1, [pc, #164]	@ (80055f0 <_dtoa_r+0x598>)
 800554c:	2000      	movs	r0, #0
 800554e:	f7fb f985 	bl	800085c <__aeabi_ddiv>
 8005552:	4633      	mov	r3, r6
 8005554:	462a      	mov	r2, r5
 8005556:	f7fa fe9f 	bl	8000298 <__aeabi_dsub>
 800555a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800555e:	4656      	mov	r6, sl
 8005560:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005564:	f7fb fb00 	bl	8000b68 <__aeabi_d2iz>
 8005568:	4605      	mov	r5, r0
 800556a:	f7fa ffe3 	bl	8000534 <__aeabi_i2d>
 800556e:	4602      	mov	r2, r0
 8005570:	460b      	mov	r3, r1
 8005572:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005576:	f7fa fe8f 	bl	8000298 <__aeabi_dsub>
 800557a:	3530      	adds	r5, #48	@ 0x30
 800557c:	4602      	mov	r2, r0
 800557e:	460b      	mov	r3, r1
 8005580:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005584:	f806 5b01 	strb.w	r5, [r6], #1
 8005588:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800558c:	f7fb faae 	bl	8000aec <__aeabi_dcmplt>
 8005590:	2800      	cmp	r0, #0
 8005592:	d172      	bne.n	800567a <_dtoa_r+0x622>
 8005594:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005598:	4911      	ldr	r1, [pc, #68]	@ (80055e0 <_dtoa_r+0x588>)
 800559a:	2000      	movs	r0, #0
 800559c:	f7fa fe7c 	bl	8000298 <__aeabi_dsub>
 80055a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80055a4:	f7fb faa2 	bl	8000aec <__aeabi_dcmplt>
 80055a8:	2800      	cmp	r0, #0
 80055aa:	f040 80b4 	bne.w	8005716 <_dtoa_r+0x6be>
 80055ae:	42a6      	cmp	r6, r4
 80055b0:	f43f af70 	beq.w	8005494 <_dtoa_r+0x43c>
 80055b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80055b8:	4b0a      	ldr	r3, [pc, #40]	@ (80055e4 <_dtoa_r+0x58c>)
 80055ba:	2200      	movs	r2, #0
 80055bc:	f7fb f824 	bl	8000608 <__aeabi_dmul>
 80055c0:	4b08      	ldr	r3, [pc, #32]	@ (80055e4 <_dtoa_r+0x58c>)
 80055c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80055c6:	2200      	movs	r2, #0
 80055c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055cc:	f7fb f81c 	bl	8000608 <__aeabi_dmul>
 80055d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055d4:	e7c4      	b.n	8005560 <_dtoa_r+0x508>
 80055d6:	bf00      	nop
 80055d8:	08006eb8 	.word	0x08006eb8
 80055dc:	08006e90 	.word	0x08006e90
 80055e0:	3ff00000 	.word	0x3ff00000
 80055e4:	40240000 	.word	0x40240000
 80055e8:	401c0000 	.word	0x401c0000
 80055ec:	40140000 	.word	0x40140000
 80055f0:	3fe00000 	.word	0x3fe00000
 80055f4:	4631      	mov	r1, r6
 80055f6:	4628      	mov	r0, r5
 80055f8:	f7fb f806 	bl	8000608 <__aeabi_dmul>
 80055fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005600:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005602:	4656      	mov	r6, sl
 8005604:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005608:	f7fb faae 	bl	8000b68 <__aeabi_d2iz>
 800560c:	4605      	mov	r5, r0
 800560e:	f7fa ff91 	bl	8000534 <__aeabi_i2d>
 8005612:	4602      	mov	r2, r0
 8005614:	460b      	mov	r3, r1
 8005616:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800561a:	f7fa fe3d 	bl	8000298 <__aeabi_dsub>
 800561e:	3530      	adds	r5, #48	@ 0x30
 8005620:	f806 5b01 	strb.w	r5, [r6], #1
 8005624:	4602      	mov	r2, r0
 8005626:	460b      	mov	r3, r1
 8005628:	42a6      	cmp	r6, r4
 800562a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800562e:	f04f 0200 	mov.w	r2, #0
 8005632:	d124      	bne.n	800567e <_dtoa_r+0x626>
 8005634:	4baf      	ldr	r3, [pc, #700]	@ (80058f4 <_dtoa_r+0x89c>)
 8005636:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800563a:	f7fa fe2f 	bl	800029c <__adddf3>
 800563e:	4602      	mov	r2, r0
 8005640:	460b      	mov	r3, r1
 8005642:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005646:	f7fb fa6f 	bl	8000b28 <__aeabi_dcmpgt>
 800564a:	2800      	cmp	r0, #0
 800564c:	d163      	bne.n	8005716 <_dtoa_r+0x6be>
 800564e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005652:	49a8      	ldr	r1, [pc, #672]	@ (80058f4 <_dtoa_r+0x89c>)
 8005654:	2000      	movs	r0, #0
 8005656:	f7fa fe1f 	bl	8000298 <__aeabi_dsub>
 800565a:	4602      	mov	r2, r0
 800565c:	460b      	mov	r3, r1
 800565e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005662:	f7fb fa43 	bl	8000aec <__aeabi_dcmplt>
 8005666:	2800      	cmp	r0, #0
 8005668:	f43f af14 	beq.w	8005494 <_dtoa_r+0x43c>
 800566c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800566e:	1e73      	subs	r3, r6, #1
 8005670:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005672:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005676:	2b30      	cmp	r3, #48	@ 0x30
 8005678:	d0f8      	beq.n	800566c <_dtoa_r+0x614>
 800567a:	4647      	mov	r7, r8
 800567c:	e03b      	b.n	80056f6 <_dtoa_r+0x69e>
 800567e:	4b9e      	ldr	r3, [pc, #632]	@ (80058f8 <_dtoa_r+0x8a0>)
 8005680:	f7fa ffc2 	bl	8000608 <__aeabi_dmul>
 8005684:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005688:	e7bc      	b.n	8005604 <_dtoa_r+0x5ac>
 800568a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800568e:	4656      	mov	r6, sl
 8005690:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005694:	4620      	mov	r0, r4
 8005696:	4629      	mov	r1, r5
 8005698:	f7fb f8e0 	bl	800085c <__aeabi_ddiv>
 800569c:	f7fb fa64 	bl	8000b68 <__aeabi_d2iz>
 80056a0:	4680      	mov	r8, r0
 80056a2:	f7fa ff47 	bl	8000534 <__aeabi_i2d>
 80056a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056aa:	f7fa ffad 	bl	8000608 <__aeabi_dmul>
 80056ae:	4602      	mov	r2, r0
 80056b0:	460b      	mov	r3, r1
 80056b2:	4620      	mov	r0, r4
 80056b4:	4629      	mov	r1, r5
 80056b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80056ba:	f7fa fded 	bl	8000298 <__aeabi_dsub>
 80056be:	f806 4b01 	strb.w	r4, [r6], #1
 80056c2:	9d03      	ldr	r5, [sp, #12]
 80056c4:	eba6 040a 	sub.w	r4, r6, sl
 80056c8:	42a5      	cmp	r5, r4
 80056ca:	4602      	mov	r2, r0
 80056cc:	460b      	mov	r3, r1
 80056ce:	d133      	bne.n	8005738 <_dtoa_r+0x6e0>
 80056d0:	f7fa fde4 	bl	800029c <__adddf3>
 80056d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056d8:	4604      	mov	r4, r0
 80056da:	460d      	mov	r5, r1
 80056dc:	f7fb fa24 	bl	8000b28 <__aeabi_dcmpgt>
 80056e0:	b9c0      	cbnz	r0, 8005714 <_dtoa_r+0x6bc>
 80056e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056e6:	4620      	mov	r0, r4
 80056e8:	4629      	mov	r1, r5
 80056ea:	f7fb f9f5 	bl	8000ad8 <__aeabi_dcmpeq>
 80056ee:	b110      	cbz	r0, 80056f6 <_dtoa_r+0x69e>
 80056f0:	f018 0f01 	tst.w	r8, #1
 80056f4:	d10e      	bne.n	8005714 <_dtoa_r+0x6bc>
 80056f6:	9902      	ldr	r1, [sp, #8]
 80056f8:	4648      	mov	r0, r9
 80056fa:	f000 fbbd 	bl	8005e78 <_Bfree>
 80056fe:	2300      	movs	r3, #0
 8005700:	7033      	strb	r3, [r6, #0]
 8005702:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005704:	3701      	adds	r7, #1
 8005706:	601f      	str	r7, [r3, #0]
 8005708:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800570a:	2b00      	cmp	r3, #0
 800570c:	f000 824b 	beq.w	8005ba6 <_dtoa_r+0xb4e>
 8005710:	601e      	str	r6, [r3, #0]
 8005712:	e248      	b.n	8005ba6 <_dtoa_r+0xb4e>
 8005714:	46b8      	mov	r8, r7
 8005716:	4633      	mov	r3, r6
 8005718:	461e      	mov	r6, r3
 800571a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800571e:	2a39      	cmp	r2, #57	@ 0x39
 8005720:	d106      	bne.n	8005730 <_dtoa_r+0x6d8>
 8005722:	459a      	cmp	sl, r3
 8005724:	d1f8      	bne.n	8005718 <_dtoa_r+0x6c0>
 8005726:	2230      	movs	r2, #48	@ 0x30
 8005728:	f108 0801 	add.w	r8, r8, #1
 800572c:	f88a 2000 	strb.w	r2, [sl]
 8005730:	781a      	ldrb	r2, [r3, #0]
 8005732:	3201      	adds	r2, #1
 8005734:	701a      	strb	r2, [r3, #0]
 8005736:	e7a0      	b.n	800567a <_dtoa_r+0x622>
 8005738:	4b6f      	ldr	r3, [pc, #444]	@ (80058f8 <_dtoa_r+0x8a0>)
 800573a:	2200      	movs	r2, #0
 800573c:	f7fa ff64 	bl	8000608 <__aeabi_dmul>
 8005740:	2200      	movs	r2, #0
 8005742:	2300      	movs	r3, #0
 8005744:	4604      	mov	r4, r0
 8005746:	460d      	mov	r5, r1
 8005748:	f7fb f9c6 	bl	8000ad8 <__aeabi_dcmpeq>
 800574c:	2800      	cmp	r0, #0
 800574e:	d09f      	beq.n	8005690 <_dtoa_r+0x638>
 8005750:	e7d1      	b.n	80056f6 <_dtoa_r+0x69e>
 8005752:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005754:	2a00      	cmp	r2, #0
 8005756:	f000 80ea 	beq.w	800592e <_dtoa_r+0x8d6>
 800575a:	9a07      	ldr	r2, [sp, #28]
 800575c:	2a01      	cmp	r2, #1
 800575e:	f300 80cd 	bgt.w	80058fc <_dtoa_r+0x8a4>
 8005762:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005764:	2a00      	cmp	r2, #0
 8005766:	f000 80c1 	beq.w	80058ec <_dtoa_r+0x894>
 800576a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800576e:	9c08      	ldr	r4, [sp, #32]
 8005770:	9e00      	ldr	r6, [sp, #0]
 8005772:	9a00      	ldr	r2, [sp, #0]
 8005774:	441a      	add	r2, r3
 8005776:	9200      	str	r2, [sp, #0]
 8005778:	9a06      	ldr	r2, [sp, #24]
 800577a:	2101      	movs	r1, #1
 800577c:	441a      	add	r2, r3
 800577e:	4648      	mov	r0, r9
 8005780:	9206      	str	r2, [sp, #24]
 8005782:	f000 fc2d 	bl	8005fe0 <__i2b>
 8005786:	4605      	mov	r5, r0
 8005788:	b166      	cbz	r6, 80057a4 <_dtoa_r+0x74c>
 800578a:	9b06      	ldr	r3, [sp, #24]
 800578c:	2b00      	cmp	r3, #0
 800578e:	dd09      	ble.n	80057a4 <_dtoa_r+0x74c>
 8005790:	42b3      	cmp	r3, r6
 8005792:	9a00      	ldr	r2, [sp, #0]
 8005794:	bfa8      	it	ge
 8005796:	4633      	movge	r3, r6
 8005798:	1ad2      	subs	r2, r2, r3
 800579a:	9200      	str	r2, [sp, #0]
 800579c:	9a06      	ldr	r2, [sp, #24]
 800579e:	1af6      	subs	r6, r6, r3
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	9306      	str	r3, [sp, #24]
 80057a4:	9b08      	ldr	r3, [sp, #32]
 80057a6:	b30b      	cbz	r3, 80057ec <_dtoa_r+0x794>
 80057a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	f000 80c6 	beq.w	800593c <_dtoa_r+0x8e4>
 80057b0:	2c00      	cmp	r4, #0
 80057b2:	f000 80c0 	beq.w	8005936 <_dtoa_r+0x8de>
 80057b6:	4629      	mov	r1, r5
 80057b8:	4622      	mov	r2, r4
 80057ba:	4648      	mov	r0, r9
 80057bc:	f000 fcc8 	bl	8006150 <__pow5mult>
 80057c0:	9a02      	ldr	r2, [sp, #8]
 80057c2:	4601      	mov	r1, r0
 80057c4:	4605      	mov	r5, r0
 80057c6:	4648      	mov	r0, r9
 80057c8:	f000 fc20 	bl	800600c <__multiply>
 80057cc:	9902      	ldr	r1, [sp, #8]
 80057ce:	4680      	mov	r8, r0
 80057d0:	4648      	mov	r0, r9
 80057d2:	f000 fb51 	bl	8005e78 <_Bfree>
 80057d6:	9b08      	ldr	r3, [sp, #32]
 80057d8:	1b1b      	subs	r3, r3, r4
 80057da:	9308      	str	r3, [sp, #32]
 80057dc:	f000 80b1 	beq.w	8005942 <_dtoa_r+0x8ea>
 80057e0:	9a08      	ldr	r2, [sp, #32]
 80057e2:	4641      	mov	r1, r8
 80057e4:	4648      	mov	r0, r9
 80057e6:	f000 fcb3 	bl	8006150 <__pow5mult>
 80057ea:	9002      	str	r0, [sp, #8]
 80057ec:	2101      	movs	r1, #1
 80057ee:	4648      	mov	r0, r9
 80057f0:	f000 fbf6 	bl	8005fe0 <__i2b>
 80057f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80057f6:	4604      	mov	r4, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f000 81d8 	beq.w	8005bae <_dtoa_r+0xb56>
 80057fe:	461a      	mov	r2, r3
 8005800:	4601      	mov	r1, r0
 8005802:	4648      	mov	r0, r9
 8005804:	f000 fca4 	bl	8006150 <__pow5mult>
 8005808:	9b07      	ldr	r3, [sp, #28]
 800580a:	2b01      	cmp	r3, #1
 800580c:	4604      	mov	r4, r0
 800580e:	f300 809f 	bgt.w	8005950 <_dtoa_r+0x8f8>
 8005812:	9b04      	ldr	r3, [sp, #16]
 8005814:	2b00      	cmp	r3, #0
 8005816:	f040 8097 	bne.w	8005948 <_dtoa_r+0x8f0>
 800581a:	9b05      	ldr	r3, [sp, #20]
 800581c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005820:	2b00      	cmp	r3, #0
 8005822:	f040 8093 	bne.w	800594c <_dtoa_r+0x8f4>
 8005826:	9b05      	ldr	r3, [sp, #20]
 8005828:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800582c:	0d1b      	lsrs	r3, r3, #20
 800582e:	051b      	lsls	r3, r3, #20
 8005830:	b133      	cbz	r3, 8005840 <_dtoa_r+0x7e8>
 8005832:	9b00      	ldr	r3, [sp, #0]
 8005834:	3301      	adds	r3, #1
 8005836:	9300      	str	r3, [sp, #0]
 8005838:	9b06      	ldr	r3, [sp, #24]
 800583a:	3301      	adds	r3, #1
 800583c:	9306      	str	r3, [sp, #24]
 800583e:	2301      	movs	r3, #1
 8005840:	9308      	str	r3, [sp, #32]
 8005842:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005844:	2b00      	cmp	r3, #0
 8005846:	f000 81b8 	beq.w	8005bba <_dtoa_r+0xb62>
 800584a:	6923      	ldr	r3, [r4, #16]
 800584c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005850:	6918      	ldr	r0, [r3, #16]
 8005852:	f000 fb79 	bl	8005f48 <__hi0bits>
 8005856:	f1c0 0020 	rsb	r0, r0, #32
 800585a:	9b06      	ldr	r3, [sp, #24]
 800585c:	4418      	add	r0, r3
 800585e:	f010 001f 	ands.w	r0, r0, #31
 8005862:	f000 8082 	beq.w	800596a <_dtoa_r+0x912>
 8005866:	f1c0 0320 	rsb	r3, r0, #32
 800586a:	2b04      	cmp	r3, #4
 800586c:	dd73      	ble.n	8005956 <_dtoa_r+0x8fe>
 800586e:	9b00      	ldr	r3, [sp, #0]
 8005870:	f1c0 001c 	rsb	r0, r0, #28
 8005874:	4403      	add	r3, r0
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	9b06      	ldr	r3, [sp, #24]
 800587a:	4403      	add	r3, r0
 800587c:	4406      	add	r6, r0
 800587e:	9306      	str	r3, [sp, #24]
 8005880:	9b00      	ldr	r3, [sp, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	dd05      	ble.n	8005892 <_dtoa_r+0x83a>
 8005886:	9902      	ldr	r1, [sp, #8]
 8005888:	461a      	mov	r2, r3
 800588a:	4648      	mov	r0, r9
 800588c:	f000 fcba 	bl	8006204 <__lshift>
 8005890:	9002      	str	r0, [sp, #8]
 8005892:	9b06      	ldr	r3, [sp, #24]
 8005894:	2b00      	cmp	r3, #0
 8005896:	dd05      	ble.n	80058a4 <_dtoa_r+0x84c>
 8005898:	4621      	mov	r1, r4
 800589a:	461a      	mov	r2, r3
 800589c:	4648      	mov	r0, r9
 800589e:	f000 fcb1 	bl	8006204 <__lshift>
 80058a2:	4604      	mov	r4, r0
 80058a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d061      	beq.n	800596e <_dtoa_r+0x916>
 80058aa:	9802      	ldr	r0, [sp, #8]
 80058ac:	4621      	mov	r1, r4
 80058ae:	f000 fd15 	bl	80062dc <__mcmp>
 80058b2:	2800      	cmp	r0, #0
 80058b4:	da5b      	bge.n	800596e <_dtoa_r+0x916>
 80058b6:	2300      	movs	r3, #0
 80058b8:	9902      	ldr	r1, [sp, #8]
 80058ba:	220a      	movs	r2, #10
 80058bc:	4648      	mov	r0, r9
 80058be:	f000 fafd 	bl	8005ebc <__multadd>
 80058c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058c4:	9002      	str	r0, [sp, #8]
 80058c6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	f000 8177 	beq.w	8005bbe <_dtoa_r+0xb66>
 80058d0:	4629      	mov	r1, r5
 80058d2:	2300      	movs	r3, #0
 80058d4:	220a      	movs	r2, #10
 80058d6:	4648      	mov	r0, r9
 80058d8:	f000 faf0 	bl	8005ebc <__multadd>
 80058dc:	f1bb 0f00 	cmp.w	fp, #0
 80058e0:	4605      	mov	r5, r0
 80058e2:	dc6f      	bgt.n	80059c4 <_dtoa_r+0x96c>
 80058e4:	9b07      	ldr	r3, [sp, #28]
 80058e6:	2b02      	cmp	r3, #2
 80058e8:	dc49      	bgt.n	800597e <_dtoa_r+0x926>
 80058ea:	e06b      	b.n	80059c4 <_dtoa_r+0x96c>
 80058ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80058ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80058f2:	e73c      	b.n	800576e <_dtoa_r+0x716>
 80058f4:	3fe00000 	.word	0x3fe00000
 80058f8:	40240000 	.word	0x40240000
 80058fc:	9b03      	ldr	r3, [sp, #12]
 80058fe:	1e5c      	subs	r4, r3, #1
 8005900:	9b08      	ldr	r3, [sp, #32]
 8005902:	42a3      	cmp	r3, r4
 8005904:	db09      	blt.n	800591a <_dtoa_r+0x8c2>
 8005906:	1b1c      	subs	r4, r3, r4
 8005908:	9b03      	ldr	r3, [sp, #12]
 800590a:	2b00      	cmp	r3, #0
 800590c:	f6bf af30 	bge.w	8005770 <_dtoa_r+0x718>
 8005910:	9b00      	ldr	r3, [sp, #0]
 8005912:	9a03      	ldr	r2, [sp, #12]
 8005914:	1a9e      	subs	r6, r3, r2
 8005916:	2300      	movs	r3, #0
 8005918:	e72b      	b.n	8005772 <_dtoa_r+0x71a>
 800591a:	9b08      	ldr	r3, [sp, #32]
 800591c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800591e:	9408      	str	r4, [sp, #32]
 8005920:	1ae3      	subs	r3, r4, r3
 8005922:	441a      	add	r2, r3
 8005924:	9e00      	ldr	r6, [sp, #0]
 8005926:	9b03      	ldr	r3, [sp, #12]
 8005928:	920d      	str	r2, [sp, #52]	@ 0x34
 800592a:	2400      	movs	r4, #0
 800592c:	e721      	b.n	8005772 <_dtoa_r+0x71a>
 800592e:	9c08      	ldr	r4, [sp, #32]
 8005930:	9e00      	ldr	r6, [sp, #0]
 8005932:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005934:	e728      	b.n	8005788 <_dtoa_r+0x730>
 8005936:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800593a:	e751      	b.n	80057e0 <_dtoa_r+0x788>
 800593c:	9a08      	ldr	r2, [sp, #32]
 800593e:	9902      	ldr	r1, [sp, #8]
 8005940:	e750      	b.n	80057e4 <_dtoa_r+0x78c>
 8005942:	f8cd 8008 	str.w	r8, [sp, #8]
 8005946:	e751      	b.n	80057ec <_dtoa_r+0x794>
 8005948:	2300      	movs	r3, #0
 800594a:	e779      	b.n	8005840 <_dtoa_r+0x7e8>
 800594c:	9b04      	ldr	r3, [sp, #16]
 800594e:	e777      	b.n	8005840 <_dtoa_r+0x7e8>
 8005950:	2300      	movs	r3, #0
 8005952:	9308      	str	r3, [sp, #32]
 8005954:	e779      	b.n	800584a <_dtoa_r+0x7f2>
 8005956:	d093      	beq.n	8005880 <_dtoa_r+0x828>
 8005958:	9a00      	ldr	r2, [sp, #0]
 800595a:	331c      	adds	r3, #28
 800595c:	441a      	add	r2, r3
 800595e:	9200      	str	r2, [sp, #0]
 8005960:	9a06      	ldr	r2, [sp, #24]
 8005962:	441a      	add	r2, r3
 8005964:	441e      	add	r6, r3
 8005966:	9206      	str	r2, [sp, #24]
 8005968:	e78a      	b.n	8005880 <_dtoa_r+0x828>
 800596a:	4603      	mov	r3, r0
 800596c:	e7f4      	b.n	8005958 <_dtoa_r+0x900>
 800596e:	9b03      	ldr	r3, [sp, #12]
 8005970:	2b00      	cmp	r3, #0
 8005972:	46b8      	mov	r8, r7
 8005974:	dc20      	bgt.n	80059b8 <_dtoa_r+0x960>
 8005976:	469b      	mov	fp, r3
 8005978:	9b07      	ldr	r3, [sp, #28]
 800597a:	2b02      	cmp	r3, #2
 800597c:	dd1e      	ble.n	80059bc <_dtoa_r+0x964>
 800597e:	f1bb 0f00 	cmp.w	fp, #0
 8005982:	f47f adb1 	bne.w	80054e8 <_dtoa_r+0x490>
 8005986:	4621      	mov	r1, r4
 8005988:	465b      	mov	r3, fp
 800598a:	2205      	movs	r2, #5
 800598c:	4648      	mov	r0, r9
 800598e:	f000 fa95 	bl	8005ebc <__multadd>
 8005992:	4601      	mov	r1, r0
 8005994:	4604      	mov	r4, r0
 8005996:	9802      	ldr	r0, [sp, #8]
 8005998:	f000 fca0 	bl	80062dc <__mcmp>
 800599c:	2800      	cmp	r0, #0
 800599e:	f77f ada3 	ble.w	80054e8 <_dtoa_r+0x490>
 80059a2:	4656      	mov	r6, sl
 80059a4:	2331      	movs	r3, #49	@ 0x31
 80059a6:	f806 3b01 	strb.w	r3, [r6], #1
 80059aa:	f108 0801 	add.w	r8, r8, #1
 80059ae:	e59f      	b.n	80054f0 <_dtoa_r+0x498>
 80059b0:	9c03      	ldr	r4, [sp, #12]
 80059b2:	46b8      	mov	r8, r7
 80059b4:	4625      	mov	r5, r4
 80059b6:	e7f4      	b.n	80059a2 <_dtoa_r+0x94a>
 80059b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80059bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059be:	2b00      	cmp	r3, #0
 80059c0:	f000 8101 	beq.w	8005bc6 <_dtoa_r+0xb6e>
 80059c4:	2e00      	cmp	r6, #0
 80059c6:	dd05      	ble.n	80059d4 <_dtoa_r+0x97c>
 80059c8:	4629      	mov	r1, r5
 80059ca:	4632      	mov	r2, r6
 80059cc:	4648      	mov	r0, r9
 80059ce:	f000 fc19 	bl	8006204 <__lshift>
 80059d2:	4605      	mov	r5, r0
 80059d4:	9b08      	ldr	r3, [sp, #32]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d05c      	beq.n	8005a94 <_dtoa_r+0xa3c>
 80059da:	6869      	ldr	r1, [r5, #4]
 80059dc:	4648      	mov	r0, r9
 80059de:	f000 fa0b 	bl	8005df8 <_Balloc>
 80059e2:	4606      	mov	r6, r0
 80059e4:	b928      	cbnz	r0, 80059f2 <_dtoa_r+0x99a>
 80059e6:	4b82      	ldr	r3, [pc, #520]	@ (8005bf0 <_dtoa_r+0xb98>)
 80059e8:	4602      	mov	r2, r0
 80059ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80059ee:	f7ff bb4a 	b.w	8005086 <_dtoa_r+0x2e>
 80059f2:	692a      	ldr	r2, [r5, #16]
 80059f4:	3202      	adds	r2, #2
 80059f6:	0092      	lsls	r2, r2, #2
 80059f8:	f105 010c 	add.w	r1, r5, #12
 80059fc:	300c      	adds	r0, #12
 80059fe:	f7ff fa94 	bl	8004f2a <memcpy>
 8005a02:	2201      	movs	r2, #1
 8005a04:	4631      	mov	r1, r6
 8005a06:	4648      	mov	r0, r9
 8005a08:	f000 fbfc 	bl	8006204 <__lshift>
 8005a0c:	f10a 0301 	add.w	r3, sl, #1
 8005a10:	9300      	str	r3, [sp, #0]
 8005a12:	eb0a 030b 	add.w	r3, sl, fp
 8005a16:	9308      	str	r3, [sp, #32]
 8005a18:	9b04      	ldr	r3, [sp, #16]
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	462f      	mov	r7, r5
 8005a20:	9306      	str	r3, [sp, #24]
 8005a22:	4605      	mov	r5, r0
 8005a24:	9b00      	ldr	r3, [sp, #0]
 8005a26:	9802      	ldr	r0, [sp, #8]
 8005a28:	4621      	mov	r1, r4
 8005a2a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8005a2e:	f7ff fa8a 	bl	8004f46 <quorem>
 8005a32:	4603      	mov	r3, r0
 8005a34:	3330      	adds	r3, #48	@ 0x30
 8005a36:	9003      	str	r0, [sp, #12]
 8005a38:	4639      	mov	r1, r7
 8005a3a:	9802      	ldr	r0, [sp, #8]
 8005a3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a3e:	f000 fc4d 	bl	80062dc <__mcmp>
 8005a42:	462a      	mov	r2, r5
 8005a44:	9004      	str	r0, [sp, #16]
 8005a46:	4621      	mov	r1, r4
 8005a48:	4648      	mov	r0, r9
 8005a4a:	f000 fc63 	bl	8006314 <__mdiff>
 8005a4e:	68c2      	ldr	r2, [r0, #12]
 8005a50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a52:	4606      	mov	r6, r0
 8005a54:	bb02      	cbnz	r2, 8005a98 <_dtoa_r+0xa40>
 8005a56:	4601      	mov	r1, r0
 8005a58:	9802      	ldr	r0, [sp, #8]
 8005a5a:	f000 fc3f 	bl	80062dc <__mcmp>
 8005a5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a60:	4602      	mov	r2, r0
 8005a62:	4631      	mov	r1, r6
 8005a64:	4648      	mov	r0, r9
 8005a66:	920c      	str	r2, [sp, #48]	@ 0x30
 8005a68:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a6a:	f000 fa05 	bl	8005e78 <_Bfree>
 8005a6e:	9b07      	ldr	r3, [sp, #28]
 8005a70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005a72:	9e00      	ldr	r6, [sp, #0]
 8005a74:	ea42 0103 	orr.w	r1, r2, r3
 8005a78:	9b06      	ldr	r3, [sp, #24]
 8005a7a:	4319      	orrs	r1, r3
 8005a7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a7e:	d10d      	bne.n	8005a9c <_dtoa_r+0xa44>
 8005a80:	2b39      	cmp	r3, #57	@ 0x39
 8005a82:	d027      	beq.n	8005ad4 <_dtoa_r+0xa7c>
 8005a84:	9a04      	ldr	r2, [sp, #16]
 8005a86:	2a00      	cmp	r2, #0
 8005a88:	dd01      	ble.n	8005a8e <_dtoa_r+0xa36>
 8005a8a:	9b03      	ldr	r3, [sp, #12]
 8005a8c:	3331      	adds	r3, #49	@ 0x31
 8005a8e:	f88b 3000 	strb.w	r3, [fp]
 8005a92:	e52e      	b.n	80054f2 <_dtoa_r+0x49a>
 8005a94:	4628      	mov	r0, r5
 8005a96:	e7b9      	b.n	8005a0c <_dtoa_r+0x9b4>
 8005a98:	2201      	movs	r2, #1
 8005a9a:	e7e2      	b.n	8005a62 <_dtoa_r+0xa0a>
 8005a9c:	9904      	ldr	r1, [sp, #16]
 8005a9e:	2900      	cmp	r1, #0
 8005aa0:	db04      	blt.n	8005aac <_dtoa_r+0xa54>
 8005aa2:	9807      	ldr	r0, [sp, #28]
 8005aa4:	4301      	orrs	r1, r0
 8005aa6:	9806      	ldr	r0, [sp, #24]
 8005aa8:	4301      	orrs	r1, r0
 8005aaa:	d120      	bne.n	8005aee <_dtoa_r+0xa96>
 8005aac:	2a00      	cmp	r2, #0
 8005aae:	ddee      	ble.n	8005a8e <_dtoa_r+0xa36>
 8005ab0:	9902      	ldr	r1, [sp, #8]
 8005ab2:	9300      	str	r3, [sp, #0]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	4648      	mov	r0, r9
 8005ab8:	f000 fba4 	bl	8006204 <__lshift>
 8005abc:	4621      	mov	r1, r4
 8005abe:	9002      	str	r0, [sp, #8]
 8005ac0:	f000 fc0c 	bl	80062dc <__mcmp>
 8005ac4:	2800      	cmp	r0, #0
 8005ac6:	9b00      	ldr	r3, [sp, #0]
 8005ac8:	dc02      	bgt.n	8005ad0 <_dtoa_r+0xa78>
 8005aca:	d1e0      	bne.n	8005a8e <_dtoa_r+0xa36>
 8005acc:	07da      	lsls	r2, r3, #31
 8005ace:	d5de      	bpl.n	8005a8e <_dtoa_r+0xa36>
 8005ad0:	2b39      	cmp	r3, #57	@ 0x39
 8005ad2:	d1da      	bne.n	8005a8a <_dtoa_r+0xa32>
 8005ad4:	2339      	movs	r3, #57	@ 0x39
 8005ad6:	f88b 3000 	strb.w	r3, [fp]
 8005ada:	4633      	mov	r3, r6
 8005adc:	461e      	mov	r6, r3
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005ae4:	2a39      	cmp	r2, #57	@ 0x39
 8005ae6:	d04e      	beq.n	8005b86 <_dtoa_r+0xb2e>
 8005ae8:	3201      	adds	r2, #1
 8005aea:	701a      	strb	r2, [r3, #0]
 8005aec:	e501      	b.n	80054f2 <_dtoa_r+0x49a>
 8005aee:	2a00      	cmp	r2, #0
 8005af0:	dd03      	ble.n	8005afa <_dtoa_r+0xaa2>
 8005af2:	2b39      	cmp	r3, #57	@ 0x39
 8005af4:	d0ee      	beq.n	8005ad4 <_dtoa_r+0xa7c>
 8005af6:	3301      	adds	r3, #1
 8005af8:	e7c9      	b.n	8005a8e <_dtoa_r+0xa36>
 8005afa:	9a00      	ldr	r2, [sp, #0]
 8005afc:	9908      	ldr	r1, [sp, #32]
 8005afe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005b02:	428a      	cmp	r2, r1
 8005b04:	d028      	beq.n	8005b58 <_dtoa_r+0xb00>
 8005b06:	9902      	ldr	r1, [sp, #8]
 8005b08:	2300      	movs	r3, #0
 8005b0a:	220a      	movs	r2, #10
 8005b0c:	4648      	mov	r0, r9
 8005b0e:	f000 f9d5 	bl	8005ebc <__multadd>
 8005b12:	42af      	cmp	r7, r5
 8005b14:	9002      	str	r0, [sp, #8]
 8005b16:	f04f 0300 	mov.w	r3, #0
 8005b1a:	f04f 020a 	mov.w	r2, #10
 8005b1e:	4639      	mov	r1, r7
 8005b20:	4648      	mov	r0, r9
 8005b22:	d107      	bne.n	8005b34 <_dtoa_r+0xadc>
 8005b24:	f000 f9ca 	bl	8005ebc <__multadd>
 8005b28:	4607      	mov	r7, r0
 8005b2a:	4605      	mov	r5, r0
 8005b2c:	9b00      	ldr	r3, [sp, #0]
 8005b2e:	3301      	adds	r3, #1
 8005b30:	9300      	str	r3, [sp, #0]
 8005b32:	e777      	b.n	8005a24 <_dtoa_r+0x9cc>
 8005b34:	f000 f9c2 	bl	8005ebc <__multadd>
 8005b38:	4629      	mov	r1, r5
 8005b3a:	4607      	mov	r7, r0
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	220a      	movs	r2, #10
 8005b40:	4648      	mov	r0, r9
 8005b42:	f000 f9bb 	bl	8005ebc <__multadd>
 8005b46:	4605      	mov	r5, r0
 8005b48:	e7f0      	b.n	8005b2c <_dtoa_r+0xad4>
 8005b4a:	f1bb 0f00 	cmp.w	fp, #0
 8005b4e:	bfcc      	ite	gt
 8005b50:	465e      	movgt	r6, fp
 8005b52:	2601      	movle	r6, #1
 8005b54:	4456      	add	r6, sl
 8005b56:	2700      	movs	r7, #0
 8005b58:	9902      	ldr	r1, [sp, #8]
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	4648      	mov	r0, r9
 8005b60:	f000 fb50 	bl	8006204 <__lshift>
 8005b64:	4621      	mov	r1, r4
 8005b66:	9002      	str	r0, [sp, #8]
 8005b68:	f000 fbb8 	bl	80062dc <__mcmp>
 8005b6c:	2800      	cmp	r0, #0
 8005b6e:	dcb4      	bgt.n	8005ada <_dtoa_r+0xa82>
 8005b70:	d102      	bne.n	8005b78 <_dtoa_r+0xb20>
 8005b72:	9b00      	ldr	r3, [sp, #0]
 8005b74:	07db      	lsls	r3, r3, #31
 8005b76:	d4b0      	bmi.n	8005ada <_dtoa_r+0xa82>
 8005b78:	4633      	mov	r3, r6
 8005b7a:	461e      	mov	r6, r3
 8005b7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005b80:	2a30      	cmp	r2, #48	@ 0x30
 8005b82:	d0fa      	beq.n	8005b7a <_dtoa_r+0xb22>
 8005b84:	e4b5      	b.n	80054f2 <_dtoa_r+0x49a>
 8005b86:	459a      	cmp	sl, r3
 8005b88:	d1a8      	bne.n	8005adc <_dtoa_r+0xa84>
 8005b8a:	2331      	movs	r3, #49	@ 0x31
 8005b8c:	f108 0801 	add.w	r8, r8, #1
 8005b90:	f88a 3000 	strb.w	r3, [sl]
 8005b94:	e4ad      	b.n	80054f2 <_dtoa_r+0x49a>
 8005b96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005bf4 <_dtoa_r+0xb9c>
 8005b9c:	b11b      	cbz	r3, 8005ba6 <_dtoa_r+0xb4e>
 8005b9e:	f10a 0308 	add.w	r3, sl, #8
 8005ba2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005ba4:	6013      	str	r3, [r2, #0]
 8005ba6:	4650      	mov	r0, sl
 8005ba8:	b017      	add	sp, #92	@ 0x5c
 8005baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bae:	9b07      	ldr	r3, [sp, #28]
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	f77f ae2e 	ble.w	8005812 <_dtoa_r+0x7ba>
 8005bb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bb8:	9308      	str	r3, [sp, #32]
 8005bba:	2001      	movs	r0, #1
 8005bbc:	e64d      	b.n	800585a <_dtoa_r+0x802>
 8005bbe:	f1bb 0f00 	cmp.w	fp, #0
 8005bc2:	f77f aed9 	ble.w	8005978 <_dtoa_r+0x920>
 8005bc6:	4656      	mov	r6, sl
 8005bc8:	9802      	ldr	r0, [sp, #8]
 8005bca:	4621      	mov	r1, r4
 8005bcc:	f7ff f9bb 	bl	8004f46 <quorem>
 8005bd0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005bd4:	f806 3b01 	strb.w	r3, [r6], #1
 8005bd8:	eba6 020a 	sub.w	r2, r6, sl
 8005bdc:	4593      	cmp	fp, r2
 8005bde:	ddb4      	ble.n	8005b4a <_dtoa_r+0xaf2>
 8005be0:	9902      	ldr	r1, [sp, #8]
 8005be2:	2300      	movs	r3, #0
 8005be4:	220a      	movs	r2, #10
 8005be6:	4648      	mov	r0, r9
 8005be8:	f000 f968 	bl	8005ebc <__multadd>
 8005bec:	9002      	str	r0, [sp, #8]
 8005bee:	e7eb      	b.n	8005bc8 <_dtoa_r+0xb70>
 8005bf0:	08006dbc 	.word	0x08006dbc
 8005bf4:	08006d40 	.word	0x08006d40

08005bf8 <_free_r>:
 8005bf8:	b538      	push	{r3, r4, r5, lr}
 8005bfa:	4605      	mov	r5, r0
 8005bfc:	2900      	cmp	r1, #0
 8005bfe:	d041      	beq.n	8005c84 <_free_r+0x8c>
 8005c00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c04:	1f0c      	subs	r4, r1, #4
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	bfb8      	it	lt
 8005c0a:	18e4      	addlt	r4, r4, r3
 8005c0c:	f000 f8e8 	bl	8005de0 <__malloc_lock>
 8005c10:	4a1d      	ldr	r2, [pc, #116]	@ (8005c88 <_free_r+0x90>)
 8005c12:	6813      	ldr	r3, [r2, #0]
 8005c14:	b933      	cbnz	r3, 8005c24 <_free_r+0x2c>
 8005c16:	6063      	str	r3, [r4, #4]
 8005c18:	6014      	str	r4, [r2, #0]
 8005c1a:	4628      	mov	r0, r5
 8005c1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c20:	f000 b8e4 	b.w	8005dec <__malloc_unlock>
 8005c24:	42a3      	cmp	r3, r4
 8005c26:	d908      	bls.n	8005c3a <_free_r+0x42>
 8005c28:	6820      	ldr	r0, [r4, #0]
 8005c2a:	1821      	adds	r1, r4, r0
 8005c2c:	428b      	cmp	r3, r1
 8005c2e:	bf01      	itttt	eq
 8005c30:	6819      	ldreq	r1, [r3, #0]
 8005c32:	685b      	ldreq	r3, [r3, #4]
 8005c34:	1809      	addeq	r1, r1, r0
 8005c36:	6021      	streq	r1, [r4, #0]
 8005c38:	e7ed      	b.n	8005c16 <_free_r+0x1e>
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	b10b      	cbz	r3, 8005c44 <_free_r+0x4c>
 8005c40:	42a3      	cmp	r3, r4
 8005c42:	d9fa      	bls.n	8005c3a <_free_r+0x42>
 8005c44:	6811      	ldr	r1, [r2, #0]
 8005c46:	1850      	adds	r0, r2, r1
 8005c48:	42a0      	cmp	r0, r4
 8005c4a:	d10b      	bne.n	8005c64 <_free_r+0x6c>
 8005c4c:	6820      	ldr	r0, [r4, #0]
 8005c4e:	4401      	add	r1, r0
 8005c50:	1850      	adds	r0, r2, r1
 8005c52:	4283      	cmp	r3, r0
 8005c54:	6011      	str	r1, [r2, #0]
 8005c56:	d1e0      	bne.n	8005c1a <_free_r+0x22>
 8005c58:	6818      	ldr	r0, [r3, #0]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	6053      	str	r3, [r2, #4]
 8005c5e:	4408      	add	r0, r1
 8005c60:	6010      	str	r0, [r2, #0]
 8005c62:	e7da      	b.n	8005c1a <_free_r+0x22>
 8005c64:	d902      	bls.n	8005c6c <_free_r+0x74>
 8005c66:	230c      	movs	r3, #12
 8005c68:	602b      	str	r3, [r5, #0]
 8005c6a:	e7d6      	b.n	8005c1a <_free_r+0x22>
 8005c6c:	6820      	ldr	r0, [r4, #0]
 8005c6e:	1821      	adds	r1, r4, r0
 8005c70:	428b      	cmp	r3, r1
 8005c72:	bf04      	itt	eq
 8005c74:	6819      	ldreq	r1, [r3, #0]
 8005c76:	685b      	ldreq	r3, [r3, #4]
 8005c78:	6063      	str	r3, [r4, #4]
 8005c7a:	bf04      	itt	eq
 8005c7c:	1809      	addeq	r1, r1, r0
 8005c7e:	6021      	streq	r1, [r4, #0]
 8005c80:	6054      	str	r4, [r2, #4]
 8005c82:	e7ca      	b.n	8005c1a <_free_r+0x22>
 8005c84:	bd38      	pop	{r3, r4, r5, pc}
 8005c86:	bf00      	nop
 8005c88:	20004384 	.word	0x20004384

08005c8c <malloc>:
 8005c8c:	4b02      	ldr	r3, [pc, #8]	@ (8005c98 <malloc+0xc>)
 8005c8e:	4601      	mov	r1, r0
 8005c90:	6818      	ldr	r0, [r3, #0]
 8005c92:	f000 b825 	b.w	8005ce0 <_malloc_r>
 8005c96:	bf00      	nop
 8005c98:	2000001c 	.word	0x2000001c

08005c9c <sbrk_aligned>:
 8005c9c:	b570      	push	{r4, r5, r6, lr}
 8005c9e:	4e0f      	ldr	r6, [pc, #60]	@ (8005cdc <sbrk_aligned+0x40>)
 8005ca0:	460c      	mov	r4, r1
 8005ca2:	6831      	ldr	r1, [r6, #0]
 8005ca4:	4605      	mov	r5, r0
 8005ca6:	b911      	cbnz	r1, 8005cae <sbrk_aligned+0x12>
 8005ca8:	f000 fccc 	bl	8006644 <_sbrk_r>
 8005cac:	6030      	str	r0, [r6, #0]
 8005cae:	4621      	mov	r1, r4
 8005cb0:	4628      	mov	r0, r5
 8005cb2:	f000 fcc7 	bl	8006644 <_sbrk_r>
 8005cb6:	1c43      	adds	r3, r0, #1
 8005cb8:	d103      	bne.n	8005cc2 <sbrk_aligned+0x26>
 8005cba:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005cbe:	4620      	mov	r0, r4
 8005cc0:	bd70      	pop	{r4, r5, r6, pc}
 8005cc2:	1cc4      	adds	r4, r0, #3
 8005cc4:	f024 0403 	bic.w	r4, r4, #3
 8005cc8:	42a0      	cmp	r0, r4
 8005cca:	d0f8      	beq.n	8005cbe <sbrk_aligned+0x22>
 8005ccc:	1a21      	subs	r1, r4, r0
 8005cce:	4628      	mov	r0, r5
 8005cd0:	f000 fcb8 	bl	8006644 <_sbrk_r>
 8005cd4:	3001      	adds	r0, #1
 8005cd6:	d1f2      	bne.n	8005cbe <sbrk_aligned+0x22>
 8005cd8:	e7ef      	b.n	8005cba <sbrk_aligned+0x1e>
 8005cda:	bf00      	nop
 8005cdc:	20004380 	.word	0x20004380

08005ce0 <_malloc_r>:
 8005ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ce4:	1ccd      	adds	r5, r1, #3
 8005ce6:	f025 0503 	bic.w	r5, r5, #3
 8005cea:	3508      	adds	r5, #8
 8005cec:	2d0c      	cmp	r5, #12
 8005cee:	bf38      	it	cc
 8005cf0:	250c      	movcc	r5, #12
 8005cf2:	2d00      	cmp	r5, #0
 8005cf4:	4606      	mov	r6, r0
 8005cf6:	db01      	blt.n	8005cfc <_malloc_r+0x1c>
 8005cf8:	42a9      	cmp	r1, r5
 8005cfa:	d904      	bls.n	8005d06 <_malloc_r+0x26>
 8005cfc:	230c      	movs	r3, #12
 8005cfe:	6033      	str	r3, [r6, #0]
 8005d00:	2000      	movs	r0, #0
 8005d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ddc <_malloc_r+0xfc>
 8005d0a:	f000 f869 	bl	8005de0 <__malloc_lock>
 8005d0e:	f8d8 3000 	ldr.w	r3, [r8]
 8005d12:	461c      	mov	r4, r3
 8005d14:	bb44      	cbnz	r4, 8005d68 <_malloc_r+0x88>
 8005d16:	4629      	mov	r1, r5
 8005d18:	4630      	mov	r0, r6
 8005d1a:	f7ff ffbf 	bl	8005c9c <sbrk_aligned>
 8005d1e:	1c43      	adds	r3, r0, #1
 8005d20:	4604      	mov	r4, r0
 8005d22:	d158      	bne.n	8005dd6 <_malloc_r+0xf6>
 8005d24:	f8d8 4000 	ldr.w	r4, [r8]
 8005d28:	4627      	mov	r7, r4
 8005d2a:	2f00      	cmp	r7, #0
 8005d2c:	d143      	bne.n	8005db6 <_malloc_r+0xd6>
 8005d2e:	2c00      	cmp	r4, #0
 8005d30:	d04b      	beq.n	8005dca <_malloc_r+0xea>
 8005d32:	6823      	ldr	r3, [r4, #0]
 8005d34:	4639      	mov	r1, r7
 8005d36:	4630      	mov	r0, r6
 8005d38:	eb04 0903 	add.w	r9, r4, r3
 8005d3c:	f000 fc82 	bl	8006644 <_sbrk_r>
 8005d40:	4581      	cmp	r9, r0
 8005d42:	d142      	bne.n	8005dca <_malloc_r+0xea>
 8005d44:	6821      	ldr	r1, [r4, #0]
 8005d46:	1a6d      	subs	r5, r5, r1
 8005d48:	4629      	mov	r1, r5
 8005d4a:	4630      	mov	r0, r6
 8005d4c:	f7ff ffa6 	bl	8005c9c <sbrk_aligned>
 8005d50:	3001      	adds	r0, #1
 8005d52:	d03a      	beq.n	8005dca <_malloc_r+0xea>
 8005d54:	6823      	ldr	r3, [r4, #0]
 8005d56:	442b      	add	r3, r5
 8005d58:	6023      	str	r3, [r4, #0]
 8005d5a:	f8d8 3000 	ldr.w	r3, [r8]
 8005d5e:	685a      	ldr	r2, [r3, #4]
 8005d60:	bb62      	cbnz	r2, 8005dbc <_malloc_r+0xdc>
 8005d62:	f8c8 7000 	str.w	r7, [r8]
 8005d66:	e00f      	b.n	8005d88 <_malloc_r+0xa8>
 8005d68:	6822      	ldr	r2, [r4, #0]
 8005d6a:	1b52      	subs	r2, r2, r5
 8005d6c:	d420      	bmi.n	8005db0 <_malloc_r+0xd0>
 8005d6e:	2a0b      	cmp	r2, #11
 8005d70:	d917      	bls.n	8005da2 <_malloc_r+0xc2>
 8005d72:	1961      	adds	r1, r4, r5
 8005d74:	42a3      	cmp	r3, r4
 8005d76:	6025      	str	r5, [r4, #0]
 8005d78:	bf18      	it	ne
 8005d7a:	6059      	strne	r1, [r3, #4]
 8005d7c:	6863      	ldr	r3, [r4, #4]
 8005d7e:	bf08      	it	eq
 8005d80:	f8c8 1000 	streq.w	r1, [r8]
 8005d84:	5162      	str	r2, [r4, r5]
 8005d86:	604b      	str	r3, [r1, #4]
 8005d88:	4630      	mov	r0, r6
 8005d8a:	f000 f82f 	bl	8005dec <__malloc_unlock>
 8005d8e:	f104 000b 	add.w	r0, r4, #11
 8005d92:	1d23      	adds	r3, r4, #4
 8005d94:	f020 0007 	bic.w	r0, r0, #7
 8005d98:	1ac2      	subs	r2, r0, r3
 8005d9a:	bf1c      	itt	ne
 8005d9c:	1a1b      	subne	r3, r3, r0
 8005d9e:	50a3      	strne	r3, [r4, r2]
 8005da0:	e7af      	b.n	8005d02 <_malloc_r+0x22>
 8005da2:	6862      	ldr	r2, [r4, #4]
 8005da4:	42a3      	cmp	r3, r4
 8005da6:	bf0c      	ite	eq
 8005da8:	f8c8 2000 	streq.w	r2, [r8]
 8005dac:	605a      	strne	r2, [r3, #4]
 8005dae:	e7eb      	b.n	8005d88 <_malloc_r+0xa8>
 8005db0:	4623      	mov	r3, r4
 8005db2:	6864      	ldr	r4, [r4, #4]
 8005db4:	e7ae      	b.n	8005d14 <_malloc_r+0x34>
 8005db6:	463c      	mov	r4, r7
 8005db8:	687f      	ldr	r7, [r7, #4]
 8005dba:	e7b6      	b.n	8005d2a <_malloc_r+0x4a>
 8005dbc:	461a      	mov	r2, r3
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	42a3      	cmp	r3, r4
 8005dc2:	d1fb      	bne.n	8005dbc <_malloc_r+0xdc>
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	6053      	str	r3, [r2, #4]
 8005dc8:	e7de      	b.n	8005d88 <_malloc_r+0xa8>
 8005dca:	230c      	movs	r3, #12
 8005dcc:	6033      	str	r3, [r6, #0]
 8005dce:	4630      	mov	r0, r6
 8005dd0:	f000 f80c 	bl	8005dec <__malloc_unlock>
 8005dd4:	e794      	b.n	8005d00 <_malloc_r+0x20>
 8005dd6:	6005      	str	r5, [r0, #0]
 8005dd8:	e7d6      	b.n	8005d88 <_malloc_r+0xa8>
 8005dda:	bf00      	nop
 8005ddc:	20004384 	.word	0x20004384

08005de0 <__malloc_lock>:
 8005de0:	4801      	ldr	r0, [pc, #4]	@ (8005de8 <__malloc_lock+0x8>)
 8005de2:	f7ff b8a0 	b.w	8004f26 <__retarget_lock_acquire_recursive>
 8005de6:	bf00      	nop
 8005de8:	2000437c 	.word	0x2000437c

08005dec <__malloc_unlock>:
 8005dec:	4801      	ldr	r0, [pc, #4]	@ (8005df4 <__malloc_unlock+0x8>)
 8005dee:	f7ff b89b 	b.w	8004f28 <__retarget_lock_release_recursive>
 8005df2:	bf00      	nop
 8005df4:	2000437c 	.word	0x2000437c

08005df8 <_Balloc>:
 8005df8:	b570      	push	{r4, r5, r6, lr}
 8005dfa:	69c6      	ldr	r6, [r0, #28]
 8005dfc:	4604      	mov	r4, r0
 8005dfe:	460d      	mov	r5, r1
 8005e00:	b976      	cbnz	r6, 8005e20 <_Balloc+0x28>
 8005e02:	2010      	movs	r0, #16
 8005e04:	f7ff ff42 	bl	8005c8c <malloc>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	61e0      	str	r0, [r4, #28]
 8005e0c:	b920      	cbnz	r0, 8005e18 <_Balloc+0x20>
 8005e0e:	4b18      	ldr	r3, [pc, #96]	@ (8005e70 <_Balloc+0x78>)
 8005e10:	4818      	ldr	r0, [pc, #96]	@ (8005e74 <_Balloc+0x7c>)
 8005e12:	216b      	movs	r1, #107	@ 0x6b
 8005e14:	f000 fc26 	bl	8006664 <__assert_func>
 8005e18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e1c:	6006      	str	r6, [r0, #0]
 8005e1e:	60c6      	str	r6, [r0, #12]
 8005e20:	69e6      	ldr	r6, [r4, #28]
 8005e22:	68f3      	ldr	r3, [r6, #12]
 8005e24:	b183      	cbz	r3, 8005e48 <_Balloc+0x50>
 8005e26:	69e3      	ldr	r3, [r4, #28]
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005e2e:	b9b8      	cbnz	r0, 8005e60 <_Balloc+0x68>
 8005e30:	2101      	movs	r1, #1
 8005e32:	fa01 f605 	lsl.w	r6, r1, r5
 8005e36:	1d72      	adds	r2, r6, #5
 8005e38:	0092      	lsls	r2, r2, #2
 8005e3a:	4620      	mov	r0, r4
 8005e3c:	f000 fc30 	bl	80066a0 <_calloc_r>
 8005e40:	b160      	cbz	r0, 8005e5c <_Balloc+0x64>
 8005e42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005e46:	e00e      	b.n	8005e66 <_Balloc+0x6e>
 8005e48:	2221      	movs	r2, #33	@ 0x21
 8005e4a:	2104      	movs	r1, #4
 8005e4c:	4620      	mov	r0, r4
 8005e4e:	f000 fc27 	bl	80066a0 <_calloc_r>
 8005e52:	69e3      	ldr	r3, [r4, #28]
 8005e54:	60f0      	str	r0, [r6, #12]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1e4      	bne.n	8005e26 <_Balloc+0x2e>
 8005e5c:	2000      	movs	r0, #0
 8005e5e:	bd70      	pop	{r4, r5, r6, pc}
 8005e60:	6802      	ldr	r2, [r0, #0]
 8005e62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005e66:	2300      	movs	r3, #0
 8005e68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005e6c:	e7f7      	b.n	8005e5e <_Balloc+0x66>
 8005e6e:	bf00      	nop
 8005e70:	08006d4d 	.word	0x08006d4d
 8005e74:	08006dcd 	.word	0x08006dcd

08005e78 <_Bfree>:
 8005e78:	b570      	push	{r4, r5, r6, lr}
 8005e7a:	69c6      	ldr	r6, [r0, #28]
 8005e7c:	4605      	mov	r5, r0
 8005e7e:	460c      	mov	r4, r1
 8005e80:	b976      	cbnz	r6, 8005ea0 <_Bfree+0x28>
 8005e82:	2010      	movs	r0, #16
 8005e84:	f7ff ff02 	bl	8005c8c <malloc>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	61e8      	str	r0, [r5, #28]
 8005e8c:	b920      	cbnz	r0, 8005e98 <_Bfree+0x20>
 8005e8e:	4b09      	ldr	r3, [pc, #36]	@ (8005eb4 <_Bfree+0x3c>)
 8005e90:	4809      	ldr	r0, [pc, #36]	@ (8005eb8 <_Bfree+0x40>)
 8005e92:	218f      	movs	r1, #143	@ 0x8f
 8005e94:	f000 fbe6 	bl	8006664 <__assert_func>
 8005e98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e9c:	6006      	str	r6, [r0, #0]
 8005e9e:	60c6      	str	r6, [r0, #12]
 8005ea0:	b13c      	cbz	r4, 8005eb2 <_Bfree+0x3a>
 8005ea2:	69eb      	ldr	r3, [r5, #28]
 8005ea4:	6862      	ldr	r2, [r4, #4]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005eac:	6021      	str	r1, [r4, #0]
 8005eae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005eb2:	bd70      	pop	{r4, r5, r6, pc}
 8005eb4:	08006d4d 	.word	0x08006d4d
 8005eb8:	08006dcd 	.word	0x08006dcd

08005ebc <__multadd>:
 8005ebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ec0:	690d      	ldr	r5, [r1, #16]
 8005ec2:	4607      	mov	r7, r0
 8005ec4:	460c      	mov	r4, r1
 8005ec6:	461e      	mov	r6, r3
 8005ec8:	f101 0c14 	add.w	ip, r1, #20
 8005ecc:	2000      	movs	r0, #0
 8005ece:	f8dc 3000 	ldr.w	r3, [ip]
 8005ed2:	b299      	uxth	r1, r3
 8005ed4:	fb02 6101 	mla	r1, r2, r1, r6
 8005ed8:	0c1e      	lsrs	r6, r3, #16
 8005eda:	0c0b      	lsrs	r3, r1, #16
 8005edc:	fb02 3306 	mla	r3, r2, r6, r3
 8005ee0:	b289      	uxth	r1, r1
 8005ee2:	3001      	adds	r0, #1
 8005ee4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005ee8:	4285      	cmp	r5, r0
 8005eea:	f84c 1b04 	str.w	r1, [ip], #4
 8005eee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005ef2:	dcec      	bgt.n	8005ece <__multadd+0x12>
 8005ef4:	b30e      	cbz	r6, 8005f3a <__multadd+0x7e>
 8005ef6:	68a3      	ldr	r3, [r4, #8]
 8005ef8:	42ab      	cmp	r3, r5
 8005efa:	dc19      	bgt.n	8005f30 <__multadd+0x74>
 8005efc:	6861      	ldr	r1, [r4, #4]
 8005efe:	4638      	mov	r0, r7
 8005f00:	3101      	adds	r1, #1
 8005f02:	f7ff ff79 	bl	8005df8 <_Balloc>
 8005f06:	4680      	mov	r8, r0
 8005f08:	b928      	cbnz	r0, 8005f16 <__multadd+0x5a>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8005f40 <__multadd+0x84>)
 8005f0e:	480d      	ldr	r0, [pc, #52]	@ (8005f44 <__multadd+0x88>)
 8005f10:	21ba      	movs	r1, #186	@ 0xba
 8005f12:	f000 fba7 	bl	8006664 <__assert_func>
 8005f16:	6922      	ldr	r2, [r4, #16]
 8005f18:	3202      	adds	r2, #2
 8005f1a:	f104 010c 	add.w	r1, r4, #12
 8005f1e:	0092      	lsls	r2, r2, #2
 8005f20:	300c      	adds	r0, #12
 8005f22:	f7ff f802 	bl	8004f2a <memcpy>
 8005f26:	4621      	mov	r1, r4
 8005f28:	4638      	mov	r0, r7
 8005f2a:	f7ff ffa5 	bl	8005e78 <_Bfree>
 8005f2e:	4644      	mov	r4, r8
 8005f30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005f34:	3501      	adds	r5, #1
 8005f36:	615e      	str	r6, [r3, #20]
 8005f38:	6125      	str	r5, [r4, #16]
 8005f3a:	4620      	mov	r0, r4
 8005f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f40:	08006dbc 	.word	0x08006dbc
 8005f44:	08006dcd 	.word	0x08006dcd

08005f48 <__hi0bits>:
 8005f48:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	bf36      	itet	cc
 8005f50:	0403      	lslcc	r3, r0, #16
 8005f52:	2000      	movcs	r0, #0
 8005f54:	2010      	movcc	r0, #16
 8005f56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f5a:	bf3c      	itt	cc
 8005f5c:	021b      	lslcc	r3, r3, #8
 8005f5e:	3008      	addcc	r0, #8
 8005f60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f64:	bf3c      	itt	cc
 8005f66:	011b      	lslcc	r3, r3, #4
 8005f68:	3004      	addcc	r0, #4
 8005f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f6e:	bf3c      	itt	cc
 8005f70:	009b      	lslcc	r3, r3, #2
 8005f72:	3002      	addcc	r0, #2
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	db05      	blt.n	8005f84 <__hi0bits+0x3c>
 8005f78:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005f7c:	f100 0001 	add.w	r0, r0, #1
 8005f80:	bf08      	it	eq
 8005f82:	2020      	moveq	r0, #32
 8005f84:	4770      	bx	lr

08005f86 <__lo0bits>:
 8005f86:	6803      	ldr	r3, [r0, #0]
 8005f88:	4602      	mov	r2, r0
 8005f8a:	f013 0007 	ands.w	r0, r3, #7
 8005f8e:	d00b      	beq.n	8005fa8 <__lo0bits+0x22>
 8005f90:	07d9      	lsls	r1, r3, #31
 8005f92:	d421      	bmi.n	8005fd8 <__lo0bits+0x52>
 8005f94:	0798      	lsls	r0, r3, #30
 8005f96:	bf49      	itett	mi
 8005f98:	085b      	lsrmi	r3, r3, #1
 8005f9a:	089b      	lsrpl	r3, r3, #2
 8005f9c:	2001      	movmi	r0, #1
 8005f9e:	6013      	strmi	r3, [r2, #0]
 8005fa0:	bf5c      	itt	pl
 8005fa2:	6013      	strpl	r3, [r2, #0]
 8005fa4:	2002      	movpl	r0, #2
 8005fa6:	4770      	bx	lr
 8005fa8:	b299      	uxth	r1, r3
 8005faa:	b909      	cbnz	r1, 8005fb0 <__lo0bits+0x2a>
 8005fac:	0c1b      	lsrs	r3, r3, #16
 8005fae:	2010      	movs	r0, #16
 8005fb0:	b2d9      	uxtb	r1, r3
 8005fb2:	b909      	cbnz	r1, 8005fb8 <__lo0bits+0x32>
 8005fb4:	3008      	adds	r0, #8
 8005fb6:	0a1b      	lsrs	r3, r3, #8
 8005fb8:	0719      	lsls	r1, r3, #28
 8005fba:	bf04      	itt	eq
 8005fbc:	091b      	lsreq	r3, r3, #4
 8005fbe:	3004      	addeq	r0, #4
 8005fc0:	0799      	lsls	r1, r3, #30
 8005fc2:	bf04      	itt	eq
 8005fc4:	089b      	lsreq	r3, r3, #2
 8005fc6:	3002      	addeq	r0, #2
 8005fc8:	07d9      	lsls	r1, r3, #31
 8005fca:	d403      	bmi.n	8005fd4 <__lo0bits+0x4e>
 8005fcc:	085b      	lsrs	r3, r3, #1
 8005fce:	f100 0001 	add.w	r0, r0, #1
 8005fd2:	d003      	beq.n	8005fdc <__lo0bits+0x56>
 8005fd4:	6013      	str	r3, [r2, #0]
 8005fd6:	4770      	bx	lr
 8005fd8:	2000      	movs	r0, #0
 8005fda:	4770      	bx	lr
 8005fdc:	2020      	movs	r0, #32
 8005fde:	4770      	bx	lr

08005fe0 <__i2b>:
 8005fe0:	b510      	push	{r4, lr}
 8005fe2:	460c      	mov	r4, r1
 8005fe4:	2101      	movs	r1, #1
 8005fe6:	f7ff ff07 	bl	8005df8 <_Balloc>
 8005fea:	4602      	mov	r2, r0
 8005fec:	b928      	cbnz	r0, 8005ffa <__i2b+0x1a>
 8005fee:	4b05      	ldr	r3, [pc, #20]	@ (8006004 <__i2b+0x24>)
 8005ff0:	4805      	ldr	r0, [pc, #20]	@ (8006008 <__i2b+0x28>)
 8005ff2:	f240 1145 	movw	r1, #325	@ 0x145
 8005ff6:	f000 fb35 	bl	8006664 <__assert_func>
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	6144      	str	r4, [r0, #20]
 8005ffe:	6103      	str	r3, [r0, #16]
 8006000:	bd10      	pop	{r4, pc}
 8006002:	bf00      	nop
 8006004:	08006dbc 	.word	0x08006dbc
 8006008:	08006dcd 	.word	0x08006dcd

0800600c <__multiply>:
 800600c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006010:	4617      	mov	r7, r2
 8006012:	690a      	ldr	r2, [r1, #16]
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	429a      	cmp	r2, r3
 8006018:	bfa8      	it	ge
 800601a:	463b      	movge	r3, r7
 800601c:	4689      	mov	r9, r1
 800601e:	bfa4      	itt	ge
 8006020:	460f      	movge	r7, r1
 8006022:	4699      	movge	r9, r3
 8006024:	693d      	ldr	r5, [r7, #16]
 8006026:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	6879      	ldr	r1, [r7, #4]
 800602e:	eb05 060a 	add.w	r6, r5, sl
 8006032:	42b3      	cmp	r3, r6
 8006034:	b085      	sub	sp, #20
 8006036:	bfb8      	it	lt
 8006038:	3101      	addlt	r1, #1
 800603a:	f7ff fedd 	bl	8005df8 <_Balloc>
 800603e:	b930      	cbnz	r0, 800604e <__multiply+0x42>
 8006040:	4602      	mov	r2, r0
 8006042:	4b41      	ldr	r3, [pc, #260]	@ (8006148 <__multiply+0x13c>)
 8006044:	4841      	ldr	r0, [pc, #260]	@ (800614c <__multiply+0x140>)
 8006046:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800604a:	f000 fb0b 	bl	8006664 <__assert_func>
 800604e:	f100 0414 	add.w	r4, r0, #20
 8006052:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006056:	4623      	mov	r3, r4
 8006058:	2200      	movs	r2, #0
 800605a:	4573      	cmp	r3, lr
 800605c:	d320      	bcc.n	80060a0 <__multiply+0x94>
 800605e:	f107 0814 	add.w	r8, r7, #20
 8006062:	f109 0114 	add.w	r1, r9, #20
 8006066:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800606a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800606e:	9302      	str	r3, [sp, #8]
 8006070:	1beb      	subs	r3, r5, r7
 8006072:	3b15      	subs	r3, #21
 8006074:	f023 0303 	bic.w	r3, r3, #3
 8006078:	3304      	adds	r3, #4
 800607a:	3715      	adds	r7, #21
 800607c:	42bd      	cmp	r5, r7
 800607e:	bf38      	it	cc
 8006080:	2304      	movcc	r3, #4
 8006082:	9301      	str	r3, [sp, #4]
 8006084:	9b02      	ldr	r3, [sp, #8]
 8006086:	9103      	str	r1, [sp, #12]
 8006088:	428b      	cmp	r3, r1
 800608a:	d80c      	bhi.n	80060a6 <__multiply+0x9a>
 800608c:	2e00      	cmp	r6, #0
 800608e:	dd03      	ble.n	8006098 <__multiply+0x8c>
 8006090:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006094:	2b00      	cmp	r3, #0
 8006096:	d055      	beq.n	8006144 <__multiply+0x138>
 8006098:	6106      	str	r6, [r0, #16]
 800609a:	b005      	add	sp, #20
 800609c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a0:	f843 2b04 	str.w	r2, [r3], #4
 80060a4:	e7d9      	b.n	800605a <__multiply+0x4e>
 80060a6:	f8b1 a000 	ldrh.w	sl, [r1]
 80060aa:	f1ba 0f00 	cmp.w	sl, #0
 80060ae:	d01f      	beq.n	80060f0 <__multiply+0xe4>
 80060b0:	46c4      	mov	ip, r8
 80060b2:	46a1      	mov	r9, r4
 80060b4:	2700      	movs	r7, #0
 80060b6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80060ba:	f8d9 3000 	ldr.w	r3, [r9]
 80060be:	fa1f fb82 	uxth.w	fp, r2
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	fb0a 330b 	mla	r3, sl, fp, r3
 80060c8:	443b      	add	r3, r7
 80060ca:	f8d9 7000 	ldr.w	r7, [r9]
 80060ce:	0c12      	lsrs	r2, r2, #16
 80060d0:	0c3f      	lsrs	r7, r7, #16
 80060d2:	fb0a 7202 	mla	r2, sl, r2, r7
 80060d6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80060da:	b29b      	uxth	r3, r3
 80060dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80060e0:	4565      	cmp	r5, ip
 80060e2:	f849 3b04 	str.w	r3, [r9], #4
 80060e6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80060ea:	d8e4      	bhi.n	80060b6 <__multiply+0xaa>
 80060ec:	9b01      	ldr	r3, [sp, #4]
 80060ee:	50e7      	str	r7, [r4, r3]
 80060f0:	9b03      	ldr	r3, [sp, #12]
 80060f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80060f6:	3104      	adds	r1, #4
 80060f8:	f1b9 0f00 	cmp.w	r9, #0
 80060fc:	d020      	beq.n	8006140 <__multiply+0x134>
 80060fe:	6823      	ldr	r3, [r4, #0]
 8006100:	4647      	mov	r7, r8
 8006102:	46a4      	mov	ip, r4
 8006104:	f04f 0a00 	mov.w	sl, #0
 8006108:	f8b7 b000 	ldrh.w	fp, [r7]
 800610c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006110:	fb09 220b 	mla	r2, r9, fp, r2
 8006114:	4452      	add	r2, sl
 8006116:	b29b      	uxth	r3, r3
 8006118:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800611c:	f84c 3b04 	str.w	r3, [ip], #4
 8006120:	f857 3b04 	ldr.w	r3, [r7], #4
 8006124:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006128:	f8bc 3000 	ldrh.w	r3, [ip]
 800612c:	fb09 330a 	mla	r3, r9, sl, r3
 8006130:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006134:	42bd      	cmp	r5, r7
 8006136:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800613a:	d8e5      	bhi.n	8006108 <__multiply+0xfc>
 800613c:	9a01      	ldr	r2, [sp, #4]
 800613e:	50a3      	str	r3, [r4, r2]
 8006140:	3404      	adds	r4, #4
 8006142:	e79f      	b.n	8006084 <__multiply+0x78>
 8006144:	3e01      	subs	r6, #1
 8006146:	e7a1      	b.n	800608c <__multiply+0x80>
 8006148:	08006dbc 	.word	0x08006dbc
 800614c:	08006dcd 	.word	0x08006dcd

08006150 <__pow5mult>:
 8006150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006154:	4615      	mov	r5, r2
 8006156:	f012 0203 	ands.w	r2, r2, #3
 800615a:	4607      	mov	r7, r0
 800615c:	460e      	mov	r6, r1
 800615e:	d007      	beq.n	8006170 <__pow5mult+0x20>
 8006160:	4c25      	ldr	r4, [pc, #148]	@ (80061f8 <__pow5mult+0xa8>)
 8006162:	3a01      	subs	r2, #1
 8006164:	2300      	movs	r3, #0
 8006166:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800616a:	f7ff fea7 	bl	8005ebc <__multadd>
 800616e:	4606      	mov	r6, r0
 8006170:	10ad      	asrs	r5, r5, #2
 8006172:	d03d      	beq.n	80061f0 <__pow5mult+0xa0>
 8006174:	69fc      	ldr	r4, [r7, #28]
 8006176:	b97c      	cbnz	r4, 8006198 <__pow5mult+0x48>
 8006178:	2010      	movs	r0, #16
 800617a:	f7ff fd87 	bl	8005c8c <malloc>
 800617e:	4602      	mov	r2, r0
 8006180:	61f8      	str	r0, [r7, #28]
 8006182:	b928      	cbnz	r0, 8006190 <__pow5mult+0x40>
 8006184:	4b1d      	ldr	r3, [pc, #116]	@ (80061fc <__pow5mult+0xac>)
 8006186:	481e      	ldr	r0, [pc, #120]	@ (8006200 <__pow5mult+0xb0>)
 8006188:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800618c:	f000 fa6a 	bl	8006664 <__assert_func>
 8006190:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006194:	6004      	str	r4, [r0, #0]
 8006196:	60c4      	str	r4, [r0, #12]
 8006198:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800619c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80061a0:	b94c      	cbnz	r4, 80061b6 <__pow5mult+0x66>
 80061a2:	f240 2171 	movw	r1, #625	@ 0x271
 80061a6:	4638      	mov	r0, r7
 80061a8:	f7ff ff1a 	bl	8005fe0 <__i2b>
 80061ac:	2300      	movs	r3, #0
 80061ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80061b2:	4604      	mov	r4, r0
 80061b4:	6003      	str	r3, [r0, #0]
 80061b6:	f04f 0900 	mov.w	r9, #0
 80061ba:	07eb      	lsls	r3, r5, #31
 80061bc:	d50a      	bpl.n	80061d4 <__pow5mult+0x84>
 80061be:	4631      	mov	r1, r6
 80061c0:	4622      	mov	r2, r4
 80061c2:	4638      	mov	r0, r7
 80061c4:	f7ff ff22 	bl	800600c <__multiply>
 80061c8:	4631      	mov	r1, r6
 80061ca:	4680      	mov	r8, r0
 80061cc:	4638      	mov	r0, r7
 80061ce:	f7ff fe53 	bl	8005e78 <_Bfree>
 80061d2:	4646      	mov	r6, r8
 80061d4:	106d      	asrs	r5, r5, #1
 80061d6:	d00b      	beq.n	80061f0 <__pow5mult+0xa0>
 80061d8:	6820      	ldr	r0, [r4, #0]
 80061da:	b938      	cbnz	r0, 80061ec <__pow5mult+0x9c>
 80061dc:	4622      	mov	r2, r4
 80061de:	4621      	mov	r1, r4
 80061e0:	4638      	mov	r0, r7
 80061e2:	f7ff ff13 	bl	800600c <__multiply>
 80061e6:	6020      	str	r0, [r4, #0]
 80061e8:	f8c0 9000 	str.w	r9, [r0]
 80061ec:	4604      	mov	r4, r0
 80061ee:	e7e4      	b.n	80061ba <__pow5mult+0x6a>
 80061f0:	4630      	mov	r0, r6
 80061f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061f6:	bf00      	nop
 80061f8:	08006e80 	.word	0x08006e80
 80061fc:	08006d4d 	.word	0x08006d4d
 8006200:	08006dcd 	.word	0x08006dcd

08006204 <__lshift>:
 8006204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006208:	460c      	mov	r4, r1
 800620a:	6849      	ldr	r1, [r1, #4]
 800620c:	6923      	ldr	r3, [r4, #16]
 800620e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006212:	68a3      	ldr	r3, [r4, #8]
 8006214:	4607      	mov	r7, r0
 8006216:	4691      	mov	r9, r2
 8006218:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800621c:	f108 0601 	add.w	r6, r8, #1
 8006220:	42b3      	cmp	r3, r6
 8006222:	db0b      	blt.n	800623c <__lshift+0x38>
 8006224:	4638      	mov	r0, r7
 8006226:	f7ff fde7 	bl	8005df8 <_Balloc>
 800622a:	4605      	mov	r5, r0
 800622c:	b948      	cbnz	r0, 8006242 <__lshift+0x3e>
 800622e:	4602      	mov	r2, r0
 8006230:	4b28      	ldr	r3, [pc, #160]	@ (80062d4 <__lshift+0xd0>)
 8006232:	4829      	ldr	r0, [pc, #164]	@ (80062d8 <__lshift+0xd4>)
 8006234:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006238:	f000 fa14 	bl	8006664 <__assert_func>
 800623c:	3101      	adds	r1, #1
 800623e:	005b      	lsls	r3, r3, #1
 8006240:	e7ee      	b.n	8006220 <__lshift+0x1c>
 8006242:	2300      	movs	r3, #0
 8006244:	f100 0114 	add.w	r1, r0, #20
 8006248:	f100 0210 	add.w	r2, r0, #16
 800624c:	4618      	mov	r0, r3
 800624e:	4553      	cmp	r3, sl
 8006250:	db33      	blt.n	80062ba <__lshift+0xb6>
 8006252:	6920      	ldr	r0, [r4, #16]
 8006254:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006258:	f104 0314 	add.w	r3, r4, #20
 800625c:	f019 091f 	ands.w	r9, r9, #31
 8006260:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006264:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006268:	d02b      	beq.n	80062c2 <__lshift+0xbe>
 800626a:	f1c9 0e20 	rsb	lr, r9, #32
 800626e:	468a      	mov	sl, r1
 8006270:	2200      	movs	r2, #0
 8006272:	6818      	ldr	r0, [r3, #0]
 8006274:	fa00 f009 	lsl.w	r0, r0, r9
 8006278:	4310      	orrs	r0, r2
 800627a:	f84a 0b04 	str.w	r0, [sl], #4
 800627e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006282:	459c      	cmp	ip, r3
 8006284:	fa22 f20e 	lsr.w	r2, r2, lr
 8006288:	d8f3      	bhi.n	8006272 <__lshift+0x6e>
 800628a:	ebac 0304 	sub.w	r3, ip, r4
 800628e:	3b15      	subs	r3, #21
 8006290:	f023 0303 	bic.w	r3, r3, #3
 8006294:	3304      	adds	r3, #4
 8006296:	f104 0015 	add.w	r0, r4, #21
 800629a:	4560      	cmp	r0, ip
 800629c:	bf88      	it	hi
 800629e:	2304      	movhi	r3, #4
 80062a0:	50ca      	str	r2, [r1, r3]
 80062a2:	b10a      	cbz	r2, 80062a8 <__lshift+0xa4>
 80062a4:	f108 0602 	add.w	r6, r8, #2
 80062a8:	3e01      	subs	r6, #1
 80062aa:	4638      	mov	r0, r7
 80062ac:	612e      	str	r6, [r5, #16]
 80062ae:	4621      	mov	r1, r4
 80062b0:	f7ff fde2 	bl	8005e78 <_Bfree>
 80062b4:	4628      	mov	r0, r5
 80062b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80062be:	3301      	adds	r3, #1
 80062c0:	e7c5      	b.n	800624e <__lshift+0x4a>
 80062c2:	3904      	subs	r1, #4
 80062c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80062c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80062cc:	459c      	cmp	ip, r3
 80062ce:	d8f9      	bhi.n	80062c4 <__lshift+0xc0>
 80062d0:	e7ea      	b.n	80062a8 <__lshift+0xa4>
 80062d2:	bf00      	nop
 80062d4:	08006dbc 	.word	0x08006dbc
 80062d8:	08006dcd 	.word	0x08006dcd

080062dc <__mcmp>:
 80062dc:	690a      	ldr	r2, [r1, #16]
 80062de:	4603      	mov	r3, r0
 80062e0:	6900      	ldr	r0, [r0, #16]
 80062e2:	1a80      	subs	r0, r0, r2
 80062e4:	b530      	push	{r4, r5, lr}
 80062e6:	d10e      	bne.n	8006306 <__mcmp+0x2a>
 80062e8:	3314      	adds	r3, #20
 80062ea:	3114      	adds	r1, #20
 80062ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80062f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80062f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80062f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80062fc:	4295      	cmp	r5, r2
 80062fe:	d003      	beq.n	8006308 <__mcmp+0x2c>
 8006300:	d205      	bcs.n	800630e <__mcmp+0x32>
 8006302:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006306:	bd30      	pop	{r4, r5, pc}
 8006308:	42a3      	cmp	r3, r4
 800630a:	d3f3      	bcc.n	80062f4 <__mcmp+0x18>
 800630c:	e7fb      	b.n	8006306 <__mcmp+0x2a>
 800630e:	2001      	movs	r0, #1
 8006310:	e7f9      	b.n	8006306 <__mcmp+0x2a>
	...

08006314 <__mdiff>:
 8006314:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006318:	4689      	mov	r9, r1
 800631a:	4606      	mov	r6, r0
 800631c:	4611      	mov	r1, r2
 800631e:	4648      	mov	r0, r9
 8006320:	4614      	mov	r4, r2
 8006322:	f7ff ffdb 	bl	80062dc <__mcmp>
 8006326:	1e05      	subs	r5, r0, #0
 8006328:	d112      	bne.n	8006350 <__mdiff+0x3c>
 800632a:	4629      	mov	r1, r5
 800632c:	4630      	mov	r0, r6
 800632e:	f7ff fd63 	bl	8005df8 <_Balloc>
 8006332:	4602      	mov	r2, r0
 8006334:	b928      	cbnz	r0, 8006342 <__mdiff+0x2e>
 8006336:	4b3f      	ldr	r3, [pc, #252]	@ (8006434 <__mdiff+0x120>)
 8006338:	f240 2137 	movw	r1, #567	@ 0x237
 800633c:	483e      	ldr	r0, [pc, #248]	@ (8006438 <__mdiff+0x124>)
 800633e:	f000 f991 	bl	8006664 <__assert_func>
 8006342:	2301      	movs	r3, #1
 8006344:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006348:	4610      	mov	r0, r2
 800634a:	b003      	add	sp, #12
 800634c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006350:	bfbc      	itt	lt
 8006352:	464b      	movlt	r3, r9
 8006354:	46a1      	movlt	r9, r4
 8006356:	4630      	mov	r0, r6
 8006358:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800635c:	bfba      	itte	lt
 800635e:	461c      	movlt	r4, r3
 8006360:	2501      	movlt	r5, #1
 8006362:	2500      	movge	r5, #0
 8006364:	f7ff fd48 	bl	8005df8 <_Balloc>
 8006368:	4602      	mov	r2, r0
 800636a:	b918      	cbnz	r0, 8006374 <__mdiff+0x60>
 800636c:	4b31      	ldr	r3, [pc, #196]	@ (8006434 <__mdiff+0x120>)
 800636e:	f240 2145 	movw	r1, #581	@ 0x245
 8006372:	e7e3      	b.n	800633c <__mdiff+0x28>
 8006374:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006378:	6926      	ldr	r6, [r4, #16]
 800637a:	60c5      	str	r5, [r0, #12]
 800637c:	f109 0310 	add.w	r3, r9, #16
 8006380:	f109 0514 	add.w	r5, r9, #20
 8006384:	f104 0e14 	add.w	lr, r4, #20
 8006388:	f100 0b14 	add.w	fp, r0, #20
 800638c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006390:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006394:	9301      	str	r3, [sp, #4]
 8006396:	46d9      	mov	r9, fp
 8006398:	f04f 0c00 	mov.w	ip, #0
 800639c:	9b01      	ldr	r3, [sp, #4]
 800639e:	f85e 0b04 	ldr.w	r0, [lr], #4
 80063a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80063a6:	9301      	str	r3, [sp, #4]
 80063a8:	fa1f f38a 	uxth.w	r3, sl
 80063ac:	4619      	mov	r1, r3
 80063ae:	b283      	uxth	r3, r0
 80063b0:	1acb      	subs	r3, r1, r3
 80063b2:	0c00      	lsrs	r0, r0, #16
 80063b4:	4463      	add	r3, ip
 80063b6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80063ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80063be:	b29b      	uxth	r3, r3
 80063c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80063c4:	4576      	cmp	r6, lr
 80063c6:	f849 3b04 	str.w	r3, [r9], #4
 80063ca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80063ce:	d8e5      	bhi.n	800639c <__mdiff+0x88>
 80063d0:	1b33      	subs	r3, r6, r4
 80063d2:	3b15      	subs	r3, #21
 80063d4:	f023 0303 	bic.w	r3, r3, #3
 80063d8:	3415      	adds	r4, #21
 80063da:	3304      	adds	r3, #4
 80063dc:	42a6      	cmp	r6, r4
 80063de:	bf38      	it	cc
 80063e0:	2304      	movcc	r3, #4
 80063e2:	441d      	add	r5, r3
 80063e4:	445b      	add	r3, fp
 80063e6:	461e      	mov	r6, r3
 80063e8:	462c      	mov	r4, r5
 80063ea:	4544      	cmp	r4, r8
 80063ec:	d30e      	bcc.n	800640c <__mdiff+0xf8>
 80063ee:	f108 0103 	add.w	r1, r8, #3
 80063f2:	1b49      	subs	r1, r1, r5
 80063f4:	f021 0103 	bic.w	r1, r1, #3
 80063f8:	3d03      	subs	r5, #3
 80063fa:	45a8      	cmp	r8, r5
 80063fc:	bf38      	it	cc
 80063fe:	2100      	movcc	r1, #0
 8006400:	440b      	add	r3, r1
 8006402:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006406:	b191      	cbz	r1, 800642e <__mdiff+0x11a>
 8006408:	6117      	str	r7, [r2, #16]
 800640a:	e79d      	b.n	8006348 <__mdiff+0x34>
 800640c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006410:	46e6      	mov	lr, ip
 8006412:	0c08      	lsrs	r0, r1, #16
 8006414:	fa1c fc81 	uxtah	ip, ip, r1
 8006418:	4471      	add	r1, lr
 800641a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800641e:	b289      	uxth	r1, r1
 8006420:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006424:	f846 1b04 	str.w	r1, [r6], #4
 8006428:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800642c:	e7dd      	b.n	80063ea <__mdiff+0xd6>
 800642e:	3f01      	subs	r7, #1
 8006430:	e7e7      	b.n	8006402 <__mdiff+0xee>
 8006432:	bf00      	nop
 8006434:	08006dbc 	.word	0x08006dbc
 8006438:	08006dcd 	.word	0x08006dcd

0800643c <__d2b>:
 800643c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006440:	460f      	mov	r7, r1
 8006442:	2101      	movs	r1, #1
 8006444:	ec59 8b10 	vmov	r8, r9, d0
 8006448:	4616      	mov	r6, r2
 800644a:	f7ff fcd5 	bl	8005df8 <_Balloc>
 800644e:	4604      	mov	r4, r0
 8006450:	b930      	cbnz	r0, 8006460 <__d2b+0x24>
 8006452:	4602      	mov	r2, r0
 8006454:	4b23      	ldr	r3, [pc, #140]	@ (80064e4 <__d2b+0xa8>)
 8006456:	4824      	ldr	r0, [pc, #144]	@ (80064e8 <__d2b+0xac>)
 8006458:	f240 310f 	movw	r1, #783	@ 0x30f
 800645c:	f000 f902 	bl	8006664 <__assert_func>
 8006460:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006464:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006468:	b10d      	cbz	r5, 800646e <__d2b+0x32>
 800646a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800646e:	9301      	str	r3, [sp, #4]
 8006470:	f1b8 0300 	subs.w	r3, r8, #0
 8006474:	d023      	beq.n	80064be <__d2b+0x82>
 8006476:	4668      	mov	r0, sp
 8006478:	9300      	str	r3, [sp, #0]
 800647a:	f7ff fd84 	bl	8005f86 <__lo0bits>
 800647e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006482:	b1d0      	cbz	r0, 80064ba <__d2b+0x7e>
 8006484:	f1c0 0320 	rsb	r3, r0, #32
 8006488:	fa02 f303 	lsl.w	r3, r2, r3
 800648c:	430b      	orrs	r3, r1
 800648e:	40c2      	lsrs	r2, r0
 8006490:	6163      	str	r3, [r4, #20]
 8006492:	9201      	str	r2, [sp, #4]
 8006494:	9b01      	ldr	r3, [sp, #4]
 8006496:	61a3      	str	r3, [r4, #24]
 8006498:	2b00      	cmp	r3, #0
 800649a:	bf0c      	ite	eq
 800649c:	2201      	moveq	r2, #1
 800649e:	2202      	movne	r2, #2
 80064a0:	6122      	str	r2, [r4, #16]
 80064a2:	b1a5      	cbz	r5, 80064ce <__d2b+0x92>
 80064a4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80064a8:	4405      	add	r5, r0
 80064aa:	603d      	str	r5, [r7, #0]
 80064ac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80064b0:	6030      	str	r0, [r6, #0]
 80064b2:	4620      	mov	r0, r4
 80064b4:	b003      	add	sp, #12
 80064b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80064ba:	6161      	str	r1, [r4, #20]
 80064bc:	e7ea      	b.n	8006494 <__d2b+0x58>
 80064be:	a801      	add	r0, sp, #4
 80064c0:	f7ff fd61 	bl	8005f86 <__lo0bits>
 80064c4:	9b01      	ldr	r3, [sp, #4]
 80064c6:	6163      	str	r3, [r4, #20]
 80064c8:	3020      	adds	r0, #32
 80064ca:	2201      	movs	r2, #1
 80064cc:	e7e8      	b.n	80064a0 <__d2b+0x64>
 80064ce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80064d2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80064d6:	6038      	str	r0, [r7, #0]
 80064d8:	6918      	ldr	r0, [r3, #16]
 80064da:	f7ff fd35 	bl	8005f48 <__hi0bits>
 80064de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80064e2:	e7e5      	b.n	80064b0 <__d2b+0x74>
 80064e4:	08006dbc 	.word	0x08006dbc
 80064e8:	08006dcd 	.word	0x08006dcd

080064ec <__sflush_r>:
 80064ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80064f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064f4:	0716      	lsls	r6, r2, #28
 80064f6:	4605      	mov	r5, r0
 80064f8:	460c      	mov	r4, r1
 80064fa:	d454      	bmi.n	80065a6 <__sflush_r+0xba>
 80064fc:	684b      	ldr	r3, [r1, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	dc02      	bgt.n	8006508 <__sflush_r+0x1c>
 8006502:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006504:	2b00      	cmp	r3, #0
 8006506:	dd48      	ble.n	800659a <__sflush_r+0xae>
 8006508:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800650a:	2e00      	cmp	r6, #0
 800650c:	d045      	beq.n	800659a <__sflush_r+0xae>
 800650e:	2300      	movs	r3, #0
 8006510:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006514:	682f      	ldr	r7, [r5, #0]
 8006516:	6a21      	ldr	r1, [r4, #32]
 8006518:	602b      	str	r3, [r5, #0]
 800651a:	d030      	beq.n	800657e <__sflush_r+0x92>
 800651c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800651e:	89a3      	ldrh	r3, [r4, #12]
 8006520:	0759      	lsls	r1, r3, #29
 8006522:	d505      	bpl.n	8006530 <__sflush_r+0x44>
 8006524:	6863      	ldr	r3, [r4, #4]
 8006526:	1ad2      	subs	r2, r2, r3
 8006528:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800652a:	b10b      	cbz	r3, 8006530 <__sflush_r+0x44>
 800652c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800652e:	1ad2      	subs	r2, r2, r3
 8006530:	2300      	movs	r3, #0
 8006532:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006534:	6a21      	ldr	r1, [r4, #32]
 8006536:	4628      	mov	r0, r5
 8006538:	47b0      	blx	r6
 800653a:	1c43      	adds	r3, r0, #1
 800653c:	89a3      	ldrh	r3, [r4, #12]
 800653e:	d106      	bne.n	800654e <__sflush_r+0x62>
 8006540:	6829      	ldr	r1, [r5, #0]
 8006542:	291d      	cmp	r1, #29
 8006544:	d82b      	bhi.n	800659e <__sflush_r+0xb2>
 8006546:	4a2a      	ldr	r2, [pc, #168]	@ (80065f0 <__sflush_r+0x104>)
 8006548:	40ca      	lsrs	r2, r1
 800654a:	07d6      	lsls	r6, r2, #31
 800654c:	d527      	bpl.n	800659e <__sflush_r+0xb2>
 800654e:	2200      	movs	r2, #0
 8006550:	6062      	str	r2, [r4, #4]
 8006552:	04d9      	lsls	r1, r3, #19
 8006554:	6922      	ldr	r2, [r4, #16]
 8006556:	6022      	str	r2, [r4, #0]
 8006558:	d504      	bpl.n	8006564 <__sflush_r+0x78>
 800655a:	1c42      	adds	r2, r0, #1
 800655c:	d101      	bne.n	8006562 <__sflush_r+0x76>
 800655e:	682b      	ldr	r3, [r5, #0]
 8006560:	b903      	cbnz	r3, 8006564 <__sflush_r+0x78>
 8006562:	6560      	str	r0, [r4, #84]	@ 0x54
 8006564:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006566:	602f      	str	r7, [r5, #0]
 8006568:	b1b9      	cbz	r1, 800659a <__sflush_r+0xae>
 800656a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800656e:	4299      	cmp	r1, r3
 8006570:	d002      	beq.n	8006578 <__sflush_r+0x8c>
 8006572:	4628      	mov	r0, r5
 8006574:	f7ff fb40 	bl	8005bf8 <_free_r>
 8006578:	2300      	movs	r3, #0
 800657a:	6363      	str	r3, [r4, #52]	@ 0x34
 800657c:	e00d      	b.n	800659a <__sflush_r+0xae>
 800657e:	2301      	movs	r3, #1
 8006580:	4628      	mov	r0, r5
 8006582:	47b0      	blx	r6
 8006584:	4602      	mov	r2, r0
 8006586:	1c50      	adds	r0, r2, #1
 8006588:	d1c9      	bne.n	800651e <__sflush_r+0x32>
 800658a:	682b      	ldr	r3, [r5, #0]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d0c6      	beq.n	800651e <__sflush_r+0x32>
 8006590:	2b1d      	cmp	r3, #29
 8006592:	d001      	beq.n	8006598 <__sflush_r+0xac>
 8006594:	2b16      	cmp	r3, #22
 8006596:	d11e      	bne.n	80065d6 <__sflush_r+0xea>
 8006598:	602f      	str	r7, [r5, #0]
 800659a:	2000      	movs	r0, #0
 800659c:	e022      	b.n	80065e4 <__sflush_r+0xf8>
 800659e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065a2:	b21b      	sxth	r3, r3
 80065a4:	e01b      	b.n	80065de <__sflush_r+0xf2>
 80065a6:	690f      	ldr	r7, [r1, #16]
 80065a8:	2f00      	cmp	r7, #0
 80065aa:	d0f6      	beq.n	800659a <__sflush_r+0xae>
 80065ac:	0793      	lsls	r3, r2, #30
 80065ae:	680e      	ldr	r6, [r1, #0]
 80065b0:	bf08      	it	eq
 80065b2:	694b      	ldreq	r3, [r1, #20]
 80065b4:	600f      	str	r7, [r1, #0]
 80065b6:	bf18      	it	ne
 80065b8:	2300      	movne	r3, #0
 80065ba:	eba6 0807 	sub.w	r8, r6, r7
 80065be:	608b      	str	r3, [r1, #8]
 80065c0:	f1b8 0f00 	cmp.w	r8, #0
 80065c4:	dde9      	ble.n	800659a <__sflush_r+0xae>
 80065c6:	6a21      	ldr	r1, [r4, #32]
 80065c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80065ca:	4643      	mov	r3, r8
 80065cc:	463a      	mov	r2, r7
 80065ce:	4628      	mov	r0, r5
 80065d0:	47b0      	blx	r6
 80065d2:	2800      	cmp	r0, #0
 80065d4:	dc08      	bgt.n	80065e8 <__sflush_r+0xfc>
 80065d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065de:	81a3      	strh	r3, [r4, #12]
 80065e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065e8:	4407      	add	r7, r0
 80065ea:	eba8 0800 	sub.w	r8, r8, r0
 80065ee:	e7e7      	b.n	80065c0 <__sflush_r+0xd4>
 80065f0:	20400001 	.word	0x20400001

080065f4 <_fflush_r>:
 80065f4:	b538      	push	{r3, r4, r5, lr}
 80065f6:	690b      	ldr	r3, [r1, #16]
 80065f8:	4605      	mov	r5, r0
 80065fa:	460c      	mov	r4, r1
 80065fc:	b913      	cbnz	r3, 8006604 <_fflush_r+0x10>
 80065fe:	2500      	movs	r5, #0
 8006600:	4628      	mov	r0, r5
 8006602:	bd38      	pop	{r3, r4, r5, pc}
 8006604:	b118      	cbz	r0, 800660e <_fflush_r+0x1a>
 8006606:	6a03      	ldr	r3, [r0, #32]
 8006608:	b90b      	cbnz	r3, 800660e <_fflush_r+0x1a>
 800660a:	f7fe fb95 	bl	8004d38 <__sinit>
 800660e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d0f3      	beq.n	80065fe <_fflush_r+0xa>
 8006616:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006618:	07d0      	lsls	r0, r2, #31
 800661a:	d404      	bmi.n	8006626 <_fflush_r+0x32>
 800661c:	0599      	lsls	r1, r3, #22
 800661e:	d402      	bmi.n	8006626 <_fflush_r+0x32>
 8006620:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006622:	f7fe fc80 	bl	8004f26 <__retarget_lock_acquire_recursive>
 8006626:	4628      	mov	r0, r5
 8006628:	4621      	mov	r1, r4
 800662a:	f7ff ff5f 	bl	80064ec <__sflush_r>
 800662e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006630:	07da      	lsls	r2, r3, #31
 8006632:	4605      	mov	r5, r0
 8006634:	d4e4      	bmi.n	8006600 <_fflush_r+0xc>
 8006636:	89a3      	ldrh	r3, [r4, #12]
 8006638:	059b      	lsls	r3, r3, #22
 800663a:	d4e1      	bmi.n	8006600 <_fflush_r+0xc>
 800663c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800663e:	f7fe fc73 	bl	8004f28 <__retarget_lock_release_recursive>
 8006642:	e7dd      	b.n	8006600 <_fflush_r+0xc>

08006644 <_sbrk_r>:
 8006644:	b538      	push	{r3, r4, r5, lr}
 8006646:	4d06      	ldr	r5, [pc, #24]	@ (8006660 <_sbrk_r+0x1c>)
 8006648:	2300      	movs	r3, #0
 800664a:	4604      	mov	r4, r0
 800664c:	4608      	mov	r0, r1
 800664e:	602b      	str	r3, [r5, #0]
 8006650:	f7fa ff3e 	bl	80014d0 <_sbrk>
 8006654:	1c43      	adds	r3, r0, #1
 8006656:	d102      	bne.n	800665e <_sbrk_r+0x1a>
 8006658:	682b      	ldr	r3, [r5, #0]
 800665a:	b103      	cbz	r3, 800665e <_sbrk_r+0x1a>
 800665c:	6023      	str	r3, [r4, #0]
 800665e:	bd38      	pop	{r3, r4, r5, pc}
 8006660:	20004378 	.word	0x20004378

08006664 <__assert_func>:
 8006664:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006666:	4614      	mov	r4, r2
 8006668:	461a      	mov	r2, r3
 800666a:	4b09      	ldr	r3, [pc, #36]	@ (8006690 <__assert_func+0x2c>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4605      	mov	r5, r0
 8006670:	68d8      	ldr	r0, [r3, #12]
 8006672:	b14c      	cbz	r4, 8006688 <__assert_func+0x24>
 8006674:	4b07      	ldr	r3, [pc, #28]	@ (8006694 <__assert_func+0x30>)
 8006676:	9100      	str	r1, [sp, #0]
 8006678:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800667c:	4906      	ldr	r1, [pc, #24]	@ (8006698 <__assert_func+0x34>)
 800667e:	462b      	mov	r3, r5
 8006680:	f000 f842 	bl	8006708 <fiprintf>
 8006684:	f000 f852 	bl	800672c <abort>
 8006688:	4b04      	ldr	r3, [pc, #16]	@ (800669c <__assert_func+0x38>)
 800668a:	461c      	mov	r4, r3
 800668c:	e7f3      	b.n	8006676 <__assert_func+0x12>
 800668e:	bf00      	nop
 8006690:	2000001c 	.word	0x2000001c
 8006694:	08006e30 	.word	0x08006e30
 8006698:	08006e3d 	.word	0x08006e3d
 800669c:	08006e6b 	.word	0x08006e6b

080066a0 <_calloc_r>:
 80066a0:	b570      	push	{r4, r5, r6, lr}
 80066a2:	fba1 5402 	umull	r5, r4, r1, r2
 80066a6:	b934      	cbnz	r4, 80066b6 <_calloc_r+0x16>
 80066a8:	4629      	mov	r1, r5
 80066aa:	f7ff fb19 	bl	8005ce0 <_malloc_r>
 80066ae:	4606      	mov	r6, r0
 80066b0:	b928      	cbnz	r0, 80066be <_calloc_r+0x1e>
 80066b2:	4630      	mov	r0, r6
 80066b4:	bd70      	pop	{r4, r5, r6, pc}
 80066b6:	220c      	movs	r2, #12
 80066b8:	6002      	str	r2, [r0, #0]
 80066ba:	2600      	movs	r6, #0
 80066bc:	e7f9      	b.n	80066b2 <_calloc_r+0x12>
 80066be:	462a      	mov	r2, r5
 80066c0:	4621      	mov	r1, r4
 80066c2:	f7fe fbb2 	bl	8004e2a <memset>
 80066c6:	e7f4      	b.n	80066b2 <_calloc_r+0x12>

080066c8 <__ascii_mbtowc>:
 80066c8:	b082      	sub	sp, #8
 80066ca:	b901      	cbnz	r1, 80066ce <__ascii_mbtowc+0x6>
 80066cc:	a901      	add	r1, sp, #4
 80066ce:	b142      	cbz	r2, 80066e2 <__ascii_mbtowc+0x1a>
 80066d0:	b14b      	cbz	r3, 80066e6 <__ascii_mbtowc+0x1e>
 80066d2:	7813      	ldrb	r3, [r2, #0]
 80066d4:	600b      	str	r3, [r1, #0]
 80066d6:	7812      	ldrb	r2, [r2, #0]
 80066d8:	1e10      	subs	r0, r2, #0
 80066da:	bf18      	it	ne
 80066dc:	2001      	movne	r0, #1
 80066de:	b002      	add	sp, #8
 80066e0:	4770      	bx	lr
 80066e2:	4610      	mov	r0, r2
 80066e4:	e7fb      	b.n	80066de <__ascii_mbtowc+0x16>
 80066e6:	f06f 0001 	mvn.w	r0, #1
 80066ea:	e7f8      	b.n	80066de <__ascii_mbtowc+0x16>

080066ec <__ascii_wctomb>:
 80066ec:	4603      	mov	r3, r0
 80066ee:	4608      	mov	r0, r1
 80066f0:	b141      	cbz	r1, 8006704 <__ascii_wctomb+0x18>
 80066f2:	2aff      	cmp	r2, #255	@ 0xff
 80066f4:	d904      	bls.n	8006700 <__ascii_wctomb+0x14>
 80066f6:	228a      	movs	r2, #138	@ 0x8a
 80066f8:	601a      	str	r2, [r3, #0]
 80066fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80066fe:	4770      	bx	lr
 8006700:	700a      	strb	r2, [r1, #0]
 8006702:	2001      	movs	r0, #1
 8006704:	4770      	bx	lr
	...

08006708 <fiprintf>:
 8006708:	b40e      	push	{r1, r2, r3}
 800670a:	b503      	push	{r0, r1, lr}
 800670c:	4601      	mov	r1, r0
 800670e:	ab03      	add	r3, sp, #12
 8006710:	4805      	ldr	r0, [pc, #20]	@ (8006728 <fiprintf+0x20>)
 8006712:	f853 2b04 	ldr.w	r2, [r3], #4
 8006716:	6800      	ldr	r0, [r0, #0]
 8006718:	9301      	str	r3, [sp, #4]
 800671a:	f000 f837 	bl	800678c <_vfiprintf_r>
 800671e:	b002      	add	sp, #8
 8006720:	f85d eb04 	ldr.w	lr, [sp], #4
 8006724:	b003      	add	sp, #12
 8006726:	4770      	bx	lr
 8006728:	2000001c 	.word	0x2000001c

0800672c <abort>:
 800672c:	b508      	push	{r3, lr}
 800672e:	2006      	movs	r0, #6
 8006730:	f000 fa00 	bl	8006b34 <raise>
 8006734:	2001      	movs	r0, #1
 8006736:	f7fa fe53 	bl	80013e0 <_exit>

0800673a <__sfputc_r>:
 800673a:	6893      	ldr	r3, [r2, #8]
 800673c:	3b01      	subs	r3, #1
 800673e:	2b00      	cmp	r3, #0
 8006740:	b410      	push	{r4}
 8006742:	6093      	str	r3, [r2, #8]
 8006744:	da08      	bge.n	8006758 <__sfputc_r+0x1e>
 8006746:	6994      	ldr	r4, [r2, #24]
 8006748:	42a3      	cmp	r3, r4
 800674a:	db01      	blt.n	8006750 <__sfputc_r+0x16>
 800674c:	290a      	cmp	r1, #10
 800674e:	d103      	bne.n	8006758 <__sfputc_r+0x1e>
 8006750:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006754:	f000 b932 	b.w	80069bc <__swbuf_r>
 8006758:	6813      	ldr	r3, [r2, #0]
 800675a:	1c58      	adds	r0, r3, #1
 800675c:	6010      	str	r0, [r2, #0]
 800675e:	7019      	strb	r1, [r3, #0]
 8006760:	4608      	mov	r0, r1
 8006762:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006766:	4770      	bx	lr

08006768 <__sfputs_r>:
 8006768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676a:	4606      	mov	r6, r0
 800676c:	460f      	mov	r7, r1
 800676e:	4614      	mov	r4, r2
 8006770:	18d5      	adds	r5, r2, r3
 8006772:	42ac      	cmp	r4, r5
 8006774:	d101      	bne.n	800677a <__sfputs_r+0x12>
 8006776:	2000      	movs	r0, #0
 8006778:	e007      	b.n	800678a <__sfputs_r+0x22>
 800677a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800677e:	463a      	mov	r2, r7
 8006780:	4630      	mov	r0, r6
 8006782:	f7ff ffda 	bl	800673a <__sfputc_r>
 8006786:	1c43      	adds	r3, r0, #1
 8006788:	d1f3      	bne.n	8006772 <__sfputs_r+0xa>
 800678a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800678c <_vfiprintf_r>:
 800678c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006790:	460d      	mov	r5, r1
 8006792:	b09d      	sub	sp, #116	@ 0x74
 8006794:	4614      	mov	r4, r2
 8006796:	4698      	mov	r8, r3
 8006798:	4606      	mov	r6, r0
 800679a:	b118      	cbz	r0, 80067a4 <_vfiprintf_r+0x18>
 800679c:	6a03      	ldr	r3, [r0, #32]
 800679e:	b90b      	cbnz	r3, 80067a4 <_vfiprintf_r+0x18>
 80067a0:	f7fe faca 	bl	8004d38 <__sinit>
 80067a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80067a6:	07d9      	lsls	r1, r3, #31
 80067a8:	d405      	bmi.n	80067b6 <_vfiprintf_r+0x2a>
 80067aa:	89ab      	ldrh	r3, [r5, #12]
 80067ac:	059a      	lsls	r2, r3, #22
 80067ae:	d402      	bmi.n	80067b6 <_vfiprintf_r+0x2a>
 80067b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80067b2:	f7fe fbb8 	bl	8004f26 <__retarget_lock_acquire_recursive>
 80067b6:	89ab      	ldrh	r3, [r5, #12]
 80067b8:	071b      	lsls	r3, r3, #28
 80067ba:	d501      	bpl.n	80067c0 <_vfiprintf_r+0x34>
 80067bc:	692b      	ldr	r3, [r5, #16]
 80067be:	b99b      	cbnz	r3, 80067e8 <_vfiprintf_r+0x5c>
 80067c0:	4629      	mov	r1, r5
 80067c2:	4630      	mov	r0, r6
 80067c4:	f000 f938 	bl	8006a38 <__swsetup_r>
 80067c8:	b170      	cbz	r0, 80067e8 <_vfiprintf_r+0x5c>
 80067ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80067cc:	07dc      	lsls	r4, r3, #31
 80067ce:	d504      	bpl.n	80067da <_vfiprintf_r+0x4e>
 80067d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80067d4:	b01d      	add	sp, #116	@ 0x74
 80067d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067da:	89ab      	ldrh	r3, [r5, #12]
 80067dc:	0598      	lsls	r0, r3, #22
 80067de:	d4f7      	bmi.n	80067d0 <_vfiprintf_r+0x44>
 80067e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80067e2:	f7fe fba1 	bl	8004f28 <__retarget_lock_release_recursive>
 80067e6:	e7f3      	b.n	80067d0 <_vfiprintf_r+0x44>
 80067e8:	2300      	movs	r3, #0
 80067ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80067ec:	2320      	movs	r3, #32
 80067ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80067f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80067f6:	2330      	movs	r3, #48	@ 0x30
 80067f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80069a8 <_vfiprintf_r+0x21c>
 80067fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006800:	f04f 0901 	mov.w	r9, #1
 8006804:	4623      	mov	r3, r4
 8006806:	469a      	mov	sl, r3
 8006808:	f813 2b01 	ldrb.w	r2, [r3], #1
 800680c:	b10a      	cbz	r2, 8006812 <_vfiprintf_r+0x86>
 800680e:	2a25      	cmp	r2, #37	@ 0x25
 8006810:	d1f9      	bne.n	8006806 <_vfiprintf_r+0x7a>
 8006812:	ebba 0b04 	subs.w	fp, sl, r4
 8006816:	d00b      	beq.n	8006830 <_vfiprintf_r+0xa4>
 8006818:	465b      	mov	r3, fp
 800681a:	4622      	mov	r2, r4
 800681c:	4629      	mov	r1, r5
 800681e:	4630      	mov	r0, r6
 8006820:	f7ff ffa2 	bl	8006768 <__sfputs_r>
 8006824:	3001      	adds	r0, #1
 8006826:	f000 80a7 	beq.w	8006978 <_vfiprintf_r+0x1ec>
 800682a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800682c:	445a      	add	r2, fp
 800682e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006830:	f89a 3000 	ldrb.w	r3, [sl]
 8006834:	2b00      	cmp	r3, #0
 8006836:	f000 809f 	beq.w	8006978 <_vfiprintf_r+0x1ec>
 800683a:	2300      	movs	r3, #0
 800683c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006840:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006844:	f10a 0a01 	add.w	sl, sl, #1
 8006848:	9304      	str	r3, [sp, #16]
 800684a:	9307      	str	r3, [sp, #28]
 800684c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006850:	931a      	str	r3, [sp, #104]	@ 0x68
 8006852:	4654      	mov	r4, sl
 8006854:	2205      	movs	r2, #5
 8006856:	f814 1b01 	ldrb.w	r1, [r4], #1
 800685a:	4853      	ldr	r0, [pc, #332]	@ (80069a8 <_vfiprintf_r+0x21c>)
 800685c:	f7f9 fcc0 	bl	80001e0 <memchr>
 8006860:	9a04      	ldr	r2, [sp, #16]
 8006862:	b9d8      	cbnz	r0, 800689c <_vfiprintf_r+0x110>
 8006864:	06d1      	lsls	r1, r2, #27
 8006866:	bf44      	itt	mi
 8006868:	2320      	movmi	r3, #32
 800686a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800686e:	0713      	lsls	r3, r2, #28
 8006870:	bf44      	itt	mi
 8006872:	232b      	movmi	r3, #43	@ 0x2b
 8006874:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006878:	f89a 3000 	ldrb.w	r3, [sl]
 800687c:	2b2a      	cmp	r3, #42	@ 0x2a
 800687e:	d015      	beq.n	80068ac <_vfiprintf_r+0x120>
 8006880:	9a07      	ldr	r2, [sp, #28]
 8006882:	4654      	mov	r4, sl
 8006884:	2000      	movs	r0, #0
 8006886:	f04f 0c0a 	mov.w	ip, #10
 800688a:	4621      	mov	r1, r4
 800688c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006890:	3b30      	subs	r3, #48	@ 0x30
 8006892:	2b09      	cmp	r3, #9
 8006894:	d94b      	bls.n	800692e <_vfiprintf_r+0x1a2>
 8006896:	b1b0      	cbz	r0, 80068c6 <_vfiprintf_r+0x13a>
 8006898:	9207      	str	r2, [sp, #28]
 800689a:	e014      	b.n	80068c6 <_vfiprintf_r+0x13a>
 800689c:	eba0 0308 	sub.w	r3, r0, r8
 80068a0:	fa09 f303 	lsl.w	r3, r9, r3
 80068a4:	4313      	orrs	r3, r2
 80068a6:	9304      	str	r3, [sp, #16]
 80068a8:	46a2      	mov	sl, r4
 80068aa:	e7d2      	b.n	8006852 <_vfiprintf_r+0xc6>
 80068ac:	9b03      	ldr	r3, [sp, #12]
 80068ae:	1d19      	adds	r1, r3, #4
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	9103      	str	r1, [sp, #12]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	bfbb      	ittet	lt
 80068b8:	425b      	neglt	r3, r3
 80068ba:	f042 0202 	orrlt.w	r2, r2, #2
 80068be:	9307      	strge	r3, [sp, #28]
 80068c0:	9307      	strlt	r3, [sp, #28]
 80068c2:	bfb8      	it	lt
 80068c4:	9204      	strlt	r2, [sp, #16]
 80068c6:	7823      	ldrb	r3, [r4, #0]
 80068c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80068ca:	d10a      	bne.n	80068e2 <_vfiprintf_r+0x156>
 80068cc:	7863      	ldrb	r3, [r4, #1]
 80068ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80068d0:	d132      	bne.n	8006938 <_vfiprintf_r+0x1ac>
 80068d2:	9b03      	ldr	r3, [sp, #12]
 80068d4:	1d1a      	adds	r2, r3, #4
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	9203      	str	r2, [sp, #12]
 80068da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80068de:	3402      	adds	r4, #2
 80068e0:	9305      	str	r3, [sp, #20]
 80068e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80069b8 <_vfiprintf_r+0x22c>
 80068e6:	7821      	ldrb	r1, [r4, #0]
 80068e8:	2203      	movs	r2, #3
 80068ea:	4650      	mov	r0, sl
 80068ec:	f7f9 fc78 	bl	80001e0 <memchr>
 80068f0:	b138      	cbz	r0, 8006902 <_vfiprintf_r+0x176>
 80068f2:	9b04      	ldr	r3, [sp, #16]
 80068f4:	eba0 000a 	sub.w	r0, r0, sl
 80068f8:	2240      	movs	r2, #64	@ 0x40
 80068fa:	4082      	lsls	r2, r0
 80068fc:	4313      	orrs	r3, r2
 80068fe:	3401      	adds	r4, #1
 8006900:	9304      	str	r3, [sp, #16]
 8006902:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006906:	4829      	ldr	r0, [pc, #164]	@ (80069ac <_vfiprintf_r+0x220>)
 8006908:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800690c:	2206      	movs	r2, #6
 800690e:	f7f9 fc67 	bl	80001e0 <memchr>
 8006912:	2800      	cmp	r0, #0
 8006914:	d03f      	beq.n	8006996 <_vfiprintf_r+0x20a>
 8006916:	4b26      	ldr	r3, [pc, #152]	@ (80069b0 <_vfiprintf_r+0x224>)
 8006918:	bb1b      	cbnz	r3, 8006962 <_vfiprintf_r+0x1d6>
 800691a:	9b03      	ldr	r3, [sp, #12]
 800691c:	3307      	adds	r3, #7
 800691e:	f023 0307 	bic.w	r3, r3, #7
 8006922:	3308      	adds	r3, #8
 8006924:	9303      	str	r3, [sp, #12]
 8006926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006928:	443b      	add	r3, r7
 800692a:	9309      	str	r3, [sp, #36]	@ 0x24
 800692c:	e76a      	b.n	8006804 <_vfiprintf_r+0x78>
 800692e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006932:	460c      	mov	r4, r1
 8006934:	2001      	movs	r0, #1
 8006936:	e7a8      	b.n	800688a <_vfiprintf_r+0xfe>
 8006938:	2300      	movs	r3, #0
 800693a:	3401      	adds	r4, #1
 800693c:	9305      	str	r3, [sp, #20]
 800693e:	4619      	mov	r1, r3
 8006940:	f04f 0c0a 	mov.w	ip, #10
 8006944:	4620      	mov	r0, r4
 8006946:	f810 2b01 	ldrb.w	r2, [r0], #1
 800694a:	3a30      	subs	r2, #48	@ 0x30
 800694c:	2a09      	cmp	r2, #9
 800694e:	d903      	bls.n	8006958 <_vfiprintf_r+0x1cc>
 8006950:	2b00      	cmp	r3, #0
 8006952:	d0c6      	beq.n	80068e2 <_vfiprintf_r+0x156>
 8006954:	9105      	str	r1, [sp, #20]
 8006956:	e7c4      	b.n	80068e2 <_vfiprintf_r+0x156>
 8006958:	fb0c 2101 	mla	r1, ip, r1, r2
 800695c:	4604      	mov	r4, r0
 800695e:	2301      	movs	r3, #1
 8006960:	e7f0      	b.n	8006944 <_vfiprintf_r+0x1b8>
 8006962:	ab03      	add	r3, sp, #12
 8006964:	9300      	str	r3, [sp, #0]
 8006966:	462a      	mov	r2, r5
 8006968:	4b12      	ldr	r3, [pc, #72]	@ (80069b4 <_vfiprintf_r+0x228>)
 800696a:	a904      	add	r1, sp, #16
 800696c:	4630      	mov	r0, r6
 800696e:	f7fd fda1 	bl	80044b4 <_printf_float>
 8006972:	4607      	mov	r7, r0
 8006974:	1c78      	adds	r0, r7, #1
 8006976:	d1d6      	bne.n	8006926 <_vfiprintf_r+0x19a>
 8006978:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800697a:	07d9      	lsls	r1, r3, #31
 800697c:	d405      	bmi.n	800698a <_vfiprintf_r+0x1fe>
 800697e:	89ab      	ldrh	r3, [r5, #12]
 8006980:	059a      	lsls	r2, r3, #22
 8006982:	d402      	bmi.n	800698a <_vfiprintf_r+0x1fe>
 8006984:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006986:	f7fe facf 	bl	8004f28 <__retarget_lock_release_recursive>
 800698a:	89ab      	ldrh	r3, [r5, #12]
 800698c:	065b      	lsls	r3, r3, #25
 800698e:	f53f af1f 	bmi.w	80067d0 <_vfiprintf_r+0x44>
 8006992:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006994:	e71e      	b.n	80067d4 <_vfiprintf_r+0x48>
 8006996:	ab03      	add	r3, sp, #12
 8006998:	9300      	str	r3, [sp, #0]
 800699a:	462a      	mov	r2, r5
 800699c:	4b05      	ldr	r3, [pc, #20]	@ (80069b4 <_vfiprintf_r+0x228>)
 800699e:	a904      	add	r1, sp, #16
 80069a0:	4630      	mov	r0, r6
 80069a2:	f7fe f81f 	bl	80049e4 <_printf_i>
 80069a6:	e7e4      	b.n	8006972 <_vfiprintf_r+0x1e6>
 80069a8:	08006e6c 	.word	0x08006e6c
 80069ac:	08006e76 	.word	0x08006e76
 80069b0:	080044b5 	.word	0x080044b5
 80069b4:	08006769 	.word	0x08006769
 80069b8:	08006e72 	.word	0x08006e72

080069bc <__swbuf_r>:
 80069bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069be:	460e      	mov	r6, r1
 80069c0:	4614      	mov	r4, r2
 80069c2:	4605      	mov	r5, r0
 80069c4:	b118      	cbz	r0, 80069ce <__swbuf_r+0x12>
 80069c6:	6a03      	ldr	r3, [r0, #32]
 80069c8:	b90b      	cbnz	r3, 80069ce <__swbuf_r+0x12>
 80069ca:	f7fe f9b5 	bl	8004d38 <__sinit>
 80069ce:	69a3      	ldr	r3, [r4, #24]
 80069d0:	60a3      	str	r3, [r4, #8]
 80069d2:	89a3      	ldrh	r3, [r4, #12]
 80069d4:	071a      	lsls	r2, r3, #28
 80069d6:	d501      	bpl.n	80069dc <__swbuf_r+0x20>
 80069d8:	6923      	ldr	r3, [r4, #16]
 80069da:	b943      	cbnz	r3, 80069ee <__swbuf_r+0x32>
 80069dc:	4621      	mov	r1, r4
 80069de:	4628      	mov	r0, r5
 80069e0:	f000 f82a 	bl	8006a38 <__swsetup_r>
 80069e4:	b118      	cbz	r0, 80069ee <__swbuf_r+0x32>
 80069e6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80069ea:	4638      	mov	r0, r7
 80069ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069ee:	6823      	ldr	r3, [r4, #0]
 80069f0:	6922      	ldr	r2, [r4, #16]
 80069f2:	1a98      	subs	r0, r3, r2
 80069f4:	6963      	ldr	r3, [r4, #20]
 80069f6:	b2f6      	uxtb	r6, r6
 80069f8:	4283      	cmp	r3, r0
 80069fa:	4637      	mov	r7, r6
 80069fc:	dc05      	bgt.n	8006a0a <__swbuf_r+0x4e>
 80069fe:	4621      	mov	r1, r4
 8006a00:	4628      	mov	r0, r5
 8006a02:	f7ff fdf7 	bl	80065f4 <_fflush_r>
 8006a06:	2800      	cmp	r0, #0
 8006a08:	d1ed      	bne.n	80069e6 <__swbuf_r+0x2a>
 8006a0a:	68a3      	ldr	r3, [r4, #8]
 8006a0c:	3b01      	subs	r3, #1
 8006a0e:	60a3      	str	r3, [r4, #8]
 8006a10:	6823      	ldr	r3, [r4, #0]
 8006a12:	1c5a      	adds	r2, r3, #1
 8006a14:	6022      	str	r2, [r4, #0]
 8006a16:	701e      	strb	r6, [r3, #0]
 8006a18:	6962      	ldr	r2, [r4, #20]
 8006a1a:	1c43      	adds	r3, r0, #1
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d004      	beq.n	8006a2a <__swbuf_r+0x6e>
 8006a20:	89a3      	ldrh	r3, [r4, #12]
 8006a22:	07db      	lsls	r3, r3, #31
 8006a24:	d5e1      	bpl.n	80069ea <__swbuf_r+0x2e>
 8006a26:	2e0a      	cmp	r6, #10
 8006a28:	d1df      	bne.n	80069ea <__swbuf_r+0x2e>
 8006a2a:	4621      	mov	r1, r4
 8006a2c:	4628      	mov	r0, r5
 8006a2e:	f7ff fde1 	bl	80065f4 <_fflush_r>
 8006a32:	2800      	cmp	r0, #0
 8006a34:	d0d9      	beq.n	80069ea <__swbuf_r+0x2e>
 8006a36:	e7d6      	b.n	80069e6 <__swbuf_r+0x2a>

08006a38 <__swsetup_r>:
 8006a38:	b538      	push	{r3, r4, r5, lr}
 8006a3a:	4b29      	ldr	r3, [pc, #164]	@ (8006ae0 <__swsetup_r+0xa8>)
 8006a3c:	4605      	mov	r5, r0
 8006a3e:	6818      	ldr	r0, [r3, #0]
 8006a40:	460c      	mov	r4, r1
 8006a42:	b118      	cbz	r0, 8006a4c <__swsetup_r+0x14>
 8006a44:	6a03      	ldr	r3, [r0, #32]
 8006a46:	b90b      	cbnz	r3, 8006a4c <__swsetup_r+0x14>
 8006a48:	f7fe f976 	bl	8004d38 <__sinit>
 8006a4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a50:	0719      	lsls	r1, r3, #28
 8006a52:	d422      	bmi.n	8006a9a <__swsetup_r+0x62>
 8006a54:	06da      	lsls	r2, r3, #27
 8006a56:	d407      	bmi.n	8006a68 <__swsetup_r+0x30>
 8006a58:	2209      	movs	r2, #9
 8006a5a:	602a      	str	r2, [r5, #0]
 8006a5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a60:	81a3      	strh	r3, [r4, #12]
 8006a62:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a66:	e033      	b.n	8006ad0 <__swsetup_r+0x98>
 8006a68:	0758      	lsls	r0, r3, #29
 8006a6a:	d512      	bpl.n	8006a92 <__swsetup_r+0x5a>
 8006a6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a6e:	b141      	cbz	r1, 8006a82 <__swsetup_r+0x4a>
 8006a70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a74:	4299      	cmp	r1, r3
 8006a76:	d002      	beq.n	8006a7e <__swsetup_r+0x46>
 8006a78:	4628      	mov	r0, r5
 8006a7a:	f7ff f8bd 	bl	8005bf8 <_free_r>
 8006a7e:	2300      	movs	r3, #0
 8006a80:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a82:	89a3      	ldrh	r3, [r4, #12]
 8006a84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006a88:	81a3      	strh	r3, [r4, #12]
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	6063      	str	r3, [r4, #4]
 8006a8e:	6923      	ldr	r3, [r4, #16]
 8006a90:	6023      	str	r3, [r4, #0]
 8006a92:	89a3      	ldrh	r3, [r4, #12]
 8006a94:	f043 0308 	orr.w	r3, r3, #8
 8006a98:	81a3      	strh	r3, [r4, #12]
 8006a9a:	6923      	ldr	r3, [r4, #16]
 8006a9c:	b94b      	cbnz	r3, 8006ab2 <__swsetup_r+0x7a>
 8006a9e:	89a3      	ldrh	r3, [r4, #12]
 8006aa0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006aa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006aa8:	d003      	beq.n	8006ab2 <__swsetup_r+0x7a>
 8006aaa:	4621      	mov	r1, r4
 8006aac:	4628      	mov	r0, r5
 8006aae:	f000 f883 	bl	8006bb8 <__smakebuf_r>
 8006ab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ab6:	f013 0201 	ands.w	r2, r3, #1
 8006aba:	d00a      	beq.n	8006ad2 <__swsetup_r+0x9a>
 8006abc:	2200      	movs	r2, #0
 8006abe:	60a2      	str	r2, [r4, #8]
 8006ac0:	6962      	ldr	r2, [r4, #20]
 8006ac2:	4252      	negs	r2, r2
 8006ac4:	61a2      	str	r2, [r4, #24]
 8006ac6:	6922      	ldr	r2, [r4, #16]
 8006ac8:	b942      	cbnz	r2, 8006adc <__swsetup_r+0xa4>
 8006aca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006ace:	d1c5      	bne.n	8006a5c <__swsetup_r+0x24>
 8006ad0:	bd38      	pop	{r3, r4, r5, pc}
 8006ad2:	0799      	lsls	r1, r3, #30
 8006ad4:	bf58      	it	pl
 8006ad6:	6962      	ldrpl	r2, [r4, #20]
 8006ad8:	60a2      	str	r2, [r4, #8]
 8006ada:	e7f4      	b.n	8006ac6 <__swsetup_r+0x8e>
 8006adc:	2000      	movs	r0, #0
 8006ade:	e7f7      	b.n	8006ad0 <__swsetup_r+0x98>
 8006ae0:	2000001c 	.word	0x2000001c

08006ae4 <_raise_r>:
 8006ae4:	291f      	cmp	r1, #31
 8006ae6:	b538      	push	{r3, r4, r5, lr}
 8006ae8:	4605      	mov	r5, r0
 8006aea:	460c      	mov	r4, r1
 8006aec:	d904      	bls.n	8006af8 <_raise_r+0x14>
 8006aee:	2316      	movs	r3, #22
 8006af0:	6003      	str	r3, [r0, #0]
 8006af2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006af6:	bd38      	pop	{r3, r4, r5, pc}
 8006af8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006afa:	b112      	cbz	r2, 8006b02 <_raise_r+0x1e>
 8006afc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006b00:	b94b      	cbnz	r3, 8006b16 <_raise_r+0x32>
 8006b02:	4628      	mov	r0, r5
 8006b04:	f000 f830 	bl	8006b68 <_getpid_r>
 8006b08:	4622      	mov	r2, r4
 8006b0a:	4601      	mov	r1, r0
 8006b0c:	4628      	mov	r0, r5
 8006b0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b12:	f000 b817 	b.w	8006b44 <_kill_r>
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d00a      	beq.n	8006b30 <_raise_r+0x4c>
 8006b1a:	1c59      	adds	r1, r3, #1
 8006b1c:	d103      	bne.n	8006b26 <_raise_r+0x42>
 8006b1e:	2316      	movs	r3, #22
 8006b20:	6003      	str	r3, [r0, #0]
 8006b22:	2001      	movs	r0, #1
 8006b24:	e7e7      	b.n	8006af6 <_raise_r+0x12>
 8006b26:	2100      	movs	r1, #0
 8006b28:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006b2c:	4620      	mov	r0, r4
 8006b2e:	4798      	blx	r3
 8006b30:	2000      	movs	r0, #0
 8006b32:	e7e0      	b.n	8006af6 <_raise_r+0x12>

08006b34 <raise>:
 8006b34:	4b02      	ldr	r3, [pc, #8]	@ (8006b40 <raise+0xc>)
 8006b36:	4601      	mov	r1, r0
 8006b38:	6818      	ldr	r0, [r3, #0]
 8006b3a:	f7ff bfd3 	b.w	8006ae4 <_raise_r>
 8006b3e:	bf00      	nop
 8006b40:	2000001c 	.word	0x2000001c

08006b44 <_kill_r>:
 8006b44:	b538      	push	{r3, r4, r5, lr}
 8006b46:	4d07      	ldr	r5, [pc, #28]	@ (8006b64 <_kill_r+0x20>)
 8006b48:	2300      	movs	r3, #0
 8006b4a:	4604      	mov	r4, r0
 8006b4c:	4608      	mov	r0, r1
 8006b4e:	4611      	mov	r1, r2
 8006b50:	602b      	str	r3, [r5, #0]
 8006b52:	f7fa fc35 	bl	80013c0 <_kill>
 8006b56:	1c43      	adds	r3, r0, #1
 8006b58:	d102      	bne.n	8006b60 <_kill_r+0x1c>
 8006b5a:	682b      	ldr	r3, [r5, #0]
 8006b5c:	b103      	cbz	r3, 8006b60 <_kill_r+0x1c>
 8006b5e:	6023      	str	r3, [r4, #0]
 8006b60:	bd38      	pop	{r3, r4, r5, pc}
 8006b62:	bf00      	nop
 8006b64:	20004378 	.word	0x20004378

08006b68 <_getpid_r>:
 8006b68:	f7fa bc22 	b.w	80013b0 <_getpid>

08006b6c <__swhatbuf_r>:
 8006b6c:	b570      	push	{r4, r5, r6, lr}
 8006b6e:	460c      	mov	r4, r1
 8006b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b74:	2900      	cmp	r1, #0
 8006b76:	b096      	sub	sp, #88	@ 0x58
 8006b78:	4615      	mov	r5, r2
 8006b7a:	461e      	mov	r6, r3
 8006b7c:	da0d      	bge.n	8006b9a <__swhatbuf_r+0x2e>
 8006b7e:	89a3      	ldrh	r3, [r4, #12]
 8006b80:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006b84:	f04f 0100 	mov.w	r1, #0
 8006b88:	bf14      	ite	ne
 8006b8a:	2340      	movne	r3, #64	@ 0x40
 8006b8c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006b90:	2000      	movs	r0, #0
 8006b92:	6031      	str	r1, [r6, #0]
 8006b94:	602b      	str	r3, [r5, #0]
 8006b96:	b016      	add	sp, #88	@ 0x58
 8006b98:	bd70      	pop	{r4, r5, r6, pc}
 8006b9a:	466a      	mov	r2, sp
 8006b9c:	f000 f848 	bl	8006c30 <_fstat_r>
 8006ba0:	2800      	cmp	r0, #0
 8006ba2:	dbec      	blt.n	8006b7e <__swhatbuf_r+0x12>
 8006ba4:	9901      	ldr	r1, [sp, #4]
 8006ba6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006baa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006bae:	4259      	negs	r1, r3
 8006bb0:	4159      	adcs	r1, r3
 8006bb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006bb6:	e7eb      	b.n	8006b90 <__swhatbuf_r+0x24>

08006bb8 <__smakebuf_r>:
 8006bb8:	898b      	ldrh	r3, [r1, #12]
 8006bba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bbc:	079d      	lsls	r5, r3, #30
 8006bbe:	4606      	mov	r6, r0
 8006bc0:	460c      	mov	r4, r1
 8006bc2:	d507      	bpl.n	8006bd4 <__smakebuf_r+0x1c>
 8006bc4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006bc8:	6023      	str	r3, [r4, #0]
 8006bca:	6123      	str	r3, [r4, #16]
 8006bcc:	2301      	movs	r3, #1
 8006bce:	6163      	str	r3, [r4, #20]
 8006bd0:	b003      	add	sp, #12
 8006bd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bd4:	ab01      	add	r3, sp, #4
 8006bd6:	466a      	mov	r2, sp
 8006bd8:	f7ff ffc8 	bl	8006b6c <__swhatbuf_r>
 8006bdc:	9f00      	ldr	r7, [sp, #0]
 8006bde:	4605      	mov	r5, r0
 8006be0:	4639      	mov	r1, r7
 8006be2:	4630      	mov	r0, r6
 8006be4:	f7ff f87c 	bl	8005ce0 <_malloc_r>
 8006be8:	b948      	cbnz	r0, 8006bfe <__smakebuf_r+0x46>
 8006bea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bee:	059a      	lsls	r2, r3, #22
 8006bf0:	d4ee      	bmi.n	8006bd0 <__smakebuf_r+0x18>
 8006bf2:	f023 0303 	bic.w	r3, r3, #3
 8006bf6:	f043 0302 	orr.w	r3, r3, #2
 8006bfa:	81a3      	strh	r3, [r4, #12]
 8006bfc:	e7e2      	b.n	8006bc4 <__smakebuf_r+0xc>
 8006bfe:	89a3      	ldrh	r3, [r4, #12]
 8006c00:	6020      	str	r0, [r4, #0]
 8006c02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c06:	81a3      	strh	r3, [r4, #12]
 8006c08:	9b01      	ldr	r3, [sp, #4]
 8006c0a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006c0e:	b15b      	cbz	r3, 8006c28 <__smakebuf_r+0x70>
 8006c10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c14:	4630      	mov	r0, r6
 8006c16:	f000 f81d 	bl	8006c54 <_isatty_r>
 8006c1a:	b128      	cbz	r0, 8006c28 <__smakebuf_r+0x70>
 8006c1c:	89a3      	ldrh	r3, [r4, #12]
 8006c1e:	f023 0303 	bic.w	r3, r3, #3
 8006c22:	f043 0301 	orr.w	r3, r3, #1
 8006c26:	81a3      	strh	r3, [r4, #12]
 8006c28:	89a3      	ldrh	r3, [r4, #12]
 8006c2a:	431d      	orrs	r5, r3
 8006c2c:	81a5      	strh	r5, [r4, #12]
 8006c2e:	e7cf      	b.n	8006bd0 <__smakebuf_r+0x18>

08006c30 <_fstat_r>:
 8006c30:	b538      	push	{r3, r4, r5, lr}
 8006c32:	4d07      	ldr	r5, [pc, #28]	@ (8006c50 <_fstat_r+0x20>)
 8006c34:	2300      	movs	r3, #0
 8006c36:	4604      	mov	r4, r0
 8006c38:	4608      	mov	r0, r1
 8006c3a:	4611      	mov	r1, r2
 8006c3c:	602b      	str	r3, [r5, #0]
 8006c3e:	f7fa fc1f 	bl	8001480 <_fstat>
 8006c42:	1c43      	adds	r3, r0, #1
 8006c44:	d102      	bne.n	8006c4c <_fstat_r+0x1c>
 8006c46:	682b      	ldr	r3, [r5, #0]
 8006c48:	b103      	cbz	r3, 8006c4c <_fstat_r+0x1c>
 8006c4a:	6023      	str	r3, [r4, #0]
 8006c4c:	bd38      	pop	{r3, r4, r5, pc}
 8006c4e:	bf00      	nop
 8006c50:	20004378 	.word	0x20004378

08006c54 <_isatty_r>:
 8006c54:	b538      	push	{r3, r4, r5, lr}
 8006c56:	4d06      	ldr	r5, [pc, #24]	@ (8006c70 <_isatty_r+0x1c>)
 8006c58:	2300      	movs	r3, #0
 8006c5a:	4604      	mov	r4, r0
 8006c5c:	4608      	mov	r0, r1
 8006c5e:	602b      	str	r3, [r5, #0]
 8006c60:	f7fa fc1e 	bl	80014a0 <_isatty>
 8006c64:	1c43      	adds	r3, r0, #1
 8006c66:	d102      	bne.n	8006c6e <_isatty_r+0x1a>
 8006c68:	682b      	ldr	r3, [r5, #0]
 8006c6a:	b103      	cbz	r3, 8006c6e <_isatty_r+0x1a>
 8006c6c:	6023      	str	r3, [r4, #0]
 8006c6e:	bd38      	pop	{r3, r4, r5, pc}
 8006c70:	20004378 	.word	0x20004378

08006c74 <_init>:
 8006c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c76:	bf00      	nop
 8006c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c7a:	bc08      	pop	{r3}
 8006c7c:	469e      	mov	lr, r3
 8006c7e:	4770      	bx	lr

08006c80 <_fini>:
 8006c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c82:	bf00      	nop
 8006c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c86:	bc08      	pop	{r3}
 8006c88:	469e      	mov	lr, r3
 8006c8a:	4770      	bx	lr
