time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
33,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]",[None]
33,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
35,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",[None]
35,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
36,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]",[None]
36,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
37,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']",[None]
37,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']",[None]
38,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']",[None]
38,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']",[],"['1', None]",[None]
38,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['2'],[],"['1', '3']",[None]
39,4 added to ready queue,enqueue,4,,"['2', '4']",[],"['1', '3']",[None]
39,5 added to ready queue,enqueue,5,,"['2', '4', '5']",[],"['1', '3']",[None]
39,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '4', '5', '1']",[],"[None, '3']",[None]
39,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '5', '1']",[],"['2', '3']",[None]
40,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '5', '1', '3']",[],"['2', None]",[None]
40,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '1', '3']",[],"['2', '4']",[None]
41,6 added to ready queue,enqueue,6,,"['5', '1', '3', '6']",[],"['2', '4']",[None]
41,7 added to ready queue,enqueue,7,,"['5', '1', '3', '6', '7']",[],"['2', '4']",[None]
41,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['5', '1', '3', '6', '7']",['2'],"[None, '4']",[None]
41,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['1', '3', '6', '7']",['2'],"['5', '4']",[None]
41,2 dispatched to IO0,dispatch_io,2,IO0,"['1', '3', '6', '7']",[],"['5', '4']",['2']
42,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '3', '6', '7', '4']",[],"['5', None]",['2']
42,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['3', '6', '7', '4']",[],"['5', '1']",['2']
43,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['3', '6', '7', '4', '5']",[],"[None, '1']",['2']
43,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['3', '6', '7', '4', '5', '1']",[],"[None, None]",['2']
43,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '7', '4', '5', '1']",[],"['3', None]",['2']
43,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '4', '5', '1']",[],"['3', '6']",['2']
45,8 added to ready queue,enqueue,8,,"['7', '4', '5', '1', '8']",[],"['3', '6']",['2']
45,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['7', '4', '5', '1', '8', '3']",[],"[None, '6']",['2']
45,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '4', '5', '1', '8', '3', '6']",[],"[None, None]",['2']
45,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '5', '1', '8', '3', '6']",[],"['7', None]",['2']
45,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '1', '8', '3', '6']",[],"['7', '4']",['2']
46,9 added to ready queue,enqueue,9,,"['5', '1', '8', '3', '6', '9']",[],"['7', '4']",['2']
46,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['5', '1', '8', '3', '6', '9', '4']",[],"['7', None]",['2']
46,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['1', '8', '3', '6', '9', '4']",[],"['7', '5']",['2']
47,10 added to ready queue,enqueue,10,,"['1', '8', '3', '6', '9', '4', '10']",[],"['7', '5']",['2']
47,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['1', '8', '3', '6', '9', '4', '10', '7']",[],"[None, '5']",['2']
47,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '3', '6', '9', '4', '10', '7']",[],"['1', '5']",['2']
48,11 added to ready queue,enqueue,11,,"['8', '3', '6', '9', '4', '10', '7', '11']",[],"['1', '5']",['2']
48,12 added to ready queue,enqueue,12,,"['8', '3', '6', '9', '4', '10', '7', '11', '12']",[],"['1', '5']",['2']
48,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['8', '3', '6', '9', '4', '10', '7', '11', '12']",['5'],"['1', None]",['2']
48,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '6', '9', '4', '10', '7', '11', '12']",['5'],"['1', '8']",['2']
49,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '6', '9', '4', '10', '7', '11', '12', '1']",['5'],"[None, '8']",['2']
49,2 finished I/O → ready queue,io_to_ready,2,IO0,"['3', '6', '9', '4', '10', '7', '11', '12', '1', '2']",['5'],"[None, '8']",[None]
49,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '9', '4', '10', '7', '11', '12', '1', '2']",['5'],"['3', '8']",[None]
49,5 dispatched to IO0,dispatch_io,5,IO0,"['6', '9', '4', '10', '7', '11', '12', '1', '2']",[],"['3', '8']",['5']
50,13 added to ready queue,enqueue,13,,"['6', '9', '4', '10', '7', '11', '12', '1', '2', '13']",[],"['3', '8']",['5']
50,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['6', '9', '4', '10', '7', '11', '12', '1', '2', '13', '8']",[],"['3', None]",['5']
50,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '4', '10', '7', '11', '12', '1', '2', '13', '8']",[],"['3', '6']",['5']
51,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['9', '4', '10', '7', '11', '12', '1', '2', '13', '8', '3']",[],"[None, '6']",['5']
51,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['9', '4', '10', '7', '11', '12', '1', '2', '13', '8', '3']",['6'],"[None, None]",['5']
51,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '10', '7', '11', '12', '1', '2', '13', '8', '3']",['6'],"['9', None]",['5']
51,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '7', '11', '12', '1', '2', '13', '8', '3']",['6'],"['9', '4']",['5']
53,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '7', '11', '12', '1', '2', '13', '8', '3', '9']",['6'],"[None, '4']",['5']
53,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['10', '7', '11', '12', '1', '2', '13', '8', '3', '9', '4']",['6'],"[None, None]",['5']
53,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '11', '12', '1', '2', '13', '8', '3', '9', '4']",['6'],"['10', None]",['5']
53,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['11', '12', '1', '2', '13', '8', '3', '9', '4']",['6'],"['10', '7']",['5']
55,14 added to ready queue,enqueue,14,,"['11', '12', '1', '2', '13', '8', '3', '9', '4', '14']",['6'],"['10', '7']",['5']
55,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['11', '12', '1', '2', '13', '8', '3', '9', '4', '14', '10']",['6'],"[None, '7']",['5']
55,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['11', '12', '1', '2', '13', '8', '3', '9', '4', '14', '10']","['6', '7']","[None, None]",['5']
55,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '1', '2', '13', '8', '3', '9', '4', '14', '10']","['6', '7']","['11', None]",['5']
55,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['1', '2', '13', '8', '3', '9', '4', '14', '10']","['6', '7']","['11', '12']",['5']
57,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['1', '2', '13', '8', '3', '9', '4', '14', '10', '11']","['6', '7']","[None, '12']",['5']
57,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['1', '2', '13', '8', '3', '9', '4', '14', '10', '11', '12']","['6', '7']","[None, None]",['5']
57,5 finished I/O → ready queue,io_to_ready,5,IO0,"['1', '2', '13', '8', '3', '9', '4', '14', '10', '11', '12', '5']","['6', '7']","[None, None]",[None]
57,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '13', '8', '3', '9', '4', '14', '10', '11', '12', '5']","['6', '7']","['1', None]",[None]
57,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['13', '8', '3', '9', '4', '14', '10', '11', '12', '5']","['6', '7']","['1', '2']",[None]
57,6 dispatched to IO0,dispatch_io,6,IO0,"['13', '8', '3', '9', '4', '14', '10', '11', '12', '5']",['7'],"['1', '2']",['6']
59,15 added to ready queue,enqueue,15,,"['13', '8', '3', '9', '4', '14', '10', '11', '12', '5', '15']",['7'],"['1', '2']",['6']
59,16 added to ready queue,enqueue,16,,"['13', '8', '3', '9', '4', '14', '10', '11', '12', '5', '15', '16']",['7'],"['1', '2']",['6']
59,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['13', '8', '3', '9', '4', '14', '10', '11', '12', '5', '15', '16', '1']",['7'],"[None, '2']",['6']
59,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['13', '8', '3', '9', '4', '14', '10', '11', '12', '5', '15', '16', '1', '2']",['7'],"[None, None]",['6']
59,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '3', '9', '4', '14', '10', '11', '12', '5', '15', '16', '1', '2']",['7'],"['13', None]",['6']
59,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '9', '4', '14', '10', '11', '12', '5', '15', '16', '1', '2']",['7'],"['13', '8']",['6']
61,17 added to ready queue,enqueue,17,,"['3', '9', '4', '14', '10', '11', '12', '5', '15', '16', '1', '2', '17']",['7'],"['13', '8']",['6']
61,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['3', '9', '4', '14', '10', '11', '12', '5', '15', '16', '1', '2', '17', '13']",['7'],"[None, '8']",['6']
61,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['3', '9', '4', '14', '10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8']",['7'],"[None, None]",['6']
61,6 finished I/O → ready queue,io_to_ready,6,IO0,"['3', '9', '4', '14', '10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6']",['7'],"[None, None]",[None]
61,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['9', '4', '14', '10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6']",['7'],"['3', None]",[None]
61,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '14', '10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6']",['7'],"['3', '9']",[None]
61,7 dispatched to IO0,dispatch_io,7,IO0,"['4', '14', '10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6']",[],"['3', '9']",['7']
62,18 added to ready queue,enqueue,18,,"['4', '14', '10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18']",[],"['3', '9']",['7']
62,19 added to ready queue,enqueue,19,,"['4', '14', '10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19']",[],"['3', '9']",['7']
62,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['4', '14', '10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19']",['9'],"['3', None]",['7']
62,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['14', '10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19']",['9'],"['3', '4']",['7']
63,20 added to ready queue,enqueue,20,,"['14', '10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20']",['9'],"['3', '4']",['7']
63,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['14', '10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3']",['9'],"[None, '4']",['7']
63,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3']",['9'],"['14', '4']",['7']
64,21 added to ready queue,enqueue,21,,"['10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21']",['9'],"['14', '4']",['7']
64,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14']",['9'],"[None, '4']",['7']
64,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['10', '11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14']","['9', '4']","[None, None]",['7']
64,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14']","['9', '4']","['10', None]",['7']
64,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14']","['9', '4']","['10', '11']",['7']
65,22 added to ready queue,enqueue,22,,"['12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22']","['9', '4']","['10', '11']",['7']
65,23 added to ready queue,enqueue,23,,"['12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23']","['9', '4']","['10', '11']",['7']
66,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23']","['9', '4', '10']","[None, '11']",['7']
66,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11']","['9', '4', '10']","[None, None]",['7']
66,7 finished I/O → ready queue,io_to_ready,7,IO0,"['12', '5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7']","['9', '4', '10']","[None, None]",[None]
66,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['5', '15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7']","['9', '4', '10']","['12', None]",[None]
66,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7']","['9', '4', '10']","['12', '5']",[None]
66,9 dispatched to IO0,dispatch_io,9,IO0,"['15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7']","['4', '10']","['12', '5']",['9']
67,24 added to ready queue,enqueue,24,,"['15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24']","['4', '10']","['12', '5']",['9']
67,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['15', '16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12']","['4', '10']","[None, '5']",['9']
67,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12']","['4', '10']","['15', '5']",['9']
68,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['16', '1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5']","['4', '10']","['15', None]",['9']
68,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5']","['4', '10']","['15', '16']",['9']
69,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['1', '2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15']","['4', '10']","[None, '16']",['9']
69,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15']","['4', '10']","['1', '16']",['9']
70,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['2', '17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16']","['4', '10']","['1', None]",['9']
70,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16']","['4', '10']","['1', '2']",['9']
71,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1']","['4', '10']","[None, '2']",['9']
71,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1']","['4', '10', '2']","[None, None]",['9']
71,9 finished I/O → ready queue,io_to_ready,9,IO0,"['17', '13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9']","['4', '10', '2']","[None, None]",[None]
71,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9']","['4', '10', '2']","['17', None]",[None]
71,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9']","['4', '10', '2']","['17', '13']",[None]
71,4 dispatched to IO0,dispatch_io,4,IO0,"['8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9']","['10', '2']","['17', '13']",['4']
73,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17']","['10', '2']","[None, '13']",['4']
73,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['8', '6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13']","['10', '2']","[None, None]",['4']
73,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13']","['10', '2']","['8', None]",['4']
73,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13']","['10', '2']","['8', '6']",['4']
74,25 added to ready queue,enqueue,25,,"['18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25']","['10', '2']","['8', '6']",['4']
75,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8']","['10', '2']","[None, '6']",['4']
75,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['18', '19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6']","['10', '2']","[None, None]",['4']
75,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6']","['10', '2']","['18', None]",['4']
75,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6']","['10', '2']","['18', '19']",['4']
76,4 finished I/O → ready queue,io_to_ready,4,IO0,"['20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4']","['10', '2']","['18', '19']",[None]
76,10 dispatched to IO0,dispatch_io,10,IO0,"['20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4']",['2'],"['18', '19']",['10']
77,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18']",['2'],"[None, '19']",['10']
77,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19']",['2'],"[None, None]",['10']
77,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['3', '21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19']",['2'],"['20', None]",['10']
77,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19']",['2'],"['20', '3']",['10']
78,10 finished I/O → ready queue,io_to_ready,10,IO0,"['21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10']",['2'],"['20', '3']",[None]
78,2 dispatched to IO0,dispatch_io,2,IO0,"['21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10']",[],"['20', '3']",['2']
79,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20']",[],"[None, '3']",['2']
79,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['21', '14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3']",[],"[None, None]",['2']
79,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['14', '22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3']",[],"['21', None]",['2']
79,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3']",[],"['21', '14']",['2']
81,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21']",[],"[None, '14']",['2']
81,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['22', '23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14']",[],"[None, None]",['2']
81,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14']",[],"['22', None]",['2']
81,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14']",[],"['22', '23']",['2']
83,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22']",[],"[None, '23']",['2']
83,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['11', '7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23']",[],"[None, None]",['2']
83,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23']",[],"['11', None]",['2']
83,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23']",[],"['11', '7']",['2']
85,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11']",[],"[None, '7']",['2']
85,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['24', '12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7']",[],"[None, None]",['2']
85,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['12', '5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7']",[],"['24', None]",['2']
85,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7']",[],"['24', '12']",['2']
87,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24']",[],"[None, '12']",['2']
87,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['5', '15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12']",[],"[None, None]",['2']
87,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['15', '16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12']",[],"['5', None]",['2']
87,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12']",[],"['5', '15']",['2']
88,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12']",['15'],"['5', None]",['2']
88,2 finished I/O → ready queue,io_to_ready,2,IO0,"['16', '1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2']",['15'],"['5', None]",[None]
88,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2']",['15'],"['5', '16']",[None]
88,15 dispatched to IO0,dispatch_io,15,IO0,"['1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2']",[],"['5', '16']",['15']
89,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['1', '9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5']",[],"[None, '16']",['15']
89,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5']",[],"['1', '16']",['15']
90,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['9', '17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16']",[],"['1', None]",['15']
90,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16']",[],"['1', '9']",['15']
91,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['17', '13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1']",[],"[None, '9']",['15']
91,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1']",[],"['17', '9']",['15']
92,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1']",['17'],"[None, '9']",['15']
92,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['13', '25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9']",['17'],"[None, None]",['15']
92,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['25', '8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9']",['17'],"['13', None]",['15']
92,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9']",['17'],"['13', '25']",['15']
93,15 finished I/O → ready queue,io_to_ready,15,IO0,"['8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15']",['17'],"['13', '25']",[None]
93,17 dispatched to IO0,dispatch_io,17,IO0,"['8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15']",[],"['13', '25']",['17']
94,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13']",[],"[None, '25']",['17']
94,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['8', '6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25']",[],"[None, None]",['17']
94,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25']",[],"['8', None]",['17']
94,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25']",[],"['8', '6']",['17']
96,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25']",['8'],"[None, '6']",['17']
96,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25']","['8', '6']","[None, None]",['17']
96,17 finished I/O → ready queue,io_to_ready,17,IO0,"['4', '18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17']","['8', '6']","[None, None]",[None]
96,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['18', '19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17']","['8', '6']","['4', None]",[None]
96,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17']","['8', '6']","['4', '18']",[None]
96,8 dispatched to IO0,dispatch_io,8,IO0,"['19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17']",['6'],"['4', '18']",['8']
98,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4']",['6'],"[None, '18']",['8']
98,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18']",['6'],"[None, None]",['8']
98,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['10', '20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18']",['6'],"['19', None]",['8']
98,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18']",['6'],"['19', '10']",['8']
100,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18']","['6', '19']","[None, '10']",['8']
100,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['20', '3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10']","['6', '19']","[None, None]",['8']
100,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['3', '21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10']","['6', '19']","['20', None]",['8']
100,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10']","['6', '19']","['20', '3']",['8']
101,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10']","['6', '19', '20']","[None, '3']",['8']
101,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['21', '14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10']","['6', '19', '20', '3']","[None, None]",['8']
101,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['14', '22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10']","['6', '19', '20', '3']","['21', None]",['8']
101,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10']","['6', '19', '20', '3']","['21', '14']",['8']
103,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21']","['6', '19', '20', '3']","[None, '14']",['8']
103,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21']","['6', '19', '20', '3', '14']","[None, None]",['8']
103,8 finished I/O → ready queue,io_to_ready,8,IO0,"['22', '23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8']","['6', '19', '20', '3', '14']","[None, None]",[None]
103,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8']","['6', '19', '20', '3', '14']","['22', None]",[None]
103,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8']","['6', '19', '20', '3', '14']","['22', '23']",[None]
103,6 dispatched to IO0,dispatch_io,6,IO0,"['11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8']","['19', '20', '3', '14']","['22', '23']",['6']
105,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22']","['19', '20', '3', '14']","[None, '23']",['6']
105,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['11', '7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22']","['19', '20', '3', '14', '23']","[None, None]",['6']
105,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22']","['19', '20', '3', '14', '23']","['11', None]",['6']
105,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22']","['19', '20', '3', '14', '23']","['11', '7']",['6']
106,6 finished I/O → ready queue,io_to_ready,6,IO0,"['24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6']","['19', '20', '3', '14', '23']","['11', '7']",[None]
106,19 dispatched to IO0,dispatch_io,19,IO0,"['24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6']","['20', '3', '14', '23']","['11', '7']",['19']
107,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11']","['20', '3', '14', '23']","[None, '7']",['19']
107,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['24', '12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7']","['20', '3', '14', '23']","[None, None]",['19']
107,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['12', '2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7']","['20', '3', '14', '23']","['24', None]",['19']
107,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7']","['20', '3', '14', '23']","['24', '12']",['19']
108,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['2', '5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12']","['20', '3', '14', '23']","['24', None]",['19']
108,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12']","['20', '3', '14', '23']","['24', '2']",['19']
109,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12']","['20', '3', '14', '23', '24']","[None, '2']",['19']
109,19 finished I/O → ready queue,io_to_ready,19,IO0,"['5', '16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19']","['20', '3', '14', '23', '24']","[None, '2']",[None]
109,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19']","['20', '3', '14', '23', '24']","['5', '2']",[None]
109,20 dispatched to IO0,dispatch_io,20,IO0,"['16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19']","['3', '14', '23', '24']","['5', '2']",['20']
110,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['16', '1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2']","['3', '14', '23', '24']","['5', None]",['20']
110,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2']","['3', '14', '23', '24']","['5', '16']",['20']
111,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5']","['3', '14', '23', '24']","[None, '16']",['20']
111,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['1', '9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5']","['3', '14', '23', '24', '16']","[None, None]",['20']
111,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5']","['3', '14', '23', '24', '16']","['1', None]",['20']
111,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5']","['3', '14', '23', '24', '16']","['1', '9']",['20']
112,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1']","['3', '14', '23', '24', '16']","[None, '9']",['20']
112,20 finished I/O → ready queue,io_to_ready,20,IO0,"['15', '13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20']","['3', '14', '23', '24', '16']","[None, '9']",[None]
112,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20']","['3', '14', '23', '24', '16']","['15', '9']",[None]
112,3 dispatched to IO0,dispatch_io,3,IO0,"['13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20']","['14', '23', '24', '16']","['15', '9']",['3']
113,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['13', '25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20']","['14', '23', '24', '16', '9']","['15', None]",['3']
113,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20']","['14', '23', '24', '16', '9']","['15', '13']",['3']
114,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['25', '17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15']","['14', '23', '24', '16', '9']","[None, '13']",['3']
114,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15']","['14', '23', '24', '16', '9']","['25', '13']",['3']
115,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13']","['14', '23', '24', '16', '9']","['25', None]",['3']
115,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13']","['14', '23', '24', '16', '9']","['25', '17']",['3']
116,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['4', '18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13']","['14', '23', '24', '16', '9', '25']","[None, '17']",['3']
116,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13']","['14', '23', '24', '16', '9', '25']","['4', '17']",['3']
117,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['18', '10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13', '17']","['14', '23', '24', '16', '9', '25']","['4', None]",['3']
117,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13', '17']","['14', '23', '24', '16', '9', '25']","['4', '18']",['3']
118,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['10', '21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13', '17', '4']","['14', '23', '24', '16', '9', '25']","[None, '18']",['3']
118,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13', '17', '4']","['14', '23', '24', '16', '9', '25']","['10', '18']",['3']
119,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13', '17', '4']","['14', '23', '24', '16', '9', '25', '10']","[None, '18']",['3']
119,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['21', '8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13', '17', '4', '18']","['14', '23', '24', '16', '9', '25', '10']","[None, None]",['3']
119,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['8', '22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13', '17', '4', '18']","['14', '23', '24', '16', '9', '25', '10']","['21', None]",['3']
119,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13', '17', '4', '18']","['14', '23', '24', '16', '9', '25', '10']","['21', '8']",['3']
121,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13', '17', '4', '18', '21']","['14', '23', '24', '16', '9', '25', '10']","[None, '8']",['3']
121,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['22', '6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13', '17', '4', '18', '21', '8']","['14', '23', '24', '16', '9', '25', '10']","[None, None]",['3']
121,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['6', '11', '7', '12', '19', '2', '5', '1', '20', '15', '13', '17', '4', '18', '21', '8']","['14', '23', '24', '16', '9', '25', '10']","['22', None]",['3']
121,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['11', '7', '12', '19', '2', '5', '1', '20', '15', '13', '17', '4', '18', '21', '8']","['14', '23', '24', '16', '9', '25', '10']","['22', '6']",['3']
123,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['11', '7', '12', '19', '2', '5', '1', '20', '15', '13', '17', '4', '18', '21', '8', '22']","['14', '23', '24', '16', '9', '25', '10']","[None, '6']",['3']
123,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['11', '7', '12', '19', '2', '5', '1', '20', '15', '13', '17', '4', '18', '21', '8', '22']","['14', '23', '24', '16', '9', '25', '10', '6']","[None, None]",['3']
123,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '12', '19', '2', '5', '1', '20', '15', '13', '17', '4', '18', '21', '8', '22']","['14', '23', '24', '16', '9', '25', '10', '6']","['11', None]",['3']
123,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['12', '19', '2', '5', '1', '20', '15', '13', '17', '4', '18', '21', '8', '22']","['14', '23', '24', '16', '9', '25', '10', '6']","['11', '7']",['3']
125,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['12', '19', '2', '5', '1', '20', '15', '13', '17', '4', '18', '21', '8', '22', '11']","['14', '23', '24', '16', '9', '25', '10', '6']","[None, '7']",['3']
125,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['12', '19', '2', '5', '1', '20', '15', '13', '17', '4', '18', '21', '8', '22', '11', '7']","['14', '23', '24', '16', '9', '25', '10', '6']","[None, None]",['3']
125,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '2', '5', '1', '20', '15', '13', '17', '4', '18', '21', '8', '22', '11', '7']","['14', '23', '24', '16', '9', '25', '10', '6']","['12', None]",['3']
125,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['2', '5', '1', '20', '15', '13', '17', '4', '18', '21', '8', '22', '11', '7']","['14', '23', '24', '16', '9', '25', '10', '6']","['12', '19']",['3']
127,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['2', '5', '1', '20', '15', '13', '17', '4', '18', '21', '8', '22', '11', '7', '12']","['14', '23', '24', '16', '9', '25', '10', '6']","[None, '19']",['3']
127,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['2', '5', '1', '20', '15', '13', '17', '4', '18', '21', '8', '22', '11', '7', '12', '19']","['14', '23', '24', '16', '9', '25', '10', '6']","[None, None]",['3']
127,3 finished I/O → ready queue,io_to_ready,3,IO0,"['2', '5', '1', '20', '15', '13', '17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3']","['14', '23', '24', '16', '9', '25', '10', '6']","[None, None]",[None]
127,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '1', '20', '15', '13', '17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3']","['14', '23', '24', '16', '9', '25', '10', '6']","['2', None]",[None]
127,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['1', '20', '15', '13', '17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3']","['14', '23', '24', '16', '9', '25', '10', '6']","['2', '5']",[None]
127,14 dispatched to IO0,dispatch_io,14,IO0,"['1', '20', '15', '13', '17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3']","['23', '24', '16', '9', '25', '10', '6']","['2', '5']",['14']
128,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['1', '20', '15', '13', '17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3']","['23', '24', '16', '9', '25', '10', '6', '5']","['2', None]",['14']
128,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['20', '15', '13', '17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3']","['23', '24', '16', '9', '25', '10', '6', '5']","['2', '1']",['14']
129,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['20', '15', '13', '17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3', '2']","['23', '24', '16', '9', '25', '10', '6', '5']","[None, '1']",['14']
129,14 finished I/O → ready queue,io_to_ready,14,IO0,"['20', '15', '13', '17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3', '2', '14']","['23', '24', '16', '9', '25', '10', '6', '5']","[None, '1']",[None]
129,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['15', '13', '17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3', '2', '14']","['23', '24', '16', '9', '25', '10', '6', '5']","['20', '1']",[None]
129,23 dispatched to IO0,dispatch_io,23,IO0,"['15', '13', '17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3', '2', '14']","['24', '16', '9', '25', '10', '6', '5']","['20', '1']",['23']
130,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['15', '13', '17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3', '2', '14', '1']","['24', '16', '9', '25', '10', '6', '5']","['20', None]",['23']
130,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['13', '17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3', '2', '14', '1']","['24', '16', '9', '25', '10', '6', '5']","['20', '15']",['23']
131,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['13', '17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3', '2', '14', '1', '20']","['24', '16', '9', '25', '10', '6', '5']","[None, '15']",['23']
131,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3', '2', '14', '1', '20']","['24', '16', '9', '25', '10', '6', '5']","['13', '15']",['23']
132,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['17', '4', '18', '21', '8', '22', '11', '7', '12', '19', '3', '2', '14', '1', '20', '15']","['24', '16', '9', '25', '10', '6', '5']","['13', None]",['23']
132,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['4', '18', '21', '8', '22', '11', '7', '12', '19', '3', '2', '14', '1', '20', '15']","['24', '16', '9', '25', '10', '6', '5']","['13', '17']",['23']
133,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['4', '18', '21', '8', '22', '11', '7', '12', '19', '3', '2', '14', '1', '20', '15', '13']","['24', '16', '9', '25', '10', '6', '5']","[None, '17']",['23']
133,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['4', '18', '21', '8', '22', '11', '7', '12', '19', '3', '2', '14', '1', '20', '15', '13']","['24', '16', '9', '25', '10', '6', '5', '17']","[None, None]",['23']
133,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['18', '21', '8', '22', '11', '7', '12', '19', '3', '2', '14', '1', '20', '15', '13']","['24', '16', '9', '25', '10', '6', '5', '17']","['4', None]",['23']
133,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['21', '8', '22', '11', '7', '12', '19', '3', '2', '14', '1', '20', '15', '13']","['24', '16', '9', '25', '10', '6', '5', '17']","['4', '18']",['23']
134,23 finished I/O → ready queue,io_to_ready,23,IO0,"['21', '8', '22', '11', '7', '12', '19', '3', '2', '14', '1', '20', '15', '13', '23']","['24', '16', '9', '25', '10', '6', '5', '17']","['4', '18']",[None]
134,24 dispatched to IO0,dispatch_io,24,IO0,"['21', '8', '22', '11', '7', '12', '19', '3', '2', '14', '1', '20', '15', '13', '23']","['16', '9', '25', '10', '6', '5', '17']","['4', '18']",['24']
135,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['21', '8', '22', '11', '7', '12', '19', '3', '2', '14', '1', '20', '15', '13', '23', '4']","['16', '9', '25', '10', '6', '5', '17']","[None, '18']",['24']
135,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['21', '8', '22', '11', '7', '12', '19', '3', '2', '14', '1', '20', '15', '13', '23', '4', '18']","['16', '9', '25', '10', '6', '5', '17']","[None, None]",['24']
135,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['8', '22', '11', '7', '12', '19', '3', '2', '14', '1', '20', '15', '13', '23', '4', '18']","['16', '9', '25', '10', '6', '5', '17']","['21', None]",['24']
135,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['22', '11', '7', '12', '19', '3', '2', '14', '1', '20', '15', '13', '23', '4', '18']","['16', '9', '25', '10', '6', '5', '17']","['21', '8']",['24']
136,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['22', '11', '7', '12', '19', '3', '2', '14', '1', '20', '15', '13', '23', '4', '18', '8']","['16', '9', '25', '10', '6', '5', '17']","['21', None]",['24']
136,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['11', '7', '12', '19', '3', '2', '14', '1', '20', '15', '13', '23', '4', '18', '8']","['16', '9', '25', '10', '6', '5', '17']","['21', '22']",['24']
137,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['11', '7', '12', '19', '3', '2', '14', '1', '20', '15', '13', '23', '4', '18', '8', '21']","['16', '9', '25', '10', '6', '5', '17']","[None, '22']",['24']
137,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['11', '7', '12', '19', '3', '2', '14', '1', '20', '15', '13', '23', '4', '18', '8', '21', '22']","['16', '9', '25', '10', '6', '5', '17']","[None, None]",['24']
137,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '12', '19', '3', '2', '14', '1', '20', '15', '13', '23', '4', '18', '8', '21', '22']","['16', '9', '25', '10', '6', '5', '17']","['11', None]",['24']
137,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['12', '19', '3', '2', '14', '1', '20', '15', '13', '23', '4', '18', '8', '21', '22']","['16', '9', '25', '10', '6', '5', '17']","['11', '7']",['24']
138,7 finished all bursts,finished,7,CPU1,"['12', '19', '3', '2', '14', '1', '20', '15', '13', '23', '4', '18', '8', '21', '22']","['16', '9', '25', '10', '6', '5', '17']","['11', None]",['24']
138,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['19', '3', '2', '14', '1', '20', '15', '13', '23', '4', '18', '8', '21', '22']","['16', '9', '25', '10', '6', '5', '17']","['11', '12']",['24']
139,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['19', '3', '2', '14', '1', '20', '15', '13', '23', '4', '18', '8', '21', '22', '11']","['16', '9', '25', '10', '6', '5', '17']","[None, '12']",['24']
139,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['19', '3', '2', '14', '1', '20', '15', '13', '23', '4', '18', '8', '21', '22', '11']","['16', '9', '25', '10', '6', '5', '17', '12']","[None, None]",['24']
139,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['3', '2', '14', '1', '20', '15', '13', '23', '4', '18', '8', '21', '22', '11']","['16', '9', '25', '10', '6', '5', '17', '12']","['19', None]",['24']
139,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '14', '1', '20', '15', '13', '23', '4', '18', '8', '21', '22', '11']","['16', '9', '25', '10', '6', '5', '17', '12']","['19', '3']",['24']
141,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['2', '14', '1', '20', '15', '13', '23', '4', '18', '8', '21', '22', '11', '19']","['16', '9', '25', '10', '6', '5', '17', '12']","[None, '3']",['24']
141,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '14', '1', '20', '15', '13', '23', '4', '18', '8', '21', '22', '11', '19', '3']","['16', '9', '25', '10', '6', '5', '17', '12']","[None, None]",['24']
141,24 finished I/O → ready queue,io_to_ready,24,IO0,"['2', '14', '1', '20', '15', '13', '23', '4', '18', '8', '21', '22', '11', '19', '3', '24']","['16', '9', '25', '10', '6', '5', '17', '12']","[None, None]",[None]
141,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '1', '20', '15', '13', '23', '4', '18', '8', '21', '22', '11', '19', '3', '24']","['16', '9', '25', '10', '6', '5', '17', '12']","['2', None]",[None]
141,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['1', '20', '15', '13', '23', '4', '18', '8', '21', '22', '11', '19', '3', '24']","['16', '9', '25', '10', '6', '5', '17', '12']","['2', '14']",[None]
141,16 dispatched to IO0,dispatch_io,16,IO0,"['1', '20', '15', '13', '23', '4', '18', '8', '21', '22', '11', '19', '3', '24']","['9', '25', '10', '6', '5', '17', '12']","['2', '14']",['16']
143,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '20', '15', '13', '23', '4', '18', '8', '21', '22', '11', '19', '3', '24', '2']","['9', '25', '10', '6', '5', '17', '12']","[None, '14']",['16']
143,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['1', '20', '15', '13', '23', '4', '18', '8', '21', '22', '11', '19', '3', '24', '2', '14']","['9', '25', '10', '6', '5', '17', '12']","[None, None]",['16']
143,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['20', '15', '13', '23', '4', '18', '8', '21', '22', '11', '19', '3', '24', '2', '14']","['9', '25', '10', '6', '5', '17', '12']","['1', None]",['16']
143,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['15', '13', '23', '4', '18', '8', '21', '22', '11', '19', '3', '24', '2', '14']","['9', '25', '10', '6', '5', '17', '12']","['1', '20']",['16']
144,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['15', '13', '23', '4', '18', '8', '21', '22', '11', '19', '3', '24', '2', '14']","['9', '25', '10', '6', '5', '17', '12', '20']","['1', None]",['16']
144,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['13', '23', '4', '18', '8', '21', '22', '11', '19', '3', '24', '2', '14']","['9', '25', '10', '6', '5', '17', '12', '20']","['1', '15']",['16']
145,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['13', '23', '4', '18', '8', '21', '22', '11', '19', '3', '24', '2', '14', '1']","['9', '25', '10', '6', '5', '17', '12', '20']","[None, '15']",['16']
145,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '4', '18', '8', '21', '22', '11', '19', '3', '24', '2', '14', '1']","['9', '25', '10', '6', '5', '17', '12', '20']","['13', '15']",['16']
146,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['23', '4', '18', '8', '21', '22', '11', '19', '3', '24', '2', '14', '1', '15']","['9', '25', '10', '6', '5', '17', '12', '20']","['13', None]",['16']
146,16 finished I/O → ready queue,io_to_ready,16,IO0,"['23', '4', '18', '8', '21', '22', '11', '19', '3', '24', '2', '14', '1', '15', '16']","['9', '25', '10', '6', '5', '17', '12', '20']","['13', None]",[None]
146,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['4', '18', '8', '21', '22', '11', '19', '3', '24', '2', '14', '1', '15', '16']","['9', '25', '10', '6', '5', '17', '12', '20']","['13', '23']",[None]
146,9 dispatched to IO0,dispatch_io,9,IO0,"['4', '18', '8', '21', '22', '11', '19', '3', '24', '2', '14', '1', '15', '16']","['25', '10', '6', '5', '17', '12', '20']","['13', '23']",['9']
147,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['4', '18', '8', '21', '22', '11', '19', '3', '24', '2', '14', '1', '15', '16', '13']","['25', '10', '6', '5', '17', '12', '20']","[None, '23']",['9']
147,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['18', '8', '21', '22', '11', '19', '3', '24', '2', '14', '1', '15', '16', '13']","['25', '10', '6', '5', '17', '12', '20']","['4', '23']",['9']
148,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['18', '8', '21', '22', '11', '19', '3', '24', '2', '14', '1', '15', '16', '13', '23']","['25', '10', '6', '5', '17', '12', '20']","['4', None]",['9']
148,9 finished I/O → ready queue,io_to_ready,9,IO0,"['18', '8', '21', '22', '11', '19', '3', '24', '2', '14', '1', '15', '16', '13', '23', '9']","['25', '10', '6', '5', '17', '12', '20']","['4', None]",[None]
148,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['8', '21', '22', '11', '19', '3', '24', '2', '14', '1', '15', '16', '13', '23', '9']","['25', '10', '6', '5', '17', '12', '20']","['4', '18']",[None]
148,25 dispatched to IO0,dispatch_io,25,IO0,"['8', '21', '22', '11', '19', '3', '24', '2', '14', '1', '15', '16', '13', '23', '9']","['10', '6', '5', '17', '12', '20']","['4', '18']",['25']
149,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['8', '21', '22', '11', '19', '3', '24', '2', '14', '1', '15', '16', '13', '23', '9']","['10', '6', '5', '17', '12', '20', '4']","[None, '18']",['25']
149,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['21', '22', '11', '19', '3', '24', '2', '14', '1', '15', '16', '13', '23', '9']","['10', '6', '5', '17', '12', '20', '4']","['8', '18']",['25']
150,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['21', '22', '11', '19', '3', '24', '2', '14', '1', '15', '16', '13', '23', '9', '18']","['10', '6', '5', '17', '12', '20', '4']","['8', None]",['25']
150,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['22', '11', '19', '3', '24', '2', '14', '1', '15', '16', '13', '23', '9', '18']","['10', '6', '5', '17', '12', '20', '4']","['8', '21']",['25']
151,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['22', '11', '19', '3', '24', '2', '14', '1', '15', '16', '13', '23', '9', '18', '8']","['10', '6', '5', '17', '12', '20', '4']","[None, '21']",['25']
151,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['11', '19', '3', '24', '2', '14', '1', '15', '16', '13', '23', '9', '18', '8']","['10', '6', '5', '17', '12', '20', '4']","['22', '21']",['25']
152,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['11', '19', '3', '24', '2', '14', '1', '15', '16', '13', '23', '9', '18', '8', '21']","['10', '6', '5', '17', '12', '20', '4']","['22', None]",['25']
152,25 finished I/O → ready queue,io_to_ready,25,IO0,"['11', '19', '3', '24', '2', '14', '1', '15', '16', '13', '23', '9', '18', '8', '21', '25']","['10', '6', '5', '17', '12', '20', '4']","['22', None]",[None]
152,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['19', '3', '24', '2', '14', '1', '15', '16', '13', '23', '9', '18', '8', '21', '25']","['10', '6', '5', '17', '12', '20', '4']","['22', '11']",[None]
152,10 dispatched to IO0,dispatch_io,10,IO0,"['19', '3', '24', '2', '14', '1', '15', '16', '13', '23', '9', '18', '8', '21', '25']","['6', '5', '17', '12', '20', '4']","['22', '11']",['10']
153,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['19', '3', '24', '2', '14', '1', '15', '16', '13', '23', '9', '18', '8', '21', '25', '22']","['6', '5', '17', '12', '20', '4']","[None, '11']",['10']
153,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['3', '24', '2', '14', '1', '15', '16', '13', '23', '9', '18', '8', '21', '25', '22']","['6', '5', '17', '12', '20', '4']","['19', '11']",['10']
154,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['3', '24', '2', '14', '1', '15', '16', '13', '23', '9', '18', '8', '21', '25', '22']","['6', '5', '17', '12', '20', '4', '19']","[None, '11']",['10']
154,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['3', '24', '2', '14', '1', '15', '16', '13', '23', '9', '18', '8', '21', '25', '22', '11']","['6', '5', '17', '12', '20', '4', '19']","[None, None]",['10']
154,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['24', '2', '14', '1', '15', '16', '13', '23', '9', '18', '8', '21', '25', '22', '11']","['6', '5', '17', '12', '20', '4', '19']","['3', None]",['10']
154,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['2', '14', '1', '15', '16', '13', '23', '9', '18', '8', '21', '25', '22', '11']","['6', '5', '17', '12', '20', '4', '19']","['3', '24']",['10']
156,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '14', '1', '15', '16', '13', '23', '9', '18', '8', '21', '25', '22', '11', '3']","['6', '5', '17', '12', '20', '4', '19']","[None, '24']",['10']
156,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['2', '14', '1', '15', '16', '13', '23', '9', '18', '8', '21', '25', '22', '11', '3', '24']","['6', '5', '17', '12', '20', '4', '19']","[None, None]",['10']
156,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '1', '15', '16', '13', '23', '9', '18', '8', '21', '25', '22', '11', '3', '24']","['6', '5', '17', '12', '20', '4', '19']","['2', None]",['10']
156,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['1', '15', '16', '13', '23', '9', '18', '8', '21', '25', '22', '11', '3', '24']","['6', '5', '17', '12', '20', '4', '19']","['2', '14']",['10']
158,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '15', '16', '13', '23', '9', '18', '8', '21', '25', '22', '11', '3', '24', '2']","['6', '5', '17', '12', '20', '4', '19']","[None, '14']",['10']
158,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['1', '15', '16', '13', '23', '9', '18', '8', '21', '25', '22', '11', '3', '24', '2']","['6', '5', '17', '12', '20', '4', '19', '14']","[None, None]",['10']
158,10 finished I/O → ready queue,io_to_ready,10,IO0,"['1', '15', '16', '13', '23', '9', '18', '8', '21', '25', '22', '11', '3', '24', '2', '10']","['6', '5', '17', '12', '20', '4', '19', '14']","[None, None]",[None]
158,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['15', '16', '13', '23', '9', '18', '8', '21', '25', '22', '11', '3', '24', '2', '10']","['6', '5', '17', '12', '20', '4', '19', '14']","['1', None]",[None]
158,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '13', '23', '9', '18', '8', '21', '25', '22', '11', '3', '24', '2', '10']","['6', '5', '17', '12', '20', '4', '19', '14']","['1', '15']",[None]
158,6 dispatched to IO0,dispatch_io,6,IO0,"['16', '13', '23', '9', '18', '8', '21', '25', '22', '11', '3', '24', '2', '10']","['5', '17', '12', '20', '4', '19', '14']","['1', '15']",['6']
159,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['16', '13', '23', '9', '18', '8', '21', '25', '22', '11', '3', '24', '2', '10', '15']","['5', '17', '12', '20', '4', '19', '14']","['1', None]",['6']
159,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '23', '9', '18', '8', '21', '25', '22', '11', '3', '24', '2', '10', '15']","['5', '17', '12', '20', '4', '19', '14']","['1', '16']",['6']
160,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['13', '23', '9', '18', '8', '21', '25', '22', '11', '3', '24', '2', '10', '15', '1']","['5', '17', '12', '20', '4', '19', '14']","[None, '16']",['6']
160,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '9', '18', '8', '21', '25', '22', '11', '3', '24', '2', '10', '15', '1']","['5', '17', '12', '20', '4', '19', '14']","['13', '16']",['6']
161,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['23', '9', '18', '8', '21', '25', '22', '11', '3', '24', '2', '10', '15', '1', '16']","['5', '17', '12', '20', '4', '19', '14']","['13', None]",['6']
161,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['9', '18', '8', '21', '25', '22', '11', '3', '24', '2', '10', '15', '1', '16']","['5', '17', '12', '20', '4', '19', '14']","['13', '23']",['6']
162,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['9', '18', '8', '21', '25', '22', '11', '3', '24', '2', '10', '15', '1', '16']","['5', '17', '12', '20', '4', '19', '14', '13']","[None, '23']",['6']
162,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['9', '18', '8', '21', '25', '22', '11', '3', '24', '2', '10', '15', '1', '16', '23']","['5', '17', '12', '20', '4', '19', '14', '13']","[None, None]",['6']
162,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['18', '8', '21', '25', '22', '11', '3', '24', '2', '10', '15', '1', '16', '23']","['5', '17', '12', '20', '4', '19', '14', '13']","['9', None]",['6']
162,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['8', '21', '25', '22', '11', '3', '24', '2', '10', '15', '1', '16', '23']","['5', '17', '12', '20', '4', '19', '14', '13']","['9', '18']",['6']
163,6 finished I/O → ready queue,io_to_ready,6,IO0,"['8', '21', '25', '22', '11', '3', '24', '2', '10', '15', '1', '16', '23', '6']","['5', '17', '12', '20', '4', '19', '14', '13']","['9', '18']",[None]
163,5 dispatched to IO0,dispatch_io,5,IO0,"['8', '21', '25', '22', '11', '3', '24', '2', '10', '15', '1', '16', '23', '6']","['17', '12', '20', '4', '19', '14', '13']","['9', '18']",['5']
164,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '21', '25', '22', '11', '3', '24', '2', '10', '15', '1', '16', '23', '6', '9']","['17', '12', '20', '4', '19', '14', '13']","[None, '18']",['5']
164,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['8', '21', '25', '22', '11', '3', '24', '2', '10', '15', '1', '16', '23', '6', '9', '18']","['17', '12', '20', '4', '19', '14', '13']","[None, None]",['5']
164,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['21', '25', '22', '11', '3', '24', '2', '10', '15', '1', '16', '23', '6', '9', '18']","['17', '12', '20', '4', '19', '14', '13']","['8', None]",['5']
164,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['25', '22', '11', '3', '24', '2', '10', '15', '1', '16', '23', '6', '9', '18']","['17', '12', '20', '4', '19', '14', '13']","['8', '21']",['5']
166,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['25', '22', '11', '3', '24', '2', '10', '15', '1', '16', '23', '6', '9', '18', '8']","['17', '12', '20', '4', '19', '14', '13']","[None, '21']",['5']
166,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['25', '22', '11', '3', '24', '2', '10', '15', '1', '16', '23', '6', '9', '18', '8']","['17', '12', '20', '4', '19', '14', '13', '21']","[None, None]",['5']
166,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['22', '11', '3', '24', '2', '10', '15', '1', '16', '23', '6', '9', '18', '8']","['17', '12', '20', '4', '19', '14', '13', '21']","['25', None]",['5']
166,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['11', '3', '24', '2', '10', '15', '1', '16', '23', '6', '9', '18', '8']","['17', '12', '20', '4', '19', '14', '13', '21']","['25', '22']",['5']
168,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['11', '3', '24', '2', '10', '15', '1', '16', '23', '6', '9', '18', '8', '25']","['17', '12', '20', '4', '19', '14', '13', '21']","[None, '22']",['5']
168,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['11', '3', '24', '2', '10', '15', '1', '16', '23', '6', '9', '18', '8', '25']","['17', '12', '20', '4', '19', '14', '13', '21', '22']","[None, None]",['5']
168,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['3', '24', '2', '10', '15', '1', '16', '23', '6', '9', '18', '8', '25']","['17', '12', '20', '4', '19', '14', '13', '21', '22']","['11', None]",['5']
168,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['24', '2', '10', '15', '1', '16', '23', '6', '9', '18', '8', '25']","['17', '12', '20', '4', '19', '14', '13', '21', '22']","['11', '3']",['5']
169,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['24', '2', '10', '15', '1', '16', '23', '6', '9', '18', '8', '25', '3']","['17', '12', '20', '4', '19', '14', '13', '21', '22']","['11', None]",['5']
169,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['2', '10', '15', '1', '16', '23', '6', '9', '18', '8', '25', '3']","['17', '12', '20', '4', '19', '14', '13', '21', '22']","['11', '24']",['5']
170,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['2', '10', '15', '1', '16', '23', '6', '9', '18', '8', '25', '3', '11']","['17', '12', '20', '4', '19', '14', '13', '21', '22']","[None, '24']",['5']
170,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['2', '10', '15', '1', '16', '23', '6', '9', '18', '8', '25', '3', '11']","['17', '12', '20', '4', '19', '14', '13', '21', '22', '24']","[None, None]",['5']
170,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '15', '1', '16', '23', '6', '9', '18', '8', '25', '3', '11']","['17', '12', '20', '4', '19', '14', '13', '21', '22', '24']","['2', None]",['5']
170,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['15', '1', '16', '23', '6', '9', '18', '8', '25', '3', '11']","['17', '12', '20', '4', '19', '14', '13', '21', '22', '24']","['2', '10']",['5']
171,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['15', '1', '16', '23', '6', '9', '18', '8', '25', '3', '11']","['17', '12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","[None, '10']",['5']
171,5 finished I/O → ready queue,io_to_ready,5,IO0,"['15', '1', '16', '23', '6', '9', '18', '8', '25', '3', '11', '5']","['17', '12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","[None, '10']",[None]
171,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '16', '23', '6', '9', '18', '8', '25', '3', '11', '5']","['17', '12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","['15', '10']",[None]
171,17 dispatched to IO0,dispatch_io,17,IO0,"['1', '16', '23', '6', '9', '18', '8', '25', '3', '11', '5']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","['15', '10']",['17']
172,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['1', '16', '23', '6', '9', '18', '8', '25', '3', '11', '5', '10']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","['15', None]",['17']
172,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['16', '23', '6', '9', '18', '8', '25', '3', '11', '5', '10']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","['15', '1']",['17']
173,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '23', '6', '9', '18', '8', '25', '3', '11', '5', '10', '15']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","[None, '1']",['17']
173,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['23', '6', '9', '18', '8', '25', '3', '11', '5', '10', '15']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","['16', '1']",['17']
174,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['23', '6', '9', '18', '8', '25', '3', '11', '5', '10', '15', '1']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","['16', None]",['17']
174,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['6', '9', '18', '8', '25', '3', '11', '5', '10', '15', '1']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","['16', '23']",['17']
175,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['6', '9', '18', '8', '25', '3', '11', '5', '10', '15', '1', '16']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","[None, '23']",['17']
175,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '18', '8', '25', '3', '11', '5', '10', '15', '1', '16']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","['6', '23']",['17']
176,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['9', '18', '8', '25', '3', '11', '5', '10', '15', '1', '16', '23']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","['6', None]",['17']
176,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '8', '25', '3', '11', '5', '10', '15', '1', '16', '23']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","['6', '9']",['17']
177,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['18', '8', '25', '3', '11', '5', '10', '15', '1', '16', '23', '6']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","[None, '9']",['17']
177,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['18', '8', '25', '3', '11', '5', '10', '15', '1', '16', '23', '6', '9']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","[None, None]",['17']
177,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['8', '25', '3', '11', '5', '10', '15', '1', '16', '23', '6', '9']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","['18', None]",['17']
177,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['25', '3', '11', '5', '10', '15', '1', '16', '23', '6', '9']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","['18', '8']",['17']
178,17 finished I/O → ready queue,io_to_ready,17,IO0,"['25', '3', '11', '5', '10', '15', '1', '16', '23', '6', '9', '17']","['12', '20', '4', '19', '14', '13', '21', '22', '24', '2']","['18', '8']",[None]
178,12 dispatched to IO0,dispatch_io,12,IO0,"['25', '3', '11', '5', '10', '15', '1', '16', '23', '6', '9', '17']","['20', '4', '19', '14', '13', '21', '22', '24', '2']","['18', '8']",['12']
179,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['25', '3', '11', '5', '10', '15', '1', '16', '23', '6', '9', '17']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18']","[None, '8']",['12']
179,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['25', '3', '11', '5', '10', '15', '1', '16', '23', '6', '9', '17', '8']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18']","[None, None]",['12']
179,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['3', '11', '5', '10', '15', '1', '16', '23', '6', '9', '17', '8']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18']","['25', None]",['12']
179,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['11', '5', '10', '15', '1', '16', '23', '6', '9', '17', '8']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18']","['25', '3']",['12']
181,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['11', '5', '10', '15', '1', '16', '23', '6', '9', '17', '8', '25']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18']","[None, '3']",['12']
181,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['11', '5', '10', '15', '1', '16', '23', '6', '9', '17', '8', '25', '3']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18']","[None, None]",['12']
181,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['5', '10', '15', '1', '16', '23', '6', '9', '17', '8', '25', '3']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18']","['11', None]",['12']
181,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '15', '1', '16', '23', '6', '9', '17', '8', '25', '3']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18']","['11', '5']",['12']
182,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['10', '15', '1', '16', '23', '6', '9', '17', '8', '25', '3']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18', '5']","['11', None]",['12']
182,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['15', '1', '16', '23', '6', '9', '17', '8', '25', '3']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18', '5']","['11', '10']",['12']
183,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['15', '1', '16', '23', '6', '9', '17', '8', '25', '3', '11']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18', '5']","[None, '10']",['12']
183,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['15', '1', '16', '23', '6', '9', '17', '8', '25', '3', '11']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10']","[None, None]",['12']
183,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '16', '23', '6', '9', '17', '8', '25', '3', '11']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10']","['15', None]",['12']
183,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['16', '23', '6', '9', '17', '8', '25', '3', '11']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10']","['15', '1']",['12']
184,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['16', '23', '6', '9', '17', '8', '25', '3', '11']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15']","[None, '1']",['12']
184,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['23', '6', '9', '17', '8', '25', '3', '11']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15']","['16', '1']",['12']
185,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['23', '6', '9', '17', '8', '25', '3', '11']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16']","[None, '1']",['12']
185,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['23', '6', '9', '17', '8', '25', '3', '11', '1']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16']","[None, None]",['12']
185,12 finished I/O → ready queue,io_to_ready,12,IO0,"['23', '6', '9', '17', '8', '25', '3', '11', '1', '12']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16']","[None, None]",[None]
185,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['6', '9', '17', '8', '25', '3', '11', '1', '12']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16']","['23', None]",[None]
185,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '17', '8', '25', '3', '11', '1', '12']","['20', '4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16']","['23', '6']",[None]
185,20 dispatched to IO0,dispatch_io,20,IO0,"['9', '17', '8', '25', '3', '11', '1', '12']","['4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16']","['23', '6']",['20']
186,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['9', '17', '8', '25', '3', '11', '1', '12']","['4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6']","['23', None]",['20']
186,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['17', '8', '25', '3', '11', '1', '12']","['4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6']","['23', '9']",['20']
187,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['17', '8', '25', '3', '11', '1', '12', '23']","['4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6']","[None, '9']",['20']
187,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['8', '25', '3', '11', '1', '12', '23']","['4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6']","['17', '9']",['20']
188,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '25', '3', '11', '1', '12', '23', '9']","['4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6']","['17', None]",['20']
188,20 finished I/O → ready queue,io_to_ready,20,IO0,"['8', '25', '3', '11', '1', '12', '23', '9', '20']","['4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6']","['17', None]",[None]
188,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['25', '3', '11', '1', '12', '23', '9', '20']","['4', '19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6']","['17', '8']",[None]
188,4 dispatched to IO0,dispatch_io,4,IO0,"['25', '3', '11', '1', '12', '23', '9', '20']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6']","['17', '8']",['4']
189,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['25', '3', '11', '1', '12', '23', '9', '20', '17']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6']","[None, '8']",['4']
189,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['25', '3', '11', '1', '12', '23', '9', '20', '17']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","[None, None]",['4']
189,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['3', '11', '1', '12', '23', '9', '20', '17']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","['25', None]",['4']
189,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['11', '1', '12', '23', '9', '20', '17']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","['25', '3']",['4']
190,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['11', '1', '12', '23', '9', '20', '17', '25']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","[None, '3']",['4']
190,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['1', '12', '23', '9', '20', '17', '25']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","['11', '3']",['4']
191,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '12', '23', '9', '20', '17', '25', '3']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","['11', None]",['4']
191,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '23', '9', '20', '17', '25', '3']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","['11', '1']",['4']
192,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['12', '23', '9', '20', '17', '25', '3', '11']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","[None, '1']",['4']
192,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['23', '9', '20', '17', '25', '3', '11']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","['12', '1']",['4']
193,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['23', '9', '20', '17', '25', '3', '11', '1']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","['12', None]",['4']
193,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['9', '20', '17', '25', '3', '11', '1']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","['12', '23']",['4']
194,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['9', '20', '17', '25', '3', '11', '1', '12']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","[None, '23']",['4']
194,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['9', '20', '17', '25', '3', '11', '1', '12', '23']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","[None, None]",['4']
194,4 finished I/O → ready queue,io_to_ready,4,IO0,"['9', '20', '17', '25', '3', '11', '1', '12', '23', '4']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","[None, None]",[None]
194,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['20', '17', '25', '3', '11', '1', '12', '23', '4']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","['9', None]",[None]
194,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['17', '25', '3', '11', '1', '12', '23', '4']","['19', '14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","['9', '20']",[None]
194,19 dispatched to IO0,dispatch_io,19,IO0,"['17', '25', '3', '11', '1', '12', '23', '4']","['14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8']","['9', '20']",['19']
196,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['17', '25', '3', '11', '1', '12', '23', '4']","['14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9']","[None, '20']",['19']
196,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['17', '25', '3', '11', '1', '12', '23', '4', '20']","['14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9']","[None, None]",['19']
196,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['25', '3', '11', '1', '12', '23', '4', '20']","['14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9']","['17', None]",['19']
196,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['3', '11', '1', '12', '23', '4', '20']","['14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9']","['17', '25']",['19']
198,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['3', '11', '1', '12', '23', '4', '20']","['14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17']","[None, '25']",['19']
198,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['3', '11', '1', '12', '23', '4', '20']","['14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25']","[None, None]",['19']
198,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['11', '1', '12', '23', '4', '20']","['14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25']","['3', None]",['19']
198,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['1', '12', '23', '4', '20']","['14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25']","['3', '11']",['19']
199,19 finished I/O → ready queue,io_to_ready,19,IO0,"['1', '12', '23', '4', '20', '19']","['14', '13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25']","['3', '11']",[None]
199,14 dispatched to IO0,dispatch_io,14,IO0,"['1', '12', '23', '4', '20', '19']","['13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25']","['3', '11']",['14']
200,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '12', '23', '4', '20', '19', '3']","['13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25']","[None, '11']",['14']
200,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['1', '12', '23', '4', '20', '19', '3', '11']","['13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25']","[None, None]",['14']
200,14 finished I/O → ready queue,io_to_ready,14,IO0,"['1', '12', '23', '4', '20', '19', '3', '11', '14']","['13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25']","[None, None]",[None]
200,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['12', '23', '4', '20', '19', '3', '11', '14']","['13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25']","['1', None]",[None]
200,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['23', '4', '20', '19', '3', '11', '14']","['13', '21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25']","['1', '12']",[None]
200,13 dispatched to IO0,dispatch_io,13,IO0,"['23', '4', '20', '19', '3', '11', '14']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25']","['1', '12']",['13']
201,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['23', '4', '20', '19', '3', '11', '14', '1']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25']","[None, '12']",['13']
201,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['23', '4', '20', '19', '3', '11', '14', '1']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12']","[None, None]",['13']
201,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['4', '20', '19', '3', '11', '14', '1']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12']","['23', None]",['13']
201,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['20', '19', '3', '11', '14', '1']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12']","['23', '4']",['13']
203,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['20', '19', '3', '11', '14', '1', '23']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12']","[None, '4']",['13']
203,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['20', '19', '3', '11', '14', '1', '23', '4']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12']","[None, None]",['13']
203,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['19', '3', '11', '14', '1', '23', '4']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12']","['20', None]",['13']
203,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['3', '11', '14', '1', '23', '4']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12']","['20', '19']",['13']
205,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['3', '11', '14', '1', '23', '4', '20']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12']","[None, '19']",['13']
205,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['3', '11', '14', '1', '23', '4', '20', '19']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12']","[None, None]",['13']
205,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['11', '14', '1', '23', '4', '20', '19']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12']","['3', None]",['13']
205,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['14', '1', '23', '4', '20', '19']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12']","['3', '11']",['13']
206,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['14', '1', '23', '4', '20', '19']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3']","[None, '11']",['13']
206,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['14', '1', '23', '4', '20', '19']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","[None, None]",['13']
206,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['1', '23', '4', '20', '19']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","['14', None]",['13']
206,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['23', '4', '20', '19']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","['14', '1']",['13']
208,14 finished all bursts,finished,14,CPU0,"['23', '4', '20', '19']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","[None, '1']",['13']
208,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['23', '4', '20', '19', '1']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","[None, None]",['13']
208,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['4', '20', '19', '1']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","['23', None]",['13']
208,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['20', '19', '1']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","['23', '4']",['13']
209,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['20', '19', '1', '23']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","[None, '4']",['13']
209,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['20', '19', '1', '23', '4']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","[None, None]",['13']
209,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['19', '1', '23', '4']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","['20', None]",['13']
209,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['1', '23', '4']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","['20', '19']",['13']
210,13 finished I/O → ready queue,io_to_ready,13,IO0,"['1', '23', '4', '13']","['21', '22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","['20', '19']",[None]
210,21 dispatched to IO0,dispatch_io,21,IO0,"['1', '23', '4', '13']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","['20', '19']",['21']
211,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['1', '23', '4', '13', '20']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","[None, '19']",['21']
211,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['1', '23', '4', '13', '20', '19']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","[None, None]",['21']
211,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['23', '4', '13', '20', '19']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","['1', None]",['21']
211,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['4', '13', '20', '19']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","['1', '23']",['21']
213,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '13', '20', '19', '1']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11']","[None, '23']",['21']
213,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['4', '13', '20', '19', '1']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23']","[None, None]",['21']
213,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['13', '20', '19', '1']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23']","['4', None]",['21']
213,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '19', '1']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23']","['4', '13']",['21']
215,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['20', '19', '1']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4']","[None, '13']",['21']
215,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['20', '19', '1', '13']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4']","[None, None]",['21']
215,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['19', '1', '13']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4']","['20', None]",['21']
215,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['1', '13']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4']","['20', '19']",['21']
217,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['1', '13']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","[None, '19']",['21']
217,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['1', '13', '19']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","[None, None]",['21']
217,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['13', '19']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['1', None]",['21']
217,13 dispatched to CPU1,dispatch_cpu,13,CPU1,['19'],"['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['1', '13']",['21']
219,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['19', '1']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","[None, '13']",['21']
219,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['19', '1', '13']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","[None, None]",['21']
219,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['1', '13']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['19', None]",['21']
219,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['13'],"['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['19', '1']",['21']
220,19 finished all bursts,finished,19,CPU0,['13'],"['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","[None, '1']",['21']
220,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['13', '1']",['21']
221,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['13', None]",['21']
221,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['13', '1']",['21']
222,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","[None, '1']",['21']
222,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['13', '1']",['21']
223,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['13', None]",['21']
223,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['13', '1']",['21']
224,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","[None, '1']",['21']
224,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['13', '1']",['21']
225,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['13', None]",['21']
225,21 finished I/O → ready queue,io_to_ready,21,IO0,"['1', '21']","['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['13', None]",[None]
225,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['21'],"['22', '24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['13', '1']",[None]
225,22 dispatched to IO0,dispatch_io,22,IO0,['21'],"['24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","['13', '1']",['22']
226,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['21', '13']","['24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20']","[None, '1']",['22']
226,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['21', '13']","['24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1']","[None, None]",['22']
226,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['13'],"['24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1']","['21', None]",['22']
226,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1']","['21', '13']",['22']
227,13 finished CPU → wait queue,cpu_to_io,13,CPU1,[],"['24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', None]",['22']
227,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', None]",[None]
227,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['24', '2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', '22']",[None]
227,24 dispatched to IO0,dispatch_io,24,IO0,[],"['2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', '22']",['24']
228,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","[None, '22']",['24']
228,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', '22']",['24']
229,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,['22'],"['2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', None]",['24']
229,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', '22']",['24']
230,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","[None, '22']",['24']
230,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['21', '22']","['2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","[None, None]",['24']
230,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['22'],"['2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', None]",['24']
230,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', '22']",['24']
232,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","[None, '22']",['24']
232,22 finished all bursts,finished,22,CPU1,['21'],"['2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","[None, None]",['24']
232,24 finished I/O → ready queue,io_to_ready,24,IO0,"['21', '24']","['2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","[None, None]",[None]
232,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['24'],"['2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', None]",[None]
232,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['2', '18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', '24']",[None]
232,2 dispatched to IO0,dispatch_io,2,IO0,[],"['18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', '24']",['2']
234,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","[None, '24']",['2']
234,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['21', '24']","['18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","[None, None]",['2']
234,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['24'],"['18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', None]",['2']
234,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', '24']",['2']
236,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","[None, '24']",['2']
236,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['21', '24']","['18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","[None, None]",['2']
236,2 finished I/O → ready queue,io_to_ready,2,IO0,"['21', '24', '2']","['18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","[None, None]",[None]
236,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '2']","['18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', None]",[None]
236,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['2'],"['18', '5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', '24']",[None]
236,18 dispatched to IO0,dispatch_io,18,IO0,['2'],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13']","['21', '24']",['18']
237,24 finished CPU → wait queue,cpu_to_io,24,CPU1,['2'],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24']","['21', None]",['18']
237,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24']","['21', '2']",['18']
238,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24']","[None, '2']",['18']
238,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24']","['21', '2']",['18']
239,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,['2'],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24']","['21', None]",['18']
239,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24']","['21', '2']",['18']
240,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24']","[None, '2']",['18']
240,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24']","['21', '2']",['18']
241,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","[None, '2']",['18']
241,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","[None, None]",['18']
241,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","['2', None]",['18']
242,2 finished all bursts,finished,2,CPU0,[],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","[None, None]",['18']
242,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","[None, None]",[None]
242,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['5', '10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","['18', None]",[None]
242,5 dispatched to IO0,dispatch_io,5,IO0,[],"['10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","['18', None]",['5']
244,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","[None, None]",['5']
244,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","['18', None]",['5']
245,18 finished all bursts,finished,18,CPU0,[],"['10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","[None, None]",['5']
259,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","[None, None]",[None]
259,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['10', '15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","['5', None]",[None]
259,10 dispatched to IO0,dispatch_io,10,IO0,[],"['15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","['5', None]",['10']
260,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,['5'],"['15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","[None, None]",['10']
260,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","['5', None]",['10']
262,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","[None, None]",['10']
262,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","['5', None]",['10']
263,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","['5', None]",[None]
263,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['15', '16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","['5', '10']",[None]
263,15 dispatched to IO0,dispatch_io,15,IO0,[],"['16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","['5', '10']",['15']
264,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","[None, '10']",['15']
264,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","['5', '10']",['15']
265,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,['10'],"['16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","['5', None]",['15']
265,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21']","['5', '10']",['15']
266,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5']","[None, '10']",['15']
266,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,['10'],"['16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5']","[None, None]",['15']
266,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5']","['10', None]",['15']
268,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5']","[None, None]",['15']
268,15 finished I/O → ready queue,io_to_ready,15,IO0,"['10', '15']","['16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5']","[None, None]",[None]
268,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['15'],"['16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5']","['10', None]",[None]
268,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['16', '6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5']","['10', '15']",[None]
268,16 dispatched to IO0,dispatch_io,16,IO0,[],"['6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5']","['10', '15']",['16']
269,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","[None, '15']",['16']
270,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","[None, None]",['16']
270,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","['15', None]",['16']
272,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,['15'],"['6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","[None, None]",['16']
272,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","['15', None]",['16']
273,15 finished all bursts,finished,15,CPU0,[],"['6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","[None, None]",['16']
275,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","[None, None]",[None]
275,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['6', '8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","['16', None]",[None]
275,6 dispatched to IO0,dispatch_io,6,IO0,[],"['8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","['16', None]",['6']
277,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","[None, None]",['6']
277,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","['16', None]",['6']
278,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","[None, None]",['6']
278,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","['16', None]",['6']
280,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","[None, None]",['6']
280,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","['16', None]",['6']
281,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","['16', None]",[None]
281,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['8', '9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","['16', '6']",[None]
281,8 dispatched to IO0,dispatch_io,8,IO0,[],"['9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","['16', '6']",['8']
282,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","[None, '6']",['8']
282,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10']","['16', '6']",['8']
283,6 finished CPU → wait queue,cpu_to_io,6,CPU1,[],"['9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6']","['16', None]",['8']
284,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6']","[None, None]",['8']
284,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6']","['16', None]",['8']
285,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16']","[None, None]",['8']
288,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16']","[None, None]",[None]
288,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['9', '17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16']","['8', None]",[None]
288,9 dispatched to IO0,dispatch_io,9,IO0,[],"['17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16']","['8', None]",['9']
290,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16']","[None, None]",['9']
290,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16']","['8', None]",['9']
292,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8']","[None, None]",['9']
294,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8']","[None, None]",[None]
294,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['17', '25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8']","['9', None]",[None]
294,17 dispatched to IO0,dispatch_io,17,IO0,[],"['25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8']","['9', None]",['17']
296,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8']","[None, None]",['17']
296,17 finished I/O → ready queue,io_to_ready,17,IO0,"['9', '17']","['25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8']","[None, None]",[None]
296,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['17'],"['25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8']","['9', None]",[None]
296,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['25', '12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8']","['9', '17']",[None]
296,25 dispatched to IO0,dispatch_io,25,IO0,[],"['12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8']","['9', '17']",['25']
298,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8']","[None, '17']",['25']
298,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['9', '17']","['12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8']","[None, None]",['25']
298,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['17'],"['12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8']","['9', None]",['25']
298,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8']","['9', '17']",['25']
299,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9']","[None, '17']",['25']
299,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,['17'],"['12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9']","[None, None]",['25']
299,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9']","['17', None]",['25']
300,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9']","['17', None]",[None]
300,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['12', '3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9']","['17', '25']",[None]
300,12 dispatched to IO0,dispatch_io,12,IO0,[],"['3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9']","['17', '25']",['12']
301,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9']","[None, '25']",['12']
301,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9']","['17', '25']",['12']
302,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17']","[None, '25']",['12']
302,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17']","[None, None]",['12']
302,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17']","['25', None]",['12']
303,25 finished all bursts,finished,25,CPU0,[],"['3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17']","[None, None]",['12']
306,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17']","[None, None]",[None]
306,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['3', '11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17']","['12', None]",[None]
306,3 dispatched to IO0,dispatch_io,3,IO0,[],"['11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17']","['12', None]",['3']
308,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17']","[None, None]",['3']
308,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17']","['12', None]",['3']
310,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12']","[None, None]",['3']
315,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12']","[None, None]",[None]
315,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['11', '23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12']","['3', None]",[None]
315,11 dispatched to IO0,dispatch_io,11,IO0,[],"['23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12']","['3', None]",['11']
317,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12']","[None, None]",['11']
317,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12']","['3', None]",['11']
319,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12']","[None, None]",['11']
319,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12']","['3', None]",['11']
320,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],"['23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","[None, None]",['11']
330,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","[None, None]",[None]
330,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['23', '4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","['11', None]",[None]
330,23 dispatched to IO0,dispatch_io,23,IO0,[],"['4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","['11', None]",['23']
332,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","[None, None]",['23']
332,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","['11', None]",['23']
334,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","[None, None]",['23']
334,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","['11', None]",['23']
336,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","[None, None]",['23']
336,23 finished I/O → ready queue,io_to_ready,23,IO0,"['11', '23']","['4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","[None, None]",[None]
336,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['23'],"['4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","['11', None]",[None]
336,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['4', '20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","['11', '23']",[None]
336,4 dispatched to IO0,dispatch_io,4,IO0,[],"['20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","['11', '23']",['4']
337,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],"['20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","[None, '23']",['4']
337,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3']","['11', '23']",['4']
338,23 finished CPU → wait queue,cpu_to_io,23,CPU1,[],"['20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', None]",['4']
339,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","[None, None]",['4']
339,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', None]",['4']
341,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","[None, None]",['4']
341,4 finished I/O → ready queue,io_to_ready,4,IO0,"['11', '4']","['20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","[None, None]",[None]
341,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['4'],"['20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', None]",[None]
341,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['20', '1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', '4']",[None]
341,20 dispatched to IO0,dispatch_io,20,IO0,[],"['1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', '4']",['20']
343,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","[None, '4']",['20']
343,4 finished all bursts,finished,4,CPU1,['11'],"['1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","[None, None]",['20']
343,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', None]",['20']
344,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', None]",[None]
344,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['1', '13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', '20']",[None]
344,1 dispatched to IO0,dispatch_io,1,IO0,[],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', '20']",['1']
345,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","[None, '20']",['1']
345,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', '20']",['1']
346,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', None]",['1']
346,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', '20']",['1']
347,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","[None, '20']",['1']
347,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', '20']",['1']
348,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,['20'],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', None]",['1']
348,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23']","['11', '20']",['1']
349,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11']","[None, '20']",['1']
350,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,['20'],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11']","[None, None]",['1']
350,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11']","['20', None]",['1']
352,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11']","[None, None]",['1']
352,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11']","['20', None]",['1']
354,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",['1']
364,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",[None]
364,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['13', '24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",[None]
364,13 dispatched to IO0,dispatch_io,13,IO0,[],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['13']
366,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",['13']
366,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['13']
368,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",['13']
368,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['13']
370,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",['13']
370,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['13']
372,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",['13']
372,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['13']
374,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",['13']
374,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['13']
376,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",['13']
376,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['13']
377,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",['13']
377,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['13']
379,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",['13']
379,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['13']
381,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",['13']
381,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['13']
383,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",['13']
383,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['13']
384,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",[None]
384,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['24', '21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', '13']",[None]
384,24 dispatched to IO0,dispatch_io,24,IO0,[],"['21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', '13']",['24']
385,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, '13']",['24']
385,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', '13']",['24']
386,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['24']
386,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', '13']",['24']
387,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, '13']",['24']
387,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', '13']",['24']
388,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['24']
388,24 finished I/O → ready queue,io_to_ready,24,IO0,"['13', '24']","['21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",[None]
388,13 dispatched to CPU1,dispatch_cpu,13,CPU1,['24'],"['21', '5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', '13']",[None]
388,21 dispatched to IO0,dispatch_io,21,IO0,['24'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', '13']",['21']
389,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['24', '1']","['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, '13']",['21']
389,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['1'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['24', '13']",['21']
390,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['1', '13']","['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['24', None]",['21']
390,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['13'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['24', '1']",['21']
391,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['13', '24']","['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, '1']",['21']
391,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['24'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['13', '1']",['21']
392,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['24', '1']","['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['13', None]",['21']
392,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['1'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['13', '24']",['21']
393,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['1', '13']","['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, '24']",['21']
393,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['13'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', '24']",['21']
394,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['13', '24']","['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['21']
394,13 dispatched to CPU1,dispatch_cpu,13,CPU1,['24'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', '13']",['21']
395,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['24', '1']","['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, '13']",['21']
395,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['1'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['24', '13']",['21']
396,24 finished all bursts,finished,24,CPU0,['1'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, '13']",['21']
396,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['1', '13']","['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",['21']
396,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['13'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['21']
396,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', '13']",['21']
398,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, '13']",['21']
398,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['1', '13']","['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",['21']
398,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['13'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['21']
398,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', '13']",['21']
400,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, '13']",['21']
400,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['1', '13']","['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","[None, None]",['21']
400,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['13'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['21']
400,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', '13']",['21']
401,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,['13'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', None]",['21']
401,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20']","['1', '13']",['21']
402,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","[None, '13']",['21']
403,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","[None, None]",['21']
403,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', None]",['21']
405,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","[None, None]",['21']
405,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', None]",['21']
407,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","[None, None]",['21']
407,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', None]",['21']
408,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","[None, None]",['21']
408,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', None]",['21']
410,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","[None, None]",['21']
410,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', None]",['21']
412,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","[None, None]",['21']
412,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', None]",['21']
413,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', None]",[None]
413,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['5', '10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', '21']",[None]
413,5 dispatched to IO0,dispatch_io,5,IO0,[],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', '21']",['5']
414,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","[None, '21']",['5']
414,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', '21']",['5']
415,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', None]",['5']
415,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', '21']",['5']
416,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","[None, '21']",['5']
416,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', '21']",['5']
417,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', None]",['5']
417,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', '21']",['5']
418,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","[None, '21']",['5']
418,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1']","['13', '21']",['5']
419,21 finished CPU → wait queue,cpu_to_io,21,CPU1,[],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","['13', None]",['5']
420,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","[None, None]",['5']
420,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","['13', None]",['5']
422,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","[None, None]",['5']
422,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","['13', None]",['5']
424,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","[None, None]",['5']
424,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","['13', None]",['5']
426,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","[None, None]",['5']
426,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","['13', None]",['5']
427,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","[None, None]",['5']
427,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","['13', None]",['5']
428,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","['13', None]",[None]
428,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['10', '6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","['13', '5']",[None]
428,10 dispatched to IO0,dispatch_io,10,IO0,[],"['6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","['13', '5']",['10']
429,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","[None, '5']",['10']
429,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21']","['13', '5']",['10']
430,5 finished CPU → wait queue,cpu_to_io,5,CPU1,[],"['6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","['13', None]",['10']
431,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","[None, None]",['10']
431,10 finished I/O → ready queue,io_to_ready,10,IO0,"['13', '10']","['6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","[None, None]",[None]
431,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['10'],"['6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","['13', None]",[None]
431,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['6', '16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","['13', '10']",[None]
431,6 dispatched to IO0,dispatch_io,6,IO0,[],"['16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","['13', '10']",['6']
432,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['16', '8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","['13', '10']",[None]
432,16 dispatched to IO0,dispatch_io,16,IO0,['6'],"['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","['13', '10']",['16']
433,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['6', '13']","['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","[None, '10']",['16']
433,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['6', '13', '10']","['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","[None, None]",['16']
433,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '10']","['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","['6', None]",['16']
433,13 dispatched to CPU1,dispatch_cpu,13,CPU1,['10'],"['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","['6', '13']",['16']
435,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '6']","['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","[None, '13']",['16']
435,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['10', '6', '13']","['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","[None, None]",['16']
435,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['6', '13']","['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","['10', None]",['16']
435,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['13'],"['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","['10', '6']",['16']
436,10 finished all bursts,finished,10,CPU0,['13'],"['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","[None, '6']",['16']
436,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","['13', '6']",['16']
437,13 finished all bursts,finished,13,CPU0,[],"['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5']","[None, '6']",['16']
437,6 finished CPU → wait queue,cpu_to_io,6,CPU1,[],"['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5', '6']","[None, None]",['16']
439,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5', '6']","[None, None]",[None]
439,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['8', '9', '17', '12', '3', '23', '11', '20', '1', '21', '5', '6']","['16', None]",[None]
439,8 dispatched to IO0,dispatch_io,8,IO0,[],"['9', '17', '12', '3', '23', '11', '20', '1', '21', '5', '6']","['16', None]",['8']
440,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['9', '17', '12', '3', '23', '11', '20', '1', '21', '5', '6']","['16', None]",[None]
440,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['9', '17', '12', '3', '23', '11', '20', '1', '21', '5', '6']","['16', '8']",[None]
440,9 dispatched to IO0,dispatch_io,9,IO0,[],"['17', '12', '3', '23', '11', '20', '1', '21', '5', '6']","['16', '8']",['9']
441,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['17', '12', '3', '23', '11', '20', '1', '21', '5', '6']","[None, '8']",['9']
441,8 finished all bursts,finished,8,CPU1,['16'],"['17', '12', '3', '23', '11', '20', '1', '21', '5', '6']","[None, None]",['9']
441,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '12', '3', '23', '11', '20', '1', '21', '5', '6']","['16', None]",['9']
443,16 finished all bursts,finished,16,CPU0,[],"['17', '12', '3', '23', '11', '20', '1', '21', '5', '6']","[None, None]",['9']
448,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['17', '12', '3', '23', '11', '20', '1', '21', '5', '6']","[None, None]",[None]
448,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['17', '12', '3', '23', '11', '20', '1', '21', '5', '6']","['9', None]",[None]
448,17 dispatched to IO0,dispatch_io,17,IO0,[],"['12', '3', '23', '11', '20', '1', '21', '5', '6']","['9', None]",['17']
450,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['12', '3', '23', '11', '20', '1', '21', '5', '6']","[None, None]",['17']
450,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['12', '3', '23', '11', '20', '1', '21', '5', '6']","['9', None]",['17']
452,9 finished all bursts,finished,9,CPU0,[],"['12', '3', '23', '11', '20', '1', '21', '5', '6']","[None, None]",['17']
455,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['12', '3', '23', '11', '20', '1', '21', '5', '6']","[None, None]",[None]
455,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['12', '3', '23', '11', '20', '1', '21', '5', '6']","['17', None]",[None]
455,12 dispatched to IO0,dispatch_io,12,IO0,[],"['3', '23', '11', '20', '1', '21', '5', '6']","['17', None]",['12']
457,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['3', '23', '11', '20', '1', '21', '5', '6']","[None, None]",['12']
457,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['3', '23', '11', '20', '1', '21', '5', '6']","['17', None]",['12']
458,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['3', '23', '11', '20', '1', '21', '5', '6']","['17', None]",[None]
458,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['3', '23', '11', '20', '1', '21', '5', '6']","['17', '12']",[None]
458,3 dispatched to IO0,dispatch_io,3,IO0,[],"['23', '11', '20', '1', '21', '5', '6']","['17', '12']",['3']
459,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['23', '11', '20', '1', '21', '5', '6']","[None, '12']",['3']
459,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['23', '11', '20', '1', '21', '5', '6']","['17', '12']",['3']
460,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['23', '11', '20', '1', '21', '5', '6']","[None, '12']",['3']
460,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '12']","['23', '11', '20', '1', '21', '5', '6']","[None, None]",['3']
460,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['12'],"['23', '11', '20', '1', '21', '5', '6']","['17', None]",['3']
460,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['23', '11', '20', '1', '21', '5', '6']","['17', '12']",['3']
461,17 finished all bursts,finished,17,CPU0,[],"['23', '11', '20', '1', '21', '5', '6']","[None, '12']",['3']
461,12 finished CPU → wait queue,cpu_to_io,12,CPU1,[],"['23', '11', '20', '1', '21', '5', '6', '12']","[None, None]",['3']
476,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['23', '11', '20', '1', '21', '5', '6', '12']","[None, None]",[None]
476,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['23', '11', '20', '1', '21', '5', '6', '12']","['3', None]",[None]
476,23 dispatched to IO0,dispatch_io,23,IO0,[],"['11', '20', '1', '21', '5', '6', '12']","['3', None]",['23']
478,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['11', '20', '1', '21', '5', '6', '12']","[None, None]",['23']
478,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['11', '20', '1', '21', '5', '6', '12']","['3', None]",['23']
480,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['11', '20', '1', '21', '5', '6', '12']","[None, None]",['23']
480,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['11', '20', '1', '21', '5', '6', '12']","['3', None]",['23']
481,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['11', '20', '1', '21', '5', '6', '12']","['3', None]",[None]
481,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['11', '20', '1', '21', '5', '6', '12']","['3', '23']",[None]
481,11 dispatched to IO0,dispatch_io,11,IO0,[],"['20', '1', '21', '5', '6', '12']","['3', '23']",['11']
482,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['20', '1', '21', '5', '6', '12']","[None, '23']",['11']
482,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['20', '1', '21', '5', '6', '12']","['3', '23']",['11']
483,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['20', '1', '21', '5', '6', '12']","['3', None]",['11']
483,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['20', '1', '21', '5', '6', '12']","['3', '23']",['11']
484,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['20', '1', '21', '5', '6', '12']","[None, '23']",['11']
484,23 finished CPU → wait queue,cpu_to_io,23,CPU1,['3'],"['20', '1', '21', '5', '6', '12', '23']","[None, None]",['11']
484,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['20', '1', '21', '5', '6', '12', '23']","['3', None]",['11']
485,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],"['20', '1', '21', '5', '6', '12', '23', '3']","[None, None]",['11']
501,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['20', '1', '21', '5', '6', '12', '23', '3']","[None, None]",[None]
501,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['20', '1', '21', '5', '6', '12', '23', '3']","['11', None]",[None]
501,20 dispatched to IO0,dispatch_io,20,IO0,[],"['1', '21', '5', '6', '12', '23', '3']","['11', None]",['20']
503,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['1', '21', '5', '6', '12', '23', '3']","[None, None]",['20']
503,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['1', '21', '5', '6', '12', '23', '3']","['11', None]",['20']
505,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['1', '21', '5', '6', '12', '23', '3']","[None, None]",['20']
505,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['1', '21', '5', '6', '12', '23', '3']","['11', None]",['20']
506,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['1', '21', '5', '6', '12', '23', '3']","['11', None]",[None]
506,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['1', '21', '5', '6', '12', '23', '3']","['11', '20']",[None]
506,1 dispatched to IO0,dispatch_io,1,IO0,[],"['21', '5', '6', '12', '23', '3']","['11', '20']",['1']
507,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['21', '5', '6', '12', '23', '3']","[None, '20']",['1']
507,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['21', '5', '6', '12', '23', '3']","['11', '20']",['1']
508,20 finished all bursts,finished,20,CPU1,[],"['21', '5', '6', '12', '23', '3']","['11', None]",['1']
509,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['21', '5', '6', '12', '23', '3']","[None, None]",['1']
509,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['21', '5', '6', '12', '23', '3']","['11', None]",['1']
511,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['21', '5', '6', '12', '23', '3']","[None, None]",['1']
511,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['21', '5', '6', '12', '23', '3']","['11', None]",['1']
513,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['21', '5', '6', '12', '23', '3', '11']","[None, None]",['1']
520,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],"['21', '5', '6', '12', '23', '3', '11']","[None, None]",[None]
520,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['21', '5', '6', '12', '23', '3', '11']","['1', None]",[None]
520,21 dispatched to IO0,dispatch_io,21,IO0,[],"['5', '6', '12', '23', '3', '11']","['1', None]",['21']
522,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '6', '12', '23', '3', '11']","[None, None]",['21']
522,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '6', '12', '23', '3', '11']","['1', None]",['21']
524,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['5', '6', '12', '23', '3', '11']","[None, None]",['21']
524,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['5', '6', '12', '23', '3', '11']","['1', None]",['21']
525,1 finished all bursts,finished,1,CPU0,[],"['5', '6', '12', '23', '3', '11']","[None, None]",['21']
536,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['5', '6', '12', '23', '3', '11']","[None, None]",[None]
536,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['5', '6', '12', '23', '3', '11']","['21', None]",[None]
536,5 dispatched to IO0,dispatch_io,5,IO0,[],"['6', '12', '23', '3', '11']","['21', None]",['5']
538,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['6', '12', '23', '3', '11']","[None, None]",['5']
538,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['6', '12', '23', '3', '11']","['21', None]",['5']
540,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['6', '12', '23', '3', '11']","[None, None]",['5']
540,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['6', '12', '23', '3', '11']","['21', None]",['5']
542,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['6', '12', '23', '3', '11']","[None, None]",['5']
542,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['6', '12', '23', '3', '11']","['21', None]",['5']
544,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['6', '12', '23', '3', '11']","[None, None]",['5']
544,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['6', '12', '23', '3', '11']","['21', None]",['5']
545,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['6', '12', '23', '3', '11', '21']","[None, None]",['5']
555,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['6', '12', '23', '3', '11', '21']","[None, None]",[None]
555,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['6', '12', '23', '3', '11', '21']","['5', None]",[None]
555,6 dispatched to IO0,dispatch_io,6,IO0,[],"['12', '23', '3', '11', '21']","['5', None]",['6']
557,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['12', '23', '3', '11', '21']","[None, None]",['6']
557,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['12', '23', '3', '11', '21']","['5', None]",['6']
559,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['12', '23', '3', '11', '21']","[None, None]",['6']
559,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['12', '23', '3', '11', '21']","['5', None]",['6']
560,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['12', '23', '3', '11', '21', '5']","[None, None]",['6']
562,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['12', '23', '3', '11', '21', '5']","[None, None]",[None]
562,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['12', '23', '3', '11', '21', '5']","['6', None]",[None]
562,12 dispatched to IO0,dispatch_io,12,IO0,[],"['23', '3', '11', '21', '5']","['6', None]",['12']
563,6 finished all bursts,finished,6,CPU0,[],"['23', '3', '11', '21', '5']","[None, None]",['12']
570,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['23', '3', '11', '21', '5']","[None, None]",[None]
570,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '3', '11', '21', '5']","['12', None]",[None]
570,23 dispatched to IO0,dispatch_io,23,IO0,[],"['3', '11', '21', '5']","['12', None]",['23']
572,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['3', '11', '21', '5']","[None, None]",['23']
572,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['3', '11', '21', '5']","['12', None]",['23']
573,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['3', '11', '21', '5', '12']","[None, None]",['23']
577,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['3', '11', '21', '5', '12']","[None, None]",[None]
577,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['3', '11', '21', '5', '12']","['23', None]",[None]
577,3 dispatched to IO0,dispatch_io,3,IO0,[],"['11', '21', '5', '12']","['23', None]",['3']
578,23 finished all bursts,finished,23,CPU0,[],"['11', '21', '5', '12']","[None, None]",['3']
598,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['11', '21', '5', '12']","[None, None]",[None]
598,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['11', '21', '5', '12']","['3', None]",[None]
598,11 dispatched to IO0,dispatch_io,11,IO0,[],"['21', '5', '12']","['3', None]",['11']
600,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['21', '5', '12']","[None, None]",['11']
600,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['21', '5', '12']","['3', None]",['11']
602,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],"['21', '5', '12', '3']","[None, None]",['11']
628,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['21', '5', '12', '3']","[None, None]",[None]
628,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['21', '5', '12', '3']","['11', None]",[None]
628,21 dispatched to IO0,dispatch_io,21,IO0,[],"['5', '12', '3']","['11', None]",['21']
630,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['5', '12', '3']","[None, None]",['21']
630,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['5', '12', '3']","['11', None]",['21']
632,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['5', '12', '3']","[None, None]",['21']
632,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['5', '12', '3']","['11', None]",['21']
634,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['5', '12', '3']","[None, None]",['21']
634,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['5', '12', '3']","['11', None]",['21']
636,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['5', '12', '3']","[None, None]",['21']
636,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['5', '12', '3']","['11', None]",['21']
637,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],"['5', '12', '3']","[None, None]",['21']
637,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['5', '12', '3']","['11', None]",['21']
639,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['5', '12', '3']","[None, None]",['21']
639,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['5', '12', '3']","['11', None]",['21']
641,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['5', '12', '3']","[None, None]",['21']
641,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['5', '12', '3']","['11', None]",['21']
643,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['5', '12', '3', '11']","[None, None]",['21']
644,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['5', '12', '3', '11']","[None, None]",[None]
644,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['5', '12', '3', '11']","['21', None]",[None]
644,5 dispatched to IO0,dispatch_io,5,IO0,[],"['12', '3', '11']","['21', None]",['5']
646,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['12', '3', '11']","[None, None]",['5']
646,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '3', '11']","['21', None]",['5']
648,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['12', '3', '11']","[None, None]",['5']
648,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '3', '11']","['21', None]",['5']
650,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['12', '3', '11']","[None, None]",['5']
650,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '3', '11']","['21', None]",['5']
652,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['12', '3', '11']","[None, None]",['5']
652,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '3', '11']","['21', None]",['5']
654,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['12', '3', '11']","[None, None]",['5']
654,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '3', '11']","['21', None]",['5']
655,21 finished all bursts,finished,21,CPU0,[],"['12', '3', '11']","[None, None]",['5']
665,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['12', '3', '11']","[None, None]",[None]
665,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['12', '3', '11']","['5', None]",[None]
665,12 dispatched to IO0,dispatch_io,12,IO0,[],"['3', '11']","['5', None]",['12']
667,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['3', '11']","[None, None]",['12']
667,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['3', '11']","['5', None]",['12']
669,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['3', '11']","[None, None]",['12']
669,12 finished I/O → ready queue,io_to_ready,12,IO0,"['5', '12']","['3', '11']","[None, None]",[None]
669,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['12'],"['3', '11']","['5', None]",[None]
669,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['3', '11']","['5', '12']",[None]
669,3 dispatched to IO0,dispatch_io,3,IO0,[],['11'],"['5', '12']",['3']
671,5 finished all bursts,finished,5,CPU0,[],['11'],"[None, '12']",['3']
671,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],['11'],"[None, None]",['3']
671,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],['11'],"['12', None]",['3']
673,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],['11'],"[None, None]",['3']
673,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],['11'],"['12', None]",['3']
674,12 finished all bursts,finished,12,CPU0,[],['11'],"[None, None]",['3']
683,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],['11'],"[None, None]",[None]
683,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['11'],"['3', None]",[None]
683,11 dispatched to IO0,dispatch_io,11,IO0,[],[],"['3', None]",['11']
685,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]",['11']
685,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]",['11']
687,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]",['11']
687,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]",['11']
689,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]",['11']
689,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]",['11']
691,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, None]",['11']
697,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],['3'],"[None, None]",[None]
697,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],['3'],"['11', None]",[None]
697,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"['11', None]",['3']
699,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]",['3']
699,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]",['3']
701,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]",['3']
701,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]",['3']
703,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]",['3']
703,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]",['3']
705,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]",['3']
705,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]",['3']
707,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]",['3']
707,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]",['3']
709,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],[],"[None, None]",['3']
709,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]",['3']
711,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]",['3']
711,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]",['3']
713,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]",['3']
713,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]",['3']
714,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],[],"['11', None]",[None]
714,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['11', '3']",[None]
715,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, '3']",[None]
715,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', '3']",[None]
716,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['11', None]",[None]
716,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['11', '3']",[None]
717,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, '3']",[None]
717,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', '3']",[None]
718,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['11', None]",[None]
718,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['11', '3']",[None]
719,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, '3']",[None]
719,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', '3']",[None]
720,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['11', None]",[None]
720,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['11', '3']",[None]
721,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, '3']",[None]
721,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', '3']",[None]
722,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],[],"[None, '3']",[None]
722,3 finished CPU → wait queue,cpu_to_io,3,CPU1,['11'],['3'],"[None, None]",[None]
722,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],['3'],"['11', None]",[None]
722,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"['11', None]",['3']
724,11 finished all bursts,finished,11,CPU0,[],[],"[None, None]",['3']
739,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],[],"[None, None]",[None]
739,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]",[None]
741,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]",[None]
741,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]",[None]
743,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]",[None]
743,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]",[None]
745,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, None]",[None]
745,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"[None, None]",['3']
764,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],[],"[None, None]",[None]
764,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]",[None]
766,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]",[None]
766,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]",[None]
768,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]",[None]
768,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]",[None]
770,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]",[None]
770,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]",[None]
771,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, None]",[None]
771,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"[None, None]",['3']
782,3 finished all bursts,finished,3,IO0,[],[],"[None, None]",[None]
