#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun 20 13:33:49 2018
# Process ID: 2896
# Current directory: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10752 F:\Documenti 2\University\Magistrale\Progettazione di Sistemi Integrati\VHDL projects\Xilinx_contest\Skinny\Skinny_128_128_parallel\Skinny_128_128_parallel.xpr
# Log file: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/vivado.log
# Journal file: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.xpr}
update_compile_order -fileset sources_1
set_property STEPS.OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.TCL.POST {} [get_runs impl_1]
update_ip_catalog
update_ip_catalog
update_ip_catalog
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
source Testing_TB.tcl
launch_simulation -mode post-implementation -type functional
source Testing_TB.tcl
current_sim simulation_1
relaunch_sim
set_property is_enabled true [get_files  {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/imports/src/cnt.vhd}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_sim
close_design
launch_simulation -mode post-implementation -type timing
source Testing_TB.tcl
current_sim simulation_2
relaunch_sim
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_sim simulation_3
close_sim
close_design
launch_simulation -mode post-implementation -type timing
source Testing_TB.tcl
close_sim
launch_simulation -mode post-implementation -type timing
source Testing_TB.tcl
close_sim
launch_simulation -mode post-implementation -type timing
source Testing_TB.tcl
close_sim
launch_simulation -mode post-implementation -type timing
source Testing_TB.tcl
add_bp {F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sim_1/imports/sim_1/new/Testing_TB.vhd} 40
remove_bps -file {F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sim_1/imports/sim_1/new/Testing_TB.vhd} -line 40
relaunch_sim
current_sim simulation_2
relaunch_sim
current_sim simulation_7
run all
close_sim
launch_simulation -mode post-implementation -type timing
launch_simulation -mode post-implementation -type timing
source Testing_TB.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
set_property is_enabled false [get_files  {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/imports/src/cnt.vhd}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_sim
close_design
launch_simulation -mode post-implementation -type timing
source Testing_TB.tcl
current_sim simulation_2
relaunch_sim
current_sim simulation_9
relaunch_sim
current_sim simulation_2
relaunch_sim
current_sim simulation_9
run all
current_sim simulation_2
run all
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
launch_simulation
source Testing_TB.tcl
relaunch_sim
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
report_clock_networks -name {network_1}
close_sim
current_sim simulation_9
close_sim
close_sim
