// Seed: 924796918
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  input id_1;
  initial begin
    id_2 <= id_1[1 : 1];
  end
  logic id_3;
  type_1 id_4 (.id_0(1));
  logic id_5;
  assign id_2 = 1'h0;
endmodule
