---
icon: material/home
---

# Home

<div class="grid cards" markdown>

- :material-file-code:{ .lg .middle } __SV (SystemVerilog)__

    ---

    Read about SystemVerilog language features from the LRM, coding examples, OOP, etc.
    </br>

    [:octicons-arrow-right-24: Read more](sv/systemverilog.md)

- :fontawesome-solid-microchip:{ .lg .middle } __UVM__

    ---

    Read about Coding Guidelines, Templates, UVCs, Coverage, Register Model, etc.
    </br>

    [:octicons-arrow-right-24: Read more](uvm/uvm.md)

- :material-file-tree-outline:{ .lg .middle } __IP blocks__

    ---

    List of IP blocks to develop simulation verification environments using Universal Verification Methodology (UVM).

    [:octicons-arrow-right-24: Read more](ip-blocks/ip-blocks.md)

- :material-toolbox:{ .lg .middle } __Skills__

    ---

    Step-by-step manuals covering scripting, automation, and version control workflows with Git/GitHub, Makefiles, Tcl, and Python.

    [:octicons-arrow-right-24: Read more](skills/skills.md)

- :material-tools:{ .lg .middle } __Tools Guides__

    ---

    Scripts, Makefiles and documentation about simulation tools from the major vendors.

    [:octicons-arrow-right-24: Read more](tool-guides/tool-guides.md)

- :material-briefcase-search:{ .lg .middle } __Jobs__

    ---

    Curated hardware verification and semiconductor job opportunities, including ASIC, FPGA, UVM, and system-level roles.

    [:octicons-arrow-right-24: Read more](jobs/jobs.md)

- :fontawesome-solid-user-pen:{ .lg .middle } __Contacts__

    ---

    Contact our team.

    [:octicons-arrow-right-24: Read more](about/contacts.md)

</div>