{
  "family": "MSP432E411Y",
  "architecture": "arm-cortex-m4f",
  "vendor": "Texas Instruments",
  "mcus": {
    "MSP432E411Y": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "WATCHDOG0": {
          "instances": [
            {
              "name": "WATCHDOG0",
              "base": "0x40000000",
              "irq": 18
            }
          ],
          "registers": {
            "LOAD": {
              "offset": "0x00",
              "size": 32,
              "description": "Watchdog Load"
            },
            "VALUE": {
              "offset": "0x04",
              "size": 32,
              "description": "Watchdog Value"
            },
            "CTL": {
              "offset": "0x08",
              "size": 32,
              "description": "Watchdog Control"
            },
            "ICR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Watchdog Interrupt Clear"
            },
            "RIS": {
              "offset": "0x10",
              "size": 32,
              "description": "Watchdog Raw Interrupt Status"
            },
            "MIS": {
              "offset": "0x14",
              "size": 32,
              "description": "Watchdog Masked Interrupt Status"
            },
            "TEST": {
              "offset": "0x418",
              "size": 32,
              "description": "Watchdog Test"
            },
            "LOCK": {
              "offset": "0xC00",
              "size": 32,
              "description": "Watchdog Lock"
            }
          }
        },
        "WATCHDOG1": {
          "instances": [
            {
              "name": "WATCHDOG1",
              "base": "0x40001000"
            }
          ],
          "registers": {}
        },
        "SSI0": {
          "instances": [
            {
              "name": "SSI0",
              "base": "0x40008000",
              "irq": 7
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 32,
              "description": "SSI Control 0"
            },
            "CR1": {
              "offset": "0x04",
              "size": 32,
              "description": "SSI Control 1"
            },
            "DR": {
              "offset": "0x08",
              "size": 32,
              "description": "SSI Data"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "SSI Status"
            },
            "CPSR": {
              "offset": "0x10",
              "size": 32,
              "description": "SSI Clock Prescale"
            },
            "IM": {
              "offset": "0x14",
              "size": 32,
              "description": "SSI Interrupt Mask"
            },
            "RIS": {
              "offset": "0x18",
              "size": 32,
              "description": "SSI Raw Interrupt Status"
            },
            "MIS": {
              "offset": "0x1C",
              "size": 32,
              "description": "SSI Masked Interrupt Status"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "SSI Interrupt Clear"
            },
            "DMACTL": {
              "offset": "0x24",
              "size": 32,
              "description": "SSI DMA Control"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "SSI Peripheral Properties"
            },
            "CC": {
              "offset": "0xFC8",
              "size": 32,
              "description": "SSI Clock Configuration"
            }
          }
        },
        "SSI1": {
          "instances": [
            {
              "name": "SSI1",
              "base": "0x40009000",
              "irq": 34
            }
          ],
          "registers": {}
        },
        "SSI2": {
          "instances": [
            {
              "name": "SSI2",
              "base": "0x4000A000",
              "irq": 54
            }
          ],
          "registers": {}
        },
        "SSI3": {
          "instances": [
            {
              "name": "SSI3",
              "base": "0x4000B000",
              "irq": 55
            }
          ],
          "registers": {}
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x4000C000",
              "irq": 5
            },
            {
              "name": "UART1",
              "base": "0x4000D000",
              "irq": 6
            },
            {
              "name": "UART2",
              "base": "0x4000E000",
              "irq": 33
            },
            {
              "name": "UART3",
              "base": "0x4000F000",
              "irq": 56
            },
            {
              "name": "UART4",
              "base": "0x40010000",
              "irq": 57
            },
            {
              "name": "UART5",
              "base": "0x40011000",
              "irq": 58
            },
            {
              "name": "UART6",
              "base": "0x40012000",
              "irq": 59
            },
            {
              "name": "UART7",
              "base": "0x40013000",
              "irq": 60
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "UART Data"
            },
            "RSR": {
              "offset": "0x04",
              "size": 32,
              "description": "UART Receive Status/Error Clear"
            },
            "ECR": {
              "offset": "0x04",
              "size": 32,
              "description": "UART Receive Status/Error Clear"
            },
            "FR": {
              "offset": "0x18",
              "size": 32,
              "description": "UART Flag"
            },
            "ILPR": {
              "offset": "0x20",
              "size": 32,
              "description": "UART IrDA Low-Power Register"
            },
            "IBRD": {
              "offset": "0x24",
              "size": 32,
              "description": "UART Integer Baud-Rate Divisor"
            },
            "FBRD": {
              "offset": "0x28",
              "size": 32,
              "description": "UART Fractional Baud-Rate Divisor"
            },
            "LCRH": {
              "offset": "0x2C",
              "size": 32,
              "description": "UART Line Control"
            },
            "CTL": {
              "offset": "0x30",
              "size": 32,
              "description": "UART Control"
            },
            "IFLS": {
              "offset": "0x34",
              "size": 32,
              "description": "UART Interrupt FIFO Level Select"
            },
            "IM": {
              "offset": "0x38",
              "size": 32,
              "description": "UART Interrupt Mask"
            },
            "RIS": {
              "offset": "0x3C",
              "size": 32,
              "description": "UART Raw Interrupt Status"
            },
            "MIS": {
              "offset": "0x40",
              "size": 32,
              "description": "UART Masked Interrupt Status"
            },
            "ICR": {
              "offset": "0x44",
              "size": 32,
              "description": "UART Interrupt Clear"
            },
            "DMACTL": {
              "offset": "0x48",
              "size": 32,
              "description": "UART DMA Control"
            },
            "_9BITADDR": {
              "offset": "0xA4",
              "size": 32,
              "description": "UART 9-Bit Self Address"
            },
            "_9BITAMASK": {
              "offset": "0xA8",
              "size": 32,
              "description": "UART 9-Bit Self Address Mask"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "UART Peripheral Properties"
            },
            "CC": {
              "offset": "0xFC8",
              "size": 32,
              "description": "UART Clock Configuration"
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40020000",
              "irq": 8
            },
            {
              "name": "I2C1",
              "base": "0x40021000",
              "irq": 37
            },
            {
              "name": "I2C2",
              "base": "0x40022000",
              "irq": 61
            },
            {
              "name": "I2C3",
              "base": "0x40023000",
              "irq": 62
            },
            {
              "name": "I2C8",
              "base": "0x400B8000",
              "irq": 109
            },
            {
              "name": "I2C9",
              "base": "0x400B9000",
              "irq": 110
            },
            {
              "name": "I2C4",
              "base": "0x400C0000",
              "irq": 70
            },
            {
              "name": "I2C5",
              "base": "0x400C1000",
              "irq": 71
            },
            {
              "name": "I2C6",
              "base": "0x400C2000",
              "irq": 102
            },
            {
              "name": "I2C7",
              "base": "0x400C3000",
              "irq": 103
            }
          ],
          "registers": {
            "MSA": {
              "offset": "0x00",
              "size": 32,
              "description": "I2C Master Slave Address"
            },
            "MCS": {
              "offset": "0x04",
              "size": 32,
              "description": "I2C Master Control/Status"
            },
            "MDR": {
              "offset": "0x08",
              "size": 32,
              "description": "I2C Master Data"
            },
            "MTPR": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2C Master Timer Period"
            },
            "MIMR": {
              "offset": "0x10",
              "size": 32,
              "description": "I2C Master Interrupt Mask"
            },
            "MRIS": {
              "offset": "0x14",
              "size": 32,
              "description": "I2C Master Raw Interrupt Status"
            },
            "MMIS": {
              "offset": "0x18",
              "size": 32,
              "description": "I2C Master Masked Interrupt Status"
            },
            "MICR": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2C Master Interrupt Clear"
            },
            "MCR": {
              "offset": "0x20",
              "size": 32,
              "description": "I2C Master Configuration"
            },
            "MCLKOCNT": {
              "offset": "0x24",
              "size": 32,
              "description": "I2C Master Clock Low Timeout Count"
            },
            "MBMON": {
              "offset": "0x2C",
              "size": 32,
              "description": "I2C Master Bus Monitor"
            },
            "MBLEN": {
              "offset": "0x30",
              "size": 32,
              "description": "I2C Master Burst Length"
            },
            "MBCNT": {
              "offset": "0x34",
              "size": 32,
              "description": "I2C Master Burst Count"
            },
            "SOAR": {
              "offset": "0x800",
              "size": 32,
              "description": "I2C Slave Own Address"
            },
            "SCSR": {
              "offset": "0x804",
              "size": 32,
              "description": "I2C Slave Control/Status"
            },
            "SDR": {
              "offset": "0x808",
              "size": 32,
              "description": "I2C Slave Data"
            },
            "SIMR": {
              "offset": "0x80C",
              "size": 32,
              "description": "I2C Slave Interrupt Mask"
            },
            "SRIS": {
              "offset": "0x810",
              "size": 32,
              "description": "I2C Slave Raw Interrupt Status"
            },
            "SMIS": {
              "offset": "0x814",
              "size": 32,
              "description": "I2C Slave Masked Interrupt Status"
            },
            "SICR": {
              "offset": "0x818",
              "size": 32,
              "description": "I2C Slave Interrupt Clear"
            },
            "SOAR2": {
              "offset": "0x81C",
              "size": 32,
              "description": "I2C Slave Own Address 2"
            },
            "SACKCTL": {
              "offset": "0x820",
              "size": 32,
              "description": "I2C Slave ACK Control"
            },
            "FIFODATA": {
              "offset": "0xF00",
              "size": 32,
              "description": "I2C FIFO Data"
            },
            "FIFOCTL": {
              "offset": "0xF04",
              "size": 32,
              "description": "I2C FIFO Control"
            },
            "FIFOSTATUS": {
              "offset": "0xF08",
              "size": 32,
              "description": "I2C FIFO Status"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "I2C Peripheral Properties"
            },
            "PC": {
              "offset": "0xFC4",
              "size": 32,
              "description": "I2C Peripheral Configuration"
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "PWM0",
              "base": "0x40028000",
              "irq": 10
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "PWM Master Control"
            },
            "SYNC": {
              "offset": "0x04",
              "size": 32,
              "description": "PWM Time Base Sync"
            },
            "ENABLE": {
              "offset": "0x08",
              "size": 32,
              "description": "PWM Output Enable"
            },
            "INVERT": {
              "offset": "0x0C",
              "size": 32,
              "description": "PWM Output Inversion"
            },
            "FAULT": {
              "offset": "0x10",
              "size": 32,
              "description": "PWM Output Fault"
            },
            "INTEN": {
              "offset": "0x14",
              "size": 32,
              "description": "PWM Interrupt Enable"
            },
            "RIS": {
              "offset": "0x18",
              "size": 32,
              "description": "PWM Raw Interrupt Status"
            },
            "ISC": {
              "offset": "0x1C",
              "size": 32,
              "description": "PWM Interrupt Status and Clear"
            },
            "STATUS": {
              "offset": "0x20",
              "size": 32,
              "description": "PWM Status"
            },
            "FAULTVAL": {
              "offset": "0x24",
              "size": 32,
              "description": "PWM Fault Condition Value"
            },
            "ENUPD": {
              "offset": "0x28",
              "size": 32,
              "description": "PWM Enable Update"
            },
            "_0_CTL": {
              "offset": "0x40",
              "size": 32,
              "description": "PWM0 Control"
            },
            "_0_INTEN": {
              "offset": "0x44",
              "size": 32,
              "description": "PWM0 Interrupt and Trigger Enable"
            },
            "_0_RIS": {
              "offset": "0x48",
              "size": 32,
              "description": "PWM0 Raw Interrupt Status"
            },
            "_0_ISC": {
              "offset": "0x4C",
              "size": 32,
              "description": "PWM0 Interrupt Status and Clear"
            },
            "_0_LOAD": {
              "offset": "0x50",
              "size": 32,
              "description": "PWM0 Load"
            },
            "_0_COUNT": {
              "offset": "0x54",
              "size": 32,
              "description": "PWM0 Counter"
            },
            "_0_CMPA": {
              "offset": "0x58",
              "size": 32,
              "description": "PWM0 Compare A"
            },
            "_0_CMPB": {
              "offset": "0x5C",
              "size": 32,
              "description": "PWM0 Compare B"
            },
            "_0_GENA": {
              "offset": "0x60",
              "size": 32,
              "description": "PWM0 Generator A Control"
            },
            "_0_GENB": {
              "offset": "0x64",
              "size": 32,
              "description": "PWM0 Generator B Control"
            },
            "_0_DBCTL": {
              "offset": "0x68",
              "size": 32,
              "description": "PWM0 Dead-Band Control"
            },
            "_0_DBRISE": {
              "offset": "0x6C",
              "size": 32,
              "description": "PWM0 Dead-Band Rising-Edge Delay"
            },
            "_0_DBFALL": {
              "offset": "0x70",
              "size": 32,
              "description": "PWM0 Dead-Band Falling-Edge-Delay"
            },
            "_0_FLTSRC0": {
              "offset": "0x74",
              "size": 32,
              "description": "PWM0 Fault Source 0"
            },
            "_0_FLTSRC1": {
              "offset": "0x78",
              "size": 32,
              "description": "PWM0 Fault Source 1"
            },
            "_0_MINFLTPER": {
              "offset": "0x7C",
              "size": 32,
              "description": "PWM0 Minimum Fault Period"
            },
            "_1_CTL": {
              "offset": "0x80",
              "size": 32,
              "description": "PWM1 Control"
            },
            "_1_INTEN": {
              "offset": "0x84",
              "size": 32,
              "description": "PWM1 Interrupt and Trigger Enable"
            },
            "_1_RIS": {
              "offset": "0x88",
              "size": 32,
              "description": "PWM1 Raw Interrupt Status"
            },
            "_1_ISC": {
              "offset": "0x8C",
              "size": 32,
              "description": "PWM1 Interrupt Status and Clear"
            },
            "_1_LOAD": {
              "offset": "0x90",
              "size": 32,
              "description": "PWM1 Load"
            },
            "_1_COUNT": {
              "offset": "0x94",
              "size": 32,
              "description": "PWM1 Counter"
            },
            "_1_CMPA": {
              "offset": "0x98",
              "size": 32,
              "description": "PWM1 Compare A"
            },
            "_1_CMPB": {
              "offset": "0x9C",
              "size": 32,
              "description": "PWM1 Compare B"
            },
            "_1_GENA": {
              "offset": "0xA0",
              "size": 32,
              "description": "PWM1 Generator A Control"
            },
            "_1_GENB": {
              "offset": "0xA4",
              "size": 32,
              "description": "PWM1 Generator B Control"
            },
            "_1_DBCTL": {
              "offset": "0xA8",
              "size": 32,
              "description": "PWM1 Dead-Band Control"
            },
            "_1_DBRISE": {
              "offset": "0xAC",
              "size": 32,
              "description": "PWM1 Dead-Band Rising-Edge Delay"
            },
            "_1_DBFALL": {
              "offset": "0xB0",
              "size": 32,
              "description": "PWM1 Dead-Band Falling-Edge-Delay"
            },
            "_1_FLTSRC0": {
              "offset": "0xB4",
              "size": 32,
              "description": "PWM1 Fault Source 0"
            },
            "_1_FLTSRC1": {
              "offset": "0xB8",
              "size": 32,
              "description": "PWM1 Fault Source 1"
            },
            "_1_MINFLTPER": {
              "offset": "0xBC",
              "size": 32,
              "description": "PWM1 Minimum Fault Period"
            },
            "_2_CTL": {
              "offset": "0xC0",
              "size": 32,
              "description": "PWM2 Control"
            },
            "_2_INTEN": {
              "offset": "0xC4",
              "size": 32,
              "description": "PWM2 Interrupt and Trigger Enable"
            },
            "_2_RIS": {
              "offset": "0xC8",
              "size": 32,
              "description": "PWM2 Raw Interrupt Status"
            },
            "_2_ISC": {
              "offset": "0xCC",
              "size": 32,
              "description": "PWM2 Interrupt Status and Clear"
            },
            "_2_LOAD": {
              "offset": "0xD0",
              "size": 32,
              "description": "PWM2 Load"
            },
            "_2_COUNT": {
              "offset": "0xD4",
              "size": 32,
              "description": "PWM2 Counter"
            },
            "_2_CMPA": {
              "offset": "0xD8",
              "size": 32,
              "description": "PWM2 Compare A"
            },
            "_2_CMPB": {
              "offset": "0xDC",
              "size": 32,
              "description": "PWM2 Compare B"
            },
            "_2_GENA": {
              "offset": "0xE0",
              "size": 32,
              "description": "PWM2 Generator A Control"
            },
            "_2_GENB": {
              "offset": "0xE4",
              "size": 32,
              "description": "PWM2 Generator B Control"
            },
            "_2_DBCTL": {
              "offset": "0xE8",
              "size": 32,
              "description": "PWM2 Dead-Band Control"
            },
            "_2_DBRISE": {
              "offset": "0xEC",
              "size": 32,
              "description": "PWM2 Dead-Band Rising-Edge Delay"
            },
            "_2_DBFALL": {
              "offset": "0xF0",
              "size": 32,
              "description": "PWM2 Dead-Band Falling-Edge-Delay"
            },
            "_2_FLTSRC0": {
              "offset": "0xF4",
              "size": 32,
              "description": "PWM2 Fault Source 0"
            },
            "_2_FLTSRC1": {
              "offset": "0xF8",
              "size": 32,
              "description": "PWM2 Fault Source 1"
            },
            "_2_MINFLTPER": {
              "offset": "0xFC",
              "size": 32,
              "description": "PWM2 Minimum Fault Period"
            },
            "_3_CTL": {
              "offset": "0x100",
              "size": 32,
              "description": "PWM3 Control"
            },
            "_3_INTEN": {
              "offset": "0x104",
              "size": 32,
              "description": "PWM3 Interrupt and Trigger Enable"
            },
            "_3_RIS": {
              "offset": "0x108",
              "size": 32,
              "description": "PWM3 Raw Interrupt Status"
            },
            "_3_ISC": {
              "offset": "0x10C",
              "size": 32,
              "description": "PWM3 Interrupt Status and Clear"
            },
            "_3_LOAD": {
              "offset": "0x110",
              "size": 32,
              "description": "PWM3 Load"
            },
            "_3_COUNT": {
              "offset": "0x114",
              "size": 32,
              "description": "PWM3 Counter"
            },
            "_3_CMPA": {
              "offset": "0x118",
              "size": 32,
              "description": "PWM3 Compare A"
            },
            "_3_CMPB": {
              "offset": "0x11C",
              "size": 32,
              "description": "PWM3 Compare B"
            },
            "_3_GENA": {
              "offset": "0x120",
              "size": 32,
              "description": "PWM3 Generator A Control"
            },
            "_3_GENB": {
              "offset": "0x124",
              "size": 32,
              "description": "PWM3 Generator B Control"
            },
            "_3_DBCTL": {
              "offset": "0x128",
              "size": 32,
              "description": "PWM3 Dead-Band Control"
            },
            "_3_DBRISE": {
              "offset": "0x12C",
              "size": 32,
              "description": "PWM3 Dead-Band Rising-Edge Delay"
            },
            "_3_DBFALL": {
              "offset": "0x130",
              "size": 32,
              "description": "PWM3 Dead-Band Falling-Edge-Delay"
            },
            "_3_FLTSRC0": {
              "offset": "0x134",
              "size": 32,
              "description": "PWM3 Fault Source 0"
            },
            "_3_FLTSRC1": {
              "offset": "0x138",
              "size": 32,
              "description": "PWM3 Fault Source 1"
            },
            "_3_MINFLTPER": {
              "offset": "0x13C",
              "size": 32,
              "description": "PWM3 Minimum Fault Period"
            },
            "_0_FLTSEN": {
              "offset": "0x800",
              "size": 32,
              "description": "PWM0 Fault Pin Logic Sense"
            },
            "_0_FLTSTAT0": {
              "offset": "0x804",
              "size": 32,
              "description": "PWM0 Fault Status 0"
            },
            "_0_FLTSTAT1": {
              "offset": "0x808",
              "size": 32,
              "description": "PWM0 Fault Status 1"
            },
            "_1_FLTSEN": {
              "offset": "0x880",
              "size": 32,
              "description": "PWM1 Fault Pin Logic Sense"
            },
            "_1_FLTSTAT0": {
              "offset": "0x884",
              "size": 32,
              "description": "PWM1 Fault Status 0"
            },
            "_1_FLTSTAT1": {
              "offset": "0x888",
              "size": 32,
              "description": "PWM1 Fault Status 1"
            },
            "_2_FLTSEN": {
              "offset": "0x900",
              "size": 32,
              "description": "PWM2 Fault Pin Logic Sense"
            },
            "_2_FLTSTAT0": {
              "offset": "0x904",
              "size": 32,
              "description": "PWM2 Fault Status 0"
            },
            "_2_FLTSTAT1": {
              "offset": "0x908",
              "size": 32,
              "description": "PWM2 Fault Status 1"
            },
            "_3_FLTSEN": {
              "offset": "0x980",
              "size": 32,
              "description": "PWM3 Fault Pin Logic Sense"
            },
            "_3_FLTSTAT0": {
              "offset": "0x984",
              "size": 32,
              "description": "PWM3 Fault Status 0"
            },
            "_3_FLTSTAT1": {
              "offset": "0x988",
              "size": 32,
              "description": "PWM3 Fault Status 1"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "PWM Peripheral Properties"
            },
            "CC": {
              "offset": "0xFC8",
              "size": 32,
              "description": "PWM Clock Configuration"
            }
          }
        },
        "QEI0": {
          "instances": [
            {
              "name": "QEI0",
              "base": "0x4002C000",
              "irq": 13
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "QEI Control"
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "QEI Status"
            },
            "POS": {
              "offset": "0x08",
              "size": 32,
              "description": "QEI Position"
            },
            "MAXPOS": {
              "offset": "0x0C",
              "size": 32,
              "description": "QEI Maximum Position"
            },
            "LOAD": {
              "offset": "0x10",
              "size": 32,
              "description": "QEI Timer Load"
            },
            "TIME": {
              "offset": "0x14",
              "size": 32,
              "description": "QEI Timer"
            },
            "COUNT": {
              "offset": "0x18",
              "size": 32,
              "description": "QEI Velocity Counter"
            },
            "SPEED": {
              "offset": "0x1C",
              "size": 32,
              "description": "QEI Velocity"
            },
            "INTEN": {
              "offset": "0x20",
              "size": 32,
              "description": "QEI Interrupt Enable"
            },
            "RIS": {
              "offset": "0x24",
              "size": 32,
              "description": "QEI Raw Interrupt Status"
            },
            "ISC": {
              "offset": "0x28",
              "size": 32,
              "description": "QEI Interrupt Status and Clear"
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIMER0",
              "base": "0x40030000",
              "irq": 19
            },
            {
              "name": "TIMER1",
              "base": "0x40031000",
              "irq": 21
            },
            {
              "name": "TIMER2",
              "base": "0x40032000",
              "irq": 23
            },
            {
              "name": "TIMER3",
              "base": "0x40033000",
              "irq": 35
            },
            {
              "name": "TIMER4",
              "base": "0x40034000",
              "irq": 63
            },
            {
              "name": "TIMER5",
              "base": "0x40035000",
              "irq": 65
            },
            {
              "name": "TIMER6",
              "base": "0x400E0000",
              "irq": 98
            },
            {
              "name": "TIMER7",
              "base": "0x400E1000",
              "irq": 100
            }
          ],
          "registers": {
            "CFG": {
              "offset": "0x00",
              "size": 32,
              "description": "GPTM Configuration"
            },
            "TAMR": {
              "offset": "0x04",
              "size": 32,
              "description": "GPTM Timer A Mode"
            },
            "TBMR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPTM Timer B Mode"
            },
            "CTL": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPTM Control"
            },
            "SYNC": {
              "offset": "0x10",
              "size": 32,
              "description": "GPTM Synchronize"
            },
            "IMR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPTM Interrupt Mask"
            },
            "RIS": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPTM Raw Interrupt Status"
            },
            "MIS": {
              "offset": "0x20",
              "size": 32,
              "description": "GPTM Masked Interrupt Status"
            },
            "ICR": {
              "offset": "0x24",
              "size": 32,
              "description": "GPTM Interrupt Clear"
            },
            "TAILR": {
              "offset": "0x28",
              "size": 32,
              "description": "GPTM Timer A Interval Load"
            },
            "TBILR": {
              "offset": "0x2C",
              "size": 32,
              "description": "GPTM Timer B Interval Load"
            },
            "TAMATCHR": {
              "offset": "0x30",
              "size": 32,
              "description": "GPTM Timer A Match"
            },
            "TBMATCHR": {
              "offset": "0x34",
              "size": 32,
              "description": "GPTM Timer B Match"
            },
            "TAPR": {
              "offset": "0x38",
              "size": 32,
              "description": "GPTM Timer A Prescale"
            },
            "TBPR": {
              "offset": "0x3C",
              "size": 32,
              "description": "GPTM Timer B Prescale"
            },
            "TAPMR": {
              "offset": "0x40",
              "size": 32,
              "description": "GPTM TimerA Prescale Match"
            },
            "TBPMR": {
              "offset": "0x44",
              "size": 32,
              "description": "GPTM TimerB Prescale Match"
            },
            "TAR": {
              "offset": "0x48",
              "size": 32,
              "description": "GPTM Timer A"
            },
            "TBR": {
              "offset": "0x4C",
              "size": 32,
              "description": "GPTM Timer B"
            },
            "TAV": {
              "offset": "0x50",
              "size": 32,
              "description": "GPTM Timer A Value"
            },
            "TBV": {
              "offset": "0x54",
              "size": 32,
              "description": "GPTM Timer B Value"
            },
            "RTCPD": {
              "offset": "0x58",
              "size": 32,
              "description": "GPTM RTC Predivide"
            },
            "TAPS": {
              "offset": "0x5C",
              "size": 32,
              "description": "GPTM Timer A Prescale Snapshot"
            },
            "TBPS": {
              "offset": "0x60",
              "size": 32,
              "description": "GPTM Timer B Prescale Snapshot"
            },
            "TAPV": {
              "offset": "0x64",
              "size": 32,
              "description": "GPTM Timer A Prescale Value"
            },
            "TBPV": {
              "offset": "0x68",
              "size": 32,
              "description": "GPTM Timer B Prescale Value"
            },
            "DMAEV": {
              "offset": "0x6C",
              "size": 32,
              "description": "GPTM DMA Event"
            },
            "ADCEV": {
              "offset": "0x70",
              "size": 32,
              "description": "GPTM ADC Event"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "GPTM Peripheral Properties"
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x40038000",
              "irq": 14
            },
            {
              "name": "ADC1",
              "base": "0x40039000",
              "irq": 46
            }
          ],
          "registers": {
            "ACTSS": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Active Sample Sequencer"
            },
            "RIS": {
              "offset": "0x04",
              "size": 32,
              "description": "ADC Raw Interrupt Status"
            },
            "IM": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC Interrupt Mask"
            },
            "ISC": {
              "offset": "0x0C",
              "size": 32,
              "description": "ADC Interrupt Status and Clear"
            },
            "OSTAT": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC Overflow Status"
            },
            "EMUX": {
              "offset": "0x14",
              "size": 32,
              "description": "ADC Event Multiplexer Select"
            },
            "USTAT": {
              "offset": "0x18",
              "size": 32,
              "description": "ADC Underflow Status"
            },
            "TSSEL": {
              "offset": "0x1C",
              "size": 32,
              "description": "ADC Trigger Source Select"
            },
            "SSPRI": {
              "offset": "0x20",
              "size": 32,
              "description": "ADC Sample Sequencer Priority"
            },
            "SPC": {
              "offset": "0x24",
              "size": 32,
              "description": "ADC Sample Phase Control"
            },
            "PSSI": {
              "offset": "0x28",
              "size": 32,
              "description": "ADC Processor Sample Sequence Initiate"
            },
            "SAC": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC Sample Averaging Control"
            },
            "DCISC": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC Digital Comparator Interrupt Status and Clear"
            },
            "CTL": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC Control"
            },
            "SSMUX0": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC Sample Sequence Input Multiplexer Select 0"
            },
            "SSCTL0": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC Sample Sequence Control 0"
            },
            "SSFIFO0": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC Sample Sequence Result FIFO 0"
            },
            "SSFSTAT0": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC Sample Sequence FIFO 0 Status"
            },
            "SSOP0": {
              "offset": "0x50",
              "size": 32,
              "description": "ADC Sample Sequence 0 Operation"
            },
            "SSDC0": {
              "offset": "0x54",
              "size": 32,
              "description": "ADC Sample Sequence 0 Digital Comparator Select"
            },
            "SSEMUX0": {
              "offset": "0x58",
              "size": 32,
              "description": "ADC Sample Sequence Extended Input Multiplexer Select 0"
            },
            "SSTSH0": {
              "offset": "0x5C",
              "size": 32,
              "description": "ADC Sample Sequence 0 Sample and Hold Time"
            },
            "SSMUX1": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC Sample Sequence Input Multiplexer Select 1"
            },
            "SSCTL1": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC Sample Sequence Control 1"
            },
            "SSFIFO1": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC Sample Sequence Result FIFO 1"
            },
            "SSFSTAT1": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC Sample Sequence FIFO 1 Status"
            },
            "SSOP1": {
              "offset": "0x70",
              "size": 32,
              "description": "ADC Sample Sequence 1 Operation"
            },
            "SSDC1": {
              "offset": "0x74",
              "size": 32,
              "description": "ADC Sample Sequence 1 Digital Comparator Select"
            },
            "SSEMUX1": {
              "offset": "0x78",
              "size": 32,
              "description": "ADC Sample Sequence Extended Input Multiplexer Select 1"
            },
            "SSTSH1": {
              "offset": "0x7C",
              "size": 32,
              "description": "ADC Sample Sequence 1 Sample and Hold Time"
            },
            "SSMUX2": {
              "offset": "0x80",
              "size": 32,
              "description": "ADC Sample Sequence Input Multiplexer Select 2"
            },
            "SSCTL2": {
              "offset": "0x84",
              "size": 32,
              "description": "ADC Sample Sequence Control 2"
            },
            "SSFIFO2": {
              "offset": "0x88",
              "size": 32,
              "description": "ADC Sample Sequence Result FIFO 2"
            },
            "SSFSTAT2": {
              "offset": "0x8C",
              "size": 32,
              "description": "ADC Sample Sequence FIFO 2 Status"
            },
            "SSOP2": {
              "offset": "0x90",
              "size": 32,
              "description": "ADC Sample Sequence 2 Operation"
            },
            "SSDC2": {
              "offset": "0x94",
              "size": 32,
              "description": "ADC Sample Sequence 2 Digital Comparator Select"
            },
            "SSEMUX2": {
              "offset": "0x98",
              "size": 32,
              "description": "ADC Sample Sequence Extended Input Multiplexer Select 2"
            },
            "SSTSH2": {
              "offset": "0x9C",
              "size": 32,
              "description": "ADC Sample Sequence 2 Sample and Hold Time"
            },
            "SSMUX3": {
              "offset": "0xA0",
              "size": 32,
              "description": "ADC Sample Sequence Input Multiplexer Select 3"
            },
            "SSCTL3": {
              "offset": "0xA4",
              "size": 32,
              "description": "ADC Sample Sequence Control 3"
            },
            "SSFIFO3": {
              "offset": "0xA8",
              "size": 32,
              "description": "ADC Sample Sequence Result FIFO 3"
            },
            "SSFSTAT3": {
              "offset": "0xAC",
              "size": 32,
              "description": "ADC Sample Sequence FIFO 3 Status"
            },
            "SSOP3": {
              "offset": "0xB0",
              "size": 32,
              "description": "ADC Sample Sequence 3 Operation"
            },
            "SSDC3": {
              "offset": "0xB4",
              "size": 32,
              "description": "ADC Sample Sequence 3 Digital Comparator Select"
            },
            "SSEMUX3": {
              "offset": "0xB8",
              "size": 32,
              "description": "ADC Sample Sequence Extended Input Multiplexer Select 3"
            },
            "SSTSH3": {
              "offset": "0xBC",
              "size": 32,
              "description": "ADC Sample Sequence 3 Sample and Hold Time"
            },
            "DCRIC": {
              "offset": "0xD00",
              "size": 32,
              "description": "ADC Digital Comparator Reset Initial Conditions"
            },
            "DCCTL0": {
              "offset": "0xE00",
              "size": 32,
              "description": "ADC Digital Comparator Control 0"
            },
            "DCCTL1": {
              "offset": "0xE04",
              "size": 32,
              "description": "ADC Digital Comparator Control 1"
            },
            "DCCTL2": {
              "offset": "0xE08",
              "size": 32,
              "description": "ADC Digital Comparator Control 2"
            },
            "DCCTL3": {
              "offset": "0xE0C",
              "size": 32,
              "description": "ADC Digital Comparator Control 3"
            },
            "DCCTL4": {
              "offset": "0xE10",
              "size": 32,
              "description": "ADC Digital Comparator Control 4"
            },
            "DCCTL5": {
              "offset": "0xE14",
              "size": 32,
              "description": "ADC Digital Comparator Control 5"
            },
            "DCCTL6": {
              "offset": "0xE18",
              "size": 32,
              "description": "ADC Digital Comparator Control 6"
            },
            "DCCTL7": {
              "offset": "0xE1C",
              "size": 32,
              "description": "ADC Digital Comparator Control 7"
            },
            "DCCMP0": {
              "offset": "0xE40",
              "size": 32,
              "description": "ADC Digital Comparator Range 0"
            },
            "DCCMP1": {
              "offset": "0xE44",
              "size": 32,
              "description": "ADC Digital Comparator Range 1"
            },
            "DCCMP2": {
              "offset": "0xE48",
              "size": 32,
              "description": "ADC Digital Comparator Range 2"
            },
            "DCCMP3": {
              "offset": "0xE4C",
              "size": 32,
              "description": "ADC Digital Comparator Range 3"
            },
            "DCCMP4": {
              "offset": "0xE50",
              "size": 32,
              "description": "ADC Digital Comparator Range 4"
            },
            "DCCMP5": {
              "offset": "0xE54",
              "size": 32,
              "description": "ADC Digital Comparator Range 5"
            },
            "DCCMP6": {
              "offset": "0xE58",
              "size": 32,
              "description": "ADC Digital Comparator Range 6"
            },
            "DCCMP7": {
              "offset": "0xE5C",
              "size": 32,
              "description": "ADC Digital Comparator Range 7"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "ADC Peripheral Properties"
            },
            "PC": {
              "offset": "0xFC4",
              "size": 32,
              "description": "ADC Peripheral Configuration"
            },
            "CC": {
              "offset": "0xFC8",
              "size": 32,
              "description": "ADC Clock Configuration"
            }
          }
        },
        "COMP": {
          "instances": [
            {
              "name": "COMP",
              "base": "0x4003C000",
              "irq": 25
            }
          ],
          "registers": {
            "ACMIS": {
              "offset": "0x00",
              "size": 32,
              "description": "Analog Comparator Masked Interrupt Status"
            },
            "ACRIS": {
              "offset": "0x04",
              "size": 32,
              "description": "Analog Comparator Raw Interrupt Status"
            },
            "ACINTEN": {
              "offset": "0x08",
              "size": 32,
              "description": "Analog Comparator Interrupt Enable"
            },
            "ACREFCTL": {
              "offset": "0x10",
              "size": 32,
              "description": "Analog Comparator Reference Voltage Control"
            },
            "ACSTAT0": {
              "offset": "0x20",
              "size": 32,
              "description": "Analog Comparator Status 0"
            },
            "ACCTL0": {
              "offset": "0x24",
              "size": 32,
              "description": "Analog Comparator Control 0"
            },
            "ACSTAT1": {
              "offset": "0x40",
              "size": 32,
              "description": "Analog Comparator Status 1"
            },
            "ACCTL1": {
              "offset": "0x44",
              "size": 32,
              "description": "Analog Comparator Control 1"
            },
            "ACSTAT2": {
              "offset": "0x60",
              "size": 32,
              "description": "Analog Comparator Status 2"
            },
            "ACCTL2": {
              "offset": "0x64",
              "size": 32,
              "description": "Analog Comparator Control 2"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "Analog Comparator Peripheral Properties"
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN0",
              "base": "0x40040000",
              "irq": 38
            },
            {
              "name": "CAN1",
              "base": "0x40041000",
              "irq": 39
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "CAN Control"
            },
            "STS": {
              "offset": "0x04",
              "size": 32,
              "description": "CAN Status"
            },
            "ERR": {
              "offset": "0x08",
              "size": 32,
              "description": "CAN Error Counter"
            },
            "BIT": {
              "offset": "0x0C",
              "size": 32,
              "description": "CAN Bit Timing"
            },
            "INT": {
              "offset": "0x10",
              "size": 32,
              "description": "CAN Interrupt"
            },
            "TST": {
              "offset": "0x14",
              "size": 32,
              "description": "CAN Test"
            },
            "BRPE": {
              "offset": "0x18",
              "size": 32,
              "description": "CAN Baud Rate Prescaler Extension"
            },
            "IF1CRQ": {
              "offset": "0x20",
              "size": 32,
              "description": "CAN IF1 Command Request"
            },
            "IF1CMSK": {
              "offset": "0x24",
              "size": 32,
              "description": "CAN IF1 Command Mask"
            },
            "IF1MSK1": {
              "offset": "0x28",
              "size": 32,
              "description": "CAN IF1 Mask 1"
            },
            "IF1MSK2": {
              "offset": "0x2C",
              "size": 32,
              "description": "CAN IF1 Mask 2"
            },
            "IF1ARB1": {
              "offset": "0x30",
              "size": 32,
              "description": "CAN IF1 Arbitration 1"
            },
            "IF1ARB2": {
              "offset": "0x34",
              "size": 32,
              "description": "CAN IF1 Arbitration 2"
            },
            "IF1MCTL": {
              "offset": "0x38",
              "size": 32,
              "description": "CAN IF1 Message Control"
            },
            "IF1DA1": {
              "offset": "0x3C",
              "size": 32,
              "description": "CAN IF1 Data A1"
            },
            "IF1DA2": {
              "offset": "0x40",
              "size": 32,
              "description": "CAN IF1 Data A2"
            },
            "IF1DB1": {
              "offset": "0x44",
              "size": 32,
              "description": "CAN IF1 Data B1"
            },
            "IF1DB2": {
              "offset": "0x48",
              "size": 32,
              "description": "CAN IF1 Data B2"
            },
            "IF2CRQ": {
              "offset": "0x80",
              "size": 32,
              "description": "CAN IF2 Command Request"
            },
            "IF2CMSK": {
              "offset": "0x84",
              "size": 32,
              "description": "CAN IF2 Command Mask"
            },
            "IF2MSK1": {
              "offset": "0x88",
              "size": 32,
              "description": "CAN IF2 Mask 1"
            },
            "IF2MSK2": {
              "offset": "0x8C",
              "size": 32,
              "description": "CAN IF2 Mask 2"
            },
            "IF2ARB1": {
              "offset": "0x90",
              "size": 32,
              "description": "CAN IF2 Arbitration 1"
            },
            "IF2ARB2": {
              "offset": "0x94",
              "size": 32,
              "description": "CAN IF2 Arbitration 2"
            },
            "IF2MCTL": {
              "offset": "0x98",
              "size": 32,
              "description": "CAN IF2 Message Control"
            },
            "IF2DA1": {
              "offset": "0x9C",
              "size": 32,
              "description": "CAN IF2 Data A1"
            },
            "IF2DA2": {
              "offset": "0xA0",
              "size": 32,
              "description": "CAN IF2 Data A2"
            },
            "IF2DB1": {
              "offset": "0xA4",
              "size": 32,
              "description": "CAN IF2 Data B1"
            },
            "IF2DB2": {
              "offset": "0xA8",
              "size": 32,
              "description": "CAN IF2 Data B2"
            },
            "TXRQ1": {
              "offset": "0x100",
              "size": 32,
              "description": "CAN Transmission Request 1"
            },
            "TXRQ2": {
              "offset": "0x104",
              "size": 32,
              "description": "CAN Transmission Request 2"
            },
            "NWDA1": {
              "offset": "0x120",
              "size": 32,
              "description": "CAN New Data 1"
            },
            "NWDA2": {
              "offset": "0x124",
              "size": 32,
              "description": "CAN New Data 2"
            },
            "MSG1INT": {
              "offset": "0x140",
              "size": 32,
              "description": "CAN Message 1 Interrupt Pending"
            },
            "MSG2INT": {
              "offset": "0x144",
              "size": 32,
              "description": "CAN Message 2 Interrupt Pending"
            },
            "MSG1VAL": {
              "offset": "0x160",
              "size": 32,
              "description": "CAN Message 1 Valid"
            },
            "MSG2VAL": {
              "offset": "0x164",
              "size": 32,
              "description": "CAN Message 2 Valid"
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB0",
              "base": "0x40050000",
              "irq": 42
            }
          ],
          "registers": {
            "FADDR": {
              "offset": "0x00",
              "size": 8,
              "description": "USB Device Functional Address"
            },
            "POWER": {
              "offset": "0x01",
              "size": 8,
              "description": "USB Power"
            },
            "TXIS": {
              "offset": "0x02",
              "size": 16,
              "description": "USB Transmit Interrupt Status"
            },
            "RXIS": {
              "offset": "0x04",
              "size": 16,
              "description": "USB Receive Interrupt Status"
            },
            "TXIE": {
              "offset": "0x06",
              "size": 16,
              "description": "USB Transmit Interrupt Enable"
            },
            "RXIE": {
              "offset": "0x08",
              "size": 16,
              "description": "USB Receive Interrupt Enable"
            },
            "IS": {
              "offset": "0x0A",
              "size": 8,
              "description": "USB General Interrupt Status"
            },
            "IE": {
              "offset": "0x0B",
              "size": 8,
              "description": "USB Interrupt Enable"
            },
            "FRAME": {
              "offset": "0x0C",
              "size": 16,
              "description": "USB Frame Value"
            },
            "EPIDX": {
              "offset": "0x0E",
              "size": 8,
              "description": "USB Endpoint Index"
            },
            "TEST": {
              "offset": "0x0F",
              "size": 8,
              "description": "USB Test Mode"
            },
            "FIFO0": {
              "offset": "0x20",
              "size": 32,
              "description": "USB FIFO Endpoint 0"
            },
            "FIFO1": {
              "offset": "0x24",
              "size": 32,
              "description": "USB FIFO Endpoint 1"
            },
            "FIFO2": {
              "offset": "0x28",
              "size": 32,
              "description": "USB FIFO Endpoint 2"
            },
            "FIFO3": {
              "offset": "0x2C",
              "size": 32,
              "description": "USB FIFO Endpoint 3"
            },
            "FIFO4": {
              "offset": "0x30",
              "size": 32,
              "description": "USB FIFO Endpoint 4"
            },
            "FIFO5": {
              "offset": "0x34",
              "size": 32,
              "description": "USB FIFO Endpoint 5"
            },
            "FIFO6": {
              "offset": "0x38",
              "size": 32,
              "description": "USB FIFO Endpoint 6"
            },
            "FIFO7": {
              "offset": "0x3C",
              "size": 32,
              "description": "USB FIFO Endpoint 7"
            },
            "DEVCTL": {
              "offset": "0x60",
              "size": 8,
              "description": "USB Device Control"
            },
            "CCONF": {
              "offset": "0x61",
              "size": 8,
              "description": "USB Common Configuration"
            },
            "TXFIFOSZ": {
              "offset": "0x62",
              "size": 8,
              "description": "USB Transmit Dynamic FIFO Sizing"
            },
            "RXFIFOSZ": {
              "offset": "0x63",
              "size": 8,
              "description": "USB Receive Dynamic FIFO Sizing"
            },
            "TXFIFOADD": {
              "offset": "0x64",
              "size": 16,
              "description": "USB Transmit FIFO Start Address"
            },
            "RXFIFOADD": {
              "offset": "0x66",
              "size": 16,
              "description": "USB Receive FIFO Start Address"
            },
            "ULPIVBUSCTL": {
              "offset": "0x70",
              "size": 8,
              "description": "USB ULPI VBUS Control"
            },
            "ULPIREGDATA": {
              "offset": "0x74",
              "size": 8,
              "description": "USB ULPI Register Data"
            },
            "ULPIREGADDR": {
              "offset": "0x75",
              "size": 8,
              "description": "USB ULPI Register Address"
            },
            "ULPIREGCTL": {
              "offset": "0x76",
              "size": 8,
              "description": "USB ULPI Register Control"
            },
            "EPINFO": {
              "offset": "0x78",
              "size": 8,
              "description": "USB Endpoint Information"
            },
            "RAMINFO": {
              "offset": "0x79",
              "size": 8,
              "description": "USB RAM Information"
            },
            "CONTIM": {
              "offset": "0x7A",
              "size": 8,
              "description": "USB Connect Timing"
            },
            "VPLEN": {
              "offset": "0x7B",
              "size": 8,
              "description": "USB OTG VBUS Pulse Timing"
            },
            "HSEOF": {
              "offset": "0x7C",
              "size": 8,
              "description": "USB High-Speed Last Transaction to End of Frame Timing"
            },
            "FSEOF": {
              "offset": "0x7D",
              "size": 8,
              "description": "USB Full-Speed Last Transaction to End of Frame Timing"
            },
            "LSEOF": {
              "offset": "0x7E",
              "size": 8,
              "description": "USB Low-Speed Last Transaction to End of Frame Timing"
            },
            "TXFUNCADDR0": {
              "offset": "0x80",
              "size": 8,
              "description": "USB Transmit Functional Address Endpoint 0"
            },
            "TXHUBADDR0": {
              "offset": "0x82",
              "size": 8,
              "description": "USB Transmit Hub Address Endpoint 0"
            },
            "TXHUBPORT0": {
              "offset": "0x83",
              "size": 8,
              "description": "USB Transmit Hub Port Endpoint 0"
            },
            "TXFUNCADDR1": {
              "offset": "0x88",
              "size": 8,
              "description": "USB Transmit Functional Address Endpoint 1"
            },
            "TXHUBADDR1": {
              "offset": "0x8A",
              "size": 8,
              "description": "USB Transmit Hub Address Endpoint 1"
            },
            "TXHUBPORT1": {
              "offset": "0x8B",
              "size": 8,
              "description": "USB Transmit Hub Port Endpoint 1"
            },
            "RXFUNCADDR1": {
              "offset": "0x8C",
              "size": 8,
              "description": "USB Receive Functional Address Endpoint 1"
            },
            "RXHUBADDR1": {
              "offset": "0x8E",
              "size": 8,
              "description": "USB Receive Hub Address Endpoint 1"
            },
            "RXHUBPORT1": {
              "offset": "0x8F",
              "size": 8,
              "description": "USB Receive Hub Port Endpoint 1"
            },
            "TXFUNCADDR2": {
              "offset": "0x90",
              "size": 8,
              "description": "USB Transmit Functional Address Endpoint 2"
            },
            "TXHUBADDR2": {
              "offset": "0x92",
              "size": 8,
              "description": "USB Transmit Hub Address Endpoint 2"
            },
            "TXHUBPORT2": {
              "offset": "0x93",
              "size": 8,
              "description": "USB Transmit Hub Port Endpoint 2"
            },
            "RXFUNCADDR2": {
              "offset": "0x94",
              "size": 8,
              "description": "USB Receive Functional Address Endpoint 2"
            },
            "RXHUBADDR2": {
              "offset": "0x96",
              "size": 8,
              "description": "USB Receive Hub Address Endpoint 2"
            },
            "RXHUBPORT2": {
              "offset": "0x97",
              "size": 8,
              "description": "USB Receive Hub Port Endpoint 2"
            },
            "TXFUNCADDR3": {
              "offset": "0x98",
              "size": 8,
              "description": "USB Transmit Functional Address Endpoint 3"
            },
            "TXHUBADDR3": {
              "offset": "0x9A",
              "size": 8,
              "description": "USB Transmit Hub Address Endpoint 3"
            },
            "TXHUBPORT3": {
              "offset": "0x9B",
              "size": 8,
              "description": "USB Transmit Hub Port Endpoint 3"
            },
            "RXFUNCADDR3": {
              "offset": "0x9C",
              "size": 8,
              "description": "USB Receive Functional Address Endpoint 3"
            },
            "RXHUBADDR3": {
              "offset": "0x9E",
              "size": 8,
              "description": "USB Receive Hub Address Endpoint 3"
            },
            "RXHUBPORT3": {
              "offset": "0x9F",
              "size": 8,
              "description": "USB Receive Hub Port Endpoint 3"
            },
            "TXFUNCADDR4": {
              "offset": "0xA0",
              "size": 8,
              "description": "USB Transmit Functional Address Endpoint 4"
            },
            "TXHUBADDR4": {
              "offset": "0xA2",
              "size": 8,
              "description": "USB Transmit Hub Address Endpoint 4"
            },
            "TXHUBPORT4": {
              "offset": "0xA3",
              "size": 8,
              "description": "USB Transmit Hub Port Endpoint 4"
            },
            "RXFUNCADDR4": {
              "offset": "0xA4",
              "size": 8,
              "description": "USB Receive Functional Address Endpoint 4"
            },
            "RXHUBADDR4": {
              "offset": "0xA6",
              "size": 8,
              "description": "USB Receive Hub Address Endpoint 4"
            },
            "RXHUBPORT4": {
              "offset": "0xA7",
              "size": 8,
              "description": "USB Receive Hub Port Endpoint 4"
            },
            "TXFUNCADDR5": {
              "offset": "0xA8",
              "size": 8,
              "description": "USB Transmit Functional Address Endpoint 5"
            },
            "TXHUBADDR5": {
              "offset": "0xAA",
              "size": 8,
              "description": "USB Transmit Hub Address Endpoint 5"
            },
            "TXHUBPORT5": {
              "offset": "0xAB",
              "size": 8,
              "description": "USB Transmit Hub Port Endpoint 5"
            },
            "RXFUNCADDR5": {
              "offset": "0xAC",
              "size": 8,
              "description": "USB Receive Functional Address Endpoint 5"
            },
            "RXHUBADDR5": {
              "offset": "0xAE",
              "size": 8,
              "description": "USB Receive Hub Address Endpoint 5"
            },
            "RXHUBPORT5": {
              "offset": "0xAF",
              "size": 8,
              "description": "USB Receive Hub Port Endpoint 5"
            },
            "TXFUNCADDR6": {
              "offset": "0xB0",
              "size": 8,
              "description": "USB Transmit Functional Address Endpoint 6"
            },
            "TXHUBADDR6": {
              "offset": "0xB2",
              "size": 8,
              "description": "USB Transmit Hub Address Endpoint 6"
            },
            "TXHUBPORT6": {
              "offset": "0xB3",
              "size": 8,
              "description": "USB Transmit Hub Port Endpoint 6"
            },
            "RXFUNCADDR6": {
              "offset": "0xB4",
              "size": 8,
              "description": "USB Receive Functional Address Endpoint 6"
            },
            "RXHUBADDR6": {
              "offset": "0xB6",
              "size": 8,
              "description": "USB Receive Hub Address Endpoint 6"
            },
            "RXHUBPORT6": {
              "offset": "0xB7",
              "size": 8,
              "description": "USB Receive Hub Port Endpoint 6"
            },
            "TXFUNCADDR7": {
              "offset": "0xB8",
              "size": 8,
              "description": "USB Transmit Functional Address Endpoint 7"
            },
            "TXHUBADDR7": {
              "offset": "0xBA",
              "size": 8,
              "description": "USB Transmit Hub Address Endpoint 7"
            },
            "TXHUBPORT7": {
              "offset": "0xBB",
              "size": 8,
              "description": "USB Transmit Hub Port Endpoint 7"
            },
            "RXFUNCADDR7": {
              "offset": "0xBC",
              "size": 8,
              "description": "USB Receive Functional Address Endpoint 7"
            },
            "RXHUBADDR7": {
              "offset": "0xBE",
              "size": 8,
              "description": "USB Receive Hub Address Endpoint 7"
            },
            "RXHUBPORT7": {
              "offset": "0xBF",
              "size": 8,
              "description": "USB Receive Hub Port Endpoint 7"
            },
            "CSRL0": {
              "offset": "0x102",
              "size": 8,
              "description": "USB Control and Status Endpoint 0 Low"
            },
            "CSRH0": {
              "offset": "0x103",
              "size": 8,
              "description": "USB Control and Status Endpoint 0 High"
            },
            "COUNT0": {
              "offset": "0x108",
              "size": 8,
              "description": "USB Receive Byte Count Endpoint 0"
            },
            "TYPE0": {
              "offset": "0x10A",
              "size": 8,
              "description": "USB Type Endpoint 0"
            },
            "NAKLMT": {
              "offset": "0x10B",
              "size": 8,
              "description": "USB NAK Limit"
            },
            "TXMAXP1": {
              "offset": "0x110",
              "size": 16,
              "description": "USB Maximum Transmit Data Endpoint 1"
            },
            "TXCSRL1": {
              "offset": "0x112",
              "size": 8,
              "description": "USB Transmit Control and Status Endpoint 1 Low"
            },
            "TXCSRH1": {
              "offset": "0x113",
              "size": 8,
              "description": "USB Transmit Control and Status Endpoint 1 High"
            },
            "RXMAXP1": {
              "offset": "0x114",
              "size": 16,
              "description": "USB Maximum Receive Data Endpoint 1"
            },
            "RXCSRL1": {
              "offset": "0x116",
              "size": 8,
              "description": "USB Receive Control and Status Endpoint 1 Low"
            },
            "RXCSRH1": {
              "offset": "0x117",
              "size": 8,
              "description": "USB Receive Control and Status Endpoint 1 High"
            },
            "RXCOUNT1": {
              "offset": "0x118",
              "size": 16,
              "description": "USB Receive Byte Count Endpoint 1"
            },
            "TXTYPE1": {
              "offset": "0x11A",
              "size": 8,
              "description": "USB Host Transmit Configure Type Endpoint 1"
            },
            "TXINTERVAL1": {
              "offset": "0x11B",
              "size": 8,
              "description": "USB Host Transmit Interval Endpoint 1"
            },
            "RXTYPE1": {
              "offset": "0x11C",
              "size": 8,
              "description": "USB Host Configure Receive Type Endpoint 1"
            },
            "RXINTERVAL1": {
              "offset": "0x11D",
              "size": 8,
              "description": "USB Host Receive Polling Interval Endpoint 1"
            },
            "TXMAXP2": {
              "offset": "0x120",
              "size": 16,
              "description": "USB Maximum Transmit Data Endpoint 2"
            },
            "TXCSRL2": {
              "offset": "0x122",
              "size": 8,
              "description": "USB Transmit Control and Status Endpoint 2 Low"
            },
            "TXCSRH2": {
              "offset": "0x123",
              "size": 8,
              "description": "USB Transmit Control and Status Endpoint 2 High"
            },
            "RXMAXP2": {
              "offset": "0x124",
              "size": 16,
              "description": "USB Maximum Receive Data Endpoint 2"
            },
            "RXCSRL2": {
              "offset": "0x126",
              "size": 8,
              "description": "USB Receive Control and Status Endpoint 2 Low"
            },
            "RXCSRH2": {
              "offset": "0x127",
              "size": 8,
              "description": "USB Receive Control and Status Endpoint 2 High"
            },
            "RXCOUNT2": {
              "offset": "0x128",
              "size": 16,
              "description": "USB Receive Byte Count Endpoint 2"
            },
            "TXTYPE2": {
              "offset": "0x12A",
              "size": 8,
              "description": "USB Host Transmit Configure Type Endpoint 2"
            },
            "TXINTERVAL2": {
              "offset": "0x12B",
              "size": 8,
              "description": "USB Host Transmit Interval Endpoint 2"
            },
            "RXTYPE2": {
              "offset": "0x12C",
              "size": 8,
              "description": "USB Host Configure Receive Type Endpoint 2"
            },
            "RXINTERVAL2": {
              "offset": "0x12D",
              "size": 8,
              "description": "USB Host Receive Polling Interval Endpoint 2"
            },
            "TXMAXP3": {
              "offset": "0x130",
              "size": 16,
              "description": "USB Maximum Transmit Data Endpoint 3"
            },
            "TXCSRL3": {
              "offset": "0x132",
              "size": 8,
              "description": "USB Transmit Control and Status Endpoint 3 Low"
            },
            "TXCSRH3": {
              "offset": "0x133",
              "size": 8,
              "description": "USB Transmit Control and Status Endpoint 3 High"
            },
            "RXMAXP3": {
              "offset": "0x134",
              "size": 16,
              "description": "USB Maximum Receive Data Endpoint 3"
            },
            "RXCSRL3": {
              "offset": "0x136",
              "size": 8,
              "description": "USB Receive Control and Status Endpoint 3 Low"
            },
            "RXCSRH3": {
              "offset": "0x137",
              "size": 8,
              "description": "USB Receive Control and Status Endpoint 3 High"
            },
            "RXCOUNT3": {
              "offset": "0x138",
              "size": 16,
              "description": "USB Receive Byte Count Endpoint 3"
            },
            "TXTYPE3": {
              "offset": "0x13A",
              "size": 8,
              "description": "USB Host Transmit Configure Type Endpoint 3"
            },
            "TXINTERVAL3": {
              "offset": "0x13B",
              "size": 8,
              "description": "USB Host Transmit Interval Endpoint 3"
            },
            "RXTYPE3": {
              "offset": "0x13C",
              "size": 8,
              "description": "USB Host Configure Receive Type Endpoint 3"
            },
            "RXINTERVAL3": {
              "offset": "0x13D",
              "size": 8,
              "description": "USB Host Receive Polling Interval Endpoint 3"
            },
            "TXMAXP4": {
              "offset": "0x140",
              "size": 16,
              "description": "USB Maximum Transmit Data Endpoint 4"
            },
            "TXCSRL4": {
              "offset": "0x142",
              "size": 8,
              "description": "USB Transmit Control and Status Endpoint 4 Low"
            },
            "TXCSRH4": {
              "offset": "0x143",
              "size": 8,
              "description": "USB Transmit Control and Status Endpoint 4 High"
            },
            "RXMAXP4": {
              "offset": "0x144",
              "size": 16,
              "description": "USB Maximum Receive Data Endpoint 4"
            },
            "RXCSRL4": {
              "offset": "0x146",
              "size": 8,
              "description": "USB Receive Control and Status Endpoint 4 Low"
            },
            "RXCSRH4": {
              "offset": "0x147",
              "size": 8,
              "description": "USB Receive Control and Status Endpoint 4 High"
            },
            "RXCOUNT4": {
              "offset": "0x148",
              "size": 16,
              "description": "USB Receive Byte Count Endpoint 4"
            },
            "TXTYPE4": {
              "offset": "0x14A",
              "size": 8,
              "description": "USB Host Transmit Configure Type Endpoint 4"
            },
            "TXINTERVAL4": {
              "offset": "0x14B",
              "size": 8,
              "description": "USB Host Transmit Interval Endpoint 4"
            },
            "RXTYPE4": {
              "offset": "0x14C",
              "size": 8,
              "description": "USB Host Configure Receive Type Endpoint 4"
            },
            "RXINTERVAL4": {
              "offset": "0x14D",
              "size": 8,
              "description": "USB Host Receive Polling Interval Endpoint 4"
            },
            "TXMAXP5": {
              "offset": "0x150",
              "size": 16,
              "description": "USB Maximum Transmit Data Endpoint 5"
            },
            "TXCSRL5": {
              "offset": "0x152",
              "size": 8,
              "description": "USB Transmit Control and Status Endpoint 5 Low"
            },
            "TXCSRH5": {
              "offset": "0x153",
              "size": 8,
              "description": "USB Transmit Control and Status Endpoint 5 High"
            },
            "RXMAXP5": {
              "offset": "0x154",
              "size": 16,
              "description": "USB Maximum Receive Data Endpoint 5"
            },
            "RXCSRL5": {
              "offset": "0x156",
              "size": 8,
              "description": "USB Receive Control and Status Endpoint 5 Low"
            },
            "RXCSRH5": {
              "offset": "0x157",
              "size": 8,
              "description": "USB Receive Control and Status Endpoint 5 High"
            },
            "RXCOUNT5": {
              "offset": "0x158",
              "size": 16,
              "description": "USB Receive Byte Count Endpoint 5"
            },
            "TXTYPE5": {
              "offset": "0x15A",
              "size": 8,
              "description": "USB Host Transmit Configure Type Endpoint 5"
            },
            "TXINTERVAL5": {
              "offset": "0x15B",
              "size": 8,
              "description": "USB Host Transmit Interval Endpoint 5"
            },
            "RXTYPE5": {
              "offset": "0x15C",
              "size": 8,
              "description": "USB Host Configure Receive Type Endpoint 5"
            },
            "RXINTERVAL5": {
              "offset": "0x15D",
              "size": 8,
              "description": "USB Host Receive Polling Interval Endpoint 5"
            },
            "TXMAXP6": {
              "offset": "0x160",
              "size": 16,
              "description": "USB Maximum Transmit Data Endpoint 6"
            },
            "TXCSRL6": {
              "offset": "0x162",
              "size": 8,
              "description": "USB Transmit Control and Status Endpoint 6 Low"
            },
            "TXCSRH6": {
              "offset": "0x163",
              "size": 8,
              "description": "USB Transmit Control and Status Endpoint 6 High"
            },
            "RXMAXP6": {
              "offset": "0x164",
              "size": 16,
              "description": "USB Maximum Receive Data Endpoint 6"
            },
            "RXCSRL6": {
              "offset": "0x166",
              "size": 8,
              "description": "USB Receive Control and Status Endpoint 6 Low"
            },
            "RXCSRH6": {
              "offset": "0x167",
              "size": 8,
              "description": "USB Receive Control and Status Endpoint 6 High"
            },
            "RXCOUNT6": {
              "offset": "0x168",
              "size": 16,
              "description": "USB Receive Byte Count Endpoint 6"
            },
            "TXTYPE6": {
              "offset": "0x16A",
              "size": 8,
              "description": "USB Host Transmit Configure Type Endpoint 6"
            },
            "TXINTERVAL6": {
              "offset": "0x16B",
              "size": 8,
              "description": "USB Host Transmit Interval Endpoint 6"
            },
            "RXTYPE6": {
              "offset": "0x16C",
              "size": 8,
              "description": "USB Host Configure Receive Type Endpoint 6"
            },
            "RXINTERVAL6": {
              "offset": "0x16D",
              "size": 8,
              "description": "USB Host Receive Polling Interval Endpoint 6"
            },
            "TXMAXP7": {
              "offset": "0x170",
              "size": 16,
              "description": "USB Maximum Transmit Data Endpoint 7"
            },
            "TXCSRL7": {
              "offset": "0x172",
              "size": 8,
              "description": "USB Transmit Control and Status Endpoint 7 Low"
            },
            "TXCSRH7": {
              "offset": "0x173",
              "size": 8,
              "description": "USB Transmit Control and Status Endpoint 7 High"
            },
            "RXMAXP7": {
              "offset": "0x174",
              "size": 16,
              "description": "USB Maximum Receive Data Endpoint 7"
            },
            "RXCSRL7": {
              "offset": "0x176",
              "size": 8,
              "description": "USB Receive Control and Status Endpoint 7 Low"
            },
            "RXCSRH7": {
              "offset": "0x177",
              "size": 8,
              "description": "USB Receive Control and Status Endpoint 7 High"
            },
            "RXCOUNT7": {
              "offset": "0x178",
              "size": 16,
              "description": "USB Receive Byte Count Endpoint 7"
            },
            "TXTYPE7": {
              "offset": "0x17A",
              "size": 8,
              "description": "USB Host Transmit Configure Type Endpoint 7"
            },
            "TXINTERVAL7": {
              "offset": "0x17B",
              "size": 8,
              "description": "USB Host Transmit Interval Endpoint 7"
            },
            "RXTYPE7": {
              "offset": "0x17C",
              "size": 8,
              "description": "USB Host Configure Receive Type Endpoint 7"
            },
            "RXINTERVAL7": {
              "offset": "0x17D",
              "size": 8,
              "description": "USB Host Receive Polling Interval Endpoint 7"
            },
            "DMAINTR": {
              "offset": "0x200",
              "size": 8,
              "description": "USB DMA Interrupt"
            },
            "DMACTL0": {
              "offset": "0x204",
              "size": 16,
              "description": "USB DMA Control 0"
            },
            "DMAADDR0": {
              "offset": "0x208",
              "size": 32,
              "description": "USB DMA Address 0"
            },
            "DMACOUNT0": {
              "offset": "0x20C",
              "size": 32,
              "description": "USB DMA Count 0"
            },
            "DMACTL1": {
              "offset": "0x214",
              "size": 16,
              "description": "USB DMA Control 1"
            },
            "DMAADDR1": {
              "offset": "0x218",
              "size": 32,
              "description": "USB DMA Address 1"
            },
            "DMACOUNT1": {
              "offset": "0x21C",
              "size": 32,
              "description": "USB DMA Count 1"
            },
            "DMACTL2": {
              "offset": "0x224",
              "size": 16,
              "description": "USB DMA Control 2"
            },
            "DMAADDR2": {
              "offset": "0x228",
              "size": 32,
              "description": "USB DMA Address 2"
            },
            "DMACOUNT2": {
              "offset": "0x22C",
              "size": 32,
              "description": "USB DMA Count 2"
            },
            "DMACTL3": {
              "offset": "0x234",
              "size": 16,
              "description": "USB DMA Control 3"
            },
            "DMAADDR3": {
              "offset": "0x238",
              "size": 32,
              "description": "USB DMA Address 3"
            },
            "DMACOUNT3": {
              "offset": "0x23C",
              "size": 32,
              "description": "USB DMA Count 3"
            },
            "DMACTL4": {
              "offset": "0x244",
              "size": 16,
              "description": "USB DMA Control 4"
            },
            "DMAADDR4": {
              "offset": "0x248",
              "size": 32,
              "description": "USB DMA Address 4"
            },
            "DMACOUNT4": {
              "offset": "0x24C",
              "size": 32,
              "description": "USB DMA Count 4"
            },
            "DMACTL5": {
              "offset": "0x254",
              "size": 16,
              "description": "USB DMA Control 5"
            },
            "DMAADDR5": {
              "offset": "0x258",
              "size": 32,
              "description": "USB DMA Address 5"
            },
            "DMACOUNT5": {
              "offset": "0x25C",
              "size": 32,
              "description": "USB DMA Count 5"
            },
            "DMACTL6": {
              "offset": "0x264",
              "size": 16,
              "description": "USB DMA Control 6"
            },
            "DMAADDR6": {
              "offset": "0x268",
              "size": 32,
              "description": "USB DMA Address 6"
            },
            "DMACOUNT6": {
              "offset": "0x26C",
              "size": 32,
              "description": "USB DMA Count 6"
            },
            "DMACTL7": {
              "offset": "0x274",
              "size": 16,
              "description": "USB DMA Control 7"
            },
            "DMAADDR7": {
              "offset": "0x278",
              "size": 32,
              "description": "USB DMA Address 7"
            },
            "DMACOUNT7": {
              "offset": "0x27C",
              "size": 32,
              "description": "USB DMA Count 7"
            },
            "RQPKTCOUNT1": {
              "offset": "0x304",
              "size": 16,
              "description": "USB Request Packet Count in Block Transfer Endpoint 1"
            },
            "RQPKTCOUNT2": {
              "offset": "0x308",
              "size": 16,
              "description": "USB Request Packet Count in Block Transfer Endpoint 2"
            },
            "RQPKTCOUNT3": {
              "offset": "0x30C",
              "size": 16,
              "description": "USB Request Packet Count in Block Transfer Endpoint 3"
            },
            "RQPKTCOUNT4": {
              "offset": "0x310",
              "size": 16,
              "description": "USB Request Packet Count in Block Transfer Endpoint 4"
            },
            "RQPKTCOUNT5": {
              "offset": "0x314",
              "size": 16,
              "description": "USB Request Packet Count in Block Transfer Endpoint 5"
            },
            "RQPKTCOUNT6": {
              "offset": "0x318",
              "size": 16,
              "description": "USB Request Packet Count in Block Transfer Endpoint 6"
            },
            "RQPKTCOUNT7": {
              "offset": "0x31C",
              "size": 16,
              "description": "USB Request Packet Count in Block Transfer Endpoint 7"
            },
            "RXDPKTBUFDIS": {
              "offset": "0x340",
              "size": 16,
              "description": "USB Receive Double Packet Buffer Disable"
            },
            "TXDPKTBUFDIS": {
              "offset": "0x342",
              "size": 16,
              "description": "USB Transmit Double Packet Buffer Disable"
            },
            "CTO": {
              "offset": "0x344",
              "size": 16,
              "description": "USB Chirp Timeout"
            },
            "HHSRTN": {
              "offset": "0x346",
              "size": 16,
              "description": "USB High Speed to UTM Operating Delay"
            },
            "HSBT": {
              "offset": "0x348",
              "size": 16,
              "description": "USB High Speed Time-out Adder"
            },
            "LPMATTR": {
              "offset": "0x360",
              "size": 16,
              "description": "USB LPM Attributes"
            },
            "LPMCNTRL": {
              "offset": "0x362",
              "size": 8,
              "description": "USB LPM Control"
            },
            "LPMIM": {
              "offset": "0x363",
              "size": 8,
              "description": "USB LPM Interrupt Mask"
            },
            "LPMRIS": {
              "offset": "0x364",
              "size": 8,
              "description": "USB LPM Raw Interrupt Status"
            },
            "LPMFADDR": {
              "offset": "0x365",
              "size": 8,
              "description": "USB LPM Function Address"
            },
            "EPC": {
              "offset": "0x400",
              "size": 32,
              "description": "USB External Power Control"
            },
            "EPCRIS": {
              "offset": "0x404",
              "size": 32,
              "description": "USB External Power Control Raw Interrupt Status"
            },
            "EPCIM": {
              "offset": "0x408",
              "size": 32,
              "description": "USB External Power Control Interrupt Mask"
            },
            "EPCISC": {
              "offset": "0x40C",
              "size": 32,
              "description": "USB External Power Control Interrupt Status and Clear"
            },
            "DRRIS": {
              "offset": "0x410",
              "size": 32,
              "description": "USB Device RESUME Raw Interrupt Status"
            },
            "DRIM": {
              "offset": "0x414",
              "size": 32,
              "description": "USB Device RESUME Interrupt Mask"
            },
            "DRISC": {
              "offset": "0x418",
              "size": 32,
              "description": "USB Device RESUME Interrupt Status and Clear"
            },
            "GPCS": {
              "offset": "0x41C",
              "size": 32,
              "description": "USB General-Purpose Control and Status"
            },
            "VDC": {
              "offset": "0x430",
              "size": 32,
              "description": "USB VBUS Droop Control"
            },
            "VDCRIS": {
              "offset": "0x434",
              "size": 32,
              "description": "USB VBUS Droop Control Raw Interrupt Status"
            },
            "VDCIM": {
              "offset": "0x438",
              "size": 32,
              "description": "USB VBUS Droop Control Interrupt Mask"
            },
            "VDCISC": {
              "offset": "0x43C",
              "size": 32,
              "description": "USB VBUS Droop Control Interrupt Status and Clear"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "USB Peripheral Properties"
            },
            "PC": {
              "offset": "0xFC4",
              "size": 32,
              "description": "USB Peripheral Configuration"
            },
            "CC": {
              "offset": "0xFC8",
              "size": 32,
              "description": "USB Clock Configuration"
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x40058000",
              "irq": 0
            },
            {
              "name": "GPIOB",
              "base": "0x40059000",
              "irq": 1
            },
            {
              "name": "GPIOC",
              "base": "0x4005A000",
              "irq": 2
            },
            {
              "name": "GPIOD",
              "base": "0x4005B000",
              "irq": 3
            },
            {
              "name": "GPIOE",
              "base": "0x4005C000",
              "irq": 4
            },
            {
              "name": "GPIOF",
              "base": "0x4005D000",
              "irq": 30
            },
            {
              "name": "GPIOG",
              "base": "0x4005E000",
              "irq": 31
            },
            {
              "name": "GPIOH",
              "base": "0x4005F000",
              "irq": 32
            },
            {
              "name": "GPIOJ",
              "base": "0x40060000",
              "irq": 51
            },
            {
              "name": "GPIOK",
              "base": "0x40061000",
              "irq": 52
            },
            {
              "name": "GPIOL",
              "base": "0x40062000",
              "irq": 53
            },
            {
              "name": "GPIOM",
              "base": "0x40063000",
              "irq": 72
            },
            {
              "name": "GPION",
              "base": "0x40064000",
              "irq": 73
            },
            {
              "name": "GPIOP",
              "base": "0x40065000",
              "irq": 76
            },
            {
              "name": "GPIOQ",
              "base": "0x40066000",
              "irq": 84
            },
            {
              "name": "GPIOR",
              "base": "0x40067000",
              "irq": 92
            },
            {
              "name": "GPIOS",
              "base": "0x40068000",
              "irq": 93
            },
            {
              "name": "GPIOT",
              "base": "0x40069000",
              "irq": 111
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x3FC",
              "size": 32,
              "description": "GPIO Data"
            },
            "DIR": {
              "offset": "0x400",
              "size": 32,
              "description": "GPIO Direction"
            },
            "IS": {
              "offset": "0x404",
              "size": 32,
              "description": "GPIO Interrupt Sense"
            },
            "IBE": {
              "offset": "0x408",
              "size": 32,
              "description": "GPIO Interrupt Both Edges"
            },
            "IEV": {
              "offset": "0x40C",
              "size": 32,
              "description": "GPIO Interrupt Event"
            },
            "IM": {
              "offset": "0x410",
              "size": 32,
              "description": "GPIO Interrupt Mask"
            },
            "RIS": {
              "offset": "0x414",
              "size": 32,
              "description": "GPIO Raw Interrupt Status"
            },
            "MIS": {
              "offset": "0x418",
              "size": 32,
              "description": "GPIO Masked Interrupt Status"
            },
            "ICR": {
              "offset": "0x41C",
              "size": 32,
              "description": "GPIO Interrupt Clear"
            },
            "AFSEL": {
              "offset": "0x420",
              "size": 32,
              "description": "GPIO Alternate Function Select"
            },
            "DR2R": {
              "offset": "0x500",
              "size": 32,
              "description": "GPIO 2-mA Drive Select"
            },
            "DR4R": {
              "offset": "0x504",
              "size": 32,
              "description": "GPIO 4-mA Drive Select"
            },
            "DR8R": {
              "offset": "0x508",
              "size": 32,
              "description": "GPIO 8-mA Drive Select"
            },
            "ODR": {
              "offset": "0x50C",
              "size": 32,
              "description": "GPIO Open Drain Select"
            },
            "PUR": {
              "offset": "0x510",
              "size": 32,
              "description": "GPIO Pull-Up Select"
            },
            "PDR": {
              "offset": "0x514",
              "size": 32,
              "description": "GPIO Pull-Down Select"
            },
            "SLR": {
              "offset": "0x518",
              "size": 32,
              "description": "GPIO Slew Rate Control Select"
            },
            "DEN": {
              "offset": "0x51C",
              "size": 32,
              "description": "GPIO Digital Enable"
            },
            "LOCK": {
              "offset": "0x520",
              "size": 32,
              "description": "GPIO Lock"
            },
            "CR": {
              "offset": "0x524",
              "size": 32,
              "description": "GPIO Commit"
            },
            "AMSEL": {
              "offset": "0x528",
              "size": 32,
              "description": "GPIO Analog Mode Select"
            },
            "PCTL": {
              "offset": "0x52C",
              "size": 32,
              "description": "GPIO Port Control"
            },
            "ADCCTL": {
              "offset": "0x530",
              "size": 32,
              "description": "GPIO ADC Control"
            },
            "DMACTL": {
              "offset": "0x534",
              "size": 32,
              "description": "GPIO DMA Control"
            },
            "SI": {
              "offset": "0x538",
              "size": 32,
              "description": "GPIO Select Interrupt"
            },
            "DR12R": {
              "offset": "0x53C",
              "size": 32,
              "description": "GPIO 12-mA Drive Select"
            },
            "WAKEPEN": {
              "offset": "0x540",
              "size": 32,
              "description": "GPIO Wake Pin Enable"
            },
            "WAKELVL": {
              "offset": "0x544",
              "size": 32,
              "description": "GPIO Wake Level"
            },
            "WAKESTAT": {
              "offset": "0x548",
              "size": 32,
              "description": "GPIO Wake Status"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "GPIO Peripheral Property"
            },
            "PC": {
              "offset": "0xFC4",
              "size": 32,
              "description": "GPIO Peripheral Configuration"
            }
          }
        },
        "EEPROM": {
          "instances": [
            {
              "name": "EEPROM",
              "base": "0x400AF000"
            }
          ],
          "registers": {
            "EESIZE": {
              "offset": "0x00",
              "size": 32,
              "description": "EEPROM Size Information"
            },
            "EEBLOCK": {
              "offset": "0x04",
              "size": 32,
              "description": "EEPROM Current Block"
            },
            "EEOFFSET": {
              "offset": "0x08",
              "size": 32,
              "description": "EEPROM Current Offset"
            },
            "EERDWR": {
              "offset": "0x10",
              "size": 32,
              "description": "EEPROM Read-Write"
            },
            "EERDWRINC": {
              "offset": "0x14",
              "size": 32,
              "description": "EEPROM Read-Write with Increment"
            },
            "EEDONE": {
              "offset": "0x18",
              "size": 32,
              "description": "EEPROM Done Status"
            },
            "EESUPP": {
              "offset": "0x1C",
              "size": 32,
              "description": "EEPROM Support Control and Status"
            },
            "EEUNLOCK": {
              "offset": "0x20",
              "size": 32,
              "description": "EEPROM Unlock"
            },
            "EEPROT": {
              "offset": "0x30",
              "size": 32,
              "description": "EEPROM Protection"
            },
            "EEPASS0": {
              "offset": "0x34",
              "size": 32,
              "description": "EEPROM Password"
            },
            "EEPASS1": {
              "offset": "0x38",
              "size": 32,
              "description": "EEPROM Password"
            },
            "EEPASS2": {
              "offset": "0x3C",
              "size": 32,
              "description": "EEPROM Password"
            },
            "EEINT": {
              "offset": "0x40",
              "size": 32,
              "description": "EEPROM Interrupt"
            },
            "EEHIDE0": {
              "offset": "0x50",
              "size": 32,
              "description": "EEPROM Block Hide 0"
            },
            "EEHIDE1": {
              "offset": "0x54",
              "size": 32,
              "description": "EEPROM Block Hide 1"
            },
            "EEHIDE2": {
              "offset": "0x58",
              "size": 32,
              "description": "EEPROM Block Hide 2"
            },
            "EEDBGME": {
              "offset": "0x80",
              "size": 32,
              "description": "EEPROM Debug Mass Erase"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "EEPROM Peripheral Properties"
            }
          }
        },
        "ONEWIRE0": {
          "instances": [
            {
              "name": "ONEWIRE0",
              "base": "0x400B6000",
              "irq": 105
            }
          ],
          "registers": {
            "CS": {
              "offset": "0x00",
              "size": 32,
              "description": "1-Wire Control and Status"
            },
            "TIM": {
              "offset": "0x04",
              "size": 32,
              "description": "1-Wire Timing Override"
            },
            "DATW": {
              "offset": "0x08",
              "size": 32,
              "description": "1-Wire Data Write"
            },
            "DATR": {
              "offset": "0x0C",
              "size": 32,
              "description": "1-Wire Data Read"
            },
            "IM": {
              "offset": "0x100",
              "size": 32,
              "description": "1-Wire Interrupt Mask"
            },
            "RIS": {
              "offset": "0x104",
              "size": 32,
              "description": "1-Wire Raw Interrupt Status"
            },
            "MIS": {
              "offset": "0x108",
              "size": 32,
              "description": "1-Wire Masked Interrupt Status"
            },
            "ICR": {
              "offset": "0x10C",
              "size": 32,
              "description": "1-Wire Interrupt Clear"
            },
            "DMA": {
              "offset": "0x120",
              "size": 32,
              "description": "1-Wire uDMA Control"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "1-Wire Peripheral Properties"
            }
          }
        },
        "EPI0": {
          "instances": [
            {
              "name": "EPI0",
              "base": "0x400D0000",
              "irq": 50
            }
          ],
          "registers": {
            "CFG": {
              "offset": "0x00",
              "size": 32,
              "description": "EPI Configuration"
            },
            "BAUD": {
              "offset": "0x04",
              "size": 32,
              "description": "EPI Main Baud Rate"
            },
            "BAUD2": {
              "offset": "0x08",
              "size": 32,
              "description": "EPI Main Baud Rate"
            },
            "HB16CFG": {
              "offset": "0x10",
              "size": 32,
              "description": "EPI Host-Bus 16 Configuration"
            },
            "GPCFG": {
              "offset": "0x10",
              "size": 32,
              "description": "EPI General-Purpose Configuration"
            },
            "SDRAMCFG": {
              "offset": "0x10",
              "size": 32,
              "description": "EPI SDRAM Configuration"
            },
            "HB8CFG": {
              "offset": "0x10",
              "size": 32,
              "description": "EPI Host-Bus 8 Configuration"
            },
            "HB8CFG2": {
              "offset": "0x14",
              "size": 32,
              "description": "EPI Host-Bus 8 Configuration 2"
            },
            "HB16CFG2": {
              "offset": "0x14",
              "size": 32,
              "description": "EPI Host-Bus 16 Configuration 2"
            },
            "ADDRMAP": {
              "offset": "0x1C",
              "size": 32,
              "description": "EPI Address Map"
            },
            "RSIZE0": {
              "offset": "0x20",
              "size": 32,
              "description": "EPI Read Size 0"
            },
            "RADDR0": {
              "offset": "0x24",
              "size": 32,
              "description": "EPI Read Address 0"
            },
            "RPSTD0": {
              "offset": "0x28",
              "size": 32,
              "description": "EPI Non-Blocking Read Data 0"
            },
            "RSIZE1": {
              "offset": "0x30",
              "size": 32,
              "description": "EPI Read Size 1"
            },
            "RADDR1": {
              "offset": "0x34",
              "size": 32,
              "description": "EPI Read Address 1"
            },
            "RPSTD1": {
              "offset": "0x38",
              "size": 32,
              "description": "EPI Non-Blocking Read Data 1"
            },
            "STAT": {
              "offset": "0x60",
              "size": 32,
              "description": "EPI Status"
            },
            "RFIFOCNT": {
              "offset": "0x6C",
              "size": 32,
              "description": "EPI Read FIFO Count"
            },
            "READFIFO0": {
              "offset": "0x70",
              "size": 32,
              "description": "EPI Read FIFO"
            },
            "READFIFO1": {
              "offset": "0x74",
              "size": 32,
              "description": "EPI Read FIFO Alias 1"
            },
            "READFIFO2": {
              "offset": "0x78",
              "size": 32,
              "description": "EPI Read FIFO Alias 2"
            },
            "READFIFO3": {
              "offset": "0x7C",
              "size": 32,
              "description": "EPI Read FIFO Alias 3"
            },
            "READFIFO4": {
              "offset": "0x80",
              "size": 32,
              "description": "EPI Read FIFO Alias 4"
            },
            "READFIFO5": {
              "offset": "0x84",
              "size": 32,
              "description": "EPI Read FIFO Alias 5"
            },
            "READFIFO6": {
              "offset": "0x88",
              "size": 32,
              "description": "EPI Read FIFO Alias 6"
            },
            "READFIFO7": {
              "offset": "0x8C",
              "size": 32,
              "description": "EPI Read FIFO Alias 7"
            },
            "FIFOLVL": {
              "offset": "0x200",
              "size": 32,
              "description": "EPI FIFO Level Selects"
            },
            "WFIFOCNT": {
              "offset": "0x204",
              "size": 32,
              "description": "EPI Write FIFO Count"
            },
            "DMATXCNT": {
              "offset": "0x208",
              "size": 32,
              "description": "EPI DMA Transmit Count"
            },
            "IM": {
              "offset": "0x210",
              "size": 32,
              "description": "EPI Interrupt Mask"
            },
            "RIS": {
              "offset": "0x214",
              "size": 32,
              "description": "EPI Raw Interrupt Status"
            },
            "MIS": {
              "offset": "0x218",
              "size": 32,
              "description": "EPI Masked Interrupt Status"
            },
            "EISC": {
              "offset": "0x21C",
              "size": 32,
              "description": "EPI Error and Interrupt Status and Clear"
            },
            "HB8CFG3": {
              "offset": "0x308",
              "size": 32,
              "description": "EPI Host-Bus 8 Configuration 3"
            },
            "HB16CFG3": {
              "offset": "0x308",
              "size": 32,
              "description": "EPI Host-Bus 16 Configuration 3"
            },
            "HB16CFG4": {
              "offset": "0x30C",
              "size": 32,
              "description": "EPI Host-Bus 16 Configuration 4"
            },
            "HB8CFG4": {
              "offset": "0x30C",
              "size": 32,
              "description": "EPI Host-Bus 8 Configuration 4"
            },
            "HB8TIME": {
              "offset": "0x310",
              "size": 32,
              "description": "EPI Host-Bus 8 Timing Extension"
            },
            "HB16TIME": {
              "offset": "0x310",
              "size": 32,
              "description": "EPI Host-Bus 16 Timing Extension"
            },
            "HB8TIME2": {
              "offset": "0x314",
              "size": 32,
              "description": "EPI Host-Bus 8 Timing Extension"
            },
            "HB16TIME2": {
              "offset": "0x314",
              "size": 32,
              "description": "EPI Host-Bus 16 Timing Extension"
            },
            "HB16TIME3": {
              "offset": "0x318",
              "size": 32,
              "description": "EPI Host-Bus 16 Timing Extension"
            },
            "HB8TIME3": {
              "offset": "0x318",
              "size": 32,
              "description": "EPI Host-Bus 8 Timing Extension"
            },
            "HB8TIME4": {
              "offset": "0x31C",
              "size": 32,
              "description": "EPI Host-Bus 8 Timing Extension"
            },
            "HB16TIME4": {
              "offset": "0x31C",
              "size": 32,
              "description": "EPI Host-Bus 16 Timing Extension"
            },
            "HBPSRAM": {
              "offset": "0x360",
              "size": 32,
              "description": "EPI Host-Bus PSRAM"
            }
          }
        },
        "ETH": {
          "instances": [
            {
              "name": "EMAC0",
              "base": "0x400EC000",
              "irq": 40
            }
          ],
          "registers": {
            "CFG": {
              "offset": "0x00",
              "size": 32,
              "description": "Ethernet MAC Configuration"
            },
            "FRAMEFLTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Ethernet MAC Frame Filter"
            },
            "HASHTBLH": {
              "offset": "0x08",
              "size": 32,
              "description": "Ethernet MAC Hash Table High"
            },
            "HASHTBLL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Ethernet MAC Hash Table Low"
            },
            "MIIADDR": {
              "offset": "0x10",
              "size": 32,
              "description": "Ethernet MAC MII Address"
            },
            "MIIDATA": {
              "offset": "0x14",
              "size": 32,
              "description": "Ethernet MAC MII Data Register"
            },
            "FLOWCTL": {
              "offset": "0x18",
              "size": 32,
              "description": "Ethernet MAC Flow Control"
            },
            "VLANTG": {
              "offset": "0x1C",
              "size": 32,
              "description": "Ethernet MAC VLAN Tag"
            },
            "STATUS": {
              "offset": "0x24",
              "size": 32,
              "description": "Ethernet MAC Status"
            },
            "RWUFF": {
              "offset": "0x28",
              "size": 32,
              "description": "Ethernet MAC Remote Wake-Up Frame Filter"
            },
            "PMTCTLSTAT": {
              "offset": "0x2C",
              "size": 32,
              "description": "Ethernet MAC PMT Control and Status Register"
            },
            "LPICTLSTAT": {
              "offset": "0x30",
              "size": 32,
              "description": "Ethernet MAC Low Power Idle Control and Status Register"
            },
            "LPITIMERCTL": {
              "offset": "0x34",
              "size": 32,
              "description": "Ethernet MAC Low Power Idle Timer Control Register"
            },
            "RIS": {
              "offset": "0x38",
              "size": 32,
              "description": "Ethernet MAC Raw Interrupt Status"
            },
            "IM": {
              "offset": "0x3C",
              "size": 32,
              "description": "Ethernet MAC Interrupt Mask"
            },
            "ADDR0H": {
              "offset": "0x40",
              "size": 32,
              "description": "Ethernet MAC Address 0 High"
            },
            "ADDR0L": {
              "offset": "0x44",
              "size": 32,
              "description": "Ethernet MAC Address 0 Low Register"
            },
            "ADDR1H": {
              "offset": "0x48",
              "size": 32,
              "description": "Ethernet MAC Address 1 High"
            },
            "ADDR1L": {
              "offset": "0x4C",
              "size": 32,
              "description": "Ethernet MAC Address 1 Low"
            },
            "ADDR2H": {
              "offset": "0x50",
              "size": 32,
              "description": "Ethernet MAC Address 2 High"
            },
            "ADDR2L": {
              "offset": "0x54",
              "size": 32,
              "description": "Ethernet MAC Address 2 Low"
            },
            "ADDR3H": {
              "offset": "0x58",
              "size": 32,
              "description": "Ethernet MAC Address 3 High"
            },
            "ADDR3L": {
              "offset": "0x5C",
              "size": 32,
              "description": "Ethernet MAC Address 3 Low"
            },
            "WDOGTO": {
              "offset": "0xDC",
              "size": 32,
              "description": "Ethernet MAC Watchdog Timeout"
            },
            "MMCCTRL": {
              "offset": "0x100",
              "size": 32,
              "description": "Ethernet MAC MMC Control"
            },
            "MMCRXRIS": {
              "offset": "0x104",
              "size": 32,
              "description": "Ethernet MAC MMC Receive Raw Interrupt Status"
            },
            "MMCTXRIS": {
              "offset": "0x108",
              "size": 32,
              "description": "Ethernet MAC MMC Transmit Raw Interrupt Status"
            },
            "MMCRXIM": {
              "offset": "0x10C",
              "size": 32,
              "description": "Ethernet MAC MMC Receive Interrupt Mask"
            },
            "MMCTXIM": {
              "offset": "0x110",
              "size": 32,
              "description": "Ethernet MAC MMC Transmit Interrupt Mask"
            },
            "TXCNTGB": {
              "offset": "0x118",
              "size": 32,
              "description": "Ethernet MAC Transmit Frame Count for Good and Bad Frames"
            },
            "TXCNTSCOL": {
              "offset": "0x14C",
              "size": 32,
              "description": "Ethernet MAC Transmit Frame Count for Frames Transmitted after Single Collision"
            },
            "TXCNTMCOL": {
              "offset": "0x150",
              "size": 32,
              "description": "Ethernet MAC Transmit Frame Count for Frames Transmitted after Multiple Collisions"
            },
            "TXOCTCNTG": {
              "offset": "0x164",
              "size": 32,
              "description": "Ethernet MAC Transmit Octet Count Good"
            },
            "RXCNTGB": {
              "offset": "0x180",
              "size": 32,
              "description": "Ethernet MAC Receive Frame Count for Good and Bad Frames"
            },
            "RXCNTCRCERR": {
              "offset": "0x194",
              "size": 32,
              "description": "Ethernet MAC Receive Frame Count for CRC Error Frames"
            },
            "RXCNTALGNERR": {
              "offset": "0x198",
              "size": 32,
              "description": "Ethernet MAC Receive Frame Count for Alignment Error Frames"
            },
            "RXCNTGUNI": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Ethernet MAC Receive Frame Count for Good Unicast Frames"
            },
            "VLNINCREP": {
              "offset": "0x584",
              "size": 32,
              "description": "Ethernet MAC VLAN Tag Inclusion or Replacement"
            },
            "VLANHASH": {
              "offset": "0x588",
              "size": 32,
              "description": "Ethernet MAC VLAN Hash Table"
            },
            "TIMSTCTRL": {
              "offset": "0x700",
              "size": 32,
              "description": "Ethernet MAC Timestamp Control"
            },
            "SUBSECINC": {
              "offset": "0x704",
              "size": 32,
              "description": "Ethernet MAC Sub-Second Increment"
            },
            "TIMSEC": {
              "offset": "0x708",
              "size": 32,
              "description": "Ethernet MAC System Time - Seconds"
            },
            "TIMNANO": {
              "offset": "0x70C",
              "size": 32,
              "description": "Ethernet MAC System Time - Nanoseconds"
            },
            "TIMSECU": {
              "offset": "0x710",
              "size": 32,
              "description": "Ethernet MAC System Time - Seconds Update"
            },
            "TIMNANOU": {
              "offset": "0x714",
              "size": 32,
              "description": "Ethernet MAC System Time - Nanoseconds Update"
            },
            "TIMADD": {
              "offset": "0x718",
              "size": 32,
              "description": "Ethernet MAC Timestamp Addend"
            },
            "TARGSEC": {
              "offset": "0x71C",
              "size": 32,
              "description": "Ethernet MAC Target Time Seconds"
            },
            "TARGNANO": {
              "offset": "0x720",
              "size": 32,
              "description": "Ethernet MAC Target Time Nanoseconds"
            },
            "HWORDSEC": {
              "offset": "0x724",
              "size": 32,
              "description": "Ethernet MAC System Time-Higher Word Seconds"
            },
            "TIMSTAT": {
              "offset": "0x728",
              "size": 32,
              "description": "Ethernet MAC Timestamp Status"
            },
            "PPSCTRL": {
              "offset": "0x72C",
              "size": 32,
              "description": "Ethernet MAC PPS Control"
            },
            "PPS0INTVL": {
              "offset": "0x760",
              "size": 32,
              "description": "Ethernet MAC PPS0 Interval"
            },
            "PPS0WIDTH": {
              "offset": "0x764",
              "size": 32,
              "description": "Ethernet MAC PPS0 Width"
            },
            "DMABUSMOD": {
              "offset": "0xC00",
              "size": 32,
              "description": "Ethernet MAC DMA Bus Mode"
            },
            "TXPOLLD": {
              "offset": "0xC04",
              "size": 32,
              "description": "Ethernet MAC Transmit Poll Demand"
            },
            "RXPOLLD": {
              "offset": "0xC08",
              "size": 32,
              "description": "Ethernet MAC Receive Poll Demand"
            },
            "RXDLADDR": {
              "offset": "0xC0C",
              "size": 32,
              "description": "Ethernet MAC Receive Descriptor List Address"
            },
            "TXDLADDR": {
              "offset": "0xC10",
              "size": 32,
              "description": "Ethernet MAC Transmit Descriptor List Address"
            },
            "DMARIS": {
              "offset": "0xC14",
              "size": 32,
              "description": "Ethernet MAC DMA Interrupt Status"
            },
            "DMAOPMODE": {
              "offset": "0xC18",
              "size": 32,
              "description": "Ethernet MAC DMA Operation Mode"
            },
            "DMAIM": {
              "offset": "0xC1C",
              "size": 32,
              "description": "Ethernet MAC DMA Interrupt Mask Register"
            },
            "MFBOC": {
              "offset": "0xC20",
              "size": 32,
              "description": "Ethernet MAC Missed Frame and Buffer Overflow Counter"
            },
            "RXINTWDT": {
              "offset": "0xC24",
              "size": 32,
              "description": "Ethernet MAC Receive Interrupt Watchdog Timer"
            },
            "HOSTXDESC": {
              "offset": "0xC48",
              "size": 32,
              "description": "Ethernet MAC Current Host Transmit Descriptor"
            },
            "HOSRXDESC": {
              "offset": "0xC4C",
              "size": 32,
              "description": "Ethernet MAC Current Host Receive Descriptor"
            },
            "HOSTXBA": {
              "offset": "0xC50",
              "size": 32,
              "description": "Ethernet MAC Current Host Transmit Buffer Address"
            },
            "HOSRXBA": {
              "offset": "0xC54",
              "size": 32,
              "description": "Ethernet MAC Current Host Receive Buffer Address"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "Ethernet MAC Peripheral Property Register"
            },
            "PC": {
              "offset": "0xFC4",
              "size": 32,
              "description": "Ethernet MAC Peripheral Configuration Register"
            },
            "CC": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Ethernet MAC Clock Configuration Register"
            },
            "EPHYRIS": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Ethernet PHY Raw Interrupt Status"
            },
            "EPHYIM": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Ethernet PHY Interrupt Mask"
            },
            "EPHYMISC": {
              "offset": "0xFD4",
              "size": 32,
              "description": "Ethernet PHY Masked Interrupt Status and Clear"
            }
          }
        },
        "SYSEXC": {
          "instances": [
            {
              "name": "SYSEXC",
              "base": "0x400F9000",
              "irq": 67
            }
          ],
          "registers": {
            "RIS": {
              "offset": "0x00",
              "size": 32,
              "description": "System Exception Raw Interrupt Status"
            },
            "IM": {
              "offset": "0x04",
              "size": 32,
              "description": "System Exception Interrupt Mask"
            },
            "MIS": {
              "offset": "0x08",
              "size": 32,
              "description": "System Exception Masked Interrupt Status"
            },
            "IC": {
              "offset": "0x0C",
              "size": 32,
              "description": "System Exception Interrupt Clear"
            }
          }
        },
        "HIB": {
          "instances": [
            {
              "name": "HIB",
              "base": "0x400FC000",
              "irq": 41
            }
          ],
          "registers": {
            "RTCC": {
              "offset": "0x00",
              "size": 32,
              "description": "Hibernation RTC Counter"
            },
            "RTCM0": {
              "offset": "0x04",
              "size": 32,
              "description": "Hibernation RTC Match 0"
            },
            "RTCLD": {
              "offset": "0x0C",
              "size": 32,
              "description": "Hibernation RTC Load"
            },
            "CTL": {
              "offset": "0x10",
              "size": 32,
              "description": "Hibernation Control"
            },
            "IM": {
              "offset": "0x14",
              "size": 32,
              "description": "Hibernation Interrupt Mask"
            },
            "RIS": {
              "offset": "0x18",
              "size": 32,
              "description": "Hibernation Raw Interrupt Status"
            },
            "MIS": {
              "offset": "0x1C",
              "size": 32,
              "description": "Hibernation Masked Interrupt Status"
            },
            "IC": {
              "offset": "0x20",
              "size": 32,
              "description": "Hibernation Interrupt Clear"
            },
            "RTCT": {
              "offset": "0x24",
              "size": 32,
              "description": "Hibernation RTC Trim"
            },
            "RTCSS": {
              "offset": "0x28",
              "size": 32,
              "description": "Hibernation RTC Sub Seconds"
            },
            "IO": {
              "offset": "0x2C",
              "size": 32,
              "description": "Hibernation IO Configuration"
            },
            "DATA": {
              "offset": "0x30",
              "size": 32,
              "description": "Hibernation Data"
            },
            "CALCTL": {
              "offset": "0x300",
              "size": 32,
              "description": "Hibernation Calendar Control"
            },
            "CAL0": {
              "offset": "0x310",
              "size": 32,
              "description": "Hibernation Calendar 0"
            },
            "CAL1": {
              "offset": "0x314",
              "size": 32,
              "description": "Hibernation Calendar 1"
            },
            "CALLD0": {
              "offset": "0x320",
              "size": 32,
              "description": "Hibernation Calendar Load 0"
            },
            "CALLD1": {
              "offset": "0x324",
              "size": 32,
              "description": "Hibernation Calendar Load"
            },
            "CALM0": {
              "offset": "0x330",
              "size": 32,
              "description": "Hibernation Calendar Match 0"
            },
            "CALM1": {
              "offset": "0x334",
              "size": 32,
              "description": "Hibernation Calendar Match 1"
            },
            "LOCK": {
              "offset": "0x360",
              "size": 32,
              "description": "Hibernation Lock"
            },
            "TPCTL": {
              "offset": "0x400",
              "size": 32,
              "description": "HIB Tamper Control"
            },
            "TPSTAT": {
              "offset": "0x404",
              "size": 32,
              "description": "HIB Tamper Status"
            },
            "TPIO": {
              "offset": "0x410",
              "size": 32,
              "description": "HIB Tamper I/O Control"
            },
            "TPLOG0": {
              "offset": "0x4E0",
              "size": 32,
              "description": "HIB Tamper Log 0"
            },
            "TPLOG1": {
              "offset": "0x4E4",
              "size": 32,
              "description": "HIB Tamper Log 1"
            },
            "TPLOG2": {
              "offset": "0x4E8",
              "size": 32,
              "description": "HIB Tamper Log 2"
            },
            "TPLOG3": {
              "offset": "0x4EC",
              "size": 32,
              "description": "HIB Tamper Log 3"
            },
            "TPLOG4": {
              "offset": "0x4F0",
              "size": 32,
              "description": "HIB Tamper Log 4"
            },
            "TPLOG5": {
              "offset": "0x4F4",
              "size": 32,
              "description": "HIB Tamper Log 5"
            },
            "TPLOG6": {
              "offset": "0x4F8",
              "size": 32,
              "description": "HIB Tamper Log 6"
            },
            "TPLOG7": {
              "offset": "0x4FC",
              "size": 32,
              "description": "HIB Tamper Log 7"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "Hibernation Peripheral Properties"
            },
            "CC": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Hibernation Clock Control"
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASH_CTRL",
              "base": "0x400FD000",
              "irq": 29
            }
          ],
          "registers": {
            "FMA": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash Memory Address"
            },
            "FMD": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash Memory Data"
            },
            "FMC": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash Memory Control"
            },
            "FCRIS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Flash Controller Raw Interrupt Status"
            },
            "FCIM": {
              "offset": "0x10",
              "size": 32,
              "description": "Flash Controller Interrupt Mask"
            },
            "FCMISC": {
              "offset": "0x14",
              "size": 32,
              "description": "Flash Controller Masked Interrupt Status and Clear"
            },
            "FMC2": {
              "offset": "0x20",
              "size": 32,
              "description": "Flash Memory Control 2"
            },
            "FWBVAL": {
              "offset": "0x30",
              "size": 32,
              "description": "Flash Write Buffer Valid"
            },
            "FLPEKEY": {
              "offset": "0x3C",
              "size": 32,
              "description": "Flash Program/Erase Key"
            },
            "FWBN[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Flash Write Buffer n"
            },
            "PP": {
              "offset": "0xFC0",
              "size": 32,
              "description": "Flash Peripheral Properties"
            },
            "SSIZE": {
              "offset": "0xFC4",
              "size": 32,
              "description": "SRAM Size"
            },
            "CONF": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Flash Configuration Register"
            },
            "ROMSWMAP": {
              "offset": "0xFCC",
              "size": 32,
              "description": "ROM Software Map"
            },
            "DMASZ": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Flash DMA Address Size"
            },
            "DMAST": {
              "offset": "0xFD4",
              "size": 32,
              "description": "Flash DMA Starting Address"
            },
            "RVP": {
              "offset": "0x10D4",
              "size": 32,
              "description": "Reset Vector Pointer"
            },
            "BOOTCFG": {
              "offset": "0x11D0",
              "size": 32,
              "description": "Boot Configuration"
            },
            "USERREG0": {
              "offset": "0x11E0",
              "size": 32,
              "description": "User Register 0"
            },
            "USERREG1": {
              "offset": "0x11E4",
              "size": 32,
              "description": "User Register 1"
            },
            "USERREG2": {
              "offset": "0x11E8",
              "size": 32,
              "description": "User Register 2"
            },
            "USERREG3": {
              "offset": "0x11EC",
              "size": 32,
              "description": "User Register 3"
            },
            "FMPRE0": {
              "offset": "0x1200",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 0"
            },
            "FMPRE1": {
              "offset": "0x1204",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 1"
            },
            "FMPRE2": {
              "offset": "0x1208",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 2"
            },
            "FMPRE3": {
              "offset": "0x120C",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 3"
            },
            "FMPRE4": {
              "offset": "0x1210",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 4"
            },
            "FMPRE5": {
              "offset": "0x1214",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 5"
            },
            "FMPRE6": {
              "offset": "0x1218",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 6"
            },
            "FMPRE7": {
              "offset": "0x121C",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 7"
            },
            "FMPRE8": {
              "offset": "0x1220",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 8"
            },
            "FMPRE9": {
              "offset": "0x1224",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 9"
            },
            "FMPRE10": {
              "offset": "0x1228",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 10"
            },
            "FMPRE11": {
              "offset": "0x122C",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 11"
            },
            "FMPRE12": {
              "offset": "0x1230",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 12"
            },
            "FMPRE13": {
              "offset": "0x1234",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 13"
            },
            "FMPRE14": {
              "offset": "0x1238",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 14"
            },
            "FMPRE15": {
              "offset": "0x123C",
              "size": 32,
              "description": "Flash Memory Protection Read Enable 15"
            },
            "FMPPE0": {
              "offset": "0x1400",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 0"
            },
            "FMPPE1": {
              "offset": "0x1404",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 1"
            },
            "FMPPE2": {
              "offset": "0x1408",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 2"
            },
            "FMPPE3": {
              "offset": "0x140C",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 3"
            },
            "FMPPE4": {
              "offset": "0x1410",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 4"
            },
            "FMPPE5": {
              "offset": "0x1414",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 5"
            },
            "FMPPE6": {
              "offset": "0x1418",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 6"
            },
            "FMPPE7": {
              "offset": "0x141C",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 7"
            },
            "FMPPE8": {
              "offset": "0x1420",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 8"
            },
            "FMPPE9": {
              "offset": "0x1424",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 9"
            },
            "FMPPE10": {
              "offset": "0x1428",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 10"
            },
            "FMPPE11": {
              "offset": "0x142C",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 11"
            },
            "FMPPE12": {
              "offset": "0x1430",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 12"
            },
            "FMPPE13": {
              "offset": "0x1434",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 13"
            },
            "FMPPE14": {
              "offset": "0x1438",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 14"
            },
            "FMPPE15": {
              "offset": "0x143C",
              "size": 32,
              "description": "Flash Memory Protection Program Enable 15"
            }
          }
        },
        "SYSCTL": {
          "instances": [
            {
              "name": "SYSCTL",
              "base": "0x400FE000",
              "irq": 28
            }
          ],
          "registers": {
            "DID0": {
              "offset": "0x00",
              "size": 32,
              "description": "Device Identification 0"
            },
            "DID1": {
              "offset": "0x04",
              "size": 32,
              "description": "Device Identification 1"
            },
            "PTBOCTL": {
              "offset": "0x38",
              "size": 32,
              "description": "Power-Temp Brown Out Control"
            },
            "RIS": {
              "offset": "0x50",
              "size": 32,
              "description": "Raw Interrupt Status"
            },
            "IMC": {
              "offset": "0x54",
              "size": 32,
              "description": "Interrupt Mask Control"
            },
            "MISC": {
              "offset": "0x58",
              "size": 32,
              "description": "Masked Interrupt Status and Clear"
            },
            "RESC": {
              "offset": "0x5C",
              "size": 32,
              "description": "Reset Cause"
            },
            "PWRTC": {
              "offset": "0x60",
              "size": 32,
              "description": "Power-Temperature Cause"
            },
            "NMIC": {
              "offset": "0x64",
              "size": 32,
              "description": "NMI Cause Register"
            },
            "MOSCCTL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Main Oscillator Control"
            },
            "RSCLKCFG": {
              "offset": "0xB0",
              "size": 32,
              "description": "Run and Sleep Mode Configuration Register"
            },
            "MEMTIM0": {
              "offset": "0xC0",
              "size": 32,
              "description": "Memory Timing Parameter Register 0 for Main Flash and EEPROM"
            },
            "ALTCLKCFG": {
              "offset": "0x138",
              "size": 32,
              "description": "Alternate Clock Configuration"
            },
            "DSCLKCFG": {
              "offset": "0x144",
              "size": 32,
              "description": "Deep Sleep Clock Configuration Register"
            },
            "DIVSCLK": {
              "offset": "0x148",
              "size": 32,
              "description": "Divisor and Source Clock Configuration"
            },
            "SYSPROP": {
              "offset": "0x14C",
              "size": 32,
              "description": "System Properties"
            },
            "PIOSCCAL": {
              "offset": "0x150",
              "size": 32,
              "description": "Precision Internal Oscillator Calibration"
            },
            "PIOSCSTAT": {
              "offset": "0x154",
              "size": 32,
              "description": "Precision Internal Oscillator Statistics"
            },
            "PLLFREQ0": {
              "offset": "0x160",
              "size": 32,
              "description": "PLL Frequency 0"
            },
            "PLLFREQ1": {
              "offset": "0x164",
              "size": 32,
              "description": "PLL Frequency 1"
            },
            "PLLSTAT": {
              "offset": "0x168",
              "size": 32,
              "description": "PLL Status"
            },
            "SLPPWRCFG": {
              "offset": "0x188",
              "size": 32,
              "description": "Sleep Power Configuration"
            },
            "DSLPPWRCFG": {
              "offset": "0x18C",
              "size": 32,
              "description": "Deep-Sleep Power Configuration"
            },
            "NVMSTAT": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Non-Volatile Memory Information"
            },
            "LDOSPCTL": {
              "offset": "0x1B4",
              "size": 32,
              "description": "LDO Sleep Power Control"
            },
            "LDODPCTL": {
              "offset": "0x1BC",
              "size": 32,
              "description": "LDO Deep-Sleep Power Control"
            },
            "RESBEHAVCTL": {
              "offset": "0x1D8",
              "size": 32,
              "description": "Reset Behavior Control Register"
            },
            "HSSR": {
              "offset": "0x1F4",
              "size": 32,
              "description": "Hardware System Service Request"
            },
            "USBPDS": {
              "offset": "0x280",
              "size": 32,
              "description": "USB Power Domain Status"
            },
            "USBMPC": {
              "offset": "0x284",
              "size": 32,
              "description": "USB Memory Power Control"
            },
            "EMACPDS": {
              "offset": "0x288",
              "size": 32,
              "description": "Ethernet MAC Power Domain Status"
            },
            "EMACMPC": {
              "offset": "0x28C",
              "size": 32,
              "description": "Ethernet MAC Memory Power Control"
            },
            "LCDMPC": {
              "offset": "0x294",
              "size": 32,
              "description": "LCD Memory Power Control"
            },
            "PPWD": {
              "offset": "0x300",
              "size": 32,
              "description": "Watchdog Timer Peripheral Present"
            },
            "PPTIMER": {
              "offset": "0x304",
              "size": 32,
              "description": "16/32-Bit General-Purpose Timer Peripheral Present"
            },
            "PPGPIO": {
              "offset": "0x308",
              "size": 32,
              "description": "General-Purpose Input/Output Peripheral Present"
            },
            "PPDMA": {
              "offset": "0x30C",
              "size": 32,
              "description": "Micro Direct Memory Access Peripheral Present"
            },
            "PPEPI": {
              "offset": "0x310",
              "size": 32,
              "description": "EPI Peripheral Present"
            },
            "PPHIB": {
              "offset": "0x314",
              "size": 32,
              "description": "Hibernation Peripheral Present"
            },
            "PPUART": {
              "offset": "0x318",
              "size": 32,
              "description": "Universal Asynchronous Receiver/Transmitter Peripheral Present"
            },
            "PPSSI": {
              "offset": "0x31C",
              "size": 32,
              "description": "Synchronous Serial Interface Peripheral Present"
            },
            "PPI2C": {
              "offset": "0x320",
              "size": 32,
              "description": "Inter-Integrated Circuit Peripheral Present"
            },
            "PPUSB": {
              "offset": "0x328",
              "size": 32,
              "description": "Universal Serial Bus Peripheral Present"
            },
            "PPEPHY": {
              "offset": "0x330",
              "size": 32,
              "description": "Ethernet PHY Peripheral Present"
            },
            "PPCAN": {
              "offset": "0x334",
              "size": 32,
              "description": "Controller Area Network Peripheral Present"
            },
            "PPADC": {
              "offset": "0x338",
              "size": 32,
              "description": "Analog-to-Digital Converter Peripheral Present"
            },
            "PPACMP": {
              "offset": "0x33C",
              "size": 32,
              "description": "Analog Comparator Peripheral Present"
            },
            "PPPWM": {
              "offset": "0x340",
              "size": 32,
              "description": "Pulse Width Modulator Peripheral Present"
            },
            "PPQEI": {
              "offset": "0x344",
              "size": 32,
              "description": "Quadrature Encoder Interface Peripheral Present"
            },
            "PPEEPROM": {
              "offset": "0x358",
              "size": 32,
              "description": "EEPROM Peripheral Present"
            },
            "PPCCM": {
              "offset": "0x374",
              "size": 32,
              "description": "CRC and Cryptographic Modules Peripheral Present"
            },
            "PPLCD": {
              "offset": "0x390",
              "size": 32,
              "description": "LCD Peripheral Present"
            },
            "PPOWIRE": {
              "offset": "0x398",
              "size": 32,
              "description": "1-Wire Peripheral Present"
            },
            "PPEMAC": {
              "offset": "0x39C",
              "size": 32,
              "description": "Ethernet MAC Peripheral Present"
            },
            "SRWD": {
              "offset": "0x500",
              "size": 32,
              "description": "Watchdog Timer Software Reset"
            },
            "SRTIMER": {
              "offset": "0x504",
              "size": 32,
              "description": "16/32-Bit General-Purpose Timer Software Reset"
            },
            "SRGPIO": {
              "offset": "0x508",
              "size": 32,
              "description": "General-Purpose Input/Output Software Reset"
            },
            "SRDMA": {
              "offset": "0x50C",
              "size": 32,
              "description": "Micro Direct Memory Access Software Reset"
            },
            "SREPI": {
              "offset": "0x510",
              "size": 32,
              "description": "EPI Software Reset"
            },
            "SRHIB": {
              "offset": "0x514",
              "size": 32,
              "description": "Hibernation Software Reset"
            },
            "SRUART": {
              "offset": "0x518",
              "size": 32,
              "description": "Universal Asynchronous Receiver/Transmitter Software Reset"
            },
            "SRSSI": {
              "offset": "0x51C",
              "size": 32,
              "description": "Synchronous Serial Interface Software Reset"
            },
            "SRI2C": {
              "offset": "0x520",
              "size": 32,
              "description": "Inter-Integrated Circuit Software Reset"
            },
            "SRUSB": {
              "offset": "0x528",
              "size": 32,
              "description": "Universal Serial Bus Software Reset"
            },
            "SREPHY": {
              "offset": "0x530",
              "size": 32,
              "description": "Ethernet PHY Software Reset"
            },
            "SRCAN": {
              "offset": "0x534",
              "size": 32,
              "description": "Controller Area Network Software Reset"
            },
            "SRADC": {
              "offset": "0x538",
              "size": 32,
              "description": "Analog-to-Digital Converter Software Reset"
            },
            "SRACMP": {
              "offset": "0x53C",
              "size": 32,
              "description": "Analog Comparator Software Reset"
            },
            "SRPWM": {
              "offset": "0x540",
              "size": 32,
              "description": "Pulse Width Modulator Software Reset"
            },
            "SRQEI": {
              "offset": "0x544",
              "size": 32,
              "description": "Quadrature Encoder Interface Software Reset"
            },
            "SREEPROM": {
              "offset": "0x558",
              "size": 32,
              "description": "EEPROM Software Reset"
            },
            "SRCCM": {
              "offset": "0x574",
              "size": 32,
              "description": "CRC and Cryptographic Modules Software Reset"
            },
            "SRLCD": {
              "offset": "0x590",
              "size": 32,
              "description": "LCD Controller Software Reset"
            },
            "SROWIRE": {
              "offset": "0x598",
              "size": 32,
              "description": "1-Wire Software Reset"
            },
            "SREMAC": {
              "offset": "0x59C",
              "size": 32,
              "description": "Ethernet MAC Software Reset"
            },
            "RCGCWD": {
              "offset": "0x600",
              "size": 32,
              "description": "Watchdog Timer Run Mode Clock Gating Control"
            },
            "RCGCTIMER": {
              "offset": "0x604",
              "size": 32,
              "description": "16/32-Bit General-Purpose Timer Run Mode Clock Gating Control"
            },
            "RCGCGPIO": {
              "offset": "0x608",
              "size": 32,
              "description": "General-Purpose Input/Output Run Mode Clock Gating Control"
            },
            "RCGCDMA": {
              "offset": "0x60C",
              "size": 32,
              "description": "Micro Direct Memory Access Run Mode Clock Gating Control"
            },
            "RCGCEPI": {
              "offset": "0x610",
              "size": 32,
              "description": "EPI Run Mode Clock Gating Control"
            },
            "RCGCHIB": {
              "offset": "0x614",
              "size": 32,
              "description": "Hibernation Run Mode Clock Gating Control"
            },
            "RCGCUART": {
              "offset": "0x618",
              "size": 32,
              "description": "Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control"
            },
            "RCGCSSI": {
              "offset": "0x61C",
              "size": 32,
              "description": "Synchronous Serial Interface Run Mode Clock Gating Control"
            },
            "RCGCI2C": {
              "offset": "0x620",
              "size": 32,
              "description": "Inter-Integrated Circuit Run Mode Clock Gating Control"
            },
            "RCGCUSB": {
              "offset": "0x628",
              "size": 32,
              "description": "Universal Serial Bus Run Mode Clock Gating Control"
            },
            "RCGCEPHY": {
              "offset": "0x630",
              "size": 32,
              "description": "Ethernet PHY Run Mode Clock Gating Control"
            },
            "RCGCCAN": {
              "offset": "0x634",
              "size": 32,
              "description": "Controller Area Network Run Mode Clock Gating Control"
            },
            "RCGCADC": {
              "offset": "0x638",
              "size": 32,
              "description": "Analog-to-Digital Converter Run Mode Clock Gating Control"
            },
            "RCGCACMP": {
              "offset": "0x63C",
              "size": 32,
              "description": "Analog Comparator Run Mode Clock Gating Control"
            },
            "RCGCPWM": {
              "offset": "0x640",
              "size": 32,
              "description": "Pulse Width Modulator Run Mode Clock Gating Control"
            },
            "RCGCQEI": {
              "offset": "0x644",
              "size": 32,
              "description": "Quadrature Encoder Interface Run Mode Clock Gating Control"
            },
            "RCGCEEPROM": {
              "offset": "0x658",
              "size": 32,
              "description": "EEPROM Run Mode Clock Gating Control"
            },
            "RCGCCCM": {
              "offset": "0x674",
              "size": 32,
              "description": "CRC and Cryptographic Modules Run Mode Clock Gating Control"
            },
            "RCGCLCD": {
              "offset": "0x690",
              "size": 32,
              "description": "LCD Controller Run Mode Clock Gating Control"
            },
            "RCGCOWIRE": {
              "offset": "0x698",
              "size": 32,
              "description": "1-Wire Run Mode Clock Gating Control"
            },
            "RCGCEMAC": {
              "offset": "0x69C",
              "size": 32,
              "description": "Ethernet MAC Run Mode Clock Gating Control"
            },
            "SCGCWD": {
              "offset": "0x700",
              "size": 32,
              "description": "Watchdog Timer Sleep Mode Clock Gating Control"
            },
            "SCGCTIMER": {
              "offset": "0x704",
              "size": 32,
              "description": "16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control"
            },
            "SCGCGPIO": {
              "offset": "0x708",
              "size": 32,
              "description": "General-Purpose Input/Output Sleep Mode Clock Gating Control"
            },
            "SCGCDMA": {
              "offset": "0x70C",
              "size": 32,
              "description": "Micro Direct Memory Access Sleep Mode Clock Gating Control"
            },
            "SCGCEPI": {
              "offset": "0x710",
              "size": 32,
              "description": "EPI Sleep Mode Clock Gating Control"
            },
            "SCGCHIB": {
              "offset": "0x714",
              "size": 32,
              "description": "Hibernation Sleep Mode Clock Gating Control"
            },
            "SCGCUART": {
              "offset": "0x718",
              "size": 32,
              "description": "Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control"
            },
            "SCGCSSI": {
              "offset": "0x71C",
              "size": 32,
              "description": "Synchronous Serial Interface Sleep Mode Clock Gating Control"
            },
            "SCGCI2C": {
              "offset": "0x720",
              "size": 32,
              "description": "Inter-Integrated Circuit Sleep Mode Clock Gating Control"
            },
            "SCGCUSB": {
              "offset": "0x728",
              "size": 32,
              "description": "Universal Serial Bus Sleep Mode Clock Gating Control"
            },
            "SCGCEPHY": {
              "offset": "0x730",
              "size": 32,
              "description": "Ethernet PHY Sleep Mode Clock Gating Control"
            },
            "SCGCCAN": {
              "offset": "0x734",
              "size": 32,
              "description": "Controller Area Network Sleep Mode Clock Gating Control"
            },
            "SCGCADC": {
              "offset": "0x738",
              "size": 32,
              "description": "Analog-to-Digital Converter Sleep Mode Clock Gating Control"
            },
            "SCGCACMP": {
              "offset": "0x73C",
              "size": 32,
              "description": "Analog Comparator Sleep Mode Clock Gating Control"
            },
            "SCGCPWM": {
              "offset": "0x740",
              "size": 32,
              "description": "Pulse Width Modulator Sleep Mode Clock Gating Control"
            },
            "SCGCQEI": {
              "offset": "0x744",
              "size": 32,
              "description": "Quadrature Encoder Interface Sleep Mode Clock Gating Control"
            },
            "SCGCEEPROM": {
              "offset": "0x758",
              "size": 32,
              "description": "EEPROM Sleep Mode Clock Gating Control"
            },
            "SCGCCCM": {
              "offset": "0x774",
              "size": 32,
              "description": "CRC and Cryptographic Modules Sleep Mode Clock Gating Control"
            },
            "SCGCLCD": {
              "offset": "0x790",
              "size": 32,
              "description": "LCD Controller Sleep Mode Clock Gating Control"
            },
            "SCGCOWIRE": {
              "offset": "0x798",
              "size": 32,
              "description": "1-Wire Sleep Mode Clock Gating Control"
            },
            "SCGCEMAC": {
              "offset": "0x79C",
              "size": 32,
              "description": "Ethernet MAC Sleep Mode Clock Gating Control"
            },
            "DCGCWD": {
              "offset": "0x800",
              "size": 32,
              "description": "Watchdog Timer Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCTIMER": {
              "offset": "0x804",
              "size": 32,
              "description": "16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCGPIO": {
              "offset": "0x808",
              "size": 32,
              "description": "General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCDMA": {
              "offset": "0x80C",
              "size": 32,
              "description": "Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCEPI": {
              "offset": "0x810",
              "size": 32,
              "description": "EPI Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCHIB": {
              "offset": "0x814",
              "size": 32,
              "description": "Hibernation Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCUART": {
              "offset": "0x818",
              "size": 32,
              "description": "Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCSSI": {
              "offset": "0x81C",
              "size": 32,
              "description": "Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCI2C": {
              "offset": "0x820",
              "size": 32,
              "description": "Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCUSB": {
              "offset": "0x828",
              "size": 32,
              "description": "Universal Serial Bus Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCEPHY": {
              "offset": "0x830",
              "size": 32,
              "description": "Ethernet PHY Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCCAN": {
              "offset": "0x834",
              "size": 32,
              "description": "Controller Area Network Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCADC": {
              "offset": "0x838",
              "size": 32,
              "description": "Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCACMP": {
              "offset": "0x83C",
              "size": 32,
              "description": "Analog Comparator Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCPWM": {
              "offset": "0x840",
              "size": 32,
              "description": "Pulse Width Modulator Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCQEI": {
              "offset": "0x844",
              "size": 32,
              "description": "Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCEEPROM": {
              "offset": "0x858",
              "size": 32,
              "description": "EEPROM Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCCCM": {
              "offset": "0x874",
              "size": 32,
              "description": "CRC and Cryptographic Modules Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCLCD": {
              "offset": "0x890",
              "size": 32,
              "description": "LCD Controller Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCOWIRE": {
              "offset": "0x898",
              "size": 32,
              "description": "1-Wire Deep-Sleep Mode Clock Gating Control"
            },
            "DCGCEMAC": {
              "offset": "0x89C",
              "size": 32,
              "description": "Ethernet MAC Deep-Sleep Mode Clock Gating Control"
            },
            "PCWD": {
              "offset": "0x900",
              "size": 32,
              "description": "Watchdog Timer Power Control"
            },
            "PCTIMER": {
              "offset": "0x904",
              "size": 32,
              "description": "16/32-Bit General-Purpose Timer Power Control"
            },
            "PCGPIO": {
              "offset": "0x908",
              "size": 32,
              "description": "General-Purpose Input/Output Power Control"
            },
            "PCDMA": {
              "offset": "0x90C",
              "size": 32,
              "description": "Micro Direct Memory Access Power Control"
            },
            "PCEPI": {
              "offset": "0x910",
              "size": 32,
              "description": "External Peripheral Interface Power Control"
            },
            "PCHIB": {
              "offset": "0x914",
              "size": 32,
              "description": "Hibernation Power Control"
            },
            "PCUART": {
              "offset": "0x918",
              "size": 32,
              "description": "Universal Asynchronous Receiver/Transmitter Power Control"
            },
            "PCSSI": {
              "offset": "0x91C",
              "size": 32,
              "description": "Synchronous Serial Interface Power Control"
            },
            "PCI2C": {
              "offset": "0x920",
              "size": 32,
              "description": "Inter-Integrated Circuit Power Control"
            },
            "PCUSB": {
              "offset": "0x928",
              "size": 32,
              "description": "Universal Serial Bus Power Control"
            },
            "PCEPHY": {
              "offset": "0x930",
              "size": 32,
              "description": "Ethernet PHY Power Control"
            },
            "PCCAN": {
              "offset": "0x934",
              "size": 32,
              "description": "Controller Area Network Power Control"
            },
            "PCADC": {
              "offset": "0x938",
              "size": 32,
              "description": "Analog-to-Digital Converter Power Control"
            },
            "PCACMP": {
              "offset": "0x93C",
              "size": 32,
              "description": "Analog Comparator Power Control"
            },
            "PCPWM": {
              "offset": "0x940",
              "size": 32,
              "description": "Pulse Width Modulator Power Control"
            },
            "PCQEI": {
              "offset": "0x944",
              "size": 32,
              "description": "Quadrature Encoder Interface Power Control"
            },
            "PCEEPROM": {
              "offset": "0x958",
              "size": 32,
              "description": "EEPROM Power Control"
            },
            "PCCCM": {
              "offset": "0x974",
              "size": 32,
              "description": "CRC and Cryptographic Modules Power Control"
            },
            "PCLCD": {
              "offset": "0x990",
              "size": 32,
              "description": "LCD Controller Power Control"
            },
            "PCOWIRE": {
              "offset": "0x998",
              "size": 32,
              "description": "1-Wire Power Control"
            },
            "PCEMAC": {
              "offset": "0x99C",
              "size": 32,
              "description": "Ethernet MAC Power Control"
            },
            "PRWD": {
              "offset": "0xA00",
              "size": 32,
              "description": "Watchdog Timer Peripheral Ready"
            },
            "PRTIMER": {
              "offset": "0xA04",
              "size": 32,
              "description": "16/32-Bit General-Purpose Timer Peripheral Ready"
            },
            "PRGPIO": {
              "offset": "0xA08",
              "size": 32,
              "description": "General-Purpose Input/Output Peripheral Ready"
            },
            "PRDMA": {
              "offset": "0xA0C",
              "size": 32,
              "description": "Micro Direct Memory Access Peripheral Ready"
            },
            "PREPI": {
              "offset": "0xA10",
              "size": 32,
              "description": "EPI Peripheral Ready"
            },
            "PRHIB": {
              "offset": "0xA14",
              "size": 32,
              "description": "Hibernation Peripheral Ready"
            },
            "PRUART": {
              "offset": "0xA18",
              "size": 32,
              "description": "Universal Asynchronous Receiver/Transmitter Peripheral Ready"
            },
            "PRSSI": {
              "offset": "0xA1C",
              "size": 32,
              "description": "Synchronous Serial Interface Peripheral Ready"
            },
            "PRI2C": {
              "offset": "0xA20",
              "size": 32,
              "description": "Inter-Integrated Circuit Peripheral Ready"
            },
            "PRUSB": {
              "offset": "0xA28",
              "size": 32,
              "description": "Universal Serial Bus Peripheral Ready"
            },
            "PREPHY": {
              "offset": "0xA30",
              "size": 32,
              "description": "Ethernet PHY Peripheral Ready"
            },
            "PRCAN": {
              "offset": "0xA34",
              "size": 32,
              "description": "Controller Area Network Peripheral Ready"
            },
            "PRADC": {
              "offset": "0xA38",
              "size": 32,
              "description": "Analog-to-Digital Converter Peripheral Ready"
            },
            "PRACMP": {
              "offset": "0xA3C",
              "size": 32,
              "description": "Analog Comparator Peripheral Ready"
            },
            "PRPWM": {
              "offset": "0xA40",
              "size": 32,
              "description": "Pulse Width Modulator Peripheral Ready"
            },
            "PRQEI": {
              "offset": "0xA44",
              "size": 32,
              "description": "Quadrature Encoder Interface Peripheral Ready"
            },
            "PREEPROM": {
              "offset": "0xA58",
              "size": 32,
              "description": "EEPROM Peripheral Ready"
            },
            "PRCCM": {
              "offset": "0xA74",
              "size": 32,
              "description": "CRC and Cryptographic Modules Peripheral Ready"
            },
            "PRLCD": {
              "offset": "0xA90",
              "size": 32,
              "description": "LCD Controller Peripheral Ready"
            },
            "PROWIRE": {
              "offset": "0xA98",
              "size": 32,
              "description": "1-Wire Peripheral Ready"
            },
            "PREMAC": {
              "offset": "0xA9C",
              "size": 32,
              "description": "Ethernet MAC Peripheral Ready"
            },
            "UNIQUEID0": {
              "offset": "0xF20",
              "size": 32,
              "description": "Unique ID 0"
            },
            "UNIQUEID1": {
              "offset": "0xF24",
              "size": 32,
              "description": "Unique ID 1"
            },
            "UNIQUEID2": {
              "offset": "0xF28",
              "size": 32,
              "description": "Unique ID 2"
            },
            "UNIQUEID3": {
              "offset": "0xF2C",
              "size": 32,
              "description": "Unique ID 3"
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "UDMA",
              "base": "0x400FF000",
              "irq": 44
            },
            {
              "name": "SHAMD5_DMA",
              "base": "0x44030010"
            },
            {
              "name": "AES_DMA",
              "base": "0x44030020"
            },
            {
              "name": "DES_DMA",
              "base": "0x44030030"
            }
          ],
          "registers": {
            "STAT": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA Status"
            },
            "CFG": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA Configuration"
            },
            "CTLBASE": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA Channel Control Base Pointer"
            },
            "ALTBASE": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA Alternate Channel Control Base Pointer"
            },
            "WAITSTAT": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA Channel Wait-on-Request Status"
            },
            "SWREQ": {
              "offset": "0x14",
              "size": 32,
              "description": "DMA Channel Software Request"
            },
            "USEBURSTSET": {
              "offset": "0x18",
              "size": 32,
              "description": "DMA Channel Useburst Set"
            },
            "USEBURSTCLR": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA Channel Useburst Clear"
            },
            "REQMASKSET": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA Channel Request Mask Set"
            },
            "REQMASKCLR": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA Channel Request Mask Clear"
            },
            "ENASET": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA Channel Enable Set"
            },
            "ENACLR": {
              "offset": "0x2C",
              "size": 32,
              "description": "DMA Channel Enable Clear"
            },
            "ALTSET": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA Channel Primary Alternate Set"
            },
            "ALTCLR": {
              "offset": "0x34",
              "size": 32,
              "description": "DMA Channel Primary Alternate Clear"
            },
            "PRIOSET": {
              "offset": "0x38",
              "size": 32,
              "description": "DMA Channel Priority Set"
            },
            "PRIOCLR": {
              "offset": "0x3C",
              "size": 32,
              "description": "DMA Channel Priority Clear"
            },
            "ERRCLR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA Bus Error Clear"
            },
            "CHMAP0": {
              "offset": "0x510",
              "size": 32,
              "description": "DMA Channel Map Select 0"
            },
            "CHMAP1": {
              "offset": "0x514",
              "size": 32,
              "description": "DMA Channel Map Select 1"
            },
            "CHMAP2": {
              "offset": "0x518",
              "size": 32,
              "description": "DMA Channel Map Select 2"
            },
            "CHMAP3": {
              "offset": "0x51C",
              "size": 32,
              "description": "DMA Channel Map Select 3"
            }
          }
        },
        "CCM0": {
          "instances": [
            {
              "name": "CCM0",
              "base": "0x44030204"
            }
          ],
          "registers": {
            "CCMCGREQ": {
              "offset": "0x00",
              "size": 32,
              "description": "Cryptographic Modules Clock Gating Request"
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x44030400"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC Control"
            },
            "CRCSEED": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC SEED/Context"
            },
            "CRCDIN": {
              "offset": "0x14",
              "size": 32,
              "description": "CRC Data Input"
            },
            "CRCRSLTPP": {
              "offset": "0x18",
              "size": 32,
              "description": "CRC Post Processing Result"
            }
          }
        },
        "CRYPTO": {
          "instances": [
            {
              "name": "SHAMD5",
              "base": "0x44034000"
            },
            {
              "name": "AES",
              "base": "0x44036000"
            }
          ],
          "registers": {
            "ODIGEST_A": {
              "offset": "0x00",
              "size": 32,
              "description": "SHA Outer Digest A"
            },
            "ODIGEST_B": {
              "offset": "0x04",
              "size": 32,
              "description": "SHA Outer Digest B"
            },
            "ODIGEST_C": {
              "offset": "0x08",
              "size": 32,
              "description": "SHA Outer Digest C"
            },
            "ODIGEST_D": {
              "offset": "0x0C",
              "size": 32,
              "description": "SHA Outer Digest D"
            },
            "ODIGEST_E": {
              "offset": "0x10",
              "size": 32,
              "description": "SHA Outer Digest E"
            },
            "ODIGEST_F": {
              "offset": "0x14",
              "size": 32,
              "description": "SHA Outer Digest F"
            },
            "ODIGEST_G": {
              "offset": "0x18",
              "size": 32,
              "description": "SHA Outer Digest G"
            },
            "ODIGEST_H": {
              "offset": "0x1C",
              "size": 32,
              "description": "SHA Outer Digest H"
            },
            "IDIGEST_A": {
              "offset": "0x20",
              "size": 32,
              "description": "SHA Inner Digest A"
            },
            "IDIGEST_B": {
              "offset": "0x24",
              "size": 32,
              "description": "SHA Inner Digest B"
            },
            "IDIGEST_C": {
              "offset": "0x28",
              "size": 32,
              "description": "SHA Inner Digest C"
            },
            "IDIGEST_D": {
              "offset": "0x2C",
              "size": 32,
              "description": "SHA Inner Digest D"
            },
            "IDIGEST_E": {
              "offset": "0x30",
              "size": 32,
              "description": "SHA Inner Digest E"
            },
            "IDIGEST_F": {
              "offset": "0x34",
              "size": 32,
              "description": "SHA Inner Digest F"
            },
            "IDIGEST_G": {
              "offset": "0x38",
              "size": 32,
              "description": "SHA Inner Digest G"
            },
            "IDIGEST_H": {
              "offset": "0x3C",
              "size": 32,
              "description": "SHA Inner Digest H"
            },
            "DIGEST_COUNT": {
              "offset": "0x40",
              "size": 32,
              "description": "SHA Digest Count"
            },
            "MODE": {
              "offset": "0x44",
              "size": 32,
              "description": "SHA Mode"
            },
            "LENGTH": {
              "offset": "0x48",
              "size": 32,
              "description": "SHA Length"
            },
            "DATA_0_IN": {
              "offset": "0x80",
              "size": 32,
              "description": "SHA Data 0 Input"
            },
            "DATA_1_IN": {
              "offset": "0x84",
              "size": 32,
              "description": "SHA Data 1 Input"
            },
            "DATA_2_IN": {
              "offset": "0x88",
              "size": 32,
              "description": "SHA Data 2 Input"
            },
            "DATA_3_IN": {
              "offset": "0x8C",
              "size": 32,
              "description": "SHA Data 3 Input"
            },
            "DATA_4_IN": {
              "offset": "0x90",
              "size": 32,
              "description": "SHA Data 4 Input"
            },
            "DATA_5_IN": {
              "offset": "0x94",
              "size": 32,
              "description": "SHA Data 5 Input"
            },
            "DATA_6_IN": {
              "offset": "0x98",
              "size": 32,
              "description": "SHA Data 6 Input"
            },
            "DATA_7_IN": {
              "offset": "0x9C",
              "size": 32,
              "description": "SHA Data 7 Input"
            },
            "DATA_8_IN": {
              "offset": "0xA0",
              "size": 32,
              "description": "SHA Data 8 Input"
            },
            "DATA_9_IN": {
              "offset": "0xA4",
              "size": 32,
              "description": "SHA Data 9 Input"
            },
            "DATA_10_IN": {
              "offset": "0xA8",
              "size": 32,
              "description": "SHA Data 10 Input"
            },
            "DATA_11_IN": {
              "offset": "0xAC",
              "size": 32,
              "description": "SHA Data 11 Input"
            },
            "DATA_12_IN": {
              "offset": "0xB0",
              "size": 32,
              "description": "SHA Data 12 Input"
            },
            "DATA_13_IN": {
              "offset": "0xB4",
              "size": 32,
              "description": "SHA Data 13 Input"
            },
            "DATA_14_IN": {
              "offset": "0xB8",
              "size": 32,
              "description": "SHA Data 14 Input"
            },
            "DATA_15_IN": {
              "offset": "0xBC",
              "size": 32,
              "description": "SHA Data 15 Input"
            },
            "REVISION": {
              "offset": "0x100",
              "size": 32,
              "description": "SHA Revision"
            },
            "SYSCONFIG": {
              "offset": "0x110",
              "size": 32,
              "description": "SHA System Configuration"
            },
            "SYSSTATUS": {
              "offset": "0x114",
              "size": 32,
              "description": "SHA System Status"
            },
            "IRQSTATUS": {
              "offset": "0x118",
              "size": 32,
              "description": "SHA Interrupt Status"
            },
            "IRQENABLE": {
              "offset": "0x11C",
              "size": 32,
              "description": "SHA Interrupt Enable"
            }
          }
        },
        "DES": {
          "instances": [
            {
              "name": "DES",
              "base": "0x44038000"
            }
          ],
          "registers": {
            "KEY3_L": {
              "offset": "0x00",
              "size": 32,
              "description": "DES Key 3 LSW for 192-Bit Key"
            },
            "KEY3_H": {
              "offset": "0x04",
              "size": 32,
              "description": "DES Key 3 MSW for 192-Bit Key"
            },
            "KEY2_L": {
              "offset": "0x08",
              "size": 32,
              "description": "DES Key 2 LSW for 128-Bit Key"
            },
            "KEY2_H": {
              "offset": "0x0C",
              "size": 32,
              "description": "DES Key 2 MSW for 128-Bit Key"
            },
            "KEY1_L": {
              "offset": "0x10",
              "size": 32,
              "description": "DES Key 1 LSW for 64-Bit Key"
            },
            "KEY1_H": {
              "offset": "0x14",
              "size": 32,
              "description": "DES Key 1 MSW for 64-Bit Key"
            },
            "IV_L": {
              "offset": "0x18",
              "size": 32,
              "description": "DES Initialization Vector"
            },
            "IV_H": {
              "offset": "0x1C",
              "size": 32,
              "description": "DES Initialization Vector"
            },
            "CTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "DES Control"
            },
            "LENGTH": {
              "offset": "0x24",
              "size": 32,
              "description": "DES Cryptographic Data Length"
            },
            "DATA_L": {
              "offset": "0x28",
              "size": 32,
              "description": "DES LSW Data RW"
            },
            "DATA_H": {
              "offset": "0x2C",
              "size": 32,
              "description": "DES MSW Data RW"
            },
            "REVISION": {
              "offset": "0x30",
              "size": 32,
              "description": "DES Revision Number"
            },
            "SYSCONFIG": {
              "offset": "0x34",
              "size": 32,
              "description": "DES System Configuration"
            },
            "SYSSTATUS": {
              "offset": "0x38",
              "size": 32,
              "description": "DES System Status"
            },
            "IRQSTATUS": {
              "offset": "0x3C",
              "size": 32,
              "description": "DES Interrupt Status"
            },
            "IRQENABLE": {
              "offset": "0x40",
              "size": 32,
              "description": "DES Interrupt Enable"
            },
            "DIRTYBITS": {
              "offset": "0x44",
              "size": 32,
              "description": "DES Dirty Bits"
            }
          }
        },
        "LCD0": {
          "instances": [
            {
              "name": "LCD0",
              "base": "0x44050000",
              "irq": 97
            }
          ],
          "registers": {
            "PID": {
              "offset": "0x00",
              "size": 32,
              "description": "LCD PID Register Format"
            },
            "CTL": {
              "offset": "0x04",
              "size": 32,
              "description": "LCD Control"
            },
            "LIDDCTL": {
              "offset": "0x0C",
              "size": 32,
              "description": "LCD LIDD Control"
            },
            "LIDDCS0CFG": {
              "offset": "0x10",
              "size": 32,
              "description": "LCD LIDD CS0 Configuration"
            },
            "LIDDCS0ADDR": {
              "offset": "0x14",
              "size": 32,
              "description": "LIDD CS0 Read/Write Address"
            },
            "LIDDCS0DATA": {
              "offset": "0x18",
              "size": 32,
              "description": "LIDD CS0 Data Read/Write Initiation"
            },
            "LIDDCS1CFG": {
              "offset": "0x1C",
              "size": 32,
              "description": "LIDD CS1 Configuration"
            },
            "LIDDCS1ADDR": {
              "offset": "0x20",
              "size": 32,
              "description": "LIDD CS1 Address Read/Write Initiation"
            },
            "LIDDCS1DATA": {
              "offset": "0x24",
              "size": 32,
              "description": "LIDD CS1 Data Read/Write Initiation"
            },
            "RASTRCTL": {
              "offset": "0x28",
              "size": 32,
              "description": "LCD Raster Control"
            },
            "RASTRTIM0": {
              "offset": "0x2C",
              "size": 32,
              "description": "LCD Raster Timing 0"
            },
            "RASTRTIM1": {
              "offset": "0x30",
              "size": 32,
              "description": "LCD Raster Timing 1"
            },
            "RASTRTIM2": {
              "offset": "0x34",
              "size": 32,
              "description": "LCD Raster Timing 2"
            },
            "RASTRSUBP1": {
              "offset": "0x38",
              "size": 32,
              "description": "LCD Raster Subpanel Display 1"
            },
            "RASTRSUBP2": {
              "offset": "0x3C",
              "size": 32,
              "description": "LCD Raster Subpanel Display 2"
            },
            "DMACTL": {
              "offset": "0x40",
              "size": 32,
              "description": "LCD DMA Control"
            },
            "DMABAFB0": {
              "offset": "0x44",
              "size": 32,
              "description": "LCD DMA Frame Buffer 0 Base Address"
            },
            "DMACAFB0": {
              "offset": "0x48",
              "size": 32,
              "description": "LCD DMA Frame Buffer 0 Ceiling Address"
            },
            "DMABAFB1": {
              "offset": "0x4C",
              "size": 32,
              "description": "LCD DMA Frame Buffer 1 Base Address"
            },
            "DMACAFB1": {
              "offset": "0x50",
              "size": 32,
              "description": "LCD DMA Frame Buffer 1 Ceiling Address"
            },
            "SYSCFG": {
              "offset": "0x54",
              "size": 32,
              "description": "LCD System Configuration Register"
            },
            "RISSET": {
              "offset": "0x58",
              "size": 32,
              "description": "LCD Interrupt Raw Status and Set Register"
            },
            "MISCLR": {
              "offset": "0x5C",
              "size": 32,
              "description": "LCD Interrupt Status and Clear"
            },
            "IM": {
              "offset": "0x60",
              "size": 32,
              "description": "LCD Interrupt Mask"
            },
            "IENC": {
              "offset": "0x64",
              "size": 32,
              "description": "LCD Interrupt Enable Clear"
            },
            "CLKEN": {
              "offset": "0x6C",
              "size": 32,
              "description": "LCD Clock Enable"
            },
            "CLKRESET": {
              "offset": "0x70",
              "size": 32,
              "description": "LCD Clock Resets"
            }
          }
        }
      },
      "interrupts": {
        "count": 128,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "GPIOA_IRQHandler"
          },
          {
            "number": 17,
            "name": "GPIOB_IRQHandler"
          },
          {
            "number": 18,
            "name": "GPIOC_IRQHandler"
          },
          {
            "number": 19,
            "name": "GPIOD_IRQHandler"
          },
          {
            "number": 20,
            "name": "GPIOE_IRQHandler"
          },
          {
            "number": 21,
            "name": "UART0_IRQHandler"
          },
          {
            "number": 22,
            "name": "UART1_IRQHandler"
          },
          {
            "number": 23,
            "name": "SSI0_IRQHandler"
          },
          {
            "number": 24,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 25,
            "name": "PWM0_FAULT_IRQHandler"
          },
          {
            "number": 26,
            "name": "PWM0_0_IRQHandler"
          },
          {
            "number": 27,
            "name": "PWM0_1_IRQHandler"
          },
          {
            "number": 28,
            "name": "PWM0_2_IRQHandler"
          },
          {
            "number": 29,
            "name": "QEI0_IRQHandler"
          },
          {
            "number": 30,
            "name": "ADC0SS0_IRQHandler"
          },
          {
            "number": 31,
            "name": "ADC0SS1_IRQHandler"
          },
          {
            "number": 32,
            "name": "ADC0SS2_IRQHandler"
          },
          {
            "number": 33,
            "name": "ADC0SS3_IRQHandler"
          },
          {
            "number": 34,
            "name": "WATCHDOG0_IRQHandler"
          },
          {
            "number": 35,
            "name": "TIMER0A_IRQHandler"
          },
          {
            "number": 36,
            "name": "TIMER0B_IRQHandler"
          },
          {
            "number": 37,
            "name": "TIMER1A_IRQHandler"
          },
          {
            "number": 38,
            "name": "TIMER1B_IRQHandler"
          },
          {
            "number": 39,
            "name": "TIMER2A_IRQHandler"
          },
          {
            "number": 40,
            "name": "TIMER2B_IRQHandler"
          },
          {
            "number": 41,
            "name": "COMP0_IRQHandler"
          },
          {
            "number": 42,
            "name": "COMP1_IRQHandler"
          },
          {
            "number": 43,
            "name": "COMP2_IRQHandler"
          },
          {
            "number": 44,
            "name": "SYSCTL_IRQHandler"
          },
          {
            "number": 45,
            "name": "FLASH_CTRL_IRQHandler"
          },
          {
            "number": 46,
            "name": "GPIOF_IRQHandler"
          },
          {
            "number": 47,
            "name": "GPIOG_IRQHandler"
          },
          {
            "number": 48,
            "name": "GPIOH_IRQHandler"
          },
          {
            "number": 49,
            "name": "UART2_IRQHandler"
          },
          {
            "number": 50,
            "name": "SSI1_IRQHandler"
          },
          {
            "number": 51,
            "name": "TIMER3A_IRQHandler"
          },
          {
            "number": 52,
            "name": "TIMER3B_IRQHandler"
          },
          {
            "number": 53,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 54,
            "name": "CAN0_IRQHandler"
          },
          {
            "number": 55,
            "name": "CAN1_IRQHandler"
          },
          {
            "number": 56,
            "name": "EMAC0_IRQHandler"
          },
          {
            "number": 57,
            "name": "HIB_IRQHandler"
          },
          {
            "number": 58,
            "name": "USB0_IRQHandler"
          },
          {
            "number": 59,
            "name": "PWM0_3_IRQHandler"
          },
          {
            "number": 60,
            "name": "UDMA_IRQHandler"
          },
          {
            "number": 61,
            "name": "UDMAERR_IRQHandler"
          },
          {
            "number": 62,
            "name": "ADC1SS0_IRQHandler"
          },
          {
            "number": 63,
            "name": "ADC1SS1_IRQHandler"
          },
          {
            "number": 64,
            "name": "ADC1SS2_IRQHandler"
          },
          {
            "number": 65,
            "name": "ADC1SS3_IRQHandler"
          },
          {
            "number": 66,
            "name": "EPI0_IRQHandler"
          },
          {
            "number": 67,
            "name": "GPIOJ_IRQHandler"
          },
          {
            "number": 68,
            "name": "GPIOK_IRQHandler"
          },
          {
            "number": 69,
            "name": "GPIOL_IRQHandler"
          },
          {
            "number": 70,
            "name": "SSI2_IRQHandler"
          },
          {
            "number": 71,
            "name": "SSI3_IRQHandler"
          },
          {
            "number": 72,
            "name": "UART3_IRQHandler"
          },
          {
            "number": 73,
            "name": "UART4_IRQHandler"
          },
          {
            "number": 74,
            "name": "UART5_IRQHandler"
          },
          {
            "number": 75,
            "name": "UART6_IRQHandler"
          },
          {
            "number": 76,
            "name": "UART7_IRQHandler"
          },
          {
            "number": 77,
            "name": "I2C2_IRQHandler"
          },
          {
            "number": 78,
            "name": "I2C3_IRQHandler"
          },
          {
            "number": 79,
            "name": "TIMER4A_IRQHandler"
          },
          {
            "number": 80,
            "name": "TIMER4B_IRQHandler"
          },
          {
            "number": 81,
            "name": "TIMER5A_IRQHandler"
          },
          {
            "number": 82,
            "name": "TIMER5B_IRQHandler"
          },
          {
            "number": 83,
            "name": "SYSEXC_IRQHandler"
          },
          {
            "number": 86,
            "name": "I2C4_IRQHandler"
          },
          {
            "number": 87,
            "name": "I2C5_IRQHandler"
          },
          {
            "number": 88,
            "name": "GPIOM_IRQHandler"
          },
          {
            "number": 89,
            "name": "GPION_IRQHandler"
          },
          {
            "number": 92,
            "name": "GPIOP0_IRQHandler"
          },
          {
            "number": 93,
            "name": "GPIOP1_IRQHandler"
          },
          {
            "number": 94,
            "name": "GPIOP2_IRQHandler"
          },
          {
            "number": 95,
            "name": "GPIOP3_IRQHandler"
          },
          {
            "number": 96,
            "name": "GPIOP4_IRQHandler"
          },
          {
            "number": 97,
            "name": "GPIOP5_IRQHandler"
          },
          {
            "number": 98,
            "name": "GPIOP6_IRQHandler"
          },
          {
            "number": 99,
            "name": "GPIOP7_IRQHandler"
          },
          {
            "number": 100,
            "name": "GPIOQ0_IRQHandler"
          },
          {
            "number": 101,
            "name": "GPIOQ1_IRQHandler"
          },
          {
            "number": 102,
            "name": "GPIOQ2_IRQHandler"
          },
          {
            "number": 103,
            "name": "GPIOQ3_IRQHandler"
          },
          {
            "number": 104,
            "name": "GPIOQ4_IRQHandler"
          },
          {
            "number": 105,
            "name": "GPIOQ5_IRQHandler"
          },
          {
            "number": 106,
            "name": "GPIOQ6_IRQHandler"
          },
          {
            "number": 107,
            "name": "GPIOQ7_IRQHandler"
          },
          {
            "number": 108,
            "name": "GPIOR_IRQHandler"
          },
          {
            "number": 109,
            "name": "GPIOS_IRQHandler"
          },
          {
            "number": 113,
            "name": "LCD0_IRQHandler"
          },
          {
            "number": 114,
            "name": "TIMER6A_IRQHandler"
          },
          {
            "number": 115,
            "name": "TIMER6B_IRQHandler"
          },
          {
            "number": 116,
            "name": "TIMER7A_IRQHandler"
          },
          {
            "number": 117,
            "name": "TIMER7B_IRQHandler"
          },
          {
            "number": 118,
            "name": "I2C6_IRQHandler"
          },
          {
            "number": 119,
            "name": "I2C7_IRQHandler"
          },
          {
            "number": 121,
            "name": "ONEWIRE0_IRQHandler"
          },
          {
            "number": 125,
            "name": "I2C8_IRQHandler"
          },
          {
            "number": 126,
            "name": "I2C9_IRQHandler"
          },
          {
            "number": 127,
            "name": "GPIOT_IRQHandler"
          }
        ]
      }
    }
  }
}