{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 21:55:16 2019 " "Info: Processing started: Sun Nov 03 21:55:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[0\]\$latch " "Warning: Node \"alu_out\[0\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[1\]\$latch " "Warning: Node \"alu_out\[1\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[2\]\$latch " "Warning: Node \"alu_out\[2\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[3\]\$latch " "Warning: Node \"alu_out\[3\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[4\]\$latch " "Warning: Node \"alu_out\[4\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[5\]\$latch " "Warning: Node \"alu_out\[5\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[6\]\$latch " "Warning: Node \"alu_out\[6\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[7\]\$latch " "Warning: Node \"alu_out\[7\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[8\]\$latch " "Warning: Node \"alu_out\[8\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[9\]\$latch " "Warning: Node \"alu_out\[9\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[10\]\$latch " "Warning: Node \"alu_out\[10\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[11\]\$latch " "Warning: Node \"alu_out\[11\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[12\]\$latch " "Warning: Node \"alu_out\[12\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[13\]\$latch " "Warning: Node \"alu_out\[13\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[14\]\$latch " "Warning: Node \"alu_out\[14\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[15\]\$latch " "Warning: Node \"alu_out\[15\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[16\]\$latch " "Warning: Node \"alu_out\[16\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[17\]\$latch " "Warning: Node \"alu_out\[17\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[18\]\$latch " "Warning: Node \"alu_out\[18\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[19\]\$latch " "Warning: Node \"alu_out\[19\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[20\]\$latch " "Warning: Node \"alu_out\[20\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[21\]\$latch " "Warning: Node \"alu_out\[21\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[22\]\$latch " "Warning: Node \"alu_out\[22\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[23\]\$latch " "Warning: Node \"alu_out\[23\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[24\]\$latch " "Warning: Node \"alu_out\[24\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[25\]\$latch " "Warning: Node \"alu_out\[25\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[26\]\$latch " "Warning: Node \"alu_out\[26\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[27\]\$latch " "Warning: Node \"alu_out\[27\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[28\]\$latch " "Warning: Node \"alu_out\[28\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[29\]\$latch " "Warning: Node \"alu_out\[29\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[30\]\$latch " "Warning: Node \"alu_out\[30\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu_out\[31\]\$latch " "Warning: Node \"alu_out\[31\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "alu_sel\[3\] " "Info: Assuming node \"alu_sel\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "alu_sel\[0\] " "Info: Assuming node \"alu_sel\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "alu_sel\[2\] " "Info: Assuming node \"alu_sel\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "alu_sel\[1\] " "Info: Assuming node \"alu_sel\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux32~0 " "Info: Detected gated clock \"Mux32~0\" as buffer" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "alu_out\[24\]\$latch dataB\[1\] alu_sel\[3\] 15.872 ns register " "Info: tsu for register \"alu_out\[24\]\$latch\" (data pin = \"dataB\[1\]\", clock pin = \"alu_sel\[3\]\") is 15.872 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.897 ns + Longest pin register " "Info: + Longest pin to register delay is 18.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns dataB\[1\] 1 PIN PIN_N10 94 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_N10; Fanout = 94; PIN Node = 'dataB\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[1] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.221 ns) + CELL(0.419 ns) 7.490 ns ShiftLeft0~48 2 COMB LCCOMB_X10_Y9_N26 3 " "Info: 2: + IC(6.221 ns) + CELL(0.419 ns) = 7.490 ns; Loc. = LCCOMB_X10_Y9_N26; Fanout = 3; COMB Node = 'ShiftLeft0~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { dataB[1] ShiftLeft0~48 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 8.167 ns ShiftLeft0~51 3 COMB LCCOMB_X10_Y9_N6 2 " "Info: 3: + IC(0.257 ns) + CELL(0.420 ns) = 8.167 ns; Loc. = LCCOMB_X10_Y9_N6; Fanout = 2; COMB Node = 'ShiftLeft0~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { ShiftLeft0~48 ShiftLeft0~51 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.437 ns) 9.654 ns ShiftLeft0~68 4 COMB LCCOMB_X12_Y5_N8 2 " "Info: 4: + IC(1.050 ns) + CELL(0.437 ns) = 9.654 ns; Loc. = LCCOMB_X12_Y5_N8; Fanout = 2; COMB Node = 'ShiftLeft0~68'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { ShiftLeft0~51 ShiftLeft0~68 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.438 ns) 11.446 ns Mux24~3 5 COMB LCCOMB_X14_Y7_N28 1 " "Info: 5: + IC(1.354 ns) + CELL(0.438 ns) = 11.446 ns; Loc. = LCCOMB_X14_Y7_N28; Fanout = 1; COMB Node = 'Mux24~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { ShiftLeft0~68 Mux24~3 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.438 ns) 12.984 ns Mux24~11 6 COMB LCCOMB_X10_Y6_N6 1 " "Info: 6: + IC(1.100 ns) + CELL(0.438 ns) = 12.984 ns; Loc. = LCCOMB_X10_Y6_N6; Fanout = 1; COMB Node = 'Mux24~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { Mux24~3 Mux24~11 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.150 ns) 14.106 ns Mux24~4 7 COMB LCCOMB_X15_Y6_N0 1 " "Info: 7: + IC(0.972 ns) + CELL(0.150 ns) = 14.106 ns; Loc. = LCCOMB_X15_Y6_N0; Fanout = 1; COMB Node = 'Mux24~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { Mux24~11 Mux24~4 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.416 ns) 15.500 ns Mux24~5 8 COMB LCCOMB_X17_Y7_N2 1 " "Info: 8: + IC(0.978 ns) + CELL(0.416 ns) = 15.500 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'Mux24~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { Mux24~4 Mux24~5 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.150 ns) 16.370 ns Mux24~6 9 COMB LCCOMB_X17_Y8_N24 1 " "Info: 9: + IC(0.720 ns) + CELL(0.150 ns) = 16.370 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 1; COMB Node = 'Mux24~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { Mux24~5 Mux24~6 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.275 ns) 17.355 ns Mux24~7 10 COMB LCCOMB_X13_Y8_N20 1 " "Info: 10: + IC(0.710 ns) + CELL(0.275 ns) = 17.355 ns; Loc. = LCCOMB_X13_Y8_N20; Fanout = 1; COMB Node = 'Mux24~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { Mux24~6 Mux24~7 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 17.877 ns Mux24~10 11 COMB LCCOMB_X13_Y8_N28 1 " "Info: 11: + IC(0.251 ns) + CELL(0.271 ns) = 17.877 ns; Loc. = LCCOMB_X13_Y8_N28; Fanout = 1; COMB Node = 'Mux24~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Mux24~7 Mux24~10 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.275 ns) 18.897 ns alu_out\[24\]\$latch 12 REG LCCOMB_X13_Y8_N30 1 " "Info: 12: + IC(0.745 ns) + CELL(0.275 ns) = 18.897 ns; Loc. = LCCOMB_X13_Y8_N30; Fanout = 1; REG Node = 'alu_out\[24\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { Mux24~10 alu_out[24]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.539 ns ( 24.02 % ) " "Info: Total cell delay = 4.539 ns ( 24.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.358 ns ( 75.98 % ) " "Info: Total interconnect delay = 14.358 ns ( 75.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.897 ns" { dataB[1] ShiftLeft0~48 ShiftLeft0~51 ShiftLeft0~68 Mux24~3 Mux24~11 Mux24~4 Mux24~5 Mux24~6 Mux24~7 Mux24~10 alu_out[24]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.897 ns" { dataB[1] {} dataB[1]~combout {} ShiftLeft0~48 {} ShiftLeft0~51 {} ShiftLeft0~68 {} Mux24~3 {} Mux24~11 {} Mux24~4 {} Mux24~5 {} Mux24~6 {} Mux24~7 {} Mux24~10 {} alu_out[24]$latch {} } { 0.000ns 0.000ns 6.221ns 0.257ns 1.050ns 1.354ns 1.100ns 0.972ns 0.978ns 0.720ns 0.710ns 0.251ns 0.745ns } { 0.000ns 0.850ns 0.419ns 0.420ns 0.437ns 0.438ns 0.438ns 0.150ns 0.416ns 0.150ns 0.275ns 0.271ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.824 ns + " "Info: + Micro setup delay of destination is 0.824 ns" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alu_sel\[3\] destination 3.849 ns - Shortest register " "Info: - Shortest clock path from clock \"alu_sel\[3\]\" to destination register is 3.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns alu_sel\[3\] 1 CLK PIN_K1 31 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_K1; Fanout = 31; CLK Node = 'alu_sel\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[3] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.150 ns) 1.899 ns Mux32~0 2 COMB LCCOMB_X4_Y5_N0 1 " "Info: 2: + IC(0.927 ns) + CELL(0.150 ns) = 1.899 ns; Loc. = LCCOMB_X4_Y5_N0; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { alu_sel[3] Mux32~0 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.000 ns) 2.687 ns Mux32~0clkctrl 3 COMB CLKCTRL_G1 32 " "Info: 3: + IC(0.788 ns) + CELL(0.000 ns) = 2.687 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.150 ns) 3.849 ns alu_out\[24\]\$latch 4 REG LCCOMB_X13_Y8_N30 1 " "Info: 4: + IC(1.012 ns) + CELL(0.150 ns) = 3.849 ns; Loc. = LCCOMB_X13_Y8_N30; Fanout = 1; REG Node = 'alu_out\[24\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { Mux32~0clkctrl alu_out[24]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.122 ns ( 29.15 % ) " "Info: Total cell delay = 1.122 ns ( 29.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.727 ns ( 70.85 % ) " "Info: Total interconnect delay = 2.727 ns ( 70.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.849 ns" { alu_sel[3] Mux32~0 Mux32~0clkctrl alu_out[24]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.849 ns" { alu_sel[3] {} alu_sel[3]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[24]$latch {} } { 0.000ns 0.000ns 0.927ns 0.788ns 1.012ns } { 0.000ns 0.822ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.897 ns" { dataB[1] ShiftLeft0~48 ShiftLeft0~51 ShiftLeft0~68 Mux24~3 Mux24~11 Mux24~4 Mux24~5 Mux24~6 Mux24~7 Mux24~10 alu_out[24]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.897 ns" { dataB[1] {} dataB[1]~combout {} ShiftLeft0~48 {} ShiftLeft0~51 {} ShiftLeft0~68 {} Mux24~3 {} Mux24~11 {} Mux24~4 {} Mux24~5 {} Mux24~6 {} Mux24~7 {} Mux24~10 {} alu_out[24]$latch {} } { 0.000ns 0.000ns 6.221ns 0.257ns 1.050ns 1.354ns 1.100ns 0.972ns 0.978ns 0.720ns 0.710ns 0.251ns 0.745ns } { 0.000ns 0.850ns 0.419ns 0.420ns 0.437ns 0.438ns 0.438ns 0.150ns 0.416ns 0.150ns 0.275ns 0.271ns 0.275ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.849 ns" { alu_sel[3] Mux32~0 Mux32~0clkctrl alu_out[24]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.849 ns" { alu_sel[3] {} alu_sel[3]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[24]$latch {} } { 0.000ns 0.000ns 0.927ns 0.788ns 1.012ns } { 0.000ns 0.822ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "alu_sel\[2\] alu_out\[13\] alu_out\[13\]\$latch 8.683 ns register " "Info: tco from clock \"alu_sel\[2\]\" to destination pin \"alu_out\[13\]\" through register \"alu_out\[13\]\$latch\" is 8.683 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alu_sel\[2\] source 4.492 ns + Longest register " "Info: + Longest clock path from clock \"alu_sel\[2\]\" to source register is 4.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns alu_sel\[2\] 1 CLK PIN_T5 62 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T5; Fanout = 62; CLK Node = 'alu_sel\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[2] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.393 ns) 2.508 ns Mux32~0 2 COMB LCCOMB_X4_Y5_N0 1 " "Info: 2: + IC(1.285 ns) + CELL(0.393 ns) = 2.508 ns; Loc. = LCCOMB_X4_Y5_N0; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { alu_sel[2] Mux32~0 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.000 ns) 3.296 ns Mux32~0clkctrl 3 COMB CLKCTRL_G1 32 " "Info: 3: + IC(0.788 ns) + CELL(0.000 ns) = 3.296 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.150 ns) 4.492 ns alu_out\[13\]\$latch 4 REG LCCOMB_X14_Y10_N14 1 " "Info: 4: + IC(1.046 ns) + CELL(0.150 ns) = 4.492 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; REG Node = 'alu_out\[13\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { Mux32~0clkctrl alu_out[13]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 30.57 % ) " "Info: Total cell delay = 1.373 ns ( 30.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.119 ns ( 69.43 % ) " "Info: Total interconnect delay = 3.119 ns ( 69.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.492 ns" { alu_sel[2] Mux32~0 Mux32~0clkctrl alu_out[13]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.492 ns" { alu_sel[2] {} alu_sel[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[13]$latch {} } { 0.000ns 0.000ns 1.285ns 0.788ns 1.046ns } { 0.000ns 0.830ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.191 ns + Longest register pin " "Info: + Longest register to pin delay is 4.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu_out\[13\]\$latch 1 REG LCCOMB_X14_Y10_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; REG Node = 'alu_out\[13\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[13]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(2.778 ns) 4.191 ns alu_out\[13\] 2 PIN PIN_B12 0 " "Info: 2: + IC(1.413 ns) + CELL(2.778 ns) = 4.191 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'alu_out\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.191 ns" { alu_out[13]$latch alu_out[13] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 66.28 % ) " "Info: Total cell delay = 2.778 ns ( 66.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.413 ns ( 33.72 % ) " "Info: Total interconnect delay = 1.413 ns ( 33.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.191 ns" { alu_out[13]$latch alu_out[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.191 ns" { alu_out[13]$latch {} alu_out[13] {} } { 0.000ns 1.413ns } { 0.000ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.492 ns" { alu_sel[2] Mux32~0 Mux32~0clkctrl alu_out[13]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.492 ns" { alu_sel[2] {} alu_sel[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[13]$latch {} } { 0.000ns 0.000ns 1.285ns 0.788ns 1.046ns } { 0.000ns 0.830ns 0.393ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.191 ns" { alu_out[13]$latch alu_out[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.191 ns" { alu_out[13]$latch {} alu_out[13] {} } { 0.000ns 1.413ns } { 0.000ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "alu_out\[3\]\$latch dataA\[3\] alu_sel\[2\] 0.958 ns register " "Info: th for register \"alu_out\[3\]\$latch\" (data pin = \"dataA\[3\]\", clock pin = \"alu_sel\[2\]\") is 0.958 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alu_sel\[2\] destination 4.495 ns + Longest register " "Info: + Longest clock path from clock \"alu_sel\[2\]\" to destination register is 4.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns alu_sel\[2\] 1 CLK PIN_T5 62 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T5; Fanout = 62; CLK Node = 'alu_sel\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[2] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.393 ns) 2.508 ns Mux32~0 2 COMB LCCOMB_X4_Y5_N0 1 " "Info: 2: + IC(1.285 ns) + CELL(0.393 ns) = 2.508 ns; Loc. = LCCOMB_X4_Y5_N0; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { alu_sel[2] Mux32~0 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.000 ns) 3.296 ns Mux32~0clkctrl 3 COMB CLKCTRL_G1 32 " "Info: 3: + IC(0.788 ns) + CELL(0.000 ns) = 3.296 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.150 ns) 4.495 ns alu_out\[3\]\$latch 4 REG LCCOMB_X9_Y10_N14 1 " "Info: 4: + IC(1.049 ns) + CELL(0.150 ns) = 4.495 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; REG Node = 'alu_out\[3\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { Mux32~0clkctrl alu_out[3]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 30.55 % ) " "Info: Total cell delay = 1.373 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.122 ns ( 69.45 % ) " "Info: Total interconnect delay = 3.122 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { alu_sel[2] Mux32~0 Mux32~0clkctrl alu_out[3]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.495 ns" { alu_sel[2] {} alu_sel[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[3]$latch {} } { 0.000ns 0.000ns 1.285ns 0.788ns 1.049ns } { 0.000ns 0.830ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.537 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns dataA\[3\] 1 PIN PIN_J1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_J1; Fanout = 11; PIN Node = 'dataA\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataA[3] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.275 ns) 2.299 ns Mux3~10 2 COMB LCCOMB_X9_Y10_N20 1 " "Info: 2: + IC(1.045 ns) + CELL(0.275 ns) = 2.299 ns; Loc. = LCCOMB_X9_Y10_N20; Fanout = 1; COMB Node = 'Mux3~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { dataA[3] Mux3~10 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 2.828 ns Mux3~11 3 COMB LCCOMB_X9_Y10_N6 1 " "Info: 3: + IC(0.258 ns) + CELL(0.271 ns) = 2.828 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 1; COMB Node = 'Mux3~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Mux3~10 Mux3~11 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 3.537 ns alu_out\[3\]\$latch 4 REG LCCOMB_X9_Y10_N14 1 " "Info: 4: + IC(0.271 ns) + CELL(0.438 ns) = 3.537 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; REG Node = 'alu_out\[3\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { Mux3~11 alu_out[3]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/alu/alu.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.963 ns ( 55.50 % ) " "Info: Total cell delay = 1.963 ns ( 55.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.574 ns ( 44.50 % ) " "Info: Total interconnect delay = 1.574 ns ( 44.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.537 ns" { dataA[3] Mux3~10 Mux3~11 alu_out[3]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.537 ns" { dataA[3] {} dataA[3]~combout {} Mux3~10 {} Mux3~11 {} alu_out[3]$latch {} } { 0.000ns 0.000ns 1.045ns 0.258ns 0.271ns } { 0.000ns 0.979ns 0.275ns 0.271ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { alu_sel[2] Mux32~0 Mux32~0clkctrl alu_out[3]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.495 ns" { alu_sel[2] {} alu_sel[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} alu_out[3]$latch {} } { 0.000ns 0.000ns 1.285ns 0.788ns 1.049ns } { 0.000ns 0.830ns 0.393ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.537 ns" { dataA[3] Mux3~10 Mux3~11 alu_out[3]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.537 ns" { dataA[3] {} dataA[3]~combout {} Mux3~10 {} Mux3~11 {} alu_out[3]$latch {} } { 0.000ns 0.000ns 1.045ns 0.258ns 0.271ns } { 0.000ns 0.979ns 0.275ns 0.271ns 0.438ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 21:55:17 2019 " "Info: Processing ended: Sun Nov 03 21:55:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
