
rns_ros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f720  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c14  0800f8b0  0800f8b0  0001f8b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  080104c4  080104c4  000204c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080104cc  080104cc  000204cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000304  20000000  080104d0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00030304  2**0
                  CONTENTS
  7 .bss          00001898  20000304  20000304  00030304  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20001b9c  20001b9c  00030304  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00030304  2**0
                  CONTENTS, READONLY
 10 .debug_info   00031505  00000000  00000000  00030334  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004510  00000000  00000000  00061839  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001268  00000000  00000000  00065d50  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000010a0  00000000  00000000  00066fb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009f34  00000000  00000000  00068058  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00008938  00000000  00000000  00071f8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0007a8c4  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005b8c  00000000  00000000  0007a940  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000304 	.word	0x20000304
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f898 	.word	0x0800f898

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000308 	.word	0x20000308
 80001cc:	0800f898 	.word	0x0800f898

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000c48:	4a06      	ldr	r2, [pc, #24]	; (8000c64 <NVIC_PriorityGroupConfig+0x24>)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c54:	60d3      	str	r3, [r2, #12]
}
 8000c56:	bf00      	nop
 8000c58:	370c      	adds	r7, #12
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000c70:	2300      	movs	r3, #0
 8000c72:	73fb      	strb	r3, [r7, #15]
 8000c74:	2300      	movs	r3, #0
 8000c76:	73bb      	strb	r3, [r7, #14]
 8000c78:	230f      	movs	r3, #15
 8000c7a:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	78db      	ldrb	r3, [r3, #3]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d039      	beq.n	8000cf8 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000c84:	4b27      	ldr	r3, [pc, #156]	; (8000d24 <NVIC_Init+0xbc>)
 8000c86:	68db      	ldr	r3, [r3, #12]
 8000c88:	43db      	mvns	r3, r3
 8000c8a:	0a1b      	lsrs	r3, r3, #8
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	f003 0307 	and.w	r3, r3, #7
 8000c92:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000c94:	7bfb      	ldrb	r3, [r7, #15]
 8000c96:	f1c3 0304 	rsb	r3, r3, #4
 8000c9a:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000c9c:	7b7a      	ldrb	r2, [r7, #13]
 8000c9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ca0:	fa42 f303 	asr.w	r3, r2, r3
 8000ca4:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	785b      	ldrb	r3, [r3, #1]
 8000caa:	461a      	mov	r2, r3
 8000cac:	7bbb      	ldrb	r3, [r7, #14]
 8000cae:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb2:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	789a      	ldrb	r2, [r3, #2]
 8000cb8:	7b7b      	ldrb	r3, [r7, #13]
 8000cba:	4013      	ands	r3, r2
 8000cbc:	b2da      	uxtb	r2, r3
 8000cbe:	7bfb      	ldrb	r3, [r7, #15]
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000cc4:	7bfb      	ldrb	r3, [r7, #15]
 8000cc6:	011b      	lsls	r3, r3, #4
 8000cc8:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000cca:	4a17      	ldr	r2, [pc, #92]	; (8000d28 <NVIC_Init+0xc0>)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	7bfa      	ldrb	r2, [r7, #15]
 8000cd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000cd8:	4a13      	ldr	r2, [pc, #76]	; (8000d28 <NVIC_Init+0xc0>)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	095b      	lsrs	r3, r3, #5
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	f003 031f 	and.w	r3, r3, #31
 8000cec:	2101      	movs	r1, #1
 8000cee:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000cf2:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000cf6:	e00f      	b.n	8000d18 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000cf8:	490b      	ldr	r1, [pc, #44]	; (8000d28 <NVIC_Init+0xc0>)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	095b      	lsrs	r3, r3, #5
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	f003 031f 	and.w	r3, r3, #31
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000d10:	f100 0320 	add.w	r3, r0, #32
 8000d14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d18:	bf00      	nop
 8000d1a:	3714      	adds	r7, #20
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	e000ed00 	.word	0xe000ed00
 8000d28:	e000e100 	.word	0xe000e100

08000d2c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b087      	sub	sp, #28
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000d36:	2300      	movs	r3, #0
 8000d38:	617b      	str	r3, [r7, #20]
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	613b      	str	r3, [r7, #16]
 8000d3e:	2300      	movs	r3, #0
 8000d40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000d42:	2300      	movs	r3, #0
 8000d44:	617b      	str	r3, [r7, #20]
 8000d46:	e076      	b.n	8000e36 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000d48:	2201      	movs	r2, #1
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d50:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000d5c:	68fa      	ldr	r2, [r7, #12]
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d165      	bne.n	8000e30 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	005b      	lsls	r3, r3, #1
 8000d6c:	2103      	movs	r1, #3
 8000d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d72:	43db      	mvns	r3, r3
 8000d74:	401a      	ands	r2, r3
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	791b      	ldrb	r3, [r3, #4]
 8000d82:	4619      	mov	r1, r3
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	005b      	lsls	r3, r3, #1
 8000d88:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8c:	431a      	orrs	r2, r3
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	791b      	ldrb	r3, [r3, #4]
 8000d96:	2b01      	cmp	r3, #1
 8000d98:	d003      	beq.n	8000da2 <GPIO_Init+0x76>
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	791b      	ldrb	r3, [r3, #4]
 8000d9e:	2b02      	cmp	r3, #2
 8000da0:	d12e      	bne.n	8000e00 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	689a      	ldr	r2, [r3, #8]
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	2103      	movs	r1, #3
 8000dac:	fa01 f303 	lsl.w	r3, r1, r3
 8000db0:	43db      	mvns	r3, r3
 8000db2:	401a      	ands	r2, r3
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	689a      	ldr	r2, [r3, #8]
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	795b      	ldrb	r3, [r3, #5]
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dca:	431a      	orrs	r2, r3
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	685a      	ldr	r2, [r3, #4]
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	b29b      	uxth	r3, r3
 8000dd8:	4619      	mov	r1, r3
 8000dda:	2301      	movs	r3, #1
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	43db      	mvns	r3, r3
 8000de0:	401a      	ands	r2, r3
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	683a      	ldr	r2, [r7, #0]
 8000dec:	7992      	ldrb	r2, [r2, #6]
 8000dee:	4611      	mov	r1, r2
 8000df0:	697a      	ldr	r2, [r7, #20]
 8000df2:	b292      	uxth	r2, r2
 8000df4:	fa01 f202 	lsl.w	r2, r1, r2
 8000df8:	b292      	uxth	r2, r2
 8000dfa:	431a      	orrs	r2, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	68da      	ldr	r2, [r3, #12]
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	b29b      	uxth	r3, r3
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	2103      	movs	r1, #3
 8000e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e10:	43db      	mvns	r3, r3
 8000e12:	401a      	ands	r2, r3
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	68da      	ldr	r2, [r3, #12]
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	79db      	ldrb	r3, [r3, #7]
 8000e20:	4619      	mov	r1, r3
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	005b      	lsls	r3, r3, #1
 8000e26:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2a:	431a      	orrs	r2, r3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	3301      	adds	r3, #1
 8000e34:	617b      	str	r3, [r7, #20]
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	2b0f      	cmp	r3, #15
 8000e3a:	d985      	bls.n	8000d48 <GPIO_Init+0x1c>
    }
  }
}
 8000e3c:	bf00      	nop
 8000e3e:	371c      	adds	r7, #28
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr

08000e48 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	460b      	mov	r3, r1
 8000e52:	807b      	strh	r3, [r7, #2]
 8000e54:	4613      	mov	r3, r2
 8000e56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000e58:	787b      	ldrb	r3, [r7, #1]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d003      	beq.n	8000e66 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	887a      	ldrh	r2, [r7, #2]
 8000e62:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8000e64:	e002      	b.n	8000e6c <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	887a      	ldrh	r2, [r7, #2]
 8000e6a:	835a      	strh	r2, [r3, #26]
}
 8000e6c:	bf00      	nop
 8000e6e:	370c      	adds	r7, #12
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b085      	sub	sp, #20
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	460b      	mov	r3, r1
 8000e82:	807b      	strh	r3, [r7, #2]
 8000e84:	4613      	mov	r3, r2
 8000e86:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000e90:	787a      	ldrb	r2, [r7, #1]
 8000e92:	887b      	ldrh	r3, [r7, #2]
 8000e94:	f003 0307 	and.w	r3, r3, #7
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000ea0:	887b      	ldrh	r3, [r7, #2]
 8000ea2:	08db      	lsrs	r3, r3, #3
 8000ea4:	b29b      	uxth	r3, r3
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	887b      	ldrh	r3, [r7, #2]
 8000eaa:	08db      	lsrs	r3, r3, #3
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	461a      	mov	r2, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	3208      	adds	r2, #8
 8000eb4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000eb8:	887b      	ldrh	r3, [r7, #2]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	210f      	movs	r1, #15
 8000ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ec6:	43db      	mvns	r3, r3
 8000ec8:	ea02 0103 	and.w	r1, r2, r3
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	f100 0208 	add.w	r2, r0, #8
 8000ed2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000ed6:	887b      	ldrh	r3, [r7, #2]
 8000ed8:	08db      	lsrs	r3, r3, #3
 8000eda:	b29b      	uxth	r3, r3
 8000edc:	461a      	mov	r2, r3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	3208      	adds	r2, #8
 8000ee2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000eec:	887b      	ldrh	r3, [r7, #2]
 8000eee:	08db      	lsrs	r3, r3, #3
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	3208      	adds	r2, #8
 8000ef8:	68b9      	ldr	r1, [r7, #8]
 8000efa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000efe:	bf00      	nop
 8000f00:	3714      	adds	r7, #20
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
	...

08000f0c <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b089      	sub	sp, #36	; 0x24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000f14:	2300      	movs	r3, #0
 8000f16:	61bb      	str	r3, [r7, #24]
 8000f18:	2300      	movs	r3, #0
 8000f1a:	617b      	str	r3, [r7, #20]
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	61fb      	str	r3, [r7, #28]
 8000f20:	2302      	movs	r3, #2
 8000f22:	613b      	str	r3, [r7, #16]
 8000f24:	2300      	movs	r3, #0
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	2302      	movs	r3, #2
 8000f2a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000f2c:	4b47      	ldr	r3, [pc, #284]	; (800104c <RCC_GetClocksFreq+0x140>)
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	f003 030c 	and.w	r3, r3, #12
 8000f34:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000f36:	69bb      	ldr	r3, [r7, #24]
 8000f38:	2b04      	cmp	r3, #4
 8000f3a:	d007      	beq.n	8000f4c <RCC_GetClocksFreq+0x40>
 8000f3c:	2b08      	cmp	r3, #8
 8000f3e:	d009      	beq.n	8000f54 <RCC_GetClocksFreq+0x48>
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d13d      	bne.n	8000fc0 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	4a42      	ldr	r2, [pc, #264]	; (8001050 <RCC_GetClocksFreq+0x144>)
 8000f48:	601a      	str	r2, [r3, #0]
      break;
 8000f4a:	e03d      	b.n	8000fc8 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4a41      	ldr	r2, [pc, #260]	; (8001054 <RCC_GetClocksFreq+0x148>)
 8000f50:	601a      	str	r2, [r3, #0]
      break;
 8000f52:	e039      	b.n	8000fc8 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000f54:	4b3d      	ldr	r3, [pc, #244]	; (800104c <RCC_GetClocksFreq+0x140>)
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	0d9b      	lsrs	r3, r3, #22
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000f60:	4b3a      	ldr	r3, [pc, #232]	; (800104c <RCC_GetClocksFreq+0x140>)
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000f68:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d00c      	beq.n	8000f8a <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000f70:	4a38      	ldr	r2, [pc, #224]	; (8001054 <RCC_GetClocksFreq+0x148>)
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f78:	4a34      	ldr	r2, [pc, #208]	; (800104c <RCC_GetClocksFreq+0x140>)
 8000f7a:	6852      	ldr	r2, [r2, #4]
 8000f7c:	0992      	lsrs	r2, r2, #6
 8000f7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000f82:	fb02 f303 	mul.w	r3, r2, r3
 8000f86:	61fb      	str	r3, [r7, #28]
 8000f88:	e00b      	b.n	8000fa2 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000f8a:	4a31      	ldr	r2, [pc, #196]	; (8001050 <RCC_GetClocksFreq+0x144>)
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f92:	4a2e      	ldr	r2, [pc, #184]	; (800104c <RCC_GetClocksFreq+0x140>)
 8000f94:	6852      	ldr	r2, [r2, #4]
 8000f96:	0992      	lsrs	r2, r2, #6
 8000f98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000f9c:	fb02 f303 	mul.w	r3, r2, r3
 8000fa0:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000fa2:	4b2a      	ldr	r3, [pc, #168]	; (800104c <RCC_GetClocksFreq+0x140>)
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	0c1b      	lsrs	r3, r3, #16
 8000fa8:	f003 0303 	and.w	r3, r3, #3
 8000fac:	3301      	adds	r3, #1
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000fb2:	69fa      	ldr	r2, [r7, #28]
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	fbb2 f2f3 	udiv	r2, r2, r3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	601a      	str	r2, [r3, #0]
      break;
 8000fbe:	e003      	b.n	8000fc8 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4a23      	ldr	r2, [pc, #140]	; (8001050 <RCC_GetClocksFreq+0x144>)
 8000fc4:	601a      	str	r2, [r3, #0]
      break;
 8000fc6:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000fc8:	4b20      	ldr	r3, [pc, #128]	; (800104c <RCC_GetClocksFreq+0x140>)
 8000fca:	689b      	ldr	r3, [r3, #8]
 8000fcc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000fd0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000fd2:	69bb      	ldr	r3, [r7, #24]
 8000fd4:	091b      	lsrs	r3, r3, #4
 8000fd6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000fd8:	4a1f      	ldr	r2, [pc, #124]	; (8001058 <RCC_GetClocksFreq+0x14c>)
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	4413      	add	r3, r2
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	40da      	lsrs	r2, r3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000ff0:	4b16      	ldr	r3, [pc, #88]	; (800104c <RCC_GetClocksFreq+0x140>)
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000ff8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000ffa:	69bb      	ldr	r3, [r7, #24]
 8000ffc:	0a9b      	lsrs	r3, r3, #10
 8000ffe:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001000:	4a15      	ldr	r2, [pc, #84]	; (8001058 <RCC_GetClocksFreq+0x14c>)
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	4413      	add	r3, r2
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	b2db      	uxtb	r3, r3
 800100a:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	685a      	ldr	r2, [r3, #4]
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	40da      	lsrs	r2, r3
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001018:	4b0c      	ldr	r3, [pc, #48]	; (800104c <RCC_GetClocksFreq+0x140>)
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001020:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8001022:	69bb      	ldr	r3, [r7, #24]
 8001024:	0b5b      	lsrs	r3, r3, #13
 8001026:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001028:	4a0b      	ldr	r2, [pc, #44]	; (8001058 <RCC_GetClocksFreq+0x14c>)
 800102a:	69bb      	ldr	r3, [r7, #24]
 800102c:	4413      	add	r3, r2
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	b2db      	uxtb	r3, r3
 8001032:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	685a      	ldr	r2, [r3, #4]
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	40da      	lsrs	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	60da      	str	r2, [r3, #12]
}
 8001040:	bf00      	nop
 8001042:	3724      	adds	r7, #36	; 0x24
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	40023800 	.word	0x40023800
 8001050:	00f42400 	.word	0x00f42400
 8001054:	007a1200 	.word	0x007a1200
 8001058:	20000000 	.word	0x20000000

0800105c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	460b      	mov	r3, r1
 8001066:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001068:	78fb      	ldrb	r3, [r7, #3]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d006      	beq.n	800107c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800106e:	490a      	ldr	r1, [pc, #40]	; (8001098 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001070:	4b09      	ldr	r3, [pc, #36]	; (8001098 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001072:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4313      	orrs	r3, r2
 8001078:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800107a:	e006      	b.n	800108a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800107c:	4906      	ldr	r1, [pc, #24]	; (8001098 <RCC_AHB1PeriphClockCmd+0x3c>)
 800107e:	4b06      	ldr	r3, [pc, #24]	; (8001098 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001080:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	43db      	mvns	r3, r3
 8001086:	4013      	ands	r3, r2
 8001088:	630b      	str	r3, [r1, #48]	; 0x30
}
 800108a:	bf00      	nop
 800108c:	370c      	adds	r7, #12
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	40023800 	.word	0x40023800

0800109c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	460b      	mov	r3, r1
 80010a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80010a8:	78fb      	ldrb	r3, [r7, #3]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d006      	beq.n	80010bc <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80010ae:	490a      	ldr	r1, [pc, #40]	; (80010d8 <RCC_APB1PeriphClockCmd+0x3c>)
 80010b0:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <RCC_APB1PeriphClockCmd+0x3c>)
 80010b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4313      	orrs	r3, r2
 80010b8:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80010ba:	e006      	b.n	80010ca <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80010bc:	4906      	ldr	r1, [pc, #24]	; (80010d8 <RCC_APB1PeriphClockCmd+0x3c>)
 80010be:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <RCC_APB1PeriphClockCmd+0x3c>)
 80010c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	43db      	mvns	r3, r3
 80010c6:	4013      	ands	r3, r2
 80010c8:	640b      	str	r3, [r1, #64]	; 0x40
}
 80010ca:	bf00      	nop
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	40023800 	.word	0x40023800

080010dc <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	460b      	mov	r3, r1
 80010e6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80010e8:	78fb      	ldrb	r3, [r7, #3]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d006      	beq.n	80010fc <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80010ee:	490a      	ldr	r1, [pc, #40]	; (8001118 <RCC_APB2PeriphClockCmd+0x3c>)
 80010f0:	4b09      	ldr	r3, [pc, #36]	; (8001118 <RCC_APB2PeriphClockCmd+0x3c>)
 80010f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80010fa:	e006      	b.n	800110a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80010fc:	4906      	ldr	r1, [pc, #24]	; (8001118 <RCC_APB2PeriphClockCmd+0x3c>)
 80010fe:	4b06      	ldr	r3, [pc, #24]	; (8001118 <RCC_APB2PeriphClockCmd+0x3c>)
 8001100:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	43db      	mvns	r3, r3
 8001106:	4013      	ands	r3, r2
 8001108:	644b      	str	r3, [r1, #68]	; 0x44
}
 800110a:	bf00      	nop
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	40023800 	.word	0x40023800

0800111c <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800111c:	b480      	push	{r7}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001126:	2300      	movs	r3, #0
 8001128:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	881b      	ldrh	r3, [r3, #0]
 800112e:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	4a29      	ldr	r2, [pc, #164]	; (80011d8 <TIM_TimeBaseInit+0xbc>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d013      	beq.n	8001160 <TIM_TimeBaseInit+0x44>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	4a28      	ldr	r2, [pc, #160]	; (80011dc <TIM_TimeBaseInit+0xc0>)
 800113c:	4293      	cmp	r3, r2
 800113e:	d00f      	beq.n	8001160 <TIM_TimeBaseInit+0x44>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001146:	d00b      	beq.n	8001160 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	4a25      	ldr	r2, [pc, #148]	; (80011e0 <TIM_TimeBaseInit+0xc4>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d007      	beq.n	8001160 <TIM_TimeBaseInit+0x44>
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	4a24      	ldr	r2, [pc, #144]	; (80011e4 <TIM_TimeBaseInit+0xc8>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d003      	beq.n	8001160 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4a23      	ldr	r2, [pc, #140]	; (80011e8 <TIM_TimeBaseInit+0xcc>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d108      	bne.n	8001172 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001160:	89fb      	ldrh	r3, [r7, #14]
 8001162:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001166:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	885a      	ldrh	r2, [r3, #2]
 800116c:	89fb      	ldrh	r3, [r7, #14]
 800116e:	4313      	orrs	r3, r2
 8001170:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a1d      	ldr	r2, [pc, #116]	; (80011ec <TIM_TimeBaseInit+0xd0>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d00c      	beq.n	8001194 <TIM_TimeBaseInit+0x78>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a1c      	ldr	r2, [pc, #112]	; (80011f0 <TIM_TimeBaseInit+0xd4>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d008      	beq.n	8001194 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001182:	89fb      	ldrh	r3, [r7, #14]
 8001184:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001188:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	891a      	ldrh	r2, [r3, #8]
 800118e:	89fb      	ldrh	r3, [r7, #14]
 8001190:	4313      	orrs	r3, r2
 8001192:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	89fa      	ldrh	r2, [r7, #14]
 8001198:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685a      	ldr	r2, [r3, #4]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	881a      	ldrh	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a0a      	ldr	r2, [pc, #40]	; (80011d8 <TIM_TimeBaseInit+0xbc>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d003      	beq.n	80011ba <TIM_TimeBaseInit+0x9e>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a09      	ldr	r2, [pc, #36]	; (80011dc <TIM_TimeBaseInit+0xc0>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d104      	bne.n	80011c4 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	7a9b      	ldrb	r3, [r3, #10]
 80011be:	b29a      	uxth	r2, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2201      	movs	r2, #1
 80011c8:	829a      	strh	r2, [r3, #20]
}
 80011ca:	bf00      	nop
 80011cc:	3714      	adds	r7, #20
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	40010000 	.word	0x40010000
 80011dc:	40010400 	.word	0x40010400
 80011e0:	40000400 	.word	0x40000400
 80011e4:	40000800 	.word	0x40000800
 80011e8:	40000c00 	.word	0x40000c00
 80011ec:	40001000 	.word	0x40001000
 80011f0:	40001400 	.word	0x40001400

080011f4 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	460b      	mov	r3, r1
 80011fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001200:	78fb      	ldrb	r3, [r7, #3]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d008      	beq.n	8001218 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	881b      	ldrh	r3, [r3, #0]
 800120a:	b29b      	uxth	r3, r3
 800120c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001210:	b29a      	uxth	r2, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 8001216:	e007      	b.n	8001228 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	881b      	ldrh	r3, [r3, #0]
 800121c:	b29b      	uxth	r3, r3
 800121e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001222:	b29a      	uxth	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	801a      	strh	r2, [r3, #0]
}
 8001228:	bf00      	nop
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	460b      	mov	r3, r1
 800123e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001240:	78fb      	ldrb	r3, [r7, #3]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d008      	beq.n	8001258 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	881b      	ldrh	r3, [r3, #0]
 800124a:	b29b      	uxth	r3, r3
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	b29a      	uxth	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8001256:	e007      	b.n	8001268 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	b29b      	uxth	r3, r3
 800125e:	f023 0301 	bic.w	r3, r3, #1
 8001262:	b29a      	uxth	r2, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	801a      	strh	r2, [r3, #0]
}
 8001268:	bf00      	nop
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001274:	b480      	push	{r7}
 8001276:	b085      	sub	sp, #20
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	817b      	strh	r3, [r7, #10]
 8001282:	2300      	movs	r3, #0
 8001284:	81fb      	strh	r3, [r7, #14]
 8001286:	2300      	movs	r3, #0
 8001288:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	8c1b      	ldrh	r3, [r3, #32]
 800128e:	b29b      	uxth	r3, r3
 8001290:	f023 0301 	bic.w	r3, r3, #1
 8001294:	b29a      	uxth	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	8c1b      	ldrh	r3, [r3, #32]
 800129e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	889b      	ldrh	r3, [r3, #4]
 80012a4:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	8b1b      	ldrh	r3, [r3, #24]
 80012aa:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 80012ac:	897b      	ldrh	r3, [r7, #10]
 80012ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80012b2:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 80012b4:	897b      	ldrh	r3, [r7, #10]
 80012b6:	f023 0303 	bic.w	r3, r3, #3
 80012ba:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	881a      	ldrh	r2, [r3, #0]
 80012c0:	897b      	ldrh	r3, [r7, #10]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 80012c6:	89fb      	ldrh	r3, [r7, #14]
 80012c8:	f023 0302 	bic.w	r3, r3, #2
 80012cc:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	899a      	ldrh	r2, [r3, #12]
 80012d2:	89fb      	ldrh	r3, [r7, #14]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	885a      	ldrh	r2, [r3, #2]
 80012dc:	89fb      	ldrh	r3, [r7, #14]
 80012de:	4313      	orrs	r3, r2
 80012e0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a1e      	ldr	r2, [pc, #120]	; (8001360 <TIM_OC1Init+0xec>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d003      	beq.n	80012f2 <TIM_OC1Init+0x7e>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a1d      	ldr	r2, [pc, #116]	; (8001364 <TIM_OC1Init+0xf0>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d123      	bne.n	800133a <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80012f2:	89fb      	ldrh	r3, [r7, #14]
 80012f4:	f023 0308 	bic.w	r3, r3, #8
 80012f8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	89da      	ldrh	r2, [r3, #14]
 80012fe:	89fb      	ldrh	r3, [r7, #14]
 8001300:	4313      	orrs	r3, r2
 8001302:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8001304:	89fb      	ldrh	r3, [r7, #14]
 8001306:	f023 0304 	bic.w	r3, r3, #4
 800130a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	889a      	ldrh	r2, [r3, #4]
 8001310:	89fb      	ldrh	r3, [r7, #14]
 8001312:	4313      	orrs	r3, r2
 8001314:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8001316:	89bb      	ldrh	r3, [r7, #12]
 8001318:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800131c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 800131e:	89bb      	ldrh	r3, [r7, #12]
 8001320:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001324:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	8a1a      	ldrh	r2, [r3, #16]
 800132a:	89bb      	ldrh	r3, [r7, #12]
 800132c:	4313      	orrs	r3, r2
 800132e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	8a5a      	ldrh	r2, [r3, #18]
 8001334:	89bb      	ldrh	r3, [r7, #12]
 8001336:	4313      	orrs	r3, r2
 8001338:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	89ba      	ldrh	r2, [r7, #12]
 800133e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	897a      	ldrh	r2, [r7, #10]
 8001344:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	689a      	ldr	r2, [r3, #8]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	89fa      	ldrh	r2, [r7, #14]
 8001352:	841a      	strh	r2, [r3, #32]
}
 8001354:	bf00      	nop
 8001356:	3714      	adds	r7, #20
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	40010000 	.word	0x40010000
 8001364:	40010400 	.word	0x40010400

08001368 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	817b      	strh	r3, [r7, #10]
 8001376:	2300      	movs	r3, #0
 8001378:	81fb      	strh	r3, [r7, #14]
 800137a:	2300      	movs	r3, #0
 800137c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	8c1b      	ldrh	r3, [r3, #32]
 8001382:	b29b      	uxth	r3, r3
 8001384:	f023 0310 	bic.w	r3, r3, #16
 8001388:	b29a      	uxth	r2, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	8c1b      	ldrh	r3, [r3, #32]
 8001392:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	889b      	ldrh	r3, [r3, #4]
 8001398:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	8b1b      	ldrh	r3, [r3, #24]
 800139e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 80013a0:	897b      	ldrh	r3, [r7, #10]
 80013a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80013a6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 80013a8:	897b      	ldrh	r3, [r7, #10]
 80013aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80013ae:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	881b      	ldrh	r3, [r3, #0]
 80013b4:	021b      	lsls	r3, r3, #8
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	897b      	ldrh	r3, [r7, #10]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 80013be:	89fb      	ldrh	r3, [r7, #14]
 80013c0:	f023 0320 	bic.w	r3, r3, #32
 80013c4:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	899b      	ldrh	r3, [r3, #12]
 80013ca:	011b      	lsls	r3, r3, #4
 80013cc:	b29a      	uxth	r2, r3
 80013ce:	89fb      	ldrh	r3, [r7, #14]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	885b      	ldrh	r3, [r3, #2]
 80013d8:	011b      	lsls	r3, r3, #4
 80013da:	b29a      	uxth	r2, r3
 80013dc:	89fb      	ldrh	r3, [r7, #14]
 80013de:	4313      	orrs	r3, r2
 80013e0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a22      	ldr	r2, [pc, #136]	; (8001470 <TIM_OC2Init+0x108>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d003      	beq.n	80013f2 <TIM_OC2Init+0x8a>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a21      	ldr	r2, [pc, #132]	; (8001474 <TIM_OC2Init+0x10c>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d12b      	bne.n	800144a <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80013f2:	89fb      	ldrh	r3, [r7, #14]
 80013f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80013f8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	89db      	ldrh	r3, [r3, #14]
 80013fe:	011b      	lsls	r3, r3, #4
 8001400:	b29a      	uxth	r2, r3
 8001402:	89fb      	ldrh	r3, [r7, #14]
 8001404:	4313      	orrs	r3, r2
 8001406:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8001408:	89fb      	ldrh	r3, [r7, #14]
 800140a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800140e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	889b      	ldrh	r3, [r3, #4]
 8001414:	011b      	lsls	r3, r3, #4
 8001416:	b29a      	uxth	r2, r3
 8001418:	89fb      	ldrh	r3, [r7, #14]
 800141a:	4313      	orrs	r3, r2
 800141c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 800141e:	89bb      	ldrh	r3, [r7, #12]
 8001420:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001424:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8001426:	89bb      	ldrh	r3, [r7, #12]
 8001428:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800142c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	8a1b      	ldrh	r3, [r3, #16]
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	b29a      	uxth	r2, r3
 8001436:	89bb      	ldrh	r3, [r7, #12]
 8001438:	4313      	orrs	r3, r2
 800143a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	8a5b      	ldrh	r3, [r3, #18]
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	b29a      	uxth	r2, r3
 8001444:	89bb      	ldrh	r3, [r7, #12]
 8001446:	4313      	orrs	r3, r2
 8001448:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	89ba      	ldrh	r2, [r7, #12]
 800144e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	897a      	ldrh	r2, [r7, #10]
 8001454:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	689a      	ldr	r2, [r3, #8]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	89fa      	ldrh	r2, [r7, #14]
 8001462:	841a      	strh	r2, [r3, #32]
}
 8001464:	bf00      	nop
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr
 8001470:	40010000 	.word	0x40010000
 8001474:	40010400 	.word	0x40010400

08001478 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001478:	b480      	push	{r7}
 800147a:	b085      	sub	sp, #20
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001482:	2300      	movs	r3, #0
 8001484:	817b      	strh	r3, [r7, #10]
 8001486:	2300      	movs	r3, #0
 8001488:	81fb      	strh	r3, [r7, #14]
 800148a:	2300      	movs	r3, #0
 800148c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	8c1b      	ldrh	r3, [r3, #32]
 8001492:	b29b      	uxth	r3, r3
 8001494:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001498:	b29a      	uxth	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	8c1b      	ldrh	r3, [r3, #32]
 80014a2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	889b      	ldrh	r3, [r3, #4]
 80014a8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	8b9b      	ldrh	r3, [r3, #28]
 80014ae:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 80014b0:	897b      	ldrh	r3, [r7, #10]
 80014b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80014b6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 80014b8:	897b      	ldrh	r3, [r7, #10]
 80014ba:	f023 0303 	bic.w	r3, r3, #3
 80014be:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	881a      	ldrh	r2, [r3, #0]
 80014c4:	897b      	ldrh	r3, [r7, #10]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 80014ca:	89fb      	ldrh	r3, [r7, #14]
 80014cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80014d0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	899b      	ldrh	r3, [r3, #12]
 80014d6:	021b      	lsls	r3, r3, #8
 80014d8:	b29a      	uxth	r2, r3
 80014da:	89fb      	ldrh	r3, [r7, #14]
 80014dc:	4313      	orrs	r3, r2
 80014de:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	885b      	ldrh	r3, [r3, #2]
 80014e4:	021b      	lsls	r3, r3, #8
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	89fb      	ldrh	r3, [r7, #14]
 80014ea:	4313      	orrs	r3, r2
 80014ec:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4a22      	ldr	r2, [pc, #136]	; (800157c <TIM_OC3Init+0x104>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d003      	beq.n	80014fe <TIM_OC3Init+0x86>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a21      	ldr	r2, [pc, #132]	; (8001580 <TIM_OC3Init+0x108>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d12b      	bne.n	8001556 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 80014fe:	89fb      	ldrh	r3, [r7, #14]
 8001500:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001504:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	89db      	ldrh	r3, [r3, #14]
 800150a:	021b      	lsls	r3, r3, #8
 800150c:	b29a      	uxth	r2, r3
 800150e:	89fb      	ldrh	r3, [r7, #14]
 8001510:	4313      	orrs	r3, r2
 8001512:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8001514:	89fb      	ldrh	r3, [r7, #14]
 8001516:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800151a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	889b      	ldrh	r3, [r3, #4]
 8001520:	021b      	lsls	r3, r3, #8
 8001522:	b29a      	uxth	r2, r3
 8001524:	89fb      	ldrh	r3, [r7, #14]
 8001526:	4313      	orrs	r3, r2
 8001528:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 800152a:	89bb      	ldrh	r3, [r7, #12]
 800152c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001530:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8001532:	89bb      	ldrh	r3, [r7, #12]
 8001534:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001538:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	8a1b      	ldrh	r3, [r3, #16]
 800153e:	011b      	lsls	r3, r3, #4
 8001540:	b29a      	uxth	r2, r3
 8001542:	89bb      	ldrh	r3, [r7, #12]
 8001544:	4313      	orrs	r3, r2
 8001546:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	8a5b      	ldrh	r3, [r3, #18]
 800154c:	011b      	lsls	r3, r3, #4
 800154e:	b29a      	uxth	r2, r3
 8001550:	89bb      	ldrh	r3, [r7, #12]
 8001552:	4313      	orrs	r3, r2
 8001554:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	89ba      	ldrh	r2, [r7, #12]
 800155a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	897a      	ldrh	r2, [r7, #10]
 8001560:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	689a      	ldr	r2, [r3, #8]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	89fa      	ldrh	r2, [r7, #14]
 800156e:	841a      	strh	r2, [r3, #32]
}
 8001570:	bf00      	nop
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	40010000 	.word	0x40010000
 8001580:	40010400 	.word	0x40010400

08001584 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800158e:	2300      	movs	r3, #0
 8001590:	81bb      	strh	r3, [r7, #12]
 8001592:	2300      	movs	r3, #0
 8001594:	817b      	strh	r3, [r7, #10]
 8001596:	2300      	movs	r3, #0
 8001598:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	8c1b      	ldrh	r3, [r3, #32]
 800159e:	b29b      	uxth	r3, r3
 80015a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80015a4:	b29a      	uxth	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	8c1b      	ldrh	r3, [r3, #32]
 80015ae:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	889b      	ldrh	r3, [r3, #4]
 80015b4:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	8b9b      	ldrh	r3, [r3, #28]
 80015ba:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 80015bc:	89bb      	ldrh	r3, [r7, #12]
 80015be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80015c2:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80015c4:	89bb      	ldrh	r3, [r7, #12]
 80015c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015ca:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	881b      	ldrh	r3, [r3, #0]
 80015d0:	021b      	lsls	r3, r3, #8
 80015d2:	b29a      	uxth	r2, r3
 80015d4:	89bb      	ldrh	r3, [r7, #12]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80015da:	897b      	ldrh	r3, [r7, #10]
 80015dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80015e0:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	899b      	ldrh	r3, [r3, #12]
 80015e6:	031b      	lsls	r3, r3, #12
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	897b      	ldrh	r3, [r7, #10]
 80015ec:	4313      	orrs	r3, r2
 80015ee:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	885b      	ldrh	r3, [r3, #2]
 80015f4:	031b      	lsls	r3, r3, #12
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	897b      	ldrh	r3, [r7, #10]
 80015fa:	4313      	orrs	r3, r2
 80015fc:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4a12      	ldr	r2, [pc, #72]	; (800164c <TIM_OC4Init+0xc8>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d003      	beq.n	800160e <TIM_OC4Init+0x8a>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4a11      	ldr	r2, [pc, #68]	; (8001650 <TIM_OC4Init+0xcc>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d10a      	bne.n	8001624 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 800160e:	89fb      	ldrh	r3, [r7, #14]
 8001610:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001614:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	8a1b      	ldrh	r3, [r3, #16]
 800161a:	019b      	lsls	r3, r3, #6
 800161c:	b29a      	uxth	r2, r3
 800161e:	89fb      	ldrh	r3, [r7, #14]
 8001620:	4313      	orrs	r3, r2
 8001622:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	89fa      	ldrh	r2, [r7, #14]
 8001628:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	89ba      	ldrh	r2, [r7, #12]
 800162e:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	689a      	ldr	r2, [r3, #8]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	897a      	ldrh	r2, [r7, #10]
 800163c:	841a      	strh	r2, [r3, #32]
}
 800163e:	bf00      	nop
 8001640:	3714      	adds	r7, #20
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	40010000 	.word	0x40010000
 8001650:	40010400 	.word	0x40010400

08001654 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001654:	b480      	push	{r7}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	460b      	mov	r3, r1
 800165e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	8b1b      	ldrh	r3, [r3, #24]
 8001668:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 800166a:	89fb      	ldrh	r3, [r7, #14]
 800166c:	f023 0308 	bic.w	r3, r3, #8
 8001670:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001672:	89fa      	ldrh	r2, [r7, #14]
 8001674:	887b      	ldrh	r3, [r7, #2]
 8001676:	4313      	orrs	r3, r2
 8001678:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	89fa      	ldrh	r2, [r7, #14]
 800167e:	831a      	strh	r2, [r3, #24]
}
 8001680:	bf00      	nop
 8001682:	3714      	adds	r7, #20
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	460b      	mov	r3, r1
 8001696:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8001698:	2300      	movs	r3, #0
 800169a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	8b1b      	ldrh	r3, [r3, #24]
 80016a0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 80016a2:	89fb      	ldrh	r3, [r7, #14]
 80016a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80016a8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80016aa:	887b      	ldrh	r3, [r7, #2]
 80016ac:	021b      	lsls	r3, r3, #8
 80016ae:	b29a      	uxth	r2, r3
 80016b0:	89fb      	ldrh	r3, [r7, #14]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	89fa      	ldrh	r2, [r7, #14]
 80016ba:	831a      	strh	r2, [r3, #24]
}
 80016bc:	bf00      	nop
 80016be:	3714      	adds	r7, #20
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	460b      	mov	r3, r1
 80016d2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	8b9b      	ldrh	r3, [r3, #28]
 80016dc:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 80016de:	89fb      	ldrh	r3, [r7, #14]
 80016e0:	f023 0308 	bic.w	r3, r3, #8
 80016e4:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80016e6:	89fa      	ldrh	r2, [r7, #14]
 80016e8:	887b      	ldrh	r3, [r7, #2]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	89fa      	ldrh	r2, [r7, #14]
 80016f2:	839a      	strh	r2, [r3, #28]
}
 80016f4:	bf00      	nop
 80016f6:	3714      	adds	r7, #20
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001700:	b480      	push	{r7}
 8001702:	b085      	sub	sp, #20
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	460b      	mov	r3, r1
 800170a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800170c:	2300      	movs	r3, #0
 800170e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	8b9b      	ldrh	r3, [r3, #28]
 8001714:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8001716:	89fb      	ldrh	r3, [r7, #14]
 8001718:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800171c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 800171e:	887b      	ldrh	r3, [r7, #2]
 8001720:	021b      	lsls	r3, r3, #8
 8001722:	b29a      	uxth	r2, r3
 8001724:	89fb      	ldrh	r3, [r7, #14]
 8001726:	4313      	orrs	r3, r2
 8001728:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	89fa      	ldrh	r2, [r7, #14]
 800172e:	839a      	strh	r2, [r3, #28]
}
 8001730:	bf00      	nop
 8001732:	3714      	adds	r7, #20
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	460b      	mov	r3, r1
 8001746:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001748:	78fb      	ldrb	r3, [r7, #3]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d00c      	beq.n	8001768 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001754:	b29b      	uxth	r3, r3
 8001756:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800175a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800175e:	b29a      	uxth	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
  }  
}
 8001766:	e009      	b.n	800177c <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800176e:	b29b      	uxth	r3, r3
 8001770:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001774:	b29a      	uxth	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	460b      	mov	r3, r1
 8001792:	807b      	strh	r3, [r7, #2]
 8001794:	4613      	mov	r3, r2
 8001796:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001798:	787b      	ldrb	r3, [r7, #1]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d008      	beq.n	80017b0 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	899b      	ldrh	r3, [r3, #12]
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	887b      	ldrh	r3, [r7, #2]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	b29a      	uxth	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80017ae:	e009      	b.n	80017c4 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	899b      	ldrh	r3, [r3, #12]
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	887b      	ldrh	r3, [r7, #2]
 80017b8:	43db      	mvns	r3, r3
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	4013      	ands	r3, r2
 80017be:	b29a      	uxth	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	819a      	strh	r2, [r3, #12]
}
 80017c4:	bf00      	nop
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b085      	sub	sp, #20
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	460b      	mov	r3, r1
 80017da:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80017dc:	2300      	movs	r3, #0
 80017de:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80017e0:	2300      	movs	r3, #0
 80017e2:	81bb      	strh	r3, [r7, #12]
 80017e4:	2300      	movs	r3, #0
 80017e6:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	8a1b      	ldrh	r3, [r3, #16]
 80017ec:	b29a      	uxth	r2, r3
 80017ee:	887b      	ldrh	r3, [r7, #2]
 80017f0:	4013      	ands	r3, r2
 80017f2:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	899b      	ldrh	r3, [r3, #12]
 80017f8:	b29a      	uxth	r2, r3
 80017fa:	887b      	ldrh	r3, [r7, #2]
 80017fc:	4013      	ands	r3, r2
 80017fe:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8001800:	89bb      	ldrh	r3, [r7, #12]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d005      	beq.n	8001812 <TIM_GetITStatus+0x42>
 8001806:	897b      	ldrh	r3, [r7, #10]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d002      	beq.n	8001812 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 800180c:	2301      	movs	r3, #1
 800180e:	73fb      	strb	r3, [r7, #15]
 8001810:	e001      	b.n	8001816 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8001812:	2300      	movs	r3, #0
 8001814:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001816:	7bfb      	ldrb	r3, [r7, #15]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3714      	adds	r7, #20
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	460b      	mov	r3, r1
 800182e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001830:	887b      	ldrh	r3, [r7, #2]
 8001832:	43db      	mvns	r3, r3
 8001834:	b29a      	uxth	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	821a      	strh	r2, [r3, #16]
}
 800183a:	bf00      	nop
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8001846:	b480      	push	{r7}
 8001848:	b087      	sub	sp, #28
 800184a:	af00      	add	r7, sp, #0
 800184c:	60f8      	str	r0, [r7, #12]
 800184e:	4608      	mov	r0, r1
 8001850:	4611      	mov	r1, r2
 8001852:	461a      	mov	r2, r3
 8001854:	4603      	mov	r3, r0
 8001856:	817b      	strh	r3, [r7, #10]
 8001858:	460b      	mov	r3, r1
 800185a:	813b      	strh	r3, [r7, #8]
 800185c:	4613      	mov	r3, r2
 800185e:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8001860:	2300      	movs	r3, #0
 8001862:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8001864:	2300      	movs	r3, #0
 8001866:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	891b      	ldrh	r3, [r3, #8]
 8001870:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	8b1b      	ldrh	r3, [r3, #24]
 8001876:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	8c1b      	ldrh	r3, [r3, #32]
 800187c:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 800187e:	8afb      	ldrh	r3, [r7, #22]
 8001880:	f023 0307 	bic.w	r3, r3, #7
 8001884:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8001886:	8afa      	ldrh	r2, [r7, #22]
 8001888:	897b      	ldrh	r3, [r7, #10]
 800188a:	4313      	orrs	r3, r2
 800188c:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 800188e:	8abb      	ldrh	r3, [r7, #20]
 8001890:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001894:	f023 0303 	bic.w	r3, r3, #3
 8001898:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 800189a:	8abb      	ldrh	r3, [r7, #20]
 800189c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018a0:	f043 0301 	orr.w	r3, r3, #1
 80018a4:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 80018a6:	8a7b      	ldrh	r3, [r7, #18]
 80018a8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80018ac:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80018ae:	88fb      	ldrh	r3, [r7, #6]
 80018b0:	011b      	lsls	r3, r3, #4
 80018b2:	b29a      	uxth	r2, r3
 80018b4:	893b      	ldrh	r3, [r7, #8]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	8a7b      	ldrh	r3, [r7, #18]
 80018bc:	4313      	orrs	r3, r2
 80018be:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	8afa      	ldrh	r2, [r7, #22]
 80018c4:	811a      	strh	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	8aba      	ldrh	r2, [r7, #20]
 80018ca:	831a      	strh	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	8a7a      	ldrh	r2, [r7, #18]
 80018d0:	841a      	strh	r2, [r3, #32]
}
 80018d2:	bf00      	nop
 80018d4:	371c      	adds	r7, #28
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
	...

080018e0 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08a      	sub	sp, #40	; 0x28
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80018ea:	2300      	movs	r3, #0
 80018ec:	627b      	str	r3, [r7, #36]	; 0x24
 80018ee:	2300      	movs	r3, #0
 80018f0:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 80018f2:	2300      	movs	r3, #0
 80018f4:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	8a1b      	ldrh	r3, [r3, #16]
 80018fe:	b29b      	uxth	r3, r3
 8001900:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001904:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001908:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	88db      	ldrh	r3, [r3, #6]
 800190e:	461a      	mov	r2, r3
 8001910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001912:	4313      	orrs	r3, r2
 8001914:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001918:	b29a      	uxth	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	899b      	ldrh	r3, [r3, #12]
 8001922:	b29b      	uxth	r3, r3
 8001924:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001928:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800192c:	f023 030c 	bic.w	r3, r3, #12
 8001930:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	889a      	ldrh	r2, [r3, #4]
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	891b      	ldrh	r3, [r3, #8]
 800193a:	4313      	orrs	r3, r2
 800193c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001942:	4313      	orrs	r3, r2
 8001944:	b29b      	uxth	r3, r3
 8001946:	461a      	mov	r2, r3
 8001948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194a:	4313      	orrs	r3, r2
 800194c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800194e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001950:	b29a      	uxth	r2, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	8a9b      	ldrh	r3, [r3, #20]
 800195a:	b29b      	uxth	r3, r3
 800195c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800195e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001960:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001964:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	899b      	ldrh	r3, [r3, #12]
 800196a:	461a      	mov	r2, r3
 800196c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196e:	4313      	orrs	r3, r2
 8001970:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001974:	b29a      	uxth	r2, r3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800197a:	f107 0308 	add.w	r3, r7, #8
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff fac4 	bl	8000f0c <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4a30      	ldr	r2, [pc, #192]	; (8001a48 <USART_Init+0x168>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d003      	beq.n	8001994 <USART_Init+0xb4>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4a2f      	ldr	r2, [pc, #188]	; (8001a4c <USART_Init+0x16c>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d102      	bne.n	800199a <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	623b      	str	r3, [r7, #32]
 8001998:	e001      	b.n	800199e <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	899b      	ldrh	r3, [r3, #12]
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	b21b      	sxth	r3, r3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	da0c      	bge.n	80019c4 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80019aa:	6a3a      	ldr	r2, [r7, #32]
 80019ac:	4613      	mov	r3, r2
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	4413      	add	r3, r2
 80019b2:	009a      	lsls	r2, r3, #2
 80019b4:	441a      	add	r2, r3
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80019c0:	61fb      	str	r3, [r7, #28]
 80019c2:	e00b      	b.n	80019dc <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80019c4:	6a3a      	ldr	r2, [r7, #32]
 80019c6:	4613      	mov	r3, r2
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	4413      	add	r3, r2
 80019cc:	009a      	lsls	r2, r3, #2
 80019ce:	441a      	add	r2, r3
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019da:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	4a1c      	ldr	r2, [pc, #112]	; (8001a50 <USART_Init+0x170>)
 80019e0:	fba2 2303 	umull	r2, r3, r2, r3
 80019e4:	095b      	lsrs	r3, r3, #5
 80019e6:	011b      	lsls	r3, r3, #4
 80019e8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80019ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ec:	091b      	lsrs	r3, r3, #4
 80019ee:	2264      	movs	r2, #100	; 0x64
 80019f0:	fb02 f303 	mul.w	r3, r2, r3
 80019f4:	69fa      	ldr	r2, [r7, #28]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	899b      	ldrh	r3, [r3, #12]
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	b21b      	sxth	r3, r3
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	da0c      	bge.n	8001a20 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	00db      	lsls	r3, r3, #3
 8001a0a:	3332      	adds	r3, #50	; 0x32
 8001a0c:	4a10      	ldr	r2, [pc, #64]	; (8001a50 <USART_Init+0x170>)
 8001a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a12:	095b      	lsrs	r3, r3, #5
 8001a14:	f003 0307 	and.w	r3, r3, #7
 8001a18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	627b      	str	r3, [r7, #36]	; 0x24
 8001a1e:	e00b      	b.n	8001a38 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	011b      	lsls	r3, r3, #4
 8001a24:	3332      	adds	r3, #50	; 0x32
 8001a26:	4a0a      	ldr	r2, [pc, #40]	; (8001a50 <USART_Init+0x170>)
 8001a28:	fba2 2303 	umull	r2, r3, r2, r3
 8001a2c:	095b      	lsrs	r3, r3, #5
 8001a2e:	f003 030f 	and.w	r3, r3, #15
 8001a32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a34:	4313      	orrs	r3, r2
 8001a36:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	811a      	strh	r2, [r3, #8]
}
 8001a40:	bf00      	nop
 8001a42:	3728      	adds	r7, #40	; 0x28
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40011000 	.word	0x40011000
 8001a4c:	40011400 	.word	0x40011400
 8001a50:	51eb851f 	.word	0x51eb851f

08001a54 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001a60:	78fb      	ldrb	r3, [r7, #3]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d008      	beq.n	8001a78 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	899b      	ldrh	r3, [r3, #12]
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001a70:	b29a      	uxth	r2, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8001a76:	e007      	b.n	8001a88 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	899b      	ldrh	r3, [r3, #12]
 8001a7c:	b29b      	uxth	r3, r3
 8001a7e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	819a      	strh	r2, [r3, #12]
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001aa0:	887b      	ldrh	r3, [r7, #2]
 8001aa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	809a      	strh	r2, [r3, #4]
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	889b      	ldrh	r3, [r3, #4]
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001aca:	b29b      	uxth	r3, r3
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b087      	sub	sp, #28
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	807b      	strh	r3, [r7, #2]
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	613b      	str	r3, [r7, #16]
 8001aec:	2300      	movs	r3, #0
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	2300      	movs	r3, #0
 8001af2:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001af4:	2300      	movs	r3, #0
 8001af6:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001afc:	887b      	ldrh	r3, [r7, #2]
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	095b      	lsrs	r3, r3, #5
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001b06:	887b      	ldrh	r3, [r7, #2]
 8001b08:	f003 031f 	and.w	r3, r3, #31
 8001b0c:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001b0e:	2201      	movs	r2, #1
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	fa02 f303 	lsl.w	r3, r2, r3
 8001b16:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d103      	bne.n	8001b26 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	330c      	adds	r3, #12
 8001b22:	617b      	str	r3, [r7, #20]
 8001b24:	e009      	b.n	8001b3a <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	d103      	bne.n	8001b34 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	3310      	adds	r3, #16
 8001b30:	617b      	str	r3, [r7, #20]
 8001b32:	e002      	b.n	8001b3a <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	3314      	adds	r3, #20
 8001b38:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001b3a:	787b      	ldrb	r3, [r7, #1]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d006      	beq.n	8001b4e <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	697a      	ldr	r2, [r7, #20]
 8001b44:	6811      	ldr	r1, [r2, #0]
 8001b46:	68ba      	ldr	r2, [r7, #8]
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001b4c:	e006      	b.n	8001b5c <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	697a      	ldr	r2, [r7, #20]
 8001b52:	6811      	ldr	r1, [r2, #0]
 8001b54:	68ba      	ldr	r2, [r7, #8]
 8001b56:	43d2      	mvns	r2, r2
 8001b58:	400a      	ands	r2, r1
 8001b5a:	601a      	str	r2, [r3, #0]
}
 8001b5c:	bf00      	nop
 8001b5e:	371c      	adds	r7, #28
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	460b      	mov	r3, r1
 8001b72:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001b74:	2300      	movs	r3, #0
 8001b76:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	881b      	ldrh	r3, [r3, #0]
 8001b7c:	b29a      	uxth	r2, r3
 8001b7e:	887b      	ldrh	r3, [r7, #2]
 8001b80:	4013      	ands	r3, r2
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d002      	beq.n	8001b8e <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	73fb      	strb	r3, [r7, #15]
 8001b8c:	e001      	b.n	8001b92 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b087      	sub	sp, #28
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	460b      	mov	r3, r1
 8001baa:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001bac:	2300      	movs	r3, #0
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001bbc:	887b      	ldrh	r3, [r7, #2]
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	095b      	lsrs	r3, r3, #5
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001bc6:	887b      	ldrh	r3, [r7, #2]
 8001bc8:	f003 031f 	and.w	r3, r3, #31
 8001bcc:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001bce:	2201      	movs	r2, #1
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d107      	bne.n	8001bee <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	899b      	ldrh	r3, [r3, #12]
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	461a      	mov	r2, r3
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	4013      	ands	r3, r2
 8001bea:	617b      	str	r3, [r7, #20]
 8001bec:	e011      	b.n	8001c12 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d107      	bne.n	8001c04 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	8a1b      	ldrh	r3, [r3, #16]
 8001bf8:	b29b      	uxth	r3, r3
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	4013      	ands	r3, r2
 8001c00:	617b      	str	r3, [r7, #20]
 8001c02:	e006      	b.n	8001c12 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	8a9b      	ldrh	r3, [r3, #20]
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001c12:	887b      	ldrh	r3, [r7, #2]
 8001c14:	0a1b      	lsrs	r3, r3, #8
 8001c16:	b29b      	uxth	r3, r3
 8001c18:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c22:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	881b      	ldrh	r3, [r3, #0]
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	4013      	ands	r3, r2
 8001c30:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d005      	beq.n	8001c44 <USART_GetITStatus+0xa4>
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d002      	beq.n	8001c44 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	74fb      	strb	r3, [r7, #19]
 8001c42:	e001      	b.n	8001c48 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001c44:	2300      	movs	r3, #0
 8001c46:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001c48:	7cfb      	ldrb	r3, [r7, #19]
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	371c      	adds	r7, #28
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001c56:	b480      	push	{r7}
 8001c58:	b085      	sub	sp, #20
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
 8001c5e:	460b      	mov	r3, r1
 8001c60:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001c62:	2300      	movs	r3, #0
 8001c64:	81fb      	strh	r3, [r7, #14]
 8001c66:	2300      	movs	r3, #0
 8001c68:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8001c6a:	887b      	ldrh	r3, [r7, #2]
 8001c6c:	0a1b      	lsrs	r3, r3, #8
 8001c6e:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001c70:	89fb      	ldrh	r3, [r7, #14]
 8001c72:	2201      	movs	r2, #1
 8001c74:	fa02 f303 	lsl.w	r3, r2, r3
 8001c78:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8001c7a:	89bb      	ldrh	r3, [r7, #12]
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	801a      	strh	r2, [r3, #0]
}
 8001c84:	bf00      	nop
 8001c86:	3714      	adds	r7, #20
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <ABTInit>:

/*********************************************/
/*           Subroutine Function             */
/*********************************************/
void ABTInit(float samp_time, float a, float b, float g, float *ip, float *pos, float *vel, float *acc, ABT_t *filt)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b089      	sub	sp, #36	; 0x24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	ed87 0a07 	vstr	s0, [r7, #28]
 8001c9a:	edc7 0a06 	vstr	s1, [r7, #24]
 8001c9e:	ed87 1a05 	vstr	s2, [r7, #20]
 8001ca2:	edc7 1a04 	vstr	s3, [r7, #16]
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
 8001cac:	603b      	str	r3, [r7, #0]
	filt->sample_time = samp_time;
 8001cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb0:	69fa      	ldr	r2, [r7, #28]
 8001cb2:	601a      	str	r2, [r3, #0]
	filt->alpha = a;
 8001cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	605a      	str	r2, [r3, #4]
	filt->beta = b;
 8001cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	609a      	str	r2, [r3, #8]
	filt->gamma = g;
 8001cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	60da      	str	r2, [r3, #12]
	filt->input = ip;
 8001cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cc8:	68fa      	ldr	r2, [r7, #12]
 8001cca:	611a      	str	r2, [r3, #16]
	filt->pos_output = pos;
 8001ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cce:	68ba      	ldr	r2, [r7, #8]
 8001cd0:	615a      	str	r2, [r3, #20]
	filt->vel_output = vel;
 8001cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	619a      	str	r2, [r3, #24]
	filt->acc_output = acc;
 8001cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cda:	683a      	ldr	r2, [r7, #0]
 8001cdc:	61da      	str	r2, [r3, #28]
}
 8001cde:	bf00      	nop
 8001ce0:	3724      	adds	r7, #36	; 0x24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr

08001cea <ABTEstimateInit>:

void ABTEstimateInit(ABT_t *filt)
{
 8001cea:	b480      	push	{r7}
 8001cec:	b083      	sub	sp, #12
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
	*(filt->pos_output) = 0;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	695b      	ldr	r3, [r3, #20]
 8001cf6:	f04f 0200 	mov.w	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
	*(filt->vel_output) = 0;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	f04f 0200 	mov.w	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
	*(filt->acc_output) = 0;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	69db      	ldr	r3, [r3, #28]
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
}
 8001d10:	bf00      	nop
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <ABT>:

void ABT(ABT_t *filt)
{
 8001d1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d20:	b087      	sub	sp, #28
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
	float pos_residual;
	float pos_predict;
	float vel_predict;

	/* Predict position and velocity using previous sample values */
	pos_predict = *(filt->pos_output) + filt->sample_time *
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	695b      	ldr	r3, [r3, #20]
 8001d2a:	ed93 7a00 	vldr	s14, [r3]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	edd3 6a00 	vldr	s13, [r3]
								(*(filt->vel_output)) + filt->sample_time *
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	699b      	ldr	r3, [r3, #24]
 8001d38:	edd3 7a00 	vldr	s15, [r3]
	pos_predict = *(filt->pos_output) + filt->sample_time *
 8001d3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d44:	ee17 0a90 	vmov	r0, s15
 8001d48:	f7fe fbfe 	bl	8000548 <__aeabi_f2d>
 8001d4c:	4604      	mov	r4, r0
 8001d4e:	460d      	mov	r5, r1
								(*(filt->vel_output)) + filt->sample_time *
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	ed93 7a00 	vldr	s14, [r3]
								filt->sample_time * 0.5 * (*(filt->acc_output));
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	edd3 7a00 	vldr	s15, [r3]
								(*(filt->vel_output)) + filt->sample_time *
 8001d5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d60:	ee17 0a90 	vmov	r0, s15
 8001d64:	f7fe fbf0 	bl	8000548 <__aeabi_f2d>
								filt->sample_time * 0.5 * (*(filt->acc_output));
 8001d68:	f04f 0200 	mov.w	r2, #0
 8001d6c:	4b54      	ldr	r3, [pc, #336]	; (8001ec0 <ABT+0x1a4>)
 8001d6e:	f7fe fc3f 	bl	80005f0 <__aeabi_dmul>
 8001d72:	4602      	mov	r2, r0
 8001d74:	460b      	mov	r3, r1
 8001d76:	4690      	mov	r8, r2
 8001d78:	4699      	mov	r9, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7fe fbe1 	bl	8000548 <__aeabi_f2d>
 8001d86:	4602      	mov	r2, r0
 8001d88:	460b      	mov	r3, r1
 8001d8a:	4640      	mov	r0, r8
 8001d8c:	4649      	mov	r1, r9
 8001d8e:	f7fe fc2f 	bl	80005f0 <__aeabi_dmul>
 8001d92:	4602      	mov	r2, r0
 8001d94:	460b      	mov	r3, r1
								(*(filt->vel_output)) + filt->sample_time *
 8001d96:	4620      	mov	r0, r4
 8001d98:	4629      	mov	r1, r5
 8001d9a:	f7fe fa77 	bl	800028c <__adddf3>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	460c      	mov	r4, r1
	pos_predict = *(filt->pos_output) + filt->sample_time *
 8001da2:	4618      	mov	r0, r3
 8001da4:	4621      	mov	r1, r4
 8001da6:	f7fe fefb 	bl	8000ba0 <__aeabi_d2f>
 8001daa:	4603      	mov	r3, r0
 8001dac:	617b      	str	r3, [r7, #20]
	vel_predict = *(filt->vel_output) + filt->sample_time * (*(filt->acc_output));
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	699b      	ldr	r3, [r3, #24]
 8001db2:	ed93 7a00 	vldr	s14, [r3]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	edd3 6a00 	vldr	s13, [r3]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	69db      	ldr	r3, [r3, #28]
 8001dc0:	edd3 7a00 	vldr	s15, [r3]
 8001dc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dcc:	edc7 7a04 	vstr	s15, [r7, #16]

	/* Calculate residue */
	pos_residual = *filt->input - pos_predict;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	691b      	ldr	r3, [r3, #16]
 8001dd4:	ed93 7a00 	vldr	s14, [r3]
 8001dd8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ddc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001de0:	edc7 7a03 	vstr	s15, [r7, #12]

	/* Update estimate with weighted input (a - b - g) */
	*(filt->pos_output) = pos_predict + filt->alpha * pos_residual;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	695b      	ldr	r3, [r3, #20]
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	ed92 7a01 	vldr	s14, [r2, #4]
 8001dee:	edd7 7a03 	vldr	s15, [r7, #12]
 8001df2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001df6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001dfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dfe:	edc3 7a00 	vstr	s15, [r3]
	*(filt->vel_output) = vel_predict + (filt->beta / filt->sample_time)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	699b      	ldr	r3, [r3, #24]
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	edd2 6a02 	vldr	s13, [r2, #8]
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	edd2 7a00 	vldr	s15, [r2]
 8001e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
																* pos_residual;
 8001e16:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e1a:	ee27 7a27 	vmul.f32	s14, s14, s15
	*(filt->vel_output) = vel_predict + (filt->beta / filt->sample_time)
 8001e1e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e26:	edc3 7a00 	vstr	s15, [r3]
	*(filt->acc_output) = *(filt->acc_output) + (filt->gamma * 0.5 /
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	69dc      	ldr	r4, [r3, #28]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	69db      	ldr	r3, [r3, #28]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7fe fb87 	bl	8000548 <__aeabi_f2d>
 8001e3a:	4605      	mov	r5, r0
 8001e3c:	460e      	mov	r6, r1
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7fe fb80 	bl	8000548 <__aeabi_f2d>
 8001e48:	f04f 0200 	mov.w	r2, #0
 8001e4c:	4b1c      	ldr	r3, [pc, #112]	; (8001ec0 <ABT+0x1a4>)
 8001e4e:	f7fe fbcf 	bl	80005f0 <__aeabi_dmul>
 8001e52:	4602      	mov	r2, r0
 8001e54:	460b      	mov	r3, r1
 8001e56:	4690      	mov	r8, r2
 8001e58:	4699      	mov	r9, r3
						(filt->sample_time * filt->sample_time)) * pos_residual;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	ed93 7a00 	vldr	s14, [r3]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	edd3 7a00 	vldr	s15, [r3]
 8001e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e6a:	ee17 0a90 	vmov	r0, s15
 8001e6e:	f7fe fb6b 	bl	8000548 <__aeabi_f2d>
 8001e72:	4602      	mov	r2, r0
 8001e74:	460b      	mov	r3, r1
	*(filt->acc_output) = *(filt->acc_output) + (filt->gamma * 0.5 /
 8001e76:	4640      	mov	r0, r8
 8001e78:	4649      	mov	r1, r9
 8001e7a:	f7fe fce3 	bl	8000844 <__aeabi_ddiv>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	4690      	mov	r8, r2
 8001e84:	4699      	mov	r9, r3
						(filt->sample_time * filt->sample_time)) * pos_residual;
 8001e86:	68f8      	ldr	r0, [r7, #12]
 8001e88:	f7fe fb5e 	bl	8000548 <__aeabi_f2d>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	460b      	mov	r3, r1
 8001e90:	4640      	mov	r0, r8
 8001e92:	4649      	mov	r1, r9
 8001e94:	f7fe fbac 	bl	80005f0 <__aeabi_dmul>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	460b      	mov	r3, r1
	*(filt->acc_output) = *(filt->acc_output) + (filt->gamma * 0.5 /
 8001e9c:	4628      	mov	r0, r5
 8001e9e:	4631      	mov	r1, r6
 8001ea0:	f7fe f9f4 	bl	800028c <__adddf3>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	4610      	mov	r0, r2
 8001eaa:	4619      	mov	r1, r3
 8001eac:	f7fe fe78 	bl	8000ba0 <__aeabi_d2f>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	6023      	str	r3, [r4, #0]
}
 8001eb4:	bf00      	nop
 8001eb6:	371c      	adds	r7, #28
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001ebe:	bf00      	nop
 8001ec0:	3fe00000 	.word	0x3fe00000

08001ec4 <GPIOPinsInit>:
 * Function Return		: None
 * Function Example		: GPIOPinsInit(GPIOA, GPIO_Pin_2, GPIO_Mode_OUT, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 */

void GPIOPinsInit (GPIO_TypeDef * GPIOx, uint16_t GPIO_Pin, GPIOMode_TypeDef GPIO_Mode, GPIOOType_TypeDef GPIO_OType, GPIOSpeed_TypeDef GPIO_Speed,  GPIOPuPd_TypeDef GPIO_PuPd)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	4608      	mov	r0, r1
 8001ece:	4611      	mov	r1, r2
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	807b      	strh	r3, [r7, #2]
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	707b      	strb	r3, [r7, #1]
 8001eda:	4613      	mov	r3, r2
 8001edc:	703b      	strb	r3, [r7, #0]
	switch((uint32_t)GPIOx){
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a36      	ldr	r2, [pc, #216]	; (8001fbc <GPIOPinsInit+0xf8>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d038      	beq.n	8001f58 <GPIOPinsInit+0x94>
 8001ee6:	4a35      	ldr	r2, [pc, #212]	; (8001fbc <GPIOPinsInit+0xf8>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d810      	bhi.n	8001f0e <GPIOPinsInit+0x4a>
 8001eec:	4a34      	ldr	r2, [pc, #208]	; (8001fc0 <GPIOPinsInit+0xfc>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d023      	beq.n	8001f3a <GPIOPinsInit+0x76>
 8001ef2:	4a33      	ldr	r2, [pc, #204]	; (8001fc0 <GPIOPinsInit+0xfc>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d803      	bhi.n	8001f00 <GPIOPinsInit+0x3c>
 8001ef8:	4a32      	ldr	r2, [pc, #200]	; (8001fc4 <GPIOPinsInit+0x100>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d018      	beq.n	8001f30 <GPIOPinsInit+0x6c>
	    					break;

		case GPIOI_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOI, ENABLE);
	    					break;

		default: break;
 8001efe:	e045      	b.n	8001f8c <GPIOPinsInit+0xc8>
	switch((uint32_t)GPIOx){
 8001f00:	4a31      	ldr	r2, [pc, #196]	; (8001fc8 <GPIOPinsInit+0x104>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d01e      	beq.n	8001f44 <GPIOPinsInit+0x80>
 8001f06:	4a31      	ldr	r2, [pc, #196]	; (8001fcc <GPIOPinsInit+0x108>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d020      	beq.n	8001f4e <GPIOPinsInit+0x8a>
		default: break;
 8001f0c:	e03e      	b.n	8001f8c <GPIOPinsInit+0xc8>
	switch((uint32_t)GPIOx){
 8001f0e:	4a30      	ldr	r2, [pc, #192]	; (8001fd0 <GPIOPinsInit+0x10c>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d02b      	beq.n	8001f6c <GPIOPinsInit+0xa8>
 8001f14:	4a2e      	ldr	r2, [pc, #184]	; (8001fd0 <GPIOPinsInit+0x10c>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d803      	bhi.n	8001f22 <GPIOPinsInit+0x5e>
 8001f1a:	4a2e      	ldr	r2, [pc, #184]	; (8001fd4 <GPIOPinsInit+0x110>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d020      	beq.n	8001f62 <GPIOPinsInit+0x9e>
		default: break;
 8001f20:	e034      	b.n	8001f8c <GPIOPinsInit+0xc8>
	switch((uint32_t)GPIOx){
 8001f22:	4a2d      	ldr	r2, [pc, #180]	; (8001fd8 <GPIOPinsInit+0x114>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d026      	beq.n	8001f76 <GPIOPinsInit+0xb2>
 8001f28:	4a2c      	ldr	r2, [pc, #176]	; (8001fdc <GPIOPinsInit+0x118>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d028      	beq.n	8001f80 <GPIOPinsInit+0xbc>
		default: break;
 8001f2e:	e02d      	b.n	8001f8c <GPIOPinsInit+0xc8>
	    case GPIOA_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001f30:	2101      	movs	r1, #1
 8001f32:	2001      	movs	r0, #1
 8001f34:	f7ff f892 	bl	800105c <RCC_AHB1PeriphClockCmd>
	    					break;
 8001f38:	e028      	b.n	8001f8c <GPIOPinsInit+0xc8>
		case GPIOB_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8001f3a:	2101      	movs	r1, #1
 8001f3c:	2002      	movs	r0, #2
 8001f3e:	f7ff f88d 	bl	800105c <RCC_AHB1PeriphClockCmd>
	    					break;
 8001f42:	e023      	b.n	8001f8c <GPIOPinsInit+0xc8>
		case GPIOC_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001f44:	2101      	movs	r1, #1
 8001f46:	2004      	movs	r0, #4
 8001f48:	f7ff f888 	bl	800105c <RCC_AHB1PeriphClockCmd>
	    					break;
 8001f4c:	e01e      	b.n	8001f8c <GPIOPinsInit+0xc8>
		case GPIOD_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8001f4e:	2101      	movs	r1, #1
 8001f50:	2008      	movs	r0, #8
 8001f52:	f7ff f883 	bl	800105c <RCC_AHB1PeriphClockCmd>
	    					break;
 8001f56:	e019      	b.n	8001f8c <GPIOPinsInit+0xc8>
		case GPIOE_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8001f58:	2101      	movs	r1, #1
 8001f5a:	2010      	movs	r0, #16
 8001f5c:	f7ff f87e 	bl	800105c <RCC_AHB1PeriphClockCmd>
	    					break;
 8001f60:	e014      	b.n	8001f8c <GPIOPinsInit+0xc8>
		case GPIOF_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8001f62:	2101      	movs	r1, #1
 8001f64:	2020      	movs	r0, #32
 8001f66:	f7ff f879 	bl	800105c <RCC_AHB1PeriphClockCmd>
	    					break;
 8001f6a:	e00f      	b.n	8001f8c <GPIOPinsInit+0xc8>
		case GPIOG_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	2040      	movs	r0, #64	; 0x40
 8001f70:	f7ff f874 	bl	800105c <RCC_AHB1PeriphClockCmd>
	    					break;
 8001f74:	e00a      	b.n	8001f8c <GPIOPinsInit+0xc8>
		case GPIOH_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 8001f76:	2101      	movs	r1, #1
 8001f78:	2080      	movs	r0, #128	; 0x80
 8001f7a:	f7ff f86f 	bl	800105c <RCC_AHB1PeriphClockCmd>
	    					break;
 8001f7e:	e005      	b.n	8001f8c <GPIOPinsInit+0xc8>
		case GPIOI_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8001f80:	2101      	movs	r1, #1
 8001f82:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001f86:	f7ff f869 	bl	800105c <RCC_AHB1PeriphClockCmd>
	    					break;
 8001f8a:	bf00      	nop
	  }

		BIOS_GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin;
 8001f8c:	887b      	ldrh	r3, [r7, #2]
 8001f8e:	4a14      	ldr	r2, [pc, #80]	; (8001fe0 <GPIOPinsInit+0x11c>)
 8001f90:	6013      	str	r3, [r2, #0]
		BIOS_GPIO_InitStructure.GPIO_Mode	= GPIO_Mode;
 8001f92:	4a13      	ldr	r2, [pc, #76]	; (8001fe0 <GPIOPinsInit+0x11c>)
 8001f94:	787b      	ldrb	r3, [r7, #1]
 8001f96:	7113      	strb	r3, [r2, #4]
		BIOS_GPIO_InitStructure.GPIO_OType	= GPIO_OType;
 8001f98:	4a11      	ldr	r2, [pc, #68]	; (8001fe0 <GPIOPinsInit+0x11c>)
 8001f9a:	783b      	ldrb	r3, [r7, #0]
 8001f9c:	7193      	strb	r3, [r2, #6]
		BIOS_GPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd;
 8001f9e:	4a10      	ldr	r2, [pc, #64]	; (8001fe0 <GPIOPinsInit+0x11c>)
 8001fa0:	7d3b      	ldrb	r3, [r7, #20]
 8001fa2:	71d3      	strb	r3, [r2, #7]
		BIOS_GPIO_InitStructure.GPIO_Speed  = GPIO_Speed;
 8001fa4:	4a0e      	ldr	r2, [pc, #56]	; (8001fe0 <GPIOPinsInit+0x11c>)
 8001fa6:	7c3b      	ldrb	r3, [r7, #16]
 8001fa8:	7153      	strb	r3, [r2, #5]
		GPIO_Init(GPIOx,&BIOS_GPIO_InitStructure);
 8001faa:	490d      	ldr	r1, [pc, #52]	; (8001fe0 <GPIOPinsInit+0x11c>)
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f7fe febd 	bl	8000d2c <GPIO_Init>
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	40020400 	.word	0x40020400
 8001fc4:	40020000 	.word	0x40020000
 8001fc8:	40020800 	.word	0x40020800
 8001fcc:	40020c00 	.word	0x40020c00
 8001fd0:	40021800 	.word	0x40021800
 8001fd4:	40021400 	.word	0x40021400
 8001fd8:	40021c00 	.word	0x40021c00
 8001fdc:	40022000 	.word	0x40022000
 8001fe0:	20000754 	.word	0x20000754

08001fe4 <PWMTimeBaseInit>:
 * 						  Prescaler 	Prescaler value to divide TIM clock (1 to 65535)
 * Function Return		: None
 * Function Example		: PWMTimeBaseInit(TIM1, 20000, 84);
 */

void PWMTimeBaseInit(TIM_TypeDef* Timer, uint32_t Period, uint32_t Prescaler){
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b088      	sub	sp, #32
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]

	TIM_TimeBaseInitTypeDef     	PWM_TIM_TimeBaseStructure;

	switch((uint32_t)Timer){
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	4a46      	ldr	r2, [pc, #280]	; (800210c <PWMTimeBaseInit+0x128>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d062      	beq.n	80020be <PWMTimeBaseInit+0xda>
 8001ff8:	4a44      	ldr	r2, [pc, #272]	; (800210c <PWMTimeBaseInit+0x128>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d813      	bhi.n	8002026 <PWMTimeBaseInit+0x42>
 8001ffe:	4a44      	ldr	r2, [pc, #272]	; (8002110 <PWMTimeBaseInit+0x12c>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d036      	beq.n	8002072 <PWMTimeBaseInit+0x8e>
 8002004:	4a42      	ldr	r2, [pc, #264]	; (8002110 <PWMTimeBaseInit+0x12c>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d806      	bhi.n	8002018 <PWMTimeBaseInit+0x34>
 800200a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800200e:	d026      	beq.n	800205e <PWMTimeBaseInit+0x7a>
 8002010:	4a40      	ldr	r2, [pc, #256]	; (8002114 <PWMTimeBaseInit+0x130>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d028      	beq.n	8002068 <PWMTimeBaseInit+0x84>
							break;

			case TIM14_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM14, ENABLE);
							break;

			default: break;
 8002016:	e05d      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
	switch((uint32_t)Timer){
 8002018:	4a3f      	ldr	r2, [pc, #252]	; (8002118 <PWMTimeBaseInit+0x134>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d02e      	beq.n	800207c <PWMTimeBaseInit+0x98>
 800201e:	4a3f      	ldr	r2, [pc, #252]	; (800211c <PWMTimeBaseInit+0x138>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d047      	beq.n	80020b4 <PWMTimeBaseInit+0xd0>
			default: break;
 8002024:	e056      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
	switch((uint32_t)Timer){
 8002026:	4a3e      	ldr	r2, [pc, #248]	; (8002120 <PWMTimeBaseInit+0x13c>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d02c      	beq.n	8002086 <PWMTimeBaseInit+0xa2>
 800202c:	4a3c      	ldr	r2, [pc, #240]	; (8002120 <PWMTimeBaseInit+0x13c>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d806      	bhi.n	8002040 <PWMTimeBaseInit+0x5c>
 8002032:	4a3c      	ldr	r2, [pc, #240]	; (8002124 <PWMTimeBaseInit+0x140>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d047      	beq.n	80020c8 <PWMTimeBaseInit+0xe4>
 8002038:	4a3b      	ldr	r2, [pc, #236]	; (8002128 <PWMTimeBaseInit+0x144>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d00a      	beq.n	8002054 <PWMTimeBaseInit+0x70>
			default: break;
 800203e:	e049      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
	switch((uint32_t)Timer){
 8002040:	4a3a      	ldr	r2, [pc, #232]	; (800212c <PWMTimeBaseInit+0x148>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d02a      	beq.n	800209c <PWMTimeBaseInit+0xb8>
 8002046:	4a3a      	ldr	r2, [pc, #232]	; (8002130 <PWMTimeBaseInit+0x14c>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d02d      	beq.n	80020a8 <PWMTimeBaseInit+0xc4>
 800204c:	4a39      	ldr	r2, [pc, #228]	; (8002134 <PWMTimeBaseInit+0x150>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d01e      	beq.n	8002090 <PWMTimeBaseInit+0xac>
			default: break;
 8002052:	e03f      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
			case TIM1_BASE: RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8002054:	2101      	movs	r1, #1
 8002056:	2001      	movs	r0, #1
 8002058:	f7ff f840 	bl	80010dc <RCC_APB2PeriphClockCmd>
							break;
 800205c:	e03a      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
			case TIM2_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800205e:	2101      	movs	r1, #1
 8002060:	2001      	movs	r0, #1
 8002062:	f7ff f81b 	bl	800109c <RCC_APB1PeriphClockCmd>
							break;
 8002066:	e035      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
			case TIM3_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8002068:	2101      	movs	r1, #1
 800206a:	2002      	movs	r0, #2
 800206c:	f7ff f816 	bl	800109c <RCC_APB1PeriphClockCmd>
							break;
 8002070:	e030      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
			case TIM4_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8002072:	2101      	movs	r1, #1
 8002074:	2004      	movs	r0, #4
 8002076:	f7ff f811 	bl	800109c <RCC_APB1PeriphClockCmd>
							break;
 800207a:	e02b      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
			case TIM5_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 800207c:	2101      	movs	r1, #1
 800207e:	2008      	movs	r0, #8
 8002080:	f7ff f80c 	bl	800109c <RCC_APB1PeriphClockCmd>
							break;
 8002084:	e026      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
			case TIM8_BASE: RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 8002086:	2101      	movs	r1, #1
 8002088:	2002      	movs	r0, #2
 800208a:	f7ff f827 	bl	80010dc <RCC_APB2PeriphClockCmd>
							break;
 800208e:	e021      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
			case TIM9_BASE: RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM9, ENABLE);
 8002090:	2101      	movs	r1, #1
 8002092:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002096:	f7ff f821 	bl	80010dc <RCC_APB2PeriphClockCmd>
							break;
 800209a:	e01b      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
			case TIM10_BASE: RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM10, ENABLE);
 800209c:	2101      	movs	r1, #1
 800209e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80020a2:	f7ff f81b 	bl	80010dc <RCC_APB2PeriphClockCmd>
							break;
 80020a6:	e015      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
			case TIM11_BASE: RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM11, ENABLE);
 80020a8:	2101      	movs	r1, #1
 80020aa:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80020ae:	f7ff f815 	bl	80010dc <RCC_APB2PeriphClockCmd>
							break;
 80020b2:	e00f      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
			case TIM12_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM12, ENABLE);
 80020b4:	2101      	movs	r1, #1
 80020b6:	2040      	movs	r0, #64	; 0x40
 80020b8:	f7fe fff0 	bl	800109c <RCC_APB1PeriphClockCmd>
							break;
 80020bc:	e00a      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
			case TIM13_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM13, ENABLE);
 80020be:	2101      	movs	r1, #1
 80020c0:	2080      	movs	r0, #128	; 0x80
 80020c2:	f7fe ffeb 	bl	800109c <RCC_APB1PeriphClockCmd>
							break;
 80020c6:	e005      	b.n	80020d4 <PWMTimeBaseInit+0xf0>
			case TIM14_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM14, ENABLE);
 80020c8:	2101      	movs	r1, #1
 80020ca:	f44f 7080 	mov.w	r0, #256	; 0x100
 80020ce:	f7fe ffe5 	bl	800109c <RCC_APB1PeriphClockCmd>
							break;
 80020d2:	bf00      	nop

		}

	PWM_TIM_TimeBaseStructure.TIM_Period = Period-1;
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	3b01      	subs	r3, #1
 80020d8:	61bb      	str	r3, [r7, #24]
	PWM_TIM_TimeBaseStructure.TIM_Prescaler = Prescaler-1;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	b29b      	uxth	r3, r3
 80020de:	3b01      	subs	r3, #1
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	82bb      	strh	r3, [r7, #20]
	PWM_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80020e4:	2300      	movs	r3, #0
 80020e6:	82fb      	strh	r3, [r7, #22]
	PWM_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80020e8:	2300      	movs	r3, #0
 80020ea:	83bb      	strh	r3, [r7, #28]
	PWM_TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 80020ec:	2300      	movs	r3, #0
 80020ee:	77bb      	strb	r3, [r7, #30]
	TIM_TimeBaseInit(Timer, &PWM_TIM_TimeBaseStructure);
 80020f0:	f107 0314 	add.w	r3, r7, #20
 80020f4:	4619      	mov	r1, r3
 80020f6:	68f8      	ldr	r0, [r7, #12]
 80020f8:	f7ff f810 	bl	800111c <TIM_TimeBaseInit>
	TIM_Cmd(Timer, ENABLE);
 80020fc:	2101      	movs	r1, #1
 80020fe:	68f8      	ldr	r0, [r7, #12]
 8002100:	f7ff f898 	bl	8001234 <TIM_Cmd>

}
 8002104:	bf00      	nop
 8002106:	3720      	adds	r7, #32
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	40001c00 	.word	0x40001c00
 8002110:	40000800 	.word	0x40000800
 8002114:	40000400 	.word	0x40000400
 8002118:	40000c00 	.word	0x40000c00
 800211c:	40001800 	.word	0x40001800
 8002120:	40010400 	.word	0x40010400
 8002124:	40002000 	.word	0x40002000
 8002128:	40010000 	.word	0x40010000
 800212c:	40014400 	.word	0x40014400
 8002130:	40014800 	.word	0x40014800
 8002134:	40014000 	.word	0x40014000

08002138 <PWMChannelConfig>:
 * 						  GPIO_Pin_x	GPIO_Pin_x of PWM pin(x = 0,1,2,...or 15)
 * Function Return		: None
 * Function Example		: PWMChannelConfig(TIM1, PWM_CHANNEL_1, GPIOE, GPIO_Pin_9);
 */

void PWMChannelConfig(TIM_TypeDef* Timer, PWMChannel Channel , GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin_x){
 8002138:	b580      	push	{r7, lr}
 800213a:	b08c      	sub	sp, #48	; 0x30
 800213c:	af02      	add	r7, sp, #8
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	607a      	str	r2, [r7, #4]
 8002142:	461a      	mov	r2, r3
 8002144:	460b      	mov	r3, r1
 8002146:	72fb      	strb	r3, [r7, #11]
 8002148:	4613      	mov	r3, r2
 800214a:	813b      	strh	r3, [r7, #8]

	TIM_OCInitTypeDef		PWM_TIM_OCInitStructure;

	GPIOPinsInit(GPIOx, GPIO_Pin_x, GPIO_Mode_AF, GPIO_OType_PP, GPIO_Speed_100MHz, GPIO_PuPd_UP);
 800214c:	8939      	ldrh	r1, [r7, #8]
 800214e:	2301      	movs	r3, #1
 8002150:	9301      	str	r3, [sp, #4]
 8002152:	2303      	movs	r3, #3
 8002154:	9300      	str	r3, [sp, #0]
 8002156:	2300      	movs	r3, #0
 8002158:	2202      	movs	r2, #2
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f7ff feb2 	bl	8001ec4 <GPIOPinsInit>

	if(Timer == TIM1){
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	4ab0      	ldr	r2, [pc, #704]	; (8002424 <PWMChannelConfig+0x2ec>)
 8002164:	4293      	cmp	r3, r2
 8002166:	f040 80a0 	bne.w	80022aa <PWMChannelConfig+0x172>
		AFConfig(TIM1, GPIOx, GPIO_Pin_x);
 800216a:	893b      	ldrh	r3, [r7, #8]
 800216c:	2b80      	cmp	r3, #128	; 0x80
 800216e:	d05e      	beq.n	800222e <PWMChannelConfig+0xf6>
 8002170:	2b80      	cmp	r3, #128	; 0x80
 8002172:	d811      	bhi.n	8002198 <PWMChannelConfig+0x60>
 8002174:	2b08      	cmp	r3, #8
 8002176:	d042      	beq.n	80021fe <PWMChannelConfig+0xc6>
 8002178:	2b08      	cmp	r3, #8
 800217a:	d806      	bhi.n	800218a <PWMChannelConfig+0x52>
 800217c:	2b02      	cmp	r3, #2
 800217e:	d032      	beq.n	80021e6 <PWMChannelConfig+0xae>
 8002180:	2b04      	cmp	r3, #4
 8002182:	d036      	beq.n	80021f2 <PWMChannelConfig+0xba>
 8002184:	2b01      	cmp	r3, #1
 8002186:	d028      	beq.n	80021da <PWMChannelConfig+0xa2>
 8002188:	e086      	b.n	8002298 <PWMChannelConfig+0x160>
 800218a:	2b20      	cmp	r3, #32
 800218c:	d043      	beq.n	8002216 <PWMChannelConfig+0xde>
 800218e:	2b40      	cmp	r3, #64	; 0x40
 8002190:	d047      	beq.n	8002222 <PWMChannelConfig+0xea>
 8002192:	2b10      	cmp	r3, #16
 8002194:	d039      	beq.n	800220a <PWMChannelConfig+0xd2>
 8002196:	e07f      	b.n	8002298 <PWMChannelConfig+0x160>
 8002198:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800219c:	d05f      	beq.n	800225e <PWMChannelConfig+0x126>
 800219e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021a2:	d809      	bhi.n	80021b8 <PWMChannelConfig+0x80>
 80021a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021a8:	d04d      	beq.n	8002246 <PWMChannelConfig+0x10e>
 80021aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021ae:	d050      	beq.n	8002252 <PWMChannelConfig+0x11a>
 80021b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021b4:	d041      	beq.n	800223a <PWMChannelConfig+0x102>
 80021b6:	e06f      	b.n	8002298 <PWMChannelConfig+0x160>
 80021b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021bc:	d05b      	beq.n	8002276 <PWMChannelConfig+0x13e>
 80021be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021c2:	d803      	bhi.n	80021cc <PWMChannelConfig+0x94>
 80021c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021c8:	d04f      	beq.n	800226a <PWMChannelConfig+0x132>
 80021ca:	e065      	b.n	8002298 <PWMChannelConfig+0x160>
 80021cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80021d0:	d057      	beq.n	8002282 <PWMChannelConfig+0x14a>
 80021d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021d6:	d05a      	beq.n	800228e <PWMChannelConfig+0x156>
 80021d8:	e05e      	b.n	8002298 <PWMChannelConfig+0x160>
 80021da:	2201      	movs	r2, #1
 80021dc:	2100      	movs	r1, #0
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f7fe fe4a 	bl	8000e78 <GPIO_PinAFConfig>
 80021e4:	e058      	b.n	8002298 <PWMChannelConfig+0x160>
 80021e6:	2201      	movs	r2, #1
 80021e8:	2101      	movs	r1, #1
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f7fe fe44 	bl	8000e78 <GPIO_PinAFConfig>
 80021f0:	e052      	b.n	8002298 <PWMChannelConfig+0x160>
 80021f2:	2201      	movs	r2, #1
 80021f4:	2102      	movs	r1, #2
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7fe fe3e 	bl	8000e78 <GPIO_PinAFConfig>
 80021fc:	e04c      	b.n	8002298 <PWMChannelConfig+0x160>
 80021fe:	2201      	movs	r2, #1
 8002200:	2103      	movs	r1, #3
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7fe fe38 	bl	8000e78 <GPIO_PinAFConfig>
 8002208:	e046      	b.n	8002298 <PWMChannelConfig+0x160>
 800220a:	2201      	movs	r2, #1
 800220c:	2104      	movs	r1, #4
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7fe fe32 	bl	8000e78 <GPIO_PinAFConfig>
 8002214:	e040      	b.n	8002298 <PWMChannelConfig+0x160>
 8002216:	2201      	movs	r2, #1
 8002218:	2105      	movs	r1, #5
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f7fe fe2c 	bl	8000e78 <GPIO_PinAFConfig>
 8002220:	e03a      	b.n	8002298 <PWMChannelConfig+0x160>
 8002222:	2201      	movs	r2, #1
 8002224:	2106      	movs	r1, #6
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f7fe fe26 	bl	8000e78 <GPIO_PinAFConfig>
 800222c:	e034      	b.n	8002298 <PWMChannelConfig+0x160>
 800222e:	2201      	movs	r2, #1
 8002230:	2107      	movs	r1, #7
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7fe fe20 	bl	8000e78 <GPIO_PinAFConfig>
 8002238:	e02e      	b.n	8002298 <PWMChannelConfig+0x160>
 800223a:	2201      	movs	r2, #1
 800223c:	2108      	movs	r1, #8
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7fe fe1a 	bl	8000e78 <GPIO_PinAFConfig>
 8002244:	e028      	b.n	8002298 <PWMChannelConfig+0x160>
 8002246:	2201      	movs	r2, #1
 8002248:	2109      	movs	r1, #9
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f7fe fe14 	bl	8000e78 <GPIO_PinAFConfig>
 8002250:	e022      	b.n	8002298 <PWMChannelConfig+0x160>
 8002252:	2201      	movs	r2, #1
 8002254:	210a      	movs	r1, #10
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f7fe fe0e 	bl	8000e78 <GPIO_PinAFConfig>
 800225c:	e01c      	b.n	8002298 <PWMChannelConfig+0x160>
 800225e:	2201      	movs	r2, #1
 8002260:	210b      	movs	r1, #11
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f7fe fe08 	bl	8000e78 <GPIO_PinAFConfig>
 8002268:	e016      	b.n	8002298 <PWMChannelConfig+0x160>
 800226a:	2201      	movs	r2, #1
 800226c:	210c      	movs	r1, #12
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7fe fe02 	bl	8000e78 <GPIO_PinAFConfig>
 8002274:	e010      	b.n	8002298 <PWMChannelConfig+0x160>
 8002276:	2201      	movs	r2, #1
 8002278:	210d      	movs	r1, #13
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f7fe fdfc 	bl	8000e78 <GPIO_PinAFConfig>
 8002280:	e00a      	b.n	8002298 <PWMChannelConfig+0x160>
 8002282:	2201      	movs	r2, #1
 8002284:	210e      	movs	r1, #14
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f7fe fdf6 	bl	8000e78 <GPIO_PinAFConfig>
 800228c:	e004      	b.n	8002298 <PWMChannelConfig+0x160>
 800228e:	2201      	movs	r2, #1
 8002290:	210f      	movs	r1, #15
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f7fe fdf0 	bl	8000e78 <GPIO_PinAFConfig>
 8002298:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 800229a:	2370      	movs	r3, #112	; 0x70
 800229c:	82bb      	strh	r3, [r7, #20]
		TIM_CtrlPWMOutputs(TIM1, ENABLE);
 800229e:	2101      	movs	r1, #1
 80022a0:	4860      	ldr	r0, [pc, #384]	; (8002424 <PWMChannelConfig+0x2ec>)
 80022a2:	f7ff fa4b 	bl	800173c <TIM_CtrlPWMOutputs>
 80022a6:	f000 bf00 	b.w	80030aa <PWMChannelConfig+0xf72>
	}else if(Timer == TIM2){
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022b0:	f040 809c 	bne.w	80023ec <PWMChannelConfig+0x2b4>
		AFConfig(TIM2, GPIOx, GPIO_Pin_x);
 80022b4:	893b      	ldrh	r3, [r7, #8]
 80022b6:	2b80      	cmp	r3, #128	; 0x80
 80022b8:	d05e      	beq.n	8002378 <PWMChannelConfig+0x240>
 80022ba:	2b80      	cmp	r3, #128	; 0x80
 80022bc:	d811      	bhi.n	80022e2 <PWMChannelConfig+0x1aa>
 80022be:	2b08      	cmp	r3, #8
 80022c0:	d042      	beq.n	8002348 <PWMChannelConfig+0x210>
 80022c2:	2b08      	cmp	r3, #8
 80022c4:	d806      	bhi.n	80022d4 <PWMChannelConfig+0x19c>
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d032      	beq.n	8002330 <PWMChannelConfig+0x1f8>
 80022ca:	2b04      	cmp	r3, #4
 80022cc:	d036      	beq.n	800233c <PWMChannelConfig+0x204>
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d028      	beq.n	8002324 <PWMChannelConfig+0x1ec>
 80022d2:	e086      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 80022d4:	2b20      	cmp	r3, #32
 80022d6:	d043      	beq.n	8002360 <PWMChannelConfig+0x228>
 80022d8:	2b40      	cmp	r3, #64	; 0x40
 80022da:	d047      	beq.n	800236c <PWMChannelConfig+0x234>
 80022dc:	2b10      	cmp	r3, #16
 80022de:	d039      	beq.n	8002354 <PWMChannelConfig+0x21c>
 80022e0:	e07f      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 80022e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80022e6:	d05f      	beq.n	80023a8 <PWMChannelConfig+0x270>
 80022e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80022ec:	d809      	bhi.n	8002302 <PWMChannelConfig+0x1ca>
 80022ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022f2:	d04d      	beq.n	8002390 <PWMChannelConfig+0x258>
 80022f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022f8:	d050      	beq.n	800239c <PWMChannelConfig+0x264>
 80022fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022fe:	d041      	beq.n	8002384 <PWMChannelConfig+0x24c>
 8002300:	e06f      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 8002302:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002306:	d05b      	beq.n	80023c0 <PWMChannelConfig+0x288>
 8002308:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800230c:	d803      	bhi.n	8002316 <PWMChannelConfig+0x1de>
 800230e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002312:	d04f      	beq.n	80023b4 <PWMChannelConfig+0x27c>
 8002314:	e065      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 8002316:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800231a:	d057      	beq.n	80023cc <PWMChannelConfig+0x294>
 800231c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002320:	d05a      	beq.n	80023d8 <PWMChannelConfig+0x2a0>
 8002322:	e05e      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 8002324:	2201      	movs	r2, #1
 8002326:	2100      	movs	r1, #0
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f7fe fda5 	bl	8000e78 <GPIO_PinAFConfig>
 800232e:	e058      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 8002330:	2201      	movs	r2, #1
 8002332:	2101      	movs	r1, #1
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f7fe fd9f 	bl	8000e78 <GPIO_PinAFConfig>
 800233a:	e052      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 800233c:	2201      	movs	r2, #1
 800233e:	2102      	movs	r1, #2
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f7fe fd99 	bl	8000e78 <GPIO_PinAFConfig>
 8002346:	e04c      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 8002348:	2201      	movs	r2, #1
 800234a:	2103      	movs	r1, #3
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f7fe fd93 	bl	8000e78 <GPIO_PinAFConfig>
 8002352:	e046      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 8002354:	2201      	movs	r2, #1
 8002356:	2104      	movs	r1, #4
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f7fe fd8d 	bl	8000e78 <GPIO_PinAFConfig>
 800235e:	e040      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 8002360:	2201      	movs	r2, #1
 8002362:	2105      	movs	r1, #5
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f7fe fd87 	bl	8000e78 <GPIO_PinAFConfig>
 800236a:	e03a      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 800236c:	2201      	movs	r2, #1
 800236e:	2106      	movs	r1, #6
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f7fe fd81 	bl	8000e78 <GPIO_PinAFConfig>
 8002376:	e034      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 8002378:	2201      	movs	r2, #1
 800237a:	2107      	movs	r1, #7
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f7fe fd7b 	bl	8000e78 <GPIO_PinAFConfig>
 8002382:	e02e      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 8002384:	2201      	movs	r2, #1
 8002386:	2108      	movs	r1, #8
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f7fe fd75 	bl	8000e78 <GPIO_PinAFConfig>
 800238e:	e028      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 8002390:	2201      	movs	r2, #1
 8002392:	2109      	movs	r1, #9
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f7fe fd6f 	bl	8000e78 <GPIO_PinAFConfig>
 800239a:	e022      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 800239c:	2201      	movs	r2, #1
 800239e:	210a      	movs	r1, #10
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f7fe fd69 	bl	8000e78 <GPIO_PinAFConfig>
 80023a6:	e01c      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 80023a8:	2201      	movs	r2, #1
 80023aa:	210b      	movs	r1, #11
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f7fe fd63 	bl	8000e78 <GPIO_PinAFConfig>
 80023b2:	e016      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 80023b4:	2201      	movs	r2, #1
 80023b6:	210c      	movs	r1, #12
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f7fe fd5d 	bl	8000e78 <GPIO_PinAFConfig>
 80023be:	e010      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 80023c0:	2201      	movs	r2, #1
 80023c2:	210d      	movs	r1, #13
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7fe fd57 	bl	8000e78 <GPIO_PinAFConfig>
 80023ca:	e00a      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 80023cc:	2201      	movs	r2, #1
 80023ce:	210e      	movs	r1, #14
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f7fe fd51 	bl	8000e78 <GPIO_PinAFConfig>
 80023d6:	e004      	b.n	80023e2 <PWMChannelConfig+0x2aa>
 80023d8:	2201      	movs	r2, #1
 80023da:	210f      	movs	r1, #15
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f7fe fd4b 	bl	8000e78 <GPIO_PinAFConfig>
 80023e2:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 80023e4:	2370      	movs	r3, #112	; 0x70
 80023e6:	82bb      	strh	r3, [r7, #20]
 80023e8:	f000 be5f 	b.w	80030aa <PWMChannelConfig+0xf72>
	}else if(Timer == TIM3){
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	4a0e      	ldr	r2, [pc, #56]	; (8002428 <PWMChannelConfig+0x2f0>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	f040 80a0 	bne.w	8002536 <PWMChannelConfig+0x3fe>
		AFConfig(TIM3, GPIOx, GPIO_Pin_x);
 80023f6:	893b      	ldrh	r3, [r7, #8]
 80023f8:	2b80      	cmp	r3, #128	; 0x80
 80023fa:	d062      	beq.n	80024c2 <PWMChannelConfig+0x38a>
 80023fc:	2b80      	cmp	r3, #128	; 0x80
 80023fe:	d815      	bhi.n	800242c <PWMChannelConfig+0x2f4>
 8002400:	2b08      	cmp	r3, #8
 8002402:	d046      	beq.n	8002492 <PWMChannelConfig+0x35a>
 8002404:	2b08      	cmp	r3, #8
 8002406:	d806      	bhi.n	8002416 <PWMChannelConfig+0x2de>
 8002408:	2b02      	cmp	r3, #2
 800240a:	d036      	beq.n	800247a <PWMChannelConfig+0x342>
 800240c:	2b04      	cmp	r3, #4
 800240e:	d03a      	beq.n	8002486 <PWMChannelConfig+0x34e>
 8002410:	2b01      	cmp	r3, #1
 8002412:	d02c      	beq.n	800246e <PWMChannelConfig+0x336>
 8002414:	e08a      	b.n	800252c <PWMChannelConfig+0x3f4>
 8002416:	2b20      	cmp	r3, #32
 8002418:	d047      	beq.n	80024aa <PWMChannelConfig+0x372>
 800241a:	2b40      	cmp	r3, #64	; 0x40
 800241c:	d04b      	beq.n	80024b6 <PWMChannelConfig+0x37e>
 800241e:	2b10      	cmp	r3, #16
 8002420:	d03d      	beq.n	800249e <PWMChannelConfig+0x366>
 8002422:	e083      	b.n	800252c <PWMChannelConfig+0x3f4>
 8002424:	40010000 	.word	0x40010000
 8002428:	40000400 	.word	0x40000400
 800242c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002430:	d05f      	beq.n	80024f2 <PWMChannelConfig+0x3ba>
 8002432:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002436:	d809      	bhi.n	800244c <PWMChannelConfig+0x314>
 8002438:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800243c:	d04d      	beq.n	80024da <PWMChannelConfig+0x3a2>
 800243e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002442:	d050      	beq.n	80024e6 <PWMChannelConfig+0x3ae>
 8002444:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002448:	d041      	beq.n	80024ce <PWMChannelConfig+0x396>
 800244a:	e06f      	b.n	800252c <PWMChannelConfig+0x3f4>
 800244c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002450:	d05b      	beq.n	800250a <PWMChannelConfig+0x3d2>
 8002452:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002456:	d803      	bhi.n	8002460 <PWMChannelConfig+0x328>
 8002458:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800245c:	d04f      	beq.n	80024fe <PWMChannelConfig+0x3c6>
 800245e:	e065      	b.n	800252c <PWMChannelConfig+0x3f4>
 8002460:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002464:	d057      	beq.n	8002516 <PWMChannelConfig+0x3de>
 8002466:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800246a:	d05a      	beq.n	8002522 <PWMChannelConfig+0x3ea>
 800246c:	e05e      	b.n	800252c <PWMChannelConfig+0x3f4>
 800246e:	2202      	movs	r2, #2
 8002470:	2100      	movs	r1, #0
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f7fe fd00 	bl	8000e78 <GPIO_PinAFConfig>
 8002478:	e058      	b.n	800252c <PWMChannelConfig+0x3f4>
 800247a:	2202      	movs	r2, #2
 800247c:	2101      	movs	r1, #1
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f7fe fcfa 	bl	8000e78 <GPIO_PinAFConfig>
 8002484:	e052      	b.n	800252c <PWMChannelConfig+0x3f4>
 8002486:	2202      	movs	r2, #2
 8002488:	2102      	movs	r1, #2
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f7fe fcf4 	bl	8000e78 <GPIO_PinAFConfig>
 8002490:	e04c      	b.n	800252c <PWMChannelConfig+0x3f4>
 8002492:	2202      	movs	r2, #2
 8002494:	2103      	movs	r1, #3
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f7fe fcee 	bl	8000e78 <GPIO_PinAFConfig>
 800249c:	e046      	b.n	800252c <PWMChannelConfig+0x3f4>
 800249e:	2202      	movs	r2, #2
 80024a0:	2104      	movs	r1, #4
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7fe fce8 	bl	8000e78 <GPIO_PinAFConfig>
 80024a8:	e040      	b.n	800252c <PWMChannelConfig+0x3f4>
 80024aa:	2202      	movs	r2, #2
 80024ac:	2105      	movs	r1, #5
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f7fe fce2 	bl	8000e78 <GPIO_PinAFConfig>
 80024b4:	e03a      	b.n	800252c <PWMChannelConfig+0x3f4>
 80024b6:	2202      	movs	r2, #2
 80024b8:	2106      	movs	r1, #6
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f7fe fcdc 	bl	8000e78 <GPIO_PinAFConfig>
 80024c0:	e034      	b.n	800252c <PWMChannelConfig+0x3f4>
 80024c2:	2202      	movs	r2, #2
 80024c4:	2107      	movs	r1, #7
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f7fe fcd6 	bl	8000e78 <GPIO_PinAFConfig>
 80024cc:	e02e      	b.n	800252c <PWMChannelConfig+0x3f4>
 80024ce:	2202      	movs	r2, #2
 80024d0:	2108      	movs	r1, #8
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7fe fcd0 	bl	8000e78 <GPIO_PinAFConfig>
 80024d8:	e028      	b.n	800252c <PWMChannelConfig+0x3f4>
 80024da:	2202      	movs	r2, #2
 80024dc:	2109      	movs	r1, #9
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f7fe fcca 	bl	8000e78 <GPIO_PinAFConfig>
 80024e4:	e022      	b.n	800252c <PWMChannelConfig+0x3f4>
 80024e6:	2202      	movs	r2, #2
 80024e8:	210a      	movs	r1, #10
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7fe fcc4 	bl	8000e78 <GPIO_PinAFConfig>
 80024f0:	e01c      	b.n	800252c <PWMChannelConfig+0x3f4>
 80024f2:	2202      	movs	r2, #2
 80024f4:	210b      	movs	r1, #11
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f7fe fcbe 	bl	8000e78 <GPIO_PinAFConfig>
 80024fc:	e016      	b.n	800252c <PWMChannelConfig+0x3f4>
 80024fe:	2202      	movs	r2, #2
 8002500:	210c      	movs	r1, #12
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f7fe fcb8 	bl	8000e78 <GPIO_PinAFConfig>
 8002508:	e010      	b.n	800252c <PWMChannelConfig+0x3f4>
 800250a:	2202      	movs	r2, #2
 800250c:	210d      	movs	r1, #13
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7fe fcb2 	bl	8000e78 <GPIO_PinAFConfig>
 8002514:	e00a      	b.n	800252c <PWMChannelConfig+0x3f4>
 8002516:	2202      	movs	r2, #2
 8002518:	210e      	movs	r1, #14
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f7fe fcac 	bl	8000e78 <GPIO_PinAFConfig>
 8002520:	e004      	b.n	800252c <PWMChannelConfig+0x3f4>
 8002522:	2202      	movs	r2, #2
 8002524:	210f      	movs	r1, #15
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f7fe fca6 	bl	8000e78 <GPIO_PinAFConfig>
 800252c:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 800252e:	2370      	movs	r3, #112	; 0x70
 8002530:	82bb      	strh	r3, [r7, #20]
 8002532:	f000 bdba 	b.w	80030aa <PWMChannelConfig+0xf72>
	}else if(Timer == TIM4){
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	4ab6      	ldr	r2, [pc, #728]	; (8002814 <PWMChannelConfig+0x6dc>)
 800253a:	4293      	cmp	r3, r2
 800253c:	f040 809c 	bne.w	8002678 <PWMChannelConfig+0x540>
		AFConfig(TIM4, GPIOx, GPIO_Pin_x);
 8002540:	893b      	ldrh	r3, [r7, #8]
 8002542:	2b80      	cmp	r3, #128	; 0x80
 8002544:	d05e      	beq.n	8002604 <PWMChannelConfig+0x4cc>
 8002546:	2b80      	cmp	r3, #128	; 0x80
 8002548:	d811      	bhi.n	800256e <PWMChannelConfig+0x436>
 800254a:	2b08      	cmp	r3, #8
 800254c:	d042      	beq.n	80025d4 <PWMChannelConfig+0x49c>
 800254e:	2b08      	cmp	r3, #8
 8002550:	d806      	bhi.n	8002560 <PWMChannelConfig+0x428>
 8002552:	2b02      	cmp	r3, #2
 8002554:	d032      	beq.n	80025bc <PWMChannelConfig+0x484>
 8002556:	2b04      	cmp	r3, #4
 8002558:	d036      	beq.n	80025c8 <PWMChannelConfig+0x490>
 800255a:	2b01      	cmp	r3, #1
 800255c:	d028      	beq.n	80025b0 <PWMChannelConfig+0x478>
 800255e:	e086      	b.n	800266e <PWMChannelConfig+0x536>
 8002560:	2b20      	cmp	r3, #32
 8002562:	d043      	beq.n	80025ec <PWMChannelConfig+0x4b4>
 8002564:	2b40      	cmp	r3, #64	; 0x40
 8002566:	d047      	beq.n	80025f8 <PWMChannelConfig+0x4c0>
 8002568:	2b10      	cmp	r3, #16
 800256a:	d039      	beq.n	80025e0 <PWMChannelConfig+0x4a8>
 800256c:	e07f      	b.n	800266e <PWMChannelConfig+0x536>
 800256e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002572:	d05f      	beq.n	8002634 <PWMChannelConfig+0x4fc>
 8002574:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002578:	d809      	bhi.n	800258e <PWMChannelConfig+0x456>
 800257a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800257e:	d04d      	beq.n	800261c <PWMChannelConfig+0x4e4>
 8002580:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002584:	d050      	beq.n	8002628 <PWMChannelConfig+0x4f0>
 8002586:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800258a:	d041      	beq.n	8002610 <PWMChannelConfig+0x4d8>
 800258c:	e06f      	b.n	800266e <PWMChannelConfig+0x536>
 800258e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002592:	d05b      	beq.n	800264c <PWMChannelConfig+0x514>
 8002594:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002598:	d803      	bhi.n	80025a2 <PWMChannelConfig+0x46a>
 800259a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800259e:	d04f      	beq.n	8002640 <PWMChannelConfig+0x508>
 80025a0:	e065      	b.n	800266e <PWMChannelConfig+0x536>
 80025a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80025a6:	d057      	beq.n	8002658 <PWMChannelConfig+0x520>
 80025a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025ac:	d05a      	beq.n	8002664 <PWMChannelConfig+0x52c>
 80025ae:	e05e      	b.n	800266e <PWMChannelConfig+0x536>
 80025b0:	2202      	movs	r2, #2
 80025b2:	2100      	movs	r1, #0
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f7fe fc5f 	bl	8000e78 <GPIO_PinAFConfig>
 80025ba:	e058      	b.n	800266e <PWMChannelConfig+0x536>
 80025bc:	2202      	movs	r2, #2
 80025be:	2101      	movs	r1, #1
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f7fe fc59 	bl	8000e78 <GPIO_PinAFConfig>
 80025c6:	e052      	b.n	800266e <PWMChannelConfig+0x536>
 80025c8:	2202      	movs	r2, #2
 80025ca:	2102      	movs	r1, #2
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f7fe fc53 	bl	8000e78 <GPIO_PinAFConfig>
 80025d2:	e04c      	b.n	800266e <PWMChannelConfig+0x536>
 80025d4:	2202      	movs	r2, #2
 80025d6:	2103      	movs	r1, #3
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f7fe fc4d 	bl	8000e78 <GPIO_PinAFConfig>
 80025de:	e046      	b.n	800266e <PWMChannelConfig+0x536>
 80025e0:	2202      	movs	r2, #2
 80025e2:	2104      	movs	r1, #4
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f7fe fc47 	bl	8000e78 <GPIO_PinAFConfig>
 80025ea:	e040      	b.n	800266e <PWMChannelConfig+0x536>
 80025ec:	2202      	movs	r2, #2
 80025ee:	2105      	movs	r1, #5
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f7fe fc41 	bl	8000e78 <GPIO_PinAFConfig>
 80025f6:	e03a      	b.n	800266e <PWMChannelConfig+0x536>
 80025f8:	2202      	movs	r2, #2
 80025fa:	2106      	movs	r1, #6
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f7fe fc3b 	bl	8000e78 <GPIO_PinAFConfig>
 8002602:	e034      	b.n	800266e <PWMChannelConfig+0x536>
 8002604:	2202      	movs	r2, #2
 8002606:	2107      	movs	r1, #7
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f7fe fc35 	bl	8000e78 <GPIO_PinAFConfig>
 800260e:	e02e      	b.n	800266e <PWMChannelConfig+0x536>
 8002610:	2202      	movs	r2, #2
 8002612:	2108      	movs	r1, #8
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f7fe fc2f 	bl	8000e78 <GPIO_PinAFConfig>
 800261a:	e028      	b.n	800266e <PWMChannelConfig+0x536>
 800261c:	2202      	movs	r2, #2
 800261e:	2109      	movs	r1, #9
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f7fe fc29 	bl	8000e78 <GPIO_PinAFConfig>
 8002626:	e022      	b.n	800266e <PWMChannelConfig+0x536>
 8002628:	2202      	movs	r2, #2
 800262a:	210a      	movs	r1, #10
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f7fe fc23 	bl	8000e78 <GPIO_PinAFConfig>
 8002632:	e01c      	b.n	800266e <PWMChannelConfig+0x536>
 8002634:	2202      	movs	r2, #2
 8002636:	210b      	movs	r1, #11
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f7fe fc1d 	bl	8000e78 <GPIO_PinAFConfig>
 800263e:	e016      	b.n	800266e <PWMChannelConfig+0x536>
 8002640:	2202      	movs	r2, #2
 8002642:	210c      	movs	r1, #12
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f7fe fc17 	bl	8000e78 <GPIO_PinAFConfig>
 800264a:	e010      	b.n	800266e <PWMChannelConfig+0x536>
 800264c:	2202      	movs	r2, #2
 800264e:	210d      	movs	r1, #13
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7fe fc11 	bl	8000e78 <GPIO_PinAFConfig>
 8002656:	e00a      	b.n	800266e <PWMChannelConfig+0x536>
 8002658:	2202      	movs	r2, #2
 800265a:	210e      	movs	r1, #14
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f7fe fc0b 	bl	8000e78 <GPIO_PinAFConfig>
 8002662:	e004      	b.n	800266e <PWMChannelConfig+0x536>
 8002664:	2202      	movs	r2, #2
 8002666:	210f      	movs	r1, #15
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f7fe fc05 	bl	8000e78 <GPIO_PinAFConfig>
 800266e:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8002670:	2370      	movs	r3, #112	; 0x70
 8002672:	82bb      	strh	r3, [r7, #20]
 8002674:	f000 bd19 	b.w	80030aa <PWMChannelConfig+0xf72>
	}else if(Timer == TIM5){
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	4a67      	ldr	r2, [pc, #412]	; (8002818 <PWMChannelConfig+0x6e0>)
 800267c:	4293      	cmp	r3, r2
 800267e:	f040 809c 	bne.w	80027ba <PWMChannelConfig+0x682>
		AFConfig(TIM5, GPIOx, GPIO_Pin_x);
 8002682:	893b      	ldrh	r3, [r7, #8]
 8002684:	2b80      	cmp	r3, #128	; 0x80
 8002686:	d05e      	beq.n	8002746 <PWMChannelConfig+0x60e>
 8002688:	2b80      	cmp	r3, #128	; 0x80
 800268a:	d811      	bhi.n	80026b0 <PWMChannelConfig+0x578>
 800268c:	2b08      	cmp	r3, #8
 800268e:	d042      	beq.n	8002716 <PWMChannelConfig+0x5de>
 8002690:	2b08      	cmp	r3, #8
 8002692:	d806      	bhi.n	80026a2 <PWMChannelConfig+0x56a>
 8002694:	2b02      	cmp	r3, #2
 8002696:	d032      	beq.n	80026fe <PWMChannelConfig+0x5c6>
 8002698:	2b04      	cmp	r3, #4
 800269a:	d036      	beq.n	800270a <PWMChannelConfig+0x5d2>
 800269c:	2b01      	cmp	r3, #1
 800269e:	d028      	beq.n	80026f2 <PWMChannelConfig+0x5ba>
 80026a0:	e086      	b.n	80027b0 <PWMChannelConfig+0x678>
 80026a2:	2b20      	cmp	r3, #32
 80026a4:	d043      	beq.n	800272e <PWMChannelConfig+0x5f6>
 80026a6:	2b40      	cmp	r3, #64	; 0x40
 80026a8:	d047      	beq.n	800273a <PWMChannelConfig+0x602>
 80026aa:	2b10      	cmp	r3, #16
 80026ac:	d039      	beq.n	8002722 <PWMChannelConfig+0x5ea>
 80026ae:	e07f      	b.n	80027b0 <PWMChannelConfig+0x678>
 80026b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026b4:	d05f      	beq.n	8002776 <PWMChannelConfig+0x63e>
 80026b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026ba:	d809      	bhi.n	80026d0 <PWMChannelConfig+0x598>
 80026bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026c0:	d04d      	beq.n	800275e <PWMChannelConfig+0x626>
 80026c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026c6:	d050      	beq.n	800276a <PWMChannelConfig+0x632>
 80026c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026cc:	d041      	beq.n	8002752 <PWMChannelConfig+0x61a>
 80026ce:	e06f      	b.n	80027b0 <PWMChannelConfig+0x678>
 80026d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026d4:	d05b      	beq.n	800278e <PWMChannelConfig+0x656>
 80026d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026da:	d803      	bhi.n	80026e4 <PWMChannelConfig+0x5ac>
 80026dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026e0:	d04f      	beq.n	8002782 <PWMChannelConfig+0x64a>
 80026e2:	e065      	b.n	80027b0 <PWMChannelConfig+0x678>
 80026e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80026e8:	d057      	beq.n	800279a <PWMChannelConfig+0x662>
 80026ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026ee:	d05a      	beq.n	80027a6 <PWMChannelConfig+0x66e>
 80026f0:	e05e      	b.n	80027b0 <PWMChannelConfig+0x678>
 80026f2:	2202      	movs	r2, #2
 80026f4:	2100      	movs	r1, #0
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f7fe fbbe 	bl	8000e78 <GPIO_PinAFConfig>
 80026fc:	e058      	b.n	80027b0 <PWMChannelConfig+0x678>
 80026fe:	2202      	movs	r2, #2
 8002700:	2101      	movs	r1, #1
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f7fe fbb8 	bl	8000e78 <GPIO_PinAFConfig>
 8002708:	e052      	b.n	80027b0 <PWMChannelConfig+0x678>
 800270a:	2202      	movs	r2, #2
 800270c:	2102      	movs	r1, #2
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7fe fbb2 	bl	8000e78 <GPIO_PinAFConfig>
 8002714:	e04c      	b.n	80027b0 <PWMChannelConfig+0x678>
 8002716:	2202      	movs	r2, #2
 8002718:	2103      	movs	r1, #3
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7fe fbac 	bl	8000e78 <GPIO_PinAFConfig>
 8002720:	e046      	b.n	80027b0 <PWMChannelConfig+0x678>
 8002722:	2202      	movs	r2, #2
 8002724:	2104      	movs	r1, #4
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f7fe fba6 	bl	8000e78 <GPIO_PinAFConfig>
 800272c:	e040      	b.n	80027b0 <PWMChannelConfig+0x678>
 800272e:	2202      	movs	r2, #2
 8002730:	2105      	movs	r1, #5
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f7fe fba0 	bl	8000e78 <GPIO_PinAFConfig>
 8002738:	e03a      	b.n	80027b0 <PWMChannelConfig+0x678>
 800273a:	2202      	movs	r2, #2
 800273c:	2106      	movs	r1, #6
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f7fe fb9a 	bl	8000e78 <GPIO_PinAFConfig>
 8002744:	e034      	b.n	80027b0 <PWMChannelConfig+0x678>
 8002746:	2202      	movs	r2, #2
 8002748:	2107      	movs	r1, #7
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f7fe fb94 	bl	8000e78 <GPIO_PinAFConfig>
 8002750:	e02e      	b.n	80027b0 <PWMChannelConfig+0x678>
 8002752:	2202      	movs	r2, #2
 8002754:	2108      	movs	r1, #8
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7fe fb8e 	bl	8000e78 <GPIO_PinAFConfig>
 800275c:	e028      	b.n	80027b0 <PWMChannelConfig+0x678>
 800275e:	2202      	movs	r2, #2
 8002760:	2109      	movs	r1, #9
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f7fe fb88 	bl	8000e78 <GPIO_PinAFConfig>
 8002768:	e022      	b.n	80027b0 <PWMChannelConfig+0x678>
 800276a:	2202      	movs	r2, #2
 800276c:	210a      	movs	r1, #10
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f7fe fb82 	bl	8000e78 <GPIO_PinAFConfig>
 8002774:	e01c      	b.n	80027b0 <PWMChannelConfig+0x678>
 8002776:	2202      	movs	r2, #2
 8002778:	210b      	movs	r1, #11
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7fe fb7c 	bl	8000e78 <GPIO_PinAFConfig>
 8002780:	e016      	b.n	80027b0 <PWMChannelConfig+0x678>
 8002782:	2202      	movs	r2, #2
 8002784:	210c      	movs	r1, #12
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7fe fb76 	bl	8000e78 <GPIO_PinAFConfig>
 800278c:	e010      	b.n	80027b0 <PWMChannelConfig+0x678>
 800278e:	2202      	movs	r2, #2
 8002790:	210d      	movs	r1, #13
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7fe fb70 	bl	8000e78 <GPIO_PinAFConfig>
 8002798:	e00a      	b.n	80027b0 <PWMChannelConfig+0x678>
 800279a:	2202      	movs	r2, #2
 800279c:	210e      	movs	r1, #14
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f7fe fb6a 	bl	8000e78 <GPIO_PinAFConfig>
 80027a4:	e004      	b.n	80027b0 <PWMChannelConfig+0x678>
 80027a6:	2202      	movs	r2, #2
 80027a8:	210f      	movs	r1, #15
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f7fe fb64 	bl	8000e78 <GPIO_PinAFConfig>
 80027b0:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 80027b2:	2370      	movs	r3, #112	; 0x70
 80027b4:	82bb      	strh	r3, [r7, #20]
 80027b6:	f000 bc78 	b.w	80030aa <PWMChannelConfig+0xf72>
	}else if(Timer == TIM8){
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	4a17      	ldr	r2, [pc, #92]	; (800281c <PWMChannelConfig+0x6e4>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	f040 80a6 	bne.w	8002910 <PWMChannelConfig+0x7d8>
		AFConfig(TIM8, GPIOx, GPIO_Pin_x);
 80027c4:	893b      	ldrh	r3, [r7, #8]
 80027c6:	2b80      	cmp	r3, #128	; 0x80
 80027c8:	d065      	beq.n	8002896 <PWMChannelConfig+0x75e>
 80027ca:	2b80      	cmp	r3, #128	; 0x80
 80027cc:	d811      	bhi.n	80027f2 <PWMChannelConfig+0x6ba>
 80027ce:	2b08      	cmp	r3, #8
 80027d0:	d049      	beq.n	8002866 <PWMChannelConfig+0x72e>
 80027d2:	2b08      	cmp	r3, #8
 80027d4:	d806      	bhi.n	80027e4 <PWMChannelConfig+0x6ac>
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d039      	beq.n	800284e <PWMChannelConfig+0x716>
 80027da:	2b04      	cmp	r3, #4
 80027dc:	d03d      	beq.n	800285a <PWMChannelConfig+0x722>
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d02f      	beq.n	8002842 <PWMChannelConfig+0x70a>
 80027e2:	e08d      	b.n	8002900 <PWMChannelConfig+0x7c8>
 80027e4:	2b20      	cmp	r3, #32
 80027e6:	d04a      	beq.n	800287e <PWMChannelConfig+0x746>
 80027e8:	2b40      	cmp	r3, #64	; 0x40
 80027ea:	d04e      	beq.n	800288a <PWMChannelConfig+0x752>
 80027ec:	2b10      	cmp	r3, #16
 80027ee:	d040      	beq.n	8002872 <PWMChannelConfig+0x73a>
 80027f0:	e086      	b.n	8002900 <PWMChannelConfig+0x7c8>
 80027f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80027f6:	d066      	beq.n	80028c6 <PWMChannelConfig+0x78e>
 80027f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80027fc:	d810      	bhi.n	8002820 <PWMChannelConfig+0x6e8>
 80027fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002802:	d054      	beq.n	80028ae <PWMChannelConfig+0x776>
 8002804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002808:	d057      	beq.n	80028ba <PWMChannelConfig+0x782>
 800280a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800280e:	d048      	beq.n	80028a2 <PWMChannelConfig+0x76a>
 8002810:	e076      	b.n	8002900 <PWMChannelConfig+0x7c8>
 8002812:	bf00      	nop
 8002814:	40000800 	.word	0x40000800
 8002818:	40000c00 	.word	0x40000c00
 800281c:	40010400 	.word	0x40010400
 8002820:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002824:	d05b      	beq.n	80028de <PWMChannelConfig+0x7a6>
 8002826:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800282a:	d803      	bhi.n	8002834 <PWMChannelConfig+0x6fc>
 800282c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002830:	d04f      	beq.n	80028d2 <PWMChannelConfig+0x79a>
 8002832:	e065      	b.n	8002900 <PWMChannelConfig+0x7c8>
 8002834:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002838:	d057      	beq.n	80028ea <PWMChannelConfig+0x7b2>
 800283a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800283e:	d05a      	beq.n	80028f6 <PWMChannelConfig+0x7be>
 8002840:	e05e      	b.n	8002900 <PWMChannelConfig+0x7c8>
 8002842:	2203      	movs	r2, #3
 8002844:	2100      	movs	r1, #0
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f7fe fb16 	bl	8000e78 <GPIO_PinAFConfig>
 800284c:	e058      	b.n	8002900 <PWMChannelConfig+0x7c8>
 800284e:	2203      	movs	r2, #3
 8002850:	2101      	movs	r1, #1
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7fe fb10 	bl	8000e78 <GPIO_PinAFConfig>
 8002858:	e052      	b.n	8002900 <PWMChannelConfig+0x7c8>
 800285a:	2203      	movs	r2, #3
 800285c:	2102      	movs	r1, #2
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f7fe fb0a 	bl	8000e78 <GPIO_PinAFConfig>
 8002864:	e04c      	b.n	8002900 <PWMChannelConfig+0x7c8>
 8002866:	2203      	movs	r2, #3
 8002868:	2103      	movs	r1, #3
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7fe fb04 	bl	8000e78 <GPIO_PinAFConfig>
 8002870:	e046      	b.n	8002900 <PWMChannelConfig+0x7c8>
 8002872:	2203      	movs	r2, #3
 8002874:	2104      	movs	r1, #4
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7fe fafe 	bl	8000e78 <GPIO_PinAFConfig>
 800287c:	e040      	b.n	8002900 <PWMChannelConfig+0x7c8>
 800287e:	2203      	movs	r2, #3
 8002880:	2105      	movs	r1, #5
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f7fe faf8 	bl	8000e78 <GPIO_PinAFConfig>
 8002888:	e03a      	b.n	8002900 <PWMChannelConfig+0x7c8>
 800288a:	2203      	movs	r2, #3
 800288c:	2106      	movs	r1, #6
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f7fe faf2 	bl	8000e78 <GPIO_PinAFConfig>
 8002894:	e034      	b.n	8002900 <PWMChannelConfig+0x7c8>
 8002896:	2203      	movs	r2, #3
 8002898:	2107      	movs	r1, #7
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7fe faec 	bl	8000e78 <GPIO_PinAFConfig>
 80028a0:	e02e      	b.n	8002900 <PWMChannelConfig+0x7c8>
 80028a2:	2203      	movs	r2, #3
 80028a4:	2108      	movs	r1, #8
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f7fe fae6 	bl	8000e78 <GPIO_PinAFConfig>
 80028ac:	e028      	b.n	8002900 <PWMChannelConfig+0x7c8>
 80028ae:	2203      	movs	r2, #3
 80028b0:	2109      	movs	r1, #9
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7fe fae0 	bl	8000e78 <GPIO_PinAFConfig>
 80028b8:	e022      	b.n	8002900 <PWMChannelConfig+0x7c8>
 80028ba:	2203      	movs	r2, #3
 80028bc:	210a      	movs	r1, #10
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f7fe fada 	bl	8000e78 <GPIO_PinAFConfig>
 80028c4:	e01c      	b.n	8002900 <PWMChannelConfig+0x7c8>
 80028c6:	2203      	movs	r2, #3
 80028c8:	210b      	movs	r1, #11
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f7fe fad4 	bl	8000e78 <GPIO_PinAFConfig>
 80028d0:	e016      	b.n	8002900 <PWMChannelConfig+0x7c8>
 80028d2:	2203      	movs	r2, #3
 80028d4:	210c      	movs	r1, #12
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7fe face 	bl	8000e78 <GPIO_PinAFConfig>
 80028dc:	e010      	b.n	8002900 <PWMChannelConfig+0x7c8>
 80028de:	2203      	movs	r2, #3
 80028e0:	210d      	movs	r1, #13
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f7fe fac8 	bl	8000e78 <GPIO_PinAFConfig>
 80028e8:	e00a      	b.n	8002900 <PWMChannelConfig+0x7c8>
 80028ea:	2203      	movs	r2, #3
 80028ec:	210e      	movs	r1, #14
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f7fe fac2 	bl	8000e78 <GPIO_PinAFConfig>
 80028f4:	e004      	b.n	8002900 <PWMChannelConfig+0x7c8>
 80028f6:	2203      	movs	r2, #3
 80028f8:	210f      	movs	r1, #15
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f7fe fabc 	bl	8000e78 <GPIO_PinAFConfig>
 8002900:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8002902:	2370      	movs	r3, #112	; 0x70
 8002904:	82bb      	strh	r3, [r7, #20]
		TIM_CtrlPWMOutputs(TIM8, ENABLE);
 8002906:	2101      	movs	r1, #1
 8002908:	48af      	ldr	r0, [pc, #700]	; (8002bc8 <PWMChannelConfig+0xa90>)
 800290a:	f7fe ff17 	bl	800173c <TIM_CtrlPWMOutputs>
 800290e:	e3cc      	b.n	80030aa <PWMChannelConfig+0xf72>
	}else if(Timer == TIM9){
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	4aae      	ldr	r2, [pc, #696]	; (8002bcc <PWMChannelConfig+0xa94>)
 8002914:	4293      	cmp	r3, r2
 8002916:	f040 809b 	bne.w	8002a50 <PWMChannelConfig+0x918>
		AFConfig(TIM9, GPIOx, GPIO_Pin_x);
 800291a:	893b      	ldrh	r3, [r7, #8]
 800291c:	2b80      	cmp	r3, #128	; 0x80
 800291e:	d05e      	beq.n	80029de <PWMChannelConfig+0x8a6>
 8002920:	2b80      	cmp	r3, #128	; 0x80
 8002922:	d811      	bhi.n	8002948 <PWMChannelConfig+0x810>
 8002924:	2b08      	cmp	r3, #8
 8002926:	d042      	beq.n	80029ae <PWMChannelConfig+0x876>
 8002928:	2b08      	cmp	r3, #8
 800292a:	d806      	bhi.n	800293a <PWMChannelConfig+0x802>
 800292c:	2b02      	cmp	r3, #2
 800292e:	d032      	beq.n	8002996 <PWMChannelConfig+0x85e>
 8002930:	2b04      	cmp	r3, #4
 8002932:	d036      	beq.n	80029a2 <PWMChannelConfig+0x86a>
 8002934:	2b01      	cmp	r3, #1
 8002936:	d028      	beq.n	800298a <PWMChannelConfig+0x852>
 8002938:	e086      	b.n	8002a48 <PWMChannelConfig+0x910>
 800293a:	2b20      	cmp	r3, #32
 800293c:	d043      	beq.n	80029c6 <PWMChannelConfig+0x88e>
 800293e:	2b40      	cmp	r3, #64	; 0x40
 8002940:	d047      	beq.n	80029d2 <PWMChannelConfig+0x89a>
 8002942:	2b10      	cmp	r3, #16
 8002944:	d039      	beq.n	80029ba <PWMChannelConfig+0x882>
 8002946:	e07f      	b.n	8002a48 <PWMChannelConfig+0x910>
 8002948:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800294c:	d05f      	beq.n	8002a0e <PWMChannelConfig+0x8d6>
 800294e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002952:	d809      	bhi.n	8002968 <PWMChannelConfig+0x830>
 8002954:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002958:	d04d      	beq.n	80029f6 <PWMChannelConfig+0x8be>
 800295a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800295e:	d050      	beq.n	8002a02 <PWMChannelConfig+0x8ca>
 8002960:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002964:	d041      	beq.n	80029ea <PWMChannelConfig+0x8b2>
 8002966:	e06f      	b.n	8002a48 <PWMChannelConfig+0x910>
 8002968:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800296c:	d05b      	beq.n	8002a26 <PWMChannelConfig+0x8ee>
 800296e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002972:	d803      	bhi.n	800297c <PWMChannelConfig+0x844>
 8002974:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002978:	d04f      	beq.n	8002a1a <PWMChannelConfig+0x8e2>
 800297a:	e065      	b.n	8002a48 <PWMChannelConfig+0x910>
 800297c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002980:	d057      	beq.n	8002a32 <PWMChannelConfig+0x8fa>
 8002982:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002986:	d05a      	beq.n	8002a3e <PWMChannelConfig+0x906>
 8002988:	e05e      	b.n	8002a48 <PWMChannelConfig+0x910>
 800298a:	2203      	movs	r2, #3
 800298c:	2100      	movs	r1, #0
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f7fe fa72 	bl	8000e78 <GPIO_PinAFConfig>
 8002994:	e058      	b.n	8002a48 <PWMChannelConfig+0x910>
 8002996:	2203      	movs	r2, #3
 8002998:	2101      	movs	r1, #1
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f7fe fa6c 	bl	8000e78 <GPIO_PinAFConfig>
 80029a0:	e052      	b.n	8002a48 <PWMChannelConfig+0x910>
 80029a2:	2203      	movs	r2, #3
 80029a4:	2102      	movs	r1, #2
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7fe fa66 	bl	8000e78 <GPIO_PinAFConfig>
 80029ac:	e04c      	b.n	8002a48 <PWMChannelConfig+0x910>
 80029ae:	2203      	movs	r2, #3
 80029b0:	2103      	movs	r1, #3
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f7fe fa60 	bl	8000e78 <GPIO_PinAFConfig>
 80029b8:	e046      	b.n	8002a48 <PWMChannelConfig+0x910>
 80029ba:	2203      	movs	r2, #3
 80029bc:	2104      	movs	r1, #4
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f7fe fa5a 	bl	8000e78 <GPIO_PinAFConfig>
 80029c4:	e040      	b.n	8002a48 <PWMChannelConfig+0x910>
 80029c6:	2203      	movs	r2, #3
 80029c8:	2105      	movs	r1, #5
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f7fe fa54 	bl	8000e78 <GPIO_PinAFConfig>
 80029d0:	e03a      	b.n	8002a48 <PWMChannelConfig+0x910>
 80029d2:	2203      	movs	r2, #3
 80029d4:	2106      	movs	r1, #6
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f7fe fa4e 	bl	8000e78 <GPIO_PinAFConfig>
 80029dc:	e034      	b.n	8002a48 <PWMChannelConfig+0x910>
 80029de:	2203      	movs	r2, #3
 80029e0:	2107      	movs	r1, #7
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f7fe fa48 	bl	8000e78 <GPIO_PinAFConfig>
 80029e8:	e02e      	b.n	8002a48 <PWMChannelConfig+0x910>
 80029ea:	2203      	movs	r2, #3
 80029ec:	2108      	movs	r1, #8
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f7fe fa42 	bl	8000e78 <GPIO_PinAFConfig>
 80029f4:	e028      	b.n	8002a48 <PWMChannelConfig+0x910>
 80029f6:	2203      	movs	r2, #3
 80029f8:	2109      	movs	r1, #9
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7fe fa3c 	bl	8000e78 <GPIO_PinAFConfig>
 8002a00:	e022      	b.n	8002a48 <PWMChannelConfig+0x910>
 8002a02:	2203      	movs	r2, #3
 8002a04:	210a      	movs	r1, #10
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f7fe fa36 	bl	8000e78 <GPIO_PinAFConfig>
 8002a0c:	e01c      	b.n	8002a48 <PWMChannelConfig+0x910>
 8002a0e:	2203      	movs	r2, #3
 8002a10:	210b      	movs	r1, #11
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f7fe fa30 	bl	8000e78 <GPIO_PinAFConfig>
 8002a18:	e016      	b.n	8002a48 <PWMChannelConfig+0x910>
 8002a1a:	2203      	movs	r2, #3
 8002a1c:	210c      	movs	r1, #12
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7fe fa2a 	bl	8000e78 <GPIO_PinAFConfig>
 8002a24:	e010      	b.n	8002a48 <PWMChannelConfig+0x910>
 8002a26:	2203      	movs	r2, #3
 8002a28:	210d      	movs	r1, #13
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7fe fa24 	bl	8000e78 <GPIO_PinAFConfig>
 8002a30:	e00a      	b.n	8002a48 <PWMChannelConfig+0x910>
 8002a32:	2203      	movs	r2, #3
 8002a34:	210e      	movs	r1, #14
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f7fe fa1e 	bl	8000e78 <GPIO_PinAFConfig>
 8002a3c:	e004      	b.n	8002a48 <PWMChannelConfig+0x910>
 8002a3e:	2203      	movs	r2, #3
 8002a40:	210f      	movs	r1, #15
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f7fe fa18 	bl	8000e78 <GPIO_PinAFConfig>
 8002a48:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8002a4a:	2370      	movs	r3, #112	; 0x70
 8002a4c:	82bb      	strh	r3, [r7, #20]
 8002a4e:	e32c      	b.n	80030aa <PWMChannelConfig+0xf72>
	}else if(Timer == TIM10){
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	4a5f      	ldr	r2, [pc, #380]	; (8002bd0 <PWMChannelConfig+0xa98>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	f040 809b 	bne.w	8002b90 <PWMChannelConfig+0xa58>
		AFConfig(TIM10, GPIOx, GPIO_Pin_x);
 8002a5a:	893b      	ldrh	r3, [r7, #8]
 8002a5c:	2b80      	cmp	r3, #128	; 0x80
 8002a5e:	d05e      	beq.n	8002b1e <PWMChannelConfig+0x9e6>
 8002a60:	2b80      	cmp	r3, #128	; 0x80
 8002a62:	d811      	bhi.n	8002a88 <PWMChannelConfig+0x950>
 8002a64:	2b08      	cmp	r3, #8
 8002a66:	d042      	beq.n	8002aee <PWMChannelConfig+0x9b6>
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d806      	bhi.n	8002a7a <PWMChannelConfig+0x942>
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d032      	beq.n	8002ad6 <PWMChannelConfig+0x99e>
 8002a70:	2b04      	cmp	r3, #4
 8002a72:	d036      	beq.n	8002ae2 <PWMChannelConfig+0x9aa>
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d028      	beq.n	8002aca <PWMChannelConfig+0x992>
 8002a78:	e086      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002a7a:	2b20      	cmp	r3, #32
 8002a7c:	d043      	beq.n	8002b06 <PWMChannelConfig+0x9ce>
 8002a7e:	2b40      	cmp	r3, #64	; 0x40
 8002a80:	d047      	beq.n	8002b12 <PWMChannelConfig+0x9da>
 8002a82:	2b10      	cmp	r3, #16
 8002a84:	d039      	beq.n	8002afa <PWMChannelConfig+0x9c2>
 8002a86:	e07f      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002a88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a8c:	d05f      	beq.n	8002b4e <PWMChannelConfig+0xa16>
 8002a8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a92:	d809      	bhi.n	8002aa8 <PWMChannelConfig+0x970>
 8002a94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a98:	d04d      	beq.n	8002b36 <PWMChannelConfig+0x9fe>
 8002a9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a9e:	d050      	beq.n	8002b42 <PWMChannelConfig+0xa0a>
 8002aa0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aa4:	d041      	beq.n	8002b2a <PWMChannelConfig+0x9f2>
 8002aa6:	e06f      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002aa8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002aac:	d05b      	beq.n	8002b66 <PWMChannelConfig+0xa2e>
 8002aae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ab2:	d803      	bhi.n	8002abc <PWMChannelConfig+0x984>
 8002ab4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ab8:	d04f      	beq.n	8002b5a <PWMChannelConfig+0xa22>
 8002aba:	e065      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002abc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ac0:	d057      	beq.n	8002b72 <PWMChannelConfig+0xa3a>
 8002ac2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ac6:	d05a      	beq.n	8002b7e <PWMChannelConfig+0xa46>
 8002ac8:	e05e      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002aca:	2203      	movs	r2, #3
 8002acc:	2100      	movs	r1, #0
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f7fe f9d2 	bl	8000e78 <GPIO_PinAFConfig>
 8002ad4:	e058      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002ad6:	2203      	movs	r2, #3
 8002ad8:	2101      	movs	r1, #1
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7fe f9cc 	bl	8000e78 <GPIO_PinAFConfig>
 8002ae0:	e052      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002ae2:	2203      	movs	r2, #3
 8002ae4:	2102      	movs	r1, #2
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f7fe f9c6 	bl	8000e78 <GPIO_PinAFConfig>
 8002aec:	e04c      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002aee:	2203      	movs	r2, #3
 8002af0:	2103      	movs	r1, #3
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f7fe f9c0 	bl	8000e78 <GPIO_PinAFConfig>
 8002af8:	e046      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002afa:	2203      	movs	r2, #3
 8002afc:	2104      	movs	r1, #4
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f7fe f9ba 	bl	8000e78 <GPIO_PinAFConfig>
 8002b04:	e040      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002b06:	2203      	movs	r2, #3
 8002b08:	2105      	movs	r1, #5
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f7fe f9b4 	bl	8000e78 <GPIO_PinAFConfig>
 8002b10:	e03a      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002b12:	2203      	movs	r2, #3
 8002b14:	2106      	movs	r1, #6
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f7fe f9ae 	bl	8000e78 <GPIO_PinAFConfig>
 8002b1c:	e034      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002b1e:	2203      	movs	r2, #3
 8002b20:	2107      	movs	r1, #7
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f7fe f9a8 	bl	8000e78 <GPIO_PinAFConfig>
 8002b28:	e02e      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002b2a:	2203      	movs	r2, #3
 8002b2c:	2108      	movs	r1, #8
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f7fe f9a2 	bl	8000e78 <GPIO_PinAFConfig>
 8002b34:	e028      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002b36:	2203      	movs	r2, #3
 8002b38:	2109      	movs	r1, #9
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f7fe f99c 	bl	8000e78 <GPIO_PinAFConfig>
 8002b40:	e022      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002b42:	2203      	movs	r2, #3
 8002b44:	210a      	movs	r1, #10
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f7fe f996 	bl	8000e78 <GPIO_PinAFConfig>
 8002b4c:	e01c      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002b4e:	2203      	movs	r2, #3
 8002b50:	210b      	movs	r1, #11
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f7fe f990 	bl	8000e78 <GPIO_PinAFConfig>
 8002b58:	e016      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002b5a:	2203      	movs	r2, #3
 8002b5c:	210c      	movs	r1, #12
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f7fe f98a 	bl	8000e78 <GPIO_PinAFConfig>
 8002b64:	e010      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002b66:	2203      	movs	r2, #3
 8002b68:	210d      	movs	r1, #13
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f7fe f984 	bl	8000e78 <GPIO_PinAFConfig>
 8002b70:	e00a      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002b72:	2203      	movs	r2, #3
 8002b74:	210e      	movs	r1, #14
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f7fe f97e 	bl	8000e78 <GPIO_PinAFConfig>
 8002b7c:	e004      	b.n	8002b88 <PWMChannelConfig+0xa50>
 8002b7e:	2203      	movs	r2, #3
 8002b80:	210f      	movs	r1, #15
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f7fe f978 	bl	8000e78 <GPIO_PinAFConfig>
 8002b88:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8002b8a:	2370      	movs	r3, #112	; 0x70
 8002b8c:	82bb      	strh	r3, [r7, #20]
 8002b8e:	e28c      	b.n	80030aa <PWMChannelConfig+0xf72>
	}else if(Timer == TIM11){
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	4a10      	ldr	r2, [pc, #64]	; (8002bd4 <PWMChannelConfig+0xa9c>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	f040 80a3 	bne.w	8002ce0 <PWMChannelConfig+0xba8>
		AFConfig(TIM11, GPIOx, GPIO_Pin_x);
 8002b9a:	893b      	ldrh	r3, [r7, #8]
 8002b9c:	2b80      	cmp	r3, #128	; 0x80
 8002b9e:	d066      	beq.n	8002c6e <PWMChannelConfig+0xb36>
 8002ba0:	2b80      	cmp	r3, #128	; 0x80
 8002ba2:	d819      	bhi.n	8002bd8 <PWMChannelConfig+0xaa0>
 8002ba4:	2b08      	cmp	r3, #8
 8002ba6:	d04a      	beq.n	8002c3e <PWMChannelConfig+0xb06>
 8002ba8:	2b08      	cmp	r3, #8
 8002baa:	d806      	bhi.n	8002bba <PWMChannelConfig+0xa82>
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d03a      	beq.n	8002c26 <PWMChannelConfig+0xaee>
 8002bb0:	2b04      	cmp	r3, #4
 8002bb2:	d03e      	beq.n	8002c32 <PWMChannelConfig+0xafa>
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d030      	beq.n	8002c1a <PWMChannelConfig+0xae2>
 8002bb8:	e08e      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002bba:	2b20      	cmp	r3, #32
 8002bbc:	d04b      	beq.n	8002c56 <PWMChannelConfig+0xb1e>
 8002bbe:	2b40      	cmp	r3, #64	; 0x40
 8002bc0:	d04f      	beq.n	8002c62 <PWMChannelConfig+0xb2a>
 8002bc2:	2b10      	cmp	r3, #16
 8002bc4:	d041      	beq.n	8002c4a <PWMChannelConfig+0xb12>
 8002bc6:	e087      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002bc8:	40010400 	.word	0x40010400
 8002bcc:	40014000 	.word	0x40014000
 8002bd0:	40014400 	.word	0x40014400
 8002bd4:	40014800 	.word	0x40014800
 8002bd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bdc:	d05f      	beq.n	8002c9e <PWMChannelConfig+0xb66>
 8002bde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002be2:	d809      	bhi.n	8002bf8 <PWMChannelConfig+0xac0>
 8002be4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002be8:	d04d      	beq.n	8002c86 <PWMChannelConfig+0xb4e>
 8002bea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bee:	d050      	beq.n	8002c92 <PWMChannelConfig+0xb5a>
 8002bf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bf4:	d041      	beq.n	8002c7a <PWMChannelConfig+0xb42>
 8002bf6:	e06f      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002bf8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bfc:	d05b      	beq.n	8002cb6 <PWMChannelConfig+0xb7e>
 8002bfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c02:	d803      	bhi.n	8002c0c <PWMChannelConfig+0xad4>
 8002c04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c08:	d04f      	beq.n	8002caa <PWMChannelConfig+0xb72>
 8002c0a:	e065      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002c0c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c10:	d057      	beq.n	8002cc2 <PWMChannelConfig+0xb8a>
 8002c12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c16:	d05a      	beq.n	8002cce <PWMChannelConfig+0xb96>
 8002c18:	e05e      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002c1a:	2203      	movs	r2, #3
 8002c1c:	2100      	movs	r1, #0
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7fe f92a 	bl	8000e78 <GPIO_PinAFConfig>
 8002c24:	e058      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002c26:	2203      	movs	r2, #3
 8002c28:	2101      	movs	r1, #1
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f7fe f924 	bl	8000e78 <GPIO_PinAFConfig>
 8002c30:	e052      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002c32:	2203      	movs	r2, #3
 8002c34:	2102      	movs	r1, #2
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f7fe f91e 	bl	8000e78 <GPIO_PinAFConfig>
 8002c3c:	e04c      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002c3e:	2203      	movs	r2, #3
 8002c40:	2103      	movs	r1, #3
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f7fe f918 	bl	8000e78 <GPIO_PinAFConfig>
 8002c48:	e046      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002c4a:	2203      	movs	r2, #3
 8002c4c:	2104      	movs	r1, #4
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f7fe f912 	bl	8000e78 <GPIO_PinAFConfig>
 8002c54:	e040      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002c56:	2203      	movs	r2, #3
 8002c58:	2105      	movs	r1, #5
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f7fe f90c 	bl	8000e78 <GPIO_PinAFConfig>
 8002c60:	e03a      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002c62:	2203      	movs	r2, #3
 8002c64:	2106      	movs	r1, #6
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f7fe f906 	bl	8000e78 <GPIO_PinAFConfig>
 8002c6c:	e034      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002c6e:	2203      	movs	r2, #3
 8002c70:	2107      	movs	r1, #7
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f7fe f900 	bl	8000e78 <GPIO_PinAFConfig>
 8002c78:	e02e      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002c7a:	2203      	movs	r2, #3
 8002c7c:	2108      	movs	r1, #8
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f7fe f8fa 	bl	8000e78 <GPIO_PinAFConfig>
 8002c84:	e028      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002c86:	2203      	movs	r2, #3
 8002c88:	2109      	movs	r1, #9
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f7fe f8f4 	bl	8000e78 <GPIO_PinAFConfig>
 8002c90:	e022      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002c92:	2203      	movs	r2, #3
 8002c94:	210a      	movs	r1, #10
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7fe f8ee 	bl	8000e78 <GPIO_PinAFConfig>
 8002c9c:	e01c      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002c9e:	2203      	movs	r2, #3
 8002ca0:	210b      	movs	r1, #11
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7fe f8e8 	bl	8000e78 <GPIO_PinAFConfig>
 8002ca8:	e016      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002caa:	2203      	movs	r2, #3
 8002cac:	210c      	movs	r1, #12
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f7fe f8e2 	bl	8000e78 <GPIO_PinAFConfig>
 8002cb4:	e010      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002cb6:	2203      	movs	r2, #3
 8002cb8:	210d      	movs	r1, #13
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f7fe f8dc 	bl	8000e78 <GPIO_PinAFConfig>
 8002cc0:	e00a      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002cc2:	2203      	movs	r2, #3
 8002cc4:	210e      	movs	r1, #14
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f7fe f8d6 	bl	8000e78 <GPIO_PinAFConfig>
 8002ccc:	e004      	b.n	8002cd8 <PWMChannelConfig+0xba0>
 8002cce:	2203      	movs	r2, #3
 8002cd0:	210f      	movs	r1, #15
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f7fe f8d0 	bl	8000e78 <GPIO_PinAFConfig>
 8002cd8:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8002cda:	2370      	movs	r3, #112	; 0x70
 8002cdc:	82bb      	strh	r3, [r7, #20]
 8002cde:	e1e4      	b.n	80030aa <PWMChannelConfig+0xf72>
	}else if(Timer == TIM12){
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	4ab5      	ldr	r2, [pc, #724]	; (8002fb8 <PWMChannelConfig+0xe80>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	f040 809b 	bne.w	8002e20 <PWMChannelConfig+0xce8>
		AFConfig(TIM12, GPIOx, GPIO_Pin_x);
 8002cea:	893b      	ldrh	r3, [r7, #8]
 8002cec:	2b80      	cmp	r3, #128	; 0x80
 8002cee:	d05e      	beq.n	8002dae <PWMChannelConfig+0xc76>
 8002cf0:	2b80      	cmp	r3, #128	; 0x80
 8002cf2:	d811      	bhi.n	8002d18 <PWMChannelConfig+0xbe0>
 8002cf4:	2b08      	cmp	r3, #8
 8002cf6:	d042      	beq.n	8002d7e <PWMChannelConfig+0xc46>
 8002cf8:	2b08      	cmp	r3, #8
 8002cfa:	d806      	bhi.n	8002d0a <PWMChannelConfig+0xbd2>
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d032      	beq.n	8002d66 <PWMChannelConfig+0xc2e>
 8002d00:	2b04      	cmp	r3, #4
 8002d02:	d036      	beq.n	8002d72 <PWMChannelConfig+0xc3a>
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d028      	beq.n	8002d5a <PWMChannelConfig+0xc22>
 8002d08:	e086      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002d0a:	2b20      	cmp	r3, #32
 8002d0c:	d043      	beq.n	8002d96 <PWMChannelConfig+0xc5e>
 8002d0e:	2b40      	cmp	r3, #64	; 0x40
 8002d10:	d047      	beq.n	8002da2 <PWMChannelConfig+0xc6a>
 8002d12:	2b10      	cmp	r3, #16
 8002d14:	d039      	beq.n	8002d8a <PWMChannelConfig+0xc52>
 8002d16:	e07f      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002d18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d1c:	d05f      	beq.n	8002dde <PWMChannelConfig+0xca6>
 8002d1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d22:	d809      	bhi.n	8002d38 <PWMChannelConfig+0xc00>
 8002d24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d28:	d04d      	beq.n	8002dc6 <PWMChannelConfig+0xc8e>
 8002d2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d2e:	d050      	beq.n	8002dd2 <PWMChannelConfig+0xc9a>
 8002d30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d34:	d041      	beq.n	8002dba <PWMChannelConfig+0xc82>
 8002d36:	e06f      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002d38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d3c:	d05b      	beq.n	8002df6 <PWMChannelConfig+0xcbe>
 8002d3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d42:	d803      	bhi.n	8002d4c <PWMChannelConfig+0xc14>
 8002d44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d48:	d04f      	beq.n	8002dea <PWMChannelConfig+0xcb2>
 8002d4a:	e065      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002d4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d50:	d057      	beq.n	8002e02 <PWMChannelConfig+0xcca>
 8002d52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d56:	d05a      	beq.n	8002e0e <PWMChannelConfig+0xcd6>
 8002d58:	e05e      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002d5a:	2209      	movs	r2, #9
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f7fe f88a 	bl	8000e78 <GPIO_PinAFConfig>
 8002d64:	e058      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002d66:	2209      	movs	r2, #9
 8002d68:	2101      	movs	r1, #1
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f7fe f884 	bl	8000e78 <GPIO_PinAFConfig>
 8002d70:	e052      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002d72:	2209      	movs	r2, #9
 8002d74:	2102      	movs	r1, #2
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f7fe f87e 	bl	8000e78 <GPIO_PinAFConfig>
 8002d7c:	e04c      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002d7e:	2209      	movs	r2, #9
 8002d80:	2103      	movs	r1, #3
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7fe f878 	bl	8000e78 <GPIO_PinAFConfig>
 8002d88:	e046      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002d8a:	2209      	movs	r2, #9
 8002d8c:	2104      	movs	r1, #4
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7fe f872 	bl	8000e78 <GPIO_PinAFConfig>
 8002d94:	e040      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002d96:	2209      	movs	r2, #9
 8002d98:	2105      	movs	r1, #5
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f7fe f86c 	bl	8000e78 <GPIO_PinAFConfig>
 8002da0:	e03a      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002da2:	2209      	movs	r2, #9
 8002da4:	2106      	movs	r1, #6
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f7fe f866 	bl	8000e78 <GPIO_PinAFConfig>
 8002dac:	e034      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002dae:	2209      	movs	r2, #9
 8002db0:	2107      	movs	r1, #7
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f7fe f860 	bl	8000e78 <GPIO_PinAFConfig>
 8002db8:	e02e      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002dba:	2209      	movs	r2, #9
 8002dbc:	2108      	movs	r1, #8
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f7fe f85a 	bl	8000e78 <GPIO_PinAFConfig>
 8002dc4:	e028      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002dc6:	2209      	movs	r2, #9
 8002dc8:	2109      	movs	r1, #9
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f7fe f854 	bl	8000e78 <GPIO_PinAFConfig>
 8002dd0:	e022      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002dd2:	2209      	movs	r2, #9
 8002dd4:	210a      	movs	r1, #10
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f7fe f84e 	bl	8000e78 <GPIO_PinAFConfig>
 8002ddc:	e01c      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002dde:	2209      	movs	r2, #9
 8002de0:	210b      	movs	r1, #11
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f7fe f848 	bl	8000e78 <GPIO_PinAFConfig>
 8002de8:	e016      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002dea:	2209      	movs	r2, #9
 8002dec:	210c      	movs	r1, #12
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7fe f842 	bl	8000e78 <GPIO_PinAFConfig>
 8002df4:	e010      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002df6:	2209      	movs	r2, #9
 8002df8:	210d      	movs	r1, #13
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7fe f83c 	bl	8000e78 <GPIO_PinAFConfig>
 8002e00:	e00a      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002e02:	2209      	movs	r2, #9
 8002e04:	210e      	movs	r1, #14
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f7fe f836 	bl	8000e78 <GPIO_PinAFConfig>
 8002e0c:	e004      	b.n	8002e18 <PWMChannelConfig+0xce0>
 8002e0e:	2209      	movs	r2, #9
 8002e10:	210f      	movs	r1, #15
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f7fe f830 	bl	8000e78 <GPIO_PinAFConfig>
 8002e18:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8002e1a:	2370      	movs	r3, #112	; 0x70
 8002e1c:	82bb      	strh	r3, [r7, #20]
 8002e1e:	e144      	b.n	80030aa <PWMChannelConfig+0xf72>
	}else if(Timer == TIM13){
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	4a66      	ldr	r2, [pc, #408]	; (8002fbc <PWMChannelConfig+0xe84>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	f040 809b 	bne.w	8002f60 <PWMChannelConfig+0xe28>
		AFConfig(TIM13, GPIOx, GPIO_Pin_x);
 8002e2a:	893b      	ldrh	r3, [r7, #8]
 8002e2c:	2b80      	cmp	r3, #128	; 0x80
 8002e2e:	d05e      	beq.n	8002eee <PWMChannelConfig+0xdb6>
 8002e30:	2b80      	cmp	r3, #128	; 0x80
 8002e32:	d811      	bhi.n	8002e58 <PWMChannelConfig+0xd20>
 8002e34:	2b08      	cmp	r3, #8
 8002e36:	d042      	beq.n	8002ebe <PWMChannelConfig+0xd86>
 8002e38:	2b08      	cmp	r3, #8
 8002e3a:	d806      	bhi.n	8002e4a <PWMChannelConfig+0xd12>
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d032      	beq.n	8002ea6 <PWMChannelConfig+0xd6e>
 8002e40:	2b04      	cmp	r3, #4
 8002e42:	d036      	beq.n	8002eb2 <PWMChannelConfig+0xd7a>
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d028      	beq.n	8002e9a <PWMChannelConfig+0xd62>
 8002e48:	e086      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002e4a:	2b20      	cmp	r3, #32
 8002e4c:	d043      	beq.n	8002ed6 <PWMChannelConfig+0xd9e>
 8002e4e:	2b40      	cmp	r3, #64	; 0x40
 8002e50:	d047      	beq.n	8002ee2 <PWMChannelConfig+0xdaa>
 8002e52:	2b10      	cmp	r3, #16
 8002e54:	d039      	beq.n	8002eca <PWMChannelConfig+0xd92>
 8002e56:	e07f      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002e58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e5c:	d05f      	beq.n	8002f1e <PWMChannelConfig+0xde6>
 8002e5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e62:	d809      	bhi.n	8002e78 <PWMChannelConfig+0xd40>
 8002e64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e68:	d04d      	beq.n	8002f06 <PWMChannelConfig+0xdce>
 8002e6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e6e:	d050      	beq.n	8002f12 <PWMChannelConfig+0xdda>
 8002e70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e74:	d041      	beq.n	8002efa <PWMChannelConfig+0xdc2>
 8002e76:	e06f      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002e78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e7c:	d05b      	beq.n	8002f36 <PWMChannelConfig+0xdfe>
 8002e7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e82:	d803      	bhi.n	8002e8c <PWMChannelConfig+0xd54>
 8002e84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e88:	d04f      	beq.n	8002f2a <PWMChannelConfig+0xdf2>
 8002e8a:	e065      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002e8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e90:	d057      	beq.n	8002f42 <PWMChannelConfig+0xe0a>
 8002e92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e96:	d05a      	beq.n	8002f4e <PWMChannelConfig+0xe16>
 8002e98:	e05e      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002e9a:	2209      	movs	r2, #9
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f7fd ffea 	bl	8000e78 <GPIO_PinAFConfig>
 8002ea4:	e058      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002ea6:	2209      	movs	r2, #9
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f7fd ffe4 	bl	8000e78 <GPIO_PinAFConfig>
 8002eb0:	e052      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002eb2:	2209      	movs	r2, #9
 8002eb4:	2102      	movs	r1, #2
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7fd ffde 	bl	8000e78 <GPIO_PinAFConfig>
 8002ebc:	e04c      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002ebe:	2209      	movs	r2, #9
 8002ec0:	2103      	movs	r1, #3
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f7fd ffd8 	bl	8000e78 <GPIO_PinAFConfig>
 8002ec8:	e046      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002eca:	2209      	movs	r2, #9
 8002ecc:	2104      	movs	r1, #4
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f7fd ffd2 	bl	8000e78 <GPIO_PinAFConfig>
 8002ed4:	e040      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002ed6:	2209      	movs	r2, #9
 8002ed8:	2105      	movs	r1, #5
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f7fd ffcc 	bl	8000e78 <GPIO_PinAFConfig>
 8002ee0:	e03a      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002ee2:	2209      	movs	r2, #9
 8002ee4:	2106      	movs	r1, #6
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f7fd ffc6 	bl	8000e78 <GPIO_PinAFConfig>
 8002eec:	e034      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002eee:	2209      	movs	r2, #9
 8002ef0:	2107      	movs	r1, #7
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f7fd ffc0 	bl	8000e78 <GPIO_PinAFConfig>
 8002ef8:	e02e      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002efa:	2209      	movs	r2, #9
 8002efc:	2108      	movs	r1, #8
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f7fd ffba 	bl	8000e78 <GPIO_PinAFConfig>
 8002f04:	e028      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002f06:	2209      	movs	r2, #9
 8002f08:	2109      	movs	r1, #9
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f7fd ffb4 	bl	8000e78 <GPIO_PinAFConfig>
 8002f10:	e022      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002f12:	2209      	movs	r2, #9
 8002f14:	210a      	movs	r1, #10
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f7fd ffae 	bl	8000e78 <GPIO_PinAFConfig>
 8002f1c:	e01c      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002f1e:	2209      	movs	r2, #9
 8002f20:	210b      	movs	r1, #11
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f7fd ffa8 	bl	8000e78 <GPIO_PinAFConfig>
 8002f28:	e016      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002f2a:	2209      	movs	r2, #9
 8002f2c:	210c      	movs	r1, #12
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f7fd ffa2 	bl	8000e78 <GPIO_PinAFConfig>
 8002f34:	e010      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002f36:	2209      	movs	r2, #9
 8002f38:	210d      	movs	r1, #13
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f7fd ff9c 	bl	8000e78 <GPIO_PinAFConfig>
 8002f40:	e00a      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002f42:	2209      	movs	r2, #9
 8002f44:	210e      	movs	r1, #14
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f7fd ff96 	bl	8000e78 <GPIO_PinAFConfig>
 8002f4c:	e004      	b.n	8002f58 <PWMChannelConfig+0xe20>
 8002f4e:	2209      	movs	r2, #9
 8002f50:	210f      	movs	r1, #15
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f7fd ff90 	bl	8000e78 <GPIO_PinAFConfig>
 8002f58:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8002f5a:	2370      	movs	r3, #112	; 0x70
 8002f5c:	82bb      	strh	r3, [r7, #20]
 8002f5e:	e0a4      	b.n	80030aa <PWMChannelConfig+0xf72>
	}else if(Timer == TIM14){
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	4a17      	ldr	r2, [pc, #92]	; (8002fc0 <PWMChannelConfig+0xe88>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	f040 80a0 	bne.w	80030aa <PWMChannelConfig+0xf72>
		AFConfig(TIM14, GPIOx, GPIO_Pin_x);
 8002f6a:	893b      	ldrh	r3, [r7, #8]
 8002f6c:	2b80      	cmp	r3, #128	; 0x80
 8002f6e:	d064      	beq.n	800303a <PWMChannelConfig+0xf02>
 8002f70:	2b80      	cmp	r3, #128	; 0x80
 8002f72:	d811      	bhi.n	8002f98 <PWMChannelConfig+0xe60>
 8002f74:	2b08      	cmp	r3, #8
 8002f76:	d048      	beq.n	800300a <PWMChannelConfig+0xed2>
 8002f78:	2b08      	cmp	r3, #8
 8002f7a:	d806      	bhi.n	8002f8a <PWMChannelConfig+0xe52>
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d038      	beq.n	8002ff2 <PWMChannelConfig+0xeba>
 8002f80:	2b04      	cmp	r3, #4
 8002f82:	d03c      	beq.n	8002ffe <PWMChannelConfig+0xec6>
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d02e      	beq.n	8002fe6 <PWMChannelConfig+0xeae>
 8002f88:	e08c      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 8002f8a:	2b20      	cmp	r3, #32
 8002f8c:	d049      	beq.n	8003022 <PWMChannelConfig+0xeea>
 8002f8e:	2b40      	cmp	r3, #64	; 0x40
 8002f90:	d04d      	beq.n	800302e <PWMChannelConfig+0xef6>
 8002f92:	2b10      	cmp	r3, #16
 8002f94:	d03f      	beq.n	8003016 <PWMChannelConfig+0xede>
 8002f96:	e085      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 8002f98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f9c:	d065      	beq.n	800306a <PWMChannelConfig+0xf32>
 8002f9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002fa2:	d80f      	bhi.n	8002fc4 <PWMChannelConfig+0xe8c>
 8002fa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fa8:	d053      	beq.n	8003052 <PWMChannelConfig+0xf1a>
 8002faa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fae:	d056      	beq.n	800305e <PWMChannelConfig+0xf26>
 8002fb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fb4:	d047      	beq.n	8003046 <PWMChannelConfig+0xf0e>
 8002fb6:	e075      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 8002fb8:	40001800 	.word	0x40001800
 8002fbc:	40001c00 	.word	0x40001c00
 8002fc0:	40002000 	.word	0x40002000
 8002fc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fc8:	d05b      	beq.n	8003082 <PWMChannelConfig+0xf4a>
 8002fca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fce:	d803      	bhi.n	8002fd8 <PWMChannelConfig+0xea0>
 8002fd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fd4:	d04f      	beq.n	8003076 <PWMChannelConfig+0xf3e>
 8002fd6:	e065      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 8002fd8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002fdc:	d057      	beq.n	800308e <PWMChannelConfig+0xf56>
 8002fde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fe2:	d05a      	beq.n	800309a <PWMChannelConfig+0xf62>
 8002fe4:	e05e      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 8002fe6:	2209      	movs	r2, #9
 8002fe8:	2100      	movs	r1, #0
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f7fd ff44 	bl	8000e78 <GPIO_PinAFConfig>
 8002ff0:	e058      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 8002ff2:	2209      	movs	r2, #9
 8002ff4:	2101      	movs	r1, #1
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f7fd ff3e 	bl	8000e78 <GPIO_PinAFConfig>
 8002ffc:	e052      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 8002ffe:	2209      	movs	r2, #9
 8003000:	2102      	movs	r1, #2
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7fd ff38 	bl	8000e78 <GPIO_PinAFConfig>
 8003008:	e04c      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 800300a:	2209      	movs	r2, #9
 800300c:	2103      	movs	r1, #3
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f7fd ff32 	bl	8000e78 <GPIO_PinAFConfig>
 8003014:	e046      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 8003016:	2209      	movs	r2, #9
 8003018:	2104      	movs	r1, #4
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f7fd ff2c 	bl	8000e78 <GPIO_PinAFConfig>
 8003020:	e040      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 8003022:	2209      	movs	r2, #9
 8003024:	2105      	movs	r1, #5
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f7fd ff26 	bl	8000e78 <GPIO_PinAFConfig>
 800302c:	e03a      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 800302e:	2209      	movs	r2, #9
 8003030:	2106      	movs	r1, #6
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f7fd ff20 	bl	8000e78 <GPIO_PinAFConfig>
 8003038:	e034      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 800303a:	2209      	movs	r2, #9
 800303c:	2107      	movs	r1, #7
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f7fd ff1a 	bl	8000e78 <GPIO_PinAFConfig>
 8003044:	e02e      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 8003046:	2209      	movs	r2, #9
 8003048:	2108      	movs	r1, #8
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f7fd ff14 	bl	8000e78 <GPIO_PinAFConfig>
 8003050:	e028      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 8003052:	2209      	movs	r2, #9
 8003054:	2109      	movs	r1, #9
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f7fd ff0e 	bl	8000e78 <GPIO_PinAFConfig>
 800305c:	e022      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 800305e:	2209      	movs	r2, #9
 8003060:	210a      	movs	r1, #10
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f7fd ff08 	bl	8000e78 <GPIO_PinAFConfig>
 8003068:	e01c      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 800306a:	2209      	movs	r2, #9
 800306c:	210b      	movs	r1, #11
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f7fd ff02 	bl	8000e78 <GPIO_PinAFConfig>
 8003074:	e016      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 8003076:	2209      	movs	r2, #9
 8003078:	210c      	movs	r1, #12
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f7fd fefc 	bl	8000e78 <GPIO_PinAFConfig>
 8003080:	e010      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 8003082:	2209      	movs	r2, #9
 8003084:	210d      	movs	r1, #13
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f7fd fef6 	bl	8000e78 <GPIO_PinAFConfig>
 800308c:	e00a      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 800308e:	2209      	movs	r2, #9
 8003090:	210e      	movs	r1, #14
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f7fd fef0 	bl	8000e78 <GPIO_PinAFConfig>
 8003098:	e004      	b.n	80030a4 <PWMChannelConfig+0xf6c>
 800309a:	2209      	movs	r2, #9
 800309c:	210f      	movs	r1, #15
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f7fd feea 	bl	8000e78 <GPIO_PinAFConfig>
 80030a4:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 80030a6:	2370      	movs	r3, #112	; 0x70
 80030a8:	82bb      	strh	r3, [r7, #20]
	}


	PWM_TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80030aa:	2301      	movs	r3, #1
 80030ac:	82fb      	strh	r3, [r7, #22]

	switch(Channel){
 80030ae:	7afb      	ldrb	r3, [r7, #11]
 80030b0:	2b03      	cmp	r3, #3
 80030b2:	d837      	bhi.n	8003124 <PWMChannelConfig+0xfec>
 80030b4:	a201      	add	r2, pc, #4	; (adr r2, 80030bc <PWMChannelConfig+0xf84>)
 80030b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ba:	bf00      	nop
 80030bc:	080030cd 	.word	0x080030cd
 80030c0:	080030e3 	.word	0x080030e3
 80030c4:	080030f9 	.word	0x080030f9
 80030c8:	0800310f 	.word	0x0800310f

		case PWM_CHANNEL_1 :	TIM_OC1Init(Timer, &PWM_TIM_OCInitStructure);
 80030cc:	f107 0314 	add.w	r3, r7, #20
 80030d0:	4619      	mov	r1, r3
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f7fe f8ce 	bl	8001274 <TIM_OC1Init>
								TIM_OC1PreloadConfig(Timer, TIM_OCPreload_Enable);
 80030d8:	2108      	movs	r1, #8
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f7fe faba 	bl	8001654 <TIM_OC1PreloadConfig>
								break;
 80030e0:	e020      	b.n	8003124 <PWMChannelConfig+0xfec>

		case PWM_CHANNEL_2 :	TIM_OC2Init(Timer, &PWM_TIM_OCInitStructure);
 80030e2:	f107 0314 	add.w	r3, r7, #20
 80030e6:	4619      	mov	r1, r3
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f7fe f93d 	bl	8001368 <TIM_OC2Init>
								TIM_OC2PreloadConfig(Timer, TIM_OCPreload_Enable);
 80030ee:	2108      	movs	r1, #8
 80030f0:	68f8      	ldr	r0, [r7, #12]
 80030f2:	f7fe facb 	bl	800168c <TIM_OC2PreloadConfig>
								break;
 80030f6:	e015      	b.n	8003124 <PWMChannelConfig+0xfec>

		case PWM_CHANNEL_3 :	TIM_OC3Init(Timer, &PWM_TIM_OCInitStructure);
 80030f8:	f107 0314 	add.w	r3, r7, #20
 80030fc:	4619      	mov	r1, r3
 80030fe:	68f8      	ldr	r0, [r7, #12]
 8003100:	f7fe f9ba 	bl	8001478 <TIM_OC3Init>
								TIM_OC3PreloadConfig(Timer, TIM_OCPreload_Enable);
 8003104:	2108      	movs	r1, #8
 8003106:	68f8      	ldr	r0, [r7, #12]
 8003108:	f7fe fade 	bl	80016c8 <TIM_OC3PreloadConfig>
								break;
 800310c:	e00a      	b.n	8003124 <PWMChannelConfig+0xfec>

		case PWM_CHANNEL_4 :	TIM_OC4Init(Timer, &PWM_TIM_OCInitStructure);
 800310e:	f107 0314 	add.w	r3, r7, #20
 8003112:	4619      	mov	r1, r3
 8003114:	68f8      	ldr	r0, [r7, #12]
 8003116:	f7fe fa35 	bl	8001584 <TIM_OC4Init>
								TIM_OC4PreloadConfig(Timer, TIM_OCPreload_Enable);
 800311a:	2108      	movs	r1, #8
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f7fe faef 	bl	8001700 <TIM_OC4PreloadConfig>
								break;
 8003122:	bf00      	nop

	}

	TIM_ARRPreloadConfig(Timer, ENABLE);
 8003124:	2101      	movs	r1, #1
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f7fe f864 	bl	80011f4 <TIM_ARRPreloadConfig>

}
 800312c:	bf00      	nop
 800312e:	3728      	adds	r7, #40	; 0x28
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <QEIInit>:
 * 						  QEIInit(QEI6, 3, 8, GPIOE, GPIO_Pin_9, GPIOE, GPIO_Pin_11);	//Initialize QEI6
 */

void QEIInit(QEI_TypeDef QEIx, uint16_t preemptionpriority,uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_pulseA, uint16_t GPIO_Pin_pulseA, GPIO_TypeDef* GPIOx_pulseB, uint16_t GPIO_Pin_pulseB)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af02      	add	r7, sp, #8
 800313a:	607b      	str	r3, [r7, #4]
 800313c:	4603      	mov	r3, r0
 800313e:	73fb      	strb	r3, [r7, #15]
 8003140:	460b      	mov	r3, r1
 8003142:	81bb      	strh	r3, [r7, #12]
 8003144:	4613      	mov	r3, r2
 8003146:	817b      	strh	r3, [r7, #10]
	switch(QEIx)
 8003148:	7bfb      	ldrb	r3, [r7, #15]
 800314a:	3b01      	subs	r3, #1
 800314c:	2b05      	cmp	r3, #5
 800314e:	d857      	bhi.n	8003200 <QEIInit+0xcc>
 8003150:	a201      	add	r2, pc, #4	; (adr r2, 8003158 <QEIInit+0x24>)
 8003152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003156:	bf00      	nop
 8003158:	08003171 	.word	0x08003171
 800315c:	08003189 	.word	0x08003189
 8003160:	080031a1 	.word	0x080031a1
 8003164:	080031b9 	.word	0x080031b9
 8003168:	080031d1 	.word	0x080031d1
 800316c:	080031e9 	.word	0x080031e9
	{
	case QEI1:
		QEI1Init(preemptionpriority,subpriority, GPIOx_pulseA, GPIO_Pin_pulseA, GPIOx_pulseB, GPIO_Pin_pulseB);
 8003170:	8b3a      	ldrh	r2, [r7, #24]
 8003172:	8979      	ldrh	r1, [r7, #10]
 8003174:	89b8      	ldrh	r0, [r7, #12]
 8003176:	8c3b      	ldrh	r3, [r7, #32]
 8003178:	9301      	str	r3, [sp, #4]
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	9300      	str	r3, [sp, #0]
 800317e:	4613      	mov	r3, r2
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	f000 fa47 	bl	8003614 <QEI1Init>
		break;
 8003186:	e03c      	b.n	8003202 <QEIInit+0xce>
	case QEI2:
		QEI2Init(preemptionpriority,subpriority, GPIOx_pulseA, GPIO_Pin_pulseA, GPIOx_pulseB, GPIO_Pin_pulseB);
 8003188:	8b3a      	ldrh	r2, [r7, #24]
 800318a:	8979      	ldrh	r1, [r7, #10]
 800318c:	89b8      	ldrh	r0, [r7, #12]
 800318e:	8c3b      	ldrh	r3, [r7, #32]
 8003190:	9301      	str	r3, [sp, #4]
 8003192:	69fb      	ldr	r3, [r7, #28]
 8003194:	9300      	str	r3, [sp, #0]
 8003196:	4613      	mov	r3, r2
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	f000 fbd1 	bl	8003940 <QEI2Init>
		break;
 800319e:	e030      	b.n	8003202 <QEIInit+0xce>
	case QEI3:
		QEI3Init(preemptionpriority,subpriority, GPIOx_pulseA, GPIO_Pin_pulseA, GPIOx_pulseB, GPIO_Pin_pulseB);
 80031a0:	8b3a      	ldrh	r2, [r7, #24]
 80031a2:	8979      	ldrh	r1, [r7, #10]
 80031a4:	89b8      	ldrh	r0, [r7, #12]
 80031a6:	8c3b      	ldrh	r3, [r7, #32]
 80031a8:	9301      	str	r3, [sp, #4]
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	9300      	str	r3, [sp, #0]
 80031ae:	4613      	mov	r3, r2
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	f000 fd5f 	bl	8003c74 <QEI3Init>
		break;
 80031b6:	e024      	b.n	8003202 <QEIInit+0xce>
	case QEI4:
		QEI4Init(preemptionpriority,subpriority, GPIOx_pulseA, GPIO_Pin_pulseA, GPIOx_pulseB, GPIO_Pin_pulseB);
 80031b8:	8b3a      	ldrh	r2, [r7, #24]
 80031ba:	8979      	ldrh	r1, [r7, #10]
 80031bc:	89b8      	ldrh	r0, [r7, #12]
 80031be:	8c3b      	ldrh	r3, [r7, #32]
 80031c0:	9301      	str	r3, [sp, #4]
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	9300      	str	r3, [sp, #0]
 80031c6:	4613      	mov	r3, r2
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	f000 fee9 	bl	8003fa0 <QEI4Init>
		break;
 80031ce:	e018      	b.n	8003202 <QEIInit+0xce>
	case QEI5:
		QEI5Init(preemptionpriority,subpriority, GPIOx_pulseA, GPIO_Pin_pulseA, GPIOx_pulseB, GPIO_Pin_pulseB);
 80031d0:	8b3a      	ldrh	r2, [r7, #24]
 80031d2:	8979      	ldrh	r1, [r7, #10]
 80031d4:	89b8      	ldrh	r0, [r7, #12]
 80031d6:	8c3b      	ldrh	r3, [r7, #32]
 80031d8:	9301      	str	r3, [sp, #4]
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	9300      	str	r3, [sp, #0]
 80031de:	4613      	mov	r3, r2
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	f001 f873 	bl	80042cc <QEI5Init>
		break;
 80031e6:	e00c      	b.n	8003202 <QEIInit+0xce>
	case QEI6:
		QEI6Init(preemptionpriority,subpriority, GPIOx_pulseA, GPIO_Pin_pulseA, GPIOx_pulseB, GPIO_Pin_pulseB);
 80031e8:	8b3a      	ldrh	r2, [r7, #24]
 80031ea:	8979      	ldrh	r1, [r7, #10]
 80031ec:	89b8      	ldrh	r0, [r7, #12]
 80031ee:	8c3b      	ldrh	r3, [r7, #32]
 80031f0:	9301      	str	r3, [sp, #4]
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	9300      	str	r3, [sp, #0]
 80031f6:	4613      	mov	r3, r2
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	f001 f9fd 	bl	80045f8 <QEI6Init>
		break;
 80031fe:	e000      	b.n	8003202 <QEIInit+0xce>
	default: break;
 8003200:	bf00      	nop
	}
}
 8003202:	bf00      	nop
 8003204:	3710      	adds	r7, #16
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop

0800320c <QEIWrite>:
 * Function Return		: None
 * Function Example		: QEIWrite(QEI1, 10000);
 */

void QEIWrite(QEI_TypeDef QEIx, int32_t value)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	6039      	str	r1, [r7, #0]
 8003216:	71fb      	strb	r3, [r7, #7]

	switch (QEIx){
 8003218:	79fb      	ldrb	r3, [r7, #7]
 800321a:	3b01      	subs	r3, #1
 800321c:	2b05      	cmp	r3, #5
 800321e:	d840      	bhi.n	80032a2 <QEIWrite+0x96>
 8003220:	a201      	add	r2, pc, #4	; (adr r2, 8003228 <QEIWrite+0x1c>)
 8003222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003226:	bf00      	nop
 8003228:	08003241 	.word	0x08003241
 800322c:	08003251 	.word	0x08003251
 8003230:	08003263 	.word	0x08003263
 8003234:	08003273 	.word	0x08003273
 8003238:	08003283 	.word	0x08003283
 800323c:	08003293 	.word	0x08003293

		case QEI1:	BIOS_QEI1.count = value;
 8003240:	4a1b      	ldr	r2, [pc, #108]	; (80032b0 <QEIWrite+0xa4>)
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	6013      	str	r3, [r2, #0]
					TIM1->CNT = BIOS_QEI1.poscnt;
 8003246:	4b1b      	ldr	r3, [pc, #108]	; (80032b4 <QEIWrite+0xa8>)
 8003248:	4a19      	ldr	r2, [pc, #100]	; (80032b0 <QEIWrite+0xa4>)
 800324a:	8812      	ldrh	r2, [r2, #0]
 800324c:	625a      	str	r2, [r3, #36]	; 0x24
					break;
 800324e:	e028      	b.n	80032a2 <QEIWrite+0x96>

		case QEI2:	BIOS_QEI2.count = value;
 8003250:	4a19      	ldr	r2, [pc, #100]	; (80032b8 <QEIWrite+0xac>)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	6013      	str	r3, [r2, #0]
					TIM2->CNT = BIOS_QEI2.poscnt;
 8003256:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800325a:	4a17      	ldr	r2, [pc, #92]	; (80032b8 <QEIWrite+0xac>)
 800325c:	8812      	ldrh	r2, [r2, #0]
 800325e:	625a      	str	r2, [r3, #36]	; 0x24
					break;
 8003260:	e01f      	b.n	80032a2 <QEIWrite+0x96>

		case QEI3:  BIOS_QEI3.count = value;
 8003262:	4a16      	ldr	r2, [pc, #88]	; (80032bc <QEIWrite+0xb0>)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	6013      	str	r3, [r2, #0]
					TIM3->CNT = BIOS_QEI3.poscnt;
 8003268:	4b15      	ldr	r3, [pc, #84]	; (80032c0 <QEIWrite+0xb4>)
 800326a:	4a14      	ldr	r2, [pc, #80]	; (80032bc <QEIWrite+0xb0>)
 800326c:	8812      	ldrh	r2, [r2, #0]
 800326e:	625a      	str	r2, [r3, #36]	; 0x24
					break;
 8003270:	e017      	b.n	80032a2 <QEIWrite+0x96>

		case QEI4:  BIOS_QEI4.count = value;
 8003272:	4a14      	ldr	r2, [pc, #80]	; (80032c4 <QEIWrite+0xb8>)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	6013      	str	r3, [r2, #0]
					TIM4->CNT = BIOS_QEI4.poscnt;
 8003278:	4b13      	ldr	r3, [pc, #76]	; (80032c8 <QEIWrite+0xbc>)
 800327a:	4a12      	ldr	r2, [pc, #72]	; (80032c4 <QEIWrite+0xb8>)
 800327c:	8812      	ldrh	r2, [r2, #0]
 800327e:	625a      	str	r2, [r3, #36]	; 0x24
					break;
 8003280:	e00f      	b.n	80032a2 <QEIWrite+0x96>

		case QEI5:	BIOS_QEI5.count = value;
 8003282:	4a12      	ldr	r2, [pc, #72]	; (80032cc <QEIWrite+0xc0>)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	6013      	str	r3, [r2, #0]
					TIM5->CNT = BIOS_QEI5.poscnt;
 8003288:	4b11      	ldr	r3, [pc, #68]	; (80032d0 <QEIWrite+0xc4>)
 800328a:	4a10      	ldr	r2, [pc, #64]	; (80032cc <QEIWrite+0xc0>)
 800328c:	8812      	ldrh	r2, [r2, #0]
 800328e:	625a      	str	r2, [r3, #36]	; 0x24
					break;
 8003290:	e007      	b.n	80032a2 <QEIWrite+0x96>

		case QEI6:	BIOS_QEI6.count = value;
 8003292:	4a10      	ldr	r2, [pc, #64]	; (80032d4 <QEIWrite+0xc8>)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	6013      	str	r3, [r2, #0]
					TIM8->CNT = BIOS_QEI6.poscnt;
 8003298:	4b0f      	ldr	r3, [pc, #60]	; (80032d8 <QEIWrite+0xcc>)
 800329a:	4a0e      	ldr	r2, [pc, #56]	; (80032d4 <QEIWrite+0xc8>)
 800329c:	8812      	ldrh	r2, [r2, #0]
 800329e:	625a      	str	r2, [r3, #36]	; 0x24
					break;
 80032a0:	bf00      	nop

	}

}
 80032a2:	bf00      	nop
 80032a4:	370c      	adds	r7, #12
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	20001b68 	.word	0x20001b68
 80032b4:	40010000 	.word	0x40010000
 80032b8:	20001b6c 	.word	0x20001b6c
 80032bc:	20001b64 	.word	0x20001b64
 80032c0:	40000400 	.word	0x40000400
 80032c4:	20001b8c 	.word	0x20001b8c
 80032c8:	40000800 	.word	0x40000800
 80032cc:	20001b88 	.word	0x20001b88
 80032d0:	40000c00 	.word	0x40000c00
 80032d4:	20001b90 	.word	0x20001b90
 80032d8:	40010400 	.word	0x40010400

080032dc <QEIReset>:
 * Function Return		: None
 * Function Example		: QEIReset(QEI1);
 */

void QEIReset(QEI_TypeDef QEIx)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	4603      	mov	r3, r0
 80032e4:	71fb      	strb	r3, [r7, #7]

	switch (QEIx){
 80032e6:	79fb      	ldrb	r3, [r7, #7]
 80032e8:	3b01      	subs	r3, #1
 80032ea:	2b05      	cmp	r3, #5
 80032ec:	d839      	bhi.n	8003362 <QEIReset+0x86>
 80032ee:	a201      	add	r2, pc, #4	; (adr r2, 80032f4 <QEIReset+0x18>)
 80032f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f4:	0800330d 	.word	0x0800330d
 80032f8:	0800331b 	.word	0x0800331b
 80032fc:	0800332b 	.word	0x0800332b
 8003300:	08003339 	.word	0x08003339
 8003304:	08003347 	.word	0x08003347
 8003308:	08003355 	.word	0x08003355

		case QEI1:	TIM1->CNT = 0;
 800330c:	4b18      	ldr	r3, [pc, #96]	; (8003370 <QEIReset+0x94>)
 800330e:	2200      	movs	r2, #0
 8003310:	625a      	str	r2, [r3, #36]	; 0x24
					BIOS_QEI1.count = 0;
 8003312:	4b18      	ldr	r3, [pc, #96]	; (8003374 <QEIReset+0x98>)
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]
					break;
 8003318:	e023      	b.n	8003362 <QEIReset+0x86>

		case QEI2:	TIM2->CNT = 0;
 800331a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800331e:	2200      	movs	r2, #0
 8003320:	625a      	str	r2, [r3, #36]	; 0x24
					BIOS_QEI2.count = 0;
 8003322:	4b15      	ldr	r3, [pc, #84]	; (8003378 <QEIReset+0x9c>)
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]
					break;
 8003328:	e01b      	b.n	8003362 <QEIReset+0x86>

		case QEI3:	TIM3->CNT = 0;
 800332a:	4b14      	ldr	r3, [pc, #80]	; (800337c <QEIReset+0xa0>)
 800332c:	2200      	movs	r2, #0
 800332e:	625a      	str	r2, [r3, #36]	; 0x24
					BIOS_QEI3.count = 0;
 8003330:	4b13      	ldr	r3, [pc, #76]	; (8003380 <QEIReset+0xa4>)
 8003332:	2200      	movs	r2, #0
 8003334:	601a      	str	r2, [r3, #0]
					break;
 8003336:	e014      	b.n	8003362 <QEIReset+0x86>

		case QEI4:	TIM4->CNT = 0;
 8003338:	4b12      	ldr	r3, [pc, #72]	; (8003384 <QEIReset+0xa8>)
 800333a:	2200      	movs	r2, #0
 800333c:	625a      	str	r2, [r3, #36]	; 0x24
					BIOS_QEI4.count = 0;
 800333e:	4b12      	ldr	r3, [pc, #72]	; (8003388 <QEIReset+0xac>)
 8003340:	2200      	movs	r2, #0
 8003342:	601a      	str	r2, [r3, #0]
					break;
 8003344:	e00d      	b.n	8003362 <QEIReset+0x86>

		case QEI5:	TIM5->CNT = 0;
 8003346:	4b11      	ldr	r3, [pc, #68]	; (800338c <QEIReset+0xb0>)
 8003348:	2200      	movs	r2, #0
 800334a:	625a      	str	r2, [r3, #36]	; 0x24
					BIOS_QEI5.count = 0;
 800334c:	4b10      	ldr	r3, [pc, #64]	; (8003390 <QEIReset+0xb4>)
 800334e:	2200      	movs	r2, #0
 8003350:	601a      	str	r2, [r3, #0]
					break;
 8003352:	e006      	b.n	8003362 <QEIReset+0x86>

		case QEI6:	TIM8->CNT = 0;
 8003354:	4b0f      	ldr	r3, [pc, #60]	; (8003394 <QEIReset+0xb8>)
 8003356:	2200      	movs	r2, #0
 8003358:	625a      	str	r2, [r3, #36]	; 0x24
					BIOS_QEI6.count = 0;
 800335a:	4b0f      	ldr	r3, [pc, #60]	; (8003398 <QEIReset+0xbc>)
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]
					break;
 8003360:	bf00      	nop

	}
}
 8003362:	bf00      	nop
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	40010000 	.word	0x40010000
 8003374:	20001b68 	.word	0x20001b68
 8003378:	20001b6c 	.word	0x20001b6c
 800337c:	40000400 	.word	0x40000400
 8003380:	20001b64 	.word	0x20001b64
 8003384:	40000800 	.word	0x40000800
 8003388:	20001b8c 	.word	0x20001b8c
 800338c:	40000c00 	.word	0x40000c00
 8003390:	20001b88 	.word	0x20001b88
 8003394:	40010400 	.word	0x40010400
 8003398:	20001b90 	.word	0x20001b90

0800339c <QEISwap>:
 * Function Return		: None
 * Function Example		: QEISwap(QEI1, QEI_Swap);
 */

void QEISwap(QEI_TypeDef QEIx, QEI_Direction_TypeDef swap )
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	4603      	mov	r3, r0
 80033a4:	460a      	mov	r2, r1
 80033a6:	71fb      	strb	r3, [r7, #7]
 80033a8:	4613      	mov	r3, r2
 80033aa:	71bb      	strb	r3, [r7, #6]

	switch(QEIx){
 80033ac:	79fb      	ldrb	r3, [r7, #7]
 80033ae:	3b01      	subs	r3, #1
 80033b0:	2b05      	cmp	r3, #5
 80033b2:	f200 8089 	bhi.w	80034c8 <QEISwap+0x12c>
 80033b6:	a201      	add	r2, pc, #4	; (adr r2, 80033bc <QEISwap+0x20>)
 80033b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033bc:	080033d5 	.word	0x080033d5
 80033c0:	080033fd 	.word	0x080033fd
 80033c4:	08003429 	.word	0x08003429
 80033c8:	08003451 	.word	0x08003451
 80033cc:	08003479 	.word	0x08003479
 80033d0:	080034a1 	.word	0x080034a1

		case QEI1:	if(swap == QEI_No_Swap)
 80033d4:	79bb      	ldrb	r3, [r7, #6]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d106      	bne.n	80033e8 <QEISwap+0x4c>
						TIM_EncoderInterfaceConfig(TIM1, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 80033da:	2300      	movs	r3, #0
 80033dc:	2200      	movs	r2, #0
 80033de:	2103      	movs	r1, #3
 80033e0:	4842      	ldr	r0, [pc, #264]	; (80034ec <QEISwap+0x150>)
 80033e2:	f7fe fa30 	bl	8001846 <TIM_EncoderInterfaceConfig>
					else if(swap == QEI_Swap)
						TIM_EncoderInterfaceConfig(TIM1, TIM_EncoderMode_TI12, TIM_ICPolarity_Falling, TIM_ICPolarity_Rising);

					break;
 80033e6:	e071      	b.n	80034cc <QEISwap+0x130>
					else if(swap == QEI_Swap)
 80033e8:	79bb      	ldrb	r3, [r7, #6]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d16e      	bne.n	80034cc <QEISwap+0x130>
						TIM_EncoderInterfaceConfig(TIM1, TIM_EncoderMode_TI12, TIM_ICPolarity_Falling, TIM_ICPolarity_Rising);
 80033ee:	2300      	movs	r3, #0
 80033f0:	2202      	movs	r2, #2
 80033f2:	2103      	movs	r1, #3
 80033f4:	483d      	ldr	r0, [pc, #244]	; (80034ec <QEISwap+0x150>)
 80033f6:	f7fe fa26 	bl	8001846 <TIM_EncoderInterfaceConfig>
					break;
 80033fa:	e067      	b.n	80034cc <QEISwap+0x130>

		case QEI2:	if(swap == QEI_No_Swap)
 80033fc:	79bb      	ldrb	r3, [r7, #6]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d107      	bne.n	8003412 <QEISwap+0x76>
						TIM_EncoderInterfaceConfig(TIM2, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 8003402:	2300      	movs	r3, #0
 8003404:	2200      	movs	r2, #0
 8003406:	2103      	movs	r1, #3
 8003408:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800340c:	f7fe fa1b 	bl	8001846 <TIM_EncoderInterfaceConfig>
					else if(swap == QEI_Swap)
						TIM_EncoderInterfaceConfig(TIM2, TIM_EncoderMode_TI12, TIM_ICPolarity_Falling, TIM_ICPolarity_Rising);

					break;
 8003410:	e05e      	b.n	80034d0 <QEISwap+0x134>
					else if(swap == QEI_Swap)
 8003412:	79bb      	ldrb	r3, [r7, #6]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d15b      	bne.n	80034d0 <QEISwap+0x134>
						TIM_EncoderInterfaceConfig(TIM2, TIM_EncoderMode_TI12, TIM_ICPolarity_Falling, TIM_ICPolarity_Rising);
 8003418:	2300      	movs	r3, #0
 800341a:	2202      	movs	r2, #2
 800341c:	2103      	movs	r1, #3
 800341e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003422:	f7fe fa10 	bl	8001846 <TIM_EncoderInterfaceConfig>
					break;
 8003426:	e053      	b.n	80034d0 <QEISwap+0x134>

		case QEI3:	if(swap == QEI_No_Swap)
 8003428:	79bb      	ldrb	r3, [r7, #6]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d106      	bne.n	800343c <QEISwap+0xa0>
						TIM_EncoderInterfaceConfig(TIM3, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 800342e:	2300      	movs	r3, #0
 8003430:	2200      	movs	r2, #0
 8003432:	2103      	movs	r1, #3
 8003434:	482e      	ldr	r0, [pc, #184]	; (80034f0 <QEISwap+0x154>)
 8003436:	f7fe fa06 	bl	8001846 <TIM_EncoderInterfaceConfig>
					else if(swap == QEI_Swap)
						TIM_EncoderInterfaceConfig(TIM3, TIM_EncoderMode_TI12, TIM_ICPolarity_Falling, TIM_ICPolarity_Rising);

					break;
 800343a:	e04b      	b.n	80034d4 <QEISwap+0x138>
					else if(swap == QEI_Swap)
 800343c:	79bb      	ldrb	r3, [r7, #6]
 800343e:	2b01      	cmp	r3, #1
 8003440:	d148      	bne.n	80034d4 <QEISwap+0x138>
						TIM_EncoderInterfaceConfig(TIM3, TIM_EncoderMode_TI12, TIM_ICPolarity_Falling, TIM_ICPolarity_Rising);
 8003442:	2300      	movs	r3, #0
 8003444:	2202      	movs	r2, #2
 8003446:	2103      	movs	r1, #3
 8003448:	4829      	ldr	r0, [pc, #164]	; (80034f0 <QEISwap+0x154>)
 800344a:	f7fe f9fc 	bl	8001846 <TIM_EncoderInterfaceConfig>
					break;
 800344e:	e041      	b.n	80034d4 <QEISwap+0x138>

		case QEI4:	if(swap == QEI_No_Swap)
 8003450:	79bb      	ldrb	r3, [r7, #6]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d106      	bne.n	8003464 <QEISwap+0xc8>
						TIM_EncoderInterfaceConfig(TIM4, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 8003456:	2300      	movs	r3, #0
 8003458:	2200      	movs	r2, #0
 800345a:	2103      	movs	r1, #3
 800345c:	4825      	ldr	r0, [pc, #148]	; (80034f4 <QEISwap+0x158>)
 800345e:	f7fe f9f2 	bl	8001846 <TIM_EncoderInterfaceConfig>
					else if(swap == QEI_Swap)
						TIM_EncoderInterfaceConfig(TIM4, TIM_EncoderMode_TI12, TIM_ICPolarity_Falling, TIM_ICPolarity_Rising);

					break;
 8003462:	e039      	b.n	80034d8 <QEISwap+0x13c>
					else if(swap == QEI_Swap)
 8003464:	79bb      	ldrb	r3, [r7, #6]
 8003466:	2b01      	cmp	r3, #1
 8003468:	d136      	bne.n	80034d8 <QEISwap+0x13c>
						TIM_EncoderInterfaceConfig(TIM4, TIM_EncoderMode_TI12, TIM_ICPolarity_Falling, TIM_ICPolarity_Rising);
 800346a:	2300      	movs	r3, #0
 800346c:	2202      	movs	r2, #2
 800346e:	2103      	movs	r1, #3
 8003470:	4820      	ldr	r0, [pc, #128]	; (80034f4 <QEISwap+0x158>)
 8003472:	f7fe f9e8 	bl	8001846 <TIM_EncoderInterfaceConfig>
					break;
 8003476:	e02f      	b.n	80034d8 <QEISwap+0x13c>

		case QEI5:	if(swap == QEI_No_Swap)
 8003478:	79bb      	ldrb	r3, [r7, #6]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d106      	bne.n	800348c <QEISwap+0xf0>
						TIM_EncoderInterfaceConfig(TIM5, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 800347e:	2300      	movs	r3, #0
 8003480:	2200      	movs	r2, #0
 8003482:	2103      	movs	r1, #3
 8003484:	481c      	ldr	r0, [pc, #112]	; (80034f8 <QEISwap+0x15c>)
 8003486:	f7fe f9de 	bl	8001846 <TIM_EncoderInterfaceConfig>
					else if(swap == QEI_Swap)
						TIM_EncoderInterfaceConfig(TIM5, TIM_EncoderMode_TI12, TIM_ICPolarity_Falling, TIM_ICPolarity_Rising);

					break;
 800348a:	e027      	b.n	80034dc <QEISwap+0x140>
					else if(swap == QEI_Swap)
 800348c:	79bb      	ldrb	r3, [r7, #6]
 800348e:	2b01      	cmp	r3, #1
 8003490:	d124      	bne.n	80034dc <QEISwap+0x140>
						TIM_EncoderInterfaceConfig(TIM5, TIM_EncoderMode_TI12, TIM_ICPolarity_Falling, TIM_ICPolarity_Rising);
 8003492:	2300      	movs	r3, #0
 8003494:	2202      	movs	r2, #2
 8003496:	2103      	movs	r1, #3
 8003498:	4817      	ldr	r0, [pc, #92]	; (80034f8 <QEISwap+0x15c>)
 800349a:	f7fe f9d4 	bl	8001846 <TIM_EncoderInterfaceConfig>
					break;
 800349e:	e01d      	b.n	80034dc <QEISwap+0x140>

		case QEI6:	if(swap == QEI_No_Swap)
 80034a0:	79bb      	ldrb	r3, [r7, #6]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d106      	bne.n	80034b4 <QEISwap+0x118>
						TIM_EncoderInterfaceConfig(TIM8, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 80034a6:	2300      	movs	r3, #0
 80034a8:	2200      	movs	r2, #0
 80034aa:	2103      	movs	r1, #3
 80034ac:	4813      	ldr	r0, [pc, #76]	; (80034fc <QEISwap+0x160>)
 80034ae:	f7fe f9ca 	bl	8001846 <TIM_EncoderInterfaceConfig>
					else if(swap == QEI_Swap)
						TIM_EncoderInterfaceConfig(TIM8, TIM_EncoderMode_TI12, TIM_ICPolarity_Falling, TIM_ICPolarity_Rising);

					break;
 80034b2:	e015      	b.n	80034e0 <QEISwap+0x144>
					else if(swap == QEI_Swap)
 80034b4:	79bb      	ldrb	r3, [r7, #6]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d112      	bne.n	80034e0 <QEISwap+0x144>
						TIM_EncoderInterfaceConfig(TIM8, TIM_EncoderMode_TI12, TIM_ICPolarity_Falling, TIM_ICPolarity_Rising);
 80034ba:	2300      	movs	r3, #0
 80034bc:	2202      	movs	r2, #2
 80034be:	2103      	movs	r1, #3
 80034c0:	480e      	ldr	r0, [pc, #56]	; (80034fc <QEISwap+0x160>)
 80034c2:	f7fe f9c0 	bl	8001846 <TIM_EncoderInterfaceConfig>
					break;
 80034c6:	e00b      	b.n	80034e0 <QEISwap+0x144>

		default: break;
 80034c8:	bf00      	nop
 80034ca:	e00a      	b.n	80034e2 <QEISwap+0x146>
					break;
 80034cc:	bf00      	nop
 80034ce:	e008      	b.n	80034e2 <QEISwap+0x146>
					break;
 80034d0:	bf00      	nop
 80034d2:	e006      	b.n	80034e2 <QEISwap+0x146>
					break;
 80034d4:	bf00      	nop
 80034d6:	e004      	b.n	80034e2 <QEISwap+0x146>
					break;
 80034d8:	bf00      	nop
 80034da:	e002      	b.n	80034e2 <QEISwap+0x146>
					break;
 80034dc:	bf00      	nop
 80034de:	e000      	b.n	80034e2 <QEISwap+0x146>
					break;
 80034e0:	bf00      	nop

	}

}
 80034e2:	bf00      	nop
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	40010000 	.word	0x40010000
 80034f0:	40000400 	.word	0x40000400
 80034f4:	40000800 	.word	0x40000800
 80034f8:	40000c00 	.word	0x40000c00
 80034fc:	40010400 	.word	0x40010400

08003500 <QEIDelay>:
 * Function Return		: None
 * Function Example		: QEIDelay(100);
 */

void QEIDelay(uint8_t value)
{
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	4603      	mov	r3, r0
 8003508:	71fb      	strb	r3, [r7, #7]
	uint8_t currentvalues;
	value = value * 8400;
 800350a:	79fb      	ldrb	r3, [r7, #7]
 800350c:	461a      	mov	r2, r3
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	011b      	lsls	r3, r3, #4
 8003514:	71fb      	strb	r3, [r7, #7]
	while(currentvalues < value)
 8003516:	e002      	b.n	800351e <QEIDelay+0x1e>
	{
		currentvalues++;
 8003518:	7bfb      	ldrb	r3, [r7, #15]
 800351a:	3301      	adds	r3, #1
 800351c:	73fb      	strb	r3, [r7, #15]
	while(currentvalues < value)
 800351e:	7bfa      	ldrb	r2, [r7, #15]
 8003520:	79fb      	ldrb	r3, [r7, #7]
 8003522:	429a      	cmp	r2, r3
 8003524:	d3f8      	bcc.n	8003518 <QEIDelay+0x18>
	}
	currentvalues = 0;
 8003526:	2300      	movs	r3, #0
 8003528:	73fb      	strb	r3, [r7, #15]
}
 800352a:	bf00      	nop
 800352c:	3714      	adds	r7, #20
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr
	...

08003538 <QEIRead>:
 * Function Arguments	: QEIx		where x can be 1 to 5.
 * Function Return		: QEI's count with 32 bits with sign.
 * Function Example		: QEIRead(QEI1);
 */

int32_t QEIRead(QEI_TypeDef QEIx){
 8003538:	b480      	push	{r7}
 800353a:	b085      	sub	sp, #20
 800353c:	af00      	add	r7, sp, #0
 800353e:	4603      	mov	r3, r0
 8003540:	71fb      	strb	r3, [r7, #7]

	int32_t value;
	switch(QEIx){
 8003542:	79fb      	ldrb	r3, [r7, #7]
 8003544:	3b01      	subs	r3, #1
 8003546:	2b05      	cmp	r3, #5
 8003548:	d845      	bhi.n	80035d6 <QEIRead+0x9e>
 800354a:	a201      	add	r2, pc, #4	; (adr r2, 8003550 <QEIRead+0x18>)
 800354c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003550:	08003569 	.word	0x08003569
 8003554:	0800357b 	.word	0x0800357b
 8003558:	0800358f 	.word	0x0800358f
 800355c:	080035a1 	.word	0x080035a1
 8003560:	080035b3 	.word	0x080035b3
 8003564:	080035c5 	.word	0x080035c5

		case QEI1:	BIOS_QEI1.poscnt = TIM1-> CNT;
 8003568:	4b1f      	ldr	r3, [pc, #124]	; (80035e8 <QEIRead+0xb0>)
 800356a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356c:	b29a      	uxth	r2, r3
 800356e:	4b1f      	ldr	r3, [pc, #124]	; (80035ec <QEIRead+0xb4>)
 8003570:	801a      	strh	r2, [r3, #0]
					value = BIOS_QEI1.count;
 8003572:	4b1e      	ldr	r3, [pc, #120]	; (80035ec <QEIRead+0xb4>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	60fb      	str	r3, [r7, #12]
					break;
 8003578:	e02e      	b.n	80035d8 <QEIRead+0xa0>

		case QEI2:	BIOS_QEI2.poscnt = TIM2-> CNT;
 800357a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800357e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003580:	b29a      	uxth	r2, r3
 8003582:	4b1b      	ldr	r3, [pc, #108]	; (80035f0 <QEIRead+0xb8>)
 8003584:	801a      	strh	r2, [r3, #0]
					value = BIOS_QEI2.count;
 8003586:	4b1a      	ldr	r3, [pc, #104]	; (80035f0 <QEIRead+0xb8>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	60fb      	str	r3, [r7, #12]
					break;
 800358c:	e024      	b.n	80035d8 <QEIRead+0xa0>

		case QEI3:	BIOS_QEI3.poscnt = TIM3-> CNT;
 800358e:	4b19      	ldr	r3, [pc, #100]	; (80035f4 <QEIRead+0xbc>)
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003592:	b29a      	uxth	r2, r3
 8003594:	4b18      	ldr	r3, [pc, #96]	; (80035f8 <QEIRead+0xc0>)
 8003596:	801a      	strh	r2, [r3, #0]
					value = BIOS_QEI3.count;
 8003598:	4b17      	ldr	r3, [pc, #92]	; (80035f8 <QEIRead+0xc0>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	60fb      	str	r3, [r7, #12]
					break;
 800359e:	e01b      	b.n	80035d8 <QEIRead+0xa0>

		case QEI4:	BIOS_QEI4.poscnt = TIM4-> CNT;
 80035a0:	4b16      	ldr	r3, [pc, #88]	; (80035fc <QEIRead+0xc4>)
 80035a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	4b16      	ldr	r3, [pc, #88]	; (8003600 <QEIRead+0xc8>)
 80035a8:	801a      	strh	r2, [r3, #0]
					value = BIOS_QEI4.count;
 80035aa:	4b15      	ldr	r3, [pc, #84]	; (8003600 <QEIRead+0xc8>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	60fb      	str	r3, [r7, #12]
					break;
 80035b0:	e012      	b.n	80035d8 <QEIRead+0xa0>

		case QEI5:	BIOS_QEI5.poscnt = TIM5-> CNT;
 80035b2:	4b14      	ldr	r3, [pc, #80]	; (8003604 <QEIRead+0xcc>)
 80035b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b6:	b29a      	uxth	r2, r3
 80035b8:	4b13      	ldr	r3, [pc, #76]	; (8003608 <QEIRead+0xd0>)
 80035ba:	801a      	strh	r2, [r3, #0]
					value = BIOS_QEI5.count;
 80035bc:	4b12      	ldr	r3, [pc, #72]	; (8003608 <QEIRead+0xd0>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	60fb      	str	r3, [r7, #12]
					break;
 80035c2:	e009      	b.n	80035d8 <QEIRead+0xa0>

		case QEI6:	BIOS_QEI6.poscnt = TIM8-> CNT;
 80035c4:	4b11      	ldr	r3, [pc, #68]	; (800360c <QEIRead+0xd4>)
 80035c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c8:	b29a      	uxth	r2, r3
 80035ca:	4b11      	ldr	r3, [pc, #68]	; (8003610 <QEIRead+0xd8>)
 80035cc:	801a      	strh	r2, [r3, #0]
					value = BIOS_QEI6.count;
 80035ce:	4b10      	ldr	r3, [pc, #64]	; (8003610 <QEIRead+0xd8>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	60fb      	str	r3, [r7, #12]
					break;
 80035d4:	e000      	b.n	80035d8 <QEIRead+0xa0>

		default: break;
 80035d6:	bf00      	nop
	}

	return value;
 80035d8:	68fb      	ldr	r3, [r7, #12]
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3714      	adds	r7, #20
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	40010000 	.word	0x40010000
 80035ec:	20001b68 	.word	0x20001b68
 80035f0:	20001b6c 	.word	0x20001b6c
 80035f4:	40000400 	.word	0x40000400
 80035f8:	20001b64 	.word	0x20001b64
 80035fc:	40000800 	.word	0x40000800
 8003600:	20001b8c 	.word	0x20001b8c
 8003604:	40000c00 	.word	0x40000c00
 8003608:	20001b88 	.word	0x20001b88
 800360c:	40010400 	.word	0x40010400
 8003610:	20001b90 	.word	0x20001b90

08003614 <QEI1Init>:
 * Function Example		: QEI1Init();
 */

void QEI1Init(uint16_t preemptionpriority, uint16_t subpriority,
				  GPIO_TypeDef* GPIOx_pulseA, uint16_t GPIO_Pin_pulseA, GPIO_TypeDef* GPIOx_pulseB, uint16_t GPIO_Pin_pulseB)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af02      	add	r7, sp, #8
 800361a:	60ba      	str	r2, [r7, #8]
 800361c:	461a      	mov	r2, r3
 800361e:	4603      	mov	r3, r0
 8003620:	81fb      	strh	r3, [r7, #14]
 8003622:	460b      	mov	r3, r1
 8003624:	81bb      	strh	r3, [r7, #12]
 8003626:	4613      	mov	r3, r2
 8003628:	80fb      	strh	r3, [r7, #6]

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 800362a:	2101      	movs	r1, #1
 800362c:	2001      	movs	r0, #1
 800362e:	f7fd fd55 	bl	80010dc <RCC_APB2PeriphClockCmd>

	GPIOPinsInit (GPIOx_pulseA, GPIO_Pin_pulseA, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8003632:	88f9      	ldrh	r1, [r7, #6]
 8003634:	2301      	movs	r3, #1
 8003636:	9301      	str	r3, [sp, #4]
 8003638:	2302      	movs	r3, #2
 800363a:	9300      	str	r3, [sp, #0]
 800363c:	2300      	movs	r3, #0
 800363e:	2202      	movs	r2, #2
 8003640:	68b8      	ldr	r0, [r7, #8]
 8003642:	f7fe fc3f 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_pulseB, GPIO_Pin_pulseB, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8003646:	8bb9      	ldrh	r1, [r7, #28]
 8003648:	2301      	movs	r3, #1
 800364a:	9301      	str	r3, [sp, #4]
 800364c:	2302      	movs	r3, #2
 800364e:	9300      	str	r3, [sp, #0]
 8003650:	2300      	movs	r3, #0
 8003652:	2202      	movs	r2, #2
 8003654:	69b8      	ldr	r0, [r7, #24]
 8003656:	f7fe fc35 	bl	8001ec4 <GPIOPinsInit>
	AFConfig(TIM1,GPIOx_pulseA, GPIO_Pin_pulseA);
 800365a:	88fb      	ldrh	r3, [r7, #6]
 800365c:	2b80      	cmp	r3, #128	; 0x80
 800365e:	d05e      	beq.n	800371e <QEI1Init+0x10a>
 8003660:	2b80      	cmp	r3, #128	; 0x80
 8003662:	d811      	bhi.n	8003688 <QEI1Init+0x74>
 8003664:	2b08      	cmp	r3, #8
 8003666:	d042      	beq.n	80036ee <QEI1Init+0xda>
 8003668:	2b08      	cmp	r3, #8
 800366a:	d806      	bhi.n	800367a <QEI1Init+0x66>
 800366c:	2b02      	cmp	r3, #2
 800366e:	d032      	beq.n	80036d6 <QEI1Init+0xc2>
 8003670:	2b04      	cmp	r3, #4
 8003672:	d036      	beq.n	80036e2 <QEI1Init+0xce>
 8003674:	2b01      	cmp	r3, #1
 8003676:	d028      	beq.n	80036ca <QEI1Init+0xb6>
 8003678:	e086      	b.n	8003788 <QEI1Init+0x174>
 800367a:	2b20      	cmp	r3, #32
 800367c:	d043      	beq.n	8003706 <QEI1Init+0xf2>
 800367e:	2b40      	cmp	r3, #64	; 0x40
 8003680:	d047      	beq.n	8003712 <QEI1Init+0xfe>
 8003682:	2b10      	cmp	r3, #16
 8003684:	d039      	beq.n	80036fa <QEI1Init+0xe6>
 8003686:	e07f      	b.n	8003788 <QEI1Init+0x174>
 8003688:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800368c:	d05f      	beq.n	800374e <QEI1Init+0x13a>
 800368e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003692:	d809      	bhi.n	80036a8 <QEI1Init+0x94>
 8003694:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003698:	d04d      	beq.n	8003736 <QEI1Init+0x122>
 800369a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800369e:	d050      	beq.n	8003742 <QEI1Init+0x12e>
 80036a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036a4:	d041      	beq.n	800372a <QEI1Init+0x116>
 80036a6:	e06f      	b.n	8003788 <QEI1Init+0x174>
 80036a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036ac:	d05b      	beq.n	8003766 <QEI1Init+0x152>
 80036ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036b2:	d803      	bhi.n	80036bc <QEI1Init+0xa8>
 80036b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036b8:	d04f      	beq.n	800375a <QEI1Init+0x146>
 80036ba:	e065      	b.n	8003788 <QEI1Init+0x174>
 80036bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036c0:	d057      	beq.n	8003772 <QEI1Init+0x15e>
 80036c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036c6:	d05a      	beq.n	800377e <QEI1Init+0x16a>
 80036c8:	e05e      	b.n	8003788 <QEI1Init+0x174>
 80036ca:	2201      	movs	r2, #1
 80036cc:	2100      	movs	r1, #0
 80036ce:	68b8      	ldr	r0, [r7, #8]
 80036d0:	f7fd fbd2 	bl	8000e78 <GPIO_PinAFConfig>
 80036d4:	e058      	b.n	8003788 <QEI1Init+0x174>
 80036d6:	2201      	movs	r2, #1
 80036d8:	2101      	movs	r1, #1
 80036da:	68b8      	ldr	r0, [r7, #8]
 80036dc:	f7fd fbcc 	bl	8000e78 <GPIO_PinAFConfig>
 80036e0:	e052      	b.n	8003788 <QEI1Init+0x174>
 80036e2:	2201      	movs	r2, #1
 80036e4:	2102      	movs	r1, #2
 80036e6:	68b8      	ldr	r0, [r7, #8]
 80036e8:	f7fd fbc6 	bl	8000e78 <GPIO_PinAFConfig>
 80036ec:	e04c      	b.n	8003788 <QEI1Init+0x174>
 80036ee:	2201      	movs	r2, #1
 80036f0:	2103      	movs	r1, #3
 80036f2:	68b8      	ldr	r0, [r7, #8]
 80036f4:	f7fd fbc0 	bl	8000e78 <GPIO_PinAFConfig>
 80036f8:	e046      	b.n	8003788 <QEI1Init+0x174>
 80036fa:	2201      	movs	r2, #1
 80036fc:	2104      	movs	r1, #4
 80036fe:	68b8      	ldr	r0, [r7, #8]
 8003700:	f7fd fbba 	bl	8000e78 <GPIO_PinAFConfig>
 8003704:	e040      	b.n	8003788 <QEI1Init+0x174>
 8003706:	2201      	movs	r2, #1
 8003708:	2105      	movs	r1, #5
 800370a:	68b8      	ldr	r0, [r7, #8]
 800370c:	f7fd fbb4 	bl	8000e78 <GPIO_PinAFConfig>
 8003710:	e03a      	b.n	8003788 <QEI1Init+0x174>
 8003712:	2201      	movs	r2, #1
 8003714:	2106      	movs	r1, #6
 8003716:	68b8      	ldr	r0, [r7, #8]
 8003718:	f7fd fbae 	bl	8000e78 <GPIO_PinAFConfig>
 800371c:	e034      	b.n	8003788 <QEI1Init+0x174>
 800371e:	2201      	movs	r2, #1
 8003720:	2107      	movs	r1, #7
 8003722:	68b8      	ldr	r0, [r7, #8]
 8003724:	f7fd fba8 	bl	8000e78 <GPIO_PinAFConfig>
 8003728:	e02e      	b.n	8003788 <QEI1Init+0x174>
 800372a:	2201      	movs	r2, #1
 800372c:	2108      	movs	r1, #8
 800372e:	68b8      	ldr	r0, [r7, #8]
 8003730:	f7fd fba2 	bl	8000e78 <GPIO_PinAFConfig>
 8003734:	e028      	b.n	8003788 <QEI1Init+0x174>
 8003736:	2201      	movs	r2, #1
 8003738:	2109      	movs	r1, #9
 800373a:	68b8      	ldr	r0, [r7, #8]
 800373c:	f7fd fb9c 	bl	8000e78 <GPIO_PinAFConfig>
 8003740:	e022      	b.n	8003788 <QEI1Init+0x174>
 8003742:	2201      	movs	r2, #1
 8003744:	210a      	movs	r1, #10
 8003746:	68b8      	ldr	r0, [r7, #8]
 8003748:	f7fd fb96 	bl	8000e78 <GPIO_PinAFConfig>
 800374c:	e01c      	b.n	8003788 <QEI1Init+0x174>
 800374e:	2201      	movs	r2, #1
 8003750:	210b      	movs	r1, #11
 8003752:	68b8      	ldr	r0, [r7, #8]
 8003754:	f7fd fb90 	bl	8000e78 <GPIO_PinAFConfig>
 8003758:	e016      	b.n	8003788 <QEI1Init+0x174>
 800375a:	2201      	movs	r2, #1
 800375c:	210c      	movs	r1, #12
 800375e:	68b8      	ldr	r0, [r7, #8]
 8003760:	f7fd fb8a 	bl	8000e78 <GPIO_PinAFConfig>
 8003764:	e010      	b.n	8003788 <QEI1Init+0x174>
 8003766:	2201      	movs	r2, #1
 8003768:	210d      	movs	r1, #13
 800376a:	68b8      	ldr	r0, [r7, #8]
 800376c:	f7fd fb84 	bl	8000e78 <GPIO_PinAFConfig>
 8003770:	e00a      	b.n	8003788 <QEI1Init+0x174>
 8003772:	2201      	movs	r2, #1
 8003774:	210e      	movs	r1, #14
 8003776:	68b8      	ldr	r0, [r7, #8]
 8003778:	f7fd fb7e 	bl	8000e78 <GPIO_PinAFConfig>
 800377c:	e004      	b.n	8003788 <QEI1Init+0x174>
 800377e:	2201      	movs	r2, #1
 8003780:	210f      	movs	r1, #15
 8003782:	68b8      	ldr	r0, [r7, #8]
 8003784:	f7fd fb78 	bl	8000e78 <GPIO_PinAFConfig>
 8003788:	bf00      	nop
	AFConfig(TIM1,GPIOx_pulseB, GPIO_Pin_pulseB);
 800378a:	8bbb      	ldrh	r3, [r7, #28]
 800378c:	2b80      	cmp	r3, #128	; 0x80
 800378e:	d05e      	beq.n	800384e <QEI1Init+0x23a>
 8003790:	2b80      	cmp	r3, #128	; 0x80
 8003792:	d811      	bhi.n	80037b8 <QEI1Init+0x1a4>
 8003794:	2b08      	cmp	r3, #8
 8003796:	d042      	beq.n	800381e <QEI1Init+0x20a>
 8003798:	2b08      	cmp	r3, #8
 800379a:	d806      	bhi.n	80037aa <QEI1Init+0x196>
 800379c:	2b02      	cmp	r3, #2
 800379e:	d032      	beq.n	8003806 <QEI1Init+0x1f2>
 80037a0:	2b04      	cmp	r3, #4
 80037a2:	d036      	beq.n	8003812 <QEI1Init+0x1fe>
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d028      	beq.n	80037fa <QEI1Init+0x1e6>
 80037a8:	e086      	b.n	80038b8 <QEI1Init+0x2a4>
 80037aa:	2b20      	cmp	r3, #32
 80037ac:	d043      	beq.n	8003836 <QEI1Init+0x222>
 80037ae:	2b40      	cmp	r3, #64	; 0x40
 80037b0:	d047      	beq.n	8003842 <QEI1Init+0x22e>
 80037b2:	2b10      	cmp	r3, #16
 80037b4:	d039      	beq.n	800382a <QEI1Init+0x216>
 80037b6:	e07f      	b.n	80038b8 <QEI1Init+0x2a4>
 80037b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037bc:	d05f      	beq.n	800387e <QEI1Init+0x26a>
 80037be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037c2:	d809      	bhi.n	80037d8 <QEI1Init+0x1c4>
 80037c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037c8:	d04d      	beq.n	8003866 <QEI1Init+0x252>
 80037ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037ce:	d050      	beq.n	8003872 <QEI1Init+0x25e>
 80037d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037d4:	d041      	beq.n	800385a <QEI1Init+0x246>
 80037d6:	e06f      	b.n	80038b8 <QEI1Init+0x2a4>
 80037d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037dc:	d05b      	beq.n	8003896 <QEI1Init+0x282>
 80037de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037e2:	d803      	bhi.n	80037ec <QEI1Init+0x1d8>
 80037e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037e8:	d04f      	beq.n	800388a <QEI1Init+0x276>
 80037ea:	e065      	b.n	80038b8 <QEI1Init+0x2a4>
 80037ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037f0:	d057      	beq.n	80038a2 <QEI1Init+0x28e>
 80037f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037f6:	d05a      	beq.n	80038ae <QEI1Init+0x29a>
 80037f8:	e05e      	b.n	80038b8 <QEI1Init+0x2a4>
 80037fa:	2201      	movs	r2, #1
 80037fc:	2100      	movs	r1, #0
 80037fe:	69b8      	ldr	r0, [r7, #24]
 8003800:	f7fd fb3a 	bl	8000e78 <GPIO_PinAFConfig>
 8003804:	e058      	b.n	80038b8 <QEI1Init+0x2a4>
 8003806:	2201      	movs	r2, #1
 8003808:	2101      	movs	r1, #1
 800380a:	69b8      	ldr	r0, [r7, #24]
 800380c:	f7fd fb34 	bl	8000e78 <GPIO_PinAFConfig>
 8003810:	e052      	b.n	80038b8 <QEI1Init+0x2a4>
 8003812:	2201      	movs	r2, #1
 8003814:	2102      	movs	r1, #2
 8003816:	69b8      	ldr	r0, [r7, #24]
 8003818:	f7fd fb2e 	bl	8000e78 <GPIO_PinAFConfig>
 800381c:	e04c      	b.n	80038b8 <QEI1Init+0x2a4>
 800381e:	2201      	movs	r2, #1
 8003820:	2103      	movs	r1, #3
 8003822:	69b8      	ldr	r0, [r7, #24]
 8003824:	f7fd fb28 	bl	8000e78 <GPIO_PinAFConfig>
 8003828:	e046      	b.n	80038b8 <QEI1Init+0x2a4>
 800382a:	2201      	movs	r2, #1
 800382c:	2104      	movs	r1, #4
 800382e:	69b8      	ldr	r0, [r7, #24]
 8003830:	f7fd fb22 	bl	8000e78 <GPIO_PinAFConfig>
 8003834:	e040      	b.n	80038b8 <QEI1Init+0x2a4>
 8003836:	2201      	movs	r2, #1
 8003838:	2105      	movs	r1, #5
 800383a:	69b8      	ldr	r0, [r7, #24]
 800383c:	f7fd fb1c 	bl	8000e78 <GPIO_PinAFConfig>
 8003840:	e03a      	b.n	80038b8 <QEI1Init+0x2a4>
 8003842:	2201      	movs	r2, #1
 8003844:	2106      	movs	r1, #6
 8003846:	69b8      	ldr	r0, [r7, #24]
 8003848:	f7fd fb16 	bl	8000e78 <GPIO_PinAFConfig>
 800384c:	e034      	b.n	80038b8 <QEI1Init+0x2a4>
 800384e:	2201      	movs	r2, #1
 8003850:	2107      	movs	r1, #7
 8003852:	69b8      	ldr	r0, [r7, #24]
 8003854:	f7fd fb10 	bl	8000e78 <GPIO_PinAFConfig>
 8003858:	e02e      	b.n	80038b8 <QEI1Init+0x2a4>
 800385a:	2201      	movs	r2, #1
 800385c:	2108      	movs	r1, #8
 800385e:	69b8      	ldr	r0, [r7, #24]
 8003860:	f7fd fb0a 	bl	8000e78 <GPIO_PinAFConfig>
 8003864:	e028      	b.n	80038b8 <QEI1Init+0x2a4>
 8003866:	2201      	movs	r2, #1
 8003868:	2109      	movs	r1, #9
 800386a:	69b8      	ldr	r0, [r7, #24]
 800386c:	f7fd fb04 	bl	8000e78 <GPIO_PinAFConfig>
 8003870:	e022      	b.n	80038b8 <QEI1Init+0x2a4>
 8003872:	2201      	movs	r2, #1
 8003874:	210a      	movs	r1, #10
 8003876:	69b8      	ldr	r0, [r7, #24]
 8003878:	f7fd fafe 	bl	8000e78 <GPIO_PinAFConfig>
 800387c:	e01c      	b.n	80038b8 <QEI1Init+0x2a4>
 800387e:	2201      	movs	r2, #1
 8003880:	210b      	movs	r1, #11
 8003882:	69b8      	ldr	r0, [r7, #24]
 8003884:	f7fd faf8 	bl	8000e78 <GPIO_PinAFConfig>
 8003888:	e016      	b.n	80038b8 <QEI1Init+0x2a4>
 800388a:	2201      	movs	r2, #1
 800388c:	210c      	movs	r1, #12
 800388e:	69b8      	ldr	r0, [r7, #24]
 8003890:	f7fd faf2 	bl	8000e78 <GPIO_PinAFConfig>
 8003894:	e010      	b.n	80038b8 <QEI1Init+0x2a4>
 8003896:	2201      	movs	r2, #1
 8003898:	210d      	movs	r1, #13
 800389a:	69b8      	ldr	r0, [r7, #24]
 800389c:	f7fd faec 	bl	8000e78 <GPIO_PinAFConfig>
 80038a0:	e00a      	b.n	80038b8 <QEI1Init+0x2a4>
 80038a2:	2201      	movs	r2, #1
 80038a4:	210e      	movs	r1, #14
 80038a6:	69b8      	ldr	r0, [r7, #24]
 80038a8:	f7fd fae6 	bl	8000e78 <GPIO_PinAFConfig>
 80038ac:	e004      	b.n	80038b8 <QEI1Init+0x2a4>
 80038ae:	2201      	movs	r2, #1
 80038b0:	210f      	movs	r1, #15
 80038b2:	69b8      	ldr	r0, [r7, #24]
 80038b4:	f7fd fae0 	bl	8000e78 <GPIO_PinAFConfig>
 80038b8:	bf00      	nop

	BIOS_QEI1_TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 80038ba:	4b1e      	ldr	r3, [pc, #120]	; (8003934 <QEI1Init+0x320>)
 80038bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80038c0:	605a      	str	r2, [r3, #4]
	BIOS_QEI1_TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80038c2:	4b1c      	ldr	r3, [pc, #112]	; (8003934 <QEI1Init+0x320>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	801a      	strh	r2, [r3, #0]
	BIOS_QEI1_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80038c8:	4b1a      	ldr	r3, [pc, #104]	; (8003934 <QEI1Init+0x320>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	811a      	strh	r2, [r3, #8]
	BIOS_QEI1_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80038ce:	4b19      	ldr	r3, [pc, #100]	; (8003934 <QEI1Init+0x320>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM1, &BIOS_QEI1_TIM_TimeBaseStructure);
 80038d4:	4917      	ldr	r1, [pc, #92]	; (8003934 <QEI1Init+0x320>)
 80038d6:	4818      	ldr	r0, [pc, #96]	; (8003938 <QEI1Init+0x324>)
 80038d8:	f7fd fc20 	bl	800111c <TIM_TimeBaseInit>
	TIM_EncoderInterfaceConfig(TIM1, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 80038dc:	2300      	movs	r3, #0
 80038de:	2200      	movs	r2, #0
 80038e0:	2103      	movs	r1, #3
 80038e2:	4815      	ldr	r0, [pc, #84]	; (8003938 <QEI1Init+0x324>)
 80038e4:	f7fd ffaf 	bl	8001846 <TIM_EncoderInterfaceConfig>
	TIM_ARRPreloadConfig(TIM1, ENABLE);
 80038e8:	2101      	movs	r1, #1
 80038ea:	4813      	ldr	r0, [pc, #76]	; (8003938 <QEI1Init+0x324>)
 80038ec:	f7fd fc82 	bl	80011f4 <TIM_ARRPreloadConfig>

	TIM_ClearITPendingBit(TIM1, TIM_IT_Update );
 80038f0:	2101      	movs	r1, #1
 80038f2:	4811      	ldr	r0, [pc, #68]	; (8003938 <QEI1Init+0x324>)
 80038f4:	f7fd ff96 	bl	8001824 <TIM_ClearITPendingBit>
	TIM_ITConfig(TIM1, TIM_IT_Update, ENABLE);
 80038f8:	2201      	movs	r2, #1
 80038fa:	2101      	movs	r1, #1
 80038fc:	480e      	ldr	r0, [pc, #56]	; (8003938 <QEI1Init+0x324>)
 80038fe:	f7fd ff43 	bl	8001788 <TIM_ITConfig>

	BIOS_QEI1_NVIC_InitStructure.NVIC_IRQChannel = TIM1_UP_TIM10_IRQn;
 8003902:	4b0e      	ldr	r3, [pc, #56]	; (800393c <QEI1Init+0x328>)
 8003904:	2219      	movs	r2, #25
 8003906:	701a      	strb	r2, [r3, #0]
	BIOS_QEI1_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 8003908:	89fb      	ldrh	r3, [r7, #14]
 800390a:	b2da      	uxtb	r2, r3
 800390c:	4b0b      	ldr	r3, [pc, #44]	; (800393c <QEI1Init+0x328>)
 800390e:	705a      	strb	r2, [r3, #1]
	BIOS_QEI1_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 8003910:	89bb      	ldrh	r3, [r7, #12]
 8003912:	b2da      	uxtb	r2, r3
 8003914:	4b09      	ldr	r3, [pc, #36]	; (800393c <QEI1Init+0x328>)
 8003916:	709a      	strb	r2, [r3, #2]
	BIOS_QEI1_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003918:	4b08      	ldr	r3, [pc, #32]	; (800393c <QEI1Init+0x328>)
 800391a:	2201      	movs	r2, #1
 800391c:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_QEI1_NVIC_InitStructure);
 800391e:	4807      	ldr	r0, [pc, #28]	; (800393c <QEI1Init+0x328>)
 8003920:	f7fd f9a2 	bl	8000c68 <NVIC_Init>
	TIM_Cmd(TIM1, ENABLE);
 8003924:	2101      	movs	r1, #1
 8003926:	4804      	ldr	r0, [pc, #16]	; (8003938 <QEI1Init+0x324>)
 8003928:	f7fd fc84 	bl	8001234 <TIM_Cmd>
}
 800392c:	bf00      	nop
 800392e:	3710      	adds	r7, #16
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	20000780 	.word	0x20000780
 8003938:	40010000 	.word	0x40010000
 800393c:	2000078c 	.word	0x2000078c

08003940 <QEI2Init>:
 * Function Example		: QEI2Init();
 */

void QEI2Init(uint16_t preemptionpriority, uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_pulseA, uint16_t GPIO_Pin_pulseA, GPIO_TypeDef* GPIOx_pulseB, uint16_t GPIO_Pin_pulseB)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b086      	sub	sp, #24
 8003944:	af02      	add	r7, sp, #8
 8003946:	60ba      	str	r2, [r7, #8]
 8003948:	461a      	mov	r2, r3
 800394a:	4603      	mov	r3, r0
 800394c:	81fb      	strh	r3, [r7, #14]
 800394e:	460b      	mov	r3, r1
 8003950:	81bb      	strh	r3, [r7, #12]
 8003952:	4613      	mov	r3, r2
 8003954:	80fb      	strh	r3, [r7, #6]

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8003956:	2101      	movs	r1, #1
 8003958:	2001      	movs	r0, #1
 800395a:	f7fd fb9f 	bl	800109c <RCC_APB1PeriphClockCmd>

	GPIOPinsInit (GPIOx_pulseA, GPIO_Pin_pulseA, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 800395e:	88f9      	ldrh	r1, [r7, #6]
 8003960:	2301      	movs	r3, #1
 8003962:	9301      	str	r3, [sp, #4]
 8003964:	2302      	movs	r3, #2
 8003966:	9300      	str	r3, [sp, #0]
 8003968:	2300      	movs	r3, #0
 800396a:	2202      	movs	r2, #2
 800396c:	68b8      	ldr	r0, [r7, #8]
 800396e:	f7fe faa9 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_pulseB, GPIO_Pin_pulseB, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8003972:	8bb9      	ldrh	r1, [r7, #28]
 8003974:	2301      	movs	r3, #1
 8003976:	9301      	str	r3, [sp, #4]
 8003978:	2302      	movs	r3, #2
 800397a:	9300      	str	r3, [sp, #0]
 800397c:	2300      	movs	r3, #0
 800397e:	2202      	movs	r2, #2
 8003980:	69b8      	ldr	r0, [r7, #24]
 8003982:	f7fe fa9f 	bl	8001ec4 <GPIOPinsInit>
	AFConfig(TIM2,GPIOx_pulseA, GPIO_Pin_pulseA);
 8003986:	88fb      	ldrh	r3, [r7, #6]
 8003988:	2b80      	cmp	r3, #128	; 0x80
 800398a:	d05e      	beq.n	8003a4a <QEI2Init+0x10a>
 800398c:	2b80      	cmp	r3, #128	; 0x80
 800398e:	d811      	bhi.n	80039b4 <QEI2Init+0x74>
 8003990:	2b08      	cmp	r3, #8
 8003992:	d042      	beq.n	8003a1a <QEI2Init+0xda>
 8003994:	2b08      	cmp	r3, #8
 8003996:	d806      	bhi.n	80039a6 <QEI2Init+0x66>
 8003998:	2b02      	cmp	r3, #2
 800399a:	d032      	beq.n	8003a02 <QEI2Init+0xc2>
 800399c:	2b04      	cmp	r3, #4
 800399e:	d036      	beq.n	8003a0e <QEI2Init+0xce>
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d028      	beq.n	80039f6 <QEI2Init+0xb6>
 80039a4:	e086      	b.n	8003ab4 <QEI2Init+0x174>
 80039a6:	2b20      	cmp	r3, #32
 80039a8:	d043      	beq.n	8003a32 <QEI2Init+0xf2>
 80039aa:	2b40      	cmp	r3, #64	; 0x40
 80039ac:	d047      	beq.n	8003a3e <QEI2Init+0xfe>
 80039ae:	2b10      	cmp	r3, #16
 80039b0:	d039      	beq.n	8003a26 <QEI2Init+0xe6>
 80039b2:	e07f      	b.n	8003ab4 <QEI2Init+0x174>
 80039b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039b8:	d05f      	beq.n	8003a7a <QEI2Init+0x13a>
 80039ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039be:	d809      	bhi.n	80039d4 <QEI2Init+0x94>
 80039c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039c4:	d04d      	beq.n	8003a62 <QEI2Init+0x122>
 80039c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039ca:	d050      	beq.n	8003a6e <QEI2Init+0x12e>
 80039cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039d0:	d041      	beq.n	8003a56 <QEI2Init+0x116>
 80039d2:	e06f      	b.n	8003ab4 <QEI2Init+0x174>
 80039d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039d8:	d05b      	beq.n	8003a92 <QEI2Init+0x152>
 80039da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039de:	d803      	bhi.n	80039e8 <QEI2Init+0xa8>
 80039e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039e4:	d04f      	beq.n	8003a86 <QEI2Init+0x146>
 80039e6:	e065      	b.n	8003ab4 <QEI2Init+0x174>
 80039e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039ec:	d057      	beq.n	8003a9e <QEI2Init+0x15e>
 80039ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039f2:	d05a      	beq.n	8003aaa <QEI2Init+0x16a>
 80039f4:	e05e      	b.n	8003ab4 <QEI2Init+0x174>
 80039f6:	2201      	movs	r2, #1
 80039f8:	2100      	movs	r1, #0
 80039fa:	68b8      	ldr	r0, [r7, #8]
 80039fc:	f7fd fa3c 	bl	8000e78 <GPIO_PinAFConfig>
 8003a00:	e058      	b.n	8003ab4 <QEI2Init+0x174>
 8003a02:	2201      	movs	r2, #1
 8003a04:	2101      	movs	r1, #1
 8003a06:	68b8      	ldr	r0, [r7, #8]
 8003a08:	f7fd fa36 	bl	8000e78 <GPIO_PinAFConfig>
 8003a0c:	e052      	b.n	8003ab4 <QEI2Init+0x174>
 8003a0e:	2201      	movs	r2, #1
 8003a10:	2102      	movs	r1, #2
 8003a12:	68b8      	ldr	r0, [r7, #8]
 8003a14:	f7fd fa30 	bl	8000e78 <GPIO_PinAFConfig>
 8003a18:	e04c      	b.n	8003ab4 <QEI2Init+0x174>
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	2103      	movs	r1, #3
 8003a1e:	68b8      	ldr	r0, [r7, #8]
 8003a20:	f7fd fa2a 	bl	8000e78 <GPIO_PinAFConfig>
 8003a24:	e046      	b.n	8003ab4 <QEI2Init+0x174>
 8003a26:	2201      	movs	r2, #1
 8003a28:	2104      	movs	r1, #4
 8003a2a:	68b8      	ldr	r0, [r7, #8]
 8003a2c:	f7fd fa24 	bl	8000e78 <GPIO_PinAFConfig>
 8003a30:	e040      	b.n	8003ab4 <QEI2Init+0x174>
 8003a32:	2201      	movs	r2, #1
 8003a34:	2105      	movs	r1, #5
 8003a36:	68b8      	ldr	r0, [r7, #8]
 8003a38:	f7fd fa1e 	bl	8000e78 <GPIO_PinAFConfig>
 8003a3c:	e03a      	b.n	8003ab4 <QEI2Init+0x174>
 8003a3e:	2201      	movs	r2, #1
 8003a40:	2106      	movs	r1, #6
 8003a42:	68b8      	ldr	r0, [r7, #8]
 8003a44:	f7fd fa18 	bl	8000e78 <GPIO_PinAFConfig>
 8003a48:	e034      	b.n	8003ab4 <QEI2Init+0x174>
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	2107      	movs	r1, #7
 8003a4e:	68b8      	ldr	r0, [r7, #8]
 8003a50:	f7fd fa12 	bl	8000e78 <GPIO_PinAFConfig>
 8003a54:	e02e      	b.n	8003ab4 <QEI2Init+0x174>
 8003a56:	2201      	movs	r2, #1
 8003a58:	2108      	movs	r1, #8
 8003a5a:	68b8      	ldr	r0, [r7, #8]
 8003a5c:	f7fd fa0c 	bl	8000e78 <GPIO_PinAFConfig>
 8003a60:	e028      	b.n	8003ab4 <QEI2Init+0x174>
 8003a62:	2201      	movs	r2, #1
 8003a64:	2109      	movs	r1, #9
 8003a66:	68b8      	ldr	r0, [r7, #8]
 8003a68:	f7fd fa06 	bl	8000e78 <GPIO_PinAFConfig>
 8003a6c:	e022      	b.n	8003ab4 <QEI2Init+0x174>
 8003a6e:	2201      	movs	r2, #1
 8003a70:	210a      	movs	r1, #10
 8003a72:	68b8      	ldr	r0, [r7, #8]
 8003a74:	f7fd fa00 	bl	8000e78 <GPIO_PinAFConfig>
 8003a78:	e01c      	b.n	8003ab4 <QEI2Init+0x174>
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	210b      	movs	r1, #11
 8003a7e:	68b8      	ldr	r0, [r7, #8]
 8003a80:	f7fd f9fa 	bl	8000e78 <GPIO_PinAFConfig>
 8003a84:	e016      	b.n	8003ab4 <QEI2Init+0x174>
 8003a86:	2201      	movs	r2, #1
 8003a88:	210c      	movs	r1, #12
 8003a8a:	68b8      	ldr	r0, [r7, #8]
 8003a8c:	f7fd f9f4 	bl	8000e78 <GPIO_PinAFConfig>
 8003a90:	e010      	b.n	8003ab4 <QEI2Init+0x174>
 8003a92:	2201      	movs	r2, #1
 8003a94:	210d      	movs	r1, #13
 8003a96:	68b8      	ldr	r0, [r7, #8]
 8003a98:	f7fd f9ee 	bl	8000e78 <GPIO_PinAFConfig>
 8003a9c:	e00a      	b.n	8003ab4 <QEI2Init+0x174>
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	210e      	movs	r1, #14
 8003aa2:	68b8      	ldr	r0, [r7, #8]
 8003aa4:	f7fd f9e8 	bl	8000e78 <GPIO_PinAFConfig>
 8003aa8:	e004      	b.n	8003ab4 <QEI2Init+0x174>
 8003aaa:	2201      	movs	r2, #1
 8003aac:	210f      	movs	r1, #15
 8003aae:	68b8      	ldr	r0, [r7, #8]
 8003ab0:	f7fd f9e2 	bl	8000e78 <GPIO_PinAFConfig>
 8003ab4:	bf00      	nop
	AFConfig(TIM2,GPIOx_pulseB, GPIO_Pin_pulseB);
 8003ab6:	8bbb      	ldrh	r3, [r7, #28]
 8003ab8:	2b80      	cmp	r3, #128	; 0x80
 8003aba:	d05e      	beq.n	8003b7a <QEI2Init+0x23a>
 8003abc:	2b80      	cmp	r3, #128	; 0x80
 8003abe:	d811      	bhi.n	8003ae4 <QEI2Init+0x1a4>
 8003ac0:	2b08      	cmp	r3, #8
 8003ac2:	d042      	beq.n	8003b4a <QEI2Init+0x20a>
 8003ac4:	2b08      	cmp	r3, #8
 8003ac6:	d806      	bhi.n	8003ad6 <QEI2Init+0x196>
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d032      	beq.n	8003b32 <QEI2Init+0x1f2>
 8003acc:	2b04      	cmp	r3, #4
 8003ace:	d036      	beq.n	8003b3e <QEI2Init+0x1fe>
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d028      	beq.n	8003b26 <QEI2Init+0x1e6>
 8003ad4:	e086      	b.n	8003be4 <QEI2Init+0x2a4>
 8003ad6:	2b20      	cmp	r3, #32
 8003ad8:	d043      	beq.n	8003b62 <QEI2Init+0x222>
 8003ada:	2b40      	cmp	r3, #64	; 0x40
 8003adc:	d047      	beq.n	8003b6e <QEI2Init+0x22e>
 8003ade:	2b10      	cmp	r3, #16
 8003ae0:	d039      	beq.n	8003b56 <QEI2Init+0x216>
 8003ae2:	e07f      	b.n	8003be4 <QEI2Init+0x2a4>
 8003ae4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ae8:	d05f      	beq.n	8003baa <QEI2Init+0x26a>
 8003aea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003aee:	d809      	bhi.n	8003b04 <QEI2Init+0x1c4>
 8003af0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003af4:	d04d      	beq.n	8003b92 <QEI2Init+0x252>
 8003af6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003afa:	d050      	beq.n	8003b9e <QEI2Init+0x25e>
 8003afc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b00:	d041      	beq.n	8003b86 <QEI2Init+0x246>
 8003b02:	e06f      	b.n	8003be4 <QEI2Init+0x2a4>
 8003b04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b08:	d05b      	beq.n	8003bc2 <QEI2Init+0x282>
 8003b0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b0e:	d803      	bhi.n	8003b18 <QEI2Init+0x1d8>
 8003b10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b14:	d04f      	beq.n	8003bb6 <QEI2Init+0x276>
 8003b16:	e065      	b.n	8003be4 <QEI2Init+0x2a4>
 8003b18:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b1c:	d057      	beq.n	8003bce <QEI2Init+0x28e>
 8003b1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b22:	d05a      	beq.n	8003bda <QEI2Init+0x29a>
 8003b24:	e05e      	b.n	8003be4 <QEI2Init+0x2a4>
 8003b26:	2201      	movs	r2, #1
 8003b28:	2100      	movs	r1, #0
 8003b2a:	69b8      	ldr	r0, [r7, #24]
 8003b2c:	f7fd f9a4 	bl	8000e78 <GPIO_PinAFConfig>
 8003b30:	e058      	b.n	8003be4 <QEI2Init+0x2a4>
 8003b32:	2201      	movs	r2, #1
 8003b34:	2101      	movs	r1, #1
 8003b36:	69b8      	ldr	r0, [r7, #24]
 8003b38:	f7fd f99e 	bl	8000e78 <GPIO_PinAFConfig>
 8003b3c:	e052      	b.n	8003be4 <QEI2Init+0x2a4>
 8003b3e:	2201      	movs	r2, #1
 8003b40:	2102      	movs	r1, #2
 8003b42:	69b8      	ldr	r0, [r7, #24]
 8003b44:	f7fd f998 	bl	8000e78 <GPIO_PinAFConfig>
 8003b48:	e04c      	b.n	8003be4 <QEI2Init+0x2a4>
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	2103      	movs	r1, #3
 8003b4e:	69b8      	ldr	r0, [r7, #24]
 8003b50:	f7fd f992 	bl	8000e78 <GPIO_PinAFConfig>
 8003b54:	e046      	b.n	8003be4 <QEI2Init+0x2a4>
 8003b56:	2201      	movs	r2, #1
 8003b58:	2104      	movs	r1, #4
 8003b5a:	69b8      	ldr	r0, [r7, #24]
 8003b5c:	f7fd f98c 	bl	8000e78 <GPIO_PinAFConfig>
 8003b60:	e040      	b.n	8003be4 <QEI2Init+0x2a4>
 8003b62:	2201      	movs	r2, #1
 8003b64:	2105      	movs	r1, #5
 8003b66:	69b8      	ldr	r0, [r7, #24]
 8003b68:	f7fd f986 	bl	8000e78 <GPIO_PinAFConfig>
 8003b6c:	e03a      	b.n	8003be4 <QEI2Init+0x2a4>
 8003b6e:	2201      	movs	r2, #1
 8003b70:	2106      	movs	r1, #6
 8003b72:	69b8      	ldr	r0, [r7, #24]
 8003b74:	f7fd f980 	bl	8000e78 <GPIO_PinAFConfig>
 8003b78:	e034      	b.n	8003be4 <QEI2Init+0x2a4>
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	2107      	movs	r1, #7
 8003b7e:	69b8      	ldr	r0, [r7, #24]
 8003b80:	f7fd f97a 	bl	8000e78 <GPIO_PinAFConfig>
 8003b84:	e02e      	b.n	8003be4 <QEI2Init+0x2a4>
 8003b86:	2201      	movs	r2, #1
 8003b88:	2108      	movs	r1, #8
 8003b8a:	69b8      	ldr	r0, [r7, #24]
 8003b8c:	f7fd f974 	bl	8000e78 <GPIO_PinAFConfig>
 8003b90:	e028      	b.n	8003be4 <QEI2Init+0x2a4>
 8003b92:	2201      	movs	r2, #1
 8003b94:	2109      	movs	r1, #9
 8003b96:	69b8      	ldr	r0, [r7, #24]
 8003b98:	f7fd f96e 	bl	8000e78 <GPIO_PinAFConfig>
 8003b9c:	e022      	b.n	8003be4 <QEI2Init+0x2a4>
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	210a      	movs	r1, #10
 8003ba2:	69b8      	ldr	r0, [r7, #24]
 8003ba4:	f7fd f968 	bl	8000e78 <GPIO_PinAFConfig>
 8003ba8:	e01c      	b.n	8003be4 <QEI2Init+0x2a4>
 8003baa:	2201      	movs	r2, #1
 8003bac:	210b      	movs	r1, #11
 8003bae:	69b8      	ldr	r0, [r7, #24]
 8003bb0:	f7fd f962 	bl	8000e78 <GPIO_PinAFConfig>
 8003bb4:	e016      	b.n	8003be4 <QEI2Init+0x2a4>
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	210c      	movs	r1, #12
 8003bba:	69b8      	ldr	r0, [r7, #24]
 8003bbc:	f7fd f95c 	bl	8000e78 <GPIO_PinAFConfig>
 8003bc0:	e010      	b.n	8003be4 <QEI2Init+0x2a4>
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	210d      	movs	r1, #13
 8003bc6:	69b8      	ldr	r0, [r7, #24]
 8003bc8:	f7fd f956 	bl	8000e78 <GPIO_PinAFConfig>
 8003bcc:	e00a      	b.n	8003be4 <QEI2Init+0x2a4>
 8003bce:	2201      	movs	r2, #1
 8003bd0:	210e      	movs	r1, #14
 8003bd2:	69b8      	ldr	r0, [r7, #24]
 8003bd4:	f7fd f950 	bl	8000e78 <GPIO_PinAFConfig>
 8003bd8:	e004      	b.n	8003be4 <QEI2Init+0x2a4>
 8003bda:	2201      	movs	r2, #1
 8003bdc:	210f      	movs	r1, #15
 8003bde:	69b8      	ldr	r0, [r7, #24]
 8003be0:	f7fd f94a 	bl	8000e78 <GPIO_PinAFConfig>
 8003be4:	bf00      	nop

	BIOS_QEI2_TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 8003be6:	4b21      	ldr	r3, [pc, #132]	; (8003c6c <QEI2Init+0x32c>)
 8003be8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003bec:	605a      	str	r2, [r3, #4]
	BIOS_QEI2_TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8003bee:	4b1f      	ldr	r3, [pc, #124]	; (8003c6c <QEI2Init+0x32c>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	801a      	strh	r2, [r3, #0]
	BIOS_QEI2_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8003bf4:	4b1d      	ldr	r3, [pc, #116]	; (8003c6c <QEI2Init+0x32c>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	811a      	strh	r2, [r3, #8]
	BIOS_QEI2_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8003bfa:	4b1c      	ldr	r3, [pc, #112]	; (8003c6c <QEI2Init+0x32c>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM2, &BIOS_QEI2_TIM_TimeBaseStructure);
 8003c00:	491a      	ldr	r1, [pc, #104]	; (8003c6c <QEI2Init+0x32c>)
 8003c02:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003c06:	f7fd fa89 	bl	800111c <TIM_TimeBaseInit>
	TIM_EncoderInterfaceConfig(TIM2, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	2103      	movs	r1, #3
 8003c10:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003c14:	f7fd fe17 	bl	8001846 <TIM_EncoderInterfaceConfig>
	TIM_ARRPreloadConfig(TIM2, ENABLE);
 8003c18:	2101      	movs	r1, #1
 8003c1a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003c1e:	f7fd fae9 	bl	80011f4 <TIM_ARRPreloadConfig>

	TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8003c22:	2101      	movs	r1, #1
 8003c24:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003c28:	f7fd fdfc 	bl	8001824 <TIM_ClearITPendingBit>
    TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	2101      	movs	r1, #1
 8003c30:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003c34:	f7fd fda8 	bl	8001788 <TIM_ITConfig>

	BIOS_QEI2_NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8003c38:	4b0d      	ldr	r3, [pc, #52]	; (8003c70 <QEI2Init+0x330>)
 8003c3a:	221c      	movs	r2, #28
 8003c3c:	701a      	strb	r2, [r3, #0]
	BIOS_QEI2_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 8003c3e:	89fb      	ldrh	r3, [r7, #14]
 8003c40:	b2da      	uxtb	r2, r3
 8003c42:	4b0b      	ldr	r3, [pc, #44]	; (8003c70 <QEI2Init+0x330>)
 8003c44:	705a      	strb	r2, [r3, #1]
	BIOS_QEI2_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 8003c46:	89bb      	ldrh	r3, [r7, #12]
 8003c48:	b2da      	uxtb	r2, r3
 8003c4a:	4b09      	ldr	r3, [pc, #36]	; (8003c70 <QEI2Init+0x330>)
 8003c4c:	709a      	strb	r2, [r3, #2]
	BIOS_QEI2_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003c4e:	4b08      	ldr	r3, [pc, #32]	; (8003c70 <QEI2Init+0x330>)
 8003c50:	2201      	movs	r2, #1
 8003c52:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_QEI2_NVIC_InitStructure);
 8003c54:	4806      	ldr	r0, [pc, #24]	; (8003c70 <QEI2Init+0x330>)
 8003c56:	f7fd f807 	bl	8000c68 <NVIC_Init>

	TIM_Cmd(TIM2, ENABLE);
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003c60:	f7fd fae8 	bl	8001234 <TIM_Cmd>
}
 8003c64:	bf00      	nop
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	20000790 	.word	0x20000790
 8003c70:	2000079c 	.word	0x2000079c

08003c74 <QEI3Init>:
 * Function Example		: QEI3Init();
 */

void QEI3Init(uint16_t preemptionpriority, uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_pulseA, uint16_t GPIO_Pin_pulseA, GPIO_TypeDef* GPIOx_pulseB, uint16_t GPIO_Pin_pulseB)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b086      	sub	sp, #24
 8003c78:	af02      	add	r7, sp, #8
 8003c7a:	60ba      	str	r2, [r7, #8]
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	4603      	mov	r3, r0
 8003c80:	81fb      	strh	r3, [r7, #14]
 8003c82:	460b      	mov	r3, r1
 8003c84:	81bb      	strh	r3, [r7, #12]
 8003c86:	4613      	mov	r3, r2
 8003c88:	80fb      	strh	r3, [r7, #6]

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8003c8a:	2101      	movs	r1, #1
 8003c8c:	2002      	movs	r0, #2
 8003c8e:	f7fd fa05 	bl	800109c <RCC_APB1PeriphClockCmd>

	GPIOPinsInit (GPIOx_pulseA, GPIO_Pin_pulseA, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8003c92:	88f9      	ldrh	r1, [r7, #6]
 8003c94:	2301      	movs	r3, #1
 8003c96:	9301      	str	r3, [sp, #4]
 8003c98:	2302      	movs	r3, #2
 8003c9a:	9300      	str	r3, [sp, #0]
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	2202      	movs	r2, #2
 8003ca0:	68b8      	ldr	r0, [r7, #8]
 8003ca2:	f7fe f90f 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_pulseB, GPIO_Pin_pulseB, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8003ca6:	8bb9      	ldrh	r1, [r7, #28]
 8003ca8:	2301      	movs	r3, #1
 8003caa:	9301      	str	r3, [sp, #4]
 8003cac:	2302      	movs	r3, #2
 8003cae:	9300      	str	r3, [sp, #0]
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	69b8      	ldr	r0, [r7, #24]
 8003cb6:	f7fe f905 	bl	8001ec4 <GPIOPinsInit>
	AFConfig(TIM3,GPIOx_pulseA, GPIO_Pin_pulseA);
 8003cba:	88fb      	ldrh	r3, [r7, #6]
 8003cbc:	2b80      	cmp	r3, #128	; 0x80
 8003cbe:	d05e      	beq.n	8003d7e <QEI3Init+0x10a>
 8003cc0:	2b80      	cmp	r3, #128	; 0x80
 8003cc2:	d811      	bhi.n	8003ce8 <QEI3Init+0x74>
 8003cc4:	2b08      	cmp	r3, #8
 8003cc6:	d042      	beq.n	8003d4e <QEI3Init+0xda>
 8003cc8:	2b08      	cmp	r3, #8
 8003cca:	d806      	bhi.n	8003cda <QEI3Init+0x66>
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d032      	beq.n	8003d36 <QEI3Init+0xc2>
 8003cd0:	2b04      	cmp	r3, #4
 8003cd2:	d036      	beq.n	8003d42 <QEI3Init+0xce>
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d028      	beq.n	8003d2a <QEI3Init+0xb6>
 8003cd8:	e086      	b.n	8003de8 <QEI3Init+0x174>
 8003cda:	2b20      	cmp	r3, #32
 8003cdc:	d043      	beq.n	8003d66 <QEI3Init+0xf2>
 8003cde:	2b40      	cmp	r3, #64	; 0x40
 8003ce0:	d047      	beq.n	8003d72 <QEI3Init+0xfe>
 8003ce2:	2b10      	cmp	r3, #16
 8003ce4:	d039      	beq.n	8003d5a <QEI3Init+0xe6>
 8003ce6:	e07f      	b.n	8003de8 <QEI3Init+0x174>
 8003ce8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cec:	d05f      	beq.n	8003dae <QEI3Init+0x13a>
 8003cee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cf2:	d809      	bhi.n	8003d08 <QEI3Init+0x94>
 8003cf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cf8:	d04d      	beq.n	8003d96 <QEI3Init+0x122>
 8003cfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cfe:	d050      	beq.n	8003da2 <QEI3Init+0x12e>
 8003d00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d04:	d041      	beq.n	8003d8a <QEI3Init+0x116>
 8003d06:	e06f      	b.n	8003de8 <QEI3Init+0x174>
 8003d08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d0c:	d05b      	beq.n	8003dc6 <QEI3Init+0x152>
 8003d0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d12:	d803      	bhi.n	8003d1c <QEI3Init+0xa8>
 8003d14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d18:	d04f      	beq.n	8003dba <QEI3Init+0x146>
 8003d1a:	e065      	b.n	8003de8 <QEI3Init+0x174>
 8003d1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d20:	d057      	beq.n	8003dd2 <QEI3Init+0x15e>
 8003d22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d26:	d05a      	beq.n	8003dde <QEI3Init+0x16a>
 8003d28:	e05e      	b.n	8003de8 <QEI3Init+0x174>
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	68b8      	ldr	r0, [r7, #8]
 8003d30:	f7fd f8a2 	bl	8000e78 <GPIO_PinAFConfig>
 8003d34:	e058      	b.n	8003de8 <QEI3Init+0x174>
 8003d36:	2202      	movs	r2, #2
 8003d38:	2101      	movs	r1, #1
 8003d3a:	68b8      	ldr	r0, [r7, #8]
 8003d3c:	f7fd f89c 	bl	8000e78 <GPIO_PinAFConfig>
 8003d40:	e052      	b.n	8003de8 <QEI3Init+0x174>
 8003d42:	2202      	movs	r2, #2
 8003d44:	2102      	movs	r1, #2
 8003d46:	68b8      	ldr	r0, [r7, #8]
 8003d48:	f7fd f896 	bl	8000e78 <GPIO_PinAFConfig>
 8003d4c:	e04c      	b.n	8003de8 <QEI3Init+0x174>
 8003d4e:	2202      	movs	r2, #2
 8003d50:	2103      	movs	r1, #3
 8003d52:	68b8      	ldr	r0, [r7, #8]
 8003d54:	f7fd f890 	bl	8000e78 <GPIO_PinAFConfig>
 8003d58:	e046      	b.n	8003de8 <QEI3Init+0x174>
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	2104      	movs	r1, #4
 8003d5e:	68b8      	ldr	r0, [r7, #8]
 8003d60:	f7fd f88a 	bl	8000e78 <GPIO_PinAFConfig>
 8003d64:	e040      	b.n	8003de8 <QEI3Init+0x174>
 8003d66:	2202      	movs	r2, #2
 8003d68:	2105      	movs	r1, #5
 8003d6a:	68b8      	ldr	r0, [r7, #8]
 8003d6c:	f7fd f884 	bl	8000e78 <GPIO_PinAFConfig>
 8003d70:	e03a      	b.n	8003de8 <QEI3Init+0x174>
 8003d72:	2202      	movs	r2, #2
 8003d74:	2106      	movs	r1, #6
 8003d76:	68b8      	ldr	r0, [r7, #8]
 8003d78:	f7fd f87e 	bl	8000e78 <GPIO_PinAFConfig>
 8003d7c:	e034      	b.n	8003de8 <QEI3Init+0x174>
 8003d7e:	2202      	movs	r2, #2
 8003d80:	2107      	movs	r1, #7
 8003d82:	68b8      	ldr	r0, [r7, #8]
 8003d84:	f7fd f878 	bl	8000e78 <GPIO_PinAFConfig>
 8003d88:	e02e      	b.n	8003de8 <QEI3Init+0x174>
 8003d8a:	2202      	movs	r2, #2
 8003d8c:	2108      	movs	r1, #8
 8003d8e:	68b8      	ldr	r0, [r7, #8]
 8003d90:	f7fd f872 	bl	8000e78 <GPIO_PinAFConfig>
 8003d94:	e028      	b.n	8003de8 <QEI3Init+0x174>
 8003d96:	2202      	movs	r2, #2
 8003d98:	2109      	movs	r1, #9
 8003d9a:	68b8      	ldr	r0, [r7, #8]
 8003d9c:	f7fd f86c 	bl	8000e78 <GPIO_PinAFConfig>
 8003da0:	e022      	b.n	8003de8 <QEI3Init+0x174>
 8003da2:	2202      	movs	r2, #2
 8003da4:	210a      	movs	r1, #10
 8003da6:	68b8      	ldr	r0, [r7, #8]
 8003da8:	f7fd f866 	bl	8000e78 <GPIO_PinAFConfig>
 8003dac:	e01c      	b.n	8003de8 <QEI3Init+0x174>
 8003dae:	2202      	movs	r2, #2
 8003db0:	210b      	movs	r1, #11
 8003db2:	68b8      	ldr	r0, [r7, #8]
 8003db4:	f7fd f860 	bl	8000e78 <GPIO_PinAFConfig>
 8003db8:	e016      	b.n	8003de8 <QEI3Init+0x174>
 8003dba:	2202      	movs	r2, #2
 8003dbc:	210c      	movs	r1, #12
 8003dbe:	68b8      	ldr	r0, [r7, #8]
 8003dc0:	f7fd f85a 	bl	8000e78 <GPIO_PinAFConfig>
 8003dc4:	e010      	b.n	8003de8 <QEI3Init+0x174>
 8003dc6:	2202      	movs	r2, #2
 8003dc8:	210d      	movs	r1, #13
 8003dca:	68b8      	ldr	r0, [r7, #8]
 8003dcc:	f7fd f854 	bl	8000e78 <GPIO_PinAFConfig>
 8003dd0:	e00a      	b.n	8003de8 <QEI3Init+0x174>
 8003dd2:	2202      	movs	r2, #2
 8003dd4:	210e      	movs	r1, #14
 8003dd6:	68b8      	ldr	r0, [r7, #8]
 8003dd8:	f7fd f84e 	bl	8000e78 <GPIO_PinAFConfig>
 8003ddc:	e004      	b.n	8003de8 <QEI3Init+0x174>
 8003dde:	2202      	movs	r2, #2
 8003de0:	210f      	movs	r1, #15
 8003de2:	68b8      	ldr	r0, [r7, #8]
 8003de4:	f7fd f848 	bl	8000e78 <GPIO_PinAFConfig>
 8003de8:	bf00      	nop
	AFConfig(TIM3,GPIOx_pulseB, GPIO_Pin_pulseB);
 8003dea:	8bbb      	ldrh	r3, [r7, #28]
 8003dec:	2b80      	cmp	r3, #128	; 0x80
 8003dee:	d05e      	beq.n	8003eae <QEI3Init+0x23a>
 8003df0:	2b80      	cmp	r3, #128	; 0x80
 8003df2:	d811      	bhi.n	8003e18 <QEI3Init+0x1a4>
 8003df4:	2b08      	cmp	r3, #8
 8003df6:	d042      	beq.n	8003e7e <QEI3Init+0x20a>
 8003df8:	2b08      	cmp	r3, #8
 8003dfa:	d806      	bhi.n	8003e0a <QEI3Init+0x196>
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d032      	beq.n	8003e66 <QEI3Init+0x1f2>
 8003e00:	2b04      	cmp	r3, #4
 8003e02:	d036      	beq.n	8003e72 <QEI3Init+0x1fe>
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d028      	beq.n	8003e5a <QEI3Init+0x1e6>
 8003e08:	e086      	b.n	8003f18 <QEI3Init+0x2a4>
 8003e0a:	2b20      	cmp	r3, #32
 8003e0c:	d043      	beq.n	8003e96 <QEI3Init+0x222>
 8003e0e:	2b40      	cmp	r3, #64	; 0x40
 8003e10:	d047      	beq.n	8003ea2 <QEI3Init+0x22e>
 8003e12:	2b10      	cmp	r3, #16
 8003e14:	d039      	beq.n	8003e8a <QEI3Init+0x216>
 8003e16:	e07f      	b.n	8003f18 <QEI3Init+0x2a4>
 8003e18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e1c:	d05f      	beq.n	8003ede <QEI3Init+0x26a>
 8003e1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e22:	d809      	bhi.n	8003e38 <QEI3Init+0x1c4>
 8003e24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e28:	d04d      	beq.n	8003ec6 <QEI3Init+0x252>
 8003e2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e2e:	d050      	beq.n	8003ed2 <QEI3Init+0x25e>
 8003e30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e34:	d041      	beq.n	8003eba <QEI3Init+0x246>
 8003e36:	e06f      	b.n	8003f18 <QEI3Init+0x2a4>
 8003e38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e3c:	d05b      	beq.n	8003ef6 <QEI3Init+0x282>
 8003e3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e42:	d803      	bhi.n	8003e4c <QEI3Init+0x1d8>
 8003e44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e48:	d04f      	beq.n	8003eea <QEI3Init+0x276>
 8003e4a:	e065      	b.n	8003f18 <QEI3Init+0x2a4>
 8003e4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e50:	d057      	beq.n	8003f02 <QEI3Init+0x28e>
 8003e52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e56:	d05a      	beq.n	8003f0e <QEI3Init+0x29a>
 8003e58:	e05e      	b.n	8003f18 <QEI3Init+0x2a4>
 8003e5a:	2202      	movs	r2, #2
 8003e5c:	2100      	movs	r1, #0
 8003e5e:	69b8      	ldr	r0, [r7, #24]
 8003e60:	f7fd f80a 	bl	8000e78 <GPIO_PinAFConfig>
 8003e64:	e058      	b.n	8003f18 <QEI3Init+0x2a4>
 8003e66:	2202      	movs	r2, #2
 8003e68:	2101      	movs	r1, #1
 8003e6a:	69b8      	ldr	r0, [r7, #24]
 8003e6c:	f7fd f804 	bl	8000e78 <GPIO_PinAFConfig>
 8003e70:	e052      	b.n	8003f18 <QEI3Init+0x2a4>
 8003e72:	2202      	movs	r2, #2
 8003e74:	2102      	movs	r1, #2
 8003e76:	69b8      	ldr	r0, [r7, #24]
 8003e78:	f7fc fffe 	bl	8000e78 <GPIO_PinAFConfig>
 8003e7c:	e04c      	b.n	8003f18 <QEI3Init+0x2a4>
 8003e7e:	2202      	movs	r2, #2
 8003e80:	2103      	movs	r1, #3
 8003e82:	69b8      	ldr	r0, [r7, #24]
 8003e84:	f7fc fff8 	bl	8000e78 <GPIO_PinAFConfig>
 8003e88:	e046      	b.n	8003f18 <QEI3Init+0x2a4>
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	2104      	movs	r1, #4
 8003e8e:	69b8      	ldr	r0, [r7, #24]
 8003e90:	f7fc fff2 	bl	8000e78 <GPIO_PinAFConfig>
 8003e94:	e040      	b.n	8003f18 <QEI3Init+0x2a4>
 8003e96:	2202      	movs	r2, #2
 8003e98:	2105      	movs	r1, #5
 8003e9a:	69b8      	ldr	r0, [r7, #24]
 8003e9c:	f7fc ffec 	bl	8000e78 <GPIO_PinAFConfig>
 8003ea0:	e03a      	b.n	8003f18 <QEI3Init+0x2a4>
 8003ea2:	2202      	movs	r2, #2
 8003ea4:	2106      	movs	r1, #6
 8003ea6:	69b8      	ldr	r0, [r7, #24]
 8003ea8:	f7fc ffe6 	bl	8000e78 <GPIO_PinAFConfig>
 8003eac:	e034      	b.n	8003f18 <QEI3Init+0x2a4>
 8003eae:	2202      	movs	r2, #2
 8003eb0:	2107      	movs	r1, #7
 8003eb2:	69b8      	ldr	r0, [r7, #24]
 8003eb4:	f7fc ffe0 	bl	8000e78 <GPIO_PinAFConfig>
 8003eb8:	e02e      	b.n	8003f18 <QEI3Init+0x2a4>
 8003eba:	2202      	movs	r2, #2
 8003ebc:	2108      	movs	r1, #8
 8003ebe:	69b8      	ldr	r0, [r7, #24]
 8003ec0:	f7fc ffda 	bl	8000e78 <GPIO_PinAFConfig>
 8003ec4:	e028      	b.n	8003f18 <QEI3Init+0x2a4>
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	2109      	movs	r1, #9
 8003eca:	69b8      	ldr	r0, [r7, #24]
 8003ecc:	f7fc ffd4 	bl	8000e78 <GPIO_PinAFConfig>
 8003ed0:	e022      	b.n	8003f18 <QEI3Init+0x2a4>
 8003ed2:	2202      	movs	r2, #2
 8003ed4:	210a      	movs	r1, #10
 8003ed6:	69b8      	ldr	r0, [r7, #24]
 8003ed8:	f7fc ffce 	bl	8000e78 <GPIO_PinAFConfig>
 8003edc:	e01c      	b.n	8003f18 <QEI3Init+0x2a4>
 8003ede:	2202      	movs	r2, #2
 8003ee0:	210b      	movs	r1, #11
 8003ee2:	69b8      	ldr	r0, [r7, #24]
 8003ee4:	f7fc ffc8 	bl	8000e78 <GPIO_PinAFConfig>
 8003ee8:	e016      	b.n	8003f18 <QEI3Init+0x2a4>
 8003eea:	2202      	movs	r2, #2
 8003eec:	210c      	movs	r1, #12
 8003eee:	69b8      	ldr	r0, [r7, #24]
 8003ef0:	f7fc ffc2 	bl	8000e78 <GPIO_PinAFConfig>
 8003ef4:	e010      	b.n	8003f18 <QEI3Init+0x2a4>
 8003ef6:	2202      	movs	r2, #2
 8003ef8:	210d      	movs	r1, #13
 8003efa:	69b8      	ldr	r0, [r7, #24]
 8003efc:	f7fc ffbc 	bl	8000e78 <GPIO_PinAFConfig>
 8003f00:	e00a      	b.n	8003f18 <QEI3Init+0x2a4>
 8003f02:	2202      	movs	r2, #2
 8003f04:	210e      	movs	r1, #14
 8003f06:	69b8      	ldr	r0, [r7, #24]
 8003f08:	f7fc ffb6 	bl	8000e78 <GPIO_PinAFConfig>
 8003f0c:	e004      	b.n	8003f18 <QEI3Init+0x2a4>
 8003f0e:	2202      	movs	r2, #2
 8003f10:	210f      	movs	r1, #15
 8003f12:	69b8      	ldr	r0, [r7, #24]
 8003f14:	f7fc ffb0 	bl	8000e78 <GPIO_PinAFConfig>
 8003f18:	bf00      	nop

	BIOS_QEI3_TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 8003f1a:	4b1e      	ldr	r3, [pc, #120]	; (8003f94 <QEI3Init+0x320>)
 8003f1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f20:	605a      	str	r2, [r3, #4]
	BIOS_QEI3_TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8003f22:	4b1c      	ldr	r3, [pc, #112]	; (8003f94 <QEI3Init+0x320>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	801a      	strh	r2, [r3, #0]
	BIOS_QEI3_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8003f28:	4b1a      	ldr	r3, [pc, #104]	; (8003f94 <QEI3Init+0x320>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	811a      	strh	r2, [r3, #8]
	BIOS_QEI3_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8003f2e:	4b19      	ldr	r3, [pc, #100]	; (8003f94 <QEI3Init+0x320>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM3, &BIOS_QEI3_TIM_TimeBaseStructure);
 8003f34:	4917      	ldr	r1, [pc, #92]	; (8003f94 <QEI3Init+0x320>)
 8003f36:	4818      	ldr	r0, [pc, #96]	; (8003f98 <QEI3Init+0x324>)
 8003f38:	f7fd f8f0 	bl	800111c <TIM_TimeBaseInit>
	TIM_EncoderInterfaceConfig(TIM3, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	2200      	movs	r2, #0
 8003f40:	2103      	movs	r1, #3
 8003f42:	4815      	ldr	r0, [pc, #84]	; (8003f98 <QEI3Init+0x324>)
 8003f44:	f7fd fc7f 	bl	8001846 <TIM_EncoderInterfaceConfig>
	TIM_ARRPreloadConfig(TIM3, ENABLE);
 8003f48:	2101      	movs	r1, #1
 8003f4a:	4813      	ldr	r0, [pc, #76]	; (8003f98 <QEI3Init+0x324>)
 8003f4c:	f7fd f952 	bl	80011f4 <TIM_ARRPreloadConfig>

	TIM_ClearITPendingBit(TIM3, TIM_IT_Update );
 8003f50:	2101      	movs	r1, #1
 8003f52:	4811      	ldr	r0, [pc, #68]	; (8003f98 <QEI3Init+0x324>)
 8003f54:	f7fd fc66 	bl	8001824 <TIM_ClearITPendingBit>
	TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE);
 8003f58:	2201      	movs	r2, #1
 8003f5a:	2101      	movs	r1, #1
 8003f5c:	480e      	ldr	r0, [pc, #56]	; (8003f98 <QEI3Init+0x324>)
 8003f5e:	f7fd fc13 	bl	8001788 <TIM_ITConfig>

	BIOS_QEI3_NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 8003f62:	4b0e      	ldr	r3, [pc, #56]	; (8003f9c <QEI3Init+0x328>)
 8003f64:	221d      	movs	r2, #29
 8003f66:	701a      	strb	r2, [r3, #0]
	BIOS_QEI3_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 8003f68:	89fb      	ldrh	r3, [r7, #14]
 8003f6a:	b2da      	uxtb	r2, r3
 8003f6c:	4b0b      	ldr	r3, [pc, #44]	; (8003f9c <QEI3Init+0x328>)
 8003f6e:	705a      	strb	r2, [r3, #1]
	BIOS_QEI3_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 8003f70:	89bb      	ldrh	r3, [r7, #12]
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	4b09      	ldr	r3, [pc, #36]	; (8003f9c <QEI3Init+0x328>)
 8003f76:	709a      	strb	r2, [r3, #2]
	BIOS_QEI3_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003f78:	4b08      	ldr	r3, [pc, #32]	; (8003f9c <QEI3Init+0x328>)
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_QEI3_NVIC_InitStructure);
 8003f7e:	4807      	ldr	r0, [pc, #28]	; (8003f9c <QEI3Init+0x328>)
 8003f80:	f7fc fe72 	bl	8000c68 <NVIC_Init>
	TIM_Cmd(TIM3, ENABLE);
 8003f84:	2101      	movs	r1, #1
 8003f86:	4804      	ldr	r0, [pc, #16]	; (8003f98 <QEI3Init+0x324>)
 8003f88:	f7fd f954 	bl	8001234 <TIM_Cmd>
}
 8003f8c:	bf00      	nop
 8003f8e:	3710      	adds	r7, #16
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	200007a0 	.word	0x200007a0
 8003f98:	40000400 	.word	0x40000400
 8003f9c:	200007ac 	.word	0x200007ac

08003fa0 <QEI4Init>:
 * Function Example		: QEI4Init();
 */

void QEI4Init(uint16_t preemptionpriority, uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_pulseA, uint16_t GPIO_Pin_pulseA, GPIO_TypeDef* GPIOx_pulseB, uint16_t GPIO_Pin_pulseB)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b086      	sub	sp, #24
 8003fa4:	af02      	add	r7, sp, #8
 8003fa6:	60ba      	str	r2, [r7, #8]
 8003fa8:	461a      	mov	r2, r3
 8003faa:	4603      	mov	r3, r0
 8003fac:	81fb      	strh	r3, [r7, #14]
 8003fae:	460b      	mov	r3, r1
 8003fb0:	81bb      	strh	r3, [r7, #12]
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	80fb      	strh	r3, [r7, #6]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8003fb6:	2101      	movs	r1, #1
 8003fb8:	2004      	movs	r0, #4
 8003fba:	f7fd f86f 	bl	800109c <RCC_APB1PeriphClockCmd>

	GPIOPinsInit (GPIOx_pulseA, GPIO_Pin_pulseA, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8003fbe:	88f9      	ldrh	r1, [r7, #6]
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	9301      	str	r3, [sp, #4]
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	9300      	str	r3, [sp, #0]
 8003fc8:	2300      	movs	r3, #0
 8003fca:	2202      	movs	r2, #2
 8003fcc:	68b8      	ldr	r0, [r7, #8]
 8003fce:	f7fd ff79 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_pulseB, GPIO_Pin_pulseB, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8003fd2:	8bb9      	ldrh	r1, [r7, #28]
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	9301      	str	r3, [sp, #4]
 8003fd8:	2302      	movs	r3, #2
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	2300      	movs	r3, #0
 8003fde:	2202      	movs	r2, #2
 8003fe0:	69b8      	ldr	r0, [r7, #24]
 8003fe2:	f7fd ff6f 	bl	8001ec4 <GPIOPinsInit>
	AFConfig(TIM4,GPIOx_pulseA, GPIO_Pin_pulseA);
 8003fe6:	88fb      	ldrh	r3, [r7, #6]
 8003fe8:	2b80      	cmp	r3, #128	; 0x80
 8003fea:	d05e      	beq.n	80040aa <QEI4Init+0x10a>
 8003fec:	2b80      	cmp	r3, #128	; 0x80
 8003fee:	d811      	bhi.n	8004014 <QEI4Init+0x74>
 8003ff0:	2b08      	cmp	r3, #8
 8003ff2:	d042      	beq.n	800407a <QEI4Init+0xda>
 8003ff4:	2b08      	cmp	r3, #8
 8003ff6:	d806      	bhi.n	8004006 <QEI4Init+0x66>
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d032      	beq.n	8004062 <QEI4Init+0xc2>
 8003ffc:	2b04      	cmp	r3, #4
 8003ffe:	d036      	beq.n	800406e <QEI4Init+0xce>
 8004000:	2b01      	cmp	r3, #1
 8004002:	d028      	beq.n	8004056 <QEI4Init+0xb6>
 8004004:	e086      	b.n	8004114 <QEI4Init+0x174>
 8004006:	2b20      	cmp	r3, #32
 8004008:	d043      	beq.n	8004092 <QEI4Init+0xf2>
 800400a:	2b40      	cmp	r3, #64	; 0x40
 800400c:	d047      	beq.n	800409e <QEI4Init+0xfe>
 800400e:	2b10      	cmp	r3, #16
 8004010:	d039      	beq.n	8004086 <QEI4Init+0xe6>
 8004012:	e07f      	b.n	8004114 <QEI4Init+0x174>
 8004014:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004018:	d05f      	beq.n	80040da <QEI4Init+0x13a>
 800401a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800401e:	d809      	bhi.n	8004034 <QEI4Init+0x94>
 8004020:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004024:	d04d      	beq.n	80040c2 <QEI4Init+0x122>
 8004026:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800402a:	d050      	beq.n	80040ce <QEI4Init+0x12e>
 800402c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004030:	d041      	beq.n	80040b6 <QEI4Init+0x116>
 8004032:	e06f      	b.n	8004114 <QEI4Init+0x174>
 8004034:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004038:	d05b      	beq.n	80040f2 <QEI4Init+0x152>
 800403a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800403e:	d803      	bhi.n	8004048 <QEI4Init+0xa8>
 8004040:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004044:	d04f      	beq.n	80040e6 <QEI4Init+0x146>
 8004046:	e065      	b.n	8004114 <QEI4Init+0x174>
 8004048:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800404c:	d057      	beq.n	80040fe <QEI4Init+0x15e>
 800404e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004052:	d05a      	beq.n	800410a <QEI4Init+0x16a>
 8004054:	e05e      	b.n	8004114 <QEI4Init+0x174>
 8004056:	2202      	movs	r2, #2
 8004058:	2100      	movs	r1, #0
 800405a:	68b8      	ldr	r0, [r7, #8]
 800405c:	f7fc ff0c 	bl	8000e78 <GPIO_PinAFConfig>
 8004060:	e058      	b.n	8004114 <QEI4Init+0x174>
 8004062:	2202      	movs	r2, #2
 8004064:	2101      	movs	r1, #1
 8004066:	68b8      	ldr	r0, [r7, #8]
 8004068:	f7fc ff06 	bl	8000e78 <GPIO_PinAFConfig>
 800406c:	e052      	b.n	8004114 <QEI4Init+0x174>
 800406e:	2202      	movs	r2, #2
 8004070:	2102      	movs	r1, #2
 8004072:	68b8      	ldr	r0, [r7, #8]
 8004074:	f7fc ff00 	bl	8000e78 <GPIO_PinAFConfig>
 8004078:	e04c      	b.n	8004114 <QEI4Init+0x174>
 800407a:	2202      	movs	r2, #2
 800407c:	2103      	movs	r1, #3
 800407e:	68b8      	ldr	r0, [r7, #8]
 8004080:	f7fc fefa 	bl	8000e78 <GPIO_PinAFConfig>
 8004084:	e046      	b.n	8004114 <QEI4Init+0x174>
 8004086:	2202      	movs	r2, #2
 8004088:	2104      	movs	r1, #4
 800408a:	68b8      	ldr	r0, [r7, #8]
 800408c:	f7fc fef4 	bl	8000e78 <GPIO_PinAFConfig>
 8004090:	e040      	b.n	8004114 <QEI4Init+0x174>
 8004092:	2202      	movs	r2, #2
 8004094:	2105      	movs	r1, #5
 8004096:	68b8      	ldr	r0, [r7, #8]
 8004098:	f7fc feee 	bl	8000e78 <GPIO_PinAFConfig>
 800409c:	e03a      	b.n	8004114 <QEI4Init+0x174>
 800409e:	2202      	movs	r2, #2
 80040a0:	2106      	movs	r1, #6
 80040a2:	68b8      	ldr	r0, [r7, #8]
 80040a4:	f7fc fee8 	bl	8000e78 <GPIO_PinAFConfig>
 80040a8:	e034      	b.n	8004114 <QEI4Init+0x174>
 80040aa:	2202      	movs	r2, #2
 80040ac:	2107      	movs	r1, #7
 80040ae:	68b8      	ldr	r0, [r7, #8]
 80040b0:	f7fc fee2 	bl	8000e78 <GPIO_PinAFConfig>
 80040b4:	e02e      	b.n	8004114 <QEI4Init+0x174>
 80040b6:	2202      	movs	r2, #2
 80040b8:	2108      	movs	r1, #8
 80040ba:	68b8      	ldr	r0, [r7, #8]
 80040bc:	f7fc fedc 	bl	8000e78 <GPIO_PinAFConfig>
 80040c0:	e028      	b.n	8004114 <QEI4Init+0x174>
 80040c2:	2202      	movs	r2, #2
 80040c4:	2109      	movs	r1, #9
 80040c6:	68b8      	ldr	r0, [r7, #8]
 80040c8:	f7fc fed6 	bl	8000e78 <GPIO_PinAFConfig>
 80040cc:	e022      	b.n	8004114 <QEI4Init+0x174>
 80040ce:	2202      	movs	r2, #2
 80040d0:	210a      	movs	r1, #10
 80040d2:	68b8      	ldr	r0, [r7, #8]
 80040d4:	f7fc fed0 	bl	8000e78 <GPIO_PinAFConfig>
 80040d8:	e01c      	b.n	8004114 <QEI4Init+0x174>
 80040da:	2202      	movs	r2, #2
 80040dc:	210b      	movs	r1, #11
 80040de:	68b8      	ldr	r0, [r7, #8]
 80040e0:	f7fc feca 	bl	8000e78 <GPIO_PinAFConfig>
 80040e4:	e016      	b.n	8004114 <QEI4Init+0x174>
 80040e6:	2202      	movs	r2, #2
 80040e8:	210c      	movs	r1, #12
 80040ea:	68b8      	ldr	r0, [r7, #8]
 80040ec:	f7fc fec4 	bl	8000e78 <GPIO_PinAFConfig>
 80040f0:	e010      	b.n	8004114 <QEI4Init+0x174>
 80040f2:	2202      	movs	r2, #2
 80040f4:	210d      	movs	r1, #13
 80040f6:	68b8      	ldr	r0, [r7, #8]
 80040f8:	f7fc febe 	bl	8000e78 <GPIO_PinAFConfig>
 80040fc:	e00a      	b.n	8004114 <QEI4Init+0x174>
 80040fe:	2202      	movs	r2, #2
 8004100:	210e      	movs	r1, #14
 8004102:	68b8      	ldr	r0, [r7, #8]
 8004104:	f7fc feb8 	bl	8000e78 <GPIO_PinAFConfig>
 8004108:	e004      	b.n	8004114 <QEI4Init+0x174>
 800410a:	2202      	movs	r2, #2
 800410c:	210f      	movs	r1, #15
 800410e:	68b8      	ldr	r0, [r7, #8]
 8004110:	f7fc feb2 	bl	8000e78 <GPIO_PinAFConfig>
 8004114:	bf00      	nop
	AFConfig(TIM4,GPIOx_pulseB, GPIO_Pin_pulseB);
 8004116:	8bbb      	ldrh	r3, [r7, #28]
 8004118:	2b80      	cmp	r3, #128	; 0x80
 800411a:	d05e      	beq.n	80041da <QEI4Init+0x23a>
 800411c:	2b80      	cmp	r3, #128	; 0x80
 800411e:	d811      	bhi.n	8004144 <QEI4Init+0x1a4>
 8004120:	2b08      	cmp	r3, #8
 8004122:	d042      	beq.n	80041aa <QEI4Init+0x20a>
 8004124:	2b08      	cmp	r3, #8
 8004126:	d806      	bhi.n	8004136 <QEI4Init+0x196>
 8004128:	2b02      	cmp	r3, #2
 800412a:	d032      	beq.n	8004192 <QEI4Init+0x1f2>
 800412c:	2b04      	cmp	r3, #4
 800412e:	d036      	beq.n	800419e <QEI4Init+0x1fe>
 8004130:	2b01      	cmp	r3, #1
 8004132:	d028      	beq.n	8004186 <QEI4Init+0x1e6>
 8004134:	e086      	b.n	8004244 <QEI4Init+0x2a4>
 8004136:	2b20      	cmp	r3, #32
 8004138:	d043      	beq.n	80041c2 <QEI4Init+0x222>
 800413a:	2b40      	cmp	r3, #64	; 0x40
 800413c:	d047      	beq.n	80041ce <QEI4Init+0x22e>
 800413e:	2b10      	cmp	r3, #16
 8004140:	d039      	beq.n	80041b6 <QEI4Init+0x216>
 8004142:	e07f      	b.n	8004244 <QEI4Init+0x2a4>
 8004144:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004148:	d05f      	beq.n	800420a <QEI4Init+0x26a>
 800414a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800414e:	d809      	bhi.n	8004164 <QEI4Init+0x1c4>
 8004150:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004154:	d04d      	beq.n	80041f2 <QEI4Init+0x252>
 8004156:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800415a:	d050      	beq.n	80041fe <QEI4Init+0x25e>
 800415c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004160:	d041      	beq.n	80041e6 <QEI4Init+0x246>
 8004162:	e06f      	b.n	8004244 <QEI4Init+0x2a4>
 8004164:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004168:	d05b      	beq.n	8004222 <QEI4Init+0x282>
 800416a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800416e:	d803      	bhi.n	8004178 <QEI4Init+0x1d8>
 8004170:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004174:	d04f      	beq.n	8004216 <QEI4Init+0x276>
 8004176:	e065      	b.n	8004244 <QEI4Init+0x2a4>
 8004178:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800417c:	d057      	beq.n	800422e <QEI4Init+0x28e>
 800417e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004182:	d05a      	beq.n	800423a <QEI4Init+0x29a>
 8004184:	e05e      	b.n	8004244 <QEI4Init+0x2a4>
 8004186:	2202      	movs	r2, #2
 8004188:	2100      	movs	r1, #0
 800418a:	69b8      	ldr	r0, [r7, #24]
 800418c:	f7fc fe74 	bl	8000e78 <GPIO_PinAFConfig>
 8004190:	e058      	b.n	8004244 <QEI4Init+0x2a4>
 8004192:	2202      	movs	r2, #2
 8004194:	2101      	movs	r1, #1
 8004196:	69b8      	ldr	r0, [r7, #24]
 8004198:	f7fc fe6e 	bl	8000e78 <GPIO_PinAFConfig>
 800419c:	e052      	b.n	8004244 <QEI4Init+0x2a4>
 800419e:	2202      	movs	r2, #2
 80041a0:	2102      	movs	r1, #2
 80041a2:	69b8      	ldr	r0, [r7, #24]
 80041a4:	f7fc fe68 	bl	8000e78 <GPIO_PinAFConfig>
 80041a8:	e04c      	b.n	8004244 <QEI4Init+0x2a4>
 80041aa:	2202      	movs	r2, #2
 80041ac:	2103      	movs	r1, #3
 80041ae:	69b8      	ldr	r0, [r7, #24]
 80041b0:	f7fc fe62 	bl	8000e78 <GPIO_PinAFConfig>
 80041b4:	e046      	b.n	8004244 <QEI4Init+0x2a4>
 80041b6:	2202      	movs	r2, #2
 80041b8:	2104      	movs	r1, #4
 80041ba:	69b8      	ldr	r0, [r7, #24]
 80041bc:	f7fc fe5c 	bl	8000e78 <GPIO_PinAFConfig>
 80041c0:	e040      	b.n	8004244 <QEI4Init+0x2a4>
 80041c2:	2202      	movs	r2, #2
 80041c4:	2105      	movs	r1, #5
 80041c6:	69b8      	ldr	r0, [r7, #24]
 80041c8:	f7fc fe56 	bl	8000e78 <GPIO_PinAFConfig>
 80041cc:	e03a      	b.n	8004244 <QEI4Init+0x2a4>
 80041ce:	2202      	movs	r2, #2
 80041d0:	2106      	movs	r1, #6
 80041d2:	69b8      	ldr	r0, [r7, #24]
 80041d4:	f7fc fe50 	bl	8000e78 <GPIO_PinAFConfig>
 80041d8:	e034      	b.n	8004244 <QEI4Init+0x2a4>
 80041da:	2202      	movs	r2, #2
 80041dc:	2107      	movs	r1, #7
 80041de:	69b8      	ldr	r0, [r7, #24]
 80041e0:	f7fc fe4a 	bl	8000e78 <GPIO_PinAFConfig>
 80041e4:	e02e      	b.n	8004244 <QEI4Init+0x2a4>
 80041e6:	2202      	movs	r2, #2
 80041e8:	2108      	movs	r1, #8
 80041ea:	69b8      	ldr	r0, [r7, #24]
 80041ec:	f7fc fe44 	bl	8000e78 <GPIO_PinAFConfig>
 80041f0:	e028      	b.n	8004244 <QEI4Init+0x2a4>
 80041f2:	2202      	movs	r2, #2
 80041f4:	2109      	movs	r1, #9
 80041f6:	69b8      	ldr	r0, [r7, #24]
 80041f8:	f7fc fe3e 	bl	8000e78 <GPIO_PinAFConfig>
 80041fc:	e022      	b.n	8004244 <QEI4Init+0x2a4>
 80041fe:	2202      	movs	r2, #2
 8004200:	210a      	movs	r1, #10
 8004202:	69b8      	ldr	r0, [r7, #24]
 8004204:	f7fc fe38 	bl	8000e78 <GPIO_PinAFConfig>
 8004208:	e01c      	b.n	8004244 <QEI4Init+0x2a4>
 800420a:	2202      	movs	r2, #2
 800420c:	210b      	movs	r1, #11
 800420e:	69b8      	ldr	r0, [r7, #24]
 8004210:	f7fc fe32 	bl	8000e78 <GPIO_PinAFConfig>
 8004214:	e016      	b.n	8004244 <QEI4Init+0x2a4>
 8004216:	2202      	movs	r2, #2
 8004218:	210c      	movs	r1, #12
 800421a:	69b8      	ldr	r0, [r7, #24]
 800421c:	f7fc fe2c 	bl	8000e78 <GPIO_PinAFConfig>
 8004220:	e010      	b.n	8004244 <QEI4Init+0x2a4>
 8004222:	2202      	movs	r2, #2
 8004224:	210d      	movs	r1, #13
 8004226:	69b8      	ldr	r0, [r7, #24]
 8004228:	f7fc fe26 	bl	8000e78 <GPIO_PinAFConfig>
 800422c:	e00a      	b.n	8004244 <QEI4Init+0x2a4>
 800422e:	2202      	movs	r2, #2
 8004230:	210e      	movs	r1, #14
 8004232:	69b8      	ldr	r0, [r7, #24]
 8004234:	f7fc fe20 	bl	8000e78 <GPIO_PinAFConfig>
 8004238:	e004      	b.n	8004244 <QEI4Init+0x2a4>
 800423a:	2202      	movs	r2, #2
 800423c:	210f      	movs	r1, #15
 800423e:	69b8      	ldr	r0, [r7, #24]
 8004240:	f7fc fe1a 	bl	8000e78 <GPIO_PinAFConfig>
 8004244:	bf00      	nop

	BIOS_QEI4_TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 8004246:	4b1e      	ldr	r3, [pc, #120]	; (80042c0 <QEI4Init+0x320>)
 8004248:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800424c:	605a      	str	r2, [r3, #4]
	BIOS_QEI4_TIM_TimeBaseStructure.TIM_Prescaler = 0;
 800424e:	4b1c      	ldr	r3, [pc, #112]	; (80042c0 <QEI4Init+0x320>)
 8004250:	2200      	movs	r2, #0
 8004252:	801a      	strh	r2, [r3, #0]
	BIOS_QEI4_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8004254:	4b1a      	ldr	r3, [pc, #104]	; (80042c0 <QEI4Init+0x320>)
 8004256:	2200      	movs	r2, #0
 8004258:	811a      	strh	r2, [r3, #8]
	BIOS_QEI4_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800425a:	4b19      	ldr	r3, [pc, #100]	; (80042c0 <QEI4Init+0x320>)
 800425c:	2200      	movs	r2, #0
 800425e:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM4, &BIOS_QEI4_TIM_TimeBaseStructure);
 8004260:	4917      	ldr	r1, [pc, #92]	; (80042c0 <QEI4Init+0x320>)
 8004262:	4818      	ldr	r0, [pc, #96]	; (80042c4 <QEI4Init+0x324>)
 8004264:	f7fc ff5a 	bl	800111c <TIM_TimeBaseInit>
	TIM_EncoderInterfaceConfig(TIM4, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 8004268:	2300      	movs	r3, #0
 800426a:	2200      	movs	r2, #0
 800426c:	2103      	movs	r1, #3
 800426e:	4815      	ldr	r0, [pc, #84]	; (80042c4 <QEI4Init+0x324>)
 8004270:	f7fd fae9 	bl	8001846 <TIM_EncoderInterfaceConfig>
	TIM_ARRPreloadConfig(TIM4, ENABLE);
 8004274:	2101      	movs	r1, #1
 8004276:	4813      	ldr	r0, [pc, #76]	; (80042c4 <QEI4Init+0x324>)
 8004278:	f7fc ffbc 	bl	80011f4 <TIM_ARRPreloadConfig>

	TIM_ClearITPendingBit(TIM4, TIM_IT_Update );
 800427c:	2101      	movs	r1, #1
 800427e:	4811      	ldr	r0, [pc, #68]	; (80042c4 <QEI4Init+0x324>)
 8004280:	f7fd fad0 	bl	8001824 <TIM_ClearITPendingBit>
	TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 8004284:	2201      	movs	r2, #1
 8004286:	2101      	movs	r1, #1
 8004288:	480e      	ldr	r0, [pc, #56]	; (80042c4 <QEI4Init+0x324>)
 800428a:	f7fd fa7d 	bl	8001788 <TIM_ITConfig>

	BIOS_QEI4_NVIC_InitStructure.NVIC_IRQChannel = TIM4_IRQn;
 800428e:	4b0e      	ldr	r3, [pc, #56]	; (80042c8 <QEI4Init+0x328>)
 8004290:	221e      	movs	r2, #30
 8004292:	701a      	strb	r2, [r3, #0]
	BIOS_QEI4_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 8004294:	89fb      	ldrh	r3, [r7, #14]
 8004296:	b2da      	uxtb	r2, r3
 8004298:	4b0b      	ldr	r3, [pc, #44]	; (80042c8 <QEI4Init+0x328>)
 800429a:	705a      	strb	r2, [r3, #1]
	BIOS_QEI4_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 800429c:	89bb      	ldrh	r3, [r7, #12]
 800429e:	b2da      	uxtb	r2, r3
 80042a0:	4b09      	ldr	r3, [pc, #36]	; (80042c8 <QEI4Init+0x328>)
 80042a2:	709a      	strb	r2, [r3, #2]
	BIOS_QEI4_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80042a4:	4b08      	ldr	r3, [pc, #32]	; (80042c8 <QEI4Init+0x328>)
 80042a6:	2201      	movs	r2, #1
 80042a8:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_QEI4_NVIC_InitStructure);
 80042aa:	4807      	ldr	r0, [pc, #28]	; (80042c8 <QEI4Init+0x328>)
 80042ac:	f7fc fcdc 	bl	8000c68 <NVIC_Init>
	TIM_Cmd(TIM4, ENABLE);
 80042b0:	2101      	movs	r1, #1
 80042b2:	4804      	ldr	r0, [pc, #16]	; (80042c4 <QEI4Init+0x324>)
 80042b4:	f7fc ffbe 	bl	8001234 <TIM_Cmd>
}
 80042b8:	bf00      	nop
 80042ba:	3710      	adds	r7, #16
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}
 80042c0:	200007b0 	.word	0x200007b0
 80042c4:	40000800 	.word	0x40000800
 80042c8:	200007bc 	.word	0x200007bc

080042cc <QEI5Init>:
 * Function Example		: QEI5Init();
 */

void QEI5Init(uint16_t preemptionpriority, uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_pulseA, uint16_t GPIO_Pin_pulseA, GPIO_TypeDef* GPIOx_pulseB, uint16_t GPIO_Pin_pulseB)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b086      	sub	sp, #24
 80042d0:	af02      	add	r7, sp, #8
 80042d2:	60ba      	str	r2, [r7, #8]
 80042d4:	461a      	mov	r2, r3
 80042d6:	4603      	mov	r3, r0
 80042d8:	81fb      	strh	r3, [r7, #14]
 80042da:	460b      	mov	r3, r1
 80042dc:	81bb      	strh	r3, [r7, #12]
 80042de:	4613      	mov	r3, r2
 80042e0:	80fb      	strh	r3, [r7, #6]

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 80042e2:	2101      	movs	r1, #1
 80042e4:	2008      	movs	r0, #8
 80042e6:	f7fc fed9 	bl	800109c <RCC_APB1PeriphClockCmd>

	GPIOPinsInit (GPIOx_pulseA, GPIO_Pin_pulseA, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 80042ea:	88f9      	ldrh	r1, [r7, #6]
 80042ec:	2301      	movs	r3, #1
 80042ee:	9301      	str	r3, [sp, #4]
 80042f0:	2302      	movs	r3, #2
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	2300      	movs	r3, #0
 80042f6:	2202      	movs	r2, #2
 80042f8:	68b8      	ldr	r0, [r7, #8]
 80042fa:	f7fd fde3 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_pulseB, GPIO_Pin_pulseB, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 80042fe:	8bb9      	ldrh	r1, [r7, #28]
 8004300:	2301      	movs	r3, #1
 8004302:	9301      	str	r3, [sp, #4]
 8004304:	2302      	movs	r3, #2
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	2300      	movs	r3, #0
 800430a:	2202      	movs	r2, #2
 800430c:	69b8      	ldr	r0, [r7, #24]
 800430e:	f7fd fdd9 	bl	8001ec4 <GPIOPinsInit>
	AFConfig(TIM5,GPIOx_pulseA, GPIO_Pin_pulseA);
 8004312:	88fb      	ldrh	r3, [r7, #6]
 8004314:	2b80      	cmp	r3, #128	; 0x80
 8004316:	d05e      	beq.n	80043d6 <QEI5Init+0x10a>
 8004318:	2b80      	cmp	r3, #128	; 0x80
 800431a:	d811      	bhi.n	8004340 <QEI5Init+0x74>
 800431c:	2b08      	cmp	r3, #8
 800431e:	d042      	beq.n	80043a6 <QEI5Init+0xda>
 8004320:	2b08      	cmp	r3, #8
 8004322:	d806      	bhi.n	8004332 <QEI5Init+0x66>
 8004324:	2b02      	cmp	r3, #2
 8004326:	d032      	beq.n	800438e <QEI5Init+0xc2>
 8004328:	2b04      	cmp	r3, #4
 800432a:	d036      	beq.n	800439a <QEI5Init+0xce>
 800432c:	2b01      	cmp	r3, #1
 800432e:	d028      	beq.n	8004382 <QEI5Init+0xb6>
 8004330:	e086      	b.n	8004440 <QEI5Init+0x174>
 8004332:	2b20      	cmp	r3, #32
 8004334:	d043      	beq.n	80043be <QEI5Init+0xf2>
 8004336:	2b40      	cmp	r3, #64	; 0x40
 8004338:	d047      	beq.n	80043ca <QEI5Init+0xfe>
 800433a:	2b10      	cmp	r3, #16
 800433c:	d039      	beq.n	80043b2 <QEI5Init+0xe6>
 800433e:	e07f      	b.n	8004440 <QEI5Init+0x174>
 8004340:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004344:	d05f      	beq.n	8004406 <QEI5Init+0x13a>
 8004346:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800434a:	d809      	bhi.n	8004360 <QEI5Init+0x94>
 800434c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004350:	d04d      	beq.n	80043ee <QEI5Init+0x122>
 8004352:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004356:	d050      	beq.n	80043fa <QEI5Init+0x12e>
 8004358:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800435c:	d041      	beq.n	80043e2 <QEI5Init+0x116>
 800435e:	e06f      	b.n	8004440 <QEI5Init+0x174>
 8004360:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004364:	d05b      	beq.n	800441e <QEI5Init+0x152>
 8004366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800436a:	d803      	bhi.n	8004374 <QEI5Init+0xa8>
 800436c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004370:	d04f      	beq.n	8004412 <QEI5Init+0x146>
 8004372:	e065      	b.n	8004440 <QEI5Init+0x174>
 8004374:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004378:	d057      	beq.n	800442a <QEI5Init+0x15e>
 800437a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800437e:	d05a      	beq.n	8004436 <QEI5Init+0x16a>
 8004380:	e05e      	b.n	8004440 <QEI5Init+0x174>
 8004382:	2202      	movs	r2, #2
 8004384:	2100      	movs	r1, #0
 8004386:	68b8      	ldr	r0, [r7, #8]
 8004388:	f7fc fd76 	bl	8000e78 <GPIO_PinAFConfig>
 800438c:	e058      	b.n	8004440 <QEI5Init+0x174>
 800438e:	2202      	movs	r2, #2
 8004390:	2101      	movs	r1, #1
 8004392:	68b8      	ldr	r0, [r7, #8]
 8004394:	f7fc fd70 	bl	8000e78 <GPIO_PinAFConfig>
 8004398:	e052      	b.n	8004440 <QEI5Init+0x174>
 800439a:	2202      	movs	r2, #2
 800439c:	2102      	movs	r1, #2
 800439e:	68b8      	ldr	r0, [r7, #8]
 80043a0:	f7fc fd6a 	bl	8000e78 <GPIO_PinAFConfig>
 80043a4:	e04c      	b.n	8004440 <QEI5Init+0x174>
 80043a6:	2202      	movs	r2, #2
 80043a8:	2103      	movs	r1, #3
 80043aa:	68b8      	ldr	r0, [r7, #8]
 80043ac:	f7fc fd64 	bl	8000e78 <GPIO_PinAFConfig>
 80043b0:	e046      	b.n	8004440 <QEI5Init+0x174>
 80043b2:	2202      	movs	r2, #2
 80043b4:	2104      	movs	r1, #4
 80043b6:	68b8      	ldr	r0, [r7, #8]
 80043b8:	f7fc fd5e 	bl	8000e78 <GPIO_PinAFConfig>
 80043bc:	e040      	b.n	8004440 <QEI5Init+0x174>
 80043be:	2202      	movs	r2, #2
 80043c0:	2105      	movs	r1, #5
 80043c2:	68b8      	ldr	r0, [r7, #8]
 80043c4:	f7fc fd58 	bl	8000e78 <GPIO_PinAFConfig>
 80043c8:	e03a      	b.n	8004440 <QEI5Init+0x174>
 80043ca:	2202      	movs	r2, #2
 80043cc:	2106      	movs	r1, #6
 80043ce:	68b8      	ldr	r0, [r7, #8]
 80043d0:	f7fc fd52 	bl	8000e78 <GPIO_PinAFConfig>
 80043d4:	e034      	b.n	8004440 <QEI5Init+0x174>
 80043d6:	2202      	movs	r2, #2
 80043d8:	2107      	movs	r1, #7
 80043da:	68b8      	ldr	r0, [r7, #8]
 80043dc:	f7fc fd4c 	bl	8000e78 <GPIO_PinAFConfig>
 80043e0:	e02e      	b.n	8004440 <QEI5Init+0x174>
 80043e2:	2202      	movs	r2, #2
 80043e4:	2108      	movs	r1, #8
 80043e6:	68b8      	ldr	r0, [r7, #8]
 80043e8:	f7fc fd46 	bl	8000e78 <GPIO_PinAFConfig>
 80043ec:	e028      	b.n	8004440 <QEI5Init+0x174>
 80043ee:	2202      	movs	r2, #2
 80043f0:	2109      	movs	r1, #9
 80043f2:	68b8      	ldr	r0, [r7, #8]
 80043f4:	f7fc fd40 	bl	8000e78 <GPIO_PinAFConfig>
 80043f8:	e022      	b.n	8004440 <QEI5Init+0x174>
 80043fa:	2202      	movs	r2, #2
 80043fc:	210a      	movs	r1, #10
 80043fe:	68b8      	ldr	r0, [r7, #8]
 8004400:	f7fc fd3a 	bl	8000e78 <GPIO_PinAFConfig>
 8004404:	e01c      	b.n	8004440 <QEI5Init+0x174>
 8004406:	2202      	movs	r2, #2
 8004408:	210b      	movs	r1, #11
 800440a:	68b8      	ldr	r0, [r7, #8]
 800440c:	f7fc fd34 	bl	8000e78 <GPIO_PinAFConfig>
 8004410:	e016      	b.n	8004440 <QEI5Init+0x174>
 8004412:	2202      	movs	r2, #2
 8004414:	210c      	movs	r1, #12
 8004416:	68b8      	ldr	r0, [r7, #8]
 8004418:	f7fc fd2e 	bl	8000e78 <GPIO_PinAFConfig>
 800441c:	e010      	b.n	8004440 <QEI5Init+0x174>
 800441e:	2202      	movs	r2, #2
 8004420:	210d      	movs	r1, #13
 8004422:	68b8      	ldr	r0, [r7, #8]
 8004424:	f7fc fd28 	bl	8000e78 <GPIO_PinAFConfig>
 8004428:	e00a      	b.n	8004440 <QEI5Init+0x174>
 800442a:	2202      	movs	r2, #2
 800442c:	210e      	movs	r1, #14
 800442e:	68b8      	ldr	r0, [r7, #8]
 8004430:	f7fc fd22 	bl	8000e78 <GPIO_PinAFConfig>
 8004434:	e004      	b.n	8004440 <QEI5Init+0x174>
 8004436:	2202      	movs	r2, #2
 8004438:	210f      	movs	r1, #15
 800443a:	68b8      	ldr	r0, [r7, #8]
 800443c:	f7fc fd1c 	bl	8000e78 <GPIO_PinAFConfig>
 8004440:	bf00      	nop
	AFConfig(TIM5,GPIOx_pulseB, GPIO_Pin_pulseB);
 8004442:	8bbb      	ldrh	r3, [r7, #28]
 8004444:	2b80      	cmp	r3, #128	; 0x80
 8004446:	d05e      	beq.n	8004506 <QEI5Init+0x23a>
 8004448:	2b80      	cmp	r3, #128	; 0x80
 800444a:	d811      	bhi.n	8004470 <QEI5Init+0x1a4>
 800444c:	2b08      	cmp	r3, #8
 800444e:	d042      	beq.n	80044d6 <QEI5Init+0x20a>
 8004450:	2b08      	cmp	r3, #8
 8004452:	d806      	bhi.n	8004462 <QEI5Init+0x196>
 8004454:	2b02      	cmp	r3, #2
 8004456:	d032      	beq.n	80044be <QEI5Init+0x1f2>
 8004458:	2b04      	cmp	r3, #4
 800445a:	d036      	beq.n	80044ca <QEI5Init+0x1fe>
 800445c:	2b01      	cmp	r3, #1
 800445e:	d028      	beq.n	80044b2 <QEI5Init+0x1e6>
 8004460:	e086      	b.n	8004570 <QEI5Init+0x2a4>
 8004462:	2b20      	cmp	r3, #32
 8004464:	d043      	beq.n	80044ee <QEI5Init+0x222>
 8004466:	2b40      	cmp	r3, #64	; 0x40
 8004468:	d047      	beq.n	80044fa <QEI5Init+0x22e>
 800446a:	2b10      	cmp	r3, #16
 800446c:	d039      	beq.n	80044e2 <QEI5Init+0x216>
 800446e:	e07f      	b.n	8004570 <QEI5Init+0x2a4>
 8004470:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004474:	d05f      	beq.n	8004536 <QEI5Init+0x26a>
 8004476:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800447a:	d809      	bhi.n	8004490 <QEI5Init+0x1c4>
 800447c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004480:	d04d      	beq.n	800451e <QEI5Init+0x252>
 8004482:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004486:	d050      	beq.n	800452a <QEI5Init+0x25e>
 8004488:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800448c:	d041      	beq.n	8004512 <QEI5Init+0x246>
 800448e:	e06f      	b.n	8004570 <QEI5Init+0x2a4>
 8004490:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004494:	d05b      	beq.n	800454e <QEI5Init+0x282>
 8004496:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800449a:	d803      	bhi.n	80044a4 <QEI5Init+0x1d8>
 800449c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044a0:	d04f      	beq.n	8004542 <QEI5Init+0x276>
 80044a2:	e065      	b.n	8004570 <QEI5Init+0x2a4>
 80044a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044a8:	d057      	beq.n	800455a <QEI5Init+0x28e>
 80044aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044ae:	d05a      	beq.n	8004566 <QEI5Init+0x29a>
 80044b0:	e05e      	b.n	8004570 <QEI5Init+0x2a4>
 80044b2:	2202      	movs	r2, #2
 80044b4:	2100      	movs	r1, #0
 80044b6:	69b8      	ldr	r0, [r7, #24]
 80044b8:	f7fc fcde 	bl	8000e78 <GPIO_PinAFConfig>
 80044bc:	e058      	b.n	8004570 <QEI5Init+0x2a4>
 80044be:	2202      	movs	r2, #2
 80044c0:	2101      	movs	r1, #1
 80044c2:	69b8      	ldr	r0, [r7, #24]
 80044c4:	f7fc fcd8 	bl	8000e78 <GPIO_PinAFConfig>
 80044c8:	e052      	b.n	8004570 <QEI5Init+0x2a4>
 80044ca:	2202      	movs	r2, #2
 80044cc:	2102      	movs	r1, #2
 80044ce:	69b8      	ldr	r0, [r7, #24]
 80044d0:	f7fc fcd2 	bl	8000e78 <GPIO_PinAFConfig>
 80044d4:	e04c      	b.n	8004570 <QEI5Init+0x2a4>
 80044d6:	2202      	movs	r2, #2
 80044d8:	2103      	movs	r1, #3
 80044da:	69b8      	ldr	r0, [r7, #24]
 80044dc:	f7fc fccc 	bl	8000e78 <GPIO_PinAFConfig>
 80044e0:	e046      	b.n	8004570 <QEI5Init+0x2a4>
 80044e2:	2202      	movs	r2, #2
 80044e4:	2104      	movs	r1, #4
 80044e6:	69b8      	ldr	r0, [r7, #24]
 80044e8:	f7fc fcc6 	bl	8000e78 <GPIO_PinAFConfig>
 80044ec:	e040      	b.n	8004570 <QEI5Init+0x2a4>
 80044ee:	2202      	movs	r2, #2
 80044f0:	2105      	movs	r1, #5
 80044f2:	69b8      	ldr	r0, [r7, #24]
 80044f4:	f7fc fcc0 	bl	8000e78 <GPIO_PinAFConfig>
 80044f8:	e03a      	b.n	8004570 <QEI5Init+0x2a4>
 80044fa:	2202      	movs	r2, #2
 80044fc:	2106      	movs	r1, #6
 80044fe:	69b8      	ldr	r0, [r7, #24]
 8004500:	f7fc fcba 	bl	8000e78 <GPIO_PinAFConfig>
 8004504:	e034      	b.n	8004570 <QEI5Init+0x2a4>
 8004506:	2202      	movs	r2, #2
 8004508:	2107      	movs	r1, #7
 800450a:	69b8      	ldr	r0, [r7, #24]
 800450c:	f7fc fcb4 	bl	8000e78 <GPIO_PinAFConfig>
 8004510:	e02e      	b.n	8004570 <QEI5Init+0x2a4>
 8004512:	2202      	movs	r2, #2
 8004514:	2108      	movs	r1, #8
 8004516:	69b8      	ldr	r0, [r7, #24]
 8004518:	f7fc fcae 	bl	8000e78 <GPIO_PinAFConfig>
 800451c:	e028      	b.n	8004570 <QEI5Init+0x2a4>
 800451e:	2202      	movs	r2, #2
 8004520:	2109      	movs	r1, #9
 8004522:	69b8      	ldr	r0, [r7, #24]
 8004524:	f7fc fca8 	bl	8000e78 <GPIO_PinAFConfig>
 8004528:	e022      	b.n	8004570 <QEI5Init+0x2a4>
 800452a:	2202      	movs	r2, #2
 800452c:	210a      	movs	r1, #10
 800452e:	69b8      	ldr	r0, [r7, #24]
 8004530:	f7fc fca2 	bl	8000e78 <GPIO_PinAFConfig>
 8004534:	e01c      	b.n	8004570 <QEI5Init+0x2a4>
 8004536:	2202      	movs	r2, #2
 8004538:	210b      	movs	r1, #11
 800453a:	69b8      	ldr	r0, [r7, #24]
 800453c:	f7fc fc9c 	bl	8000e78 <GPIO_PinAFConfig>
 8004540:	e016      	b.n	8004570 <QEI5Init+0x2a4>
 8004542:	2202      	movs	r2, #2
 8004544:	210c      	movs	r1, #12
 8004546:	69b8      	ldr	r0, [r7, #24]
 8004548:	f7fc fc96 	bl	8000e78 <GPIO_PinAFConfig>
 800454c:	e010      	b.n	8004570 <QEI5Init+0x2a4>
 800454e:	2202      	movs	r2, #2
 8004550:	210d      	movs	r1, #13
 8004552:	69b8      	ldr	r0, [r7, #24]
 8004554:	f7fc fc90 	bl	8000e78 <GPIO_PinAFConfig>
 8004558:	e00a      	b.n	8004570 <QEI5Init+0x2a4>
 800455a:	2202      	movs	r2, #2
 800455c:	210e      	movs	r1, #14
 800455e:	69b8      	ldr	r0, [r7, #24]
 8004560:	f7fc fc8a 	bl	8000e78 <GPIO_PinAFConfig>
 8004564:	e004      	b.n	8004570 <QEI5Init+0x2a4>
 8004566:	2202      	movs	r2, #2
 8004568:	210f      	movs	r1, #15
 800456a:	69b8      	ldr	r0, [r7, #24]
 800456c:	f7fc fc84 	bl	8000e78 <GPIO_PinAFConfig>
 8004570:	bf00      	nop

	BIOS_QEI5_TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 8004572:	4b1e      	ldr	r3, [pc, #120]	; (80045ec <QEI5Init+0x320>)
 8004574:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004578:	605a      	str	r2, [r3, #4]
	BIOS_QEI5_TIM_TimeBaseStructure.TIM_Prescaler = 0;
 800457a:	4b1c      	ldr	r3, [pc, #112]	; (80045ec <QEI5Init+0x320>)
 800457c:	2200      	movs	r2, #0
 800457e:	801a      	strh	r2, [r3, #0]
	BIOS_QEI5_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8004580:	4b1a      	ldr	r3, [pc, #104]	; (80045ec <QEI5Init+0x320>)
 8004582:	2200      	movs	r2, #0
 8004584:	811a      	strh	r2, [r3, #8]
	BIOS_QEI5_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8004586:	4b19      	ldr	r3, [pc, #100]	; (80045ec <QEI5Init+0x320>)
 8004588:	2200      	movs	r2, #0
 800458a:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM5, &BIOS_QEI5_TIM_TimeBaseStructure);
 800458c:	4917      	ldr	r1, [pc, #92]	; (80045ec <QEI5Init+0x320>)
 800458e:	4818      	ldr	r0, [pc, #96]	; (80045f0 <QEI5Init+0x324>)
 8004590:	f7fc fdc4 	bl	800111c <TIM_TimeBaseInit>
	TIM_EncoderInterfaceConfig(TIM5, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 8004594:	2300      	movs	r3, #0
 8004596:	2200      	movs	r2, #0
 8004598:	2103      	movs	r1, #3
 800459a:	4815      	ldr	r0, [pc, #84]	; (80045f0 <QEI5Init+0x324>)
 800459c:	f7fd f953 	bl	8001846 <TIM_EncoderInterfaceConfig>
	TIM_ARRPreloadConfig(TIM5, ENABLE);
 80045a0:	2101      	movs	r1, #1
 80045a2:	4813      	ldr	r0, [pc, #76]	; (80045f0 <QEI5Init+0x324>)
 80045a4:	f7fc fe26 	bl	80011f4 <TIM_ARRPreloadConfig>

	TIM_ClearITPendingBit(TIM5, TIM_IT_Update );
 80045a8:	2101      	movs	r1, #1
 80045aa:	4811      	ldr	r0, [pc, #68]	; (80045f0 <QEI5Init+0x324>)
 80045ac:	f7fd f93a 	bl	8001824 <TIM_ClearITPendingBit>
	TIM_ITConfig(TIM5, TIM_IT_Update, ENABLE);
 80045b0:	2201      	movs	r2, #1
 80045b2:	2101      	movs	r1, #1
 80045b4:	480e      	ldr	r0, [pc, #56]	; (80045f0 <QEI5Init+0x324>)
 80045b6:	f7fd f8e7 	bl	8001788 <TIM_ITConfig>

	BIOS_QEI5_NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn;
 80045ba:	4b0e      	ldr	r3, [pc, #56]	; (80045f4 <QEI5Init+0x328>)
 80045bc:	2232      	movs	r2, #50	; 0x32
 80045be:	701a      	strb	r2, [r3, #0]
	BIOS_QEI5_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 80045c0:	89fb      	ldrh	r3, [r7, #14]
 80045c2:	b2da      	uxtb	r2, r3
 80045c4:	4b0b      	ldr	r3, [pc, #44]	; (80045f4 <QEI5Init+0x328>)
 80045c6:	705a      	strb	r2, [r3, #1]
	BIOS_QEI5_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 80045c8:	89bb      	ldrh	r3, [r7, #12]
 80045ca:	b2da      	uxtb	r2, r3
 80045cc:	4b09      	ldr	r3, [pc, #36]	; (80045f4 <QEI5Init+0x328>)
 80045ce:	709a      	strb	r2, [r3, #2]
	BIOS_QEI5_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80045d0:	4b08      	ldr	r3, [pc, #32]	; (80045f4 <QEI5Init+0x328>)
 80045d2:	2201      	movs	r2, #1
 80045d4:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_QEI5_NVIC_InitStructure);
 80045d6:	4807      	ldr	r0, [pc, #28]	; (80045f4 <QEI5Init+0x328>)
 80045d8:	f7fc fb46 	bl	8000c68 <NVIC_Init>
	TIM_Cmd(TIM5, ENABLE);
 80045dc:	2101      	movs	r1, #1
 80045de:	4804      	ldr	r0, [pc, #16]	; (80045f0 <QEI5Init+0x324>)
 80045e0:	f7fc fe28 	bl	8001234 <TIM_Cmd>
}
 80045e4:	bf00      	nop
 80045e6:	3710      	adds	r7, #16
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	200007c0 	.word	0x200007c0
 80045f0:	40000c00 	.word	0x40000c00
 80045f4:	200007cc 	.word	0x200007cc

080045f8 <QEI6Init>:
 * Function Example		: QEI6Init(0,1);
 */

void QEI6Init(uint16_t preemptionpriority, uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_pulseA, uint16_t GPIO_Pin_pulseA, GPIO_TypeDef* GPIOx_pulseB, uint16_t GPIO_Pin_pulseB)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b086      	sub	sp, #24
 80045fc:	af02      	add	r7, sp, #8
 80045fe:	60ba      	str	r2, [r7, #8]
 8004600:	461a      	mov	r2, r3
 8004602:	4603      	mov	r3, r0
 8004604:	81fb      	strh	r3, [r7, #14]
 8004606:	460b      	mov	r3, r1
 8004608:	81bb      	strh	r3, [r7, #12]
 800460a:	4613      	mov	r3, r2
 800460c:	80fb      	strh	r3, [r7, #6]
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 800460e:	2101      	movs	r1, #1
 8004610:	2002      	movs	r0, #2
 8004612:	f7fc fd63 	bl	80010dc <RCC_APB2PeriphClockCmd>

	GPIOPinsInit (GPIOx_pulseA, GPIO_Pin_pulseA, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8004616:	88f9      	ldrh	r1, [r7, #6]
 8004618:	2301      	movs	r3, #1
 800461a:	9301      	str	r3, [sp, #4]
 800461c:	2302      	movs	r3, #2
 800461e:	9300      	str	r3, [sp, #0]
 8004620:	2300      	movs	r3, #0
 8004622:	2202      	movs	r2, #2
 8004624:	68b8      	ldr	r0, [r7, #8]
 8004626:	f7fd fc4d 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_pulseB, GPIO_Pin_pulseB, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 800462a:	8bb9      	ldrh	r1, [r7, #28]
 800462c:	2301      	movs	r3, #1
 800462e:	9301      	str	r3, [sp, #4]
 8004630:	2302      	movs	r3, #2
 8004632:	9300      	str	r3, [sp, #0]
 8004634:	2300      	movs	r3, #0
 8004636:	2202      	movs	r2, #2
 8004638:	69b8      	ldr	r0, [r7, #24]
 800463a:	f7fd fc43 	bl	8001ec4 <GPIOPinsInit>
	AFConfig(TIM8,GPIOx_pulseA, GPIO_Pin_pulseA);
 800463e:	88fb      	ldrh	r3, [r7, #6]
 8004640:	2b80      	cmp	r3, #128	; 0x80
 8004642:	d05e      	beq.n	8004702 <QEI6Init+0x10a>
 8004644:	2b80      	cmp	r3, #128	; 0x80
 8004646:	d811      	bhi.n	800466c <QEI6Init+0x74>
 8004648:	2b08      	cmp	r3, #8
 800464a:	d042      	beq.n	80046d2 <QEI6Init+0xda>
 800464c:	2b08      	cmp	r3, #8
 800464e:	d806      	bhi.n	800465e <QEI6Init+0x66>
 8004650:	2b02      	cmp	r3, #2
 8004652:	d032      	beq.n	80046ba <QEI6Init+0xc2>
 8004654:	2b04      	cmp	r3, #4
 8004656:	d036      	beq.n	80046c6 <QEI6Init+0xce>
 8004658:	2b01      	cmp	r3, #1
 800465a:	d028      	beq.n	80046ae <QEI6Init+0xb6>
 800465c:	e086      	b.n	800476c <QEI6Init+0x174>
 800465e:	2b20      	cmp	r3, #32
 8004660:	d043      	beq.n	80046ea <QEI6Init+0xf2>
 8004662:	2b40      	cmp	r3, #64	; 0x40
 8004664:	d047      	beq.n	80046f6 <QEI6Init+0xfe>
 8004666:	2b10      	cmp	r3, #16
 8004668:	d039      	beq.n	80046de <QEI6Init+0xe6>
 800466a:	e07f      	b.n	800476c <QEI6Init+0x174>
 800466c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004670:	d05f      	beq.n	8004732 <QEI6Init+0x13a>
 8004672:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004676:	d809      	bhi.n	800468c <QEI6Init+0x94>
 8004678:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800467c:	d04d      	beq.n	800471a <QEI6Init+0x122>
 800467e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004682:	d050      	beq.n	8004726 <QEI6Init+0x12e>
 8004684:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004688:	d041      	beq.n	800470e <QEI6Init+0x116>
 800468a:	e06f      	b.n	800476c <QEI6Init+0x174>
 800468c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004690:	d05b      	beq.n	800474a <QEI6Init+0x152>
 8004692:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004696:	d803      	bhi.n	80046a0 <QEI6Init+0xa8>
 8004698:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800469c:	d04f      	beq.n	800473e <QEI6Init+0x146>
 800469e:	e065      	b.n	800476c <QEI6Init+0x174>
 80046a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046a4:	d057      	beq.n	8004756 <QEI6Init+0x15e>
 80046a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046aa:	d05a      	beq.n	8004762 <QEI6Init+0x16a>
 80046ac:	e05e      	b.n	800476c <QEI6Init+0x174>
 80046ae:	2203      	movs	r2, #3
 80046b0:	2100      	movs	r1, #0
 80046b2:	68b8      	ldr	r0, [r7, #8]
 80046b4:	f7fc fbe0 	bl	8000e78 <GPIO_PinAFConfig>
 80046b8:	e058      	b.n	800476c <QEI6Init+0x174>
 80046ba:	2203      	movs	r2, #3
 80046bc:	2101      	movs	r1, #1
 80046be:	68b8      	ldr	r0, [r7, #8]
 80046c0:	f7fc fbda 	bl	8000e78 <GPIO_PinAFConfig>
 80046c4:	e052      	b.n	800476c <QEI6Init+0x174>
 80046c6:	2203      	movs	r2, #3
 80046c8:	2102      	movs	r1, #2
 80046ca:	68b8      	ldr	r0, [r7, #8]
 80046cc:	f7fc fbd4 	bl	8000e78 <GPIO_PinAFConfig>
 80046d0:	e04c      	b.n	800476c <QEI6Init+0x174>
 80046d2:	2203      	movs	r2, #3
 80046d4:	2103      	movs	r1, #3
 80046d6:	68b8      	ldr	r0, [r7, #8]
 80046d8:	f7fc fbce 	bl	8000e78 <GPIO_PinAFConfig>
 80046dc:	e046      	b.n	800476c <QEI6Init+0x174>
 80046de:	2203      	movs	r2, #3
 80046e0:	2104      	movs	r1, #4
 80046e2:	68b8      	ldr	r0, [r7, #8]
 80046e4:	f7fc fbc8 	bl	8000e78 <GPIO_PinAFConfig>
 80046e8:	e040      	b.n	800476c <QEI6Init+0x174>
 80046ea:	2203      	movs	r2, #3
 80046ec:	2105      	movs	r1, #5
 80046ee:	68b8      	ldr	r0, [r7, #8]
 80046f0:	f7fc fbc2 	bl	8000e78 <GPIO_PinAFConfig>
 80046f4:	e03a      	b.n	800476c <QEI6Init+0x174>
 80046f6:	2203      	movs	r2, #3
 80046f8:	2106      	movs	r1, #6
 80046fa:	68b8      	ldr	r0, [r7, #8]
 80046fc:	f7fc fbbc 	bl	8000e78 <GPIO_PinAFConfig>
 8004700:	e034      	b.n	800476c <QEI6Init+0x174>
 8004702:	2203      	movs	r2, #3
 8004704:	2107      	movs	r1, #7
 8004706:	68b8      	ldr	r0, [r7, #8]
 8004708:	f7fc fbb6 	bl	8000e78 <GPIO_PinAFConfig>
 800470c:	e02e      	b.n	800476c <QEI6Init+0x174>
 800470e:	2203      	movs	r2, #3
 8004710:	2108      	movs	r1, #8
 8004712:	68b8      	ldr	r0, [r7, #8]
 8004714:	f7fc fbb0 	bl	8000e78 <GPIO_PinAFConfig>
 8004718:	e028      	b.n	800476c <QEI6Init+0x174>
 800471a:	2203      	movs	r2, #3
 800471c:	2109      	movs	r1, #9
 800471e:	68b8      	ldr	r0, [r7, #8]
 8004720:	f7fc fbaa 	bl	8000e78 <GPIO_PinAFConfig>
 8004724:	e022      	b.n	800476c <QEI6Init+0x174>
 8004726:	2203      	movs	r2, #3
 8004728:	210a      	movs	r1, #10
 800472a:	68b8      	ldr	r0, [r7, #8]
 800472c:	f7fc fba4 	bl	8000e78 <GPIO_PinAFConfig>
 8004730:	e01c      	b.n	800476c <QEI6Init+0x174>
 8004732:	2203      	movs	r2, #3
 8004734:	210b      	movs	r1, #11
 8004736:	68b8      	ldr	r0, [r7, #8]
 8004738:	f7fc fb9e 	bl	8000e78 <GPIO_PinAFConfig>
 800473c:	e016      	b.n	800476c <QEI6Init+0x174>
 800473e:	2203      	movs	r2, #3
 8004740:	210c      	movs	r1, #12
 8004742:	68b8      	ldr	r0, [r7, #8]
 8004744:	f7fc fb98 	bl	8000e78 <GPIO_PinAFConfig>
 8004748:	e010      	b.n	800476c <QEI6Init+0x174>
 800474a:	2203      	movs	r2, #3
 800474c:	210d      	movs	r1, #13
 800474e:	68b8      	ldr	r0, [r7, #8]
 8004750:	f7fc fb92 	bl	8000e78 <GPIO_PinAFConfig>
 8004754:	e00a      	b.n	800476c <QEI6Init+0x174>
 8004756:	2203      	movs	r2, #3
 8004758:	210e      	movs	r1, #14
 800475a:	68b8      	ldr	r0, [r7, #8]
 800475c:	f7fc fb8c 	bl	8000e78 <GPIO_PinAFConfig>
 8004760:	e004      	b.n	800476c <QEI6Init+0x174>
 8004762:	2203      	movs	r2, #3
 8004764:	210f      	movs	r1, #15
 8004766:	68b8      	ldr	r0, [r7, #8]
 8004768:	f7fc fb86 	bl	8000e78 <GPIO_PinAFConfig>
 800476c:	bf00      	nop
	AFConfig(TIM8,GPIOx_pulseB, GPIO_Pin_pulseB);
 800476e:	8bbb      	ldrh	r3, [r7, #28]
 8004770:	2b80      	cmp	r3, #128	; 0x80
 8004772:	d05e      	beq.n	8004832 <QEI6Init+0x23a>
 8004774:	2b80      	cmp	r3, #128	; 0x80
 8004776:	d811      	bhi.n	800479c <QEI6Init+0x1a4>
 8004778:	2b08      	cmp	r3, #8
 800477a:	d042      	beq.n	8004802 <QEI6Init+0x20a>
 800477c:	2b08      	cmp	r3, #8
 800477e:	d806      	bhi.n	800478e <QEI6Init+0x196>
 8004780:	2b02      	cmp	r3, #2
 8004782:	d032      	beq.n	80047ea <QEI6Init+0x1f2>
 8004784:	2b04      	cmp	r3, #4
 8004786:	d036      	beq.n	80047f6 <QEI6Init+0x1fe>
 8004788:	2b01      	cmp	r3, #1
 800478a:	d028      	beq.n	80047de <QEI6Init+0x1e6>
 800478c:	e086      	b.n	800489c <QEI6Init+0x2a4>
 800478e:	2b20      	cmp	r3, #32
 8004790:	d043      	beq.n	800481a <QEI6Init+0x222>
 8004792:	2b40      	cmp	r3, #64	; 0x40
 8004794:	d047      	beq.n	8004826 <QEI6Init+0x22e>
 8004796:	2b10      	cmp	r3, #16
 8004798:	d039      	beq.n	800480e <QEI6Init+0x216>
 800479a:	e07f      	b.n	800489c <QEI6Init+0x2a4>
 800479c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047a0:	d05f      	beq.n	8004862 <QEI6Init+0x26a>
 80047a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047a6:	d809      	bhi.n	80047bc <QEI6Init+0x1c4>
 80047a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047ac:	d04d      	beq.n	800484a <QEI6Init+0x252>
 80047ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047b2:	d050      	beq.n	8004856 <QEI6Init+0x25e>
 80047b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047b8:	d041      	beq.n	800483e <QEI6Init+0x246>
 80047ba:	e06f      	b.n	800489c <QEI6Init+0x2a4>
 80047bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047c0:	d05b      	beq.n	800487a <QEI6Init+0x282>
 80047c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047c6:	d803      	bhi.n	80047d0 <QEI6Init+0x1d8>
 80047c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047cc:	d04f      	beq.n	800486e <QEI6Init+0x276>
 80047ce:	e065      	b.n	800489c <QEI6Init+0x2a4>
 80047d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80047d4:	d057      	beq.n	8004886 <QEI6Init+0x28e>
 80047d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047da:	d05a      	beq.n	8004892 <QEI6Init+0x29a>
 80047dc:	e05e      	b.n	800489c <QEI6Init+0x2a4>
 80047de:	2203      	movs	r2, #3
 80047e0:	2100      	movs	r1, #0
 80047e2:	69b8      	ldr	r0, [r7, #24]
 80047e4:	f7fc fb48 	bl	8000e78 <GPIO_PinAFConfig>
 80047e8:	e058      	b.n	800489c <QEI6Init+0x2a4>
 80047ea:	2203      	movs	r2, #3
 80047ec:	2101      	movs	r1, #1
 80047ee:	69b8      	ldr	r0, [r7, #24]
 80047f0:	f7fc fb42 	bl	8000e78 <GPIO_PinAFConfig>
 80047f4:	e052      	b.n	800489c <QEI6Init+0x2a4>
 80047f6:	2203      	movs	r2, #3
 80047f8:	2102      	movs	r1, #2
 80047fa:	69b8      	ldr	r0, [r7, #24]
 80047fc:	f7fc fb3c 	bl	8000e78 <GPIO_PinAFConfig>
 8004800:	e04c      	b.n	800489c <QEI6Init+0x2a4>
 8004802:	2203      	movs	r2, #3
 8004804:	2103      	movs	r1, #3
 8004806:	69b8      	ldr	r0, [r7, #24]
 8004808:	f7fc fb36 	bl	8000e78 <GPIO_PinAFConfig>
 800480c:	e046      	b.n	800489c <QEI6Init+0x2a4>
 800480e:	2203      	movs	r2, #3
 8004810:	2104      	movs	r1, #4
 8004812:	69b8      	ldr	r0, [r7, #24]
 8004814:	f7fc fb30 	bl	8000e78 <GPIO_PinAFConfig>
 8004818:	e040      	b.n	800489c <QEI6Init+0x2a4>
 800481a:	2203      	movs	r2, #3
 800481c:	2105      	movs	r1, #5
 800481e:	69b8      	ldr	r0, [r7, #24]
 8004820:	f7fc fb2a 	bl	8000e78 <GPIO_PinAFConfig>
 8004824:	e03a      	b.n	800489c <QEI6Init+0x2a4>
 8004826:	2203      	movs	r2, #3
 8004828:	2106      	movs	r1, #6
 800482a:	69b8      	ldr	r0, [r7, #24]
 800482c:	f7fc fb24 	bl	8000e78 <GPIO_PinAFConfig>
 8004830:	e034      	b.n	800489c <QEI6Init+0x2a4>
 8004832:	2203      	movs	r2, #3
 8004834:	2107      	movs	r1, #7
 8004836:	69b8      	ldr	r0, [r7, #24]
 8004838:	f7fc fb1e 	bl	8000e78 <GPIO_PinAFConfig>
 800483c:	e02e      	b.n	800489c <QEI6Init+0x2a4>
 800483e:	2203      	movs	r2, #3
 8004840:	2108      	movs	r1, #8
 8004842:	69b8      	ldr	r0, [r7, #24]
 8004844:	f7fc fb18 	bl	8000e78 <GPIO_PinAFConfig>
 8004848:	e028      	b.n	800489c <QEI6Init+0x2a4>
 800484a:	2203      	movs	r2, #3
 800484c:	2109      	movs	r1, #9
 800484e:	69b8      	ldr	r0, [r7, #24]
 8004850:	f7fc fb12 	bl	8000e78 <GPIO_PinAFConfig>
 8004854:	e022      	b.n	800489c <QEI6Init+0x2a4>
 8004856:	2203      	movs	r2, #3
 8004858:	210a      	movs	r1, #10
 800485a:	69b8      	ldr	r0, [r7, #24]
 800485c:	f7fc fb0c 	bl	8000e78 <GPIO_PinAFConfig>
 8004860:	e01c      	b.n	800489c <QEI6Init+0x2a4>
 8004862:	2203      	movs	r2, #3
 8004864:	210b      	movs	r1, #11
 8004866:	69b8      	ldr	r0, [r7, #24]
 8004868:	f7fc fb06 	bl	8000e78 <GPIO_PinAFConfig>
 800486c:	e016      	b.n	800489c <QEI6Init+0x2a4>
 800486e:	2203      	movs	r2, #3
 8004870:	210c      	movs	r1, #12
 8004872:	69b8      	ldr	r0, [r7, #24]
 8004874:	f7fc fb00 	bl	8000e78 <GPIO_PinAFConfig>
 8004878:	e010      	b.n	800489c <QEI6Init+0x2a4>
 800487a:	2203      	movs	r2, #3
 800487c:	210d      	movs	r1, #13
 800487e:	69b8      	ldr	r0, [r7, #24]
 8004880:	f7fc fafa 	bl	8000e78 <GPIO_PinAFConfig>
 8004884:	e00a      	b.n	800489c <QEI6Init+0x2a4>
 8004886:	2203      	movs	r2, #3
 8004888:	210e      	movs	r1, #14
 800488a:	69b8      	ldr	r0, [r7, #24]
 800488c:	f7fc faf4 	bl	8000e78 <GPIO_PinAFConfig>
 8004890:	e004      	b.n	800489c <QEI6Init+0x2a4>
 8004892:	2203      	movs	r2, #3
 8004894:	210f      	movs	r1, #15
 8004896:	69b8      	ldr	r0, [r7, #24]
 8004898:	f7fc faee 	bl	8000e78 <GPIO_PinAFConfig>
 800489c:	bf00      	nop

	BIOS_QEI6_TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 800489e:	4b1e      	ldr	r3, [pc, #120]	; (8004918 <QEI6Init+0x320>)
 80048a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048a4:	605a      	str	r2, [r3, #4]
	BIOS_QEI6_TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80048a6:	4b1c      	ldr	r3, [pc, #112]	; (8004918 <QEI6Init+0x320>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	801a      	strh	r2, [r3, #0]
	BIOS_QEI6_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80048ac:	4b1a      	ldr	r3, [pc, #104]	; (8004918 <QEI6Init+0x320>)
 80048ae:	2200      	movs	r2, #0
 80048b0:	811a      	strh	r2, [r3, #8]
	BIOS_QEI6_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80048b2:	4b19      	ldr	r3, [pc, #100]	; (8004918 <QEI6Init+0x320>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM8, &BIOS_QEI6_TIM_TimeBaseStructure);
 80048b8:	4917      	ldr	r1, [pc, #92]	; (8004918 <QEI6Init+0x320>)
 80048ba:	4818      	ldr	r0, [pc, #96]	; (800491c <QEI6Init+0x324>)
 80048bc:	f7fc fc2e 	bl	800111c <TIM_TimeBaseInit>
	TIM_EncoderInterfaceConfig(TIM8, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 80048c0:	2300      	movs	r3, #0
 80048c2:	2200      	movs	r2, #0
 80048c4:	2103      	movs	r1, #3
 80048c6:	4815      	ldr	r0, [pc, #84]	; (800491c <QEI6Init+0x324>)
 80048c8:	f7fc ffbd 	bl	8001846 <TIM_EncoderInterfaceConfig>
	TIM_ARRPreloadConfig(TIM8, ENABLE);
 80048cc:	2101      	movs	r1, #1
 80048ce:	4813      	ldr	r0, [pc, #76]	; (800491c <QEI6Init+0x324>)
 80048d0:	f7fc fc90 	bl	80011f4 <TIM_ARRPreloadConfig>

	TIM_ClearITPendingBit(TIM8, TIM_IT_Update );
 80048d4:	2101      	movs	r1, #1
 80048d6:	4811      	ldr	r0, [pc, #68]	; (800491c <QEI6Init+0x324>)
 80048d8:	f7fc ffa4 	bl	8001824 <TIM_ClearITPendingBit>
	TIM_ITConfig(TIM8, TIM_IT_Update, ENABLE);
 80048dc:	2201      	movs	r2, #1
 80048de:	2101      	movs	r1, #1
 80048e0:	480e      	ldr	r0, [pc, #56]	; (800491c <QEI6Init+0x324>)
 80048e2:	f7fc ff51 	bl	8001788 <TIM_ITConfig>

	BIOS_QEI6_NVIC_InitStructure.NVIC_IRQChannel = TIM8_UP_TIM13_IRQn;
 80048e6:	4b0e      	ldr	r3, [pc, #56]	; (8004920 <QEI6Init+0x328>)
 80048e8:	222c      	movs	r2, #44	; 0x2c
 80048ea:	701a      	strb	r2, [r3, #0]
	BIOS_QEI6_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 80048ec:	89fb      	ldrh	r3, [r7, #14]
 80048ee:	b2da      	uxtb	r2, r3
 80048f0:	4b0b      	ldr	r3, [pc, #44]	; (8004920 <QEI6Init+0x328>)
 80048f2:	705a      	strb	r2, [r3, #1]
	BIOS_QEI6_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 80048f4:	89bb      	ldrh	r3, [r7, #12]
 80048f6:	b2da      	uxtb	r2, r3
 80048f8:	4b09      	ldr	r3, [pc, #36]	; (8004920 <QEI6Init+0x328>)
 80048fa:	709a      	strb	r2, [r3, #2]
	BIOS_QEI6_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80048fc:	4b08      	ldr	r3, [pc, #32]	; (8004920 <QEI6Init+0x328>)
 80048fe:	2201      	movs	r2, #1
 8004900:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_QEI6_NVIC_InitStructure);
 8004902:	4807      	ldr	r0, [pc, #28]	; (8004920 <QEI6Init+0x328>)
 8004904:	f7fc f9b0 	bl	8000c68 <NVIC_Init>
	TIM_Cmd(TIM8, ENABLE);
 8004908:	2101      	movs	r1, #1
 800490a:	4804      	ldr	r0, [pc, #16]	; (800491c <QEI6Init+0x324>)
 800490c:	f7fc fc92 	bl	8001234 <TIM_Cmd>
}
 8004910:	bf00      	nop
 8004912:	3710      	adds	r7, #16
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}
 8004918:	200007d0 	.word	0x200007d0
 800491c:	40010400 	.word	0x40010400
 8004920:	200007dc 	.word	0x200007dc

08004924 <SHIFTREGInit>:
 * Function Return		: None
 * Function Example		: SHIFTREGInit(&shiftreg, CASCADE_1, GPIOD, GPIO_Pin_0, GPIOD, GPIO_Pin_1, GPIOD, GPIO_Pin_2);
 */

void SHIFTREGInit (shiftreg_t* shiftreg, fSR cascade, GPIO_TypeDef *GPIOx_sck, uint16_t GPIO_Pin_sck,
		           GPIO_TypeDef *GPIOx_rck , uint16_t GPIO_Pin_rck,GPIO_TypeDef *GPIOx_si, uint16_t GPIO_Pin_si){
 8004924:	b580      	push	{r7, lr}
 8004926:	b086      	sub	sp, #24
 8004928:	af02      	add	r7, sp, #8
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	607a      	str	r2, [r7, #4]
 800492e:	461a      	mov	r2, r3
 8004930:	460b      	mov	r3, r1
 8004932:	72fb      	strb	r3, [r7, #11]
 8004934:	4613      	mov	r3, r2
 8004936:	813b      	strh	r3, [r7, #8]

	shiftreg->flag = cascade;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	7afa      	ldrb	r2, [r7, #11]
 800493c:	759a      	strb	r2, [r3, #22]

	shiftreg->GPIOx_sck = GPIOx_sck;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	601a      	str	r2, [r3, #0]
	shiftreg->GPIO_Pin_sck = GPIO_Pin_sck;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	893a      	ldrh	r2, [r7, #8]
 8004948:	809a      	strh	r2, [r3, #4]

	shiftreg->GPIOx_rck = GPIOx_rck;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	69ba      	ldr	r2, [r7, #24]
 800494e:	609a      	str	r2, [r3, #8]
	shiftreg->GPIO_Pin_rck = GPIO_Pin_rck;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	8bba      	ldrh	r2, [r7, #28]
 8004954:	819a      	strh	r2, [r3, #12]

	shiftreg->GPIOx_si = GPIOx_si;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6a3a      	ldr	r2, [r7, #32]
 800495a:	611a      	str	r2, [r3, #16]
	shiftreg->GPIO_Pin_si = GPIO_Pin_si;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004960:	829a      	strh	r2, [r3, #20]

	GPIOPinsInit(shiftreg->GPIOx_sck, shiftreg->GPIO_Pin_sck, GPIO_Mode_OUT,GPIO_OType_PP,GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6818      	ldr	r0, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	8899      	ldrh	r1, [r3, #4]
 800496a:	2301      	movs	r3, #1
 800496c:	9301      	str	r3, [sp, #4]
 800496e:	2302      	movs	r3, #2
 8004970:	9300      	str	r3, [sp, #0]
 8004972:	2300      	movs	r3, #0
 8004974:	2201      	movs	r2, #1
 8004976:	f7fd faa5 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit(shiftreg->GPIOx_rck, shiftreg->GPIO_Pin_rck, GPIO_Mode_OUT,GPIO_OType_PP,GPIO_Speed_50MHz, GPIO_PuPd_UP);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6898      	ldr	r0, [r3, #8]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	8999      	ldrh	r1, [r3, #12]
 8004982:	2301      	movs	r3, #1
 8004984:	9301      	str	r3, [sp, #4]
 8004986:	2302      	movs	r3, #2
 8004988:	9300      	str	r3, [sp, #0]
 800498a:	2300      	movs	r3, #0
 800498c:	2201      	movs	r2, #1
 800498e:	f7fd fa99 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit(shiftreg->GPIOx_si, shiftreg->GPIO_Pin_si , GPIO_Mode_OUT,GPIO_OType_PP,GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6918      	ldr	r0, [r3, #16]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	8a99      	ldrh	r1, [r3, #20]
 800499a:	2301      	movs	r3, #1
 800499c:	9301      	str	r3, [sp, #4]
 800499e:	2302      	movs	r3, #2
 80049a0:	9300      	str	r3, [sp, #0]
 80049a2:	2300      	movs	r3, #0
 80049a4:	2201      	movs	r2, #1
 80049a6:	f7fd fa8d 	bl	8001ec4 <GPIOPinsInit>

}
 80049aa:	bf00      	nop
 80049ac:	3710      	adds	r7, #16
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}

080049b2 <SHIFTREGShift>:
 * Function Arguments	: shiftreg			pointer to structure
 * Function Return		: None
 * Function Example		: SHIFTREGShift (&shiftreg);
 */

void SHIFTREGShift(shiftreg_t* shiftreg){
 80049b2:	b580      	push	{r7, lr}
 80049b4:	b084      	sub	sp, #16
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]

	uint8_t out, i, j;

	i = shiftreg->flag;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	7d9b      	ldrb	r3, [r3, #22]
 80049be:	73bb      	strb	r3, [r7, #14]

	GPIO_WriteBit(shiftreg->GPIOx_sck , shiftreg->GPIO_Pin_sck, Bit_RESET);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6818      	ldr	r0, [r3, #0]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	889b      	ldrh	r3, [r3, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	4619      	mov	r1, r3
 80049cc:	f7fc fa3c 	bl	8000e48 <GPIO_WriteBit>
	GPIO_WriteBit(shiftreg->GPIOx_rck , shiftreg->GPIO_Pin_rck, Bit_RESET);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6898      	ldr	r0, [r3, #8]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	899b      	ldrh	r3, [r3, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	4619      	mov	r1, r3
 80049dc:	f7fc fa34 	bl	8000e48 <GPIO_WriteBit>

	do{
		out = shiftreg->cast[i].Byte;
 80049e0:	7bba      	ldrb	r2, [r7, #14]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	3206      	adds	r2, #6
 80049e6:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 80049ea:	73fb      	strb	r3, [r7, #15]
		for (j = 8; j; j--){
 80049ec:	2308      	movs	r3, #8
 80049ee:	737b      	strb	r3, [r7, #13]
 80049f0:	e02a      	b.n	8004a48 <SHIFTREGShift+0x96>
			(out & 0x80) ? GPIO_WriteBit(shiftreg->GPIOx_si , shiftreg->GPIO_Pin_si, Bit_SET) : GPIO_WriteBit(shiftreg->GPIOx_si , shiftreg->GPIO_Pin_si, Bit_RESET);
 80049f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	da08      	bge.n	8004a0c <SHIFTREGShift+0x5a>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6918      	ldr	r0, [r3, #16]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	8a9b      	ldrh	r3, [r3, #20]
 8004a02:	2201      	movs	r2, #1
 8004a04:	4619      	mov	r1, r3
 8004a06:	f7fc fa1f 	bl	8000e48 <GPIO_WriteBit>
 8004a0a:	e007      	b.n	8004a1c <SHIFTREGShift+0x6a>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6918      	ldr	r0, [r3, #16]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	8a9b      	ldrh	r3, [r3, #20]
 8004a14:	2200      	movs	r2, #0
 8004a16:	4619      	mov	r1, r3
 8004a18:	f7fc fa16 	bl	8000e48 <GPIO_WriteBit>
			out <<= 1;
 8004a1c:	7bfb      	ldrb	r3, [r7, #15]
 8004a1e:	005b      	lsls	r3, r3, #1
 8004a20:	73fb      	strb	r3, [r7, #15]
			GPIO_WriteBit(shiftreg->GPIOx_sck , shiftreg->GPIO_Pin_sck, Bit_SET);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6818      	ldr	r0, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	889b      	ldrh	r3, [r3, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	f7fc fa0b 	bl	8000e48 <GPIO_WriteBit>
			GPIO_WriteBit(shiftreg->GPIOx_sck , shiftreg->GPIO_Pin_sck, Bit_RESET);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6818      	ldr	r0, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	889b      	ldrh	r3, [r3, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	f7fc fa03 	bl	8000e48 <GPIO_WriteBit>
		for (j = 8; j; j--){
 8004a42:	7b7b      	ldrb	r3, [r7, #13]
 8004a44:	3b01      	subs	r3, #1
 8004a46:	737b      	strb	r3, [r7, #13]
 8004a48:	7b7b      	ldrb	r3, [r7, #13]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1d1      	bne.n	80049f2 <SHIFTREGShift+0x40>
		}
	}while(i--);
 8004a4e:	7bbb      	ldrb	r3, [r7, #14]
 8004a50:	1e5a      	subs	r2, r3, #1
 8004a52:	73ba      	strb	r2, [r7, #14]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1c3      	bne.n	80049e0 <SHIFTREGShift+0x2e>

	GPIO_WriteBit(shiftreg->GPIOx_rck , shiftreg->GPIO_Pin_rck, Bit_SET);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6898      	ldr	r0, [r3, #8]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	899b      	ldrh	r3, [r3, #12]
 8004a60:	2201      	movs	r2, #1
 8004a62:	4619      	mov	r1, r3
 8004a64:	f7fc f9f0 	bl	8000e48 <GPIO_WriteBit>
	GPIO_WriteBit(shiftreg->GPIOx_rck , shiftreg->GPIO_Pin_rck, Bit_RESET);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6898      	ldr	r0, [r3, #8]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	899b      	ldrh	r3, [r3, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	4619      	mov	r1, r3
 8004a74:	f7fc f9e8 	bl	8000e48 <GPIO_WriteBit>

}
 8004a78:	bf00      	nop
 8004a7a:	3710      	adds	r7, #16
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	4603      	mov	r3, r0
 8004a88:	6039      	str	r1, [r7, #0]
 8004a8a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8004a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	da0b      	bge.n	8004aac <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8004a94:	490d      	ldr	r1, [pc, #52]	; (8004acc <NVIC_SetPriority+0x4c>)
 8004a96:	79fb      	ldrb	r3, [r7, #7]
 8004a98:	f003 030f 	and.w	r3, r3, #15
 8004a9c:	3b04      	subs	r3, #4
 8004a9e:	683a      	ldr	r2, [r7, #0]
 8004aa0:	b2d2      	uxtb	r2, r2
 8004aa2:	0112      	lsls	r2, r2, #4
 8004aa4:	b2d2      	uxtb	r2, r2
 8004aa6:	440b      	add	r3, r1
 8004aa8:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8004aaa:	e009      	b.n	8004ac0 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8004aac:	4908      	ldr	r1, [pc, #32]	; (8004ad0 <NVIC_SetPriority+0x50>)
 8004aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab2:	683a      	ldr	r2, [r7, #0]
 8004ab4:	b2d2      	uxtb	r2, r2
 8004ab6:	0112      	lsls	r2, r2, #4
 8004ab8:	b2d2      	uxtb	r2, r2
 8004aba:	440b      	add	r3, r1
 8004abc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004ac0:	bf00      	nop
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr
 8004acc:	e000ed00 	.word	0xe000ed00
 8004ad0:	e000e100 	.word	0xe000e100

08004ad4 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ae2:	d301      	bcc.n	8004ae8 <SysTick_Config+0x14>
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e011      	b.n	8004b0c <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8004ae8:	4a0a      	ldr	r2, [pc, #40]	; (8004b14 <SysTick_Config+0x40>)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004af0:	3b01      	subs	r3, #1
 8004af2:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8004af4:	210f      	movs	r1, #15
 8004af6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004afa:	f7ff ffc1 	bl	8004a80 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8004afe:	4b05      	ldr	r3, [pc, #20]	; (8004b14 <SysTick_Config+0x40>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b04:	4b03      	ldr	r3, [pc, #12]	; (8004b14 <SysTick_Config+0x40>)
 8004b06:	2207      	movs	r2, #7
 8004b08:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3708      	adds	r7, #8
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	e000e010 	.word	0xe000e010

08004b18 <BIOSInit>:
 * Function Return		: None
 * Function Example		: BIOSInit();
 */

void BIOSInit(void)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	af00      	add	r7, sp, #0
	SystemInit();
 8004b1c:	f007 fbe0 	bl	800c2e0 <SystemInit>
	SystemCoreClockUpdate();
 8004b20:	f007 fc14 	bl	800c34c <SystemCoreClockUpdate>
	RCC_GetClocksFreq(&BIOS_RCC_Clocks);
 8004b24:	4808      	ldr	r0, [pc, #32]	; (8004b48 <BIOSInit+0x30>)
 8004b26:	f7fc f9f1 	bl	8000f0c <RCC_GetClocksFreq>
	SysTick_Config(BIOS_RCC_Clocks.HCLK_Frequency / 1000);
 8004b2a:	4b07      	ldr	r3, [pc, #28]	; (8004b48 <BIOSInit+0x30>)
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	4a07      	ldr	r2, [pc, #28]	; (8004b4c <BIOSInit+0x34>)
 8004b30:	fba2 2303 	umull	r2, r3, r2, r3
 8004b34:	099b      	lsrs	r3, r3, #6
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7ff ffcc 	bl	8004ad4 <SysTick_Config>
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8004b3c:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8004b40:	f7fc f87e 	bl	8000c40 <NVIC_PriorityGroupConfig>

}
 8004b44:	bf00      	nop
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	20000744 	.word	0x20000744
 8004b4c:	10624dd3 	.word	0x10624dd3

08004b50 <BIOSTIMx_Init>:
 * 						  BIOSTIMx_Init (TIM2, 1000, 84, 2, 0);  //1ms  interrupt
 * 						  BIOSTIMx_Init (TIM3, 20000, 84, 2, 1); //20ms interrupt
 */

void BIOSTIMx_Init(TIM_TypeDef* TIMx, uint16_t period, uint16_t prescaler,uint16_t preemptionpriority,uint16_t subpriority)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	60f8      	str	r0, [r7, #12]
 8004b58:	4608      	mov	r0, r1
 8004b5a:	4611      	mov	r1, r2
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	4603      	mov	r3, r0
 8004b60:	817b      	strh	r3, [r7, #10]
 8004b62:	460b      	mov	r3, r1
 8004b64:	813b      	strh	r3, [r7, #8]
 8004b66:	4613      	mov	r3, r2
 8004b68:	80fb      	strh	r3, [r7, #6]
	switch((uint32_t)TIMx)
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	4a6f      	ldr	r2, [pc, #444]	; (8004d2c <BIOSTIMx_Init+0x1dc>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	f000 808f 	beq.w	8004c92 <BIOSTIMx_Init+0x142>
 8004b74:	4a6d      	ldr	r2, [pc, #436]	; (8004d2c <BIOSTIMx_Init+0x1dc>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d816      	bhi.n	8004ba8 <BIOSTIMx_Init+0x58>
 8004b7a:	4a6d      	ldr	r2, [pc, #436]	; (8004d30 <BIOSTIMx_Init+0x1e0>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d068      	beq.n	8004c52 <BIOSTIMx_Init+0x102>
 8004b80:	4a6b      	ldr	r2, [pc, #428]	; (8004d30 <BIOSTIMx_Init+0x1e0>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d806      	bhi.n	8004b94 <BIOSTIMx_Init+0x44>
 8004b86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b8a:	d052      	beq.n	8004c32 <BIOSTIMx_Init+0xe2>
 8004b8c:	4a69      	ldr	r2, [pc, #420]	; (8004d34 <BIOSTIMx_Init+0x1e4>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d057      	beq.n	8004c42 <BIOSTIMx_Init+0xf2>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM8_TRG_COM_TIM14_IRQn ;

			break;
		}

		default: break;
 8004b92:	e097      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
	switch((uint32_t)TIMx)
 8004b94:	4a68      	ldr	r2, [pc, #416]	; (8004d38 <BIOSTIMx_Init+0x1e8>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d06b      	beq.n	8004c72 <BIOSTIMx_Init+0x122>
 8004b9a:	4a68      	ldr	r2, [pc, #416]	; (8004d3c <BIOSTIMx_Init+0x1ec>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d070      	beq.n	8004c82 <BIOSTIMx_Init+0x132>
 8004ba0:	4a67      	ldr	r2, [pc, #412]	; (8004d40 <BIOSTIMx_Init+0x1f0>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d05d      	beq.n	8004c62 <BIOSTIMx_Init+0x112>
		default: break;
 8004ba6:	e08d      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
	switch((uint32_t)TIMx)
 8004ba8:	4a66      	ldr	r2, [pc, #408]	; (8004d44 <BIOSTIMx_Init+0x1f4>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d01e      	beq.n	8004bec <BIOSTIMx_Init+0x9c>
 8004bae:	4a65      	ldr	r2, [pc, #404]	; (8004d44 <BIOSTIMx_Init+0x1f4>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d809      	bhi.n	8004bc8 <BIOSTIMx_Init+0x78>
 8004bb4:	4a64      	ldr	r2, [pc, #400]	; (8004d48 <BIOSTIMx_Init+0x1f8>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d07b      	beq.n	8004cb2 <BIOSTIMx_Init+0x162>
 8004bba:	4a64      	ldr	r2, [pc, #400]	; (8004d4c <BIOSTIMx_Init+0x1fc>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d00d      	beq.n	8004bdc <BIOSTIMx_Init+0x8c>
 8004bc0:	4a63      	ldr	r2, [pc, #396]	; (8004d50 <BIOSTIMx_Init+0x200>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d06d      	beq.n	8004ca2 <BIOSTIMx_Init+0x152>
		default: break;
 8004bc6:	e07d      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
	switch((uint32_t)TIMx)
 8004bc8:	4a62      	ldr	r2, [pc, #392]	; (8004d54 <BIOSTIMx_Init+0x204>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d01f      	beq.n	8004c0e <BIOSTIMx_Init+0xbe>
 8004bce:	4a62      	ldr	r2, [pc, #392]	; (8004d58 <BIOSTIMx_Init+0x208>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d025      	beq.n	8004c20 <BIOSTIMx_Init+0xd0>
 8004bd4:	4a61      	ldr	r2, [pc, #388]	; (8004d5c <BIOSTIMx_Init+0x20c>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d010      	beq.n	8004bfc <BIOSTIMx_Init+0xac>
		default: break;
 8004bda:	e073      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
			RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8004bdc:	2101      	movs	r1, #1
 8004bde:	2001      	movs	r0, #1
 8004be0:	f7fc fa7c 	bl	80010dc <RCC_APB2PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM1_UP_TIM10_IRQn ;
 8004be4:	4b5e      	ldr	r3, [pc, #376]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004be6:	2219      	movs	r2, #25
 8004be8:	701a      	strb	r2, [r3, #0]
			break;
 8004bea:	e06b      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
			RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 8004bec:	2101      	movs	r1, #1
 8004bee:	2002      	movs	r0, #2
 8004bf0:	f7fc fa74 	bl	80010dc <RCC_APB2PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM8_UP_TIM13_IRQn ;
 8004bf4:	4b5a      	ldr	r3, [pc, #360]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004bf6:	222c      	movs	r2, #44	; 0x2c
 8004bf8:	701a      	strb	r2, [r3, #0]
			break;
 8004bfa:	e063      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
			RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM9, ENABLE);
 8004bfc:	2101      	movs	r1, #1
 8004bfe:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004c02:	f7fc fa6b 	bl	80010dc <RCC_APB2PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM1_BRK_TIM9_IRQn ;
 8004c06:	4b56      	ldr	r3, [pc, #344]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004c08:	2218      	movs	r2, #24
 8004c0a:	701a      	strb	r2, [r3, #0]
			break;
 8004c0c:	e05a      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
			RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM10, ENABLE);
 8004c0e:	2101      	movs	r1, #1
 8004c10:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004c14:	f7fc fa62 	bl	80010dc <RCC_APB2PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM1_UP_TIM10_IRQn ;
 8004c18:	4b51      	ldr	r3, [pc, #324]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004c1a:	2219      	movs	r2, #25
 8004c1c:	701a      	strb	r2, [r3, #0]
			break;
 8004c1e:	e051      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
			RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM11, ENABLE);
 8004c20:	2101      	movs	r1, #1
 8004c22:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004c26:	f7fc fa59 	bl	80010dc <RCC_APB2PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM1_TRG_COM_TIM11_IRQn ;
 8004c2a:	4b4d      	ldr	r3, [pc, #308]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004c2c:	221a      	movs	r2, #26
 8004c2e:	701a      	strb	r2, [r3, #0]
			break;
 8004c30:	e048      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8004c32:	2101      	movs	r1, #1
 8004c34:	2001      	movs	r0, #1
 8004c36:	f7fc fa31 	bl	800109c <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn ;
 8004c3a:	4b49      	ldr	r3, [pc, #292]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004c3c:	221c      	movs	r2, #28
 8004c3e:	701a      	strb	r2, [r3, #0]
			break;
 8004c40:	e040      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8004c42:	2101      	movs	r1, #1
 8004c44:	2002      	movs	r0, #2
 8004c46:	f7fc fa29 	bl	800109c <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn ;
 8004c4a:	4b45      	ldr	r3, [pc, #276]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004c4c:	221d      	movs	r2, #29
 8004c4e:	701a      	strb	r2, [r3, #0]
			break;
 8004c50:	e038      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8004c52:	2101      	movs	r1, #1
 8004c54:	2004      	movs	r0, #4
 8004c56:	f7fc fa21 	bl	800109c <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM4_IRQn ;
 8004c5a:	4b41      	ldr	r3, [pc, #260]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004c5c:	221e      	movs	r2, #30
 8004c5e:	701a      	strb	r2, [r3, #0]
			break;
 8004c60:	e030      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 8004c62:	2101      	movs	r1, #1
 8004c64:	2008      	movs	r0, #8
 8004c66:	f7fc fa19 	bl	800109c <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn ;
 8004c6a:	4b3d      	ldr	r3, [pc, #244]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004c6c:	2232      	movs	r2, #50	; 0x32
 8004c6e:	701a      	strb	r2, [r3, #0]
			break;
 8004c70:	e028      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE);
 8004c72:	2101      	movs	r1, #1
 8004c74:	2010      	movs	r0, #16
 8004c76:	f7fc fa11 	bl	800109c <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM6_DAC_IRQn ;
 8004c7a:	4b39      	ldr	r3, [pc, #228]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004c7c:	2236      	movs	r2, #54	; 0x36
 8004c7e:	701a      	strb	r2, [r3, #0]
			break;
 8004c80:	e020      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE);
 8004c82:	2101      	movs	r1, #1
 8004c84:	2020      	movs	r0, #32
 8004c86:	f7fc fa09 	bl	800109c <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM7_IRQn ;
 8004c8a:	4b35      	ldr	r3, [pc, #212]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004c8c:	2237      	movs	r2, #55	; 0x37
 8004c8e:	701a      	strb	r2, [r3, #0]
			break;
 8004c90:	e018      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM12, ENABLE);
 8004c92:	2101      	movs	r1, #1
 8004c94:	2040      	movs	r0, #64	; 0x40
 8004c96:	f7fc fa01 	bl	800109c <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM8_BRK_TIM12_IRQn ;
 8004c9a:	4b31      	ldr	r3, [pc, #196]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004c9c:	222b      	movs	r2, #43	; 0x2b
 8004c9e:	701a      	strb	r2, [r3, #0]
			break;
 8004ca0:	e010      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM13, ENABLE);
 8004ca2:	2101      	movs	r1, #1
 8004ca4:	2080      	movs	r0, #128	; 0x80
 8004ca6:	f7fc f9f9 	bl	800109c <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM8_UP_TIM13_IRQn ;
 8004caa:	4b2d      	ldr	r3, [pc, #180]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004cac:	222c      	movs	r2, #44	; 0x2c
 8004cae:	701a      	strb	r2, [r3, #0]
			break;
 8004cb0:	e008      	b.n	8004cc4 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM14, ENABLE);
 8004cb2:	2101      	movs	r1, #1
 8004cb4:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004cb8:	f7fc f9f0 	bl	800109c <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM8_TRG_COM_TIM14_IRQn ;
 8004cbc:	4b28      	ldr	r3, [pc, #160]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004cbe:	222d      	movs	r2, #45	; 0x2d
 8004cc0:	701a      	strb	r2, [r3, #0]
			break;
 8004cc2:	bf00      	nop
	}

	//Initialize TIMx
	BIOS_TIM_TimeBaseStructure.TIM_Period = period - 1;
 8004cc4:	897b      	ldrh	r3, [r7, #10]
 8004cc6:	3b01      	subs	r3, #1
 8004cc8:	461a      	mov	r2, r3
 8004cca:	4b26      	ldr	r3, [pc, #152]	; (8004d64 <BIOSTIMx_Init+0x214>)
 8004ccc:	605a      	str	r2, [r3, #4]
	BIOS_TIM_TimeBaseStructure.TIM_Prescaler = prescaler - 1;
 8004cce:	893b      	ldrh	r3, [r7, #8]
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	b29a      	uxth	r2, r3
 8004cd4:	4b23      	ldr	r3, [pc, #140]	; (8004d64 <BIOSTIMx_Init+0x214>)
 8004cd6:	801a      	strh	r2, [r3, #0]
	BIOS_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8004cd8:	4b22      	ldr	r3, [pc, #136]	; (8004d64 <BIOSTIMx_Init+0x214>)
 8004cda:	2200      	movs	r2, #0
 8004cdc:	811a      	strh	r2, [r3, #8]
	BIOS_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8004cde:	4b21      	ldr	r3, [pc, #132]	; (8004d64 <BIOSTIMx_Init+0x214>)
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIMx, &BIOS_TIM_TimeBaseStructure);
 8004ce4:	491f      	ldr	r1, [pc, #124]	; (8004d64 <BIOSTIMx_Init+0x214>)
 8004ce6:	68f8      	ldr	r0, [r7, #12]
 8004ce8:	f7fc fa18 	bl	800111c <TIM_TimeBaseInit>
	TIM_ClearITPendingBit(TIMx, TIM_IT_Update);
 8004cec:	2101      	movs	r1, #1
 8004cee:	68f8      	ldr	r0, [r7, #12]
 8004cf0:	f7fc fd98 	bl	8001824 <TIM_ClearITPendingBit>
	TIM_ITConfig(TIMx,TIM_IT_Update,ENABLE);
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	2101      	movs	r1, #1
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f7fc fd45 	bl	8001788 <TIM_ITConfig>
	//NVIC Configuration
	BIOS_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 8004cfe:	88fb      	ldrh	r3, [r7, #6]
 8004d00:	b2da      	uxtb	r2, r3
 8004d02:	4b17      	ldr	r3, [pc, #92]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004d04:	705a      	strb	r2, [r3, #1]
	BIOS_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 8004d06:	8b3b      	ldrh	r3, [r7, #24]
 8004d08:	b2da      	uxtb	r2, r3
 8004d0a:	4b15      	ldr	r3, [pc, #84]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004d0c:	709a      	strb	r2, [r3, #2]
	BIOS_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004d0e:	4b14      	ldr	r3, [pc, #80]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004d10:	2201      	movs	r2, #1
 8004d12:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_NVIC_InitStructure);
 8004d14:	4812      	ldr	r0, [pc, #72]	; (8004d60 <BIOSTIMx_Init+0x210>)
 8004d16:	f7fb ffa7 	bl	8000c68 <NVIC_Init>
	//Enable TIMx
	TIM_Cmd(TIMx,ENABLE);
 8004d1a:	2101      	movs	r1, #1
 8004d1c:	68f8      	ldr	r0, [r7, #12]
 8004d1e:	f7fc fa89 	bl	8001234 <TIM_Cmd>
}
 8004d22:	bf00      	nop
 8004d24:	3710      	adds	r7, #16
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	40001800 	.word	0x40001800
 8004d30:	40000800 	.word	0x40000800
 8004d34:	40000400 	.word	0x40000400
 8004d38:	40001000 	.word	0x40001000
 8004d3c:	40001400 	.word	0x40001400
 8004d40:	40000c00 	.word	0x40000c00
 8004d44:	40010400 	.word	0x40010400
 8004d48:	40002000 	.word	0x40002000
 8004d4c:	40010000 	.word	0x40010000
 8004d50:	40001c00 	.word	0x40001c00
 8004d54:	40014400 	.word	0x40014400
 8004d58:	40014800 	.word	0x40014800
 8004d5c:	40014000 	.word	0x40014000
 8004d60:	20000778 	.word	0x20000778
 8004d64:	2000076c 	.word	0x2000076c

08004d68 <UART2Init>:
 * Function Example		: UART2Init(115200, ENABLE, 0, 0, GPIOD, GPIO_Pin_0, GPIOD, GPIO_Pin_1);
 */

void UART2Init(uint32_t baudrate, FunctionalState rxstate, uint16_t preemptionpriority,uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_Tx, uint16_t GPIO_Pin_Tx, GPIO_TypeDef* GPIOx_Rx, uint16_t GPIO_Pin_Rx)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b086      	sub	sp, #24
 8004d6c:	af02      	add	r7, sp, #8
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	4608      	mov	r0, r1
 8004d72:	4611      	mov	r1, r2
 8004d74:	461a      	mov	r2, r3
 8004d76:	4603      	mov	r3, r0
 8004d78:	72fb      	strb	r3, [r7, #11]
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	813b      	strh	r3, [r7, #8]
 8004d7e:	4613      	mov	r3, r2
 8004d80:	80fb      	strh	r3, [r7, #6]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8004d82:	2101      	movs	r1, #1
 8004d84:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004d88:	f7fc f988 	bl	800109c <RCC_APB1PeriphClockCmd>

	GPIOPinsInit (GPIOx_Tx, GPIO_Pin_Tx, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_NOPULL);
 8004d8c:	8bb9      	ldrh	r1, [r7, #28]
 8004d8e:	2300      	movs	r3, #0
 8004d90:	9301      	str	r3, [sp, #4]
 8004d92:	2302      	movs	r3, #2
 8004d94:	9300      	str	r3, [sp, #0]
 8004d96:	2300      	movs	r3, #0
 8004d98:	2202      	movs	r2, #2
 8004d9a:	69b8      	ldr	r0, [r7, #24]
 8004d9c:	f7fd f892 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_Rx, GPIO_Pin_Rx, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_NOPULL);
 8004da0:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8004da2:	2300      	movs	r3, #0
 8004da4:	9301      	str	r3, [sp, #4]
 8004da6:	2302      	movs	r3, #2
 8004da8:	9300      	str	r3, [sp, #0]
 8004daa:	2300      	movs	r3, #0
 8004dac:	2202      	movs	r2, #2
 8004dae:	6a38      	ldr	r0, [r7, #32]
 8004db0:	f7fd f888 	bl	8001ec4 <GPIOPinsInit>
	AFConfig(USART2,GPIOx_Tx, GPIO_Pin_Tx);
 8004db4:	8bbb      	ldrh	r3, [r7, #28]
 8004db6:	2b80      	cmp	r3, #128	; 0x80
 8004db8:	d05e      	beq.n	8004e78 <UART2Init+0x110>
 8004dba:	2b80      	cmp	r3, #128	; 0x80
 8004dbc:	d811      	bhi.n	8004de2 <UART2Init+0x7a>
 8004dbe:	2b08      	cmp	r3, #8
 8004dc0:	d042      	beq.n	8004e48 <UART2Init+0xe0>
 8004dc2:	2b08      	cmp	r3, #8
 8004dc4:	d806      	bhi.n	8004dd4 <UART2Init+0x6c>
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d032      	beq.n	8004e30 <UART2Init+0xc8>
 8004dca:	2b04      	cmp	r3, #4
 8004dcc:	d036      	beq.n	8004e3c <UART2Init+0xd4>
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d028      	beq.n	8004e24 <UART2Init+0xbc>
 8004dd2:	e086      	b.n	8004ee2 <UART2Init+0x17a>
 8004dd4:	2b20      	cmp	r3, #32
 8004dd6:	d043      	beq.n	8004e60 <UART2Init+0xf8>
 8004dd8:	2b40      	cmp	r3, #64	; 0x40
 8004dda:	d047      	beq.n	8004e6c <UART2Init+0x104>
 8004ddc:	2b10      	cmp	r3, #16
 8004dde:	d039      	beq.n	8004e54 <UART2Init+0xec>
 8004de0:	e07f      	b.n	8004ee2 <UART2Init+0x17a>
 8004de2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004de6:	d05f      	beq.n	8004ea8 <UART2Init+0x140>
 8004de8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dec:	d809      	bhi.n	8004e02 <UART2Init+0x9a>
 8004dee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004df2:	d04d      	beq.n	8004e90 <UART2Init+0x128>
 8004df4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004df8:	d050      	beq.n	8004e9c <UART2Init+0x134>
 8004dfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dfe:	d041      	beq.n	8004e84 <UART2Init+0x11c>
 8004e00:	e06f      	b.n	8004ee2 <UART2Init+0x17a>
 8004e02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e06:	d05b      	beq.n	8004ec0 <UART2Init+0x158>
 8004e08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e0c:	d803      	bhi.n	8004e16 <UART2Init+0xae>
 8004e0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e12:	d04f      	beq.n	8004eb4 <UART2Init+0x14c>
 8004e14:	e065      	b.n	8004ee2 <UART2Init+0x17a>
 8004e16:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e1a:	d057      	beq.n	8004ecc <UART2Init+0x164>
 8004e1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e20:	d05a      	beq.n	8004ed8 <UART2Init+0x170>
 8004e22:	e05e      	b.n	8004ee2 <UART2Init+0x17a>
 8004e24:	2207      	movs	r2, #7
 8004e26:	2100      	movs	r1, #0
 8004e28:	69b8      	ldr	r0, [r7, #24]
 8004e2a:	f7fc f825 	bl	8000e78 <GPIO_PinAFConfig>
 8004e2e:	e058      	b.n	8004ee2 <UART2Init+0x17a>
 8004e30:	2207      	movs	r2, #7
 8004e32:	2101      	movs	r1, #1
 8004e34:	69b8      	ldr	r0, [r7, #24]
 8004e36:	f7fc f81f 	bl	8000e78 <GPIO_PinAFConfig>
 8004e3a:	e052      	b.n	8004ee2 <UART2Init+0x17a>
 8004e3c:	2207      	movs	r2, #7
 8004e3e:	2102      	movs	r1, #2
 8004e40:	69b8      	ldr	r0, [r7, #24]
 8004e42:	f7fc f819 	bl	8000e78 <GPIO_PinAFConfig>
 8004e46:	e04c      	b.n	8004ee2 <UART2Init+0x17a>
 8004e48:	2207      	movs	r2, #7
 8004e4a:	2103      	movs	r1, #3
 8004e4c:	69b8      	ldr	r0, [r7, #24]
 8004e4e:	f7fc f813 	bl	8000e78 <GPIO_PinAFConfig>
 8004e52:	e046      	b.n	8004ee2 <UART2Init+0x17a>
 8004e54:	2207      	movs	r2, #7
 8004e56:	2104      	movs	r1, #4
 8004e58:	69b8      	ldr	r0, [r7, #24]
 8004e5a:	f7fc f80d 	bl	8000e78 <GPIO_PinAFConfig>
 8004e5e:	e040      	b.n	8004ee2 <UART2Init+0x17a>
 8004e60:	2207      	movs	r2, #7
 8004e62:	2105      	movs	r1, #5
 8004e64:	69b8      	ldr	r0, [r7, #24]
 8004e66:	f7fc f807 	bl	8000e78 <GPIO_PinAFConfig>
 8004e6a:	e03a      	b.n	8004ee2 <UART2Init+0x17a>
 8004e6c:	2207      	movs	r2, #7
 8004e6e:	2106      	movs	r1, #6
 8004e70:	69b8      	ldr	r0, [r7, #24]
 8004e72:	f7fc f801 	bl	8000e78 <GPIO_PinAFConfig>
 8004e76:	e034      	b.n	8004ee2 <UART2Init+0x17a>
 8004e78:	2207      	movs	r2, #7
 8004e7a:	2107      	movs	r1, #7
 8004e7c:	69b8      	ldr	r0, [r7, #24]
 8004e7e:	f7fb fffb 	bl	8000e78 <GPIO_PinAFConfig>
 8004e82:	e02e      	b.n	8004ee2 <UART2Init+0x17a>
 8004e84:	2207      	movs	r2, #7
 8004e86:	2108      	movs	r1, #8
 8004e88:	69b8      	ldr	r0, [r7, #24]
 8004e8a:	f7fb fff5 	bl	8000e78 <GPIO_PinAFConfig>
 8004e8e:	e028      	b.n	8004ee2 <UART2Init+0x17a>
 8004e90:	2207      	movs	r2, #7
 8004e92:	2109      	movs	r1, #9
 8004e94:	69b8      	ldr	r0, [r7, #24]
 8004e96:	f7fb ffef 	bl	8000e78 <GPIO_PinAFConfig>
 8004e9a:	e022      	b.n	8004ee2 <UART2Init+0x17a>
 8004e9c:	2207      	movs	r2, #7
 8004e9e:	210a      	movs	r1, #10
 8004ea0:	69b8      	ldr	r0, [r7, #24]
 8004ea2:	f7fb ffe9 	bl	8000e78 <GPIO_PinAFConfig>
 8004ea6:	e01c      	b.n	8004ee2 <UART2Init+0x17a>
 8004ea8:	2207      	movs	r2, #7
 8004eaa:	210b      	movs	r1, #11
 8004eac:	69b8      	ldr	r0, [r7, #24]
 8004eae:	f7fb ffe3 	bl	8000e78 <GPIO_PinAFConfig>
 8004eb2:	e016      	b.n	8004ee2 <UART2Init+0x17a>
 8004eb4:	2207      	movs	r2, #7
 8004eb6:	210c      	movs	r1, #12
 8004eb8:	69b8      	ldr	r0, [r7, #24]
 8004eba:	f7fb ffdd 	bl	8000e78 <GPIO_PinAFConfig>
 8004ebe:	e010      	b.n	8004ee2 <UART2Init+0x17a>
 8004ec0:	2207      	movs	r2, #7
 8004ec2:	210d      	movs	r1, #13
 8004ec4:	69b8      	ldr	r0, [r7, #24]
 8004ec6:	f7fb ffd7 	bl	8000e78 <GPIO_PinAFConfig>
 8004eca:	e00a      	b.n	8004ee2 <UART2Init+0x17a>
 8004ecc:	2207      	movs	r2, #7
 8004ece:	210e      	movs	r1, #14
 8004ed0:	69b8      	ldr	r0, [r7, #24]
 8004ed2:	f7fb ffd1 	bl	8000e78 <GPIO_PinAFConfig>
 8004ed6:	e004      	b.n	8004ee2 <UART2Init+0x17a>
 8004ed8:	2207      	movs	r2, #7
 8004eda:	210f      	movs	r1, #15
 8004edc:	69b8      	ldr	r0, [r7, #24]
 8004ede:	f7fb ffcb 	bl	8000e78 <GPIO_PinAFConfig>
 8004ee2:	bf00      	nop
	AFConfig(USART2,GPIOx_Rx, GPIO_Pin_Rx);
 8004ee4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004ee6:	2b80      	cmp	r3, #128	; 0x80
 8004ee8:	d05e      	beq.n	8004fa8 <UART2Init+0x240>
 8004eea:	2b80      	cmp	r3, #128	; 0x80
 8004eec:	d811      	bhi.n	8004f12 <UART2Init+0x1aa>
 8004eee:	2b08      	cmp	r3, #8
 8004ef0:	d042      	beq.n	8004f78 <UART2Init+0x210>
 8004ef2:	2b08      	cmp	r3, #8
 8004ef4:	d806      	bhi.n	8004f04 <UART2Init+0x19c>
 8004ef6:	2b02      	cmp	r3, #2
 8004ef8:	d032      	beq.n	8004f60 <UART2Init+0x1f8>
 8004efa:	2b04      	cmp	r3, #4
 8004efc:	d036      	beq.n	8004f6c <UART2Init+0x204>
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d028      	beq.n	8004f54 <UART2Init+0x1ec>
 8004f02:	e086      	b.n	8005012 <UART2Init+0x2aa>
 8004f04:	2b20      	cmp	r3, #32
 8004f06:	d043      	beq.n	8004f90 <UART2Init+0x228>
 8004f08:	2b40      	cmp	r3, #64	; 0x40
 8004f0a:	d047      	beq.n	8004f9c <UART2Init+0x234>
 8004f0c:	2b10      	cmp	r3, #16
 8004f0e:	d039      	beq.n	8004f84 <UART2Init+0x21c>
 8004f10:	e07f      	b.n	8005012 <UART2Init+0x2aa>
 8004f12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f16:	d05f      	beq.n	8004fd8 <UART2Init+0x270>
 8004f18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f1c:	d809      	bhi.n	8004f32 <UART2Init+0x1ca>
 8004f1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f22:	d04d      	beq.n	8004fc0 <UART2Init+0x258>
 8004f24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f28:	d050      	beq.n	8004fcc <UART2Init+0x264>
 8004f2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f2e:	d041      	beq.n	8004fb4 <UART2Init+0x24c>
 8004f30:	e06f      	b.n	8005012 <UART2Init+0x2aa>
 8004f32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f36:	d05b      	beq.n	8004ff0 <UART2Init+0x288>
 8004f38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f3c:	d803      	bhi.n	8004f46 <UART2Init+0x1de>
 8004f3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f42:	d04f      	beq.n	8004fe4 <UART2Init+0x27c>
 8004f44:	e065      	b.n	8005012 <UART2Init+0x2aa>
 8004f46:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f4a:	d057      	beq.n	8004ffc <UART2Init+0x294>
 8004f4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f50:	d05a      	beq.n	8005008 <UART2Init+0x2a0>
 8004f52:	e05e      	b.n	8005012 <UART2Init+0x2aa>
 8004f54:	2207      	movs	r2, #7
 8004f56:	2100      	movs	r1, #0
 8004f58:	6a38      	ldr	r0, [r7, #32]
 8004f5a:	f7fb ff8d 	bl	8000e78 <GPIO_PinAFConfig>
 8004f5e:	e058      	b.n	8005012 <UART2Init+0x2aa>
 8004f60:	2207      	movs	r2, #7
 8004f62:	2101      	movs	r1, #1
 8004f64:	6a38      	ldr	r0, [r7, #32]
 8004f66:	f7fb ff87 	bl	8000e78 <GPIO_PinAFConfig>
 8004f6a:	e052      	b.n	8005012 <UART2Init+0x2aa>
 8004f6c:	2207      	movs	r2, #7
 8004f6e:	2102      	movs	r1, #2
 8004f70:	6a38      	ldr	r0, [r7, #32]
 8004f72:	f7fb ff81 	bl	8000e78 <GPIO_PinAFConfig>
 8004f76:	e04c      	b.n	8005012 <UART2Init+0x2aa>
 8004f78:	2207      	movs	r2, #7
 8004f7a:	2103      	movs	r1, #3
 8004f7c:	6a38      	ldr	r0, [r7, #32]
 8004f7e:	f7fb ff7b 	bl	8000e78 <GPIO_PinAFConfig>
 8004f82:	e046      	b.n	8005012 <UART2Init+0x2aa>
 8004f84:	2207      	movs	r2, #7
 8004f86:	2104      	movs	r1, #4
 8004f88:	6a38      	ldr	r0, [r7, #32]
 8004f8a:	f7fb ff75 	bl	8000e78 <GPIO_PinAFConfig>
 8004f8e:	e040      	b.n	8005012 <UART2Init+0x2aa>
 8004f90:	2207      	movs	r2, #7
 8004f92:	2105      	movs	r1, #5
 8004f94:	6a38      	ldr	r0, [r7, #32]
 8004f96:	f7fb ff6f 	bl	8000e78 <GPIO_PinAFConfig>
 8004f9a:	e03a      	b.n	8005012 <UART2Init+0x2aa>
 8004f9c:	2207      	movs	r2, #7
 8004f9e:	2106      	movs	r1, #6
 8004fa0:	6a38      	ldr	r0, [r7, #32]
 8004fa2:	f7fb ff69 	bl	8000e78 <GPIO_PinAFConfig>
 8004fa6:	e034      	b.n	8005012 <UART2Init+0x2aa>
 8004fa8:	2207      	movs	r2, #7
 8004faa:	2107      	movs	r1, #7
 8004fac:	6a38      	ldr	r0, [r7, #32]
 8004fae:	f7fb ff63 	bl	8000e78 <GPIO_PinAFConfig>
 8004fb2:	e02e      	b.n	8005012 <UART2Init+0x2aa>
 8004fb4:	2207      	movs	r2, #7
 8004fb6:	2108      	movs	r1, #8
 8004fb8:	6a38      	ldr	r0, [r7, #32]
 8004fba:	f7fb ff5d 	bl	8000e78 <GPIO_PinAFConfig>
 8004fbe:	e028      	b.n	8005012 <UART2Init+0x2aa>
 8004fc0:	2207      	movs	r2, #7
 8004fc2:	2109      	movs	r1, #9
 8004fc4:	6a38      	ldr	r0, [r7, #32]
 8004fc6:	f7fb ff57 	bl	8000e78 <GPIO_PinAFConfig>
 8004fca:	e022      	b.n	8005012 <UART2Init+0x2aa>
 8004fcc:	2207      	movs	r2, #7
 8004fce:	210a      	movs	r1, #10
 8004fd0:	6a38      	ldr	r0, [r7, #32]
 8004fd2:	f7fb ff51 	bl	8000e78 <GPIO_PinAFConfig>
 8004fd6:	e01c      	b.n	8005012 <UART2Init+0x2aa>
 8004fd8:	2207      	movs	r2, #7
 8004fda:	210b      	movs	r1, #11
 8004fdc:	6a38      	ldr	r0, [r7, #32]
 8004fde:	f7fb ff4b 	bl	8000e78 <GPIO_PinAFConfig>
 8004fe2:	e016      	b.n	8005012 <UART2Init+0x2aa>
 8004fe4:	2207      	movs	r2, #7
 8004fe6:	210c      	movs	r1, #12
 8004fe8:	6a38      	ldr	r0, [r7, #32]
 8004fea:	f7fb ff45 	bl	8000e78 <GPIO_PinAFConfig>
 8004fee:	e010      	b.n	8005012 <UART2Init+0x2aa>
 8004ff0:	2207      	movs	r2, #7
 8004ff2:	210d      	movs	r1, #13
 8004ff4:	6a38      	ldr	r0, [r7, #32]
 8004ff6:	f7fb ff3f 	bl	8000e78 <GPIO_PinAFConfig>
 8004ffa:	e00a      	b.n	8005012 <UART2Init+0x2aa>
 8004ffc:	2207      	movs	r2, #7
 8004ffe:	210e      	movs	r1, #14
 8005000:	6a38      	ldr	r0, [r7, #32]
 8005002:	f7fb ff39 	bl	8000e78 <GPIO_PinAFConfig>
 8005006:	e004      	b.n	8005012 <UART2Init+0x2aa>
 8005008:	2207      	movs	r2, #7
 800500a:	210f      	movs	r1, #15
 800500c:	6a38      	ldr	r0, [r7, #32]
 800500e:	f7fb ff33 	bl	8000e78 <GPIO_PinAFConfig>
 8005012:	bf00      	nop

	BIOS_USART_InitStructure.USART_BaudRate            = baudrate;
 8005014:	4a1a      	ldr	r2, [pc, #104]	; (8005080 <UART2Init+0x318>)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	6013      	str	r3, [r2, #0]
	BIOS_USART_InitStructure.USART_WordLength          = USART_WordLength_8b;
 800501a:	4b19      	ldr	r3, [pc, #100]	; (8005080 <UART2Init+0x318>)
 800501c:	2200      	movs	r2, #0
 800501e:	809a      	strh	r2, [r3, #4]
	BIOS_USART_InitStructure.USART_StopBits            = USART_StopBits_1;
 8005020:	4b17      	ldr	r3, [pc, #92]	; (8005080 <UART2Init+0x318>)
 8005022:	2200      	movs	r2, #0
 8005024:	80da      	strh	r2, [r3, #6]
	BIOS_USART_InitStructure.USART_Parity              = USART_Parity_No;
 8005026:	4b16      	ldr	r3, [pc, #88]	; (8005080 <UART2Init+0x318>)
 8005028:	2200      	movs	r2, #0
 800502a:	811a      	strh	r2, [r3, #8]
	BIOS_USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800502c:	4b14      	ldr	r3, [pc, #80]	; (8005080 <UART2Init+0x318>)
 800502e:	2200      	movs	r2, #0
 8005030:	819a      	strh	r2, [r3, #12]
	BIOS_USART_InitStructure.USART_Mode                = USART_Mode_Tx | USART_Mode_Rx;
 8005032:	4b13      	ldr	r3, [pc, #76]	; (8005080 <UART2Init+0x318>)
 8005034:	220c      	movs	r2, #12
 8005036:	815a      	strh	r2, [r3, #10]
	USART_Init(USART2, &BIOS_USART_InitStructure);
 8005038:	4911      	ldr	r1, [pc, #68]	; (8005080 <UART2Init+0x318>)
 800503a:	4812      	ldr	r0, [pc, #72]	; (8005084 <UART2Init+0x31c>)
 800503c:	f7fc fc50 	bl	80018e0 <USART_Init>

	USART_ITConfig(USART2, USART_IT_RXNE, rxstate);
 8005040:	7afb      	ldrb	r3, [r7, #11]
 8005042:	461a      	mov	r2, r3
 8005044:	f240 5125 	movw	r1, #1317	; 0x525
 8005048:	480e      	ldr	r0, [pc, #56]	; (8005084 <UART2Init+0x31c>)
 800504a:	f7fc fd45 	bl	8001ad8 <USART_ITConfig>

	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 800504e:	4b0e      	ldr	r3, [pc, #56]	; (8005088 <UART2Init+0x320>)
 8005050:	2226      	movs	r2, #38	; 0x26
 8005052:	701a      	strb	r2, [r3, #0]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 8005054:	893b      	ldrh	r3, [r7, #8]
 8005056:	b2da      	uxtb	r2, r3
 8005058:	4b0b      	ldr	r3, [pc, #44]	; (8005088 <UART2Init+0x320>)
 800505a:	705a      	strb	r2, [r3, #1]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 800505c:	88fb      	ldrh	r3, [r7, #6]
 800505e:	b2da      	uxtb	r2, r3
 8005060:	4b09      	ldr	r3, [pc, #36]	; (8005088 <UART2Init+0x320>)
 8005062:	709a      	strb	r2, [r3, #2]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005064:	4b08      	ldr	r3, [pc, #32]	; (8005088 <UART2Init+0x320>)
 8005066:	2201      	movs	r2, #1
 8005068:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_UART_NVIC_InitStructure);
 800506a:	4807      	ldr	r0, [pc, #28]	; (8005088 <UART2Init+0x320>)
 800506c:	f7fb fdfc 	bl	8000c68 <NVIC_Init>

	USART_Cmd(USART2, ENABLE);
 8005070:	2101      	movs	r1, #1
 8005072:	4804      	ldr	r0, [pc, #16]	; (8005084 <UART2Init+0x31c>)
 8005074:	f7fc fcee 	bl	8001a54 <USART_Cmd>
}
 8005078:	bf00      	nop
 800507a:	3710      	adds	r7, #16
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	2000075c 	.word	0x2000075c
 8005084:	40004400 	.word	0x40004400
 8005088:	2000077c 	.word	0x2000077c

0800508c <UART5Init>:
 * Function Example		: UART5Init(115200, ENABLE, 0, 0, GPIOD, GPIO_Pin_0, GPIOD, GPIO_Pin_1);
 */

void UART5Init(uint32_t baudrate, FunctionalState rxstate, uint16_t preemptionpriority,uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_Tx, uint16_t GPIO_Pin_Tx, GPIO_TypeDef* GPIOx_Rx, uint16_t GPIO_Pin_Rx)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b086      	sub	sp, #24
 8005090:	af02      	add	r7, sp, #8
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	4608      	mov	r0, r1
 8005096:	4611      	mov	r1, r2
 8005098:	461a      	mov	r2, r3
 800509a:	4603      	mov	r3, r0
 800509c:	72fb      	strb	r3, [r7, #11]
 800509e:	460b      	mov	r3, r1
 80050a0:	813b      	strh	r3, [r7, #8]
 80050a2:	4613      	mov	r3, r2
 80050a4:	80fb      	strh	r3, [r7, #6]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART5, ENABLE);
 80050a6:	2101      	movs	r1, #1
 80050a8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80050ac:	f7fb fff6 	bl	800109c <RCC_APB1PeriphClockCmd>

	GPIOPinsInit (GPIOx_Tx, GPIO_Pin_Tx, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_NOPULL);
 80050b0:	8bb9      	ldrh	r1, [r7, #28]
 80050b2:	2300      	movs	r3, #0
 80050b4:	9301      	str	r3, [sp, #4]
 80050b6:	2302      	movs	r3, #2
 80050b8:	9300      	str	r3, [sp, #0]
 80050ba:	2300      	movs	r3, #0
 80050bc:	2202      	movs	r2, #2
 80050be:	69b8      	ldr	r0, [r7, #24]
 80050c0:	f7fc ff00 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_Rx, GPIO_Pin_Rx, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_NOPULL);
 80050c4:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80050c6:	2300      	movs	r3, #0
 80050c8:	9301      	str	r3, [sp, #4]
 80050ca:	2302      	movs	r3, #2
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	2300      	movs	r3, #0
 80050d0:	2202      	movs	r2, #2
 80050d2:	6a38      	ldr	r0, [r7, #32]
 80050d4:	f7fc fef6 	bl	8001ec4 <GPIOPinsInit>
	AFConfig(UART5,GPIOx_Tx, GPIO_Pin_Tx);
 80050d8:	8bbb      	ldrh	r3, [r7, #28]
 80050da:	2b80      	cmp	r3, #128	; 0x80
 80050dc:	d05e      	beq.n	800519c <UART5Init+0x110>
 80050de:	2b80      	cmp	r3, #128	; 0x80
 80050e0:	d811      	bhi.n	8005106 <UART5Init+0x7a>
 80050e2:	2b08      	cmp	r3, #8
 80050e4:	d042      	beq.n	800516c <UART5Init+0xe0>
 80050e6:	2b08      	cmp	r3, #8
 80050e8:	d806      	bhi.n	80050f8 <UART5Init+0x6c>
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d032      	beq.n	8005154 <UART5Init+0xc8>
 80050ee:	2b04      	cmp	r3, #4
 80050f0:	d036      	beq.n	8005160 <UART5Init+0xd4>
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d028      	beq.n	8005148 <UART5Init+0xbc>
 80050f6:	e086      	b.n	8005206 <UART5Init+0x17a>
 80050f8:	2b20      	cmp	r3, #32
 80050fa:	d043      	beq.n	8005184 <UART5Init+0xf8>
 80050fc:	2b40      	cmp	r3, #64	; 0x40
 80050fe:	d047      	beq.n	8005190 <UART5Init+0x104>
 8005100:	2b10      	cmp	r3, #16
 8005102:	d039      	beq.n	8005178 <UART5Init+0xec>
 8005104:	e07f      	b.n	8005206 <UART5Init+0x17a>
 8005106:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800510a:	d05f      	beq.n	80051cc <UART5Init+0x140>
 800510c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005110:	d809      	bhi.n	8005126 <UART5Init+0x9a>
 8005112:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005116:	d04d      	beq.n	80051b4 <UART5Init+0x128>
 8005118:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800511c:	d050      	beq.n	80051c0 <UART5Init+0x134>
 800511e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005122:	d041      	beq.n	80051a8 <UART5Init+0x11c>
 8005124:	e06f      	b.n	8005206 <UART5Init+0x17a>
 8005126:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800512a:	d05b      	beq.n	80051e4 <UART5Init+0x158>
 800512c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005130:	d803      	bhi.n	800513a <UART5Init+0xae>
 8005132:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005136:	d04f      	beq.n	80051d8 <UART5Init+0x14c>
 8005138:	e065      	b.n	8005206 <UART5Init+0x17a>
 800513a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800513e:	d057      	beq.n	80051f0 <UART5Init+0x164>
 8005140:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005144:	d05a      	beq.n	80051fc <UART5Init+0x170>
 8005146:	e05e      	b.n	8005206 <UART5Init+0x17a>
 8005148:	2208      	movs	r2, #8
 800514a:	2100      	movs	r1, #0
 800514c:	69b8      	ldr	r0, [r7, #24]
 800514e:	f7fb fe93 	bl	8000e78 <GPIO_PinAFConfig>
 8005152:	e058      	b.n	8005206 <UART5Init+0x17a>
 8005154:	2208      	movs	r2, #8
 8005156:	2101      	movs	r1, #1
 8005158:	69b8      	ldr	r0, [r7, #24]
 800515a:	f7fb fe8d 	bl	8000e78 <GPIO_PinAFConfig>
 800515e:	e052      	b.n	8005206 <UART5Init+0x17a>
 8005160:	2208      	movs	r2, #8
 8005162:	2102      	movs	r1, #2
 8005164:	69b8      	ldr	r0, [r7, #24]
 8005166:	f7fb fe87 	bl	8000e78 <GPIO_PinAFConfig>
 800516a:	e04c      	b.n	8005206 <UART5Init+0x17a>
 800516c:	2208      	movs	r2, #8
 800516e:	2103      	movs	r1, #3
 8005170:	69b8      	ldr	r0, [r7, #24]
 8005172:	f7fb fe81 	bl	8000e78 <GPIO_PinAFConfig>
 8005176:	e046      	b.n	8005206 <UART5Init+0x17a>
 8005178:	2208      	movs	r2, #8
 800517a:	2104      	movs	r1, #4
 800517c:	69b8      	ldr	r0, [r7, #24]
 800517e:	f7fb fe7b 	bl	8000e78 <GPIO_PinAFConfig>
 8005182:	e040      	b.n	8005206 <UART5Init+0x17a>
 8005184:	2208      	movs	r2, #8
 8005186:	2105      	movs	r1, #5
 8005188:	69b8      	ldr	r0, [r7, #24]
 800518a:	f7fb fe75 	bl	8000e78 <GPIO_PinAFConfig>
 800518e:	e03a      	b.n	8005206 <UART5Init+0x17a>
 8005190:	2208      	movs	r2, #8
 8005192:	2106      	movs	r1, #6
 8005194:	69b8      	ldr	r0, [r7, #24]
 8005196:	f7fb fe6f 	bl	8000e78 <GPIO_PinAFConfig>
 800519a:	e034      	b.n	8005206 <UART5Init+0x17a>
 800519c:	2208      	movs	r2, #8
 800519e:	2107      	movs	r1, #7
 80051a0:	69b8      	ldr	r0, [r7, #24]
 80051a2:	f7fb fe69 	bl	8000e78 <GPIO_PinAFConfig>
 80051a6:	e02e      	b.n	8005206 <UART5Init+0x17a>
 80051a8:	2208      	movs	r2, #8
 80051aa:	2108      	movs	r1, #8
 80051ac:	69b8      	ldr	r0, [r7, #24]
 80051ae:	f7fb fe63 	bl	8000e78 <GPIO_PinAFConfig>
 80051b2:	e028      	b.n	8005206 <UART5Init+0x17a>
 80051b4:	2208      	movs	r2, #8
 80051b6:	2109      	movs	r1, #9
 80051b8:	69b8      	ldr	r0, [r7, #24]
 80051ba:	f7fb fe5d 	bl	8000e78 <GPIO_PinAFConfig>
 80051be:	e022      	b.n	8005206 <UART5Init+0x17a>
 80051c0:	2208      	movs	r2, #8
 80051c2:	210a      	movs	r1, #10
 80051c4:	69b8      	ldr	r0, [r7, #24]
 80051c6:	f7fb fe57 	bl	8000e78 <GPIO_PinAFConfig>
 80051ca:	e01c      	b.n	8005206 <UART5Init+0x17a>
 80051cc:	2208      	movs	r2, #8
 80051ce:	210b      	movs	r1, #11
 80051d0:	69b8      	ldr	r0, [r7, #24]
 80051d2:	f7fb fe51 	bl	8000e78 <GPIO_PinAFConfig>
 80051d6:	e016      	b.n	8005206 <UART5Init+0x17a>
 80051d8:	2208      	movs	r2, #8
 80051da:	210c      	movs	r1, #12
 80051dc:	69b8      	ldr	r0, [r7, #24]
 80051de:	f7fb fe4b 	bl	8000e78 <GPIO_PinAFConfig>
 80051e2:	e010      	b.n	8005206 <UART5Init+0x17a>
 80051e4:	2208      	movs	r2, #8
 80051e6:	210d      	movs	r1, #13
 80051e8:	69b8      	ldr	r0, [r7, #24]
 80051ea:	f7fb fe45 	bl	8000e78 <GPIO_PinAFConfig>
 80051ee:	e00a      	b.n	8005206 <UART5Init+0x17a>
 80051f0:	2208      	movs	r2, #8
 80051f2:	210e      	movs	r1, #14
 80051f4:	69b8      	ldr	r0, [r7, #24]
 80051f6:	f7fb fe3f 	bl	8000e78 <GPIO_PinAFConfig>
 80051fa:	e004      	b.n	8005206 <UART5Init+0x17a>
 80051fc:	2208      	movs	r2, #8
 80051fe:	210f      	movs	r1, #15
 8005200:	69b8      	ldr	r0, [r7, #24]
 8005202:	f7fb fe39 	bl	8000e78 <GPIO_PinAFConfig>
 8005206:	bf00      	nop
	AFConfig(UART5,GPIOx_Rx, GPIO_Pin_Rx);
 8005208:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800520a:	2b80      	cmp	r3, #128	; 0x80
 800520c:	d05e      	beq.n	80052cc <UART5Init+0x240>
 800520e:	2b80      	cmp	r3, #128	; 0x80
 8005210:	d811      	bhi.n	8005236 <UART5Init+0x1aa>
 8005212:	2b08      	cmp	r3, #8
 8005214:	d042      	beq.n	800529c <UART5Init+0x210>
 8005216:	2b08      	cmp	r3, #8
 8005218:	d806      	bhi.n	8005228 <UART5Init+0x19c>
 800521a:	2b02      	cmp	r3, #2
 800521c:	d032      	beq.n	8005284 <UART5Init+0x1f8>
 800521e:	2b04      	cmp	r3, #4
 8005220:	d036      	beq.n	8005290 <UART5Init+0x204>
 8005222:	2b01      	cmp	r3, #1
 8005224:	d028      	beq.n	8005278 <UART5Init+0x1ec>
 8005226:	e086      	b.n	8005336 <UART5Init+0x2aa>
 8005228:	2b20      	cmp	r3, #32
 800522a:	d043      	beq.n	80052b4 <UART5Init+0x228>
 800522c:	2b40      	cmp	r3, #64	; 0x40
 800522e:	d047      	beq.n	80052c0 <UART5Init+0x234>
 8005230:	2b10      	cmp	r3, #16
 8005232:	d039      	beq.n	80052a8 <UART5Init+0x21c>
 8005234:	e07f      	b.n	8005336 <UART5Init+0x2aa>
 8005236:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800523a:	d05f      	beq.n	80052fc <UART5Init+0x270>
 800523c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005240:	d809      	bhi.n	8005256 <UART5Init+0x1ca>
 8005242:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005246:	d04d      	beq.n	80052e4 <UART5Init+0x258>
 8005248:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800524c:	d050      	beq.n	80052f0 <UART5Init+0x264>
 800524e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005252:	d041      	beq.n	80052d8 <UART5Init+0x24c>
 8005254:	e06f      	b.n	8005336 <UART5Init+0x2aa>
 8005256:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800525a:	d05b      	beq.n	8005314 <UART5Init+0x288>
 800525c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005260:	d803      	bhi.n	800526a <UART5Init+0x1de>
 8005262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005266:	d04f      	beq.n	8005308 <UART5Init+0x27c>
 8005268:	e065      	b.n	8005336 <UART5Init+0x2aa>
 800526a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800526e:	d057      	beq.n	8005320 <UART5Init+0x294>
 8005270:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005274:	d05a      	beq.n	800532c <UART5Init+0x2a0>
 8005276:	e05e      	b.n	8005336 <UART5Init+0x2aa>
 8005278:	2208      	movs	r2, #8
 800527a:	2100      	movs	r1, #0
 800527c:	6a38      	ldr	r0, [r7, #32]
 800527e:	f7fb fdfb 	bl	8000e78 <GPIO_PinAFConfig>
 8005282:	e058      	b.n	8005336 <UART5Init+0x2aa>
 8005284:	2208      	movs	r2, #8
 8005286:	2101      	movs	r1, #1
 8005288:	6a38      	ldr	r0, [r7, #32]
 800528a:	f7fb fdf5 	bl	8000e78 <GPIO_PinAFConfig>
 800528e:	e052      	b.n	8005336 <UART5Init+0x2aa>
 8005290:	2208      	movs	r2, #8
 8005292:	2102      	movs	r1, #2
 8005294:	6a38      	ldr	r0, [r7, #32]
 8005296:	f7fb fdef 	bl	8000e78 <GPIO_PinAFConfig>
 800529a:	e04c      	b.n	8005336 <UART5Init+0x2aa>
 800529c:	2208      	movs	r2, #8
 800529e:	2103      	movs	r1, #3
 80052a0:	6a38      	ldr	r0, [r7, #32]
 80052a2:	f7fb fde9 	bl	8000e78 <GPIO_PinAFConfig>
 80052a6:	e046      	b.n	8005336 <UART5Init+0x2aa>
 80052a8:	2208      	movs	r2, #8
 80052aa:	2104      	movs	r1, #4
 80052ac:	6a38      	ldr	r0, [r7, #32]
 80052ae:	f7fb fde3 	bl	8000e78 <GPIO_PinAFConfig>
 80052b2:	e040      	b.n	8005336 <UART5Init+0x2aa>
 80052b4:	2208      	movs	r2, #8
 80052b6:	2105      	movs	r1, #5
 80052b8:	6a38      	ldr	r0, [r7, #32]
 80052ba:	f7fb fddd 	bl	8000e78 <GPIO_PinAFConfig>
 80052be:	e03a      	b.n	8005336 <UART5Init+0x2aa>
 80052c0:	2208      	movs	r2, #8
 80052c2:	2106      	movs	r1, #6
 80052c4:	6a38      	ldr	r0, [r7, #32]
 80052c6:	f7fb fdd7 	bl	8000e78 <GPIO_PinAFConfig>
 80052ca:	e034      	b.n	8005336 <UART5Init+0x2aa>
 80052cc:	2208      	movs	r2, #8
 80052ce:	2107      	movs	r1, #7
 80052d0:	6a38      	ldr	r0, [r7, #32]
 80052d2:	f7fb fdd1 	bl	8000e78 <GPIO_PinAFConfig>
 80052d6:	e02e      	b.n	8005336 <UART5Init+0x2aa>
 80052d8:	2208      	movs	r2, #8
 80052da:	2108      	movs	r1, #8
 80052dc:	6a38      	ldr	r0, [r7, #32]
 80052de:	f7fb fdcb 	bl	8000e78 <GPIO_PinAFConfig>
 80052e2:	e028      	b.n	8005336 <UART5Init+0x2aa>
 80052e4:	2208      	movs	r2, #8
 80052e6:	2109      	movs	r1, #9
 80052e8:	6a38      	ldr	r0, [r7, #32]
 80052ea:	f7fb fdc5 	bl	8000e78 <GPIO_PinAFConfig>
 80052ee:	e022      	b.n	8005336 <UART5Init+0x2aa>
 80052f0:	2208      	movs	r2, #8
 80052f2:	210a      	movs	r1, #10
 80052f4:	6a38      	ldr	r0, [r7, #32]
 80052f6:	f7fb fdbf 	bl	8000e78 <GPIO_PinAFConfig>
 80052fa:	e01c      	b.n	8005336 <UART5Init+0x2aa>
 80052fc:	2208      	movs	r2, #8
 80052fe:	210b      	movs	r1, #11
 8005300:	6a38      	ldr	r0, [r7, #32]
 8005302:	f7fb fdb9 	bl	8000e78 <GPIO_PinAFConfig>
 8005306:	e016      	b.n	8005336 <UART5Init+0x2aa>
 8005308:	2208      	movs	r2, #8
 800530a:	210c      	movs	r1, #12
 800530c:	6a38      	ldr	r0, [r7, #32]
 800530e:	f7fb fdb3 	bl	8000e78 <GPIO_PinAFConfig>
 8005312:	e010      	b.n	8005336 <UART5Init+0x2aa>
 8005314:	2208      	movs	r2, #8
 8005316:	210d      	movs	r1, #13
 8005318:	6a38      	ldr	r0, [r7, #32]
 800531a:	f7fb fdad 	bl	8000e78 <GPIO_PinAFConfig>
 800531e:	e00a      	b.n	8005336 <UART5Init+0x2aa>
 8005320:	2208      	movs	r2, #8
 8005322:	210e      	movs	r1, #14
 8005324:	6a38      	ldr	r0, [r7, #32]
 8005326:	f7fb fda7 	bl	8000e78 <GPIO_PinAFConfig>
 800532a:	e004      	b.n	8005336 <UART5Init+0x2aa>
 800532c:	2208      	movs	r2, #8
 800532e:	210f      	movs	r1, #15
 8005330:	6a38      	ldr	r0, [r7, #32]
 8005332:	f7fb fda1 	bl	8000e78 <GPIO_PinAFConfig>
 8005336:	bf00      	nop

	BIOS_USART_InitStructure.USART_BaudRate            = baudrate;
 8005338:	4a1a      	ldr	r2, [pc, #104]	; (80053a4 <UART5Init+0x318>)
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6013      	str	r3, [r2, #0]
	BIOS_USART_InitStructure.USART_WordLength          = USART_WordLength_8b;
 800533e:	4b19      	ldr	r3, [pc, #100]	; (80053a4 <UART5Init+0x318>)
 8005340:	2200      	movs	r2, #0
 8005342:	809a      	strh	r2, [r3, #4]
	BIOS_USART_InitStructure.USART_StopBits            = USART_StopBits_1;
 8005344:	4b17      	ldr	r3, [pc, #92]	; (80053a4 <UART5Init+0x318>)
 8005346:	2200      	movs	r2, #0
 8005348:	80da      	strh	r2, [r3, #6]
	BIOS_USART_InitStructure.USART_Parity              = USART_Parity_No;
 800534a:	4b16      	ldr	r3, [pc, #88]	; (80053a4 <UART5Init+0x318>)
 800534c:	2200      	movs	r2, #0
 800534e:	811a      	strh	r2, [r3, #8]
	BIOS_USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8005350:	4b14      	ldr	r3, [pc, #80]	; (80053a4 <UART5Init+0x318>)
 8005352:	2200      	movs	r2, #0
 8005354:	819a      	strh	r2, [r3, #12]
	BIOS_USART_InitStructure.USART_Mode                = USART_Mode_Tx | USART_Mode_Rx;
 8005356:	4b13      	ldr	r3, [pc, #76]	; (80053a4 <UART5Init+0x318>)
 8005358:	220c      	movs	r2, #12
 800535a:	815a      	strh	r2, [r3, #10]
	USART_Init(UART5, & BIOS_USART_InitStructure);
 800535c:	4911      	ldr	r1, [pc, #68]	; (80053a4 <UART5Init+0x318>)
 800535e:	4812      	ldr	r0, [pc, #72]	; (80053a8 <UART5Init+0x31c>)
 8005360:	f7fc fabe 	bl	80018e0 <USART_Init>

	USART_ITConfig(UART5, USART_IT_RXNE, rxstate);
 8005364:	7afb      	ldrb	r3, [r7, #11]
 8005366:	461a      	mov	r2, r3
 8005368:	f240 5125 	movw	r1, #1317	; 0x525
 800536c:	480e      	ldr	r0, [pc, #56]	; (80053a8 <UART5Init+0x31c>)
 800536e:	f7fc fbb3 	bl	8001ad8 <USART_ITConfig>

	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQn;
 8005372:	4b0e      	ldr	r3, [pc, #56]	; (80053ac <UART5Init+0x320>)
 8005374:	2235      	movs	r2, #53	; 0x35
 8005376:	701a      	strb	r2, [r3, #0]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 8005378:	893b      	ldrh	r3, [r7, #8]
 800537a:	b2da      	uxtb	r2, r3
 800537c:	4b0b      	ldr	r3, [pc, #44]	; (80053ac <UART5Init+0x320>)
 800537e:	705a      	strb	r2, [r3, #1]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 8005380:	88fb      	ldrh	r3, [r7, #6]
 8005382:	b2da      	uxtb	r2, r3
 8005384:	4b09      	ldr	r3, [pc, #36]	; (80053ac <UART5Init+0x320>)
 8005386:	709a      	strb	r2, [r3, #2]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005388:	4b08      	ldr	r3, [pc, #32]	; (80053ac <UART5Init+0x320>)
 800538a:	2201      	movs	r2, #1
 800538c:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_UART_NVIC_InitStructure);
 800538e:	4807      	ldr	r0, [pc, #28]	; (80053ac <UART5Init+0x320>)
 8005390:	f7fb fc6a 	bl	8000c68 <NVIC_Init>

	USART_Cmd(UART5, ENABLE);
 8005394:	2101      	movs	r1, #1
 8005396:	4804      	ldr	r0, [pc, #16]	; (80053a8 <UART5Init+0x31c>)
 8005398:	f7fc fb5c 	bl	8001a54 <USART_Cmd>
}
 800539c:	bf00      	nop
 800539e:	3710      	adds	r7, #16
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	2000075c 	.word	0x2000075c
 80053a8:	40005000 	.word	0x40005000
 80053ac:	2000077c 	.word	0x2000077c

080053b0 <ReadUART>:
 * Function Return		: USARTx's received data
 * Function Example		: rx = ReadUART(UART4);
 */

char ReadUART(USART_TypeDef* USARTx)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b082      	sub	sp, #8
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
	while(USART_GetFlagStatus(USARTx, USART_FLAG_RXNE) == 0x00);
 80053b8:	bf00      	nop
 80053ba:	2120      	movs	r1, #32
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f7fc fbd3 	bl	8001b68 <USART_GetFlagStatus>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d0f8      	beq.n	80053ba <ReadUART+0xa>
		return((char)USART_ReceiveData(USARTx));
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f7fc fb75 	bl	8001ab8 <USART_ReceiveData>
 80053ce:	4603      	mov	r3, r0
 80053d0:	b2db      	uxtb	r3, r3
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3708      	adds	r7, #8
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}

080053da <MODNRobotBaseInit>:

/*********************************************/
/*           Subroutine Function             */
/*********************************************/
void MODNRobotBaseInit(unsigned char base, float d, float e, MODN_t *modn)
{
 80053da:	b480      	push	{r7}
 80053dc:	b085      	sub	sp, #20
 80053de:	af00      	add	r7, sp, #0
 80053e0:	4603      	mov	r3, r0
 80053e2:	ed87 0a02 	vstr	s0, [r7, #8]
 80053e6:	edc7 0a01 	vstr	s1, [r7, #4]
 80053ea:	6039      	str	r1, [r7, #0]
 80053ec:	73fb      	strb	r3, [r7, #15]
	modn->base = base;
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	7bfa      	ldrb	r2, [r7, #15]
 80053f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	modn->d	= d;
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	68ba      	ldr	r2, [r7, #8]
 80053fa:	61da      	str	r2, [r3, #28]
	modn->e	= e;
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	621a      	str	r2, [r3, #32]
}
 8005402:	bf00      	nop
 8005404:	3714      	adds	r7, #20
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr

0800540e <MODNRobotVelInit>:

void MODNRobotVelInit(float *x_vel, float *y_vel, float *w_vel, MODN_t *modn)
{
 800540e:	b480      	push	{r7}
 8005410:	b085      	sub	sp, #20
 8005412:	af00      	add	r7, sp, #0
 8005414:	60f8      	str	r0, [r7, #12]
 8005416:	60b9      	str	r1, [r7, #8]
 8005418:	607a      	str	r2, [r7, #4]
 800541a:	603b      	str	r3, [r7, #0]
	modn->x_vel	= x_vel;
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	68fa      	ldr	r2, [r7, #12]
 8005420:	601a      	str	r2, [r3, #0]
	modn->y_vel	= y_vel;
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	68ba      	ldr	r2, [r7, #8]
 8005426:	605a      	str	r2, [r3, #4]
	modn->w_vel	= w_vel;
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	609a      	str	r2, [r3, #8]
}
 800542e:	bf00      	nop
 8005430:	3714      	adds	r7, #20
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr

0800543a <MODNWheelVelInit>:

void MODNWheelVelInit(float *vel1, float *vel2, float *vel3, float *vel4, MODN_t *modn)
{
 800543a:	b480      	push	{r7}
 800543c:	b085      	sub	sp, #20
 800543e:	af00      	add	r7, sp, #0
 8005440:	60f8      	str	r0, [r7, #12]
 8005442:	60b9      	str	r1, [r7, #8]
 8005444:	607a      	str	r2, [r7, #4]
 8005446:	603b      	str	r3, [r7, #0]
	modn->vel1	= vel1;
 8005448:	69bb      	ldr	r3, [r7, #24]
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	60da      	str	r2, [r3, #12]
	modn->vel2	= vel2;
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	68ba      	ldr	r2, [r7, #8]
 8005452:	611a      	str	r2, [r3, #16]
	modn->vel3	= vel3;
 8005454:	69bb      	ldr	r3, [r7, #24]
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	615a      	str	r2, [r3, #20]
	modn->vel4	= vel4;
 800545a:	69bb      	ldr	r3, [r7, #24]
 800545c:	683a      	ldr	r2, [r7, #0]
 800545e:	619a      	str	r2, [r3, #24]
}
 8005460:	bf00      	nop
 8005462:	3714      	adds	r7, #20
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr
 800546c:	0000      	movs	r0, r0
	...

08005470 <MODN>:

void MODN(MODN_t *modn)
{
 8005470:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005474:	b083      	sub	sp, #12
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
	if(modn->base == MODN_FWD_OMNI) {
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005480:	2b00      	cmp	r3, #0
 8005482:	f040 8109 	bne.w	8005698 <MODN+0x228>
		*(modn->vel1) = *(modn->x_vel) * (0.70711) +  *(modn->y_vel) * (0.70711)  + *(modn->w_vel) * modn->d;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	68dc      	ldr	r4, [r3, #12]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4618      	mov	r0, r3
 8005492:	f7fb f859 	bl	8000548 <__aeabi_f2d>
 8005496:	f20f 43e8 	addw	r3, pc, #1256	; 0x4e8
 800549a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549e:	f7fb f8a7 	bl	80005f0 <__aeabi_dmul>
 80054a2:	4602      	mov	r2, r0
 80054a4:	460b      	mov	r3, r1
 80054a6:	4615      	mov	r5, r2
 80054a8:	461e      	mov	r6, r3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f7fb f849 	bl	8000548 <__aeabi_f2d>
 80054b6:	f20f 43c8 	addw	r3, pc, #1224	; 0x4c8
 80054ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054be:	f7fb f897 	bl	80005f0 <__aeabi_dmul>
 80054c2:	4602      	mov	r2, r0
 80054c4:	460b      	mov	r3, r1
 80054c6:	4628      	mov	r0, r5
 80054c8:	4631      	mov	r1, r6
 80054ca:	f7fa fedf 	bl	800028c <__adddf3>
 80054ce:	4602      	mov	r2, r0
 80054d0:	460b      	mov	r3, r1
 80054d2:	4615      	mov	r5, r2
 80054d4:	461e      	mov	r6, r3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	ed93 7a00 	vldr	s14, [r3]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	edd3 7a07 	vldr	s15, [r3, #28]
 80054e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054e8:	ee17 0a90 	vmov	r0, s15
 80054ec:	f7fb f82c 	bl	8000548 <__aeabi_f2d>
 80054f0:	4602      	mov	r2, r0
 80054f2:	460b      	mov	r3, r1
 80054f4:	4628      	mov	r0, r5
 80054f6:	4631      	mov	r1, r6
 80054f8:	f7fa fec8 	bl	800028c <__adddf3>
 80054fc:	4602      	mov	r2, r0
 80054fe:	460b      	mov	r3, r1
 8005500:	4610      	mov	r0, r2
 8005502:	4619      	mov	r1, r3
 8005504:	f7fb fb4c 	bl	8000ba0 <__aeabi_d2f>
 8005508:	4603      	mov	r3, r0
 800550a:	6023      	str	r3, [r4, #0]
		*(modn->vel2) = *(modn->x_vel) * (-0.70711) +  *(modn->y_vel) * (0.70711) - *(modn->w_vel) * modn->d;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	691c      	ldr	r4, [r3, #16]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4618      	mov	r0, r3
 8005518:	f7fb f816 	bl	8000548 <__aeabi_f2d>
 800551c:	f20f 4368 	addw	r3, pc, #1128	; 0x468
 8005520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005524:	f7fb f864 	bl	80005f0 <__aeabi_dmul>
 8005528:	4602      	mov	r2, r0
 800552a:	460b      	mov	r3, r1
 800552c:	4615      	mov	r5, r2
 800552e:	461e      	mov	r6, r3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4618      	mov	r0, r3
 8005538:	f7fb f806 	bl	8000548 <__aeabi_f2d>
 800553c:	f20f 4340 	addw	r3, pc, #1088	; 0x440
 8005540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005544:	f7fb f854 	bl	80005f0 <__aeabi_dmul>
 8005548:	4602      	mov	r2, r0
 800554a:	460b      	mov	r3, r1
 800554c:	4628      	mov	r0, r5
 800554e:	4631      	mov	r1, r6
 8005550:	f7fa fe9c 	bl	800028c <__adddf3>
 8005554:	4602      	mov	r2, r0
 8005556:	460b      	mov	r3, r1
 8005558:	4615      	mov	r5, r2
 800555a:	461e      	mov	r6, r3
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	ed93 7a00 	vldr	s14, [r3]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	edd3 7a07 	vldr	s15, [r3, #28]
 800556a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800556e:	ee17 0a90 	vmov	r0, s15
 8005572:	f7fa ffe9 	bl	8000548 <__aeabi_f2d>
 8005576:	4602      	mov	r2, r0
 8005578:	460b      	mov	r3, r1
 800557a:	4628      	mov	r0, r5
 800557c:	4631      	mov	r1, r6
 800557e:	f7fa fe83 	bl	8000288 <__aeabi_dsub>
 8005582:	4602      	mov	r2, r0
 8005584:	460b      	mov	r3, r1
 8005586:	4610      	mov	r0, r2
 8005588:	4619      	mov	r1, r3
 800558a:	f7fb fb09 	bl	8000ba0 <__aeabi_d2f>
 800558e:	4603      	mov	r3, r0
 8005590:	6023      	str	r3, [r4, #0]
		*(modn->vel3) = *(modn->x_vel) * (-0.70711)  +  *(modn->y_vel) * (0.70711) + *(modn->w_vel) * modn->d;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	695c      	ldr	r4, [r3, #20]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4618      	mov	r0, r3
 800559e:	f7fa ffd3 	bl	8000548 <__aeabi_f2d>
 80055a2:	a3f9      	add	r3, pc, #996	; (adr r3, 8005988 <MODN+0x518>)
 80055a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a8:	f7fb f822 	bl	80005f0 <__aeabi_dmul>
 80055ac:	4602      	mov	r2, r0
 80055ae:	460b      	mov	r3, r1
 80055b0:	4615      	mov	r5, r2
 80055b2:	461e      	mov	r6, r3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4618      	mov	r0, r3
 80055bc:	f7fa ffc4 	bl	8000548 <__aeabi_f2d>
 80055c0:	a3ef      	add	r3, pc, #956	; (adr r3, 8005980 <MODN+0x510>)
 80055c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c6:	f7fb f813 	bl	80005f0 <__aeabi_dmul>
 80055ca:	4602      	mov	r2, r0
 80055cc:	460b      	mov	r3, r1
 80055ce:	4628      	mov	r0, r5
 80055d0:	4631      	mov	r1, r6
 80055d2:	f7fa fe5b 	bl	800028c <__adddf3>
 80055d6:	4602      	mov	r2, r0
 80055d8:	460b      	mov	r3, r1
 80055da:	4615      	mov	r5, r2
 80055dc:	461e      	mov	r6, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	ed93 7a00 	vldr	s14, [r3]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	edd3 7a07 	vldr	s15, [r3, #28]
 80055ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055f0:	ee17 0a90 	vmov	r0, s15
 80055f4:	f7fa ffa8 	bl	8000548 <__aeabi_f2d>
 80055f8:	4602      	mov	r2, r0
 80055fa:	460b      	mov	r3, r1
 80055fc:	4628      	mov	r0, r5
 80055fe:	4631      	mov	r1, r6
 8005600:	f7fa fe44 	bl	800028c <__adddf3>
 8005604:	4602      	mov	r2, r0
 8005606:	460b      	mov	r3, r1
 8005608:	4610      	mov	r0, r2
 800560a:	4619      	mov	r1, r3
 800560c:	f7fb fac8 	bl	8000ba0 <__aeabi_d2f>
 8005610:	4603      	mov	r3, r0
 8005612:	6023      	str	r3, [r4, #0]
		*(modn->vel4) = *(modn->x_vel) * (0.70711)  +  *(modn->y_vel) * (0.70711)  - *(modn->w_vel) * modn->d;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	699c      	ldr	r4, [r3, #24]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4618      	mov	r0, r3
 8005620:	f7fa ff92 	bl	8000548 <__aeabi_f2d>
 8005624:	a3d6      	add	r3, pc, #856	; (adr r3, 8005980 <MODN+0x510>)
 8005626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800562a:	f7fa ffe1 	bl	80005f0 <__aeabi_dmul>
 800562e:	4602      	mov	r2, r0
 8005630:	460b      	mov	r3, r1
 8005632:	4615      	mov	r5, r2
 8005634:	461e      	mov	r6, r3
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4618      	mov	r0, r3
 800563e:	f7fa ff83 	bl	8000548 <__aeabi_f2d>
 8005642:	a3cf      	add	r3, pc, #828	; (adr r3, 8005980 <MODN+0x510>)
 8005644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005648:	f7fa ffd2 	bl	80005f0 <__aeabi_dmul>
 800564c:	4602      	mov	r2, r0
 800564e:	460b      	mov	r3, r1
 8005650:	4628      	mov	r0, r5
 8005652:	4631      	mov	r1, r6
 8005654:	f7fa fe1a 	bl	800028c <__adddf3>
 8005658:	4602      	mov	r2, r0
 800565a:	460b      	mov	r3, r1
 800565c:	4615      	mov	r5, r2
 800565e:	461e      	mov	r6, r3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	ed93 7a00 	vldr	s14, [r3]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	edd3 7a07 	vldr	s15, [r3, #28]
 800566e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005672:	ee17 0a90 	vmov	r0, s15
 8005676:	f7fa ff67 	bl	8000548 <__aeabi_f2d>
 800567a:	4602      	mov	r2, r0
 800567c:	460b      	mov	r3, r1
 800567e:	4628      	mov	r0, r5
 8005680:	4631      	mov	r1, r6
 8005682:	f7fa fe01 	bl	8000288 <__aeabi_dsub>
 8005686:	4602      	mov	r2, r0
 8005688:	460b      	mov	r3, r1
 800568a:	4610      	mov	r0, r2
 800568c:	4619      	mov	r1, r3
 800568e:	f7fb fa87 	bl	8000ba0 <__aeabi_d2f>
 8005692:	4603      	mov	r3, r0
 8005694:	6023      	str	r3, [r4, #0]
		*(modn->vel1) =   *(modn->x_vel) * (1.0)  + *(modn->w_vel) * modn->d;
		*(modn->vel3) = *(modn->y_vel) * (0.866) +  *(modn->x_vel) * (-0.5) + *(modn->w_vel) * modn->d;
		*(modn->vel2) = *(modn->y_vel) * (0.866)  +  *(modn->x_vel) * (0.5) + *(modn->w_vel)*(-1.0) * modn->d;
	}

}
 8005696:	e164      	b.n	8005962 <MODN+0x4f2>
	}else if(modn->base == MODN_MECANUM){
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800569e:	2b03      	cmp	r3, #3
 80056a0:	f040 80b9 	bne.w	8005816 <MODN+0x3a6>
		*(modn->vel1) = *(modn->y_vel)*(1.0) + *(modn->x_vel)*(1.0)  + *(modn->w_vel)/*(modn->d + modn->e)*/;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	68dc      	ldr	r4, [r3, #12]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4618      	mov	r0, r3
 80056b0:	f7fa ff4a 	bl	8000548 <__aeabi_f2d>
 80056b4:	4605      	mov	r5, r0
 80056b6:	460e      	mov	r6, r1
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4618      	mov	r0, r3
 80056c0:	f7fa ff42 	bl	8000548 <__aeabi_f2d>
 80056c4:	4602      	mov	r2, r0
 80056c6:	460b      	mov	r3, r1
 80056c8:	4628      	mov	r0, r5
 80056ca:	4631      	mov	r1, r6
 80056cc:	f7fa fdde 	bl	800028c <__adddf3>
 80056d0:	4602      	mov	r2, r0
 80056d2:	460b      	mov	r3, r1
 80056d4:	4615      	mov	r5, r2
 80056d6:	461e      	mov	r6, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4618      	mov	r0, r3
 80056e0:	f7fa ff32 	bl	8000548 <__aeabi_f2d>
 80056e4:	4602      	mov	r2, r0
 80056e6:	460b      	mov	r3, r1
 80056e8:	4628      	mov	r0, r5
 80056ea:	4631      	mov	r1, r6
 80056ec:	f7fa fdce 	bl	800028c <__adddf3>
 80056f0:	4602      	mov	r2, r0
 80056f2:	460b      	mov	r3, r1
 80056f4:	4610      	mov	r0, r2
 80056f6:	4619      	mov	r1, r3
 80056f8:	f7fb fa52 	bl	8000ba0 <__aeabi_d2f>
 80056fc:	4603      	mov	r3, r0
 80056fe:	6023      	str	r3, [r4, #0]
		*(modn->vel2) = *(modn->y_vel)*(1.0) + *(modn->x_vel)*(-1.0) - *(modn->w_vel)/*(modn->d + modn->e)*/;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	691c      	ldr	r4, [r3, #16]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4618      	mov	r0, r3
 800570c:	f7fa ff1c 	bl	8000548 <__aeabi_f2d>
 8005710:	4605      	mov	r5, r0
 8005712:	460e      	mov	r6, r1
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4618      	mov	r0, r3
 800571c:	f7fa ff14 	bl	8000548 <__aeabi_f2d>
 8005720:	4602      	mov	r2, r0
 8005722:	460b      	mov	r3, r1
 8005724:	4628      	mov	r0, r5
 8005726:	4631      	mov	r1, r6
 8005728:	f7fa fdae 	bl	8000288 <__aeabi_dsub>
 800572c:	4602      	mov	r2, r0
 800572e:	460b      	mov	r3, r1
 8005730:	4615      	mov	r5, r2
 8005732:	461e      	mov	r6, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4618      	mov	r0, r3
 800573c:	f7fa ff04 	bl	8000548 <__aeabi_f2d>
 8005740:	4602      	mov	r2, r0
 8005742:	460b      	mov	r3, r1
 8005744:	4628      	mov	r0, r5
 8005746:	4631      	mov	r1, r6
 8005748:	f7fa fd9e 	bl	8000288 <__aeabi_dsub>
 800574c:	4602      	mov	r2, r0
 800574e:	460b      	mov	r3, r1
 8005750:	4610      	mov	r0, r2
 8005752:	4619      	mov	r1, r3
 8005754:	f7fb fa24 	bl	8000ba0 <__aeabi_d2f>
 8005758:	4603      	mov	r3, r0
 800575a:	6023      	str	r3, [r4, #0]
		*(modn->vel3) = *(modn->y_vel)*(1.0) + *(modn->x_vel)*(-1.0) + *(modn->w_vel)/*(modn->d + modn->e)*/;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	695c      	ldr	r4, [r3, #20]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4618      	mov	r0, r3
 8005768:	f7fa feee 	bl	8000548 <__aeabi_f2d>
 800576c:	4605      	mov	r5, r0
 800576e:	460e      	mov	r6, r1
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4618      	mov	r0, r3
 8005778:	f7fa fee6 	bl	8000548 <__aeabi_f2d>
 800577c:	4602      	mov	r2, r0
 800577e:	460b      	mov	r3, r1
 8005780:	4628      	mov	r0, r5
 8005782:	4631      	mov	r1, r6
 8005784:	f7fa fd80 	bl	8000288 <__aeabi_dsub>
 8005788:	4602      	mov	r2, r0
 800578a:	460b      	mov	r3, r1
 800578c:	4615      	mov	r5, r2
 800578e:	461e      	mov	r6, r3
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4618      	mov	r0, r3
 8005798:	f7fa fed6 	bl	8000548 <__aeabi_f2d>
 800579c:	4602      	mov	r2, r0
 800579e:	460b      	mov	r3, r1
 80057a0:	4628      	mov	r0, r5
 80057a2:	4631      	mov	r1, r6
 80057a4:	f7fa fd72 	bl	800028c <__adddf3>
 80057a8:	4602      	mov	r2, r0
 80057aa:	460b      	mov	r3, r1
 80057ac:	4610      	mov	r0, r2
 80057ae:	4619      	mov	r1, r3
 80057b0:	f7fb f9f6 	bl	8000ba0 <__aeabi_d2f>
 80057b4:	4603      	mov	r3, r0
 80057b6:	6023      	str	r3, [r4, #0]
		*(modn->vel4) = *(modn->y_vel)*(1.0) + *(modn->x_vel)*(1.0)  - *(modn->w_vel)/*(modn->d + modn->e)*/;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	699c      	ldr	r4, [r3, #24]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7fa fec0 	bl	8000548 <__aeabi_f2d>
 80057c8:	4605      	mov	r5, r0
 80057ca:	460e      	mov	r6, r1
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7fa feb8 	bl	8000548 <__aeabi_f2d>
 80057d8:	4602      	mov	r2, r0
 80057da:	460b      	mov	r3, r1
 80057dc:	4628      	mov	r0, r5
 80057de:	4631      	mov	r1, r6
 80057e0:	f7fa fd54 	bl	800028c <__adddf3>
 80057e4:	4602      	mov	r2, r0
 80057e6:	460b      	mov	r3, r1
 80057e8:	4615      	mov	r5, r2
 80057ea:	461e      	mov	r6, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4618      	mov	r0, r3
 80057f4:	f7fa fea8 	bl	8000548 <__aeabi_f2d>
 80057f8:	4602      	mov	r2, r0
 80057fa:	460b      	mov	r3, r1
 80057fc:	4628      	mov	r0, r5
 80057fe:	4631      	mov	r1, r6
 8005800:	f7fa fd42 	bl	8000288 <__aeabi_dsub>
 8005804:	4602      	mov	r2, r0
 8005806:	460b      	mov	r3, r1
 8005808:	4610      	mov	r0, r2
 800580a:	4619      	mov	r1, r3
 800580c:	f7fb f9c8 	bl	8000ba0 <__aeabi_d2f>
 8005810:	4603      	mov	r3, r0
 8005812:	6023      	str	r3, [r4, #0]
}
 8005814:	e0a5      	b.n	8005962 <MODN+0x4f2>
	else if (modn->base == MODN_TRI_OMNI){
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800581c:	2b01      	cmp	r3, #1
 800581e:	f040 80a0 	bne.w	8005962 <MODN+0x4f2>
		*(modn->vel1) =   *(modn->x_vel) * (1.0)  + *(modn->w_vel) * modn->d;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	6812      	ldr	r2, [r2, #0]
 800582a:	ed92 7a00 	vldr	s14, [r2]
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	6892      	ldr	r2, [r2, #8]
 8005832:	edd2 6a00 	vldr	s13, [r2]
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	edd2 7a07 	vldr	s15, [r2, #28]
 800583c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005840:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005844:	edc3 7a00 	vstr	s15, [r3]
		*(modn->vel3) = *(modn->y_vel) * (0.866) +  *(modn->x_vel) * (-0.5) + *(modn->w_vel) * modn->d;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	695e      	ldr	r6, [r3, #20]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4618      	mov	r0, r3
 8005854:	f7fa fe78 	bl	8000548 <__aeabi_f2d>
 8005858:	a345      	add	r3, pc, #276	; (adr r3, 8005970 <MODN+0x500>)
 800585a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585e:	f7fa fec7 	bl	80005f0 <__aeabi_dmul>
 8005862:	4602      	mov	r2, r0
 8005864:	460b      	mov	r3, r1
 8005866:	4690      	mov	r8, r2
 8005868:	4699      	mov	r9, r3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4618      	mov	r0, r3
 8005872:	f7fa fe69 	bl	8000548 <__aeabi_f2d>
 8005876:	f04f 0200 	mov.w	r2, #0
 800587a:	4b3f      	ldr	r3, [pc, #252]	; (8005978 <MODN+0x508>)
 800587c:	f7fa feb8 	bl	80005f0 <__aeabi_dmul>
 8005880:	4602      	mov	r2, r0
 8005882:	460b      	mov	r3, r1
 8005884:	4640      	mov	r0, r8
 8005886:	4649      	mov	r1, r9
 8005888:	f7fa fd00 	bl	800028c <__adddf3>
 800588c:	4602      	mov	r2, r0
 800588e:	460b      	mov	r3, r1
 8005890:	4690      	mov	r8, r2
 8005892:	4699      	mov	r9, r3
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	ed93 7a00 	vldr	s14, [r3]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	edd3 7a07 	vldr	s15, [r3, #28]
 80058a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058a6:	ee17 0a90 	vmov	r0, s15
 80058aa:	f7fa fe4d 	bl	8000548 <__aeabi_f2d>
 80058ae:	4602      	mov	r2, r0
 80058b0:	460b      	mov	r3, r1
 80058b2:	4640      	mov	r0, r8
 80058b4:	4649      	mov	r1, r9
 80058b6:	f7fa fce9 	bl	800028c <__adddf3>
 80058ba:	4602      	mov	r2, r0
 80058bc:	460b      	mov	r3, r1
 80058be:	4610      	mov	r0, r2
 80058c0:	4619      	mov	r1, r3
 80058c2:	f7fb f96d 	bl	8000ba0 <__aeabi_d2f>
 80058c6:	4603      	mov	r3, r0
 80058c8:	6033      	str	r3, [r6, #0]
		*(modn->vel2) = *(modn->y_vel) * (0.866)  +  *(modn->x_vel) * (0.5) + *(modn->w_vel)*(-1.0) * modn->d;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	691e      	ldr	r6, [r3, #16]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4618      	mov	r0, r3
 80058d6:	f7fa fe37 	bl	8000548 <__aeabi_f2d>
 80058da:	a325      	add	r3, pc, #148	; (adr r3, 8005970 <MODN+0x500>)
 80058dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e0:	f7fa fe86 	bl	80005f0 <__aeabi_dmul>
 80058e4:	4602      	mov	r2, r0
 80058e6:	460b      	mov	r3, r1
 80058e8:	4690      	mov	r8, r2
 80058ea:	4699      	mov	r9, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4618      	mov	r0, r3
 80058f4:	f7fa fe28 	bl	8000548 <__aeabi_f2d>
 80058f8:	f04f 0200 	mov.w	r2, #0
 80058fc:	4b1f      	ldr	r3, [pc, #124]	; (800597c <MODN+0x50c>)
 80058fe:	f7fa fe77 	bl	80005f0 <__aeabi_dmul>
 8005902:	4602      	mov	r2, r0
 8005904:	460b      	mov	r3, r1
 8005906:	4640      	mov	r0, r8
 8005908:	4649      	mov	r1, r9
 800590a:	f7fa fcbf 	bl	800028c <__adddf3>
 800590e:	4602      	mov	r2, r0
 8005910:	460b      	mov	r3, r1
 8005912:	4690      	mov	r8, r2
 8005914:	4699      	mov	r9, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4618      	mov	r0, r3
 800591e:	f7fa fe13 	bl	8000548 <__aeabi_f2d>
 8005922:	4602      	mov	r2, r0
 8005924:	460b      	mov	r3, r1
 8005926:	4614      	mov	r4, r2
 8005928:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	69db      	ldr	r3, [r3, #28]
 8005930:	4618      	mov	r0, r3
 8005932:	f7fa fe09 	bl	8000548 <__aeabi_f2d>
 8005936:	4602      	mov	r2, r0
 8005938:	460b      	mov	r3, r1
 800593a:	4620      	mov	r0, r4
 800593c:	4629      	mov	r1, r5
 800593e:	f7fa fe57 	bl	80005f0 <__aeabi_dmul>
 8005942:	4603      	mov	r3, r0
 8005944:	460c      	mov	r4, r1
 8005946:	461a      	mov	r2, r3
 8005948:	4623      	mov	r3, r4
 800594a:	4640      	mov	r0, r8
 800594c:	4649      	mov	r1, r9
 800594e:	f7fa fc9d 	bl	800028c <__adddf3>
 8005952:	4603      	mov	r3, r0
 8005954:	460c      	mov	r4, r1
 8005956:	4618      	mov	r0, r3
 8005958:	4621      	mov	r1, r4
 800595a:	f7fb f921 	bl	8000ba0 <__aeabi_d2f>
 800595e:	4603      	mov	r3, r0
 8005960:	6033      	str	r3, [r6, #0]
}
 8005962:	bf00      	nop
 8005964:	370c      	adds	r7, #12
 8005966:	46bd      	mov	sp, r7
 8005968:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800596c:	f3af 8000 	nop.w
 8005970:	a1cac083 	.word	0xa1cac083
 8005974:	3febb645 	.word	0x3febb645
 8005978:	bfe00000 	.word	0xbfe00000
 800597c:	3fe00000 	.word	0x3fe00000
 8005980:	269595ff 	.word	0x269595ff
 8005984:	3fe6a0a5 	.word	0x3fe6a0a5
 8005988:	269595ff 	.word	0x269595ff
 800598c:	bfe6a0a5 	.word	0xbfe6a0a5

08005990 <PIDSourceInit>:

/*********************************************/
/*           Subroutine Function             */
/*********************************************/
void PIDSourceInit (float *in, float *out, PID_t *pid)
{
 8005990:	b480      	push	{r7}
 8005992:	b085      	sub	sp, #20
 8005994:	af00      	add	r7, sp, #0
 8005996:	60f8      	str	r0, [r7, #12]
 8005998:	60b9      	str	r1, [r7, #8]
 800599a:	607a      	str	r2, [r7, #4]
	pid->error = in;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	605a      	str	r2, [r3, #4]
	pid->out_put = out;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	68ba      	ldr	r2, [r7, #8]
 80059a6:	609a      	str	r2, [r3, #8]
}
 80059a8:	bf00      	nop
 80059aa:	3714      	adds	r7, #20
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <PIDGainInit>:

void PIDGainInit(float ts, float sat, float ke, float ku, float kp, float ki,
									float kd, float kn, PID_t *pid)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b08a      	sub	sp, #40	; 0x28
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 80059be:	edc7 0a08 	vstr	s1, [r7, #32]
 80059c2:	ed87 1a07 	vstr	s2, [r7, #28]
 80059c6:	edc7 1a06 	vstr	s3, [r7, #24]
 80059ca:	ed87 2a05 	vstr	s4, [r7, #20]
 80059ce:	edc7 2a04 	vstr	s5, [r7, #16]
 80059d2:	ed87 3a03 	vstr	s6, [r7, #12]
 80059d6:	edc7 3a02 	vstr	s7, [r7, #8]
 80059da:	6078      	str	r0, [r7, #4]
	pid->K[TS] = ts;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059e0:	60da      	str	r2, [r3, #12]
	pid->K[SAT] = sat;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a3a      	ldr	r2, [r7, #32]
 80059e6:	611a      	str	r2, [r3, #16]
	pid->K[KE] = ke;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	69fa      	ldr	r2, [r7, #28]
 80059ec:	615a      	str	r2, [r3, #20]
	pid->K[KU] = ku;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	69ba      	ldr	r2, [r7, #24]
 80059f2:	619a      	str	r2, [r3, #24]
	pid->K[KP] = kp;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	697a      	ldr	r2, [r7, #20]
 80059f8:	61da      	str	r2, [r3, #28]
	pid->K[KI] = ki;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	621a      	str	r2, [r3, #32]
	pid->K[KD] = kd;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	625a      	str	r2, [r3, #36]	; 0x24
	pid->K[KN] = kn;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	68ba      	ldr	r2, [r7, #8]
 8005a0a:	629a      	str	r2, [r3, #40]	; 0x28
	PIDCoeffCalc(pid);
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f000 f81b 	bl	8005a48 <PIDCoeffCalc>
//	pid->K[D_1] = (((pid->K[KN] * pid->K[TS] - 2.0) * pid->K[KP]) - (2.0 * pid->K[KD] * pid->K[KN])) / (pid->K[KN] * pid->K[TS] + 2);
//	} else {
//		pid->pd_flag = 0;
//		pid->K[C_1] = pid->K[D_0] = pid->K[D_1] = 0;
//	}
}
 8005a12:	bf00      	nop
 8005a14:	3728      	adds	r7, #40	; 0x28
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <PIDGainSet>:

void PIDGainSet (unsigned char a, float value, PID_t *pid)
{
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	b084      	sub	sp, #16
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	4603      	mov	r3, r0
 8005a22:	ed87 0a02 	vstr	s0, [r7, #8]
 8005a26:	6079      	str	r1, [r7, #4]
 8005a28:	73fb      	strb	r3, [r7, #15]
	pid->K[a] = value;
 8005a2a:	7bfb      	ldrb	r3, [r7, #15]
 8005a2c:	687a      	ldr	r2, [r7, #4]
 8005a2e:	3302      	adds	r3, #2
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	4413      	add	r3, r2
 8005a34:	3304      	adds	r3, #4
 8005a36:	68ba      	ldr	r2, [r7, #8]
 8005a38:	601a      	str	r2, [r3, #0]
	PIDCoeffCalc(pid);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 f804 	bl	8005a48 <PIDCoeffCalc>
}
 8005a40:	bf00      	nop
 8005a42:	3710      	adds	r7, #16
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <PIDCoeffCalc>:

void PIDCoeffCalc (PID_t *pid)
{
 8005a48:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005a4c:	b082      	sub	sp, #8
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
	if (pid->K[KI] != 0){
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	edd3 7a08 	vldr	s15, [r3, #32]
 8005a58:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a60:	d013      	beq.n	8005a8a <PIDCoeffCalc+0x42>
		pid->K[B_0] = (pid->K[TS] * pid->K[KI]) * 0.5;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	ed93 7a03 	vldr	s14, [r3, #12]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	edd3 7a08 	vldr	s15, [r3, #32]
 8005a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a72:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8005a76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		pid->K[B_1] = pid->K[B_0];
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	631a      	str	r2, [r3, #48]	; 0x30
 8005a88:	e007      	b.n	8005a9a <PIDCoeffCalc+0x52>
	} else {
		pid->K[B_0] = pid->K[B_1] = 0;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f04f 0200 	mov.w	r2, #0
 8005a90:	631a      	str	r2, [r3, #48]	; 0x30
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	62da      	str	r2, [r3, #44]	; 0x2c
	}

	if ((pid->K[KP] != 0) || (pid->K[KD] != 0)){
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	edd3 7a07 	vldr	s15, [r3, #28]
 8005aa0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aa8:	d108      	bne.n	8005abc <PIDCoeffCalc+0x74>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8005ab0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ab8:	f000 80ef 	beq.w	8005c9a <PIDCoeffCalc+0x252>
	pid->K[C_1] = -((pid->K[TS] * pid->K[KN] - 2.0) / (pid->K[TS] * pid->K[KN] + 2.0));
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	ed93 7a03 	vldr	s14, [r3, #12]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8005ac8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005acc:	ee17 0a90 	vmov	r0, s15
 8005ad0:	f7fa fd3a 	bl	8000548 <__aeabi_f2d>
 8005ad4:	f04f 0200 	mov.w	r2, #0
 8005ad8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005adc:	f7fa fbd4 	bl	8000288 <__aeabi_dsub>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	460c      	mov	r4, r1
 8005ae4:	4625      	mov	r5, r4
 8005ae6:	461c      	mov	r4, r3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	ed93 7a03 	vldr	s14, [r3, #12]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8005af4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005af8:	ee17 0a90 	vmov	r0, s15
 8005afc:	f7fa fd24 	bl	8000548 <__aeabi_f2d>
 8005b00:	f04f 0200 	mov.w	r2, #0
 8005b04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005b08:	f7fa fbc0 	bl	800028c <__adddf3>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	460b      	mov	r3, r1
 8005b10:	4620      	mov	r0, r4
 8005b12:	4629      	mov	r1, r5
 8005b14:	f7fa fe96 	bl	8000844 <__aeabi_ddiv>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	460c      	mov	r4, r1
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	4621      	mov	r1, r4
 8005b20:	f7fb f83e 	bl	8000ba0 <__aeabi_d2f>
 8005b24:	4603      	mov	r3, r0
 8005b26:	ee07 3a90 	vmov	s15, r3
 8005b2a:	eef1 7a67 	vneg.f32	s15, s15
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	pid->K[D_0] = (pid->K[KP] + ((2.0 * pid->K[KD] * pid->K[KN]) / (pid->K[KN] * pid->K[TS] + 2.0)));
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	69db      	ldr	r3, [r3, #28]
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f7fa fd05 	bl	8000548 <__aeabi_f2d>
 8005b3e:	4604      	mov	r4, r0
 8005b40:	460d      	mov	r5, r1
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b46:	4618      	mov	r0, r3
 8005b48:	f7fa fcfe 	bl	8000548 <__aeabi_f2d>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	460b      	mov	r3, r1
 8005b50:	f7fa fb9c 	bl	800028c <__adddf3>
 8005b54:	4602      	mov	r2, r0
 8005b56:	460b      	mov	r3, r1
 8005b58:	4690      	mov	r8, r2
 8005b5a:	4699      	mov	r9, r3
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b60:	4618      	mov	r0, r3
 8005b62:	f7fa fcf1 	bl	8000548 <__aeabi_f2d>
 8005b66:	4602      	mov	r2, r0
 8005b68:	460b      	mov	r3, r1
 8005b6a:	4640      	mov	r0, r8
 8005b6c:	4649      	mov	r1, r9
 8005b6e:	f7fa fd3f 	bl	80005f0 <__aeabi_dmul>
 8005b72:	4602      	mov	r2, r0
 8005b74:	460b      	mov	r3, r1
 8005b76:	4690      	mov	r8, r2
 8005b78:	4699      	mov	r9, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	edd3 7a03 	vldr	s15, [r3, #12]
 8005b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b8a:	ee17 0a90 	vmov	r0, s15
 8005b8e:	f7fa fcdb 	bl	8000548 <__aeabi_f2d>
 8005b92:	f04f 0200 	mov.w	r2, #0
 8005b96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005b9a:	f7fa fb77 	bl	800028c <__adddf3>
 8005b9e:	4602      	mov	r2, r0
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	4640      	mov	r0, r8
 8005ba4:	4649      	mov	r1, r9
 8005ba6:	f7fa fe4d 	bl	8000844 <__aeabi_ddiv>
 8005baa:	4602      	mov	r2, r0
 8005bac:	460b      	mov	r3, r1
 8005bae:	4620      	mov	r0, r4
 8005bb0:	4629      	mov	r1, r5
 8005bb2:	f7fa fb6b 	bl	800028c <__adddf3>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	460c      	mov	r4, r1
 8005bba:	4618      	mov	r0, r3
 8005bbc:	4621      	mov	r1, r4
 8005bbe:	f7fa ffef 	bl	8000ba0 <__aeabi_d2f>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	639a      	str	r2, [r3, #56]	; 0x38
	pid->K[D_1] = ((((pid->K[KN] * pid->K[TS] - 2.0) * pid->K[KP]) - (2.0 * pid->K[KD] * pid->K[KN])) /
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	edd3 7a03 	vldr	s15, [r3, #12]
 8005bd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bd8:	ee17 0a90 	vmov	r0, s15
 8005bdc:	f7fa fcb4 	bl	8000548 <__aeabi_f2d>
 8005be0:	f04f 0200 	mov.w	r2, #0
 8005be4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005be8:	f7fa fb4e 	bl	8000288 <__aeabi_dsub>
 8005bec:	4603      	mov	r3, r0
 8005bee:	460c      	mov	r4, r1
 8005bf0:	4625      	mov	r5, r4
 8005bf2:	461c      	mov	r4, r3
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	69db      	ldr	r3, [r3, #28]
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f7fa fca5 	bl	8000548 <__aeabi_f2d>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	460b      	mov	r3, r1
 8005c02:	4620      	mov	r0, r4
 8005c04:	4629      	mov	r1, r5
 8005c06:	f7fa fcf3 	bl	80005f0 <__aeabi_dmul>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	460c      	mov	r4, r1
 8005c0e:	4625      	mov	r5, r4
 8005c10:	461c      	mov	r4, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c16:	4618      	mov	r0, r3
 8005c18:	f7fa fc96 	bl	8000548 <__aeabi_f2d>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	460b      	mov	r3, r1
 8005c20:	f7fa fb34 	bl	800028c <__adddf3>
 8005c24:	4602      	mov	r2, r0
 8005c26:	460b      	mov	r3, r1
 8005c28:	4690      	mov	r8, r2
 8005c2a:	4699      	mov	r9, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c30:	4618      	mov	r0, r3
 8005c32:	f7fa fc89 	bl	8000548 <__aeabi_f2d>
 8005c36:	4602      	mov	r2, r0
 8005c38:	460b      	mov	r3, r1
 8005c3a:	4640      	mov	r0, r8
 8005c3c:	4649      	mov	r1, r9
 8005c3e:	f7fa fcd7 	bl	80005f0 <__aeabi_dmul>
 8005c42:	4602      	mov	r2, r0
 8005c44:	460b      	mov	r3, r1
 8005c46:	4620      	mov	r0, r4
 8005c48:	4629      	mov	r1, r5
 8005c4a:	f7fa fb1d 	bl	8000288 <__aeabi_dsub>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	460c      	mov	r4, r1
 8005c52:	4625      	mov	r5, r4
 8005c54:	461c      	mov	r4, r3
					(pid->K[KN] * pid->K[TS] + 2.0));
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	edd3 7a03 	vldr	s15, [r3, #12]
 8005c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c66:	ee17 0a90 	vmov	r0, s15
 8005c6a:	f7fa fc6d 	bl	8000548 <__aeabi_f2d>
 8005c6e:	f04f 0200 	mov.w	r2, #0
 8005c72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005c76:	f7fa fb09 	bl	800028c <__adddf3>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	460b      	mov	r3, r1
	pid->K[D_1] = ((((pid->K[KN] * pid->K[TS] - 2.0) * pid->K[KP]) - (2.0 * pid->K[KD] * pid->K[KN])) /
 8005c7e:	4620      	mov	r0, r4
 8005c80:	4629      	mov	r1, r5
 8005c82:	f7fa fddf 	bl	8000844 <__aeabi_ddiv>
 8005c86:	4603      	mov	r3, r0
 8005c88:	460c      	mov	r4, r1
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	4621      	mov	r1, r4
 8005c8e:	f7fa ff87 	bl	8000ba0 <__aeabi_d2f>
 8005c92:	4602      	mov	r2, r0
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	63da      	str	r2, [r3, #60]	; 0x3c
 8005c98:	e00b      	b.n	8005cb2 <PIDCoeffCalc+0x26a>
	} else {
		pid->K[C_1] = pid->K[D_0] = pid->K[D_1] = 0.0;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f04f 0200 	mov.w	r2, #0
 8005ca0:	63da      	str	r2, [r3, #60]	; 0x3c
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	639a      	str	r2, [r3, #56]	; 0x38
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 8005cb2:	bf00      	nop
 8005cb4:	3708      	adds	r7, #8
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08005cbc <PIDDelayInit>:

void PIDDelayInit (PID_t *pid)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
//	unsigned char i;
//	for(i = 0; i < 2; i++){
//		pid->i_delay[i] = 0;
//		pid->d_delay[i] = 0;
//	}
	pid->i_delay[0] = 0.0;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f04f 0200 	mov.w	r2, #0
 8005cca:	641a      	str	r2, [r3, #64]	; 0x40
	pid->i_delay[1] = 0.0;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f04f 0200 	mov.w	r2, #0
 8005cd2:	645a      	str	r2, [r3, #68]	; 0x44
	pid->d_delay[0] = 0.0;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f04f 0200 	mov.w	r2, #0
 8005cda:	649a      	str	r2, [r3, #72]	; 0x48
	pid->d_delay[1] = 0.0;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f04f 0200 	mov.w	r2, #0
 8005ce2:	64da      	str	r2, [r3, #76]	; 0x4c
	pid->s_delay = 0.0;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	f04f 0200 	mov.w	r2, #0
 8005cea:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005cec:	bf00      	nop
 8005cee:	370c      	adds	r7, #12
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <PID>:
{
	return !pid->s_flag;	/* 1 is not saturated, 0 is saturated */
}

void PID (PID_t *pid)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b087      	sub	sp, #28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
	/* Error ******************************************************************/
	float input_buffer, error;

	input_buffer = *pid->error;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	613b      	str	r3, [r7, #16]
	error = input_buffer * pid->K[KE];
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	ed93 7a05 	vldr	s14, [r3, #20]
 8005d0e:	edd7 7a04 	vldr	s15, [r7, #16]
 8005d12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d16:	edc7 7a03 	vstr	s15, [r7, #12]

	/* Reset previous sum *****************************************************/
	pid->s_delay = 0;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f04f 0200 	mov.w	r2, #0
 8005d20:	651a      	str	r2, [r3, #80]	; 0x50

	/* I algorithm ************************************************************/

	if (pid->K[KI] != 0){
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	edd3 7a08 	vldr	s15, [r3, #32]
 8005d28:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d30:	d033      	beq.n	8005d9a <PID+0xa2>
		if (pid->s_flag){     //flag only, so 0 or 1...
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	f003 0301 	and.w	r3, r3, #1
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d00a      	beq.n	8005d56 <PID+0x5e>
			pid->i_delay[1] = error + pid->i_delay[0];      //it is not saturated, so it will continue add error
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8005d46:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
 8005d54:	e003      	b.n	8005d5e <PID+0x66>
		} else {
			pid->i_delay[1] = pid->i_delay[0];				//it is saturated already, so all pid->i_delay will be constant
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	645a      	str	r2, [r3, #68]	; 0x44
		}
		pid->s_delay = pid->s_delay + (pid->K[B_0] * pid->i_delay[1]) //after saturated, s_delay will be continously added
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8005d70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d74:	ee37 7a27 	vadd.f32	s14, s14, s15
							+ (pid->K[B_1] * pid->i_delay[0]);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8005d84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d88:	ee77 7a27 	vadd.f32	s15, s14, s15
		pid->s_delay = pid->s_delay + (pid->K[B_0] * pid->i_delay[1]) //after saturated, s_delay will be continously added
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
		pid->i_delay[0] = pid->i_delay[1];
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	641a      	str	r2, [r3, #64]	; 0x40

// since final output is addition of 2 outputs, so pid->s_delay will combine with the equation in document..

	/* PD algorithm ***********************************************************/

	if ((pid->K[KP] != 0) || (pid->K[KD] != 0)){       				// i has change behind KP to KD..
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	edd3 7a07 	vldr	s15, [r3, #28]
 8005da0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005da8:	d107      	bne.n	8005dba <PID+0xc2>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8005db0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005db8:	d02c      	beq.n	8005e14 <PID+0x11c>
		pid->d_delay[1] = error + pid->K[C_1] * pid->d_delay[0];  		//pid->d_delay[0] is old value,pid->d_delay[1]is new value,so both are different values
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8005dc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005dca:	edd7 7a03 	vldr	s15, [r7, #12]
 8005dce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		pid->s_delay = pid->s_delay + pid->K[D_0] * pid->d_delay[1]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8005dea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005dee:	ee37 7a27 	vadd.f32	s14, s14, s15
							+ pid->K[D_1] * pid->d_delay[0];
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8005dfe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e02:	ee77 7a27 	vadd.f32	s15, s14, s15
		pid->s_delay = pid->s_delay + pid->K[D_0] * pid->d_delay[1]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
		pid->d_delay[0] = pid->d_delay[1];
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	649a      	str	r2, [r3, #72]	; 0x48
	}

	/* Saturation element *****************************************************/
	float output_buffer, output;

	output_buffer = pid->s_delay;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e18:	60bb      	str	r3, [r7, #8]
	if (output_buffer > pid->K[SAT]){
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	ed93 7a04 	vldr	s14, [r3, #16]
 8005e20:	edd7 7a02 	vldr	s15, [r7, #8]
 8005e24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e2c:	d50f      	bpl.n	8005e4e <PID+0x156>
		output = (pid->K[SAT] * pid->K[KU]);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	ed93 7a04 	vldr	s14, [r3, #16]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	edd3 7a06 	vldr	s15, [r3, #24]
 8005e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e3e:	edc7 7a05 	vstr	s15, [r7, #20]
		pid->s_flag = 0;							/* Saturated */
 8005e42:	687a      	ldr	r2, [r7, #4]
 8005e44:	7813      	ldrb	r3, [r2, #0]
 8005e46:	f36f 0300 	bfc	r3, #0, #1
 8005e4a:	7013      	strb	r3, [r2, #0]
 8005e4c:	e02b      	b.n	8005ea6 <PID+0x1ae>
	}else if (output_buffer < -(pid->K[SAT])){
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	edd3 7a04 	vldr	s15, [r3, #16]
 8005e54:	eeb1 7a67 	vneg.f32	s14, s15
 8005e58:	edd7 7a02 	vldr	s15, [r7, #8]
 8005e5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e64:	dd11      	ble.n	8005e8a <PID+0x192>
		output = -(pid->K[SAT] * pid->K[KU]);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	ed93 7a04 	vldr	s14, [r3, #16]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	edd3 7a06 	vldr	s15, [r3, #24]
 8005e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e76:	eef1 7a67 	vneg.f32	s15, s15
 8005e7a:	edc7 7a05 	vstr	s15, [r7, #20]
		pid->s_flag = 0;							/* Saturated */
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	7813      	ldrb	r3, [r2, #0]
 8005e82:	f36f 0300 	bfc	r3, #0, #1
 8005e86:	7013      	strb	r3, [r2, #0]
 8005e88:	e00d      	b.n	8005ea6 <PID+0x1ae>
	}else {
		output = (output_buffer * pid->K[KU]);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	ed93 7a06 	vldr	s14, [r3, #24]
 8005e90:	edd7 7a02 	vldr	s15, [r7, #8]
 8005e94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e98:	edc7 7a05 	vstr	s15, [r7, #20]
		pid->s_flag = 1;							/* Not saturated */
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	7813      	ldrb	r3, [r2, #0]
 8005ea0:	f043 0301 	orr.w	r3, r3, #1
 8005ea4:	7013      	strb	r3, [r2, #0]
	}

	/* Output *****************************************************************/
	*pid->out_put = output;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	697a      	ldr	r2, [r7, #20]
 8005eac:	601a      	str	r2, [r3, #0]
}
 8005eae:	bf00      	nop
 8005eb0:	371c      	adds	r7, #28
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr

08005eba <rb_init>:
 *              elements it can store will be size - 1.  Thus, size
 *              must be at least 2.
 *
 *  @param buf  Buffer to store items into
 */
static inline void rb_init(ring_buffer *rb, uint16_t size, uint8_t *buf) {
 8005eba:	b480      	push	{r7}
 8005ebc:	b085      	sub	sp, #20
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	60f8      	str	r0, [r7, #12]
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	607a      	str	r2, [r7, #4]
 8005ec6:	817b      	strh	r3, [r7, #10]
    rb->head = 0;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	809a      	strh	r2, [r3, #4]
    rb->tail = 0;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	80da      	strh	r2, [r3, #6]
    rb->size = size - 1;
 8005ed4:	897b      	ldrh	r3, [r7, #10]
 8005ed6:	3b01      	subs	r3, #1
 8005ed8:	b29a      	uxth	r2, r3
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	811a      	strh	r2, [r3, #8]
    rb->buf = buf;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	687a      	ldr	r2, [r7, #4]
 8005ee2:	601a      	str	r2, [r3, #0]
}
 8005ee4:	bf00      	nop
 8005ee6:	3714      	adds	r7, #20
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <rb_full_count>:

/**
 * @brief Return the number of elements stored in the ring buffer.
 * @param rb Buffer whose elements to count.
 */
static inline uint16_t rb_full_count(ring_buffer *rb) {
 8005ef0:	b480      	push	{r7}
 8005ef2:	b085      	sub	sp, #20
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
    ring_buffer *arb = rb;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	60bb      	str	r3, [r7, #8]
    int32_t size = arb->tail - arb->head;
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	88db      	ldrh	r3, [r3, #6]
 8005f00:	461a      	mov	r2, r3
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	889b      	ldrh	r3, [r3, #4]
 8005f06:	1ad3      	subs	r3, r2, r3
 8005f08:	60fb      	str	r3, [r7, #12]
    if (arb->tail < arb->head) {
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	88db      	ldrh	r3, [r3, #6]
 8005f0e:	461a      	mov	r2, r3
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	889b      	ldrh	r3, [r3, #4]
 8005f14:	429a      	cmp	r2, r3
 8005f16:	da05      	bge.n	8005f24 <rb_full_count+0x34>
        size += arb->size + 1;
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	891b      	ldrh	r3, [r3, #8]
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	4413      	add	r3, r2
 8005f22:	60fb      	str	r3, [r7, #12]
    }
    return (uint16_t)size;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	b29b      	uxth	r3, r3
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3714      	adds	r7, #20
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <rb_is_full>:
/**
 * @brief Returns true if and only if the ring buffer is full.
 * @param rb Buffer to test.
 */
static inline int rb_is_full(ring_buffer *rb) {
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
    return (rb->tail + 1 == rb->head) ||
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	88db      	ldrh	r3, [r3, #6]
 8005f40:	3301      	adds	r3, #1
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	8892      	ldrh	r2, [r2, #4]
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d009      	beq.n	8005f5e <rb_is_full+0x2a>
        (rb->tail == rb->size && rb->head == 0);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	88da      	ldrh	r2, [r3, #6]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	891b      	ldrh	r3, [r3, #8]
    return (rb->tail + 1 == rb->head) ||
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d105      	bne.n	8005f62 <rb_is_full+0x2e>
        (rb->tail == rb->size && rb->head == 0);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	889b      	ldrh	r3, [r3, #4]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d101      	bne.n	8005f62 <rb_is_full+0x2e>
    return (rb->tail + 1 == rb->head) ||
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e000      	b.n	8005f64 <rb_is_full+0x30>
 8005f62:	2300      	movs	r3, #0
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	370c      	adds	r7, #12
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr

08005f70 <rb_insert>:
/**
 * Append element onto the end of a ring buffer.
 * @param rb Buffer to append onto.
 * @param element Value to append.
 */
static inline void rb_insert(ring_buffer *rb, uint8_t element) {
 8005f70:	b480      	push	{r7}
 8005f72:	b083      	sub	sp, #12
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
 8005f78:	460b      	mov	r3, r1
 8005f7a:	70fb      	strb	r3, [r7, #3]
    rb->buf[rb->tail] = element;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	687a      	ldr	r2, [r7, #4]
 8005f82:	88d2      	ldrh	r2, [r2, #6]
 8005f84:	4413      	add	r3, r2
 8005f86:	78fa      	ldrb	r2, [r7, #3]
 8005f88:	701a      	strb	r2, [r3, #0]
    rb->tail = (rb->tail == rb->size) ? 0 : rb->tail + 1;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	88da      	ldrh	r2, [r3, #6]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	891b      	ldrh	r3, [r3, #8]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d004      	beq.n	8005fa0 <rb_insert+0x30>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	88db      	ldrh	r3, [r3, #6]
 8005f9a:	3301      	adds	r3, #1
 8005f9c:	b29a      	uxth	r2, r3
 8005f9e:	e000      	b.n	8005fa2 <rb_insert+0x32>
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	80da      	strh	r2, [r3, #6]
}
 8005fa6:	bf00      	nop
 8005fa8:	370c      	adds	r7, #12
 8005faa:	46bd      	mov	sp, r7
 8005fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb0:	4770      	bx	lr

08005fb2 <rb_remove>:

/**
 * @brief Remove and return the first item from a ring buffer.
 * @param rb Buffer to remove from, must contain at least one element.
 */
static inline uint8_t rb_remove(ring_buffer *rb) {
 8005fb2:	b480      	push	{r7}
 8005fb4:	b085      	sub	sp, #20
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6078      	str	r0, [r7, #4]
    uint8_t ch = rb->buf[rb->head];
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	687a      	ldr	r2, [r7, #4]
 8005fc0:	8892      	ldrh	r2, [r2, #4]
 8005fc2:	4413      	add	r3, r2
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	73fb      	strb	r3, [r7, #15]
    rb->head = (rb->head == rb->size) ? 0 : rb->head + 1;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	889a      	ldrh	r2, [r3, #4]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	891b      	ldrh	r3, [r3, #8]
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d004      	beq.n	8005fde <rb_remove+0x2c>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	889b      	ldrh	r3, [r3, #4]
 8005fd8:	3301      	adds	r3, #1
 8005fda:	b29a      	uxth	r2, r3
 8005fdc:	e000      	b.n	8005fe0 <rb_remove+0x2e>
 8005fde:	2200      	movs	r2, #0
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	809a      	strh	r2, [r3, #4]
    return ch;
 8005fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3714      	adds	r7, #20
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr

08005ff2 <rb_push_insert>:
 * @param rb Ring buffer to insert into.
 * @param element Value to insert into ring buffer.
 * @return On success, returns -1.  If an element was popped, returns
 *         the popped value.
 */
static inline int rb_push_insert(ring_buffer *rb, uint8_t element) {
 8005ff2:	b580      	push	{r7, lr}
 8005ff4:	b084      	sub	sp, #16
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]
 8005ffa:	460b      	mov	r3, r1
 8005ffc:	70fb      	strb	r3, [r7, #3]
    int ret = -1;
 8005ffe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006002:	60fb      	str	r3, [r7, #12]
    if (rb_is_full(rb)) {
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f7ff ff95 	bl	8005f34 <rb_is_full>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	bf14      	ite	ne
 8006010:	2301      	movne	r3, #1
 8006012:	2300      	moveq	r3, #0
 8006014:	b2db      	uxtb	r3, r3
 8006016:	2b00      	cmp	r3, #0
 8006018:	d004      	beq.n	8006024 <rb_push_insert+0x32>
        ret = rb_remove(rb);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f7ff ffc9 	bl	8005fb2 <rb_remove>
 8006020:	4603      	mov	r3, r0
 8006022:	60fb      	str	r3, [r7, #12]
    }
    rb_insert(rb, element);
 8006024:	78fb      	ldrb	r3, [r7, #3]
 8006026:	4619      	mov	r1, r3
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f7ff ffa1 	bl	8005f70 <rb_insert>
    return ret;
 800602e:	68fb      	ldr	r3, [r7, #12]
}
 8006030:	4618      	mov	r0, r3
 8006032:	3710      	adds	r7, #16
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}

08006038 <_ZN14HardwareSerial5beginEm>:
static ring_buffer rb1_recv;
static ring_buffer rb2_recv;
static ring_buffer rb3_recv;

void HardwareSerial::begin(uint32_t baud)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b082      	sub	sp, #8
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
 8006040:	6039      	str	r1, [r7, #0]
	/** init ringbuf **/
	if(this->Serial == SERIAL2)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	781b      	ldrb	r3, [r3, #0]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d105      	bne.n	8006056 <_ZN14HardwareSerial5beginEm+0x1e>
		rb_init(&rb1_recv, sizeof(rxbuf), rxbuf);
 800604a:	4a0f      	ldr	r2, [pc, #60]	; (8006088 <_ZN14HardwareSerial5beginEm+0x50>)
 800604c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006050:	480e      	ldr	r0, [pc, #56]	; (800608c <_ZN14HardwareSerial5beginEm+0x54>)
 8006052:	f7ff ff32 	bl	8005eba <rb_init>
	if(this->Serial == SERIAL3)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	781b      	ldrb	r3, [r3, #0]
 800605a:	2b01      	cmp	r3, #1
 800605c:	d105      	bne.n	800606a <_ZN14HardwareSerial5beginEm+0x32>
		rb_init(&rb2_recv, sizeof(rxbuf), rxbuf);
 800605e:	4a0a      	ldr	r2, [pc, #40]	; (8006088 <_ZN14HardwareSerial5beginEm+0x50>)
 8006060:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006064:	480a      	ldr	r0, [pc, #40]	; (8006090 <_ZN14HardwareSerial5beginEm+0x58>)
 8006066:	f7ff ff28 	bl	8005eba <rb_init>
	if(this->Serial == SERIAL4)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	781b      	ldrb	r3, [r3, #0]
 800606e:	2b02      	cmp	r3, #2
 8006070:	d105      	bne.n	800607e <_ZN14HardwareSerial5beginEm+0x46>
		rb_init(&rb3_recv, sizeof(rxbuf), rxbuf);
 8006072:	4a05      	ldr	r2, [pc, #20]	; (8006088 <_ZN14HardwareSerial5beginEm+0x50>)
 8006074:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006078:	4806      	ldr	r0, [pc, #24]	; (8006094 <_ZN14HardwareSerial5beginEm+0x5c>)
 800607a:	f7ff ff1e 	bl	8005eba <rb_init>
}
 800607e:	bf00      	nop
 8006080:	3708      	adds	r7, #8
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop
 8006088:	20000320 	.word	0x20000320
 800608c:	20000720 	.word	0x20000720
 8006090:	2000072c 	.word	0x2000072c
 8006094:	20000738 	.word	0x20000738

08006098 <_ZN14HardwareSerial9availableEv>:

uint32_t HardwareSerial::available(void)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b082      	sub	sp, #8
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
	if(this->Serial == SERIAL2)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d104      	bne.n	80060b2 <_ZN14HardwareSerial9availableEv+0x1a>
		return rb_full_count(&rb1_recv);
 80060a8:	480d      	ldr	r0, [pc, #52]	; (80060e0 <_ZN14HardwareSerial9availableEv+0x48>)
 80060aa:	f7ff ff21 	bl	8005ef0 <rb_full_count>
 80060ae:	4603      	mov	r3, r0
 80060b0:	e012      	b.n	80060d8 <_ZN14HardwareSerial9availableEv+0x40>
	if(this->Serial == SERIAL3)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	781b      	ldrb	r3, [r3, #0]
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d104      	bne.n	80060c4 <_ZN14HardwareSerial9availableEv+0x2c>
		return rb_full_count(&rb2_recv);
 80060ba:	480a      	ldr	r0, [pc, #40]	; (80060e4 <_ZN14HardwareSerial9availableEv+0x4c>)
 80060bc:	f7ff ff18 	bl	8005ef0 <rb_full_count>
 80060c0:	4603      	mov	r3, r0
 80060c2:	e009      	b.n	80060d8 <_ZN14HardwareSerial9availableEv+0x40>
	if(this->Serial == SERIAL4)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	781b      	ldrb	r3, [r3, #0]
 80060c8:	2b02      	cmp	r3, #2
 80060ca:	d104      	bne.n	80060d6 <_ZN14HardwareSerial9availableEv+0x3e>
		return rb_full_count(&rb3_recv);
 80060cc:	4806      	ldr	r0, [pc, #24]	; (80060e8 <_ZN14HardwareSerial9availableEv+0x50>)
 80060ce:	f7ff ff0f 	bl	8005ef0 <rb_full_count>
 80060d2:	4603      	mov	r3, r0
 80060d4:	e000      	b.n	80060d8 <_ZN14HardwareSerial9availableEv+0x40>

	return 0;
 80060d6:	2300      	movs	r3, #0

}
 80060d8:	4618      	mov	r0, r3
 80060da:	3708      	adds	r7, #8
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}
 80060e0:	20000720 	.word	0x20000720
 80060e4:	2000072c 	.word	0x2000072c
 80060e8:	20000738 	.word	0x20000738

080060ec <_ZN14HardwareSerial4readEv>:

uint8_t HardwareSerial::read(void)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b082      	sub	sp, #8
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
	while(!this->available())
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f7ff ffcf 	bl	8006098 <_ZN14HardwareSerial9availableEv>
 80060fa:	4603      	mov	r3, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	bf0c      	ite	eq
 8006100:	2301      	moveq	r3, #1
 8006102:	2300      	movne	r3, #0
 8006104:	b2db      	uxtb	r3, r3
 8006106:	2b00      	cmp	r3, #0
 8006108:	d000      	beq.n	800610c <_ZN14HardwareSerial4readEv+0x20>
 800610a:	e7f3      	b.n	80060f4 <_ZN14HardwareSerial4readEv+0x8>
		;
	if(this->Serial == SERIAL2)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	781b      	ldrb	r3, [r3, #0]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d104      	bne.n	800611e <_ZN14HardwareSerial4readEv+0x32>
		return rb_remove(&rb1_recv);
 8006114:	480d      	ldr	r0, [pc, #52]	; (800614c <_ZN14HardwareSerial4readEv+0x60>)
 8006116:	f7ff ff4c 	bl	8005fb2 <rb_remove>
 800611a:	4603      	mov	r3, r0
 800611c:	e012      	b.n	8006144 <_ZN14HardwareSerial4readEv+0x58>
	if(this->Serial == SERIAL3)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	2b01      	cmp	r3, #1
 8006124:	d104      	bne.n	8006130 <_ZN14HardwareSerial4readEv+0x44>
		return rb_remove(&rb2_recv);
 8006126:	480a      	ldr	r0, [pc, #40]	; (8006150 <_ZN14HardwareSerial4readEv+0x64>)
 8006128:	f7ff ff43 	bl	8005fb2 <rb_remove>
 800612c:	4603      	mov	r3, r0
 800612e:	e009      	b.n	8006144 <_ZN14HardwareSerial4readEv+0x58>
	if(this->Serial == SERIAL4)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	2b02      	cmp	r3, #2
 8006136:	d104      	bne.n	8006142 <_ZN14HardwareSerial4readEv+0x56>
		return rb_remove(&rb3_recv);
 8006138:	4806      	ldr	r0, [pc, #24]	; (8006154 <_ZN14HardwareSerial4readEv+0x68>)
 800613a:	f7ff ff3a 	bl	8005fb2 <rb_remove>
 800613e:	4603      	mov	r3, r0
 8006140:	e000      	b.n	8006144 <_ZN14HardwareSerial4readEv+0x58>

	return 0;
 8006142:	2300      	movs	r3, #0
}
 8006144:	4618      	mov	r0, r3
 8006146:	3708      	adds	r7, #8
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}
 800614c:	20000720 	.word	0x20000720
 8006150:	2000072c 	.word	0x2000072c
 8006154:	20000738 	.word	0x20000738

08006158 <_ZN14HardwareSerial5writeEh>:

uint32_t HardwareSerial::write(uint8_t ch)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b082      	sub	sp, #8
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	460b      	mov	r3, r1
 8006162:	70fb      	strb	r3, [r7, #3]
	USART_SendData(SERIAL_USART[this->Serial], ch);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	461a      	mov	r2, r3
 800616a:	4b10      	ldr	r3, [pc, #64]	; (80061ac <_ZN14HardwareSerial5writeEh+0x54>)
 800616c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006170:	78fa      	ldrb	r2, [r7, #3]
 8006172:	b292      	uxth	r2, r2
 8006174:	4611      	mov	r1, r2
 8006176:	4618      	mov	r0, r3
 8006178:	f7fb fc8c 	bl	8001a94 <USART_SendData>
	while(USART_GetFlagStatus(SERIAL_USART[this->Serial], USART_FLAG_TXE) == RESET);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	781b      	ldrb	r3, [r3, #0]
 8006180:	461a      	mov	r2, r3
 8006182:	4b0a      	ldr	r3, [pc, #40]	; (80061ac <_ZN14HardwareSerial5writeEh+0x54>)
 8006184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006188:	2180      	movs	r1, #128	; 0x80
 800618a:	4618      	mov	r0, r3
 800618c:	f7fb fcec 	bl	8001b68 <USART_GetFlagStatus>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	bf0c      	ite	eq
 8006196:	2301      	moveq	r3, #1
 8006198:	2300      	movne	r3, #0
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b00      	cmp	r3, #0
 800619e:	d000      	beq.n	80061a2 <_ZN14HardwareSerial5writeEh+0x4a>
 80061a0:	e7ec      	b.n	800617c <_ZN14HardwareSerial5writeEh+0x24>

	return 1;
 80061a2:	2301      	movs	r3, #1
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3708      	adds	r7, #8
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	20000010 	.word	0x20000010

080061b0 <USART2_IRQHandler>:
#ifdef __cplusplus
extern "C" {
#endif

void USART2_IRQHandler(void)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b082      	sub	sp, #8
 80061b4:	af00      	add	r7, sp, #0
	unsigned char data;
	if (USART_GetITStatus(USART2, USART_IT_RXNE) != RESET) {
 80061b6:	f240 5125 	movw	r1, #1317	; 0x525
 80061ba:	480f      	ldr	r0, [pc, #60]	; (80061f8 <USART2_IRQHandler+0x48>)
 80061bc:	f7fb fcf0 	bl	8001ba0 <USART_GetITStatus>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	bf14      	ite	ne
 80061c6:	2301      	movne	r3, #1
 80061c8:	2300      	moveq	r3, #0
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d00e      	beq.n	80061ee <USART2_IRQHandler+0x3e>
		data = USART_ReceiveData(USART2);
 80061d0:	4809      	ldr	r0, [pc, #36]	; (80061f8 <USART2_IRQHandler+0x48>)
 80061d2:	f7fb fc71 	bl	8001ab8 <USART_ReceiveData>
 80061d6:	4603      	mov	r3, r0
 80061d8:	71fb      	strb	r3, [r7, #7]
		rb_push_insert(&rb1_recv, data);
 80061da:	79fb      	ldrb	r3, [r7, #7]
 80061dc:	4619      	mov	r1, r3
 80061de:	4807      	ldr	r0, [pc, #28]	; (80061fc <USART2_IRQHandler+0x4c>)
 80061e0:	f7ff ff07 	bl	8005ff2 <rb_push_insert>
		USART_ClearITPendingBit(USART2, USART_IT_RXNE);
 80061e4:	f240 5125 	movw	r1, #1317	; 0x525
 80061e8:	4803      	ldr	r0, [pc, #12]	; (80061f8 <USART2_IRQHandler+0x48>)
 80061ea:	f7fb fd34 	bl	8001c56 <USART_ClearITPendingBit>
	}
}
 80061ee:	bf00      	nop
 80061f0:	3708      	adds	r7, #8
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
 80061f6:	bf00      	nop
 80061f8:	40004400 	.word	0x40004400
 80061fc:	20000720 	.word	0x20000720

08006200 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b082      	sub	sp, #8
 8006204:	af00      	add	r7, sp, #0
	unsigned char data;
	if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) {
 8006206:	f240 5125 	movw	r1, #1317	; 0x525
 800620a:	480f      	ldr	r0, [pc, #60]	; (8006248 <USART3_IRQHandler+0x48>)
 800620c:	f7fb fcc8 	bl	8001ba0 <USART_GetITStatus>
 8006210:	4603      	mov	r3, r0
 8006212:	2b00      	cmp	r3, #0
 8006214:	bf14      	ite	ne
 8006216:	2301      	movne	r3, #1
 8006218:	2300      	moveq	r3, #0
 800621a:	b2db      	uxtb	r3, r3
 800621c:	2b00      	cmp	r3, #0
 800621e:	d00e      	beq.n	800623e <USART3_IRQHandler+0x3e>
		data = USART_ReceiveData(USART3);
 8006220:	4809      	ldr	r0, [pc, #36]	; (8006248 <USART3_IRQHandler+0x48>)
 8006222:	f7fb fc49 	bl	8001ab8 <USART_ReceiveData>
 8006226:	4603      	mov	r3, r0
 8006228:	71fb      	strb	r3, [r7, #7]
		rb_push_insert(&rb2_recv, data);
 800622a:	79fb      	ldrb	r3, [r7, #7]
 800622c:	4619      	mov	r1, r3
 800622e:	4807      	ldr	r0, [pc, #28]	; (800624c <USART3_IRQHandler+0x4c>)
 8006230:	f7ff fedf 	bl	8005ff2 <rb_push_insert>
		USART_ClearITPendingBit(USART3, USART_IT_RXNE);
 8006234:	f240 5125 	movw	r1, #1317	; 0x525
 8006238:	4803      	ldr	r0, [pc, #12]	; (8006248 <USART3_IRQHandler+0x48>)
 800623a:	f7fb fd0c 	bl	8001c56 <USART_ClearITPendingBit>
	}
}
 800623e:	bf00      	nop
 8006240:	3708      	adds	r7, #8
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	40004800 	.word	0x40004800
 800624c:	2000072c 	.word	0x2000072c

08006250 <UART4_IRQHandler>:

void UART4_IRQHandler(void)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b082      	sub	sp, #8
 8006254:	af00      	add	r7, sp, #0
	unsigned char data;
	if (USART_GetITStatus(UART4, USART_IT_RXNE) != RESET) {
 8006256:	f240 5125 	movw	r1, #1317	; 0x525
 800625a:	480f      	ldr	r0, [pc, #60]	; (8006298 <UART4_IRQHandler+0x48>)
 800625c:	f7fb fca0 	bl	8001ba0 <USART_GetITStatus>
 8006260:	4603      	mov	r3, r0
 8006262:	2b00      	cmp	r3, #0
 8006264:	bf14      	ite	ne
 8006266:	2301      	movne	r3, #1
 8006268:	2300      	moveq	r3, #0
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b00      	cmp	r3, #0
 800626e:	d00e      	beq.n	800628e <UART4_IRQHandler+0x3e>
		data = USART_ReceiveData(UART4);
 8006270:	4809      	ldr	r0, [pc, #36]	; (8006298 <UART4_IRQHandler+0x48>)
 8006272:	f7fb fc21 	bl	8001ab8 <USART_ReceiveData>
 8006276:	4603      	mov	r3, r0
 8006278:	71fb      	strb	r3, [r7, #7]
		rb_push_insert(&rb3_recv, data);
 800627a:	79fb      	ldrb	r3, [r7, #7]
 800627c:	4619      	mov	r1, r3
 800627e:	4807      	ldr	r0, [pc, #28]	; (800629c <UART4_IRQHandler+0x4c>)
 8006280:	f7ff feb7 	bl	8005ff2 <rb_push_insert>
		USART_ClearITPendingBit(UART4, USART_IT_RXNE);
 8006284:	f240 5125 	movw	r1, #1317	; 0x525
 8006288:	4803      	ldr	r0, [pc, #12]	; (8006298 <UART4_IRQHandler+0x48>)
 800628a:	f7fb fce4 	bl	8001c56 <USART_ClearITPendingBit>
	}
}
 800628e:	bf00      	nop
 8006290:	3708      	adds	r7, #8
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	40004c00 	.word	0x40004c00
 800629c:	20000738 	.word	0x20000738

080062a0 <SysTick_Handler>:
	//	_counter = 0;
	//	SysTick_Config(SystemCoreClock / 1000);
	//}

	void SysTick_Handler(void)
	{
 80062a0:	b480      	push	{r7}
 80062a2:	af00      	add	r7, sp, #0
		_counter++;
 80062a4:	4b04      	ldr	r3, [pc, #16]	; (80062b8 <SysTick_Handler+0x18>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	3301      	adds	r3, #1
 80062aa:	4a03      	ldr	r2, [pc, #12]	; (80062b8 <SysTick_Handler+0x18>)
 80062ac:	6013      	str	r3, [r2, #0]
	}
 80062ae:	bf00      	nop
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr
 80062b8:	20001b94 	.word	0x20001b94

080062bc <millis>:
		while (_counter < target)
			;
	}

	uint32_t millis()
	{
 80062bc:	b480      	push	{r7}
 80062be:	af00      	add	r7, sp, #0
		return _counter;
 80062c0:	4b03      	ldr	r3, [pc, #12]	; (80062d0 <millis+0x14>)
 80062c2:	681b      	ldr	r3, [r3, #0]
	}
 80062c4:	4618      	mov	r0, r3
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	20001b94 	.word	0x20001b94

080062d4 <APPResetPos>:
/*********************************************/
/*           Subroutine Function             */
/*********************************************/

void APPResetPos(void)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	af00      	add	r7, sp, #0
	sys.flag = 0;
 80062d8:	4b2f      	ldr	r3, [pc, #188]	; (8006398 <APPResetPos+0xc4>)
 80062da:	2200      	movs	r2, #0
 80062dc:	801a      	strh	r2, [r3, #0]

	QEIReset(QEI1);
 80062de:	2001      	movs	r0, #1
 80062e0:	f7fc fffc 	bl	80032dc <QEIReset>
	QEIReset(QEI2);
 80062e4:	2002      	movs	r0, #2
 80062e6:	f7fc fff9 	bl	80032dc <QEIReset>
	QEIReset(QEI3);
 80062ea:	2003      	movs	r0, #3
 80062ec:	f7fc fff6 	bl	80032dc <QEIReset>
	QEIReset(QEI4);
 80062f0:	2004      	movs	r0, #4
 80062f2:	f7fc fff3 	bl	80032dc <QEIReset>
	QEIReset(QEI5);
 80062f6:	2005      	movs	r0, #5
 80062f8:	f7fc fff0 	bl	80032dc <QEIReset>
	QEIReset(QEI6);
 80062fc:	2006      	movs	r0, #6
 80062fe:	f7fc ffed 	bl	80032dc <QEIReset>

	QEIWrite(QEI1, MIN_POSCNT);
 8006302:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8006306:	2001      	movs	r0, #1
 8006308:	f7fc ff80 	bl	800320c <QEIWrite>
	QEIWrite(QEI2, MIN_POSCNT);
 800630c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8006310:	2002      	movs	r0, #2
 8006312:	f7fc ff7b 	bl	800320c <QEIWrite>
	QEIWrite(QEI3, MIN_POSCNT);
 8006316:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800631a:	2003      	movs	r0, #3
 800631c:	f7fc ff76 	bl	800320c <QEIWrite>
	QEIWrite(QEI4, MIN_POSCNT);
 8006320:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8006324:	2004      	movs	r0, #4
 8006326:	f7fc ff71 	bl	800320c <QEIWrite>
	QEIWrite(QEI5, MIN_POSCNT);
 800632a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800632e:	2005      	movs	r0, #5
 8006330:	f7fc ff6c 	bl	800320c <QEIWrite>
	QEIWrite(QEI6, MIN_POSCNT);
 8006334:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8006338:	2006      	movs	r0, #6
 800633a:	f7fc ff67 	bl	800320c <QEIWrite>

	fFLeftPosData = 0.0;
 800633e:	4b17      	ldr	r3, [pc, #92]	; (800639c <APPResetPos+0xc8>)
 8006340:	f04f 0200 	mov.w	r2, #0
 8006344:	601a      	str	r2, [r3, #0]
	fFRightPosData = 0.0;
 8006346:	4b16      	ldr	r3, [pc, #88]	; (80063a0 <APPResetPos+0xcc>)
 8006348:	f04f 0200 	mov.w	r2, #0
 800634c:	601a      	str	r2, [r3, #0]

	fBLeftPosData = 0.0;
 800634e:	4b15      	ldr	r3, [pc, #84]	; (80063a4 <APPResetPos+0xd0>)
 8006350:	f04f 0200 	mov.w	r2, #0
 8006354:	601a      	str	r2, [r3, #0]
	fBRightPosData = 0.0;
 8006356:	4b14      	ldr	r3, [pc, #80]	; (80063a8 <APPResetPos+0xd4>)
 8006358:	f04f 0200 	mov.w	r2, #0
 800635c:	601a      	str	r2, [r3, #0]

	fXEncData = 0.0;
 800635e:	4b13      	ldr	r3, [pc, #76]	; (80063ac <APPResetPos+0xd8>)
 8006360:	f04f 0200 	mov.w	r2, #0
 8006364:	601a      	str	r2, [r3, #0]
	fYEncData = 0.0;
 8006366:	4b12      	ldr	r3, [pc, #72]	; (80063b0 <APPResetPos+0xdc>)
 8006368:	f04f 0200 	mov.w	r2, #0
 800636c:	601a      	str	r2, [r3, #0]

	ABTEstimateInit(&fleft_pos_data);
 800636e:	4811      	ldr	r0, [pc, #68]	; (80063b4 <APPResetPos+0xe0>)
 8006370:	f7fb fcbb 	bl	8001cea <ABTEstimateInit>
	ABTEstimateInit(&fright_pos_data);
 8006374:	4810      	ldr	r0, [pc, #64]	; (80063b8 <APPResetPos+0xe4>)
 8006376:	f7fb fcb8 	bl	8001cea <ABTEstimateInit>

	ABTEstimateInit(&bleft_pos_data);
 800637a:	4810      	ldr	r0, [pc, #64]	; (80063bc <APPResetPos+0xe8>)
 800637c:	f7fb fcb5 	bl	8001cea <ABTEstimateInit>
	ABTEstimateInit(&bright_pos_data);
 8006380:	480f      	ldr	r0, [pc, #60]	; (80063c0 <APPResetPos+0xec>)
 8006382:	f7fb fcb2 	bl	8001cea <ABTEstimateInit>

	ABTEstimateInit(&x_data);
 8006386:	480f      	ldr	r0, [pc, #60]	; (80063c4 <APPResetPos+0xf0>)
 8006388:	f7fb fcaf 	bl	8001cea <ABTEstimateInit>
	ABTEstimateInit(&y_data);
 800638c:	480e      	ldr	r0, [pc, #56]	; (80063c8 <APPResetPos+0xf4>)
 800638e:	f7fb fcac 	bl	8001cea <ABTEstimateInit>


}
 8006392:	bf00      	nop
 8006394:	bd80      	pop	{r7, pc}
 8006396:	bf00      	nop
 8006398:	2000088c 	.word	0x2000088c
 800639c:	20000c1c 	.word	0x20000c1c
 80063a0:	20000c20 	.word	0x20000c20
 80063a4:	20000c24 	.word	0x20000c24
 80063a8:	20000c28 	.word	0x20000c28
 80063ac:	20000c6c 	.word	0x20000c6c
 80063b0:	20000c70 	.word	0x20000c70
 80063b4:	20000890 	.word	0x20000890
 80063b8:	200008b0 	.word	0x200008b0
 80063bc:	200008d0 	.word	0x200008d0
 80063c0:	200008f0 	.word	0x200008f0
 80063c4:	20000910 	.word	0x20000910
 80063c8:	20000930 	.word	0x20000930

080063cc <APPApply>:
		break;
	}
}

void APPApply(ins_t *pins)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
	switch (pins->instruction){
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	3b05      	subs	r3, #5
 80063da:	2b08      	cmp	r3, #8
 80063dc:	f200 8138 	bhi.w	8006650 <APPApply+0x284>
 80063e0:	a201      	add	r2, pc, #4	; (adr r2, 80063e8 <APPApply+0x1c>)
 80063e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e6:	bf00      	nop
 80063e8:	0800642f 	.word	0x0800642f
 80063ec:	08006451 	.word	0x08006451
 80063f0:	0800640d 	.word	0x0800640d
 80063f4:	08006651 	.word	0x08006651
 80063f8:	08006497 	.word	0x08006497
 80063fc:	080065a1 	.word	0x080065a1
 8006400:	08006651 	.word	0x08006651
 8006404:	08006651 	.word	0x08006651
 8006408:	08006473 	.word	0x08006473

	case RNS_CONTROLLER:
		joy_x = main_board_1_data_receive.common_buffer[0].byte1;
 800640c:	4b93      	ldr	r3, [pc, #588]	; (800665c <APPApply+0x290>)
 800640e:	791a      	ldrb	r2, [r3, #4]
 8006410:	4b93      	ldr	r3, [pc, #588]	; (8006660 <APPApply+0x294>)
 8006412:	701a      	strb	r2, [r3, #0]
		joy_y = main_board_1_data_receive.common_buffer[0].byte2;
 8006414:	4b91      	ldr	r3, [pc, #580]	; (800665c <APPApply+0x290>)
 8006416:	795a      	ldrb	r2, [r3, #5]
 8006418:	4b92      	ldr	r3, [pc, #584]	; (8006664 <APPApply+0x298>)
 800641a:	701a      	strb	r2, [r3, #0]
		an_L2 = main_board_1_data_receive.common_buffer[0].byte3;
 800641c:	4b8f      	ldr	r3, [pc, #572]	; (800665c <APPApply+0x290>)
 800641e:	799a      	ldrb	r2, [r3, #6]
 8006420:	4b91      	ldr	r3, [pc, #580]	; (8006668 <APPApply+0x29c>)
 8006422:	701a      	strb	r2, [r3, #0]
		an_R2 = main_board_1_data_receive.common_buffer[0].byte4;
 8006424:	4b8d      	ldr	r3, [pc, #564]	; (800665c <APPApply+0x290>)
 8006426:	79da      	ldrb	r2, [r3, #7]
 8006428:	4b90      	ldr	r3, [pc, #576]	; (800666c <APPApply+0x2a0>)
 800642a:	701a      	strb	r2, [r3, #0]
		break;
 800642c:	e111      	b.n	8006652 <APPApply+0x286>


	case RNS_VELOCITY:
		fFLeftVelR 	= pins->ins_buffer[0].data;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	4a8f      	ldr	r2, [pc, #572]	; (8006670 <APPApply+0x2a4>)
 8006434:	6013      	str	r3, [r2, #0]
		fFRightVelR = pins->ins_buffer[1].data;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	4a8e      	ldr	r2, [pc, #568]	; (8006674 <APPApply+0x2a8>)
 800643c:	6013      	str	r3, [r2, #0]
		fBLeftVelR 	= pins->ins_buffer[2].data;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	4a8d      	ldr	r2, [pc, #564]	; (8006678 <APPApply+0x2ac>)
 8006444:	6013      	str	r3, [r2, #0]
		fBRightVelR = pins->ins_buffer[3].data;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	4a8c      	ldr	r2, [pc, #560]	; (800667c <APPApply+0x2b0>)
 800644c:	6013      	str	r3, [r2, #0]
		break;
 800644e:	e100      	b.n	8006652 <APPApply+0x286>

	case RNS_PDC:
		fFLeftVelU 	= pins->ins_buffer[0].data;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	4a8a      	ldr	r2, [pc, #552]	; (8006680 <APPApply+0x2b4>)
 8006456:	6013      	str	r3, [r2, #0]
		fFRightVelU = pins->ins_buffer[1].data;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	4a89      	ldr	r2, [pc, #548]	; (8006684 <APPApply+0x2b8>)
 800645e:	6013      	str	r3, [r2, #0]
		fBLeftVelU 	= pins->ins_buffer[2].data;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	4a88      	ldr	r2, [pc, #544]	; (8006688 <APPApply+0x2bc>)
 8006466:	6013      	str	r3, [r2, #0]
		fBRightVelU = pins->ins_buffer[3].data;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	691b      	ldr	r3, [r3, #16]
 800646c:	4a87      	ldr	r2, [pc, #540]	; (800668c <APPApply+0x2c0>)
 800646e:	6013      	str	r3, [r2, #0]
		break;
 8006470:	e0ef      	b.n	8006652 <APPApply+0x286>

	case RNS_ROTATE:
		AngleTargetDeg = (int)fyaw + (int)pins->ins_buffer[0].data; //+ve:clkwise,-ve:anti-clkwise,max:+-180
 8006472:	4b87      	ldr	r3, [pc, #540]	; (8006690 <APPApply+0x2c4>)
 8006474:	edd3 7a00 	vldr	s15, [r3]
 8006478:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800647c:	ee17 2a90 	vmov	r2, s15
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	edd3 7a01 	vldr	s15, [r3, #4]
 8006486:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800648a:	ee17 3a90 	vmov	r3, s15
 800648e:	4413      	add	r3, r2
 8006490:	4a80      	ldr	r2, [pc, #512]	; (8006694 <APPApply+0x2c8>)
 8006492:	6013      	str	r3, [r2, #0]
		break;
 8006494:	e0dd      	b.n	8006652 <APPApply+0x286>

	case RNS_LF_DIST:
		Dir = (int)pins->ins_buffer[0].data;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	edd3 7a01 	vldr	s15, [r3, #4]
 800649c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80064a0:	ee17 2a90 	vmov	r2, s15
 80064a4:	4b7c      	ldr	r3, [pc, #496]	; (8006698 <APPApply+0x2cc>)
 80064a6:	601a      	str	r2, [r3, #0]
		LF_vel = pins->ins_buffer[1].data;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	4a7b      	ldr	r2, [pc, #492]	; (800669c <APPApply+0x2d0>)
 80064ae:	6013      	str	r3, [r2, #0]
		LF_dist = pins->ins_buffer[2].data;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	4a7a      	ldr	r2, [pc, #488]	; (80066a0 <APPApply+0x2d4>)
 80064b6:	6013      	str	r3, [r2, #0]

		if (Dir == DIR_LEFT )
 80064b8:	4b77      	ldr	r3, [pc, #476]	; (8006698 <APPApply+0x2cc>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2b10      	cmp	r3, #16
 80064be:	d10b      	bne.n	80064d8 <APPApply+0x10c>
			LFtargetDist = fXEncData - LF_dist;
 80064c0:	4b78      	ldr	r3, [pc, #480]	; (80066a4 <APPApply+0x2d8>)
 80064c2:	ed93 7a00 	vldr	s14, [r3]
 80064c6:	4b76      	ldr	r3, [pc, #472]	; (80066a0 <APPApply+0x2d4>)
 80064c8:	edd3 7a00 	vldr	s15, [r3]
 80064cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80064d0:	4b75      	ldr	r3, [pc, #468]	; (80066a8 <APPApply+0x2dc>)
 80064d2:	edc3 7a00 	vstr	s15, [r3]
 80064d6:	e02e      	b.n	8006536 <APPApply+0x16a>
		else if ( Dir == DIR_RIGHT)
 80064d8:	4b6f      	ldr	r3, [pc, #444]	; (8006698 <APPApply+0x2cc>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2b11      	cmp	r3, #17
 80064de:	d10b      	bne.n	80064f8 <APPApply+0x12c>
			LFtargetDist = fXEncData + LF_dist;
 80064e0:	4b70      	ldr	r3, [pc, #448]	; (80066a4 <APPApply+0x2d8>)
 80064e2:	ed93 7a00 	vldr	s14, [r3]
 80064e6:	4b6e      	ldr	r3, [pc, #440]	; (80066a0 <APPApply+0x2d4>)
 80064e8:	edd3 7a00 	vldr	s15, [r3]
 80064ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064f0:	4b6d      	ldr	r3, [pc, #436]	; (80066a8 <APPApply+0x2dc>)
 80064f2:	edc3 7a00 	vstr	s15, [r3]
 80064f6:	e01e      	b.n	8006536 <APPApply+0x16a>
		else if (Dir == DIR_FRONT)
 80064f8:	4b67      	ldr	r3, [pc, #412]	; (8006698 <APPApply+0x2cc>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b0e      	cmp	r3, #14
 80064fe:	d10b      	bne.n	8006518 <APPApply+0x14c>
			LFtargetDist = fYEncData + LF_dist;
 8006500:	4b6a      	ldr	r3, [pc, #424]	; (80066ac <APPApply+0x2e0>)
 8006502:	ed93 7a00 	vldr	s14, [r3]
 8006506:	4b66      	ldr	r3, [pc, #408]	; (80066a0 <APPApply+0x2d4>)
 8006508:	edd3 7a00 	vldr	s15, [r3]
 800650c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006510:	4b65      	ldr	r3, [pc, #404]	; (80066a8 <APPApply+0x2dc>)
 8006512:	edc3 7a00 	vstr	s15, [r3]
 8006516:	e00e      	b.n	8006536 <APPApply+0x16a>
		else if (Dir == DIR_BACK)
 8006518:	4b5f      	ldr	r3, [pc, #380]	; (8006698 <APPApply+0x2cc>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	2b0f      	cmp	r3, #15
 800651e:	d10a      	bne.n	8006536 <APPApply+0x16a>
			LFtargetDist = fYEncData - LF_dist;
 8006520:	4b62      	ldr	r3, [pc, #392]	; (80066ac <APPApply+0x2e0>)
 8006522:	ed93 7a00 	vldr	s14, [r3]
 8006526:	4b5e      	ldr	r3, [pc, #376]	; (80066a0 <APPApply+0x2d4>)
 8006528:	edd3 7a00 	vldr	s15, [r3]
 800652c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006530:	4b5d      	ldr	r3, [pc, #372]	; (80066a8 <APPApply+0x2dc>)
 8006532:	edc3 7a00 	vstr	s15, [r3]

		if (Dir == DIR_LEFT || Dir == DIR_BACK)
 8006536:	4b58      	ldr	r3, [pc, #352]	; (8006698 <APPApply+0x2cc>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	2b10      	cmp	r3, #16
 800653c:	d003      	beq.n	8006546 <APPApply+0x17a>
 800653e:	4b56      	ldr	r3, [pc, #344]	; (8006698 <APPApply+0x2cc>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	2b0f      	cmp	r3, #15
 8006544:	d10d      	bne.n	8006562 <APPApply+0x196>
			PIDGainSet(KE,-1/LF_dist,&lf_dist);
 8006546:	4b56      	ldr	r3, [pc, #344]	; (80066a0 <APPApply+0x2d4>)
 8006548:	edd3 7a00 	vldr	s15, [r3]
 800654c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8006550:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006554:	4956      	ldr	r1, [pc, #344]	; (80066b0 <APPApply+0x2e4>)
 8006556:	eeb0 0a66 	vmov.f32	s0, s13
 800655a:	2002      	movs	r0, #2
 800655c:	f7ff fa5d 	bl	8005a1a <PIDGainSet>
 8006560:	e014      	b.n	800658c <APPApply+0x1c0>
		else if(Dir == DIR_RIGHT || Dir == DIR_FRONT)
 8006562:	4b4d      	ldr	r3, [pc, #308]	; (8006698 <APPApply+0x2cc>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	2b11      	cmp	r3, #17
 8006568:	d003      	beq.n	8006572 <APPApply+0x1a6>
 800656a:	4b4b      	ldr	r3, [pc, #300]	; (8006698 <APPApply+0x2cc>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2b0e      	cmp	r3, #14
 8006570:	d10c      	bne.n	800658c <APPApply+0x1c0>
			PIDGainSet(KE,1/LF_dist,&lf_dist);
 8006572:	4b4b      	ldr	r3, [pc, #300]	; (80066a0 <APPApply+0x2d4>)
 8006574:	edd3 7a00 	vldr	s15, [r3]
 8006578:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800657c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006580:	494b      	ldr	r1, [pc, #300]	; (80066b0 <APPApply+0x2e4>)
 8006582:	eeb0 0a66 	vmov.f32	s0, s13
 8006586:	2002      	movs	r0, #2
 8006588:	f7ff fa47 	bl	8005a1a <PIDGainSet>
		PIDGainSet(KU,LF_vel,&lf_dist);
 800658c:	4b43      	ldr	r3, [pc, #268]	; (800669c <APPApply+0x2d0>)
 800658e:	edd3 7a00 	vldr	s15, [r3]
 8006592:	4947      	ldr	r1, [pc, #284]	; (80066b0 <APPApply+0x2e4>)
 8006594:	eeb0 0a67 	vmov.f32	s0, s15
 8006598:	2003      	movs	r0, #3
 800659a:	f7ff fa3e 	bl	8005a1a <PIDGainSet>
		break;
 800659e:	e058      	b.n	8006652 <APPApply+0x286>

	case RNS_LF_JUNC:
		Dir = (int)pins->ins_buffer[0].data;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	edd3 7a01 	vldr	s15, [r3, #4]
 80065a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80065aa:	ee17 2a90 	vmov	r2, s15
 80065ae:	4b3a      	ldr	r3, [pc, #232]	; (8006698 <APPApply+0x2cc>)
 80065b0:	601a      	str	r2, [r3, #0]
		LF_vel = pins->ins_buffer[1].data;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	4a39      	ldr	r2, [pc, #228]	; (800669c <APPApply+0x2d0>)
 80065b8:	6013      	str	r3, [r2, #0]
		LF_dist = pins->ins_buffer[2].data;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	4a38      	ldr	r2, [pc, #224]	; (80066a0 <APPApply+0x2d4>)
 80065c0:	6013      	str	r3, [r2, #0]
		LF_junc = pins->ins_buffer[3].data;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	4a3b      	ldr	r2, [pc, #236]	; (80066b4 <APPApply+0x2e8>)
 80065c8:	6013      	str	r3, [r2, #0]
		LFtargetJunc = junction_count + (int)LF_junc;
 80065ca:	4b3a      	ldr	r3, [pc, #232]	; (80066b4 <APPApply+0x2e8>)
 80065cc:	edd3 7a00 	vldr	s15, [r3]
 80065d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80065d4:	edc7 7a00 	vstr	s15, [r7]
 80065d8:	883a      	ldrh	r2, [r7, #0]
 80065da:	4b37      	ldr	r3, [pc, #220]	; (80066b8 <APPApply+0x2ec>)
 80065dc:	881b      	ldrh	r3, [r3, #0]
 80065de:	4413      	add	r3, r2
 80065e0:	b29a      	uxth	r2, r3
 80065e2:	4b36      	ldr	r3, [pc, #216]	; (80066bc <APPApply+0x2f0>)
 80065e4:	801a      	strh	r2, [r3, #0]

		if (Dir == DIR_LEFT || Dir == DIR_BACK)
 80065e6:	4b2c      	ldr	r3, [pc, #176]	; (8006698 <APPApply+0x2cc>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	2b10      	cmp	r3, #16
 80065ec:	d003      	beq.n	80065f6 <APPApply+0x22a>
 80065ee:	4b2a      	ldr	r3, [pc, #168]	; (8006698 <APPApply+0x2cc>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2b0f      	cmp	r3, #15
 80065f4:	d10d      	bne.n	8006612 <APPApply+0x246>
			PIDGainSet(KE,-1/LF_dist,&lf_dist);
 80065f6:	4b2a      	ldr	r3, [pc, #168]	; (80066a0 <APPApply+0x2d4>)
 80065f8:	edd3 7a00 	vldr	s15, [r3]
 80065fc:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8006600:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006604:	492a      	ldr	r1, [pc, #168]	; (80066b0 <APPApply+0x2e4>)
 8006606:	eeb0 0a66 	vmov.f32	s0, s13
 800660a:	2002      	movs	r0, #2
 800660c:	f7ff fa05 	bl	8005a1a <PIDGainSet>
 8006610:	e014      	b.n	800663c <APPApply+0x270>
		else if(Dir == DIR_RIGHT || Dir == DIR_FRONT)
 8006612:	4b21      	ldr	r3, [pc, #132]	; (8006698 <APPApply+0x2cc>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	2b11      	cmp	r3, #17
 8006618:	d003      	beq.n	8006622 <APPApply+0x256>
 800661a:	4b1f      	ldr	r3, [pc, #124]	; (8006698 <APPApply+0x2cc>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	2b0e      	cmp	r3, #14
 8006620:	d10c      	bne.n	800663c <APPApply+0x270>
			PIDGainSet(KE,1/LF_dist,&lf_dist);
 8006622:	4b1f      	ldr	r3, [pc, #124]	; (80066a0 <APPApply+0x2d4>)
 8006624:	edd3 7a00 	vldr	s15, [r3]
 8006628:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800662c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006630:	491f      	ldr	r1, [pc, #124]	; (80066b0 <APPApply+0x2e4>)
 8006632:	eeb0 0a66 	vmov.f32	s0, s13
 8006636:	2002      	movs	r0, #2
 8006638:	f7ff f9ef 	bl	8005a1a <PIDGainSet>
		PIDGainSet(KU,LF_vel,&lf_dist);
 800663c:	4b17      	ldr	r3, [pc, #92]	; (800669c <APPApply+0x2d0>)
 800663e:	edd3 7a00 	vldr	s15, [r3]
 8006642:	491b      	ldr	r1, [pc, #108]	; (80066b0 <APPApply+0x2e4>)
 8006644:	eeb0 0a67 	vmov.f32	s0, s15
 8006648:	2003      	movs	r0, #3
 800664a:	f7ff f9e6 	bl	8005a1a <PIDGainSet>
		break;
 800664e:	e000      	b.n	8006652 <APPApply+0x286>
	case RNS_ODNStart:
	//	ODNStart(odn[0], odn[1], odn[2], odn[3], odn[4], odn[5], odn[6], odn[7],(int)odn[8] ,&PathPlan);
		break;

	default:
		break;
 8006650:	bf00      	nop
	}
}
 8006652:	bf00      	nop
 8006654:	3708      	adds	r7, #8
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
 800665a:	bf00      	nop
 800665c:	200007f8 	.word	0x200007f8
 8006660:	20000c18 	.word	0x20000c18
 8006664:	20000c19 	.word	0x20000c19
 8006668:	20000c1a 	.word	0x20000c1a
 800666c:	20000c1b 	.word	0x20000c1b
 8006670:	20000c90 	.word	0x20000c90
 8006674:	20000c94 	.word	0x20000c94
 8006678:	20000c98 	.word	0x20000c98
 800667c:	20000c9c 	.word	0x20000c9c
 8006680:	20000ca0 	.word	0x20000ca0
 8006684:	20000ca4 	.word	0x20000ca4
 8006688:	20000ca8 	.word	0x20000ca8
 800668c:	20000cac 	.word	0x20000cac
 8006690:	20000c5c 	.word	0x20000c5c
 8006694:	20000c14 	.word	0x20000c14
 8006698:	20000c0c 	.word	0x20000c0c
 800669c:	20000880 	.word	0x20000880
 80066a0:	2000087c 	.word	0x2000087c
 80066a4:	20000c6c 	.word	0x20000c6c
 80066a8:	20000c08 	.word	0x20000c08
 80066ac:	20000c70 	.word	0x20000c70
 80066b0:	20000aa0 	.word	0x20000aa0
 80066b4:	20000884 	.word	0x20000884
 80066b8:	20000c10 	.word	0x20000c10
 80066bc:	20000c12 	.word	0x20000c12

080066c0 <APPStart>:

void APPStart(ins_t *pins)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]

	switch (pins->instruction){
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	781b      	ldrb	r3, [r3, #0]
 80066cc:	3b05      	subs	r3, #5
 80066ce:	2b08      	cmp	r3, #8
 80066d0:	f200 80bf 	bhi.w	8006852 <APPStart+0x192>
 80066d4:	a201      	add	r2, pc, #4	; (adr r2, 80066dc <APPStart+0x1c>)
 80066d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066da:	bf00      	nop
 80066dc:	08006717 	.word	0x08006717
 80066e0:	08006853 	.word	0x08006853
 80066e4:	08006701 	.word	0x08006701
 80066e8:	08006853 	.word	0x08006853
 80066ec:	08006723 	.word	0x08006723
 80066f0:	0800679b 	.word	0x0800679b
 80066f4:	08006853 	.word	0x08006853
 80066f8:	08006833 	.word	0x08006833
 80066fc:	08006813 	.word	0x08006813

	case RNS_CONTROLLER:
		sys.controller = 1;
 8006700:	4a57      	ldr	r2, [pc, #348]	; (8006860 <APPStart+0x1a0>)
 8006702:	7853      	ldrb	r3, [r2, #1]
 8006704:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006708:	7053      	strb	r3, [r2, #1]
		sys.vel_flag = 1;
 800670a:	4a55      	ldr	r2, [pc, #340]	; (8006860 <APPStart+0x1a0>)
 800670c:	7813      	ldrb	r3, [r2, #0]
 800670e:	f043 0304 	orr.w	r3, r3, #4
 8006712:	7013      	strb	r3, [r2, #0]
		break;
 8006714:	e09e      	b.n	8006854 <APPStart+0x194>

	case RNS_VELOCITY:
		sys.vel_flag = 1;
 8006716:	4a52      	ldr	r2, [pc, #328]	; (8006860 <APPStart+0x1a0>)
 8006718:	7813      	ldrb	r3, [r2, #0]
 800671a:	f043 0304 	orr.w	r3, r3, #4
 800671e:	7013      	strb	r3, [r2, #0]
		break;
 8006720:	e098      	b.n	8006854 <APPStart+0x194>
	case RNS_PDC:
		break;

	case RNS_LF_DIST:

		if(Dir == DIR_FRONT){
 8006722:	4b50      	ldr	r3, [pc, #320]	; (8006864 <APPStart+0x1a4>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	2b0e      	cmp	r3, #14
 8006728:	d105      	bne.n	8006736 <APPStart+0x76>
			sys.lf_front = 1;
 800672a:	4a4d      	ldr	r2, [pc, #308]	; (8006860 <APPStart+0x1a0>)
 800672c:	7813      	ldrb	r3, [r2, #0]
 800672e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006732:	7013      	strb	r3, [r2, #0]
 8006734:	e01c      	b.n	8006770 <APPStart+0xb0>
		}else if(Dir == DIR_BACK){
 8006736:	4b4b      	ldr	r3, [pc, #300]	; (8006864 <APPStart+0x1a4>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	2b0f      	cmp	r3, #15
 800673c:	d105      	bne.n	800674a <APPStart+0x8a>
			sys.lf_back = 1;
 800673e:	4a48      	ldr	r2, [pc, #288]	; (8006860 <APPStart+0x1a0>)
 8006740:	7853      	ldrb	r3, [r2, #1]
 8006742:	f043 0301 	orr.w	r3, r3, #1
 8006746:	7053      	strb	r3, [r2, #1]
 8006748:	e012      	b.n	8006770 <APPStart+0xb0>
		}else if(Dir == DIR_LEFT){
 800674a:	4b46      	ldr	r3, [pc, #280]	; (8006864 <APPStart+0x1a4>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	2b10      	cmp	r3, #16
 8006750:	d105      	bne.n	800675e <APPStart+0x9e>
			sys.lf_left = 1;
 8006752:	4a43      	ldr	r2, [pc, #268]	; (8006860 <APPStart+0x1a0>)
 8006754:	7853      	ldrb	r3, [r2, #1]
 8006756:	f043 0302 	orr.w	r3, r3, #2
 800675a:	7053      	strb	r3, [r2, #1]
 800675c:	e008      	b.n	8006770 <APPStart+0xb0>
		}else if(Dir == DIR_RIGHT){
 800675e:	4b41      	ldr	r3, [pc, #260]	; (8006864 <APPStart+0x1a4>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2b11      	cmp	r3, #17
 8006764:	d104      	bne.n	8006770 <APPStart+0xb0>
			sys.lf_right = 1;
 8006766:	4a3e      	ldr	r2, [pc, #248]	; (8006860 <APPStart+0x1a0>)
 8006768:	7853      	ldrb	r3, [r2, #1]
 800676a:	f043 0304 	orr.w	r3, r3, #4
 800676e:	7053      	strb	r3, [r2, #1]
		}

		sys.lf_flag= 1;
 8006770:	4a3b      	ldr	r2, [pc, #236]	; (8006860 <APPStart+0x1a0>)
 8006772:	7813      	ldrb	r3, [r2, #0]
 8006774:	f043 0308 	orr.w	r3, r3, #8
 8006778:	7013      	strb	r3, [r2, #0]
		sys.dist_flag = 1;
 800677a:	4a39      	ldr	r2, [pc, #228]	; (8006860 <APPStart+0x1a0>)
 800677c:	7813      	ldrb	r3, [r2, #0]
 800677e:	f043 0320 	orr.w	r3, r3, #32
 8006782:	7013      	strb	r3, [r2, #0]
		sys.vel_flag = 1;
 8006784:	4a36      	ldr	r2, [pc, #216]	; (8006860 <APPStart+0x1a0>)
 8006786:	7813      	ldrb	r3, [r2, #0]
 8006788:	f043 0304 	orr.w	r3, r3, #4
 800678c:	7013      	strb	r3, [r2, #0]
		sys.busy_flag = 1;
 800678e:	4a34      	ldr	r2, [pc, #208]	; (8006860 <APPStart+0x1a0>)
 8006790:	7813      	ldrb	r3, [r2, #0]
 8006792:	f043 0302 	orr.w	r3, r3, #2
 8006796:	7013      	strb	r3, [r2, #0]

		break;
 8006798:	e05c      	b.n	8006854 <APPStart+0x194>

	case RNS_LF_JUNC:

		if(Dir == DIR_FRONT){
 800679a:	4b32      	ldr	r3, [pc, #200]	; (8006864 <APPStart+0x1a4>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	2b0e      	cmp	r3, #14
 80067a0:	d105      	bne.n	80067ae <APPStart+0xee>
			sys.lf_front = 1;
 80067a2:	4a2f      	ldr	r2, [pc, #188]	; (8006860 <APPStart+0x1a0>)
 80067a4:	7813      	ldrb	r3, [r2, #0]
 80067a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067aa:	7013      	strb	r3, [r2, #0]
 80067ac:	e01c      	b.n	80067e8 <APPStart+0x128>
		}else if(Dir == DIR_BACK){
 80067ae:	4b2d      	ldr	r3, [pc, #180]	; (8006864 <APPStart+0x1a4>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	2b0f      	cmp	r3, #15
 80067b4:	d105      	bne.n	80067c2 <APPStart+0x102>
			sys.lf_back = 1;
 80067b6:	4a2a      	ldr	r2, [pc, #168]	; (8006860 <APPStart+0x1a0>)
 80067b8:	7853      	ldrb	r3, [r2, #1]
 80067ba:	f043 0301 	orr.w	r3, r3, #1
 80067be:	7053      	strb	r3, [r2, #1]
 80067c0:	e012      	b.n	80067e8 <APPStart+0x128>
		}else if(Dir == DIR_LEFT){
 80067c2:	4b28      	ldr	r3, [pc, #160]	; (8006864 <APPStart+0x1a4>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	2b10      	cmp	r3, #16
 80067c8:	d105      	bne.n	80067d6 <APPStart+0x116>
			sys.lf_left = 1;
 80067ca:	4a25      	ldr	r2, [pc, #148]	; (8006860 <APPStart+0x1a0>)
 80067cc:	7853      	ldrb	r3, [r2, #1]
 80067ce:	f043 0302 	orr.w	r3, r3, #2
 80067d2:	7053      	strb	r3, [r2, #1]
 80067d4:	e008      	b.n	80067e8 <APPStart+0x128>
		}else if(Dir == DIR_RIGHT){
 80067d6:	4b23      	ldr	r3, [pc, #140]	; (8006864 <APPStart+0x1a4>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2b11      	cmp	r3, #17
 80067dc:	d104      	bne.n	80067e8 <APPStart+0x128>
			sys.lf_right = 1;
 80067de:	4a20      	ldr	r2, [pc, #128]	; (8006860 <APPStart+0x1a0>)
 80067e0:	7853      	ldrb	r3, [r2, #1]
 80067e2:	f043 0304 	orr.w	r3, r3, #4
 80067e6:	7053      	strb	r3, [r2, #1]
		}
		sys.lf_flag= 1;
 80067e8:	4a1d      	ldr	r2, [pc, #116]	; (8006860 <APPStart+0x1a0>)
 80067ea:	7813      	ldrb	r3, [r2, #0]
 80067ec:	f043 0308 	orr.w	r3, r3, #8
 80067f0:	7013      	strb	r3, [r2, #0]
		sys.lf_junc = 1;
 80067f2:	4a1b      	ldr	r2, [pc, #108]	; (8006860 <APPStart+0x1a0>)
 80067f4:	7813      	ldrb	r3, [r2, #0]
 80067f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067fa:	7013      	strb	r3, [r2, #0]
		sys.vel_flag = 1;
 80067fc:	4a18      	ldr	r2, [pc, #96]	; (8006860 <APPStart+0x1a0>)
 80067fe:	7813      	ldrb	r3, [r2, #0]
 8006800:	f043 0304 	orr.w	r3, r3, #4
 8006804:	7013      	strb	r3, [r2, #0]
		sys.busy_flag = 1;
 8006806:	4a16      	ldr	r2, [pc, #88]	; (8006860 <APPStart+0x1a0>)
 8006808:	7813      	ldrb	r3, [r2, #0]
 800680a:	f043 0302 	orr.w	r3, r3, #2
 800680e:	7013      	strb	r3, [r2, #0]
		break;
 8006810:	e020      	b.n	8006854 <APPStart+0x194>

	case RNS_ROTATE:
		sys.rotate = 1;
 8006812:	4a13      	ldr	r2, [pc, #76]	; (8006860 <APPStart+0x1a0>)
 8006814:	7853      	ldrb	r3, [r2, #1]
 8006816:	f043 0308 	orr.w	r3, r3, #8
 800681a:	7053      	strb	r3, [r2, #1]
		sys.vel_flag = 1;
 800681c:	4a10      	ldr	r2, [pc, #64]	; (8006860 <APPStart+0x1a0>)
 800681e:	7813      	ldrb	r3, [r2, #0]
 8006820:	f043 0304 	orr.w	r3, r3, #4
 8006824:	7013      	strb	r3, [r2, #0]
		sys.busy_flag = 1;
 8006826:	4a0e      	ldr	r2, [pc, #56]	; (8006860 <APPStart+0x1a0>)
 8006828:	7813      	ldrb	r3, [r2, #0]
 800682a:	f043 0302 	orr.w	r3, r3, #2
 800682e:	7013      	strb	r3, [r2, #0]
		break;
 8006830:	e010      	b.n	8006854 <APPStart+0x194>

	case RNS_ODNStart:
		sys.odnstart_flag = 1;
 8006832:	4a0b      	ldr	r2, [pc, #44]	; (8006860 <APPStart+0x1a0>)
 8006834:	7853      	ldrb	r3, [r2, #1]
 8006836:	f043 0310 	orr.w	r3, r3, #16
 800683a:	7053      	strb	r3, [r2, #1]
		sys.vel_flag = 1;
 800683c:	4a08      	ldr	r2, [pc, #32]	; (8006860 <APPStart+0x1a0>)
 800683e:	7813      	ldrb	r3, [r2, #0]
 8006840:	f043 0304 	orr.w	r3, r3, #4
 8006844:	7013      	strb	r3, [r2, #0]
		sys.busy_flag = 1;
 8006846:	4a06      	ldr	r2, [pc, #24]	; (8006860 <APPStart+0x1a0>)
 8006848:	7813      	ldrb	r3, [r2, #0]
 800684a:	f043 0302 	orr.w	r3, r3, #2
 800684e:	7013      	strb	r3, [r2, #0]
		break;
 8006850:	e000      	b.n	8006854 <APPStart+0x194>

	default:
		break;
 8006852:	bf00      	nop
	}
}
 8006854:	bf00      	nop
 8006856:	370c      	adds	r7, #12
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr
 8006860:	2000088c 	.word	0x2000088c
 8006864:	20000c0c 	.word	0x20000c0c

08006868 <APPStop>:

void APPStop(void)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	af00      	add	r7, sp, #0
	sys.flag = 0;	/* Reset system flag */
 800686c:	4b2e      	ldr	r3, [pc, #184]	; (8006928 <APPStop+0xc0>)
 800686e:	2200      	movs	r2, #0
 8006870:	801a      	strh	r2, [r3, #0]

	PIDDelayInit(&fleft_vel);
 8006872:	482e      	ldr	r0, [pc, #184]	; (800692c <APPStop+0xc4>)
 8006874:	f7ff fa22 	bl	8005cbc <PIDDelayInit>
	PIDDelayInit(&fright_vel);
 8006878:	482d      	ldr	r0, [pc, #180]	; (8006930 <APPStop+0xc8>)
 800687a:	f7ff fa1f 	bl	8005cbc <PIDDelayInit>

	PIDDelayInit(&bleft_vel);
 800687e:	482d      	ldr	r0, [pc, #180]	; (8006934 <APPStop+0xcc>)
 8006880:	f7ff fa1c 	bl	8005cbc <PIDDelayInit>
	PIDDelayInit(&bright_vel);
 8006884:	482c      	ldr	r0, [pc, #176]	; (8006938 <APPStop+0xd0>)
 8006886:	f7ff fa19 	bl	8005cbc <PIDDelayInit>

	fFLeftVelR = 0.0;
 800688a:	4b2c      	ldr	r3, [pc, #176]	; (800693c <APPStop+0xd4>)
 800688c:	f04f 0200 	mov.w	r2, #0
 8006890:	601a      	str	r2, [r3, #0]
	fFLeftVelU = 0.0;
 8006892:	4b2b      	ldr	r3, [pc, #172]	; (8006940 <APPStop+0xd8>)
 8006894:	f04f 0200 	mov.w	r2, #0
 8006898:	601a      	str	r2, [r3, #0]

	fFRightVelR = 0.0;
 800689a:	4b2a      	ldr	r3, [pc, #168]	; (8006944 <APPStop+0xdc>)
 800689c:	f04f 0200 	mov.w	r2, #0
 80068a0:	601a      	str	r2, [r3, #0]
	fFRightVelU = 0.0;
 80068a2:	4b29      	ldr	r3, [pc, #164]	; (8006948 <APPStop+0xe0>)
 80068a4:	f04f 0200 	mov.w	r2, #0
 80068a8:	601a      	str	r2, [r3, #0]

	fBLeftVelR = 0.0;
 80068aa:	4b28      	ldr	r3, [pc, #160]	; (800694c <APPStop+0xe4>)
 80068ac:	f04f 0200 	mov.w	r2, #0
 80068b0:	601a      	str	r2, [r3, #0]
	fBLeftVelU = 0.0;
 80068b2:	4b27      	ldr	r3, [pc, #156]	; (8006950 <APPStop+0xe8>)
 80068b4:	f04f 0200 	mov.w	r2, #0
 80068b8:	601a      	str	r2, [r3, #0]

	fBRightVelR = 0.0;
 80068ba:	4b26      	ldr	r3, [pc, #152]	; (8006954 <APPStop+0xec>)
 80068bc:	f04f 0200 	mov.w	r2, #0
 80068c0:	601a      	str	r2, [r3, #0]
	fBRightVelU = 0.0;
 80068c2:	4b25      	ldr	r3, [pc, #148]	; (8006958 <APPStop+0xf0>)
 80068c4:	f04f 0200 	mov.w	r2, #0
 80068c8:	601a      	str	r2, [r3, #0]

	PIDDelayInit(&lf_dist);
 80068ca:	4824      	ldr	r0, [pc, #144]	; (800695c <APPStop+0xf4>)
 80068cc:	f7ff f9f6 	bl	8005cbc <PIDDelayInit>
	PIDDelayInit(&lf_rotate);
 80068d0:	4823      	ldr	r0, [pc, #140]	; (8006960 <APPStop+0xf8>)
 80068d2:	f7ff f9f3 	bl	8005cbc <PIDDelayInit>
	PIDDelayInit(&lf_fwd);
 80068d6:	4823      	ldr	r0, [pc, #140]	; (8006964 <APPStop+0xfc>)
 80068d8:	f7ff f9f0 	bl	8005cbc <PIDDelayInit>
	PIDDelayInit(&imu_rotate);
 80068dc:	4822      	ldr	r0, [pc, #136]	; (8006968 <APPStop+0x100>)
 80068de:	f7ff f9ed 	bl	8005cbc <PIDDelayInit>

	fLFDistErr = 0;
 80068e2:	4b22      	ldr	r3, [pc, #136]	; (800696c <APPStop+0x104>)
 80068e4:	f04f 0200 	mov.w	r2, #0
 80068e8:	601a      	str	r2, [r3, #0]
	fLFDistU = 0;
 80068ea:	4b21      	ldr	r3, [pc, #132]	; (8006970 <APPStop+0x108>)
 80068ec:	f04f 0200 	mov.w	r2, #0
 80068f0:	601a      	str	r2, [r3, #0]

	fRotateErr = 0;
 80068f2:	4b20      	ldr	r3, [pc, #128]	; (8006974 <APPStop+0x10c>)
 80068f4:	f04f 0200 	mov.w	r2, #0
 80068f8:	601a      	str	r2, [r3, #0]
	fRotateU = 0;
 80068fa:	4b1f      	ldr	r3, [pc, #124]	; (8006978 <APPStop+0x110>)
 80068fc:	f04f 0200 	mov.w	r2, #0
 8006900:	601a      	str	r2, [r3, #0]

	fFwdErr = 0;
 8006902:	4b1e      	ldr	r3, [pc, #120]	; (800697c <APPStop+0x114>)
 8006904:	f04f 0200 	mov.w	r2, #0
 8006908:	601a      	str	r2, [r3, #0]
	fFwdU = 0;
 800690a:	4b1d      	ldr	r3, [pc, #116]	; (8006980 <APPStop+0x118>)
 800690c:	f04f 0200 	mov.w	r2, #0
 8006910:	601a      	str	r2, [r3, #0]

	fAngleErr = 0;
 8006912:	4b1c      	ldr	r3, [pc, #112]	; (8006984 <APPStop+0x11c>)
 8006914:	f04f 0200 	mov.w	r2, #0
 8006918:	601a      	str	r2, [r3, #0]
	fAngleU = 0;
 800691a:	4b1b      	ldr	r3, [pc, #108]	; (8006988 <APPStop+0x120>)
 800691c:	f04f 0200 	mov.w	r2, #0
 8006920:	601a      	str	r2, [r3, #0]
}
 8006922:	bf00      	nop
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	2000088c 	.word	0x2000088c
 800692c:	20000950 	.word	0x20000950
 8006930:	200009a4 	.word	0x200009a4
 8006934:	200009f8 	.word	0x200009f8
 8006938:	20000a4c 	.word	0x20000a4c
 800693c:	20000c90 	.word	0x20000c90
 8006940:	20000ca0 	.word	0x20000ca0
 8006944:	20000c94 	.word	0x20000c94
 8006948:	20000ca4 	.word	0x20000ca4
 800694c:	20000c98 	.word	0x20000c98
 8006950:	20000ca8 	.word	0x20000ca8
 8006954:	20000c9c 	.word	0x20000c9c
 8006958:	20000cac 	.word	0x20000cac
 800695c:	20000aa0 	.word	0x20000aa0
 8006960:	20000af4 	.word	0x20000af4
 8006964:	20000b48 	.word	0x20000b48
 8006968:	20000b9c 	.word	0x20000b9c
 800696c:	20000cc0 	.word	0x20000cc0
 8006970:	20000ccc 	.word	0x20000ccc
 8006974:	20000cc4 	.word	0x20000cc4
 8006978:	20000cd0 	.word	0x20000cd0
 800697c:	20000cc8 	.word	0x20000cc8
 8006980:	20000cd4 	.word	0x20000cd4
 8006984:	20000cd8 	.word	0x20000cd8
 8006988:	20000cdc 	.word	0x20000cdc

0800698c <Initialize>:
/*********************************************/
/*          Functions	            	     */
/*********************************************/

void Initialize(void)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af04      	add	r7, sp, #16
	BIOSInit();
 8006992:	f7fe f8c1 	bl	8004b18 <BIOSInit>

	GPIOPinsInit(GPIOA, GPIO_Pin_5, GPIO_Mode_OUT, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);				 //LED
 8006996:	2301      	movs	r3, #1
 8006998:	9301      	str	r3, [sp, #4]
 800699a:	2302      	movs	r3, #2
 800699c:	9300      	str	r3, [sp, #0]
 800699e:	2300      	movs	r3, #0
 80069a0:	2201      	movs	r2, #1
 80069a2:	2120      	movs	r1, #32
 80069a4:	487b      	ldr	r0, [pc, #492]	; (8006b94 <Initialize+0x208>)
 80069a6:	f7fb fa8d 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit(GPIOC, GPIO_Pin_5, GPIO_Mode_OUT, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);				 //LED
 80069aa:	2301      	movs	r3, #1
 80069ac:	9301      	str	r3, [sp, #4]
 80069ae:	2302      	movs	r3, #2
 80069b0:	9300      	str	r3, [sp, #0]
 80069b2:	2300      	movs	r3, #0
 80069b4:	2201      	movs	r2, #1
 80069b6:	2120      	movs	r1, #32
 80069b8:	4877      	ldr	r0, [pc, #476]	; (8006b98 <Initialize+0x20c>)
 80069ba:	f7fb fa83 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit(GPIOE, GPIO_Pin_7 | GPIO_Pin_14, GPIO_Mode_OUT, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP); //LED
 80069be:	2301      	movs	r3, #1
 80069c0:	9301      	str	r3, [sp, #4]
 80069c2:	2302      	movs	r3, #2
 80069c4:	9300      	str	r3, [sp, #0]
 80069c6:	2300      	movs	r3, #0
 80069c8:	2201      	movs	r2, #1
 80069ca:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80069ce:	4873      	ldr	r0, [pc, #460]	; (8006b9c <Initialize+0x210>)
 80069d0:	f7fb fa78 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit(GPIOD, GPIO_Pin_10, GPIO_Mode_OUT, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);				 //LED
 80069d4:	2301      	movs	r3, #1
 80069d6:	9301      	str	r3, [sp, #4]
 80069d8:	2302      	movs	r3, #2
 80069da:	9300      	str	r3, [sp, #0]
 80069dc:	2300      	movs	r3, #0
 80069de:	2201      	movs	r2, #1
 80069e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80069e4:	486e      	ldr	r0, [pc, #440]	; (8006ba0 <Initialize+0x214>)
 80069e6:	f7fb fa6d 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit(GPIOC, GPIO_Pin_4, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);				 //PB
 80069ea:	2301      	movs	r3, #1
 80069ec:	9301      	str	r3, [sp, #4]
 80069ee:	2302      	movs	r3, #2
 80069f0:	9300      	str	r3, [sp, #0]
 80069f2:	2300      	movs	r3, #0
 80069f4:	2200      	movs	r2, #0
 80069f6:	2110      	movs	r1, #16
 80069f8:	4867      	ldr	r0, [pc, #412]	; (8006b98 <Initialize+0x20c>)
 80069fa:	f7fb fa63 	bl	8001ec4 <GPIOPinsInit>
	GPIOPinsInit(GPIOE, GPIO_Pin_10, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);				 //PB
 80069fe:	2301      	movs	r3, #1
 8006a00:	9301      	str	r3, [sp, #4]
 8006a02:	2302      	movs	r3, #2
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	2300      	movs	r3, #0
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006a0e:	4863      	ldr	r0, [pc, #396]	; (8006b9c <Initialize+0x210>)
 8006a10:	f7fb fa58 	bl	8001ec4 <GPIOPinsInit>

	LED1 = 1;
 8006a14:	4a63      	ldr	r2, [pc, #396]	; (8006ba4 <Initialize+0x218>)
 8006a16:	7813      	ldrb	r3, [r2, #0]
 8006a18:	f043 0320 	orr.w	r3, r3, #32
 8006a1c:	7013      	strb	r3, [r2, #0]
	LED2 = 1;
 8006a1e:	4a62      	ldr	r2, [pc, #392]	; (8006ba8 <Initialize+0x21c>)
 8006a20:	7813      	ldrb	r3, [r2, #0]
 8006a22:	f043 0320 	orr.w	r3, r3, #32
 8006a26:	7013      	strb	r3, [r2, #0]
	LED3 = 1;
 8006a28:	4a60      	ldr	r2, [pc, #384]	; (8006bac <Initialize+0x220>)
 8006a2a:	7813      	ldrb	r3, [r2, #0]
 8006a2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a30:	7013      	strb	r3, [r2, #0]
	LED4 = 1;
 8006a32:	4a5e      	ldr	r2, [pc, #376]	; (8006bac <Initialize+0x220>)
 8006a34:	7853      	ldrb	r3, [r2, #1]
 8006a36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a3a:	7053      	strb	r3, [r2, #1]
	LED5 = 1;
 8006a3c:	4a5c      	ldr	r2, [pc, #368]	; (8006bb0 <Initialize+0x224>)
 8006a3e:	7853      	ldrb	r3, [r2, #1]
 8006a40:	f043 0304 	orr.w	r3, r3, #4
 8006a44:	7053      	strb	r3, [r2, #1]

	SHIFTREGInit(&SR, NO_CASCADE, SR_SCK_PIN, SR_RCK_PIN, SR_SI_PIN);
 8006a46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006a4a:	9303      	str	r3, [sp, #12]
 8006a4c:	4b52      	ldr	r3, [pc, #328]	; (8006b98 <Initialize+0x20c>)
 8006a4e:	9302      	str	r3, [sp, #8]
 8006a50:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006a54:	9301      	str	r3, [sp, #4]
 8006a56:	4b4f      	ldr	r3, [pc, #316]	; (8006b94 <Initialize+0x208>)
 8006a58:	9300      	str	r3, [sp, #0]
 8006a5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006a5e:	4a4d      	ldr	r2, [pc, #308]	; (8006b94 <Initialize+0x208>)
 8006a60:	2100      	movs	r1, #0
 8006a62:	4854      	ldr	r0, [pc, #336]	; (8006bb4 <Initialize+0x228>)
 8006a64:	f7fd ff5e 	bl	8004924 <SHIFTREGInit>

	QEIInit(QEI1, 1, 2, QEI1_PLUSEA_PIN, QEI1_PLUSEB_PIN);
 8006a68:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006a6c:	9302      	str	r3, [sp, #8]
 8006a6e:	4b4b      	ldr	r3, [pc, #300]	; (8006b9c <Initialize+0x210>)
 8006a70:	9301      	str	r3, [sp, #4]
 8006a72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a76:	9300      	str	r3, [sp, #0]
 8006a78:	4b48      	ldr	r3, [pc, #288]	; (8006b9c <Initialize+0x210>)
 8006a7a:	2202      	movs	r2, #2
 8006a7c:	2101      	movs	r1, #1
 8006a7e:	2001      	movs	r0, #1
 8006a80:	f7fc fb58 	bl	8003134 <QEIInit>
	QEIInit(QEI2, 2, 0, QEI2_PLUSEA_PIN, QEI2_PLUSEB_PIN);
 8006a84:	2308      	movs	r3, #8
 8006a86:	9302      	str	r3, [sp, #8]
 8006a88:	4b4b      	ldr	r3, [pc, #300]	; (8006bb8 <Initialize+0x22c>)
 8006a8a:	9301      	str	r3, [sp, #4]
 8006a8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a90:	9300      	str	r3, [sp, #0]
 8006a92:	4b40      	ldr	r3, [pc, #256]	; (8006b94 <Initialize+0x208>)
 8006a94:	2200      	movs	r2, #0
 8006a96:	2102      	movs	r1, #2
 8006a98:	2002      	movs	r0, #2
 8006a9a:	f7fc fb4b 	bl	8003134 <QEIInit>
	QEIInit(QEI3, 1, 3, QEI3_PLUSEA_PIN, QEI3_PLUSEB_PIN);
 8006a9e:	2380      	movs	r3, #128	; 0x80
 8006aa0:	9302      	str	r3, [sp, #8]
 8006aa2:	4b3c      	ldr	r3, [pc, #240]	; (8006b94 <Initialize+0x208>)
 8006aa4:	9301      	str	r3, [sp, #4]
 8006aa6:	2340      	movs	r3, #64	; 0x40
 8006aa8:	9300      	str	r3, [sp, #0]
 8006aaa:	4b3a      	ldr	r3, [pc, #232]	; (8006b94 <Initialize+0x208>)
 8006aac:	2203      	movs	r2, #3
 8006aae:	2101      	movs	r1, #1
 8006ab0:	2003      	movs	r0, #3
 8006ab2:	f7fc fb3f 	bl	8003134 <QEIInit>
	QEIInit(QEI4, 1, 1, QEI4_PLUSEA_PIN, QEI4_PLUSEB_PIN);
 8006ab6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006aba:	9302      	str	r3, [sp, #8]
 8006abc:	4b38      	ldr	r3, [pc, #224]	; (8006ba0 <Initialize+0x214>)
 8006abe:	9301      	str	r3, [sp, #4]
 8006ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ac4:	9300      	str	r3, [sp, #0]
 8006ac6:	4b36      	ldr	r3, [pc, #216]	; (8006ba0 <Initialize+0x214>)
 8006ac8:	2201      	movs	r2, #1
 8006aca:	2101      	movs	r1, #1
 8006acc:	2004      	movs	r0, #4
 8006ace:	f7fc fb31 	bl	8003134 <QEIInit>
	QEIInit(QEI5, 2, 1, QEI5_PLUSEA_PIN, QEI5_PLUSEB_PIN);
 8006ad2:	2302      	movs	r3, #2
 8006ad4:	9302      	str	r3, [sp, #8]
 8006ad6:	4b2f      	ldr	r3, [pc, #188]	; (8006b94 <Initialize+0x208>)
 8006ad8:	9301      	str	r3, [sp, #4]
 8006ada:	2301      	movs	r3, #1
 8006adc:	9300      	str	r3, [sp, #0]
 8006ade:	4b2d      	ldr	r3, [pc, #180]	; (8006b94 <Initialize+0x208>)
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	2102      	movs	r1, #2
 8006ae4:	2005      	movs	r0, #5
 8006ae6:	f7fc fb25 	bl	8003134 <QEIInit>
	QEIInit(QEI6, 1, 0, QEI6_PLUSEA_PIN, QEI6_PLUSEB_PIN);
 8006aea:	2380      	movs	r3, #128	; 0x80
 8006aec:	9302      	str	r3, [sp, #8]
 8006aee:	4b2a      	ldr	r3, [pc, #168]	; (8006b98 <Initialize+0x20c>)
 8006af0:	9301      	str	r3, [sp, #4]
 8006af2:	2340      	movs	r3, #64	; 0x40
 8006af4:	9300      	str	r3, [sp, #0]
 8006af6:	4b28      	ldr	r3, [pc, #160]	; (8006b98 <Initialize+0x20c>)
 8006af8:	2200      	movs	r2, #0
 8006afa:	2101      	movs	r1, #1
 8006afc:	2006      	movs	r0, #6
 8006afe:	f7fc fb19 	bl	8003134 <QEIInit>

	UART2Init(115200, ENABLE, 0, 0, UART2_Tx_PIN, UART2_Rx_PIN);
 8006b02:	2340      	movs	r3, #64	; 0x40
 8006b04:	9303      	str	r3, [sp, #12]
 8006b06:	4b26      	ldr	r3, [pc, #152]	; (8006ba0 <Initialize+0x214>)
 8006b08:	9302      	str	r3, [sp, #8]
 8006b0a:	2320      	movs	r3, #32
 8006b0c:	9301      	str	r3, [sp, #4]
 8006b0e:	4b24      	ldr	r3, [pc, #144]	; (8006ba0 <Initialize+0x214>)
 8006b10:	9300      	str	r3, [sp, #0]
 8006b12:	2300      	movs	r3, #0
 8006b14:	2200      	movs	r2, #0
 8006b16:	2101      	movs	r1, #1
 8006b18:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8006b1c:	f7fe f924 	bl	8004d68 <UART2Init>
	UART5Init(115200, ENABLE, 1, 0, UART5_Tx_PIN, UART5_Rx_PIN);
 8006b20:	2304      	movs	r3, #4
 8006b22:	9303      	str	r3, [sp, #12]
 8006b24:	4b1e      	ldr	r3, [pc, #120]	; (8006ba0 <Initialize+0x214>)
 8006b26:	9302      	str	r3, [sp, #8]
 8006b28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b2c:	9301      	str	r3, [sp, #4]
 8006b2e:	4b1a      	ldr	r3, [pc, #104]	; (8006b98 <Initialize+0x20c>)
 8006b30:	9300      	str	r3, [sp, #0]
 8006b32:	2300      	movs	r3, #0
 8006b34:	2201      	movs	r2, #1
 8006b36:	2101      	movs	r1, #1
 8006b38:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8006b3c:	f7fe faa6 	bl	800508c <UART5Init>

	//	UART5TxDMAInit(DMA_Priority_Medium, DISABLE, 2, 1);

	PWMTimeBaseInit(TIM9, 20000, 4);
 8006b40:	2204      	movs	r2, #4
 8006b42:	f644 6120 	movw	r1, #20000	; 0x4e20
 8006b46:	481d      	ldr	r0, [pc, #116]	; (8006bbc <Initialize+0x230>)
 8006b48:	f7fb fa4c 	bl	8001fe4 <PWMTimeBaseInit>
	PWMTimeBaseInit(TIM12, 20000, 2);
 8006b4c:	2202      	movs	r2, #2
 8006b4e:	f644 6120 	movw	r1, #20000	; 0x4e20
 8006b52:	481b      	ldr	r0, [pc, #108]	; (8006bc0 <Initialize+0x234>)
 8006b54:	f7fb fa46 	bl	8001fe4 <PWMTimeBaseInit>

	PWMChannelConfig(TIM9, PWM_CHANNEL_1, PWM_TIM9_CH1_PIN);
 8006b58:	2304      	movs	r3, #4
 8006b5a:	4a0e      	ldr	r2, [pc, #56]	; (8006b94 <Initialize+0x208>)
 8006b5c:	2100      	movs	r1, #0
 8006b5e:	4817      	ldr	r0, [pc, #92]	; (8006bbc <Initialize+0x230>)
 8006b60:	f7fb faea 	bl	8002138 <PWMChannelConfig>
	PWMChannelConfig(TIM9, PWM_CHANNEL_2, PWM_TIM9_CH2_PIN);
 8006b64:	2308      	movs	r3, #8
 8006b66:	4a0b      	ldr	r2, [pc, #44]	; (8006b94 <Initialize+0x208>)
 8006b68:	2101      	movs	r1, #1
 8006b6a:	4814      	ldr	r0, [pc, #80]	; (8006bbc <Initialize+0x230>)
 8006b6c:	f7fb fae4 	bl	8002138 <PWMChannelConfig>
	PWMChannelConfig(TIM12, PWM_CHANNEL_1, PWM_TIM12_CH1_PIN);
 8006b70:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006b74:	4a10      	ldr	r2, [pc, #64]	; (8006bb8 <Initialize+0x22c>)
 8006b76:	2100      	movs	r1, #0
 8006b78:	4811      	ldr	r0, [pc, #68]	; (8006bc0 <Initialize+0x234>)
 8006b7a:	f7fb fadd 	bl	8002138 <PWMChannelConfig>
	PWMChannelConfig(TIM12, PWM_CHANNEL_2, PWM_TIM12_CH2_PIN);
 8006b7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b82:	4a0d      	ldr	r2, [pc, #52]	; (8006bb8 <Initialize+0x22c>)
 8006b84:	2101      	movs	r1, #1
 8006b86:	480e      	ldr	r0, [pc, #56]	; (8006bc0 <Initialize+0x234>)
 8006b88:	f7fb fad6 	bl	8002138 <PWMChannelConfig>
}
 8006b8c:	bf00      	nop
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	40020000 	.word	0x40020000
 8006b98:	40020800 	.word	0x40020800
 8006b9c:	40021000 	.word	0x40021000
 8006ba0:	40020c00 	.word	0x40020c00
 8006ba4:	40020014 	.word	0x40020014
 8006ba8:	40020814 	.word	0x40020814
 8006bac:	40021014 	.word	0x40021014
 8006bb0:	40020c14 	.word	0x40020c14
 8006bb4:	2000080c 	.word	0x2000080c
 8006bb8:	40020400 	.word	0x40020400
 8006bbc:	40014000 	.word	0x40014000
 8006bc0:	40001800 	.word	0x40001800

08006bc4 <wheel_config>:

void wheel_config()
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	af00      	add	r7, sp, #0

	PIDGainSet(SAT, 1.0, &fleft_vel);
 8006bc8:	4977      	ldr	r1, [pc, #476]	; (8006da8 <wheel_config+0x1e4>)
 8006bca:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006bce:	2001      	movs	r0, #1
 8006bd0:	f7fe ff23 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KE, 1 / 13.247, &fleft_vel);
 8006bd4:	4974      	ldr	r1, [pc, #464]	; (8006da8 <wheel_config+0x1e4>)
 8006bd6:	ed9f 0a75 	vldr	s0, [pc, #468]	; 8006dac <wheel_config+0x1e8>
 8006bda:	2002      	movs	r0, #2
 8006bdc:	f7fe ff1d 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KU, 19999.0, &fleft_vel);
 8006be0:	4971      	ldr	r1, [pc, #452]	; (8006da8 <wheel_config+0x1e4>)
 8006be2:	ed9f 0a73 	vldr	s0, [pc, #460]	; 8006db0 <wheel_config+0x1ec>
 8006be6:	2003      	movs	r0, #3
 8006be8:	f7fe ff17 	bl	8005a1a <PIDGainSet>
	//case RNS_F_LEFT_VEL_PID :
	PIDGainSet(KP, 1.7, &fleft_vel);
 8006bec:	496e      	ldr	r1, [pc, #440]	; (8006da8 <wheel_config+0x1e4>)
 8006bee:	ed9f 0a71 	vldr	s0, [pc, #452]	; 8006db4 <wheel_config+0x1f0>
 8006bf2:	2004      	movs	r0, #4
 8006bf4:	f7fe ff11 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KI, 2.0, &fleft_vel);
 8006bf8:	496b      	ldr	r1, [pc, #428]	; (8006da8 <wheel_config+0x1e4>)
 8006bfa:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8006bfe:	2005      	movs	r0, #5
 8006c00:	f7fe ff0b 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KD, 0.0, &fleft_vel);
 8006c04:	4968      	ldr	r1, [pc, #416]	; (8006da8 <wheel_config+0x1e4>)
 8006c06:	ed9f 0a6c 	vldr	s0, [pc, #432]	; 8006db8 <wheel_config+0x1f4>
 8006c0a:	2006      	movs	r0, #6
 8006c0c:	f7fe ff05 	bl	8005a1a <PIDGainSet>
	//case RNS_B_LEFT_VEL_SATEU :
	PIDGainSet(SAT, 1.0, &bleft_vel);
 8006c10:	496a      	ldr	r1, [pc, #424]	; (8006dbc <wheel_config+0x1f8>)
 8006c12:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006c16:	2001      	movs	r0, #1
 8006c18:	f7fe feff 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KE, 1 / 14.588, &bleft_vel);
 8006c1c:	4967      	ldr	r1, [pc, #412]	; (8006dbc <wheel_config+0x1f8>)
 8006c1e:	ed9f 0a68 	vldr	s0, [pc, #416]	; 8006dc0 <wheel_config+0x1fc>
 8006c22:	2002      	movs	r0, #2
 8006c24:	f7fe fef9 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KU, 19999.0, &bleft_vel);
 8006c28:	4964      	ldr	r1, [pc, #400]	; (8006dbc <wheel_config+0x1f8>)
 8006c2a:	ed9f 0a61 	vldr	s0, [pc, #388]	; 8006db0 <wheel_config+0x1ec>
 8006c2e:	2003      	movs	r0, #3
 8006c30:	f7fe fef3 	bl	8005a1a <PIDGainSet>
	//case RNS_B_LEFT_VEL_PID :
	PIDGainSet(KP, 2.5, &bleft_vel);
 8006c34:	4961      	ldr	r1, [pc, #388]	; (8006dbc <wheel_config+0x1f8>)
 8006c36:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 8006c3a:	2004      	movs	r0, #4
 8006c3c:	f7fe feed 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KI, 2.0, &bleft_vel);
 8006c40:	495e      	ldr	r1, [pc, #376]	; (8006dbc <wheel_config+0x1f8>)
 8006c42:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8006c46:	2005      	movs	r0, #5
 8006c48:	f7fe fee7 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KD, 0.0, &bleft_vel);
 8006c4c:	495b      	ldr	r1, [pc, #364]	; (8006dbc <wheel_config+0x1f8>)
 8006c4e:	ed9f 0a5a 	vldr	s0, [pc, #360]	; 8006db8 <wheel_config+0x1f4>
 8006c52:	2006      	movs	r0, #6
 8006c54:	f7fe fee1 	bl	8005a1a <PIDGainSet>
	//case RNS_F_RIGHT_VEL_SATEU :
	PIDGainSet(SAT, 1.0, &fright_vel);
 8006c58:	495a      	ldr	r1, [pc, #360]	; (8006dc4 <wheel_config+0x200>)
 8006c5a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006c5e:	2001      	movs	r0, #1
 8006c60:	f7fe fedb 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KE, 1 / 13.732, &fright_vel);
 8006c64:	4957      	ldr	r1, [pc, #348]	; (8006dc4 <wheel_config+0x200>)
 8006c66:	ed9f 0a58 	vldr	s0, [pc, #352]	; 8006dc8 <wheel_config+0x204>
 8006c6a:	2002      	movs	r0, #2
 8006c6c:	f7fe fed5 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KU, 19999.0, &fright_vel);
 8006c70:	4954      	ldr	r1, [pc, #336]	; (8006dc4 <wheel_config+0x200>)
 8006c72:	ed9f 0a4f 	vldr	s0, [pc, #316]	; 8006db0 <wheel_config+0x1ec>
 8006c76:	2003      	movs	r0, #3
 8006c78:	f7fe fecf 	bl	8005a1a <PIDGainSet>
	//case RNS_F_RIGHT_VEL_PID :
	PIDGainSet(KP, 2.0, &fright_vel);
 8006c7c:	4951      	ldr	r1, [pc, #324]	; (8006dc4 <wheel_config+0x200>)
 8006c7e:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8006c82:	2004      	movs	r0, #4
 8006c84:	f7fe fec9 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KI, 2.0, &fright_vel);
 8006c88:	494e      	ldr	r1, [pc, #312]	; (8006dc4 <wheel_config+0x200>)
 8006c8a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8006c8e:	2005      	movs	r0, #5
 8006c90:	f7fe fec3 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KD, 0.0, &fright_vel);
 8006c94:	494b      	ldr	r1, [pc, #300]	; (8006dc4 <wheel_config+0x200>)
 8006c96:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8006db8 <wheel_config+0x1f4>
 8006c9a:	2006      	movs	r0, #6
 8006c9c:	f7fe febd 	bl	8005a1a <PIDGainSet>
	//case RNS_B_RIGHT_VEL_SATEU :

	PIDGainSet(SAT, 1.0, &bright_vel);
 8006ca0:	494a      	ldr	r1, [pc, #296]	; (8006dcc <wheel_config+0x208>)
 8006ca2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006ca6:	2001      	movs	r0, #1
 8006ca8:	f7fe feb7 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KE, 1 / 12.131, &bright_vel);
 8006cac:	4947      	ldr	r1, [pc, #284]	; (8006dcc <wheel_config+0x208>)
 8006cae:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8006dd0 <wheel_config+0x20c>
 8006cb2:	2002      	movs	r0, #2
 8006cb4:	f7fe feb1 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KU, 19999.0, &bright_vel);
 8006cb8:	4944      	ldr	r1, [pc, #272]	; (8006dcc <wheel_config+0x208>)
 8006cba:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 8006db0 <wheel_config+0x1ec>
 8006cbe:	2003      	movs	r0, #3
 8006cc0:	f7fe feab 	bl	8005a1a <PIDGainSet>

	//case RNS_B_RIGHT_VEL_PID :
	PIDGainSet(KP, 2.4, &bright_vel);
 8006cc4:	4941      	ldr	r1, [pc, #260]	; (8006dcc <wheel_config+0x208>)
 8006cc6:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8006dd4 <wheel_config+0x210>
 8006cca:	2004      	movs	r0, #4
 8006ccc:	f7fe fea5 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KI, 2.0, &bright_vel);
 8006cd0:	493e      	ldr	r1, [pc, #248]	; (8006dcc <wheel_config+0x208>)
 8006cd2:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8006cd6:	2005      	movs	r0, #5
 8006cd8:	f7fe fe9f 	bl	8005a1a <PIDGainSet>
	PIDGainSet(KD, 0.0, &bright_vel);
 8006cdc:	493b      	ldr	r1, [pc, #236]	; (8006dcc <wheel_config+0x208>)
 8006cde:	ed9f 0a36 	vldr	s0, [pc, #216]	; 8006db8 <wheel_config+0x1f4>
 8006ce2:	2006      	movs	r0, #6
 8006ce4:	f7fe fe99 	bl	8005a1a <PIDGainSet>

	dev_cfg.motor_enc_dir = 0b10100100;
 8006ce8:	4b3b      	ldr	r3, [pc, #236]	; (8006dd8 <wheel_config+0x214>)
 8006cea:	22a4      	movs	r2, #164	; 0xa4
 8006cec:	70da      	strb	r2, [r3, #3]
	if (dev_cfg.motor1_enc == 0)
 8006cee:	4b3a      	ldr	r3, [pc, #232]	; (8006dd8 <wheel_config+0x214>)
 8006cf0:	78db      	ldrb	r3, [r3, #3]
 8006cf2:	f003 0310 	and.w	r3, r3, #16
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d104      	bne.n	8006d06 <wheel_config+0x142>
		QEISwap(QEI6, QEI_No_Swap);
 8006cfc:	2100      	movs	r1, #0
 8006cfe:	2006      	movs	r0, #6
 8006d00:	f7fc fb4c 	bl	800339c <QEISwap>
 8006d04:	e003      	b.n	8006d0e <wheel_config+0x14a>
	else
		QEISwap(QEI6, QEI_Swap);
 8006d06:	2101      	movs	r1, #1
 8006d08:	2006      	movs	r0, #6
 8006d0a:	f7fc fb47 	bl	800339c <QEISwap>

	if (dev_cfg.motor2_enc == 0)
 8006d0e:	4b32      	ldr	r3, [pc, #200]	; (8006dd8 <wheel_config+0x214>)
 8006d10:	78db      	ldrb	r3, [r3, #3]
 8006d12:	f003 0320 	and.w	r3, r3, #32
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d104      	bne.n	8006d26 <wheel_config+0x162>
		QEISwap(QEI4, QEI_No_Swap);
 8006d1c:	2100      	movs	r1, #0
 8006d1e:	2004      	movs	r0, #4
 8006d20:	f7fc fb3c 	bl	800339c <QEISwap>
 8006d24:	e003      	b.n	8006d2e <wheel_config+0x16a>
	else
		QEISwap(QEI4, QEI_Swap);
 8006d26:	2101      	movs	r1, #1
 8006d28:	2004      	movs	r0, #4
 8006d2a:	f7fc fb37 	bl	800339c <QEISwap>

	if (dev_cfg.motor3_enc == 0)
 8006d2e:	4b2a      	ldr	r3, [pc, #168]	; (8006dd8 <wheel_config+0x214>)
 8006d30:	78db      	ldrb	r3, [r3, #3]
 8006d32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d104      	bne.n	8006d46 <wheel_config+0x182>
		QEISwap(QEI1, QEI_No_Swap);
 8006d3c:	2100      	movs	r1, #0
 8006d3e:	2001      	movs	r0, #1
 8006d40:	f7fc fb2c 	bl	800339c <QEISwap>
 8006d44:	e003      	b.n	8006d4e <wheel_config+0x18a>
	else
		QEISwap(QEI1, QEI_Swap);
 8006d46:	2101      	movs	r1, #1
 8006d48:	2001      	movs	r0, #1
 8006d4a:	f7fc fb27 	bl	800339c <QEISwap>

	if (dev_cfg.motor4_enc == 0)
 8006d4e:	4b22      	ldr	r3, [pc, #136]	; (8006dd8 <wheel_config+0x214>)
 8006d50:	78db      	ldrb	r3, [r3, #3]
 8006d52:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006d56:	b2db      	uxtb	r3, r3
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d104      	bne.n	8006d66 <wheel_config+0x1a2>
		QEISwap(QEI3, QEI_No_Swap);
 8006d5c:	2100      	movs	r1, #0
 8006d5e:	2003      	movs	r0, #3
 8006d60:	f7fc fb1c 	bl	800339c <QEISwap>
 8006d64:	e003      	b.n	8006d6e <wheel_config+0x1aa>
	else
		QEISwap(QEI3, QEI_Swap);
 8006d66:	2101      	movs	r1, #1
 8006d68:	2003      	movs	r0, #3
 8006d6a:	f7fc fb17 	bl	800339c <QEISwap>

	xPtd = 0.05 / 2000.0 * 3.142;
 8006d6e:	4b1b      	ldr	r3, [pc, #108]	; (8006ddc <wheel_config+0x218>)
 8006d70:	4a1b      	ldr	r2, [pc, #108]	; (8006de0 <wheel_config+0x21c>)
 8006d72:	601a      	str	r2, [r3, #0]
	yPtd = 0.05 / 2000.0 * 3.142;
 8006d74:	4b1b      	ldr	r3, [pc, #108]	; (8006de4 <wheel_config+0x220>)
 8006d76:	4a1a      	ldr	r2, [pc, #104]	; (8006de0 <wheel_config+0x21c>)
 8006d78:	601a      	str	r2, [r3, #0]

	QEISwap(QEI2, QEI_Swap);
 8006d7a:	2101      	movs	r1, #1
 8006d7c:	2002      	movs	r0, #2
 8006d7e:	f7fc fb0d 	bl	800339c <QEISwap>
	QEISwap(QEI5, QEI_No_Swap);
 8006d82:	2100      	movs	r1, #0
 8006d84:	2005      	movs	r0, #5
 8006d86:	f7fc fb09 	bl	800339c <QEISwap>

	fFKcd = 2442.748 / 2444.161;
 8006d8a:	4b17      	ldr	r3, [pc, #92]	; (8006de8 <wheel_config+0x224>)
 8006d8c:	4a17      	ldr	r2, [pc, #92]	; (8006dec <wheel_config+0x228>)
 8006d8e:	601a      	str	r2, [r3, #0]
	fFPtd = 0.150 * 3.142 / 244.2748;
 8006d90:	4b17      	ldr	r3, [pc, #92]	; (8006df0 <wheel_config+0x22c>)
 8006d92:	4a18      	ldr	r2, [pc, #96]	; (8006df4 <wheel_config+0x230>)
 8006d94:	601a      	str	r2, [r3, #0]
	fBKcd = 2438.506 / 2443.219;
 8006d96:	4b18      	ldr	r3, [pc, #96]	; (8006df8 <wheel_config+0x234>)
 8006d98:	4a18      	ldr	r2, [pc, #96]	; (8006dfc <wheel_config+0x238>)
 8006d9a:	601a      	str	r2, [r3, #0]
	fBPtd = 0.150 * 3.142 / 243.8506;
 8006d9c:	4b18      	ldr	r3, [pc, #96]	; (8006e00 <wheel_config+0x23c>)
 8006d9e:	4a19      	ldr	r2, [pc, #100]	; (8006e04 <wheel_config+0x240>)
 8006da0:	601a      	str	r2, [r3, #0]
}
 8006da2:	bf00      	nop
 8006da4:	bd80      	pop	{r7, pc}
 8006da6:	bf00      	nop
 8006da8:	20000950 	.word	0x20000950
 8006dac:	3d9a99de 	.word	0x3d9a99de
 8006db0:	469c3e00 	.word	0x469c3e00
 8006db4:	3fd9999a 	.word	0x3fd9999a
 8006db8:	00000000 	.word	0x00000000
 8006dbc:	200009f8 	.word	0x200009f8
 8006dc0:	3d8c63ad 	.word	0x3d8c63ad
 8006dc4:	200009a4 	.word	0x200009a4
 8006dc8:	3d952404 	.word	0x3d952404
 8006dcc:	20000a4c 	.word	0x20000a4c
 8006dd0:	3da8d2dc 	.word	0x3da8d2dc
 8006dd4:	4019999a 	.word	0x4019999a
 8006dd8:	200007e0 	.word	0x200007e0
 8006ddc:	20000c00 	.word	0x20000c00
 8006de0:	38a4bb36 	.word	0x38a4bb36
 8006de4:	20000c04 	.word	0x20000c04
 8006de8:	20000bf4 	.word	0x20000bf4
 8006dec:	3f7fda1d 	.word	0x3f7fda1d
 8006df0:	20000bf0 	.word	0x20000bf0
 8006df4:	3afce366 	.word	0x3afce366
 8006df8:	20000bfc 	.word	0x20000bfc
 8006dfc:	3f7f8195 	.word	0x3f7f8195
 8006e00:	20000bf8 	.word	0x20000bf8
 8006e04:	3afd5405 	.word	0x3afd5405

08006e08 <button>:

void button(void)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	af00      	add	r7, sp, #0

	if (BUTTON1 == 0)
 8006e0c:	4b54      	ldr	r3, [pc, #336]	; (8006f60 <button+0x158>)
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	f003 0310 	and.w	r3, r3, #16
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d11d      	bne.n	8006e56 <button+0x4e>
	{
		LED2 = 0;
 8006e1a:	4a52      	ldr	r2, [pc, #328]	; (8006f64 <button+0x15c>)
 8006e1c:	7813      	ldrb	r3, [r2, #0]
 8006e1e:	f36f 1345 	bfc	r3, #5, #1
 8006e22:	7013      	strb	r3, [r2, #0]
		mmode++;
 8006e24:	4b50      	ldr	r3, [pc, #320]	; (8006f68 <button+0x160>)
 8006e26:	781b      	ldrb	r3, [r3, #0]
 8006e28:	3301      	adds	r3, #1
 8006e2a:	b2da      	uxtb	r2, r3
 8006e2c:	4b4e      	ldr	r3, [pc, #312]	; (8006f68 <button+0x160>)
 8006e2e:	701a      	strb	r2, [r3, #0]
		while (BUTTON1 == 0)
 8006e30:	e004      	b.n	8006e3c <button+0x34>
		{
			LED2 = 0;
 8006e32:	4a4c      	ldr	r2, [pc, #304]	; (8006f64 <button+0x15c>)
 8006e34:	7813      	ldrb	r3, [r2, #0]
 8006e36:	f36f 1345 	bfc	r3, #5, #1
 8006e3a:	7013      	strb	r3, [r2, #0]
		while (BUTTON1 == 0)
 8006e3c:	4b48      	ldr	r3, [pc, #288]	; (8006f60 <button+0x158>)
 8006e3e:	781b      	ldrb	r3, [r3, #0]
 8006e40:	f003 0310 	and.w	r3, r3, #16
 8006e44:	b2db      	uxtb	r3, r3
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d0f3      	beq.n	8006e32 <button+0x2a>
		}
		LED2 = 1;
 8006e4a:	4a46      	ldr	r2, [pc, #280]	; (8006f64 <button+0x15c>)
 8006e4c:	7813      	ldrb	r3, [r2, #0]
 8006e4e:	f043 0320 	orr.w	r3, r3, #32
 8006e52:	7013      	strb	r3, [r2, #0]
		default:
			mmode = 0;
			break;
		}
	}
}
 8006e54:	e081      	b.n	8006f5a <button+0x152>
	else if (BUTTON2 == 0)
 8006e56:	4b45      	ldr	r3, [pc, #276]	; (8006f6c <button+0x164>)
 8006e58:	785b      	ldrb	r3, [r3, #1]
 8006e5a:	f003 0304 	and.w	r3, r3, #4
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d17a      	bne.n	8006f5a <button+0x152>
		while (BUTTON2 == 0)
 8006e64:	e004      	b.n	8006e70 <button+0x68>
			LED2 = 0;
 8006e66:	4a3f      	ldr	r2, [pc, #252]	; (8006f64 <button+0x15c>)
 8006e68:	7813      	ldrb	r3, [r2, #0]
 8006e6a:	f36f 1345 	bfc	r3, #5, #1
 8006e6e:	7013      	strb	r3, [r2, #0]
		while (BUTTON2 == 0)
 8006e70:	4b3e      	ldr	r3, [pc, #248]	; (8006f6c <button+0x164>)
 8006e72:	785b      	ldrb	r3, [r3, #1]
 8006e74:	f003 0304 	and.w	r3, r3, #4
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d0f3      	beq.n	8006e66 <button+0x5e>
		LED2 = 1;
 8006e7e:	4a39      	ldr	r2, [pc, #228]	; (8006f64 <button+0x15c>)
 8006e80:	7813      	ldrb	r3, [r2, #0]
 8006e82:	f043 0320 	orr.w	r3, r3, #32
 8006e86:	7013      	strb	r3, [r2, #0]
		switch (mmode)
 8006e88:	4b37      	ldr	r3, [pc, #220]	; (8006f68 <button+0x160>)
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	2b04      	cmp	r3, #4
 8006e8e:	d860      	bhi.n	8006f52 <button+0x14a>
 8006e90:	a201      	add	r2, pc, #4	; (adr r2, 8006e98 <button+0x90>)
 8006e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e96:	bf00      	nop
 8006e98:	08006ead 	.word	0x08006ead
 8006e9c:	08006eb9 	.word	0x08006eb9
 8006ea0:	08006eef 	.word	0x08006eef
 8006ea4:	08006f25 	.word	0x08006f25
 8006ea8:	08006f2b 	.word	0x08006f2b
			LED2 = 1;
 8006eac:	4a2d      	ldr	r2, [pc, #180]	; (8006f64 <button+0x15c>)
 8006eae:	7813      	ldrb	r3, [r2, #0]
 8006eb0:	f043 0320 	orr.w	r3, r3, #32
 8006eb4:	7013      	strb	r3, [r2, #0]
			break;
 8006eb6:	e050      	b.n	8006f5a <button+0x152>
			ins.instruction = RNS_PDC;
 8006eb8:	4b2d      	ldr	r3, [pc, #180]	; (8006f70 <button+0x168>)
 8006eba:	2206      	movs	r2, #6
 8006ebc:	701a      	strb	r2, [r3, #0]
			ins.ins_buffer[0].data = 4000;
 8006ebe:	4b2c      	ldr	r3, [pc, #176]	; (8006f70 <button+0x168>)
 8006ec0:	4a2c      	ldr	r2, [pc, #176]	; (8006f74 <button+0x16c>)
 8006ec2:	605a      	str	r2, [r3, #4]
			ins.ins_buffer[1].data = 4000;
 8006ec4:	4b2a      	ldr	r3, [pc, #168]	; (8006f70 <button+0x168>)
 8006ec6:	4a2b      	ldr	r2, [pc, #172]	; (8006f74 <button+0x16c>)
 8006ec8:	609a      	str	r2, [r3, #8]
			ins.ins_buffer[2].data = 4000;
 8006eca:	4b29      	ldr	r3, [pc, #164]	; (8006f70 <button+0x168>)
 8006ecc:	4a29      	ldr	r2, [pc, #164]	; (8006f74 <button+0x16c>)
 8006ece:	60da      	str	r2, [r3, #12]
			ins.ins_buffer[3].data = 4000;
 8006ed0:	4b27      	ldr	r3, [pc, #156]	; (8006f70 <button+0x168>)
 8006ed2:	4a28      	ldr	r2, [pc, #160]	; (8006f74 <button+0x16c>)
 8006ed4:	611a      	str	r2, [r3, #16]
			APPApply(&ins);
 8006ed6:	4826      	ldr	r0, [pc, #152]	; (8006f70 <button+0x168>)
 8006ed8:	f7ff fa78 	bl	80063cc <APPApply>
			APPStart(&ins);
 8006edc:	4824      	ldr	r0, [pc, #144]	; (8006f70 <button+0x168>)
 8006ede:	f7ff fbef 	bl	80066c0 <APPStart>
			sys.activate = 1;
 8006ee2:	4a25      	ldr	r2, [pc, #148]	; (8006f78 <button+0x170>)
 8006ee4:	7813      	ldrb	r3, [r2, #0]
 8006ee6:	f043 0301 	orr.w	r3, r3, #1
 8006eea:	7013      	strb	r3, [r2, #0]
			break;
 8006eec:	e035      	b.n	8006f5a <button+0x152>
			ins.instruction = RNS_PDC;
 8006eee:	4b20      	ldr	r3, [pc, #128]	; (8006f70 <button+0x168>)
 8006ef0:	2206      	movs	r2, #6
 8006ef2:	701a      	strb	r2, [r3, #0]
			ins.ins_buffer[0].data = -4000;
 8006ef4:	4b1e      	ldr	r3, [pc, #120]	; (8006f70 <button+0x168>)
 8006ef6:	4a21      	ldr	r2, [pc, #132]	; (8006f7c <button+0x174>)
 8006ef8:	605a      	str	r2, [r3, #4]
			ins.ins_buffer[1].data = -4000;
 8006efa:	4b1d      	ldr	r3, [pc, #116]	; (8006f70 <button+0x168>)
 8006efc:	4a1f      	ldr	r2, [pc, #124]	; (8006f7c <button+0x174>)
 8006efe:	609a      	str	r2, [r3, #8]
			ins.ins_buffer[2].data = -4000;
 8006f00:	4b1b      	ldr	r3, [pc, #108]	; (8006f70 <button+0x168>)
 8006f02:	4a1e      	ldr	r2, [pc, #120]	; (8006f7c <button+0x174>)
 8006f04:	60da      	str	r2, [r3, #12]
			ins.ins_buffer[3].data = -4000;
 8006f06:	4b1a      	ldr	r3, [pc, #104]	; (8006f70 <button+0x168>)
 8006f08:	4a1c      	ldr	r2, [pc, #112]	; (8006f7c <button+0x174>)
 8006f0a:	611a      	str	r2, [r3, #16]
			APPApply(&ins);
 8006f0c:	4818      	ldr	r0, [pc, #96]	; (8006f70 <button+0x168>)
 8006f0e:	f7ff fa5d 	bl	80063cc <APPApply>
			APPStart(&ins);
 8006f12:	4817      	ldr	r0, [pc, #92]	; (8006f70 <button+0x168>)
 8006f14:	f7ff fbd4 	bl	80066c0 <APPStart>
			sys.activate = 1;
 8006f18:	4a17      	ldr	r2, [pc, #92]	; (8006f78 <button+0x170>)
 8006f1a:	7813      	ldrb	r3, [r2, #0]
 8006f1c:	f043 0301 	orr.w	r3, r3, #1
 8006f20:	7013      	strb	r3, [r2, #0]
			break;
 8006f22:	e01a      	b.n	8006f5a <button+0x152>
			APPStop();
 8006f24:	f7ff fca0 	bl	8006868 <APPStop>
			break;
 8006f28:	e017      	b.n	8006f5a <button+0x152>
			while (BUTTON2 == 1)
 8006f2a:	bf00      	nop
 8006f2c:	4b0f      	ldr	r3, [pc, #60]	; (8006f6c <button+0x164>)
 8006f2e:	785b      	ldrb	r3, [r3, #1]
 8006f30:	f003 0304 	and.w	r3, r3, #4
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d1f8      	bne.n	8006f2c <button+0x124>
			while (BUTTON2 == 0)
 8006f3a:	bf00      	nop
 8006f3c:	4b0b      	ldr	r3, [pc, #44]	; (8006f6c <button+0x164>)
 8006f3e:	785b      	ldrb	r3, [r3, #1]
 8006f40:	f003 0304 	and.w	r3, r3, #4
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d0f8      	beq.n	8006f3c <button+0x134>
			mmode = 0;
 8006f4a:	4b07      	ldr	r3, [pc, #28]	; (8006f68 <button+0x160>)
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	701a      	strb	r2, [r3, #0]
			break;
 8006f50:	e003      	b.n	8006f5a <button+0x152>
			mmode = 0;
 8006f52:	4b05      	ldr	r3, [pc, #20]	; (8006f68 <button+0x160>)
 8006f54:	2200      	movs	r2, #0
 8006f56:	701a      	strb	r2, [r3, #0]
			break;
 8006f58:	bf00      	nop
}
 8006f5a:	bf00      	nop
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop
 8006f60:	40020810 	.word	0x40020810
 8006f64:	40020814 	.word	0x40020814
 8006f68:	20000864 	.word	0x20000864
 8006f6c:	40021010 	.word	0x40021010
 8006f70:	20000868 	.word	0x20000868
 8006f74:	457a0000 	.word	0x457a0000
 8006f78:	2000088c 	.word	0x2000088c
 8006f7c:	c57a0000 	.word	0xc57a0000

08006f80 <TIM1_UP_TIM10_IRQHandler>:

//void SysTick_Handler(void)
//{
//}

void TIM1_UP_TIM10_IRQHandler(void){
 8006f80:	b580      	push	{r7, lr}
 8006f82:	af00      	add	r7, sp, #0

	if (TIM1 -> CR1 == 129)
 8006f84:	4b12      	ldr	r3, [pc, #72]	; (8006fd0 <TIM1_UP_TIM10_IRQHandler+0x50>)
 8006f86:	881b      	ldrh	r3, [r3, #0]
 8006f88:	b29b      	uxth	r3, r3
 8006f8a:	2b81      	cmp	r3, #129	; 0x81
 8006f8c:	d109      	bne.n	8006fa2 <TIM1_UP_TIM10_IRQHandler+0x22>
		BIOS_QEI1.signbit += 1;
 8006f8e:	4b11      	ldr	r3, [pc, #68]	; (8006fd4 <TIM1_UP_TIM10_IRQHandler+0x54>)
 8006f90:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006f94:	b29b      	uxth	r3, r3
 8006f96:	3301      	adds	r3, #1
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	b21a      	sxth	r2, r3
 8006f9c:	4b0d      	ldr	r3, [pc, #52]	; (8006fd4 <TIM1_UP_TIM10_IRQHandler+0x54>)
 8006f9e:	805a      	strh	r2, [r3, #2]
 8006fa0:	e00d      	b.n	8006fbe <TIM1_UP_TIM10_IRQHandler+0x3e>
	else if (TIM1 ->CR1 == 145)
 8006fa2:	4b0b      	ldr	r3, [pc, #44]	; (8006fd0 <TIM1_UP_TIM10_IRQHandler+0x50>)
 8006fa4:	881b      	ldrh	r3, [r3, #0]
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	2b91      	cmp	r3, #145	; 0x91
 8006faa:	d108      	bne.n	8006fbe <TIM1_UP_TIM10_IRQHandler+0x3e>
		BIOS_QEI1.signbit -= 1;
 8006fac:	4b09      	ldr	r3, [pc, #36]	; (8006fd4 <TIM1_UP_TIM10_IRQHandler+0x54>)
 8006fae:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	3b01      	subs	r3, #1
 8006fb6:	b29b      	uxth	r3, r3
 8006fb8:	b21a      	sxth	r2, r3
 8006fba:	4b06      	ldr	r3, [pc, #24]	; (8006fd4 <TIM1_UP_TIM10_IRQHandler+0x54>)
 8006fbc:	805a      	strh	r2, [r3, #2]

	TIM1 -> SR = 0;
 8006fbe:	4b04      	ldr	r3, [pc, #16]	; (8006fd0 <TIM1_UP_TIM10_IRQHandler+0x50>)
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	821a      	strh	r2, [r3, #16]
	QEIDelay(200);
 8006fc4:	20c8      	movs	r0, #200	; 0xc8
 8006fc6:	f7fc fa9b 	bl	8003500 <QEIDelay>


}
 8006fca:	bf00      	nop
 8006fcc:	bd80      	pop	{r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	40010000 	.word	0x40010000
 8006fd4:	20001b68 	.word	0x20001b68

08006fd8 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	af00      	add	r7, sp, #0


	if (TIM2 -> CR1 == 129)
 8006fdc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006fe0:	881b      	ldrh	r3, [r3, #0]
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	2b81      	cmp	r3, #129	; 0x81
 8006fe6:	d109      	bne.n	8006ffc <TIM2_IRQHandler+0x24>
		BIOS_QEI2.signbit += 1;
 8006fe8:	4b10      	ldr	r3, [pc, #64]	; (800702c <TIM2_IRQHandler+0x54>)
 8006fea:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006fee:	b29b      	uxth	r3, r3
 8006ff0:	3301      	adds	r3, #1
 8006ff2:	b29b      	uxth	r3, r3
 8006ff4:	b21a      	sxth	r2, r3
 8006ff6:	4b0d      	ldr	r3, [pc, #52]	; (800702c <TIM2_IRQHandler+0x54>)
 8006ff8:	805a      	strh	r2, [r3, #2]
 8006ffa:	e00e      	b.n	800701a <TIM2_IRQHandler+0x42>
	else if (TIM2 ->CR1 == 145)
 8006ffc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007000:	881b      	ldrh	r3, [r3, #0]
 8007002:	b29b      	uxth	r3, r3
 8007004:	2b91      	cmp	r3, #145	; 0x91
 8007006:	d108      	bne.n	800701a <TIM2_IRQHandler+0x42>
		BIOS_QEI2.signbit -= 1;
 8007008:	4b08      	ldr	r3, [pc, #32]	; (800702c <TIM2_IRQHandler+0x54>)
 800700a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800700e:	b29b      	uxth	r3, r3
 8007010:	3b01      	subs	r3, #1
 8007012:	b29b      	uxth	r3, r3
 8007014:	b21a      	sxth	r2, r3
 8007016:	4b05      	ldr	r3, [pc, #20]	; (800702c <TIM2_IRQHandler+0x54>)
 8007018:	805a      	strh	r2, [r3, #2]
	TIM2 -> SR = 0;
 800701a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800701e:	2200      	movs	r2, #0
 8007020:	821a      	strh	r2, [r3, #16]
	QEIDelay(100);
 8007022:	2064      	movs	r0, #100	; 0x64
 8007024:	f7fc fa6c 	bl	8003500 <QEIDelay>



}
 8007028:	bf00      	nop
 800702a:	bd80      	pop	{r7, pc}
 800702c:	20001b6c 	.word	0x20001b6c

08007030 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8007030:	b580      	push	{r7, lr}
 8007032:	af00      	add	r7, sp, #0


	if (TIM3 -> CR1 == 129)
 8007034:	4b12      	ldr	r3, [pc, #72]	; (8007080 <TIM3_IRQHandler+0x50>)
 8007036:	881b      	ldrh	r3, [r3, #0]
 8007038:	b29b      	uxth	r3, r3
 800703a:	2b81      	cmp	r3, #129	; 0x81
 800703c:	d109      	bne.n	8007052 <TIM3_IRQHandler+0x22>
		BIOS_QEI3.signbit += 1;
 800703e:	4b11      	ldr	r3, [pc, #68]	; (8007084 <TIM3_IRQHandler+0x54>)
 8007040:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8007044:	b29b      	uxth	r3, r3
 8007046:	3301      	adds	r3, #1
 8007048:	b29b      	uxth	r3, r3
 800704a:	b21a      	sxth	r2, r3
 800704c:	4b0d      	ldr	r3, [pc, #52]	; (8007084 <TIM3_IRQHandler+0x54>)
 800704e:	805a      	strh	r2, [r3, #2]
 8007050:	e00d      	b.n	800706e <TIM3_IRQHandler+0x3e>
	else if (TIM3 ->CR1 == 145)
 8007052:	4b0b      	ldr	r3, [pc, #44]	; (8007080 <TIM3_IRQHandler+0x50>)
 8007054:	881b      	ldrh	r3, [r3, #0]
 8007056:	b29b      	uxth	r3, r3
 8007058:	2b91      	cmp	r3, #145	; 0x91
 800705a:	d108      	bne.n	800706e <TIM3_IRQHandler+0x3e>
		BIOS_QEI3.signbit -= 1;
 800705c:	4b09      	ldr	r3, [pc, #36]	; (8007084 <TIM3_IRQHandler+0x54>)
 800705e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8007062:	b29b      	uxth	r3, r3
 8007064:	3b01      	subs	r3, #1
 8007066:	b29b      	uxth	r3, r3
 8007068:	b21a      	sxth	r2, r3
 800706a:	4b06      	ldr	r3, [pc, #24]	; (8007084 <TIM3_IRQHandler+0x54>)
 800706c:	805a      	strh	r2, [r3, #2]

	TIM3 -> SR = 0;
 800706e:	4b04      	ldr	r3, [pc, #16]	; (8007080 <TIM3_IRQHandler+0x50>)
 8007070:	2200      	movs	r2, #0
 8007072:	821a      	strh	r2, [r3, #16]
	QEIDelay(100);
 8007074:	2064      	movs	r0, #100	; 0x64
 8007076:	f7fc fa43 	bl	8003500 <QEIDelay>


}
 800707a:	bf00      	nop
 800707c:	bd80      	pop	{r7, pc}
 800707e:	bf00      	nop
 8007080:	40000400 	.word	0x40000400
 8007084:	20001b64 	.word	0x20001b64

08007088 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8007088:	b580      	push	{r7, lr}
 800708a:	af00      	add	r7, sp, #0


	if (TIM4 -> CR1 == 129)
 800708c:	4b12      	ldr	r3, [pc, #72]	; (80070d8 <TIM4_IRQHandler+0x50>)
 800708e:	881b      	ldrh	r3, [r3, #0]
 8007090:	b29b      	uxth	r3, r3
 8007092:	2b81      	cmp	r3, #129	; 0x81
 8007094:	d109      	bne.n	80070aa <TIM4_IRQHandler+0x22>
		BIOS_QEI4.signbit += 1;
 8007096:	4b11      	ldr	r3, [pc, #68]	; (80070dc <TIM4_IRQHandler+0x54>)
 8007098:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800709c:	b29b      	uxth	r3, r3
 800709e:	3301      	adds	r3, #1
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	b21a      	sxth	r2, r3
 80070a4:	4b0d      	ldr	r3, [pc, #52]	; (80070dc <TIM4_IRQHandler+0x54>)
 80070a6:	805a      	strh	r2, [r3, #2]
 80070a8:	e00d      	b.n	80070c6 <TIM4_IRQHandler+0x3e>
	else if (TIM4 ->CR1 == 145)
 80070aa:	4b0b      	ldr	r3, [pc, #44]	; (80070d8 <TIM4_IRQHandler+0x50>)
 80070ac:	881b      	ldrh	r3, [r3, #0]
 80070ae:	b29b      	uxth	r3, r3
 80070b0:	2b91      	cmp	r3, #145	; 0x91
 80070b2:	d108      	bne.n	80070c6 <TIM4_IRQHandler+0x3e>
		BIOS_QEI4.signbit -= 1;
 80070b4:	4b09      	ldr	r3, [pc, #36]	; (80070dc <TIM4_IRQHandler+0x54>)
 80070b6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80070ba:	b29b      	uxth	r3, r3
 80070bc:	3b01      	subs	r3, #1
 80070be:	b29b      	uxth	r3, r3
 80070c0:	b21a      	sxth	r2, r3
 80070c2:	4b06      	ldr	r3, [pc, #24]	; (80070dc <TIM4_IRQHandler+0x54>)
 80070c4:	805a      	strh	r2, [r3, #2]

	TIM4 -> SR = 0;
 80070c6:	4b04      	ldr	r3, [pc, #16]	; (80070d8 <TIM4_IRQHandler+0x50>)
 80070c8:	2200      	movs	r2, #0
 80070ca:	821a      	strh	r2, [r3, #16]
	QEIDelay(100);
 80070cc:	2064      	movs	r0, #100	; 0x64
 80070ce:	f7fc fa17 	bl	8003500 <QEIDelay>


}
 80070d2:	bf00      	nop
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	40000800 	.word	0x40000800
 80070dc:	20001b8c 	.word	0x20001b8c

080070e0 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void){
 80070e0:	b580      	push	{r7, lr}
 80070e2:	af00      	add	r7, sp, #0


	if (TIM5 -> CR1 == 129)
 80070e4:	4b12      	ldr	r3, [pc, #72]	; (8007130 <TIM5_IRQHandler+0x50>)
 80070e6:	881b      	ldrh	r3, [r3, #0]
 80070e8:	b29b      	uxth	r3, r3
 80070ea:	2b81      	cmp	r3, #129	; 0x81
 80070ec:	d109      	bne.n	8007102 <TIM5_IRQHandler+0x22>
		BIOS_QEI5.signbit += 1;
 80070ee:	4b11      	ldr	r3, [pc, #68]	; (8007134 <TIM5_IRQHandler+0x54>)
 80070f0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	3301      	adds	r3, #1
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	b21a      	sxth	r2, r3
 80070fc:	4b0d      	ldr	r3, [pc, #52]	; (8007134 <TIM5_IRQHandler+0x54>)
 80070fe:	805a      	strh	r2, [r3, #2]
 8007100:	e00d      	b.n	800711e <TIM5_IRQHandler+0x3e>
	else if (TIM5 ->CR1 == 145)
 8007102:	4b0b      	ldr	r3, [pc, #44]	; (8007130 <TIM5_IRQHandler+0x50>)
 8007104:	881b      	ldrh	r3, [r3, #0]
 8007106:	b29b      	uxth	r3, r3
 8007108:	2b91      	cmp	r3, #145	; 0x91
 800710a:	d108      	bne.n	800711e <TIM5_IRQHandler+0x3e>
		BIOS_QEI5.signbit -= 1;
 800710c:	4b09      	ldr	r3, [pc, #36]	; (8007134 <TIM5_IRQHandler+0x54>)
 800710e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8007112:	b29b      	uxth	r3, r3
 8007114:	3b01      	subs	r3, #1
 8007116:	b29b      	uxth	r3, r3
 8007118:	b21a      	sxth	r2, r3
 800711a:	4b06      	ldr	r3, [pc, #24]	; (8007134 <TIM5_IRQHandler+0x54>)
 800711c:	805a      	strh	r2, [r3, #2]

	TIM5 -> SR = 0;
 800711e:	4b04      	ldr	r3, [pc, #16]	; (8007130 <TIM5_IRQHandler+0x50>)
 8007120:	2200      	movs	r2, #0
 8007122:	821a      	strh	r2, [r3, #16]
	QEIDelay(100);
 8007124:	2064      	movs	r0, #100	; 0x64
 8007126:	f7fc f9eb 	bl	8003500 <QEIDelay>

}
 800712a:	bf00      	nop
 800712c:	bd80      	pop	{r7, pc}
 800712e:	bf00      	nop
 8007130:	40000c00 	.word	0x40000c00
 8007134:	20001b88 	.word	0x20001b88

08007138 <TIM8_UP_TIM13_IRQHandler>:

void TIM8_UP_TIM13_IRQHandler(void){
 8007138:	b580      	push	{r7, lr}
 800713a:	af00      	add	r7, sp, #0


	if (TIM8 -> CR1 == 129)
 800713c:	4b12      	ldr	r3, [pc, #72]	; (8007188 <TIM8_UP_TIM13_IRQHandler+0x50>)
 800713e:	881b      	ldrh	r3, [r3, #0]
 8007140:	b29b      	uxth	r3, r3
 8007142:	2b81      	cmp	r3, #129	; 0x81
 8007144:	d109      	bne.n	800715a <TIM8_UP_TIM13_IRQHandler+0x22>
		BIOS_QEI6.signbit += 1;
 8007146:	4b11      	ldr	r3, [pc, #68]	; (800718c <TIM8_UP_TIM13_IRQHandler+0x54>)
 8007148:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800714c:	b29b      	uxth	r3, r3
 800714e:	3301      	adds	r3, #1
 8007150:	b29b      	uxth	r3, r3
 8007152:	b21a      	sxth	r2, r3
 8007154:	4b0d      	ldr	r3, [pc, #52]	; (800718c <TIM8_UP_TIM13_IRQHandler+0x54>)
 8007156:	805a      	strh	r2, [r3, #2]
 8007158:	e00d      	b.n	8007176 <TIM8_UP_TIM13_IRQHandler+0x3e>
	else if (TIM8 ->CR1 == 145)
 800715a:	4b0b      	ldr	r3, [pc, #44]	; (8007188 <TIM8_UP_TIM13_IRQHandler+0x50>)
 800715c:	881b      	ldrh	r3, [r3, #0]
 800715e:	b29b      	uxth	r3, r3
 8007160:	2b91      	cmp	r3, #145	; 0x91
 8007162:	d108      	bne.n	8007176 <TIM8_UP_TIM13_IRQHandler+0x3e>
		BIOS_QEI6.signbit -= 1;
 8007164:	4b09      	ldr	r3, [pc, #36]	; (800718c <TIM8_UP_TIM13_IRQHandler+0x54>)
 8007166:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800716a:	b29b      	uxth	r3, r3
 800716c:	3b01      	subs	r3, #1
 800716e:	b29b      	uxth	r3, r3
 8007170:	b21a      	sxth	r2, r3
 8007172:	4b06      	ldr	r3, [pc, #24]	; (800718c <TIM8_UP_TIM13_IRQHandler+0x54>)
 8007174:	805a      	strh	r2, [r3, #2]

	TIM8 -> SR = 0;
 8007176:	4b04      	ldr	r3, [pc, #16]	; (8007188 <TIM8_UP_TIM13_IRQHandler+0x50>)
 8007178:	2200      	movs	r2, #0
 800717a:	821a      	strh	r2, [r3, #16]
	QEIDelay(200);
 800717c:	20c8      	movs	r0, #200	; 0xc8
 800717e:	f7fc f9bf 	bl	8003500 <QEIDelay>


}
 8007182:	bf00      	nop
 8007184:	bd80      	pop	{r7, pc}
 8007186:	bf00      	nop
 8007188:	40010400 	.word	0x40010400
 800718c:	20001b90 	.word	0x20001b90

08007190 <TIM7_IRQHandler>:
/********************************************/
/*			TIMERS INTERRUPT				*/
/********************************************/


void TIM7_IRQHandler(void){
 8007190:	b580      	push	{r7, lr}
 8007192:	af00      	add	r7, sp, #0

	if (TIM_GetITStatus(TIM7, TIM_IT_Update) != RESET){
 8007194:	2101      	movs	r1, #1
 8007196:	4808      	ldr	r0, [pc, #32]	; (80071b8 <TIM7_IRQHandler+0x28>)
 8007198:	f7fa fb1a 	bl	80017d0 <TIM_GetITStatus>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d007      	beq.n	80071b2 <TIM7_IRQHandler+0x22>
		SHIFTREGShift(&SR);
 80071a2:	4806      	ldr	r0, [pc, #24]	; (80071bc <TIM7_IRQHandler+0x2c>)
 80071a4:	f7fd fc05 	bl	80049b2 <SHIFTREGShift>
		TIM_ClearITPendingBit(TIM7, TIM_IT_Update);
 80071a8:	2101      	movs	r1, #1
 80071aa:	4803      	ldr	r0, [pc, #12]	; (80071b8 <TIM7_IRQHandler+0x28>)
 80071ac:	f7fa fb3a 	bl	8001824 <TIM_ClearITPendingBit>
	}

	return;
 80071b0:	bf00      	nop
 80071b2:	bf00      	nop
}
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	bf00      	nop
 80071b8:	40001400 	.word	0x40001400
 80071bc:	2000080c 	.word	0x2000080c

080071c0 <TIM8_TRG_COM_TIM14_IRQHandler>:




void TIM8_TRG_COM_TIM14_IRQHandler(void){
 80071c0:	b580      	push	{r7, lr}
 80071c2:	af00      	add	r7, sp, #0


	if (TIM_GetITStatus(TIM14, TIM_IT_Update) != RESET){
 80071c4:	2101      	movs	r1, #1
 80071c6:	4806      	ldr	r0, [pc, #24]	; (80071e0 <TIM8_TRG_COM_TIM14_IRQHandler+0x20>)
 80071c8:	f7fa fb02 	bl	80017d0 <TIM_GetITStatus>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d004      	beq.n	80071dc <TIM8_TRG_COM_TIM14_IRQHandler+0x1c>
	  TIM_ClearITPendingBit(TIM14, TIM_IT_Update);
 80071d2:	2101      	movs	r1, #1
 80071d4:	4802      	ldr	r0, [pc, #8]	; (80071e0 <TIM8_TRG_COM_TIM14_IRQHandler+0x20>)
 80071d6:	f7fa fb25 	bl	8001824 <TIM_ClearITPendingBit>

	}

	return;
 80071da:	bf00      	nop
 80071dc:	bf00      	nop
}
 80071de:	bd80      	pop	{r7, pc}
 80071e0:	40002000 	.word	0x40002000

080071e4 <UART5_IRQHandler>:

void UART5_IRQHandler(void)
{
 80071e4:	b590      	push	{r4, r7, lr}
 80071e6:	b085      	sub	sp, #20
 80071e8:	af02      	add	r7, sp, #8
	if(USART_GetITStatus(UART5,USART_IT_RXNE)!=RESET){
 80071ea:	f240 5125 	movw	r1, #1317	; 0x525
 80071ee:	4841      	ldr	r0, [pc, #260]	; (80072f4 <UART5_IRQHandler+0x110>)
 80071f0:	f7fa fcd6 	bl	8001ba0 <USART_GetITStatus>
 80071f4:	4603      	mov	r3, r0
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d073      	beq.n	80072e2 <UART5_IRQHandler+0xfe>
		rcvdata = ReadUART(UART5);
 80071fa:	483e      	ldr	r0, [pc, #248]	; (80072f4 <UART5_IRQHandler+0x110>)
 80071fc:	f7fe f8d8 	bl	80053b0 <ReadUART>
 8007200:	4603      	mov	r3, r0
 8007202:	461a      	mov	r2, r3
 8007204:	4b3c      	ldr	r3, [pc, #240]	; (80072f8 <UART5_IRQHandler+0x114>)
 8007206:	701a      	strb	r2, [r3, #0]
		if(rcvdata == '\n'){
 8007208:	4b3b      	ldr	r3, [pc, #236]	; (80072f8 <UART5_IRQHandler+0x114>)
 800720a:	781b      	ldrb	r3, [r3, #0]
 800720c:	2b0a      	cmp	r3, #10
 800720e:	d151      	bne.n	80072b4 <UART5_IRQHandler+0xd0>
			for(int i = u5rx_count; i < 25; i++)
 8007210:	4b3a      	ldr	r3, [pc, #232]	; (80072fc <UART5_IRQHandler+0x118>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	607b      	str	r3, [r7, #4]
 8007216:	e007      	b.n	8007228 <UART5_IRQHandler+0x44>
				c[i] = '\0';
 8007218:	4a39      	ldr	r2, [pc, #228]	; (8007300 <UART5_IRQHandler+0x11c>)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4413      	add	r3, r2
 800721e:	2200      	movs	r2, #0
 8007220:	701a      	strb	r2, [r3, #0]
			for(int i = u5rx_count; i < 25; i++)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	3301      	adds	r3, #1
 8007226:	607b      	str	r3, [r7, #4]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2b18      	cmp	r3, #24
 800722c:	ddf4      	ble.n	8007218 <UART5_IRQHandler+0x34>
			u5rx_count = 0;
 800722e:	4b33      	ldr	r3, [pc, #204]	; (80072fc <UART5_IRQHandler+0x118>)
 8007230:	2200      	movs	r2, #0
 8007232:	601a      	str	r2, [r3, #0]
			sscanf(c, "%u%d%u", &header, &yaw, &lastbyte);
 8007234:	4b33      	ldr	r3, [pc, #204]	; (8007304 <UART5_IRQHandler+0x120>)
 8007236:	9300      	str	r3, [sp, #0]
 8007238:	4b33      	ldr	r3, [pc, #204]	; (8007308 <UART5_IRQHandler+0x124>)
 800723a:	4a34      	ldr	r2, [pc, #208]	; (800730c <UART5_IRQHandler+0x128>)
 800723c:	4934      	ldr	r1, [pc, #208]	; (8007310 <UART5_IRQHandler+0x12c>)
 800723e:	4830      	ldr	r0, [pc, #192]	; (8007300 <UART5_IRQHandler+0x11c>)
 8007240:	f007 fd46 	bl	800ecd0 <siscanf>
			checksum = header + yaw + lastbyte;
 8007244:	4b31      	ldr	r3, [pc, #196]	; (800730c <UART5_IRQHandler+0x128>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a2f      	ldr	r2, [pc, #188]	; (8007308 <UART5_IRQHandler+0x124>)
 800724a:	6812      	ldr	r2, [r2, #0]
 800724c:	441a      	add	r2, r3
 800724e:	4b2d      	ldr	r3, [pc, #180]	; (8007304 <UART5_IRQHandler+0x120>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4413      	add	r3, r2
 8007254:	4a2f      	ldr	r2, [pc, #188]	; (8007314 <UART5_IRQHandler+0x130>)
 8007256:	6013      	str	r3, [r2, #0]
			if(!(checksum & 0xFF)){
 8007258:	4b2e      	ldr	r3, [pc, #184]	; (8007314 <UART5_IRQHandler+0x130>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b00      	cmp	r3, #0
 8007260:	d139      	bne.n	80072d6 <UART5_IRQHandler+0xf2>
				fyaw = yaw/100.0+180.0;
 8007262:	4b29      	ldr	r3, [pc, #164]	; (8007308 <UART5_IRQHandler+0x124>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4618      	mov	r0, r3
 8007268:	f7f9 f95c 	bl	8000524 <__aeabi_i2d>
 800726c:	f04f 0200 	mov.w	r2, #0
 8007270:	4b29      	ldr	r3, [pc, #164]	; (8007318 <UART5_IRQHandler+0x134>)
 8007272:	f7f9 fae7 	bl	8000844 <__aeabi_ddiv>
 8007276:	4603      	mov	r3, r0
 8007278:	460c      	mov	r4, r1
 800727a:	4618      	mov	r0, r3
 800727c:	4621      	mov	r1, r4
 800727e:	f04f 0200 	mov.w	r2, #0
 8007282:	4b26      	ldr	r3, [pc, #152]	; (800731c <UART5_IRQHandler+0x138>)
 8007284:	f7f9 f802 	bl	800028c <__adddf3>
 8007288:	4603      	mov	r3, r0
 800728a:	460c      	mov	r4, r1
 800728c:	4618      	mov	r0, r3
 800728e:	4621      	mov	r1, r4
 8007290:	f7f9 fc86 	bl	8000ba0 <__aeabi_d2f>
 8007294:	4602      	mov	r2, r0
 8007296:	4b22      	ldr	r3, [pc, #136]	; (8007320 <UART5_IRQHandler+0x13c>)
 8007298:	601a      	str	r2, [r3, #0]
				LED3=!LED3;
 800729a:	4a22      	ldr	r2, [pc, #136]	; (8007324 <UART5_IRQHandler+0x140>)
 800729c:	4b21      	ldr	r3, [pc, #132]	; (8007324 <UART5_IRQHandler+0x140>)
 800729e:	781b      	ldrb	r3, [r3, #0]
 80072a0:	b25b      	sxtb	r3, r3
 80072a2:	43db      	mvns	r3, r3
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	09db      	lsrs	r3, r3, #7
 80072a8:	b2d9      	uxtb	r1, r3
 80072aa:	7813      	ldrb	r3, [r2, #0]
 80072ac:	f361 13c7 	bfi	r3, r1, #7, #1
 80072b0:	7013      	strb	r3, [r2, #0]
 80072b2:	e010      	b.n	80072d6 <UART5_IRQHandler+0xf2>
			}
		}else if(u5rx_count > 25){
 80072b4:	4b11      	ldr	r3, [pc, #68]	; (80072fc <UART5_IRQHandler+0x118>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	2b19      	cmp	r3, #25
 80072ba:	d903      	bls.n	80072c4 <UART5_IRQHandler+0xe0>
			u5rx_count = 0;
 80072bc:	4b0f      	ldr	r3, [pc, #60]	; (80072fc <UART5_IRQHandler+0x118>)
 80072be:	2200      	movs	r2, #0
 80072c0:	601a      	str	r2, [r3, #0]
 80072c2:	e008      	b.n	80072d6 <UART5_IRQHandler+0xf2>
		}else{
			c[u5rx_count++] = rcvdata;
 80072c4:	4b0d      	ldr	r3, [pc, #52]	; (80072fc <UART5_IRQHandler+0x118>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	1c5a      	adds	r2, r3, #1
 80072ca:	490c      	ldr	r1, [pc, #48]	; (80072fc <UART5_IRQHandler+0x118>)
 80072cc:	600a      	str	r2, [r1, #0]
 80072ce:	4a0a      	ldr	r2, [pc, #40]	; (80072f8 <UART5_IRQHandler+0x114>)
 80072d0:	7811      	ldrb	r1, [r2, #0]
 80072d2:	4a0b      	ldr	r2, [pc, #44]	; (8007300 <UART5_IRQHandler+0x11c>)
 80072d4:	54d1      	strb	r1, [r2, r3]
		}
		USART_ClearITPendingBit(UART5,USART_IT_RXNE);
 80072d6:	f240 5125 	movw	r1, #1317	; 0x525
 80072da:	4806      	ldr	r0, [pc, #24]	; (80072f4 <UART5_IRQHandler+0x110>)
 80072dc:	f7fa fcbb 	bl	8001c56 <USART_ClearITPendingBit>
	} else {
		USART_ClearITPendingBit(UART5,USART_IT_RXNE);
	}
}
 80072e0:	e004      	b.n	80072ec <UART5_IRQHandler+0x108>
		USART_ClearITPendingBit(UART5,USART_IT_RXNE);
 80072e2:	f240 5125 	movw	r1, #1317	; 0x525
 80072e6:	4803      	ldr	r0, [pc, #12]	; (80072f4 <UART5_IRQHandler+0x110>)
 80072e8:	f7fa fcb5 	bl	8001c56 <USART_ClearITPendingBit>
}
 80072ec:	bf00      	nop
 80072ee:	370c      	adds	r7, #12
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd90      	pop	{r4, r7, pc}
 80072f4:	40005000 	.word	0x40005000
 80072f8:	20000cf4 	.word	0x20000cf4
 80072fc:	20000ce0 	.word	0x20000ce0
 8007300:	20000cf8 	.word	0x20000cf8
 8007304:	20000ce8 	.word	0x20000ce8
 8007308:	20000cf0 	.word	0x20000cf0
 800730c:	20000ce4 	.word	0x20000ce4
 8007310:	0800f8b0 	.word	0x0800f8b0
 8007314:	20000cec 	.word	0x20000cec
 8007318:	40590000 	.word	0x40590000
 800731c:	40668000 	.word	0x40668000
 8007320:	20000c5c 	.word	0x20000c5c
 8007324:	40021014 	.word	0x40021014

08007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>:
   * @param[in] f value to serialize.
   *
   * @return number of bytes to advance the buffer pointer.
   *
   */
  static int serializeAvrFloat64(unsigned char* outbuffer, const float f)
 8007328:	b480      	push	{r7}
 800732a:	b087      	sub	sp, #28
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	ed87 0a00 	vstr	s0, [r7]
  {
    const int32_t* val = (int32_t*) &f;
 8007334:	463b      	mov	r3, r7
 8007336:	613b      	str	r3, [r7, #16]
    int32_t exp = ((*val >> 23) & 255);
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	15db      	asrs	r3, r3, #23
 800733e:	b2db      	uxtb	r3, r3
 8007340:	617b      	str	r3, [r7, #20]
    if (exp != 0)
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d003      	beq.n	8007350 <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x28>
    {
      exp += 1023 - 127;
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	f503 7360 	add.w	r3, r3, #896	; 0x380
 800734e:	617b      	str	r3, [r7, #20]
    }

    int32_t sig = *val;
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	60fb      	str	r3, [r7, #12]
    *(outbuffer++) = 0;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	1c5a      	adds	r2, r3, #1
 800735a:	607a      	str	r2, [r7, #4]
 800735c:	2200      	movs	r2, #0
 800735e:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = 0;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	1c5a      	adds	r2, r3, #1
 8007364:	607a      	str	r2, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = 0;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	1c5a      	adds	r2, r3, #1
 800736e:	607a      	str	r2, [r7, #4]
 8007370:	2200      	movs	r2, #0
 8007372:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig << 5) & 0xff;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	1c5a      	adds	r2, r3, #1
 8007378:	607a      	str	r2, [r7, #4]
 800737a:	68fa      	ldr	r2, [r7, #12]
 800737c:	0152      	lsls	r2, r2, #5
 800737e:	b2d2      	uxtb	r2, r2
 8007380:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig >> 3) & 0xff;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	1c5a      	adds	r2, r3, #1
 8007386:	607a      	str	r2, [r7, #4]
 8007388:	68fa      	ldr	r2, [r7, #12]
 800738a:	10d2      	asrs	r2, r2, #3
 800738c:	b2d2      	uxtb	r2, r2
 800738e:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig >> 11) & 0xff;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	1c5a      	adds	r2, r3, #1
 8007394:	607a      	str	r2, [r7, #4]
 8007396:	68fa      	ldr	r2, [r7, #12]
 8007398:	12d2      	asrs	r2, r2, #11
 800739a:	b2d2      	uxtb	r2, r2
 800739c:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((sig >> 19) & 0x0F);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	1c5a      	adds	r2, r3, #1
 80073a2:	607a      	str	r2, [r7, #4]
 80073a4:	697a      	ldr	r2, [r7, #20]
 80073a6:	0112      	lsls	r2, r2, #4
 80073a8:	b251      	sxtb	r1, r2
 80073aa:	68fa      	ldr	r2, [r7, #12]
 80073ac:	14d2      	asrs	r2, r2, #19
 80073ae:	b252      	sxtb	r2, r2
 80073b0:	f002 020f 	and.w	r2, r2, #15
 80073b4:	b252      	sxtb	r2, r2
 80073b6:	430a      	orrs	r2, r1
 80073b8:	b252      	sxtb	r2, r2
 80073ba:	b2d2      	uxtb	r2, r2
 80073bc:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (exp >> 4) & 0x7F;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	1c5a      	adds	r2, r3, #1
 80073c2:	607a      	str	r2, [r7, #4]
 80073c4:	697a      	ldr	r2, [r7, #20]
 80073c6:	1112      	asrs	r2, r2, #4
 80073c8:	b2d2      	uxtb	r2, r2
 80073ca:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80073ce:	b2d2      	uxtb	r2, r2
 80073d0:	701a      	strb	r2, [r3, #0]

    // Mark negative bit as necessary.
    if (f < 0)
 80073d2:	edd7 7a00 	vldr	s15, [r7]
 80073d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80073da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073de:	d508      	bpl.n	80073f2 <_ZN3ros3Msg19serializeAvrFloat64EPhf+0xca>
    {
      *(outbuffer - 1) |= 0x80;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	3b01      	subs	r3, #1
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	3a01      	subs	r2, #1
 80073e8:	7812      	ldrb	r2, [r2, #0]
 80073ea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80073ee:	b2d2      	uxtb	r2, r2
 80073f0:	701a      	strb	r2, [r3, #0]
    }

    return 8;
 80073f2:	2308      	movs	r3, #8
  }
 80073f4:	4618      	mov	r0, r3
 80073f6:	371c      	adds	r7, #28
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>:
   * @param[in] inbuffer pointer for buffer to deserialize from.
   * @param[out] f pointer to place the deserialized value in.
   *
   * @return number of bytes to advance the buffer pointer.
   */
  static int deserializeAvrFloat64(const unsigned char* inbuffer, float* f)
 8007400:	b480      	push	{r7}
 8007402:	b085      	sub	sp, #20
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	6039      	str	r1, [r7, #0]
  {
    uint32_t* val = (uint32_t*)f;
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	60fb      	str	r3, [r7, #12]
    inbuffer += 3;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	3303      	adds	r3, #3
 8007412:	607b      	str	r3, [r7, #4]

    // Copy truncated mantissa.
    *val = ((uint32_t)(*(inbuffer++)) >> 5 & 0x07);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	1c5a      	adds	r2, r3, #1
 8007418:	607a      	str	r2, [r7, #4]
 800741a:	781b      	ldrb	r3, [r3, #0]
 800741c:	095b      	lsrs	r3, r3, #5
 800741e:	f003 0207 	and.w	r2, r3, #7
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 3;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	1c5a      	adds	r2, r3, #1
 800742a:	607a      	str	r2, [r7, #4]
 800742c:	781b      	ldrb	r3, [r3, #0]
 800742e:	00db      	lsls	r3, r3, #3
 8007430:	68fa      	ldr	r2, [r7, #12]
 8007432:	6812      	ldr	r2, [r2, #0]
 8007434:	431a      	orrs	r2, r3
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 11;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	1c5a      	adds	r2, r3, #1
 800743e:	607a      	str	r2, [r7, #4]
 8007440:	781b      	ldrb	r3, [r3, #0]
 8007442:	02db      	lsls	r3, r3, #11
 8007444:	68fa      	ldr	r2, [r7, #12]
 8007446:	6812      	ldr	r2, [r2, #0]
 8007448:	431a      	orrs	r2, r3
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*inbuffer) & 0x0f) << 19;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	781b      	ldrb	r3, [r3, #0]
 8007456:	04db      	lsls	r3, r3, #19
 8007458:	f403 03f0 	and.w	r3, r3, #7864320	; 0x780000
 800745c:	431a      	orrs	r2, r3
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	601a      	str	r2, [r3, #0]

    // Copy truncated exponent.
    uint32_t exp = ((uint32_t)(*(inbuffer++)) & 0xf0) >> 4;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	1c5a      	adds	r2, r3, #1
 8007466:	607a      	str	r2, [r7, #4]
 8007468:	781b      	ldrb	r3, [r3, #0]
 800746a:	091b      	lsrs	r3, r3, #4
 800746c:	f003 030f 	and.w	r3, r3, #15
 8007470:	60bb      	str	r3, [r7, #8]
    exp |= ((uint32_t)(*inbuffer) & 0x7f) << 4;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	011b      	lsls	r3, r3, #4
 8007478:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800747c:	68ba      	ldr	r2, [r7, #8]
 800747e:	4313      	orrs	r3, r2
 8007480:	60bb      	str	r3, [r7, #8]
    if (exp != 0)
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d008      	beq.n	800749a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0x9a>
    {
      *val |= ((exp) - 1023 + 127) << 23;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 8007492:	05db      	lsls	r3, r3, #23
 8007494:	431a      	orrs	r2, r3
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	601a      	str	r2, [r3, #0]
    }

    // Copy negative sign.
    *val |= ((uint32_t)(*(inbuffer++)) & 0x80) << 24;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	1c5a      	adds	r2, r3, #1
 800749e:	607a      	str	r2, [r7, #4]
 80074a0:	781b      	ldrb	r3, [r3, #0]
 80074a2:	061b      	lsls	r3, r3, #24
 80074a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80074a8:	68fa      	ldr	r2, [r7, #12]
 80074aa:	6812      	ldr	r2, [r2, #0]
 80074ac:	431a      	orrs	r2, r3
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	601a      	str	r2, [r3, #0]

    return 8;
 80074b2:	2308      	movs	r3, #8
  }
 80074b4:	4618      	mov	r0, r3
 80074b6:	3714      	adds	r7, #20
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr

080074c0 <_ZN3ros3MsgC1Ev>:
class Msg
 80074c0:	b480      	push	{r7}
 80074c2:	b083      	sub	sp, #12
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
 80074c8:	4a04      	ldr	r2, [pc, #16]	; (80074dc <_ZN3ros3MsgC1Ev+0x1c>)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	601a      	str	r2, [r3, #0]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4618      	mov	r0, r3
 80074d2:	370c      	adds	r7, #12
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr
 80074dc:	08010108 	.word	0x08010108

080074e0 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b082      	sub	sp, #8
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	4618      	mov	r0, r3
 80074ec:	f7ff ffe8 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 80074f0:	4a06      	ldr	r2, [pc, #24]	; (800750c <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	601a      	str	r2, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	711a      	strb	r2, [r3, #4]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	4a04      	ldr	r2, [pc, #16]	; (8007510 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 8007500:	609a      	str	r2, [r3, #8]
    {
    }
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4618      	mov	r0, r3
 8007506:	3708      	adds	r7, #8
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}
 800750c:	080100f0 	.word	0x080100f0
 8007510:	0800f8b8 	.word	0x0800f8b8

08007514 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800751e:	2300      	movs	r3, #0
 8007520:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	683a      	ldr	r2, [r7, #0]
 8007526:	4413      	add	r3, r2
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	7912      	ldrb	r2, [r2, #4]
 800752c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	3301      	adds	r3, #1
 8007532:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	4618      	mov	r0, r3
 800753a:	f7f8 fe49 	bl	80001d0 <strlen>
 800753e:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	683a      	ldr	r2, [r7, #0]
 8007544:	4413      	add	r3, r2
 8007546:	68b9      	ldr	r1, [r7, #8]
 8007548:	4618      	mov	r0, r3
 800754a:	f003 f915 	bl	800a778 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	3304      	adds	r3, #4
 8007552:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	683a      	ldr	r2, [r7, #0]
 8007558:	18d0      	adds	r0, r2, r3
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	68ba      	ldr	r2, [r7, #8]
 8007560:	4619      	mov	r1, r3
 8007562:	f007 fb5d 	bl	800ec20 <memcpy>
      offset += length_msg;
 8007566:	68fa      	ldr	r2, [r7, #12]
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	4413      	add	r3, r2
 800756c:	60fb      	str	r3, [r7, #12]
      return offset;
 800756e:	68fb      	ldr	r3, [r7, #12]
    }
 8007570:	4618      	mov	r0, r3
 8007572:	3710      	adds	r7, #16
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8007578:	b580      	push	{r7, lr}
 800757a:	b086      	sub	sp, #24
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8007582:	2300      	movs	r3, #0
 8007584:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	683a      	ldr	r2, [r7, #0]
 800758a:	4413      	add	r3, r2
 800758c:	781a      	ldrb	r2, [r3, #0]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	3301      	adds	r3, #1
 8007596:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	683a      	ldr	r2, [r7, #0]
 800759c:	441a      	add	r2, r3
 800759e:	f107 030c 	add.w	r3, r7, #12
 80075a2:	4611      	mov	r1, r2
 80075a4:	4618      	mov	r0, r3
 80075a6:	f003 f905 	bl	800a7b4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	3304      	adds	r3, #4
 80075ae:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	617b      	str	r3, [r7, #20]
 80075b4:	693a      	ldr	r2, [r7, #16]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	441a      	add	r2, r3
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	429a      	cmp	r2, r3
 80075be:	d90c      	bls.n	80075da <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	3b01      	subs	r3, #1
 80075c4:	683a      	ldr	r2, [r7, #0]
 80075c6:	4413      	add	r3, r2
 80075c8:	6839      	ldr	r1, [r7, #0]
 80075ca:	697a      	ldr	r2, [r7, #20]
 80075cc:	440a      	add	r2, r1
 80075ce:	7812      	ldrb	r2, [r2, #0]
 80075d0:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	3301      	adds	r3, #1
 80075d6:	617b      	str	r3, [r7, #20]
 80075d8:	e7ec      	b.n	80075b4 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 80075da:	693a      	ldr	r2, [r7, #16]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	4413      	add	r3, r2
 80075e0:	3b01      	subs	r3, #1
 80075e2:	683a      	ldr	r2, [r7, #0]
 80075e4:	4413      	add	r3, r2
 80075e6:	2200      	movs	r2, #0
 80075e8:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	3b01      	subs	r3, #1
 80075ee:	683a      	ldr	r2, [r7, #0]
 80075f0:	441a      	add	r2, r3
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 80075f6:	693a      	ldr	r2, [r7, #16]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	4413      	add	r3, r2
 80075fc:	613b      	str	r3, [r7, #16]
     return offset;
 80075fe:	693b      	ldr	r3, [r7, #16]
    }
 8007600:	4618      	mov	r0, r3
 8007602:	3718      	adds	r7, #24
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	4b03      	ldr	r3, [pc, #12]	; (8007620 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 8007612:	4618      	mov	r0, r3
 8007614:	370c      	adds	r7, #12
 8007616:	46bd      	mov	sp, r7
 8007618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761c:	4770      	bx	lr
 800761e:	bf00      	nop
 8007620:	0800f8bc 	.word	0x0800f8bc

08007624 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 8007624:	b480      	push	{r7}
 8007626:	b083      	sub	sp, #12
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	4b03      	ldr	r3, [pc, #12]	; (800763c <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 800762e:	4618      	mov	r0, r3
 8007630:	370c      	adds	r7, #12
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	0800f8d0 	.word	0x0800f8d0

08007640 <_ZN14rosserial_msgs19RequestParamRequestC1Ev>:
  {
    public:
      typedef const char* _name_type;
      _name_type name;

    RequestParamRequest():
 8007640:	b580      	push	{r7, lr}
 8007642:	b082      	sub	sp, #8
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
      name("")
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	4618      	mov	r0, r3
 800764c:	f7ff ff38 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 8007650:	4a05      	ldr	r2, [pc, #20]	; (8007668 <_ZN14rosserial_msgs19RequestParamRequestC1Ev+0x28>)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	601a      	str	r2, [r3, #0]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a04      	ldr	r2, [pc, #16]	; (800766c <_ZN14rosserial_msgs19RequestParamRequestC1Ev+0x2c>)
 800765a:	605a      	str	r2, [r3, #4]
    {
    }
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4618      	mov	r0, r3
 8007660:	3708      	adds	r7, #8
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}
 8007666:	bf00      	nop
 8007668:	080100d8 	.word	0x080100d8
 800766c:	0800f8b8 	.word	0x0800f8b8

08007670 <_ZNK14rosserial_msgs19RequestParamRequest9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8007670:	b580      	push	{r7, lr}
 8007672:	b084      	sub	sp, #16
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
 8007678:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800767a:	2300      	movs	r3, #0
 800767c:	60fb      	str	r3, [r7, #12]
      uint32_t length_name = strlen(this->name);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	4618      	mov	r0, r3
 8007684:	f7f8 fda4 	bl	80001d0 <strlen>
 8007688:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_name);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	683a      	ldr	r2, [r7, #0]
 800768e:	4413      	add	r3, r2
 8007690:	68b9      	ldr	r1, [r7, #8]
 8007692:	4618      	mov	r0, r3
 8007694:	f003 f870 	bl	800a778 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	3304      	adds	r3, #4
 800769c:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->name, length_name);
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	683a      	ldr	r2, [r7, #0]
 80076a2:	18d0      	adds	r0, r2, r3
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	68ba      	ldr	r2, [r7, #8]
 80076aa:	4619      	mov	r1, r3
 80076ac:	f007 fab8 	bl	800ec20 <memcpy>
      offset += length_name;
 80076b0:	68fa      	ldr	r2, [r7, #12]
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	4413      	add	r3, r2
 80076b6:	60fb      	str	r3, [r7, #12]
      return offset;
 80076b8:	68fb      	ldr	r3, [r7, #12]
    }
 80076ba:	4618      	mov	r0, r3
 80076bc:	3710      	adds	r7, #16
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}

080076c2 <_ZN14rosserial_msgs19RequestParamRequest11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b086      	sub	sp, #24
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
 80076ca:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80076cc:	2300      	movs	r3, #0
 80076ce:	613b      	str	r3, [r7, #16]
      uint32_t length_name;
      arrToVar(length_name, (inbuffer + offset));
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	683a      	ldr	r2, [r7, #0]
 80076d4:	441a      	add	r2, r3
 80076d6:	f107 030c 	add.w	r3, r7, #12
 80076da:	4611      	mov	r1, r2
 80076dc:	4618      	mov	r0, r3
 80076de:	f003 f869 	bl	800a7b4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	3304      	adds	r3, #4
 80076e6:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_name; ++k){
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	617b      	str	r3, [r7, #20]
 80076ec:	693a      	ldr	r2, [r7, #16]
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	441a      	add	r2, r3
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	429a      	cmp	r2, r3
 80076f6:	d90c      	bls.n	8007712 <_ZN14rosserial_msgs19RequestParamRequest11deserializeEPh+0x50>
          inbuffer[k-1]=inbuffer[k];
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	3b01      	subs	r3, #1
 80076fc:	683a      	ldr	r2, [r7, #0]
 80076fe:	4413      	add	r3, r2
 8007700:	6839      	ldr	r1, [r7, #0]
 8007702:	697a      	ldr	r2, [r7, #20]
 8007704:	440a      	add	r2, r1
 8007706:	7812      	ldrb	r2, [r2, #0]
 8007708:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_name; ++k){
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	3301      	adds	r3, #1
 800770e:	617b      	str	r3, [r7, #20]
 8007710:	e7ec      	b.n	80076ec <_ZN14rosserial_msgs19RequestParamRequest11deserializeEPh+0x2a>
      }
      inbuffer[offset+length_name-1]=0;
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	4413      	add	r3, r2
 8007718:	3b01      	subs	r3, #1
 800771a:	683a      	ldr	r2, [r7, #0]
 800771c:	4413      	add	r3, r2
 800771e:	2200      	movs	r2, #0
 8007720:	701a      	strb	r2, [r3, #0]
      this->name = (char *)(inbuffer + offset-1);
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	3b01      	subs	r3, #1
 8007726:	683a      	ldr	r2, [r7, #0]
 8007728:	441a      	add	r2, r3
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	605a      	str	r2, [r3, #4]
      offset += length_name;
 800772e:	693a      	ldr	r2, [r7, #16]
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	4413      	add	r3, r2
 8007734:	613b      	str	r3, [r7, #16]
     return offset;
 8007736:	693b      	ldr	r3, [r7, #16]
    }
 8007738:	4618      	mov	r0, r3
 800773a:	3718      	adds	r7, #24
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}

08007740 <_ZN14rosserial_msgs19RequestParamRequest7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	4b03      	ldr	r3, [pc, #12]	; (8007758 <_ZN14rosserial_msgs19RequestParamRequest7getTypeEv+0x18>)
 800774a:	4618      	mov	r0, r3
 800774c:	370c      	adds	r7, #12
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr
 8007756:	bf00      	nop
 8007758:	0800fec4 	.word	0x0800fec4

0800775c <_ZN14rosserial_msgs19RequestParamRequest6getMD5Ev>:
    const char * getMD5(){ return "c1f3d28f1b044c871e6eff2e9fc3c667"; };
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	4b03      	ldr	r3, [pc, #12]	; (8007774 <_ZN14rosserial_msgs19RequestParamRequest6getMD5Ev+0x18>)
 8007766:	4618      	mov	r0, r3
 8007768:	370c      	adds	r7, #12
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr
 8007772:	bf00      	nop
 8007774:	0800f8f4 	.word	0x0800f8f4

08007778 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8007778:	b580      	push	{r7, lr}
 800777a:	b082      	sub	sp, #8
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	4618      	mov	r0, r3
 8007784:	f7ff fe9c 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 8007788:	4a0c      	ldr	r2, [pc, #48]	; (80077bc <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	601a      	str	r2, [r3, #0]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2200      	movs	r2, #0
 8007792:	605a      	str	r2, [r3, #4]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	60da      	str	r2, [r3, #12]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	611a      	str	r2, [r3, #16]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	619a      	str	r2, [r3, #24]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	61da      	str	r2, [r3, #28]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2200      	movs	r2, #0
 80077b0:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4618      	mov	r0, r3
 80077b6:	3708      	adds	r7, #8
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}
 80077bc:	080100c0 	.word	0x080100c0

080077c0 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b08a      	sub	sp, #40	; 0x28
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80077ca:	2300      	movs	r3, #0
 80077cc:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 80077ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d0:	683a      	ldr	r2, [r7, #0]
 80077d2:	4413      	add	r3, r2
 80077d4:	687a      	ldr	r2, [r7, #4]
 80077d6:	6852      	ldr	r2, [r2, #4]
 80077d8:	b2d2      	uxtb	r2, r2
 80077da:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 80077dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077de:	3301      	adds	r3, #1
 80077e0:	683a      	ldr	r2, [r7, #0]
 80077e2:	4413      	add	r3, r2
 80077e4:	687a      	ldr	r2, [r7, #4]
 80077e6:	6852      	ldr	r2, [r2, #4]
 80077e8:	0a12      	lsrs	r2, r2, #8
 80077ea:	b2d2      	uxtb	r2, r2
 80077ec:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 80077ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f0:	3302      	adds	r3, #2
 80077f2:	683a      	ldr	r2, [r7, #0]
 80077f4:	4413      	add	r3, r2
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	6852      	ldr	r2, [r2, #4]
 80077fa:	0c12      	lsrs	r2, r2, #16
 80077fc:	b2d2      	uxtb	r2, r2
 80077fe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8007800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007802:	3303      	adds	r3, #3
 8007804:	683a      	ldr	r2, [r7, #0]
 8007806:	4413      	add	r3, r2
 8007808:	687a      	ldr	r2, [r7, #4]
 800780a:	6852      	ldr	r2, [r2, #4]
 800780c:	0e12      	lsrs	r2, r2, #24
 800780e:	b2d2      	uxtb	r2, r2
 8007810:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8007812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007814:	3304      	adds	r3, #4
 8007816:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8007818:	2300      	movs	r3, #0
 800781a:	623b      	str	r3, [r7, #32]
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	685a      	ldr	r2, [r3, #4]
 8007820:	6a3b      	ldr	r3, [r7, #32]
 8007822:	429a      	cmp	r2, r3
 8007824:	d92b      	bls.n	800787e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	68da      	ldr	r2, [r3, #12]
 800782a:	6a3b      	ldr	r3, [r7, #32]
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	4413      	add	r3, r2
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8007834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007836:	683a      	ldr	r2, [r7, #0]
 8007838:	4413      	add	r3, r2
 800783a:	693a      	ldr	r2, [r7, #16]
 800783c:	b2d2      	uxtb	r2, r2
 800783e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8007840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007842:	3301      	adds	r3, #1
 8007844:	683a      	ldr	r2, [r7, #0]
 8007846:	4413      	add	r3, r2
 8007848:	693a      	ldr	r2, [r7, #16]
 800784a:	0a12      	lsrs	r2, r2, #8
 800784c:	b2d2      	uxtb	r2, r2
 800784e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8007850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007852:	3302      	adds	r3, #2
 8007854:	683a      	ldr	r2, [r7, #0]
 8007856:	4413      	add	r3, r2
 8007858:	693a      	ldr	r2, [r7, #16]
 800785a:	0c12      	lsrs	r2, r2, #16
 800785c:	b2d2      	uxtb	r2, r2
 800785e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8007860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007862:	3303      	adds	r3, #3
 8007864:	683a      	ldr	r2, [r7, #0]
 8007866:	4413      	add	r3, r2
 8007868:	693a      	ldr	r2, [r7, #16]
 800786a:	0e12      	lsrs	r2, r2, #24
 800786c:	b2d2      	uxtb	r2, r2
 800786e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8007870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007872:	3304      	adds	r3, #4
 8007874:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8007876:	6a3b      	ldr	r3, [r7, #32]
 8007878:	3301      	adds	r3, #1
 800787a:	623b      	str	r3, [r7, #32]
 800787c:	e7ce      	b.n	800781c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 800787e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007880:	683a      	ldr	r2, [r7, #0]
 8007882:	4413      	add	r3, r2
 8007884:	687a      	ldr	r2, [r7, #4]
 8007886:	6912      	ldr	r2, [r2, #16]
 8007888:	b2d2      	uxtb	r2, r2
 800788a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 800788c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788e:	3301      	adds	r3, #1
 8007890:	683a      	ldr	r2, [r7, #0]
 8007892:	4413      	add	r3, r2
 8007894:	687a      	ldr	r2, [r7, #4]
 8007896:	6912      	ldr	r2, [r2, #16]
 8007898:	0a12      	lsrs	r2, r2, #8
 800789a:	b2d2      	uxtb	r2, r2
 800789c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 800789e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a0:	3302      	adds	r3, #2
 80078a2:	683a      	ldr	r2, [r7, #0]
 80078a4:	4413      	add	r3, r2
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	6912      	ldr	r2, [r2, #16]
 80078aa:	0c12      	lsrs	r2, r2, #16
 80078ac:	b2d2      	uxtb	r2, r2
 80078ae:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 80078b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b2:	3303      	adds	r3, #3
 80078b4:	683a      	ldr	r2, [r7, #0]
 80078b6:	4413      	add	r3, r2
 80078b8:	687a      	ldr	r2, [r7, #4]
 80078ba:	6912      	ldr	r2, [r2, #16]
 80078bc:	0e12      	lsrs	r2, r2, #24
 80078be:	b2d2      	uxtb	r2, r2
 80078c0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 80078c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c4:	3304      	adds	r3, #4
 80078c6:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 80078c8:	2300      	movs	r3, #0
 80078ca:	61fb      	str	r3, [r7, #28]
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	691a      	ldr	r2, [r3, #16]
 80078d0:	69fb      	ldr	r3, [r7, #28]
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d92b      	bls.n	800792e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	699a      	ldr	r2, [r3, #24]
 80078da:	69fb      	ldr	r3, [r7, #28]
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	4413      	add	r3, r2
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 80078e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e6:	683a      	ldr	r2, [r7, #0]
 80078e8:	4413      	add	r3, r2
 80078ea:	68fa      	ldr	r2, [r7, #12]
 80078ec:	b2d2      	uxtb	r2, r2
 80078ee:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 80078f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f2:	3301      	adds	r3, #1
 80078f4:	683a      	ldr	r2, [r7, #0]
 80078f6:	4413      	add	r3, r2
 80078f8:	68fa      	ldr	r2, [r7, #12]
 80078fa:	0a12      	lsrs	r2, r2, #8
 80078fc:	b2d2      	uxtb	r2, r2
 80078fe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8007900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007902:	3302      	adds	r3, #2
 8007904:	683a      	ldr	r2, [r7, #0]
 8007906:	4413      	add	r3, r2
 8007908:	68fa      	ldr	r2, [r7, #12]
 800790a:	0c12      	lsrs	r2, r2, #16
 800790c:	b2d2      	uxtb	r2, r2
 800790e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8007910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007912:	3303      	adds	r3, #3
 8007914:	683a      	ldr	r2, [r7, #0]
 8007916:	4413      	add	r3, r2
 8007918:	68fa      	ldr	r2, [r7, #12]
 800791a:	0e12      	lsrs	r2, r2, #24
 800791c:	b2d2      	uxtb	r2, r2
 800791e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8007920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007922:	3304      	adds	r3, #4
 8007924:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8007926:	69fb      	ldr	r3, [r7, #28]
 8007928:	3301      	adds	r3, #1
 800792a:	61fb      	str	r3, [r7, #28]
 800792c:	e7ce      	b.n	80078cc <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 800792e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007930:	683a      	ldr	r2, [r7, #0]
 8007932:	4413      	add	r3, r2
 8007934:	687a      	ldr	r2, [r7, #4]
 8007936:	69d2      	ldr	r2, [r2, #28]
 8007938:	b2d2      	uxtb	r2, r2
 800793a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 800793c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800793e:	3301      	adds	r3, #1
 8007940:	683a      	ldr	r2, [r7, #0]
 8007942:	4413      	add	r3, r2
 8007944:	687a      	ldr	r2, [r7, #4]
 8007946:	69d2      	ldr	r2, [r2, #28]
 8007948:	0a12      	lsrs	r2, r2, #8
 800794a:	b2d2      	uxtb	r2, r2
 800794c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 800794e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007950:	3302      	adds	r3, #2
 8007952:	683a      	ldr	r2, [r7, #0]
 8007954:	4413      	add	r3, r2
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	69d2      	ldr	r2, [r2, #28]
 800795a:	0c12      	lsrs	r2, r2, #16
 800795c:	b2d2      	uxtb	r2, r2
 800795e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8007960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007962:	3303      	adds	r3, #3
 8007964:	683a      	ldr	r2, [r7, #0]
 8007966:	4413      	add	r3, r2
 8007968:	687a      	ldr	r2, [r7, #4]
 800796a:	69d2      	ldr	r2, [r2, #28]
 800796c:	0e12      	lsrs	r2, r2, #24
 800796e:	b2d2      	uxtb	r2, r2
 8007970:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8007972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007974:	3304      	adds	r3, #4
 8007976:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8007978:	2300      	movs	r3, #0
 800797a:	61bb      	str	r3, [r7, #24]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	69da      	ldr	r2, [r3, #28]
 8007980:	69bb      	ldr	r3, [r7, #24]
 8007982:	429a      	cmp	r2, r3
 8007984:	d928      	bls.n	80079d8 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800798a:	69bb      	ldr	r3, [r7, #24]
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	4413      	add	r3, r2
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4618      	mov	r0, r3
 8007994:	f7f8 fc1c 	bl	80001d0 <strlen>
 8007998:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 800799a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800799c:	683a      	ldr	r2, [r7, #0]
 800799e:	4413      	add	r3, r2
 80079a0:	6979      	ldr	r1, [r7, #20]
 80079a2:	4618      	mov	r0, r3
 80079a4:	f002 fee8 	bl	800a778 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80079a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079aa:	3304      	adds	r3, #4
 80079ac:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 80079ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b0:	683a      	ldr	r2, [r7, #0]
 80079b2:	18d0      	adds	r0, r2, r3
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80079b8:	69bb      	ldr	r3, [r7, #24]
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	4413      	add	r3, r2
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	697a      	ldr	r2, [r7, #20]
 80079c2:	4619      	mov	r1, r3
 80079c4:	f007 f92c 	bl	800ec20 <memcpy>
      offset += length_stringsi;
 80079c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	4413      	add	r3, r2
 80079ce:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 80079d0:	69bb      	ldr	r3, [r7, #24]
 80079d2:	3301      	adds	r3, #1
 80079d4:	61bb      	str	r3, [r7, #24]
 80079d6:	e7d1      	b.n	800797c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 80079d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80079da:	4618      	mov	r0, r3
 80079dc:	3728      	adds	r7, #40	; 0x28
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}

080079e2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80079e2:	b580      	push	{r7, lr}
 80079e4:	b08e      	sub	sp, #56	; 0x38
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
 80079ea:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80079ec:	2300      	movs	r3, #0
 80079ee:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80079f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079f2:	683a      	ldr	r2, [r7, #0]
 80079f4:	4413      	add	r3, r2
 80079f6:	781b      	ldrb	r3, [r3, #0]
 80079f8:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80079fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079fc:	3301      	adds	r3, #1
 80079fe:	683a      	ldr	r2, [r7, #0]
 8007a00:	4413      	add	r3, r2
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	021b      	lsls	r3, r3, #8
 8007a06:	6a3a      	ldr	r2, [r7, #32]
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8007a0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a0e:	3302      	adds	r3, #2
 8007a10:	683a      	ldr	r2, [r7, #0]
 8007a12:	4413      	add	r3, r2
 8007a14:	781b      	ldrb	r3, [r3, #0]
 8007a16:	041b      	lsls	r3, r3, #16
 8007a18:	6a3a      	ldr	r2, [r7, #32]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8007a1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a20:	3303      	adds	r3, #3
 8007a22:	683a      	ldr	r2, [r7, #0]
 8007a24:	4413      	add	r3, r2
 8007a26:	781b      	ldrb	r3, [r3, #0]
 8007a28:	061b      	lsls	r3, r3, #24
 8007a2a:	6a3a      	ldr	r2, [r7, #32]
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8007a30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a32:	3304      	adds	r3, #4
 8007a34:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	685a      	ldr	r2, [r3, #4]
 8007a3a:	6a3b      	ldr	r3, [r7, #32]
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d20a      	bcs.n	8007a56 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	68da      	ldr	r2, [r3, #12]
 8007a44:	6a3b      	ldr	r3, [r7, #32]
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	4619      	mov	r1, r3
 8007a4a:	4610      	mov	r0, r2
 8007a4c:	f007 f8f4 	bl	800ec38 <realloc>
 8007a50:	4602      	mov	r2, r0
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6a3a      	ldr	r2, [r7, #32]
 8007a5a:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	633b      	str	r3, [r7, #48]	; 0x30
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	685a      	ldr	r2, [r3, #4]
 8007a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a66:	429a      	cmp	r2, r3
 8007a68:	d936      	bls.n	8007ad8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007a72:	6839      	ldr	r1, [r7, #0]
 8007a74:	440a      	add	r2, r1
 8007a76:	7812      	ldrb	r2, [r2, #0]
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8007a7c:	697a      	ldr	r2, [r7, #20]
 8007a7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a80:	3301      	adds	r3, #1
 8007a82:	6839      	ldr	r1, [r7, #0]
 8007a84:	440b      	add	r3, r1
 8007a86:	781b      	ldrb	r3, [r3, #0]
 8007a88:	021b      	lsls	r3, r3, #8
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8007a8e:	697a      	ldr	r2, [r7, #20]
 8007a90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a92:	3302      	adds	r3, #2
 8007a94:	6839      	ldr	r1, [r7, #0]
 8007a96:	440b      	add	r3, r1
 8007a98:	781b      	ldrb	r3, [r3, #0]
 8007a9a:	041b      	lsls	r3, r3, #16
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8007aa0:	697a      	ldr	r2, [r7, #20]
 8007aa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007aa4:	3303      	adds	r3, #3
 8007aa6:	6839      	ldr	r1, [r7, #0]
 8007aa8:	440b      	add	r3, r1
 8007aaa:	781b      	ldrb	r3, [r3, #0]
 8007aac:	061b      	lsls	r3, r3, #24
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8007ab2:	697a      	ldr	r2, [r7, #20]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8007ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007aba:	3304      	adds	r3, #4
 8007abc:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	68da      	ldr	r2, [r3, #12]
 8007ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ac4:	009b      	lsls	r3, r3, #2
 8007ac6:	4413      	add	r3, r2
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	3208      	adds	r2, #8
 8007acc:	6812      	ldr	r2, [r2, #0]
 8007ace:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8007ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	633b      	str	r3, [r7, #48]	; 0x30
 8007ad6:	e7c3      	b.n	8007a60 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8007ad8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ada:	683a      	ldr	r2, [r7, #0]
 8007adc:	4413      	add	r3, r2
 8007ade:	781b      	ldrb	r3, [r3, #0]
 8007ae0:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8007ae2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	683a      	ldr	r2, [r7, #0]
 8007ae8:	4413      	add	r3, r2
 8007aea:	781b      	ldrb	r3, [r3, #0]
 8007aec:	021b      	lsls	r3, r3, #8
 8007aee:	69fa      	ldr	r2, [r7, #28]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8007af4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007af6:	3302      	adds	r3, #2
 8007af8:	683a      	ldr	r2, [r7, #0]
 8007afa:	4413      	add	r3, r2
 8007afc:	781b      	ldrb	r3, [r3, #0]
 8007afe:	041b      	lsls	r3, r3, #16
 8007b00:	69fa      	ldr	r2, [r7, #28]
 8007b02:	4313      	orrs	r3, r2
 8007b04:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8007b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b08:	3303      	adds	r3, #3
 8007b0a:	683a      	ldr	r2, [r7, #0]
 8007b0c:	4413      	add	r3, r2
 8007b0e:	781b      	ldrb	r3, [r3, #0]
 8007b10:	061b      	lsls	r3, r3, #24
 8007b12:	69fa      	ldr	r2, [r7, #28]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8007b18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b1a:	3304      	adds	r3, #4
 8007b1c:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	691a      	ldr	r2, [r3, #16]
 8007b22:	69fb      	ldr	r3, [r7, #28]
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d20a      	bcs.n	8007b3e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	699a      	ldr	r2, [r3, #24]
 8007b2c:	69fb      	ldr	r3, [r7, #28]
 8007b2e:	009b      	lsls	r3, r3, #2
 8007b30:	4619      	mov	r1, r3
 8007b32:	4610      	mov	r0, r2
 8007b34:	f007 f880 	bl	800ec38 <realloc>
 8007b38:	4602      	mov	r2, r0
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	69fa      	ldr	r2, [r7, #28]
 8007b42:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8007b44:	2300      	movs	r3, #0
 8007b46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	691a      	ldr	r2, [r3, #16]
 8007b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d936      	bls.n	8007bc0 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8007b52:	2300      	movs	r3, #0
 8007b54:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b5a:	6839      	ldr	r1, [r7, #0]
 8007b5c:	440a      	add	r2, r1
 8007b5e:	7812      	ldrb	r2, [r2, #0]
 8007b60:	4313      	orrs	r3, r2
 8007b62:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8007b64:	693a      	ldr	r2, [r7, #16]
 8007b66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b68:	3301      	adds	r3, #1
 8007b6a:	6839      	ldr	r1, [r7, #0]
 8007b6c:	440b      	add	r3, r1
 8007b6e:	781b      	ldrb	r3, [r3, #0]
 8007b70:	021b      	lsls	r3, r3, #8
 8007b72:	4313      	orrs	r3, r2
 8007b74:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8007b76:	693a      	ldr	r2, [r7, #16]
 8007b78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b7a:	3302      	adds	r3, #2
 8007b7c:	6839      	ldr	r1, [r7, #0]
 8007b7e:	440b      	add	r3, r1
 8007b80:	781b      	ldrb	r3, [r3, #0]
 8007b82:	041b      	lsls	r3, r3, #16
 8007b84:	4313      	orrs	r3, r2
 8007b86:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8007b88:	693a      	ldr	r2, [r7, #16]
 8007b8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b8c:	3303      	adds	r3, #3
 8007b8e:	6839      	ldr	r1, [r7, #0]
 8007b90:	440b      	add	r3, r1
 8007b92:	781b      	ldrb	r3, [r3, #0]
 8007b94:	061b      	lsls	r3, r3, #24
 8007b96:	4313      	orrs	r3, r2
 8007b98:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8007b9a:	693a      	ldr	r2, [r7, #16]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8007ba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ba2:	3304      	adds	r3, #4
 8007ba4:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	699a      	ldr	r2, [r3, #24]
 8007baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bac:	009b      	lsls	r3, r3, #2
 8007bae:	4413      	add	r3, r2
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	3214      	adds	r2, #20
 8007bb4:	6812      	ldr	r2, [r2, #0]
 8007bb6:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8007bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bba:	3301      	adds	r3, #1
 8007bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007bbe:	e7c3      	b.n	8007b48 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8007bc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bc2:	683a      	ldr	r2, [r7, #0]
 8007bc4:	4413      	add	r3, r2
 8007bc6:	781b      	ldrb	r3, [r3, #0]
 8007bc8:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8007bca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bcc:	3301      	adds	r3, #1
 8007bce:	683a      	ldr	r2, [r7, #0]
 8007bd0:	4413      	add	r3, r2
 8007bd2:	781b      	ldrb	r3, [r3, #0]
 8007bd4:	021b      	lsls	r3, r3, #8
 8007bd6:	69ba      	ldr	r2, [r7, #24]
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8007bdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bde:	3302      	adds	r3, #2
 8007be0:	683a      	ldr	r2, [r7, #0]
 8007be2:	4413      	add	r3, r2
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	041b      	lsls	r3, r3, #16
 8007be8:	69ba      	ldr	r2, [r7, #24]
 8007bea:	4313      	orrs	r3, r2
 8007bec:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8007bee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bf0:	3303      	adds	r3, #3
 8007bf2:	683a      	ldr	r2, [r7, #0]
 8007bf4:	4413      	add	r3, r2
 8007bf6:	781b      	ldrb	r3, [r3, #0]
 8007bf8:	061b      	lsls	r3, r3, #24
 8007bfa:	69ba      	ldr	r2, [r7, #24]
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8007c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c02:	3304      	adds	r3, #4
 8007c04:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	69da      	ldr	r2, [r3, #28]
 8007c0a:	69bb      	ldr	r3, [r7, #24]
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d20a      	bcs.n	8007c26 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c14:	69bb      	ldr	r3, [r7, #24]
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	4619      	mov	r1, r3
 8007c1a:	4610      	mov	r0, r2
 8007c1c:	f007 f80c 	bl	800ec38 <realloc>
 8007c20:	4602      	mov	r2, r0
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	69ba      	ldr	r2, [r7, #24]
 8007c2a:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	69da      	ldr	r2, [r3, #28]
 8007c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c36:	429a      	cmp	r2, r3
 8007c38:	d93f      	bls.n	8007cba <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8007c3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c3c:	683a      	ldr	r2, [r7, #0]
 8007c3e:	441a      	add	r2, r3
 8007c40:	f107 030c 	add.w	r3, r7, #12
 8007c44:	4611      	mov	r1, r2
 8007c46:	4618      	mov	r0, r3
 8007c48:	f002 fdb4 	bl	800a7b4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8007c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c4e:	3304      	adds	r3, #4
 8007c50:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8007c52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c54:	627b      	str	r3, [r7, #36]	; 0x24
 8007c56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	441a      	add	r2, r3
 8007c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c5e:	429a      	cmp	r2, r3
 8007c60:	d90c      	bls.n	8007c7c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 8007c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c64:	3b01      	subs	r3, #1
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	4413      	add	r3, r2
 8007c6a:	6839      	ldr	r1, [r7, #0]
 8007c6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c6e:	440a      	add	r2, r1
 8007c70:	7812      	ldrb	r2, [r2, #0]
 8007c72:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8007c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c76:	3301      	adds	r3, #1
 8007c78:	627b      	str	r3, [r7, #36]	; 0x24
 8007c7a:	e7ec      	b.n	8007c56 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8007c7c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	4413      	add	r3, r2
 8007c82:	3b01      	subs	r3, #1
 8007c84:	683a      	ldr	r2, [r7, #0]
 8007c86:	4413      	add	r3, r2
 8007c88:	2200      	movs	r2, #0
 8007c8a:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8007c8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c8e:	3b01      	subs	r3, #1
 8007c90:	683a      	ldr	r2, [r7, #0]
 8007c92:	441a      	add	r2, r3
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8007c98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	4413      	add	r3, r2
 8007c9e:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ca6:	009b      	lsls	r3, r3, #2
 8007ca8:	4413      	add	r3, r2
 8007caa:	687a      	ldr	r2, [r7, #4]
 8007cac:	3220      	adds	r2, #32
 8007cae:	6812      	ldr	r2, [r2, #0]
 8007cb0:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8007cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cb4:	3301      	adds	r3, #1
 8007cb6:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cb8:	e7ba      	b.n	8007c30 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 8007cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3738      	adds	r7, #56	; 0x38
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}

08007cc4 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	4b03      	ldr	r3, [pc, #12]	; (8007cdc <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 8007cce:	4618      	mov	r0, r3
 8007cd0:	370c      	adds	r7, #12
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop
 8007cdc:	0800fec4 	.word	0x0800fec4

08007ce0 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	4b03      	ldr	r3, [pc, #12]	; (8007cf8 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 8007cea:	4618      	mov	r0, r3
 8007cec:	370c      	adds	r7, #12
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf4:	4770      	bx	lr
 8007cf6:	bf00      	nop
 8007cf8:	0800f918 	.word	0x0800f918

08007cfc <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b082      	sub	sp, #8
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	4618      	mov	r0, r3
 8007d08:	f7ff fbda 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 8007d0c:	4a0b      	ldr	r2, [pc, #44]	; (8007d3c <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	601a      	str	r2, [r3, #0]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	809a      	strh	r2, [r3, #4]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	4a09      	ldr	r2, [pc, #36]	; (8007d40 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8007d1c:	609a      	str	r2, [r3, #8]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	4a07      	ldr	r2, [pc, #28]	; (8007d40 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8007d22:	60da      	str	r2, [r3, #12]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	4a06      	ldr	r2, [pc, #24]	; (8007d40 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8007d28:	611a      	str	r2, [r3, #16]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	615a      	str	r2, [r3, #20]
    {
    }
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	4618      	mov	r0, r3
 8007d34:	3708      	adds	r7, #8
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}
 8007d3a:	bf00      	nop
 8007d3c:	080100a8 	.word	0x080100a8
 8007d40:	0800f8b8 	.word	0x0800f8b8

08007d44 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b088      	sub	sp, #32
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 8007d52:	69fb      	ldr	r3, [r7, #28]
 8007d54:	683a      	ldr	r2, [r7, #0]
 8007d56:	4413      	add	r3, r2
 8007d58:	687a      	ldr	r2, [r7, #4]
 8007d5a:	8892      	ldrh	r2, [r2, #4]
 8007d5c:	b2d2      	uxtb	r2, r2
 8007d5e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 8007d60:	69fb      	ldr	r3, [r7, #28]
 8007d62:	3301      	adds	r3, #1
 8007d64:	683a      	ldr	r2, [r7, #0]
 8007d66:	4413      	add	r3, r2
 8007d68:	687a      	ldr	r2, [r7, #4]
 8007d6a:	8892      	ldrh	r2, [r2, #4]
 8007d6c:	0a12      	lsrs	r2, r2, #8
 8007d6e:	b292      	uxth	r2, r2
 8007d70:	b2d2      	uxtb	r2, r2
 8007d72:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8007d74:	69fb      	ldr	r3, [r7, #28]
 8007d76:	3302      	adds	r3, #2
 8007d78:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f7f8 fa26 	bl	80001d0 <strlen>
 8007d84:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8007d86:	69fb      	ldr	r3, [r7, #28]
 8007d88:	683a      	ldr	r2, [r7, #0]
 8007d8a:	4413      	add	r3, r2
 8007d8c:	69b9      	ldr	r1, [r7, #24]
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f002 fcf2 	bl	800a778 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8007d94:	69fb      	ldr	r3, [r7, #28]
 8007d96:	3304      	adds	r3, #4
 8007d98:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 8007d9a:	69fb      	ldr	r3, [r7, #28]
 8007d9c:	683a      	ldr	r2, [r7, #0]
 8007d9e:	18d0      	adds	r0, r2, r3
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	69ba      	ldr	r2, [r7, #24]
 8007da6:	4619      	mov	r1, r3
 8007da8:	f006 ff3a 	bl	800ec20 <memcpy>
      offset += length_topic_name;
 8007dac:	69fa      	ldr	r2, [r7, #28]
 8007dae:	69bb      	ldr	r3, [r7, #24]
 8007db0:	4413      	add	r3, r2
 8007db2:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	68db      	ldr	r3, [r3, #12]
 8007db8:	4618      	mov	r0, r3
 8007dba:	f7f8 fa09 	bl	80001d0 <strlen>
 8007dbe:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8007dc0:	69fb      	ldr	r3, [r7, #28]
 8007dc2:	683a      	ldr	r2, [r7, #0]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	6979      	ldr	r1, [r7, #20]
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f002 fcd5 	bl	800a778 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8007dce:	69fb      	ldr	r3, [r7, #28]
 8007dd0:	3304      	adds	r3, #4
 8007dd2:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8007dd4:	69fb      	ldr	r3, [r7, #28]
 8007dd6:	683a      	ldr	r2, [r7, #0]
 8007dd8:	18d0      	adds	r0, r2, r3
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	68db      	ldr	r3, [r3, #12]
 8007dde:	697a      	ldr	r2, [r7, #20]
 8007de0:	4619      	mov	r1, r3
 8007de2:	f006 ff1d 	bl	800ec20 <memcpy>
      offset += length_message_type;
 8007de6:	69fa      	ldr	r2, [r7, #28]
 8007de8:	697b      	ldr	r3, [r7, #20]
 8007dea:	4413      	add	r3, r2
 8007dec:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	691b      	ldr	r3, [r3, #16]
 8007df2:	4618      	mov	r0, r3
 8007df4:	f7f8 f9ec 	bl	80001d0 <strlen>
 8007df8:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 8007dfa:	69fb      	ldr	r3, [r7, #28]
 8007dfc:	683a      	ldr	r2, [r7, #0]
 8007dfe:	4413      	add	r3, r2
 8007e00:	6939      	ldr	r1, [r7, #16]
 8007e02:	4618      	mov	r0, r3
 8007e04:	f002 fcb8 	bl	800a778 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8007e08:	69fb      	ldr	r3, [r7, #28]
 8007e0a:	3304      	adds	r3, #4
 8007e0c:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8007e0e:	69fb      	ldr	r3, [r7, #28]
 8007e10:	683a      	ldr	r2, [r7, #0]
 8007e12:	18d0      	adds	r0, r2, r3
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	691b      	ldr	r3, [r3, #16]
 8007e18:	693a      	ldr	r2, [r7, #16]
 8007e1a:	4619      	mov	r1, r3
 8007e1c:	f006 ff00 	bl	800ec20 <memcpy>
      offset += length_md5sum;
 8007e20:	69fa      	ldr	r2, [r7, #28]
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	4413      	add	r3, r2
 8007e26:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	695b      	ldr	r3, [r3, #20]
 8007e2c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 8007e2e:	69fb      	ldr	r3, [r7, #28]
 8007e30:	683a      	ldr	r2, [r7, #0]
 8007e32:	4413      	add	r3, r2
 8007e34:	68fa      	ldr	r2, [r7, #12]
 8007e36:	b2d2      	uxtb	r2, r2
 8007e38:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 8007e3a:	69fb      	ldr	r3, [r7, #28]
 8007e3c:	3301      	adds	r3, #1
 8007e3e:	683a      	ldr	r2, [r7, #0]
 8007e40:	4413      	add	r3, r2
 8007e42:	68fa      	ldr	r2, [r7, #12]
 8007e44:	0a12      	lsrs	r2, r2, #8
 8007e46:	b2d2      	uxtb	r2, r2
 8007e48:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 8007e4a:	69fb      	ldr	r3, [r7, #28]
 8007e4c:	3302      	adds	r3, #2
 8007e4e:	683a      	ldr	r2, [r7, #0]
 8007e50:	4413      	add	r3, r2
 8007e52:	68fa      	ldr	r2, [r7, #12]
 8007e54:	0c12      	lsrs	r2, r2, #16
 8007e56:	b2d2      	uxtb	r2, r2
 8007e58:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 8007e5a:	69fb      	ldr	r3, [r7, #28]
 8007e5c:	3303      	adds	r3, #3
 8007e5e:	683a      	ldr	r2, [r7, #0]
 8007e60:	4413      	add	r3, r2
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	0e12      	lsrs	r2, r2, #24
 8007e66:	b2d2      	uxtb	r2, r2
 8007e68:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 8007e6a:	69fb      	ldr	r3, [r7, #28]
 8007e6c:	3304      	adds	r3, #4
 8007e6e:	61fb      	str	r3, [r7, #28]
      return offset;
 8007e70:	69fb      	ldr	r3, [r7, #28]
    }
 8007e72:	4618      	mov	r0, r3
 8007e74:	3720      	adds	r7, #32
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}

08007e7a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8007e7a:	b580      	push	{r7, lr}
 8007e7c:	b08a      	sub	sp, #40	; 0x28
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	6078      	str	r0, [r7, #4]
 8007e82:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8007e84:	2300      	movs	r3, #0
 8007e86:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8007e88:	69bb      	ldr	r3, [r7, #24]
 8007e8a:	683a      	ldr	r2, [r7, #0]
 8007e8c:	4413      	add	r3, r2
 8007e8e:	781b      	ldrb	r3, [r3, #0]
 8007e90:	b29a      	uxth	r2, r3
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	889b      	ldrh	r3, [r3, #4]
 8007e9a:	b21a      	sxth	r2, r3
 8007e9c:	69bb      	ldr	r3, [r7, #24]
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	6839      	ldr	r1, [r7, #0]
 8007ea2:	440b      	add	r3, r1
 8007ea4:	781b      	ldrb	r3, [r3, #0]
 8007ea6:	021b      	lsls	r3, r3, #8
 8007ea8:	b21b      	sxth	r3, r3
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	b21b      	sxth	r3, r3
 8007eae:	b29a      	uxth	r2, r3
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 8007eb4:	69bb      	ldr	r3, [r7, #24]
 8007eb6:	3302      	adds	r3, #2
 8007eb8:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 8007eba:	69bb      	ldr	r3, [r7, #24]
 8007ebc:	683a      	ldr	r2, [r7, #0]
 8007ebe:	441a      	add	r2, r3
 8007ec0:	f107 0314 	add.w	r3, r7, #20
 8007ec4:	4611      	mov	r1, r2
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f002 fc74 	bl	800a7b4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8007ecc:	69bb      	ldr	r3, [r7, #24]
 8007ece:	3304      	adds	r3, #4
 8007ed0:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8007ed2:	69bb      	ldr	r3, [r7, #24]
 8007ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8007ed6:	69ba      	ldr	r2, [r7, #24]
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	441a      	add	r2, r3
 8007edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	d90c      	bls.n	8007efc <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 8007ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee4:	3b01      	subs	r3, #1
 8007ee6:	683a      	ldr	r2, [r7, #0]
 8007ee8:	4413      	add	r3, r2
 8007eea:	6839      	ldr	r1, [r7, #0]
 8007eec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007eee:	440a      	add	r2, r1
 8007ef0:	7812      	ldrb	r2, [r2, #0]
 8007ef2:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8007ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	627b      	str	r3, [r7, #36]	; 0x24
 8007efa:	e7ec      	b.n	8007ed6 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8007efc:	69ba      	ldr	r2, [r7, #24]
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	4413      	add	r3, r2
 8007f02:	3b01      	subs	r3, #1
 8007f04:	683a      	ldr	r2, [r7, #0]
 8007f06:	4413      	add	r3, r2
 8007f08:	2200      	movs	r2, #0
 8007f0a:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8007f0c:	69bb      	ldr	r3, [r7, #24]
 8007f0e:	3b01      	subs	r3, #1
 8007f10:	683a      	ldr	r2, [r7, #0]
 8007f12:	441a      	add	r2, r3
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 8007f18:	69ba      	ldr	r2, [r7, #24]
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8007f20:	69bb      	ldr	r3, [r7, #24]
 8007f22:	683a      	ldr	r2, [r7, #0]
 8007f24:	441a      	add	r2, r3
 8007f26:	f107 0310 	add.w	r3, r7, #16
 8007f2a:	4611      	mov	r1, r2
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f002 fc41 	bl	800a7b4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8007f32:	69bb      	ldr	r3, [r7, #24]
 8007f34:	3304      	adds	r3, #4
 8007f36:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8007f38:	69bb      	ldr	r3, [r7, #24]
 8007f3a:	623b      	str	r3, [r7, #32]
 8007f3c:	69ba      	ldr	r2, [r7, #24]
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	441a      	add	r2, r3
 8007f42:	6a3b      	ldr	r3, [r7, #32]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d90c      	bls.n	8007f62 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 8007f48:	6a3b      	ldr	r3, [r7, #32]
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	683a      	ldr	r2, [r7, #0]
 8007f4e:	4413      	add	r3, r2
 8007f50:	6839      	ldr	r1, [r7, #0]
 8007f52:	6a3a      	ldr	r2, [r7, #32]
 8007f54:	440a      	add	r2, r1
 8007f56:	7812      	ldrb	r2, [r2, #0]
 8007f58:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8007f5a:	6a3b      	ldr	r3, [r7, #32]
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	623b      	str	r3, [r7, #32]
 8007f60:	e7ec      	b.n	8007f3c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 8007f62:	69ba      	ldr	r2, [r7, #24]
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	4413      	add	r3, r2
 8007f68:	3b01      	subs	r3, #1
 8007f6a:	683a      	ldr	r2, [r7, #0]
 8007f6c:	4413      	add	r3, r2
 8007f6e:	2200      	movs	r2, #0
 8007f70:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 8007f72:	69bb      	ldr	r3, [r7, #24]
 8007f74:	3b01      	subs	r3, #1
 8007f76:	683a      	ldr	r2, [r7, #0]
 8007f78:	441a      	add	r2, r3
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 8007f7e:	69ba      	ldr	r2, [r7, #24]
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	4413      	add	r3, r2
 8007f84:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 8007f86:	69bb      	ldr	r3, [r7, #24]
 8007f88:	683a      	ldr	r2, [r7, #0]
 8007f8a:	441a      	add	r2, r3
 8007f8c:	f107 030c 	add.w	r3, r7, #12
 8007f90:	4611      	mov	r1, r2
 8007f92:	4618      	mov	r0, r3
 8007f94:	f002 fc0e 	bl	800a7b4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	3304      	adds	r3, #4
 8007f9c:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8007f9e:	69bb      	ldr	r3, [r7, #24]
 8007fa0:	61fb      	str	r3, [r7, #28]
 8007fa2:	69ba      	ldr	r2, [r7, #24]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	441a      	add	r2, r3
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	429a      	cmp	r2, r3
 8007fac:	d90c      	bls.n	8007fc8 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 8007fae:	69fb      	ldr	r3, [r7, #28]
 8007fb0:	3b01      	subs	r3, #1
 8007fb2:	683a      	ldr	r2, [r7, #0]
 8007fb4:	4413      	add	r3, r2
 8007fb6:	6839      	ldr	r1, [r7, #0]
 8007fb8:	69fa      	ldr	r2, [r7, #28]
 8007fba:	440a      	add	r2, r1
 8007fbc:	7812      	ldrb	r2, [r2, #0]
 8007fbe:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8007fc0:	69fb      	ldr	r3, [r7, #28]
 8007fc2:	3301      	adds	r3, #1
 8007fc4:	61fb      	str	r3, [r7, #28]
 8007fc6:	e7ec      	b.n	8007fa2 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8007fc8:	69ba      	ldr	r2, [r7, #24]
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	4413      	add	r3, r2
 8007fce:	3b01      	subs	r3, #1
 8007fd0:	683a      	ldr	r2, [r7, #0]
 8007fd2:	4413      	add	r3, r2
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8007fd8:	69bb      	ldr	r3, [r7, #24]
 8007fda:	3b01      	subs	r3, #1
 8007fdc:	683a      	ldr	r2, [r7, #0]
 8007fde:	441a      	add	r2, r3
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 8007fe4:	69ba      	ldr	r2, [r7, #24]
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	4413      	add	r3, r2
 8007fea:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8007fec:	2300      	movs	r3, #0
 8007fee:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	69ba      	ldr	r2, [r7, #24]
 8007ff4:	6839      	ldr	r1, [r7, #0]
 8007ff6:	440a      	add	r2, r1
 8007ff8:	7812      	ldrb	r2, [r2, #0]
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8007ffe:	68ba      	ldr	r2, [r7, #8]
 8008000:	69bb      	ldr	r3, [r7, #24]
 8008002:	3301      	adds	r3, #1
 8008004:	6839      	ldr	r1, [r7, #0]
 8008006:	440b      	add	r3, r1
 8008008:	781b      	ldrb	r3, [r3, #0]
 800800a:	021b      	lsls	r3, r3, #8
 800800c:	4313      	orrs	r3, r2
 800800e:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8008010:	68ba      	ldr	r2, [r7, #8]
 8008012:	69bb      	ldr	r3, [r7, #24]
 8008014:	3302      	adds	r3, #2
 8008016:	6839      	ldr	r1, [r7, #0]
 8008018:	440b      	add	r3, r1
 800801a:	781b      	ldrb	r3, [r3, #0]
 800801c:	041b      	lsls	r3, r3, #16
 800801e:	4313      	orrs	r3, r2
 8008020:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8008022:	68ba      	ldr	r2, [r7, #8]
 8008024:	69bb      	ldr	r3, [r7, #24]
 8008026:	3303      	adds	r3, #3
 8008028:	6839      	ldr	r1, [r7, #0]
 800802a:	440b      	add	r3, r1
 800802c:	781b      	ldrb	r3, [r3, #0]
 800802e:	061b      	lsls	r3, r3, #24
 8008030:	4313      	orrs	r3, r2
 8008032:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8008034:	68ba      	ldr	r2, [r7, #8]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	3304      	adds	r3, #4
 800803e:	61bb      	str	r3, [r7, #24]
     return offset;
 8008040:	69bb      	ldr	r3, [r7, #24]
    }
 8008042:	4618      	mov	r0, r3
 8008044:	3728      	adds	r7, #40	; 0x28
 8008046:	46bd      	mov	sp, r7
 8008048:	bd80      	pop	{r7, pc}
	...

0800804c <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 800804c:	b480      	push	{r7}
 800804e:	b083      	sub	sp, #12
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
 8008054:	4b03      	ldr	r3, [pc, #12]	; (8008064 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 8008056:	4618      	mov	r0, r3
 8008058:	370c      	adds	r7, #12
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr
 8008062:	bf00      	nop
 8008064:	0800f93c 	.word	0x0800f93c

08008068 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 8008068:	b480      	push	{r7}
 800806a:	b083      	sub	sp, #12
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
 8008070:	4b03      	ldr	r3, [pc, #12]	; (8008080 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 8008072:	4618      	mov	r0, r3
 8008074:	370c      	adds	r7, #12
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	0800f958 	.word	0x0800f958

08008084 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8008084:	b480      	push	{r7}
 8008086:	b083      	sub	sp, #12
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2200      	movs	r2, #0
 8008090:	601a      	str	r2, [r3, #0]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	605a      	str	r2, [r3, #4]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	4618      	mov	r0, r3
 800809c:	370c      	adds	r7, #12
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr
	...

080080a8 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b082      	sub	sp, #8
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
      data()
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	4618      	mov	r0, r3
 80080b4:	f7ff fa04 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 80080b8:	4a06      	ldr	r2, [pc, #24]	; (80080d4 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	601a      	str	r2, [r3, #0]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	3304      	adds	r3, #4
 80080c2:	4618      	mov	r0, r3
 80080c4:	f7ff ffde 	bl	8008084 <_ZN3ros4TimeC1Ev>
    {
    }
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	4618      	mov	r0, r3
 80080cc:	3708      	adds	r7, #8
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}
 80080d2:	bf00      	nop
 80080d4:	08010090 	.word	0x08010090

080080d8 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80080d8:	b480      	push	{r7}
 80080da:	b085      	sub	sp, #20
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80080e2:	2300      	movs	r3, #0
 80080e4:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	683a      	ldr	r2, [r7, #0]
 80080ea:	4413      	add	r3, r2
 80080ec:	687a      	ldr	r2, [r7, #4]
 80080ee:	6852      	ldr	r2, [r2, #4]
 80080f0:	b2d2      	uxtb	r2, r2
 80080f2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	3301      	adds	r3, #1
 80080f8:	683a      	ldr	r2, [r7, #0]
 80080fa:	4413      	add	r3, r2
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	6852      	ldr	r2, [r2, #4]
 8008100:	0a12      	lsrs	r2, r2, #8
 8008102:	b2d2      	uxtb	r2, r2
 8008104:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	3302      	adds	r3, #2
 800810a:	683a      	ldr	r2, [r7, #0]
 800810c:	4413      	add	r3, r2
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	6852      	ldr	r2, [r2, #4]
 8008112:	0c12      	lsrs	r2, r2, #16
 8008114:	b2d2      	uxtb	r2, r2
 8008116:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	3303      	adds	r3, #3
 800811c:	683a      	ldr	r2, [r7, #0]
 800811e:	4413      	add	r3, r2
 8008120:	687a      	ldr	r2, [r7, #4]
 8008122:	6852      	ldr	r2, [r2, #4]
 8008124:	0e12      	lsrs	r2, r2, #24
 8008126:	b2d2      	uxtb	r2, r2
 8008128:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	3304      	adds	r3, #4
 800812e:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	683a      	ldr	r2, [r7, #0]
 8008134:	4413      	add	r3, r2
 8008136:	687a      	ldr	r2, [r7, #4]
 8008138:	6892      	ldr	r2, [r2, #8]
 800813a:	b2d2      	uxtb	r2, r2
 800813c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	3301      	adds	r3, #1
 8008142:	683a      	ldr	r2, [r7, #0]
 8008144:	4413      	add	r3, r2
 8008146:	687a      	ldr	r2, [r7, #4]
 8008148:	6892      	ldr	r2, [r2, #8]
 800814a:	0a12      	lsrs	r2, r2, #8
 800814c:	b2d2      	uxtb	r2, r2
 800814e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	3302      	adds	r3, #2
 8008154:	683a      	ldr	r2, [r7, #0]
 8008156:	4413      	add	r3, r2
 8008158:	687a      	ldr	r2, [r7, #4]
 800815a:	6892      	ldr	r2, [r2, #8]
 800815c:	0c12      	lsrs	r2, r2, #16
 800815e:	b2d2      	uxtb	r2, r2
 8008160:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	3303      	adds	r3, #3
 8008166:	683a      	ldr	r2, [r7, #0]
 8008168:	4413      	add	r3, r2
 800816a:	687a      	ldr	r2, [r7, #4]
 800816c:	6892      	ldr	r2, [r2, #8]
 800816e:	0e12      	lsrs	r2, r2, #24
 8008170:	b2d2      	uxtb	r2, r2
 8008172:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	3304      	adds	r3, #4
 8008178:	60fb      	str	r3, [r7, #12]
      return offset;
 800817a:	68fb      	ldr	r3, [r7, #12]
    }
 800817c:	4618      	mov	r0, r3
 800817e:	3714      	adds	r7, #20
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8008188:	b480      	push	{r7}
 800818a:	b085      	sub	sp, #20
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008192:	2300      	movs	r3, #0
 8008194:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	683a      	ldr	r2, [r7, #0]
 800819a:	4413      	add	r3, r2
 800819c:	781b      	ldrb	r3, [r3, #0]
 800819e:	461a      	mov	r2, r3
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	685a      	ldr	r2, [r3, #4]
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	3301      	adds	r3, #1
 80081ac:	6839      	ldr	r1, [r7, #0]
 80081ae:	440b      	add	r3, r1
 80081b0:	781b      	ldrb	r3, [r3, #0]
 80081b2:	021b      	lsls	r3, r3, #8
 80081b4:	431a      	orrs	r2, r3
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	685a      	ldr	r2, [r3, #4]
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	3302      	adds	r3, #2
 80081c2:	6839      	ldr	r1, [r7, #0]
 80081c4:	440b      	add	r3, r1
 80081c6:	781b      	ldrb	r3, [r3, #0]
 80081c8:	041b      	lsls	r3, r3, #16
 80081ca:	431a      	orrs	r2, r3
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	685a      	ldr	r2, [r3, #4]
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	3303      	adds	r3, #3
 80081d8:	6839      	ldr	r1, [r7, #0]
 80081da:	440b      	add	r3, r1
 80081dc:	781b      	ldrb	r3, [r3, #0]
 80081de:	061b      	lsls	r3, r3, #24
 80081e0:	431a      	orrs	r2, r3
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	3304      	adds	r3, #4
 80081ea:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	683a      	ldr	r2, [r7, #0]
 80081f0:	4413      	add	r3, r2
 80081f2:	781b      	ldrb	r3, [r3, #0]
 80081f4:	461a      	mov	r2, r3
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	689a      	ldr	r2, [r3, #8]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	3301      	adds	r3, #1
 8008202:	6839      	ldr	r1, [r7, #0]
 8008204:	440b      	add	r3, r1
 8008206:	781b      	ldrb	r3, [r3, #0]
 8008208:	021b      	lsls	r3, r3, #8
 800820a:	431a      	orrs	r2, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	689a      	ldr	r2, [r3, #8]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	3302      	adds	r3, #2
 8008218:	6839      	ldr	r1, [r7, #0]
 800821a:	440b      	add	r3, r1
 800821c:	781b      	ldrb	r3, [r3, #0]
 800821e:	041b      	lsls	r3, r3, #16
 8008220:	431a      	orrs	r2, r3
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	689a      	ldr	r2, [r3, #8]
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	3303      	adds	r3, #3
 800822e:	6839      	ldr	r1, [r7, #0]
 8008230:	440b      	add	r3, r1
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	061b      	lsls	r3, r3, #24
 8008236:	431a      	orrs	r2, r3
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	3304      	adds	r3, #4
 8008240:	60fb      	str	r3, [r7, #12]
     return offset;
 8008242:	68fb      	ldr	r3, [r7, #12]
    }
 8008244:	4618      	mov	r0, r3
 8008246:	3714      	adds	r7, #20
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr

08008250 <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 8008250:	b480      	push	{r7}
 8008252:	b083      	sub	sp, #12
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
 8008258:	4b03      	ldr	r3, [pc, #12]	; (8008268 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 800825a:	4618      	mov	r0, r3
 800825c:	370c      	adds	r7, #12
 800825e:	46bd      	mov	sp, r7
 8008260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008264:	4770      	bx	lr
 8008266:	bf00      	nop
 8008268:	0800f97c 	.word	0x0800f97c

0800826c <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 800826c:	b480      	push	{r7}
 800826e:	b083      	sub	sp, #12
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	4b03      	ldr	r3, [pc, #12]	; (8008284 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 8008276:	4618      	mov	r0, r3
 8008278:	370c      	adds	r7, #12
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr
 8008282:	bf00      	nop
 8008284:	0800f98c 	.word	0x0800f98c

08008288 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8008288:	b480      	push	{r7}
 800828a:	b085      	sub	sp, #20
 800828c:	af00      	add	r7, sp, #0
 800828e:	60f8      	str	r0, [r7, #12]
 8008290:	60b9      	str	r1, [r7, #8]
 8008292:	607a      	str	r2, [r7, #4]
 8008294:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	68ba      	ldr	r2, [r7, #8]
 800829a:	601a      	str	r2, [r3, #0]
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	605a      	str	r2, [r3, #4]
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	683a      	ldr	r2, [r7, #0]
 80082a6:	611a      	str	r2, [r3, #16]
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	4618      	mov	r0, r3
 80082ac:	3714      	adds	r7, #20
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr

080082b6 <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 80082b6:	b580      	push	{r7, lr}
 80082b8:	b082      	sub	sp, #8
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	6078      	str	r0, [r7, #4]
 80082be:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	68db      	ldr	r3, [r3, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	687a      	ldr	r2, [r7, #4]
 80082ca:	68d0      	ldr	r0, [r2, #12]
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	6891      	ldr	r1, [r2, #8]
 80082d0:	683a      	ldr	r2, [r7, #0]
 80082d2:	4798      	blx	r3
 80082d4:	4603      	mov	r3, r0
  };
 80082d6:	4618      	mov	r0, r3
 80082d8:	3708      	adds	r7, #8
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}

080082de <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 80082de:	b480      	push	{r7}
 80082e0:	b083      	sub	sp, #12
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	691b      	ldr	r3, [r3, #16]
  }
 80082ea:	4618      	mov	r0, r3
 80082ec:	370c      	adds	r7, #12
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr

080082f6 <_ZN14HardwareSerialC1E14Serial_TypeDef>:
class HardwareSerial {
private:
Serial_TypeDef Serial;

public:
	HardwareSerial(Serial_TypeDef _Serial=SERIAL2){
 80082f6:	b480      	push	{r7}
 80082f8:	b083      	sub	sp, #12
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	6078      	str	r0, [r7, #4]
 80082fe:	460b      	mov	r3, r1
 8008300:	70fb      	strb	r3, [r7, #3]
		Serial = _Serial;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	78fa      	ldrb	r2, [r7, #3]
 8008306:	701a      	strb	r2, [r3, #0]
	}
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	4618      	mov	r0, r3
 800830c:	370c      	adds	r7, #12
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr
	...

08008318 <_ZN13STM32HardwareC1Ev>:
  public:
  	STM32Hardware(SERIAL_CLASS* io , long baud= 115200){
      iostream = io;
      baud_ = baud;
    }
    STM32Hardware()
 8008318:	b480      	push	{r7}
 800831a:	b083      	sub	sp, #12
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
    {
      iostream = &Serial;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	4a06      	ldr	r2, [pc, #24]	; (800833c <_ZN13STM32HardwareC1Ev+0x24>)
 8008324:	601a      	str	r2, [r3, #0]
      baud_ = 115200;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800832c:	605a      	str	r2, [r3, #4]
    }
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	4618      	mov	r0, r3
 8008332:	370c      	adds	r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr
 800833c:	20000d14 	.word	0x20000d14

08008340 <_ZN13STM32Hardware7setBaudEl>:
    STM32Hardware(STM32Hardware& h){
	  this->iostream = iostream;
      this->baud_ = h.baud_;
    }

    void setBaud(long baud){
 8008340:	b480      	push	{r7}
 8008342:	b083      	sub	sp, #12
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	6039      	str	r1, [r7, #0]
      this->baud_= baud;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	683a      	ldr	r2, [r7, #0]
 800834e:	605a      	str	r2, [r3, #4]
    }
 8008350:	bf00      	nop
 8008352:	370c      	adds	r7, #12
 8008354:	46bd      	mov	sp, r7
 8008356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835a:	4770      	bx	lr

0800835c <_ZN13STM32Hardware4initEv>:

    int getBaud(){return baud_;}

    void init(){
 800835c:	b580      	push	{r7, lr}
 800835e:	b082      	sub	sp, #8
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
      iostream->begin(baud_);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	685b      	ldr	r3, [r3, #4]
 800836c:	4619      	mov	r1, r3
 800836e:	4610      	mov	r0, r2
 8008370:	f7fd fe62 	bl	8006038 <_ZN14HardwareSerial5beginEm>
    }
 8008374:	bf00      	nop
 8008376:	3708      	adds	r7, #8
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}

0800837c <_ZN13STM32Hardware4readEv>:

    int read(){
 800837c:	b580      	push	{r7, lr}
 800837e:	b082      	sub	sp, #8
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
      if(iostream->available()){
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	4618      	mov	r0, r3
 800838a:	f7fd fe85 	bl	8006098 <_ZN14HardwareSerial9availableEv>
 800838e:	4603      	mov	r3, r0
 8008390:	2b00      	cmp	r3, #0
 8008392:	bf14      	ite	ne
 8008394:	2301      	movne	r3, #1
 8008396:	2300      	moveq	r3, #0
 8008398:	b2db      	uxtb	r3, r3
 800839a:	2b00      	cmp	r3, #0
 800839c:	d006      	beq.n	80083ac <_ZN13STM32Hardware4readEv+0x30>
	  	return iostream->read();
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4618      	mov	r0, r3
 80083a4:	f7fd fea2 	bl	80060ec <_ZN14HardwareSerial4readEv>
 80083a8:	4603      	mov	r3, r0
 80083aa:	e001      	b.n	80083b0 <_ZN13STM32Hardware4readEv+0x34>
      }else{
	    return -1;
 80083ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
      }
    };
 80083b0:	4618      	mov	r0, r3
 80083b2:	3708      	adds	r7, #8
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b086      	sub	sp, #24
 80083bc:	af00      	add	r7, sp, #0
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	607a      	str	r2, [r7, #4]
      for(int i=0; i<length; i++){
 80083c4:	2300      	movs	r3, #0
 80083c6:	617b      	str	r3, [r7, #20]
 80083c8:	697a      	ldr	r2, [r7, #20]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	429a      	cmp	r2, r3
 80083ce:	da0c      	bge.n	80083ea <_ZN13STM32Hardware5writeEPhi+0x32>
		  iostream->write(data[i]);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	6818      	ldr	r0, [r3, #0]
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	68ba      	ldr	r2, [r7, #8]
 80083d8:	4413      	add	r3, r2
 80083da:	781b      	ldrb	r3, [r3, #0]
 80083dc:	4619      	mov	r1, r3
 80083de:	f7fd febb 	bl	8006158 <_ZN14HardwareSerial5writeEh>
      for(int i=0; i<length; i++){
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	3301      	adds	r3, #1
 80083e6:	617b      	str	r3, [r7, #20]
 80083e8:	e7ee      	b.n	80083c8 <_ZN13STM32Hardware5writeEPhi+0x10>
      }
    }
 80083ea:	bf00      	nop
 80083ec:	3718      	adds	r7, #24
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}

080083f2 <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){return millis();}
 80083f2:	b580      	push	{r7, lr}
 80083f4:	b082      	sub	sp, #8
 80083f6:	af00      	add	r7, sp, #0
 80083f8:	6078      	str	r0, [r7, #4]
 80083fa:	f7fd ff5f 	bl	80062bc <millis>
 80083fe:	4603      	mov	r3, r0
 8008400:	4618      	mov	r0, r3
 8008402:	3708      	adds	r7, #8
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}

08008408 <_ZN8std_msgs6StringC1Ev>:
  {
    public:
      typedef const char* _data_type;
      _data_type data;

    String():
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
      data("")
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	4618      	mov	r0, r3
 8008414:	f7ff f854 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 8008418:	4a05      	ldr	r2, [pc, #20]	; (8008430 <_ZN8std_msgs6StringC1Ev+0x28>)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	601a      	str	r2, [r3, #0]
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	4a04      	ldr	r2, [pc, #16]	; (8008434 <_ZN8std_msgs6StringC1Ev+0x2c>)
 8008422:	605a      	str	r2, [r3, #4]
    {
    }
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	4618      	mov	r0, r3
 8008428:	3708      	adds	r7, #8
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}
 800842e:	bf00      	nop
 8008430:	0801004c 	.word	0x0801004c
 8008434:	0800f8b8 	.word	0x0800f8b8

08008438 <_ZNK8std_msgs6String9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8008438:	b580      	push	{r7, lr}
 800843a:	b084      	sub	sp, #16
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
 8008440:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008442:	2300      	movs	r3, #0
 8008444:	60fb      	str	r3, [r7, #12]
      uint32_t length_data = strlen(this->data);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	4618      	mov	r0, r3
 800844c:	f7f7 fec0 	bl	80001d0 <strlen>
 8008450:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_data);
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	683a      	ldr	r2, [r7, #0]
 8008456:	4413      	add	r3, r2
 8008458:	68b9      	ldr	r1, [r7, #8]
 800845a:	4618      	mov	r0, r3
 800845c:	f002 f98c 	bl	800a778 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	3304      	adds	r3, #4
 8008464:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->data, length_data);
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	683a      	ldr	r2, [r7, #0]
 800846a:	18d0      	adds	r0, r2, r3
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	68ba      	ldr	r2, [r7, #8]
 8008472:	4619      	mov	r1, r3
 8008474:	f006 fbd4 	bl	800ec20 <memcpy>
      offset += length_data;
 8008478:	68fa      	ldr	r2, [r7, #12]
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	4413      	add	r3, r2
 800847e:	60fb      	str	r3, [r7, #12]
      return offset;
 8008480:	68fb      	ldr	r3, [r7, #12]
    }
 8008482:	4618      	mov	r0, r3
 8008484:	3710      	adds	r7, #16
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}

0800848a <_ZN8std_msgs6String11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800848a:	b580      	push	{r7, lr}
 800848c:	b086      	sub	sp, #24
 800848e:	af00      	add	r7, sp, #0
 8008490:	6078      	str	r0, [r7, #4]
 8008492:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008494:	2300      	movs	r3, #0
 8008496:	613b      	str	r3, [r7, #16]
      uint32_t length_data;
      arrToVar(length_data, (inbuffer + offset));
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	683a      	ldr	r2, [r7, #0]
 800849c:	441a      	add	r2, r3
 800849e:	f107 030c 	add.w	r3, r7, #12
 80084a2:	4611      	mov	r1, r2
 80084a4:	4618      	mov	r0, r3
 80084a6:	f002 f985 	bl	800a7b4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	3304      	adds	r3, #4
 80084ae:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 80084b0:	693b      	ldr	r3, [r7, #16]
 80084b2:	617b      	str	r3, [r7, #20]
 80084b4:	693a      	ldr	r2, [r7, #16]
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	441a      	add	r2, r3
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	429a      	cmp	r2, r3
 80084be:	d90c      	bls.n	80084da <_ZN8std_msgs6String11deserializeEPh+0x50>
          inbuffer[k-1]=inbuffer[k];
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	3b01      	subs	r3, #1
 80084c4:	683a      	ldr	r2, [r7, #0]
 80084c6:	4413      	add	r3, r2
 80084c8:	6839      	ldr	r1, [r7, #0]
 80084ca:	697a      	ldr	r2, [r7, #20]
 80084cc:	440a      	add	r2, r1
 80084ce:	7812      	ldrb	r2, [r2, #0]
 80084d0:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	3301      	adds	r3, #1
 80084d6:	617b      	str	r3, [r7, #20]
 80084d8:	e7ec      	b.n	80084b4 <_ZN8std_msgs6String11deserializeEPh+0x2a>
      }
      inbuffer[offset+length_data-1]=0;
 80084da:	693a      	ldr	r2, [r7, #16]
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	4413      	add	r3, r2
 80084e0:	3b01      	subs	r3, #1
 80084e2:	683a      	ldr	r2, [r7, #0]
 80084e4:	4413      	add	r3, r2
 80084e6:	2200      	movs	r2, #0
 80084e8:	701a      	strb	r2, [r3, #0]
      this->data = (char *)(inbuffer + offset-1);
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	3b01      	subs	r3, #1
 80084ee:	683a      	ldr	r2, [r7, #0]
 80084f0:	441a      	add	r2, r3
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	605a      	str	r2, [r3, #4]
      offset += length_data;
 80084f6:	693a      	ldr	r2, [r7, #16]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	4413      	add	r3, r2
 80084fc:	613b      	str	r3, [r7, #16]
     return offset;
 80084fe:	693b      	ldr	r3, [r7, #16]
    }
 8008500:	4618      	mov	r0, r3
 8008502:	3718      	adds	r7, #24
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}

08008508 <_ZN8std_msgs6String7getTypeEv>:

    const char * getType(){ return "std_msgs/String"; };
 8008508:	b480      	push	{r7}
 800850a:	b083      	sub	sp, #12
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	4b03      	ldr	r3, [pc, #12]	; (8008520 <_ZN8std_msgs6String7getTypeEv+0x18>)
 8008512:	4618      	mov	r0, r3
 8008514:	370c      	adds	r7, #12
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr
 800851e:	bf00      	nop
 8008520:	0800f9b0 	.word	0x0800f9b0

08008524 <_ZN8std_msgs6String6getMD5Ev>:
    const char * getMD5(){ return "992ce8a1687cec8c8bd883ec73ca41d1"; };
 8008524:	b480      	push	{r7}
 8008526:	b083      	sub	sp, #12
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
 800852c:	4b03      	ldr	r3, [pc, #12]	; (800853c <_ZN8std_msgs6String6getMD5Ev+0x18>)
 800852e:	4618      	mov	r0, r3
 8008530:	370c      	adds	r7, #12
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr
 800853a:	bf00      	nop
 800853c:	0800f9c0 	.word	0x0800f9c0

08008540 <_ZN13geometry_msgs7Vector3C1Ev>:
      typedef float _y_type;
      _y_type y;
      typedef float _z_type;
      _z_type z;

    Vector3():
 8008540:	b580      	push	{r7, lr}
 8008542:	b082      	sub	sp, #8
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	4618      	mov	r0, r3
 800854c:	f7fe ffb8 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 8008550:	4a09      	ldr	r2, [pc, #36]	; (8008578 <_ZN13geometry_msgs7Vector3C1Ev+0x38>)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	601a      	str	r2, [r3, #0]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f04f 0200 	mov.w	r2, #0
 800855c:	605a      	str	r2, [r3, #4]
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f04f 0200 	mov.w	r2, #0
 8008564:	609a      	str	r2, [r3, #8]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f04f 0200 	mov.w	r2, #0
 800856c:	60da      	str	r2, [r3, #12]
    {
    }
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	4618      	mov	r0, r3
 8008572:	3708      	adds	r7, #8
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}
 8008578:	08010034 	.word	0x08010034

0800857c <_ZNK13geometry_msgs7Vector39serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 800857c:	b580      	push	{r7, lr}
 800857e:	b084      	sub	sp, #16
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008586:	2300      	movs	r3, #0
 8008588:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->x);
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	683a      	ldr	r2, [r7, #0]
 800858e:	441a      	add	r2, r3
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	edd3 7a01 	vldr	s15, [r3, #4]
 8008596:	eeb0 0a67 	vmov.f32	s0, s15
 800859a:	4610      	mov	r0, r2
 800859c:	f7fe fec4 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80085a0:	4602      	mov	r2, r0
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	4413      	add	r3, r2
 80085a6:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->y);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	683a      	ldr	r2, [r7, #0]
 80085ac:	441a      	add	r2, r3
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	edd3 7a02 	vldr	s15, [r3, #8]
 80085b4:	eeb0 0a67 	vmov.f32	s0, s15
 80085b8:	4610      	mov	r0, r2
 80085ba:	f7fe feb5 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80085be:	4602      	mov	r2, r0
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	4413      	add	r3, r2
 80085c4:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->z);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	683a      	ldr	r2, [r7, #0]
 80085ca:	441a      	add	r2, r3
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	edd3 7a03 	vldr	s15, [r3, #12]
 80085d2:	eeb0 0a67 	vmov.f32	s0, s15
 80085d6:	4610      	mov	r0, r2
 80085d8:	f7fe fea6 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80085dc:	4602      	mov	r2, r0
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	4413      	add	r3, r2
 80085e2:	60fb      	str	r3, [r7, #12]
      return offset;
 80085e4:	68fb      	ldr	r3, [r7, #12]
    }
 80085e6:	4618      	mov	r0, r3
 80085e8:	3710      	adds	r7, #16
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}

080085ee <_ZN13geometry_msgs7Vector311deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80085ee:	b580      	push	{r7, lr}
 80085f0:	b084      	sub	sp, #16
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	6078      	str	r0, [r7, #4]
 80085f6:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80085f8:	2300      	movs	r3, #0
 80085fa:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->x));
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	683a      	ldr	r2, [r7, #0]
 8008600:	441a      	add	r2, r3
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	3304      	adds	r3, #4
 8008606:	4619      	mov	r1, r3
 8008608:	4610      	mov	r0, r2
 800860a:	f7fe fef9 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 800860e:	4602      	mov	r2, r0
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	4413      	add	r3, r2
 8008614:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->y));
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	683a      	ldr	r2, [r7, #0]
 800861a:	441a      	add	r2, r3
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	3308      	adds	r3, #8
 8008620:	4619      	mov	r1, r3
 8008622:	4610      	mov	r0, r2
 8008624:	f7fe feec 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8008628:	4602      	mov	r2, r0
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	4413      	add	r3, r2
 800862e:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->z));
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	683a      	ldr	r2, [r7, #0]
 8008634:	441a      	add	r2, r3
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	330c      	adds	r3, #12
 800863a:	4619      	mov	r1, r3
 800863c:	4610      	mov	r0, r2
 800863e:	f7fe fedf 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8008642:	4602      	mov	r2, r0
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	4413      	add	r3, r2
 8008648:	60fb      	str	r3, [r7, #12]
     return offset;
 800864a:	68fb      	ldr	r3, [r7, #12]
    }
 800864c:	4618      	mov	r0, r3
 800864e:	3710      	adds	r7, #16
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <_ZN13geometry_msgs7Vector37getTypeEv>:

    const char * getType(){ return "geometry_msgs/Vector3"; };
 8008654:	b480      	push	{r7}
 8008656:	b083      	sub	sp, #12
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
 800865c:	4b03      	ldr	r3, [pc, #12]	; (800866c <_ZN13geometry_msgs7Vector37getTypeEv+0x18>)
 800865e:	4618      	mov	r0, r3
 8008660:	370c      	adds	r7, #12
 8008662:	46bd      	mov	sp, r7
 8008664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008668:	4770      	bx	lr
 800866a:	bf00      	nop
 800866c:	0800f9e4 	.word	0x0800f9e4

08008670 <_ZN13geometry_msgs7Vector36getMD5Ev>:
    const char * getMD5(){ return "4a842b65f413084dc2b10fb484ea7f17"; };
 8008670:	b480      	push	{r7}
 8008672:	b083      	sub	sp, #12
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	4b03      	ldr	r3, [pc, #12]	; (8008688 <_ZN13geometry_msgs7Vector36getMD5Ev+0x18>)
 800867a:	4618      	mov	r0, r3
 800867c:	370c      	adds	r7, #12
 800867e:	46bd      	mov	sp, r7
 8008680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008684:	4770      	bx	lr
 8008686:	bf00      	nop
 8008688:	0800f9fc 	.word	0x0800f9fc

0800868c <_ZN13geometry_msgs5TwistC1Ev>:
      typedef geometry_msgs::Vector3 _linear_type;
      _linear_type linear;
      typedef geometry_msgs::Vector3 _angular_type;
      _angular_type angular;

    Twist():
 800868c:	b580      	push	{r7, lr}
 800868e:	b082      	sub	sp, #8
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
      linear(),
      angular()
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	4618      	mov	r0, r3
 8008698:	f7fe ff12 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 800869c:	4a08      	ldr	r2, [pc, #32]	; (80086c0 <_ZN13geometry_msgs5TwistC1Ev+0x34>)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	601a      	str	r2, [r3, #0]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	3304      	adds	r3, #4
 80086a6:	4618      	mov	r0, r3
 80086a8:	f7ff ff4a 	bl	8008540 <_ZN13geometry_msgs7Vector3C1Ev>
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	3314      	adds	r3, #20
 80086b0:	4618      	mov	r0, r3
 80086b2:	f7ff ff45 	bl	8008540 <_ZN13geometry_msgs7Vector3C1Ev>
    {
    }
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	4618      	mov	r0, r3
 80086ba:	3708      	adds	r7, #8
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}
 80086c0:	0801001c 	.word	0x0801001c

080086c4 <_ZNK13geometry_msgs5Twist9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b084      	sub	sp, #16
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
 80086cc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80086ce:	2300      	movs	r3, #0
 80086d0:	60fb      	str	r3, [r7, #12]
      offset += this->linear.serialize(outbuffer + offset);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	1d18      	adds	r0, r3, #4
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	683a      	ldr	r2, [r7, #0]
 80086da:	4413      	add	r3, r2
 80086dc:	4619      	mov	r1, r3
 80086de:	f7ff ff4d 	bl	800857c <_ZNK13geometry_msgs7Vector39serializeEPh>
 80086e2:	4602      	mov	r2, r0
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	4413      	add	r3, r2
 80086e8:	60fb      	str	r3, [r7, #12]
      offset += this->angular.serialize(outbuffer + offset);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f103 0014 	add.w	r0, r3, #20
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	683a      	ldr	r2, [r7, #0]
 80086f4:	4413      	add	r3, r2
 80086f6:	4619      	mov	r1, r3
 80086f8:	f7ff ff40 	bl	800857c <_ZNK13geometry_msgs7Vector39serializeEPh>
 80086fc:	4602      	mov	r2, r0
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	4413      	add	r3, r2
 8008702:	60fb      	str	r3, [r7, #12]
      return offset;
 8008704:	68fb      	ldr	r3, [r7, #12]
    }
 8008706:	4618      	mov	r0, r3
 8008708:	3710      	adds	r7, #16
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}

0800870e <_ZN13geometry_msgs5Twist11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800870e:	b580      	push	{r7, lr}
 8008710:	b084      	sub	sp, #16
 8008712:	af00      	add	r7, sp, #0
 8008714:	6078      	str	r0, [r7, #4]
 8008716:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008718:	2300      	movs	r3, #0
 800871a:	60fb      	str	r3, [r7, #12]
      offset += this->linear.deserialize(inbuffer + offset);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	1d18      	adds	r0, r3, #4
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	683a      	ldr	r2, [r7, #0]
 8008724:	4413      	add	r3, r2
 8008726:	4619      	mov	r1, r3
 8008728:	f7ff ff61 	bl	80085ee <_ZN13geometry_msgs7Vector311deserializeEPh>
 800872c:	4602      	mov	r2, r0
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	4413      	add	r3, r2
 8008732:	60fb      	str	r3, [r7, #12]
      offset += this->angular.deserialize(inbuffer + offset);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f103 0014 	add.w	r0, r3, #20
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	683a      	ldr	r2, [r7, #0]
 800873e:	4413      	add	r3, r2
 8008740:	4619      	mov	r1, r3
 8008742:	f7ff ff54 	bl	80085ee <_ZN13geometry_msgs7Vector311deserializeEPh>
 8008746:	4602      	mov	r2, r0
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	4413      	add	r3, r2
 800874c:	60fb      	str	r3, [r7, #12]
     return offset;
 800874e:	68fb      	ldr	r3, [r7, #12]
    }
 8008750:	4618      	mov	r0, r3
 8008752:	3710      	adds	r7, #16
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <_ZN13geometry_msgs5Twist7getTypeEv>:

    const char * getType(){ return "geometry_msgs/Twist"; };
 8008758:	b480      	push	{r7}
 800875a:	b083      	sub	sp, #12
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	4b03      	ldr	r3, [pc, #12]	; (8008770 <_ZN13geometry_msgs5Twist7getTypeEv+0x18>)
 8008762:	4618      	mov	r0, r3
 8008764:	370c      	adds	r7, #12
 8008766:	46bd      	mov	sp, r7
 8008768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876c:	4770      	bx	lr
 800876e:	bf00      	nop
 8008770:	0800fa20 	.word	0x0800fa20

08008774 <_ZN13geometry_msgs5Twist6getMD5Ev>:
    const char * getMD5(){ return "9f195f881246fdfa2798d1d3eebca84a"; };
 8008774:	b480      	push	{r7}
 8008776:	b083      	sub	sp, #12
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	4b03      	ldr	r3, [pc, #12]	; (800878c <_ZN13geometry_msgs5Twist6getMD5Ev+0x18>)
 800877e:	4618      	mov	r0, r3
 8008780:	370c      	adds	r7, #12
 8008782:	46bd      	mov	sp, r7
 8008784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008788:	4770      	bx	lr
 800878a:	bf00      	nop
 800878c:	0800fa34 	.word	0x0800fa34

08008790 <_ZN13geometry_msgs5PointC1Ev>:
      typedef float _y_type;
      _y_type y;
      typedef float _z_type;
      _z_type z;

    Point():
 8008790:	b580      	push	{r7, lr}
 8008792:	b082      	sub	sp, #8
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	4618      	mov	r0, r3
 800879c:	f7fe fe90 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 80087a0:	4a09      	ldr	r2, [pc, #36]	; (80087c8 <_ZN13geometry_msgs5PointC1Ev+0x38>)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	601a      	str	r2, [r3, #0]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f04f 0200 	mov.w	r2, #0
 80087ac:	605a      	str	r2, [r3, #4]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f04f 0200 	mov.w	r2, #0
 80087b4:	609a      	str	r2, [r3, #8]
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f04f 0200 	mov.w	r2, #0
 80087bc:	60da      	str	r2, [r3, #12]
    {
    }
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	4618      	mov	r0, r3
 80087c2:	3708      	adds	r7, #8
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}
 80087c8:	08010004 	.word	0x08010004

080087cc <_ZNK13geometry_msgs5Point9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80087d6:	2300      	movs	r3, #0
 80087d8:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->x);
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	683a      	ldr	r2, [r7, #0]
 80087de:	441a      	add	r2, r3
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80087e6:	eeb0 0a67 	vmov.f32	s0, s15
 80087ea:	4610      	mov	r0, r2
 80087ec:	f7fe fd9c 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80087f0:	4602      	mov	r2, r0
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	4413      	add	r3, r2
 80087f6:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->y);
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	683a      	ldr	r2, [r7, #0]
 80087fc:	441a      	add	r2, r3
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	edd3 7a02 	vldr	s15, [r3, #8]
 8008804:	eeb0 0a67 	vmov.f32	s0, s15
 8008808:	4610      	mov	r0, r2
 800880a:	f7fe fd8d 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 800880e:	4602      	mov	r2, r0
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	4413      	add	r3, r2
 8008814:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->z);
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	683a      	ldr	r2, [r7, #0]
 800881a:	441a      	add	r2, r3
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	edd3 7a03 	vldr	s15, [r3, #12]
 8008822:	eeb0 0a67 	vmov.f32	s0, s15
 8008826:	4610      	mov	r0, r2
 8008828:	f7fe fd7e 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 800882c:	4602      	mov	r2, r0
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	4413      	add	r3, r2
 8008832:	60fb      	str	r3, [r7, #12]
      return offset;
 8008834:	68fb      	ldr	r3, [r7, #12]
    }
 8008836:	4618      	mov	r0, r3
 8008838:	3710      	adds	r7, #16
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}

0800883e <_ZN13geometry_msgs5Point11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800883e:	b580      	push	{r7, lr}
 8008840:	b084      	sub	sp, #16
 8008842:	af00      	add	r7, sp, #0
 8008844:	6078      	str	r0, [r7, #4]
 8008846:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008848:	2300      	movs	r3, #0
 800884a:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->x));
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	683a      	ldr	r2, [r7, #0]
 8008850:	441a      	add	r2, r3
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	3304      	adds	r3, #4
 8008856:	4619      	mov	r1, r3
 8008858:	4610      	mov	r0, r2
 800885a:	f7fe fdd1 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 800885e:	4602      	mov	r2, r0
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	4413      	add	r3, r2
 8008864:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->y));
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	683a      	ldr	r2, [r7, #0]
 800886a:	441a      	add	r2, r3
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	3308      	adds	r3, #8
 8008870:	4619      	mov	r1, r3
 8008872:	4610      	mov	r0, r2
 8008874:	f7fe fdc4 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8008878:	4602      	mov	r2, r0
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	4413      	add	r3, r2
 800887e:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->z));
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	683a      	ldr	r2, [r7, #0]
 8008884:	441a      	add	r2, r3
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	330c      	adds	r3, #12
 800888a:	4619      	mov	r1, r3
 800888c:	4610      	mov	r0, r2
 800888e:	f7fe fdb7 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8008892:	4602      	mov	r2, r0
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	4413      	add	r3, r2
 8008898:	60fb      	str	r3, [r7, #12]
     return offset;
 800889a:	68fb      	ldr	r3, [r7, #12]
    }
 800889c:	4618      	mov	r0, r3
 800889e:	3710      	adds	r7, #16
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <_ZN13geometry_msgs5Point7getTypeEv>:

    const char * getType(){ return "geometry_msgs/Point"; };
 80088a4:	b480      	push	{r7}
 80088a6:	b083      	sub	sp, #12
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	4b03      	ldr	r3, [pc, #12]	; (80088bc <_ZN13geometry_msgs5Point7getTypeEv+0x18>)
 80088ae:	4618      	mov	r0, r3
 80088b0:	370c      	adds	r7, #12
 80088b2:	46bd      	mov	sp, r7
 80088b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b8:	4770      	bx	lr
 80088ba:	bf00      	nop
 80088bc:	0800fa58 	.word	0x0800fa58

080088c0 <_ZN13geometry_msgs5Point6getMD5Ev>:
    const char * getMD5(){ return "4a842b65f413084dc2b10fb484ea7f17"; };
 80088c0:	b480      	push	{r7}
 80088c2:	b083      	sub	sp, #12
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	4b03      	ldr	r3, [pc, #12]	; (80088d8 <_ZN13geometry_msgs5Point6getMD5Ev+0x18>)
 80088ca:	4618      	mov	r0, r3
 80088cc:	370c      	adds	r7, #12
 80088ce:	46bd      	mov	sp, r7
 80088d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d4:	4770      	bx	lr
 80088d6:	bf00      	nop
 80088d8:	0800f9fc 	.word	0x0800f9fc

080088dc <_ZN13geometry_msgs10QuaternionC1Ev>:
      typedef float _z_type;
      _z_type z;
      typedef float _w_type;
      _w_type w;

    Quaternion():
 80088dc:	b580      	push	{r7, lr}
 80088de:	b082      	sub	sp, #8
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0),
      w(0)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	4618      	mov	r0, r3
 80088e8:	f7fe fdea 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 80088ec:	4a0b      	ldr	r2, [pc, #44]	; (800891c <_ZN13geometry_msgs10QuaternionC1Ev+0x40>)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	601a      	str	r2, [r3, #0]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f04f 0200 	mov.w	r2, #0
 80088f8:	605a      	str	r2, [r3, #4]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f04f 0200 	mov.w	r2, #0
 8008900:	609a      	str	r2, [r3, #8]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f04f 0200 	mov.w	r2, #0
 8008908:	60da      	str	r2, [r3, #12]
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f04f 0200 	mov.w	r2, #0
 8008910:	611a      	str	r2, [r3, #16]
    {
    }
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	4618      	mov	r0, r3
 8008916:	3708      	adds	r7, #8
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}
 800891c:	0800ffec 	.word	0x0800ffec

08008920 <_ZNK13geometry_msgs10Quaternion9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8008920:	b580      	push	{r7, lr}
 8008922:	b084      	sub	sp, #16
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800892a:	2300      	movs	r3, #0
 800892c:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->x);
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	683a      	ldr	r2, [r7, #0]
 8008932:	441a      	add	r2, r3
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	edd3 7a01 	vldr	s15, [r3, #4]
 800893a:	eeb0 0a67 	vmov.f32	s0, s15
 800893e:	4610      	mov	r0, r2
 8008940:	f7fe fcf2 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8008944:	4602      	mov	r2, r0
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	4413      	add	r3, r2
 800894a:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->y);
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	683a      	ldr	r2, [r7, #0]
 8008950:	441a      	add	r2, r3
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	edd3 7a02 	vldr	s15, [r3, #8]
 8008958:	eeb0 0a67 	vmov.f32	s0, s15
 800895c:	4610      	mov	r0, r2
 800895e:	f7fe fce3 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8008962:	4602      	mov	r2, r0
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	4413      	add	r3, r2
 8008968:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->z);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	683a      	ldr	r2, [r7, #0]
 800896e:	441a      	add	r2, r3
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	edd3 7a03 	vldr	s15, [r3, #12]
 8008976:	eeb0 0a67 	vmov.f32	s0, s15
 800897a:	4610      	mov	r0, r2
 800897c:	f7fe fcd4 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8008980:	4602      	mov	r2, r0
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	4413      	add	r3, r2
 8008986:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->w);
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	683a      	ldr	r2, [r7, #0]
 800898c:	441a      	add	r2, r3
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	edd3 7a04 	vldr	s15, [r3, #16]
 8008994:	eeb0 0a67 	vmov.f32	s0, s15
 8008998:	4610      	mov	r0, r2
 800899a:	f7fe fcc5 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 800899e:	4602      	mov	r2, r0
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	4413      	add	r3, r2
 80089a4:	60fb      	str	r3, [r7, #12]
      return offset;
 80089a6:	68fb      	ldr	r3, [r7, #12]
    }
 80089a8:	4618      	mov	r0, r3
 80089aa:	3710      	adds	r7, #16
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}

080089b0 <_ZN13geometry_msgs10Quaternion11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b084      	sub	sp, #16
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80089ba:	2300      	movs	r3, #0
 80089bc:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->x));
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	683a      	ldr	r2, [r7, #0]
 80089c2:	441a      	add	r2, r3
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	3304      	adds	r3, #4
 80089c8:	4619      	mov	r1, r3
 80089ca:	4610      	mov	r0, r2
 80089cc:	f7fe fd18 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80089d0:	4602      	mov	r2, r0
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	4413      	add	r3, r2
 80089d6:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->y));
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	683a      	ldr	r2, [r7, #0]
 80089dc:	441a      	add	r2, r3
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	3308      	adds	r3, #8
 80089e2:	4619      	mov	r1, r3
 80089e4:	4610      	mov	r0, r2
 80089e6:	f7fe fd0b 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80089ea:	4602      	mov	r2, r0
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	4413      	add	r3, r2
 80089f0:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->z));
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	683a      	ldr	r2, [r7, #0]
 80089f6:	441a      	add	r2, r3
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	330c      	adds	r3, #12
 80089fc:	4619      	mov	r1, r3
 80089fe:	4610      	mov	r0, r2
 8008a00:	f7fe fcfe 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8008a04:	4602      	mov	r2, r0
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	4413      	add	r3, r2
 8008a0a:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->w));
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	683a      	ldr	r2, [r7, #0]
 8008a10:	441a      	add	r2, r3
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	3310      	adds	r3, #16
 8008a16:	4619      	mov	r1, r3
 8008a18:	4610      	mov	r0, r2
 8008a1a:	f7fe fcf1 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8008a1e:	4602      	mov	r2, r0
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	4413      	add	r3, r2
 8008a24:	60fb      	str	r3, [r7, #12]
     return offset;
 8008a26:	68fb      	ldr	r3, [r7, #12]
    }
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3710      	adds	r7, #16
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <_ZN13geometry_msgs10Quaternion7getTypeEv>:

    const char * getType(){ return "geometry_msgs/Quaternion"; };
 8008a30:	b480      	push	{r7}
 8008a32:	b083      	sub	sp, #12
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	4b03      	ldr	r3, [pc, #12]	; (8008a48 <_ZN13geometry_msgs10Quaternion7getTypeEv+0x18>)
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	370c      	adds	r7, #12
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr
 8008a46:	bf00      	nop
 8008a48:	0800fa6c 	.word	0x0800fa6c

08008a4c <_ZN13geometry_msgs10Quaternion6getMD5Ev>:
    const char * getMD5(){ return "a779879fadf0160734f906b8c19c7004"; };
 8008a4c:	b480      	push	{r7}
 8008a4e:	b083      	sub	sp, #12
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
 8008a54:	4b03      	ldr	r3, [pc, #12]	; (8008a64 <_ZN13geometry_msgs10Quaternion6getMD5Ev+0x18>)
 8008a56:	4618      	mov	r0, r3
 8008a58:	370c      	adds	r7, #12
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr
 8008a62:	bf00      	nop
 8008a64:	0800fa88 	.word	0x0800fa88

08008a68 <_ZN13geometry_msgs4PoseC1Ev>:
      typedef geometry_msgs::Point _position_type;
      _position_type position;
      typedef geometry_msgs::Quaternion _orientation_type;
      _orientation_type orientation;

    Pose():
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b082      	sub	sp, #8
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
      position(),
      orientation()
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	4618      	mov	r0, r3
 8008a74:	f7fe fd24 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 8008a78:	4a08      	ldr	r2, [pc, #32]	; (8008a9c <_ZN13geometry_msgs4PoseC1Ev+0x34>)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	601a      	str	r2, [r3, #0]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	3304      	adds	r3, #4
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7ff fe84 	bl	8008790 <_ZN13geometry_msgs5PointC1Ev>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	3314      	adds	r3, #20
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f7ff ff25 	bl	80088dc <_ZN13geometry_msgs10QuaternionC1Ev>
    {
    }
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	4618      	mov	r0, r3
 8008a96:	3708      	adds	r7, #8
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	bd80      	pop	{r7, pc}
 8008a9c:	0800ffd4 	.word	0x0800ffd4

08008aa0 <_ZNK13geometry_msgs4Pose9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b084      	sub	sp, #16
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	60fb      	str	r3, [r7, #12]
      offset += this->position.serialize(outbuffer + offset);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	1d18      	adds	r0, r3, #4
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	683a      	ldr	r2, [r7, #0]
 8008ab6:	4413      	add	r3, r2
 8008ab8:	4619      	mov	r1, r3
 8008aba:	f7ff fe87 	bl	80087cc <_ZNK13geometry_msgs5Point9serializeEPh>
 8008abe:	4602      	mov	r2, r0
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	4413      	add	r3, r2
 8008ac4:	60fb      	str	r3, [r7, #12]
      offset += this->orientation.serialize(outbuffer + offset);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f103 0014 	add.w	r0, r3, #20
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	683a      	ldr	r2, [r7, #0]
 8008ad0:	4413      	add	r3, r2
 8008ad2:	4619      	mov	r1, r3
 8008ad4:	f7ff ff24 	bl	8008920 <_ZNK13geometry_msgs10Quaternion9serializeEPh>
 8008ad8:	4602      	mov	r2, r0
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	4413      	add	r3, r2
 8008ade:	60fb      	str	r3, [r7, #12]
      return offset;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
    }
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3710      	adds	r7, #16
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}

08008aea <_ZN13geometry_msgs4Pose11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8008aea:	b580      	push	{r7, lr}
 8008aec:	b084      	sub	sp, #16
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	6078      	str	r0, [r7, #4]
 8008af2:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008af4:	2300      	movs	r3, #0
 8008af6:	60fb      	str	r3, [r7, #12]
      offset += this->position.deserialize(inbuffer + offset);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	1d18      	adds	r0, r3, #4
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	683a      	ldr	r2, [r7, #0]
 8008b00:	4413      	add	r3, r2
 8008b02:	4619      	mov	r1, r3
 8008b04:	f7ff fe9b 	bl	800883e <_ZN13geometry_msgs5Point11deserializeEPh>
 8008b08:	4602      	mov	r2, r0
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	4413      	add	r3, r2
 8008b0e:	60fb      	str	r3, [r7, #12]
      offset += this->orientation.deserialize(inbuffer + offset);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f103 0014 	add.w	r0, r3, #20
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	683a      	ldr	r2, [r7, #0]
 8008b1a:	4413      	add	r3, r2
 8008b1c:	4619      	mov	r1, r3
 8008b1e:	f7ff ff47 	bl	80089b0 <_ZN13geometry_msgs10Quaternion11deserializeEPh>
 8008b22:	4602      	mov	r2, r0
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	4413      	add	r3, r2
 8008b28:	60fb      	str	r3, [r7, #12]
     return offset;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
    }
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3710      	adds	r7, #16
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}

08008b34 <_ZN13geometry_msgs4Pose7getTypeEv>:

    const char * getType(){ return "geometry_msgs/Pose"; };
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	4b03      	ldr	r3, [pc, #12]	; (8008b4c <_ZN13geometry_msgs4Pose7getTypeEv+0x18>)
 8008b3e:	4618      	mov	r0, r3
 8008b40:	370c      	adds	r7, #12
 8008b42:	46bd      	mov	sp, r7
 8008b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b48:	4770      	bx	lr
 8008b4a:	bf00      	nop
 8008b4c:	0800faac 	.word	0x0800faac

08008b50 <_ZN13geometry_msgs4Pose6getMD5Ev>:
    const char * getMD5(){ return "e45d45a5a1ce597b249e23fb30fc871f"; };
 8008b50:	b480      	push	{r7}
 8008b52:	b083      	sub	sp, #12
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
 8008b58:	4b03      	ldr	r3, [pc, #12]	; (8008b68 <_ZN13geometry_msgs4Pose6getMD5Ev+0x18>)
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	370c      	adds	r7, #12
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr
 8008b66:	bf00      	nop
 8008b68:	0800fac0 	.word	0x0800fac0

08008b6c <_ZN13geometry_msgs18PoseWithCovarianceC1Ev>:
    public:
      typedef geometry_msgs::Pose _pose_type;
      _pose_type pose;
      float covariance[36];

    PoseWithCovariance():
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b082      	sub	sp, #8
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
      pose(),
      covariance()
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	4618      	mov	r0, r3
 8008b78:	f7fe fca2 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 8008b7c:	4a0c      	ldr	r2, [pc, #48]	; (8008bb0 <_ZN13geometry_msgs18PoseWithCovarianceC1Ev+0x44>)
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	601a      	str	r2, [r3, #0]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	3304      	adds	r3, #4
 8008b86:	4618      	mov	r0, r3
 8008b88:	f7ff ff6e 	bl	8008a68 <_ZN13geometry_msgs4PoseC1Ev>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8008b92:	2323      	movs	r3, #35	; 0x23
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	db05      	blt.n	8008ba4 <_ZN13geometry_msgs18PoseWithCovarianceC1Ev+0x38>
 8008b98:	f04f 0100 	mov.w	r1, #0
 8008b9c:	6011      	str	r1, [r2, #0]
 8008b9e:	3204      	adds	r2, #4
 8008ba0:	3b01      	subs	r3, #1
 8008ba2:	e7f7      	b.n	8008b94 <_ZN13geometry_msgs18PoseWithCovarianceC1Ev+0x28>
    {
    }
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3708      	adds	r7, #8
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}
 8008bae:	bf00      	nop
 8008bb0:	0800ffbc 	.word	0x0800ffbc

08008bb4 <_ZNK13geometry_msgs18PoseWithCovariance9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	60fb      	str	r3, [r7, #12]
      offset += this->pose.serialize(outbuffer + offset);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	1d18      	adds	r0, r3, #4
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	683a      	ldr	r2, [r7, #0]
 8008bca:	4413      	add	r3, r2
 8008bcc:	4619      	mov	r1, r3
 8008bce:	f7ff ff67 	bl	8008aa0 <_ZNK13geometry_msgs4Pose9serializeEPh>
 8008bd2:	4602      	mov	r2, r0
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	4413      	add	r3, r2
 8008bd8:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < 36; i++){
 8008bda:	2300      	movs	r3, #0
 8008bdc:	60bb      	str	r3, [r7, #8]
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	2b23      	cmp	r3, #35	; 0x23
 8008be2:	d817      	bhi.n	8008c14 <_ZNK13geometry_msgs18PoseWithCovariance9serializeEPh+0x60>
      offset += serializeAvrFloat64(outbuffer + offset, this->covariance[i]);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	683a      	ldr	r2, [r7, #0]
 8008be8:	18d1      	adds	r1, r2, r3
 8008bea:	687a      	ldr	r2, [r7, #4]
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	330a      	adds	r3, #10
 8008bf0:	009b      	lsls	r3, r3, #2
 8008bf2:	4413      	add	r3, r2
 8008bf4:	3304      	adds	r3, #4
 8008bf6:	edd3 7a00 	vldr	s15, [r3]
 8008bfa:	eeb0 0a67 	vmov.f32	s0, s15
 8008bfe:	4608      	mov	r0, r1
 8008c00:	f7fe fb92 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8008c04:	4602      	mov	r2, r0
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	4413      	add	r3, r2
 8008c0a:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < 36; i++){
 8008c0c:	68bb      	ldr	r3, [r7, #8]
 8008c0e:	3301      	adds	r3, #1
 8008c10:	60bb      	str	r3, [r7, #8]
 8008c12:	e7e4      	b.n	8008bde <_ZNK13geometry_msgs18PoseWithCovariance9serializeEPh+0x2a>
      }
      return offset;
 8008c14:	68fb      	ldr	r3, [r7, #12]
    }
 8008c16:	4618      	mov	r0, r3
 8008c18:	3710      	adds	r7, #16
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bd80      	pop	{r7, pc}

08008c1e <_ZN13geometry_msgs18PoseWithCovariance11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8008c1e:	b580      	push	{r7, lr}
 8008c20:	b084      	sub	sp, #16
 8008c22:	af00      	add	r7, sp, #0
 8008c24:	6078      	str	r0, [r7, #4]
 8008c26:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008c28:	2300      	movs	r3, #0
 8008c2a:	60fb      	str	r3, [r7, #12]
      offset += this->pose.deserialize(inbuffer + offset);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	1d18      	adds	r0, r3, #4
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	683a      	ldr	r2, [r7, #0]
 8008c34:	4413      	add	r3, r2
 8008c36:	4619      	mov	r1, r3
 8008c38:	f7ff ff57 	bl	8008aea <_ZN13geometry_msgs4Pose11deserializeEPh>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	4413      	add	r3, r2
 8008c42:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < 36; i++){
 8008c44:	2300      	movs	r3, #0
 8008c46:	60bb      	str	r3, [r7, #8]
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	2b23      	cmp	r3, #35	; 0x23
 8008c4c:	d813      	bhi.n	8008c76 <_ZN13geometry_msgs18PoseWithCovariance11deserializeEPh+0x58>
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->covariance[i]));
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	683a      	ldr	r2, [r7, #0]
 8008c52:	18d0      	adds	r0, r2, r3
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	330a      	adds	r3, #10
 8008c58:	009b      	lsls	r3, r3, #2
 8008c5a:	687a      	ldr	r2, [r7, #4]
 8008c5c:	4413      	add	r3, r2
 8008c5e:	3304      	adds	r3, #4
 8008c60:	4619      	mov	r1, r3
 8008c62:	f7fe fbcd 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8008c66:	4602      	mov	r2, r0
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	4413      	add	r3, r2
 8008c6c:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < 36; i++){
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	3301      	adds	r3, #1
 8008c72:	60bb      	str	r3, [r7, #8]
 8008c74:	e7e8      	b.n	8008c48 <_ZN13geometry_msgs18PoseWithCovariance11deserializeEPh+0x2a>
      }
     return offset;
 8008c76:	68fb      	ldr	r3, [r7, #12]
    }
 8008c78:	4618      	mov	r0, r3
 8008c7a:	3710      	adds	r7, #16
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}

08008c80 <_ZN13geometry_msgs18PoseWithCovariance7getTypeEv>:

    const char * getType(){ return "geometry_msgs/PoseWithCovariance"; };
 8008c80:	b480      	push	{r7}
 8008c82:	b083      	sub	sp, #12
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
 8008c88:	4b03      	ldr	r3, [pc, #12]	; (8008c98 <_ZN13geometry_msgs18PoseWithCovariance7getTypeEv+0x18>)
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	370c      	adds	r7, #12
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c94:	4770      	bx	lr
 8008c96:	bf00      	nop
 8008c98:	0800fae4 	.word	0x0800fae4

08008c9c <_ZN13geometry_msgs18PoseWithCovariance6getMD5Ev>:
    const char * getMD5(){ return "c23e848cf1b7533a8d7c259073a97e6f"; };
 8008c9c:	b480      	push	{r7}
 8008c9e:	b083      	sub	sp, #12
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	4b03      	ldr	r3, [pc, #12]	; (8008cb4 <_ZN13geometry_msgs18PoseWithCovariance6getMD5Ev+0x18>)
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	370c      	adds	r7, #12
 8008caa:	46bd      	mov	sp, r7
 8008cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb0:	4770      	bx	lr
 8008cb2:	bf00      	nop
 8008cb4:	0800fb08 	.word	0x0800fb08

08008cb8 <_ZN13geometry_msgs19TwistWithCovarianceC1Ev>:
    public:
      typedef geometry_msgs::Twist _twist_type;
      _twist_type twist;
      float covariance[36];

    TwistWithCovariance():
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b082      	sub	sp, #8
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
      twist(),
      covariance()
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f7fe fbfc 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 8008cc8:	4a0c      	ldr	r2, [pc, #48]	; (8008cfc <_ZN13geometry_msgs19TwistWithCovarianceC1Ev+0x44>)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	601a      	str	r2, [r3, #0]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	3304      	adds	r3, #4
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	f7ff fcda 	bl	800868c <_ZN13geometry_msgs5TwistC1Ev>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8008cde:	2323      	movs	r3, #35	; 0x23
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	db05      	blt.n	8008cf0 <_ZN13geometry_msgs19TwistWithCovarianceC1Ev+0x38>
 8008ce4:	f04f 0100 	mov.w	r1, #0
 8008ce8:	6011      	str	r1, [r2, #0]
 8008cea:	3204      	adds	r2, #4
 8008cec:	3b01      	subs	r3, #1
 8008cee:	e7f7      	b.n	8008ce0 <_ZN13geometry_msgs19TwistWithCovarianceC1Ev+0x28>
    {
    }
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3708      	adds	r7, #8
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}
 8008cfa:	bf00      	nop
 8008cfc:	0800ffa4 	.word	0x0800ffa4

08008d00 <_ZNK13geometry_msgs19TwistWithCovariance9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b084      	sub	sp, #16
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
 8008d08:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	60fb      	str	r3, [r7, #12]
      offset += this->twist.serialize(outbuffer + offset);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	1d18      	adds	r0, r3, #4
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	683a      	ldr	r2, [r7, #0]
 8008d16:	4413      	add	r3, r2
 8008d18:	4619      	mov	r1, r3
 8008d1a:	f7ff fcd3 	bl	80086c4 <_ZNK13geometry_msgs5Twist9serializeEPh>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	4413      	add	r3, r2
 8008d24:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < 36; i++){
 8008d26:	2300      	movs	r3, #0
 8008d28:	60bb      	str	r3, [r7, #8]
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	2b23      	cmp	r3, #35	; 0x23
 8008d2e:	d816      	bhi.n	8008d5e <_ZNK13geometry_msgs19TwistWithCovariance9serializeEPh+0x5e>
      offset += serializeAvrFloat64(outbuffer + offset, this->covariance[i]);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	683a      	ldr	r2, [r7, #0]
 8008d34:	18d1      	adds	r1, r2, r3
 8008d36:	687a      	ldr	r2, [r7, #4]
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	330a      	adds	r3, #10
 8008d3c:	009b      	lsls	r3, r3, #2
 8008d3e:	4413      	add	r3, r2
 8008d40:	edd3 7a00 	vldr	s15, [r3]
 8008d44:	eeb0 0a67 	vmov.f32	s0, s15
 8008d48:	4608      	mov	r0, r1
 8008d4a:	f7fe faed 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8008d4e:	4602      	mov	r2, r0
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	4413      	add	r3, r2
 8008d54:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < 36; i++){
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	3301      	adds	r3, #1
 8008d5a:	60bb      	str	r3, [r7, #8]
 8008d5c:	e7e5      	b.n	8008d2a <_ZNK13geometry_msgs19TwistWithCovariance9serializeEPh+0x2a>
      }
      return offset;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
    }
 8008d60:	4618      	mov	r0, r3
 8008d62:	3710      	adds	r7, #16
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}

08008d68 <_ZN13geometry_msgs19TwistWithCovariance11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b084      	sub	sp, #16
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008d72:	2300      	movs	r3, #0
 8008d74:	60fb      	str	r3, [r7, #12]
      offset += this->twist.deserialize(inbuffer + offset);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	1d18      	adds	r0, r3, #4
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	683a      	ldr	r2, [r7, #0]
 8008d7e:	4413      	add	r3, r2
 8008d80:	4619      	mov	r1, r3
 8008d82:	f7ff fcc4 	bl	800870e <_ZN13geometry_msgs5Twist11deserializeEPh>
 8008d86:	4602      	mov	r2, r0
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	4413      	add	r3, r2
 8008d8c:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < 36; i++){
 8008d8e:	2300      	movs	r3, #0
 8008d90:	60bb      	str	r3, [r7, #8]
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	2b23      	cmp	r3, #35	; 0x23
 8008d96:	d812      	bhi.n	8008dbe <_ZN13geometry_msgs19TwistWithCovariance11deserializeEPh+0x56>
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->covariance[i]));
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	683a      	ldr	r2, [r7, #0]
 8008d9c:	18d0      	adds	r0, r2, r3
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	330a      	adds	r3, #10
 8008da2:	009b      	lsls	r3, r3, #2
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	4413      	add	r3, r2
 8008da8:	4619      	mov	r1, r3
 8008daa:	f7fe fb29 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8008dae:	4602      	mov	r2, r0
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	4413      	add	r3, r2
 8008db4:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < 36; i++){
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	3301      	adds	r3, #1
 8008dba:	60bb      	str	r3, [r7, #8]
 8008dbc:	e7e9      	b.n	8008d92 <_ZN13geometry_msgs19TwistWithCovariance11deserializeEPh+0x2a>
      }
     return offset;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
    }
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	3710      	adds	r7, #16
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	bd80      	pop	{r7, pc}

08008dc8 <_ZN13geometry_msgs19TwistWithCovariance7getTypeEv>:

    const char * getType(){ return "geometry_msgs/TwistWithCovariance"; };
 8008dc8:	b480      	push	{r7}
 8008dca:	b083      	sub	sp, #12
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
 8008dd0:	4b03      	ldr	r3, [pc, #12]	; (8008de0 <_ZN13geometry_msgs19TwistWithCovariance7getTypeEv+0x18>)
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	370c      	adds	r7, #12
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ddc:	4770      	bx	lr
 8008dde:	bf00      	nop
 8008de0:	0800fb2c 	.word	0x0800fb2c

08008de4 <_ZN13geometry_msgs19TwistWithCovariance6getMD5Ev>:
    const char * getMD5(){ return "1fe8a28e6890a4cc3ae4c3ca5c7d82e6"; };
 8008de4:	b480      	push	{r7}
 8008de6:	b083      	sub	sp, #12
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
 8008dec:	4b03      	ldr	r3, [pc, #12]	; (8008dfc <_ZN13geometry_msgs19TwistWithCovariance6getMD5Ev+0x18>)
 8008dee:	4618      	mov	r0, r3
 8008df0:	370c      	adds	r7, #12
 8008df2:	46bd      	mov	sp, r7
 8008df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df8:	4770      	bx	lr
 8008dfa:	bf00      	nop
 8008dfc:	0800fb50 	.word	0x0800fb50

08008e00 <_ZN8std_msgs6HeaderC1Ev>:
      typedef ros::Time _stamp_type;
      _stamp_type stamp;
      typedef const char* _frame_id_type;
      _frame_id_type frame_id;

    Header():
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b082      	sub	sp, #8
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
      seq(0),
      stamp(),
      frame_id("")
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f7fe fb58 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 8008e10:	4a09      	ldr	r2, [pc, #36]	; (8008e38 <_ZN8std_msgs6HeaderC1Ev+0x38>)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	601a      	str	r2, [r3, #0]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	605a      	str	r2, [r3, #4]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	3308      	adds	r3, #8
 8008e20:	4618      	mov	r0, r3
 8008e22:	f7ff f92f 	bl	8008084 <_ZN3ros4TimeC1Ev>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	4a04      	ldr	r2, [pc, #16]	; (8008e3c <_ZN8std_msgs6HeaderC1Ev+0x3c>)
 8008e2a:	611a      	str	r2, [r3, #16]
    {
    }
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3708      	adds	r7, #8
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	0800ff8c 	.word	0x0800ff8c
 8008e3c:	0800f8b8 	.word	0x0800f8b8

08008e40 <_ZNK8std_msgs6Header9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b084      	sub	sp, #16
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->seq >> (8 * 0)) & 0xFF;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	683a      	ldr	r2, [r7, #0]
 8008e52:	4413      	add	r3, r2
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	6852      	ldr	r2, [r2, #4]
 8008e58:	b2d2      	uxtb	r2, r2
 8008e5a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->seq >> (8 * 1)) & 0xFF;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	3301      	adds	r3, #1
 8008e60:	683a      	ldr	r2, [r7, #0]
 8008e62:	4413      	add	r3, r2
 8008e64:	687a      	ldr	r2, [r7, #4]
 8008e66:	6852      	ldr	r2, [r2, #4]
 8008e68:	0a12      	lsrs	r2, r2, #8
 8008e6a:	b2d2      	uxtb	r2, r2
 8008e6c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->seq >> (8 * 2)) & 0xFF;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	3302      	adds	r3, #2
 8008e72:	683a      	ldr	r2, [r7, #0]
 8008e74:	4413      	add	r3, r2
 8008e76:	687a      	ldr	r2, [r7, #4]
 8008e78:	6852      	ldr	r2, [r2, #4]
 8008e7a:	0c12      	lsrs	r2, r2, #16
 8008e7c:	b2d2      	uxtb	r2, r2
 8008e7e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->seq >> (8 * 3)) & 0xFF;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	3303      	adds	r3, #3
 8008e84:	683a      	ldr	r2, [r7, #0]
 8008e86:	4413      	add	r3, r2
 8008e88:	687a      	ldr	r2, [r7, #4]
 8008e8a:	6852      	ldr	r2, [r2, #4]
 8008e8c:	0e12      	lsrs	r2, r2, #24
 8008e8e:	b2d2      	uxtb	r2, r2
 8008e90:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->seq);
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	3304      	adds	r3, #4
 8008e96:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->stamp.sec >> (8 * 0)) & 0xFF;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	683a      	ldr	r2, [r7, #0]
 8008e9c:	4413      	add	r3, r2
 8008e9e:	687a      	ldr	r2, [r7, #4]
 8008ea0:	6892      	ldr	r2, [r2, #8]
 8008ea2:	b2d2      	uxtb	r2, r2
 8008ea4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->stamp.sec >> (8 * 1)) & 0xFF;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	683a      	ldr	r2, [r7, #0]
 8008eac:	4413      	add	r3, r2
 8008eae:	687a      	ldr	r2, [r7, #4]
 8008eb0:	6892      	ldr	r2, [r2, #8]
 8008eb2:	0a12      	lsrs	r2, r2, #8
 8008eb4:	b2d2      	uxtb	r2, r2
 8008eb6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->stamp.sec >> (8 * 2)) & 0xFF;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	3302      	adds	r3, #2
 8008ebc:	683a      	ldr	r2, [r7, #0]
 8008ebe:	4413      	add	r3, r2
 8008ec0:	687a      	ldr	r2, [r7, #4]
 8008ec2:	6892      	ldr	r2, [r2, #8]
 8008ec4:	0c12      	lsrs	r2, r2, #16
 8008ec6:	b2d2      	uxtb	r2, r2
 8008ec8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->stamp.sec >> (8 * 3)) & 0xFF;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	3303      	adds	r3, #3
 8008ece:	683a      	ldr	r2, [r7, #0]
 8008ed0:	4413      	add	r3, r2
 8008ed2:	687a      	ldr	r2, [r7, #4]
 8008ed4:	6892      	ldr	r2, [r2, #8]
 8008ed6:	0e12      	lsrs	r2, r2, #24
 8008ed8:	b2d2      	uxtb	r2, r2
 8008eda:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->stamp.sec);
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	3304      	adds	r3, #4
 8008ee0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->stamp.nsec >> (8 * 0)) & 0xFF;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	683a      	ldr	r2, [r7, #0]
 8008ee6:	4413      	add	r3, r2
 8008ee8:	687a      	ldr	r2, [r7, #4]
 8008eea:	68d2      	ldr	r2, [r2, #12]
 8008eec:	b2d2      	uxtb	r2, r2
 8008eee:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->stamp.nsec >> (8 * 1)) & 0xFF;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	3301      	adds	r3, #1
 8008ef4:	683a      	ldr	r2, [r7, #0]
 8008ef6:	4413      	add	r3, r2
 8008ef8:	687a      	ldr	r2, [r7, #4]
 8008efa:	68d2      	ldr	r2, [r2, #12]
 8008efc:	0a12      	lsrs	r2, r2, #8
 8008efe:	b2d2      	uxtb	r2, r2
 8008f00:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->stamp.nsec >> (8 * 2)) & 0xFF;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	3302      	adds	r3, #2
 8008f06:	683a      	ldr	r2, [r7, #0]
 8008f08:	4413      	add	r3, r2
 8008f0a:	687a      	ldr	r2, [r7, #4]
 8008f0c:	68d2      	ldr	r2, [r2, #12]
 8008f0e:	0c12      	lsrs	r2, r2, #16
 8008f10:	b2d2      	uxtb	r2, r2
 8008f12:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->stamp.nsec >> (8 * 3)) & 0xFF;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	3303      	adds	r3, #3
 8008f18:	683a      	ldr	r2, [r7, #0]
 8008f1a:	4413      	add	r3, r2
 8008f1c:	687a      	ldr	r2, [r7, #4]
 8008f1e:	68d2      	ldr	r2, [r2, #12]
 8008f20:	0e12      	lsrs	r2, r2, #24
 8008f22:	b2d2      	uxtb	r2, r2
 8008f24:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->stamp.nsec);
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	3304      	adds	r3, #4
 8008f2a:	60fb      	str	r3, [r7, #12]
      uint32_t length_frame_id = strlen(this->frame_id);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	691b      	ldr	r3, [r3, #16]
 8008f30:	4618      	mov	r0, r3
 8008f32:	f7f7 f94d 	bl	80001d0 <strlen>
 8008f36:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_frame_id);
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	683a      	ldr	r2, [r7, #0]
 8008f3c:	4413      	add	r3, r2
 8008f3e:	68b9      	ldr	r1, [r7, #8]
 8008f40:	4618      	mov	r0, r3
 8008f42:	f001 fc19 	bl	800a778 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	3304      	adds	r3, #4
 8008f4a:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->frame_id, length_frame_id);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	683a      	ldr	r2, [r7, #0]
 8008f50:	18d0      	adds	r0, r2, r3
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	691b      	ldr	r3, [r3, #16]
 8008f56:	68ba      	ldr	r2, [r7, #8]
 8008f58:	4619      	mov	r1, r3
 8008f5a:	f005 fe61 	bl	800ec20 <memcpy>
      offset += length_frame_id;
 8008f5e:	68fa      	ldr	r2, [r7, #12]
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	4413      	add	r3, r2
 8008f64:	60fb      	str	r3, [r7, #12]
      return offset;
 8008f66:	68fb      	ldr	r3, [r7, #12]
    }
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3710      	adds	r7, #16
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}

08008f70 <_ZN8std_msgs6Header11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b086      	sub	sp, #24
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	613b      	str	r3, [r7, #16]
      this->seq =  ((uint32_t) (*(inbuffer + offset)));
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	683a      	ldr	r2, [r7, #0]
 8008f82:	4413      	add	r3, r2
 8008f84:	781b      	ldrb	r3, [r3, #0]
 8008f86:	461a      	mov	r2, r3
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	685a      	ldr	r2, [r3, #4]
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	3301      	adds	r3, #1
 8008f94:	6839      	ldr	r1, [r7, #0]
 8008f96:	440b      	add	r3, r1
 8008f98:	781b      	ldrb	r3, [r3, #0]
 8008f9a:	021b      	lsls	r3, r3, #8
 8008f9c:	431a      	orrs	r2, r3
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	685a      	ldr	r2, [r3, #4]
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	3302      	adds	r3, #2
 8008faa:	6839      	ldr	r1, [r7, #0]
 8008fac:	440b      	add	r3, r1
 8008fae:	781b      	ldrb	r3, [r3, #0]
 8008fb0:	041b      	lsls	r3, r3, #16
 8008fb2:	431a      	orrs	r2, r3
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	685a      	ldr	r2, [r3, #4]
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	3303      	adds	r3, #3
 8008fc0:	6839      	ldr	r1, [r7, #0]
 8008fc2:	440b      	add	r3, r1
 8008fc4:	781b      	ldrb	r3, [r3, #0]
 8008fc6:	061b      	lsls	r3, r3, #24
 8008fc8:	431a      	orrs	r2, r3
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->seq);
 8008fce:	693b      	ldr	r3, [r7, #16]
 8008fd0:	3304      	adds	r3, #4
 8008fd2:	613b      	str	r3, [r7, #16]
      this->stamp.sec =  ((uint32_t) (*(inbuffer + offset)));
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	683a      	ldr	r2, [r7, #0]
 8008fd8:	4413      	add	r3, r2
 8008fda:	781b      	ldrb	r3, [r3, #0]
 8008fdc:	461a      	mov	r2, r3
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	689a      	ldr	r2, [r3, #8]
 8008fe6:	693b      	ldr	r3, [r7, #16]
 8008fe8:	3301      	adds	r3, #1
 8008fea:	6839      	ldr	r1, [r7, #0]
 8008fec:	440b      	add	r3, r1
 8008fee:	781b      	ldrb	r3, [r3, #0]
 8008ff0:	021b      	lsls	r3, r3, #8
 8008ff2:	431a      	orrs	r2, r3
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	689a      	ldr	r2, [r3, #8]
 8008ffc:	693b      	ldr	r3, [r7, #16]
 8008ffe:	3302      	adds	r3, #2
 8009000:	6839      	ldr	r1, [r7, #0]
 8009002:	440b      	add	r3, r1
 8009004:	781b      	ldrb	r3, [r3, #0]
 8009006:	041b      	lsls	r3, r3, #16
 8009008:	431a      	orrs	r2, r3
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	689a      	ldr	r2, [r3, #8]
 8009012:	693b      	ldr	r3, [r7, #16]
 8009014:	3303      	adds	r3, #3
 8009016:	6839      	ldr	r1, [r7, #0]
 8009018:	440b      	add	r3, r1
 800901a:	781b      	ldrb	r3, [r3, #0]
 800901c:	061b      	lsls	r3, r3, #24
 800901e:	431a      	orrs	r2, r3
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->stamp.sec);
 8009024:	693b      	ldr	r3, [r7, #16]
 8009026:	3304      	adds	r3, #4
 8009028:	613b      	str	r3, [r7, #16]
      this->stamp.nsec =  ((uint32_t) (*(inbuffer + offset)));
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	683a      	ldr	r2, [r7, #0]
 800902e:	4413      	add	r3, r2
 8009030:	781b      	ldrb	r3, [r3, #0]
 8009032:	461a      	mov	r2, r3
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	68da      	ldr	r2, [r3, #12]
 800903c:	693b      	ldr	r3, [r7, #16]
 800903e:	3301      	adds	r3, #1
 8009040:	6839      	ldr	r1, [r7, #0]
 8009042:	440b      	add	r3, r1
 8009044:	781b      	ldrb	r3, [r3, #0]
 8009046:	021b      	lsls	r3, r3, #8
 8009048:	431a      	orrs	r2, r3
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	68da      	ldr	r2, [r3, #12]
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	3302      	adds	r3, #2
 8009056:	6839      	ldr	r1, [r7, #0]
 8009058:	440b      	add	r3, r1
 800905a:	781b      	ldrb	r3, [r3, #0]
 800905c:	041b      	lsls	r3, r3, #16
 800905e:	431a      	orrs	r2, r3
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	68da      	ldr	r2, [r3, #12]
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	3303      	adds	r3, #3
 800906c:	6839      	ldr	r1, [r7, #0]
 800906e:	440b      	add	r3, r1
 8009070:	781b      	ldrb	r3, [r3, #0]
 8009072:	061b      	lsls	r3, r3, #24
 8009074:	431a      	orrs	r2, r3
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	60da      	str	r2, [r3, #12]
      offset += sizeof(this->stamp.nsec);
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	3304      	adds	r3, #4
 800907e:	613b      	str	r3, [r7, #16]
      uint32_t length_frame_id;
      arrToVar(length_frame_id, (inbuffer + offset));
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	683a      	ldr	r2, [r7, #0]
 8009084:	441a      	add	r2, r3
 8009086:	f107 030c 	add.w	r3, r7, #12
 800908a:	4611      	mov	r1, r2
 800908c:	4618      	mov	r0, r3
 800908e:	f001 fb91 	bl	800a7b4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	3304      	adds	r3, #4
 8009096:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	617b      	str	r3, [r7, #20]
 800909c:	693a      	ldr	r2, [r7, #16]
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	441a      	add	r2, r3
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d90c      	bls.n	80090c2 <_ZN8std_msgs6Header11deserializeEPh+0x152>
          inbuffer[k-1]=inbuffer[k];
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	3b01      	subs	r3, #1
 80090ac:	683a      	ldr	r2, [r7, #0]
 80090ae:	4413      	add	r3, r2
 80090b0:	6839      	ldr	r1, [r7, #0]
 80090b2:	697a      	ldr	r2, [r7, #20]
 80090b4:	440a      	add	r2, r1
 80090b6:	7812      	ldrb	r2, [r2, #0]
 80090b8:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	3301      	adds	r3, #1
 80090be:	617b      	str	r3, [r7, #20]
 80090c0:	e7ec      	b.n	800909c <_ZN8std_msgs6Header11deserializeEPh+0x12c>
      }
      inbuffer[offset+length_frame_id-1]=0;
 80090c2:	693a      	ldr	r2, [r7, #16]
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	4413      	add	r3, r2
 80090c8:	3b01      	subs	r3, #1
 80090ca:	683a      	ldr	r2, [r7, #0]
 80090cc:	4413      	add	r3, r2
 80090ce:	2200      	movs	r2, #0
 80090d0:	701a      	strb	r2, [r3, #0]
      this->frame_id = (char *)(inbuffer + offset-1);
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	3b01      	subs	r3, #1
 80090d6:	683a      	ldr	r2, [r7, #0]
 80090d8:	441a      	add	r2, r3
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	611a      	str	r2, [r3, #16]
      offset += length_frame_id;
 80090de:	693a      	ldr	r2, [r7, #16]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	4413      	add	r3, r2
 80090e4:	613b      	str	r3, [r7, #16]
     return offset;
 80090e6:	693b      	ldr	r3, [r7, #16]
    }
 80090e8:	4618      	mov	r0, r3
 80090ea:	3718      	adds	r7, #24
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bd80      	pop	{r7, pc}

080090f0 <_ZN8std_msgs6Header7getTypeEv>:

    const char * getType(){ return "std_msgs/Header"; };
 80090f0:	b480      	push	{r7}
 80090f2:	b083      	sub	sp, #12
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
 80090f8:	4b03      	ldr	r3, [pc, #12]	; (8009108 <_ZN8std_msgs6Header7getTypeEv+0x18>)
 80090fa:	4618      	mov	r0, r3
 80090fc:	370c      	adds	r7, #12
 80090fe:	46bd      	mov	sp, r7
 8009100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009104:	4770      	bx	lr
 8009106:	bf00      	nop
 8009108:	0800fb74 	.word	0x0800fb74

0800910c <_ZN8std_msgs6Header6getMD5Ev>:
    const char * getMD5(){ return "2176decaecbce78abc3b96ef049fabed"; };
 800910c:	b480      	push	{r7}
 800910e:	b083      	sub	sp, #12
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
 8009114:	4b03      	ldr	r3, [pc, #12]	; (8009124 <_ZN8std_msgs6Header6getMD5Ev+0x18>)
 8009116:	4618      	mov	r0, r3
 8009118:	370c      	adds	r7, #12
 800911a:	46bd      	mov	sp, r7
 800911c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009120:	4770      	bx	lr
 8009122:	bf00      	nop
 8009124:	0800fb84 	.word	0x0800fb84

08009128 <_ZN8nav_msgs8OdometryC1Ev>:
      typedef geometry_msgs::PoseWithCovariance _pose_type;
      _pose_type pose;
      typedef geometry_msgs::TwistWithCovariance _twist_type;
      _twist_type twist;

    Odometry():
 8009128:	b580      	push	{r7, lr}
 800912a:	b082      	sub	sp, #8
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
      header(),
      child_frame_id(""),
      pose(),
      twist()
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	4618      	mov	r0, r3
 8009134:	f7fe f9c4 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 8009138:	4a0c      	ldr	r2, [pc, #48]	; (800916c <_ZN8nav_msgs8OdometryC1Ev+0x44>)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	601a      	str	r2, [r3, #0]
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	3304      	adds	r3, #4
 8009142:	4618      	mov	r0, r3
 8009144:	f7ff fe5c 	bl	8008e00 <_ZN8std_msgs6HeaderC1Ev>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	4a09      	ldr	r2, [pc, #36]	; (8009170 <_ZN8nav_msgs8OdometryC1Ev+0x48>)
 800914c:	619a      	str	r2, [r3, #24]
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	331c      	adds	r3, #28
 8009152:	4618      	mov	r0, r3
 8009154:	f7ff fd0a 	bl	8008b6c <_ZN13geometry_msgs18PoseWithCovarianceC1Ev>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	33d8      	adds	r3, #216	; 0xd8
 800915c:	4618      	mov	r0, r3
 800915e:	f7ff fdab 	bl	8008cb8 <_ZN13geometry_msgs19TwistWithCovarianceC1Ev>
    {
    }
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	4618      	mov	r0, r3
 8009166:	3708      	adds	r7, #8
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}
 800916c:	0800ff74 	.word	0x0800ff74
 8009170:	0800f8b8 	.word	0x0800f8b8

08009174 <_ZNK8nav_msgs8Odometry9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
 800917c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800917e:	2300      	movs	r3, #0
 8009180:	60fb      	str	r3, [r7, #12]
      offset += this->header.serialize(outbuffer + offset);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	1d18      	adds	r0, r3, #4
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	683a      	ldr	r2, [r7, #0]
 800918a:	4413      	add	r3, r2
 800918c:	4619      	mov	r1, r3
 800918e:	f7ff fe57 	bl	8008e40 <_ZNK8std_msgs6Header9serializeEPh>
 8009192:	4602      	mov	r2, r0
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	4413      	add	r3, r2
 8009198:	60fb      	str	r3, [r7, #12]
      uint32_t length_child_frame_id = strlen(this->child_frame_id);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	699b      	ldr	r3, [r3, #24]
 800919e:	4618      	mov	r0, r3
 80091a0:	f7f7 f816 	bl	80001d0 <strlen>
 80091a4:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_child_frame_id);
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	683a      	ldr	r2, [r7, #0]
 80091aa:	4413      	add	r3, r2
 80091ac:	68b9      	ldr	r1, [r7, #8]
 80091ae:	4618      	mov	r0, r3
 80091b0:	f001 fae2 	bl	800a778 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	3304      	adds	r3, #4
 80091b8:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->child_frame_id, length_child_frame_id);
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	683a      	ldr	r2, [r7, #0]
 80091be:	18d0      	adds	r0, r2, r3
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	699b      	ldr	r3, [r3, #24]
 80091c4:	68ba      	ldr	r2, [r7, #8]
 80091c6:	4619      	mov	r1, r3
 80091c8:	f005 fd2a 	bl	800ec20 <memcpy>
      offset += length_child_frame_id;
 80091cc:	68fa      	ldr	r2, [r7, #12]
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	4413      	add	r3, r2
 80091d2:	60fb      	str	r3, [r7, #12]
      offset += this->pose.serialize(outbuffer + offset);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f103 001c 	add.w	r0, r3, #28
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	683a      	ldr	r2, [r7, #0]
 80091de:	4413      	add	r3, r2
 80091e0:	4619      	mov	r1, r3
 80091e2:	f7ff fce7 	bl	8008bb4 <_ZNK13geometry_msgs18PoseWithCovariance9serializeEPh>
 80091e6:	4602      	mov	r2, r0
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	4413      	add	r3, r2
 80091ec:	60fb      	str	r3, [r7, #12]
      offset += this->twist.serialize(outbuffer + offset);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f103 00d8 	add.w	r0, r3, #216	; 0xd8
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	683a      	ldr	r2, [r7, #0]
 80091f8:	4413      	add	r3, r2
 80091fa:	4619      	mov	r1, r3
 80091fc:	f7ff fd80 	bl	8008d00 <_ZNK13geometry_msgs19TwistWithCovariance9serializeEPh>
 8009200:	4602      	mov	r2, r0
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	4413      	add	r3, r2
 8009206:	60fb      	str	r3, [r7, #12]
      return offset;
 8009208:	68fb      	ldr	r3, [r7, #12]
    }
 800920a:	4618      	mov	r0, r3
 800920c:	3710      	adds	r7, #16
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}

08009212 <_ZN8nav_msgs8Odometry11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8009212:	b580      	push	{r7, lr}
 8009214:	b086      	sub	sp, #24
 8009216:	af00      	add	r7, sp, #0
 8009218:	6078      	str	r0, [r7, #4]
 800921a:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800921c:	2300      	movs	r3, #0
 800921e:	613b      	str	r3, [r7, #16]
      offset += this->header.deserialize(inbuffer + offset);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	1d18      	adds	r0, r3, #4
 8009224:	693b      	ldr	r3, [r7, #16]
 8009226:	683a      	ldr	r2, [r7, #0]
 8009228:	4413      	add	r3, r2
 800922a:	4619      	mov	r1, r3
 800922c:	f7ff fea0 	bl	8008f70 <_ZN8std_msgs6Header11deserializeEPh>
 8009230:	4602      	mov	r2, r0
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	4413      	add	r3, r2
 8009236:	613b      	str	r3, [r7, #16]
      uint32_t length_child_frame_id;
      arrToVar(length_child_frame_id, (inbuffer + offset));
 8009238:	693b      	ldr	r3, [r7, #16]
 800923a:	683a      	ldr	r2, [r7, #0]
 800923c:	441a      	add	r2, r3
 800923e:	f107 030c 	add.w	r3, r7, #12
 8009242:	4611      	mov	r1, r2
 8009244:	4618      	mov	r0, r3
 8009246:	f001 fab5 	bl	800a7b4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	3304      	adds	r3, #4
 800924e:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_child_frame_id; ++k){
 8009250:	693b      	ldr	r3, [r7, #16]
 8009252:	617b      	str	r3, [r7, #20]
 8009254:	693a      	ldr	r2, [r7, #16]
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	441a      	add	r2, r3
 800925a:	697b      	ldr	r3, [r7, #20]
 800925c:	429a      	cmp	r2, r3
 800925e:	d90c      	bls.n	800927a <_ZN8nav_msgs8Odometry11deserializeEPh+0x68>
          inbuffer[k-1]=inbuffer[k];
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	3b01      	subs	r3, #1
 8009264:	683a      	ldr	r2, [r7, #0]
 8009266:	4413      	add	r3, r2
 8009268:	6839      	ldr	r1, [r7, #0]
 800926a:	697a      	ldr	r2, [r7, #20]
 800926c:	440a      	add	r2, r1
 800926e:	7812      	ldrb	r2, [r2, #0]
 8009270:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_child_frame_id; ++k){
 8009272:	697b      	ldr	r3, [r7, #20]
 8009274:	3301      	adds	r3, #1
 8009276:	617b      	str	r3, [r7, #20]
 8009278:	e7ec      	b.n	8009254 <_ZN8nav_msgs8Odometry11deserializeEPh+0x42>
      }
      inbuffer[offset+length_child_frame_id-1]=0;
 800927a:	693a      	ldr	r2, [r7, #16]
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	4413      	add	r3, r2
 8009280:	3b01      	subs	r3, #1
 8009282:	683a      	ldr	r2, [r7, #0]
 8009284:	4413      	add	r3, r2
 8009286:	2200      	movs	r2, #0
 8009288:	701a      	strb	r2, [r3, #0]
      this->child_frame_id = (char *)(inbuffer + offset-1);
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	3b01      	subs	r3, #1
 800928e:	683a      	ldr	r2, [r7, #0]
 8009290:	441a      	add	r2, r3
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	619a      	str	r2, [r3, #24]
      offset += length_child_frame_id;
 8009296:	693a      	ldr	r2, [r7, #16]
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	4413      	add	r3, r2
 800929c:	613b      	str	r3, [r7, #16]
      offset += this->pose.deserialize(inbuffer + offset);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f103 001c 	add.w	r0, r3, #28
 80092a4:	693b      	ldr	r3, [r7, #16]
 80092a6:	683a      	ldr	r2, [r7, #0]
 80092a8:	4413      	add	r3, r2
 80092aa:	4619      	mov	r1, r3
 80092ac:	f7ff fcb7 	bl	8008c1e <_ZN13geometry_msgs18PoseWithCovariance11deserializeEPh>
 80092b0:	4602      	mov	r2, r0
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	4413      	add	r3, r2
 80092b6:	613b      	str	r3, [r7, #16]
      offset += this->twist.deserialize(inbuffer + offset);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	f103 00d8 	add.w	r0, r3, #216	; 0xd8
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	683a      	ldr	r2, [r7, #0]
 80092c2:	4413      	add	r3, r2
 80092c4:	4619      	mov	r1, r3
 80092c6:	f7ff fd4f 	bl	8008d68 <_ZN13geometry_msgs19TwistWithCovariance11deserializeEPh>
 80092ca:	4602      	mov	r2, r0
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	4413      	add	r3, r2
 80092d0:	613b      	str	r3, [r7, #16]
     return offset;
 80092d2:	693b      	ldr	r3, [r7, #16]
    }
 80092d4:	4618      	mov	r0, r3
 80092d6:	3718      	adds	r7, #24
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <_ZN8nav_msgs8Odometry7getTypeEv>:

    const char * getType(){ return "nav_msgs/Odometry"; };
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
 80092e4:	4b03      	ldr	r3, [pc, #12]	; (80092f4 <_ZN8nav_msgs8Odometry7getTypeEv+0x18>)
 80092e6:	4618      	mov	r0, r3
 80092e8:	370c      	adds	r7, #12
 80092ea:	46bd      	mov	sp, r7
 80092ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f0:	4770      	bx	lr
 80092f2:	bf00      	nop
 80092f4:	0800fba8 	.word	0x0800fba8

080092f8 <_ZN8nav_msgs8Odometry6getMD5Ev>:
    const char * getMD5(){ return "cd5e73d190d741a2f92e81eda573aca7"; };
 80092f8:	b480      	push	{r7}
 80092fa:	b083      	sub	sp, #12
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	4b03      	ldr	r3, [pc, #12]	; (8009310 <_ZN8nav_msgs8Odometry6getMD5Ev+0x18>)
 8009302:	4618      	mov	r0, r3
 8009304:	370c      	adds	r7, #12
 8009306:	46bd      	mov	sp, r7
 8009308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930c:	4770      	bx	lr
 800930e:	bf00      	nop
 8009310:	0800fbbc 	.word	0x0800fbbc

08009314 <_ZN11sensor_msgs3ImuC1Ev>:
      float angular_velocity_covariance[9];
      typedef geometry_msgs::Vector3 _linear_acceleration_type;
      _linear_acceleration_type linear_acceleration;
      float linear_acceleration_covariance[9];

    Imu():
 8009314:	b580      	push	{r7, lr}
 8009316:	b082      	sub	sp, #8
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
      orientation(),
      orientation_covariance(),
      angular_velocity(),
      angular_velocity_covariance(),
      linear_acceleration(),
      linear_acceleration_covariance()
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	4618      	mov	r0, r3
 8009320:	f7fe f8ce 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 8009324:	4a1f      	ldr	r2, [pc, #124]	; (80093a4 <_ZN11sensor_msgs3ImuC1Ev+0x90>)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	601a      	str	r2, [r3, #0]
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	3304      	adds	r3, #4
 800932e:	4618      	mov	r0, r3
 8009330:	f7ff fd66 	bl	8008e00 <_ZN8std_msgs6HeaderC1Ev>
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	3318      	adds	r3, #24
 8009338:	4618      	mov	r0, r3
 800933a:	f7ff facf 	bl	80088dc <_ZN13geometry_msgs10QuaternionC1Ev>
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8009344:	2308      	movs	r3, #8
 8009346:	2b00      	cmp	r3, #0
 8009348:	db05      	blt.n	8009356 <_ZN11sensor_msgs3ImuC1Ev+0x42>
 800934a:	f04f 0100 	mov.w	r1, #0
 800934e:	6011      	str	r1, [r2, #0]
 8009350:	3204      	adds	r2, #4
 8009352:	3b01      	subs	r3, #1
 8009354:	e7f7      	b.n	8009346 <_ZN11sensor_msgs3ImuC1Ev+0x32>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	3350      	adds	r3, #80	; 0x50
 800935a:	4618      	mov	r0, r3
 800935c:	f7ff f8f0 	bl	8008540 <_ZN13geometry_msgs7Vector3C1Ev>
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8009366:	2308      	movs	r3, #8
 8009368:	2b00      	cmp	r3, #0
 800936a:	db05      	blt.n	8009378 <_ZN11sensor_msgs3ImuC1Ev+0x64>
 800936c:	f04f 0100 	mov.w	r1, #0
 8009370:	6011      	str	r1, [r2, #0]
 8009372:	3204      	adds	r2, #4
 8009374:	3b01      	subs	r3, #1
 8009376:	e7f7      	b.n	8009368 <_ZN11sensor_msgs3ImuC1Ev+0x54>
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	3384      	adds	r3, #132	; 0x84
 800937c:	4618      	mov	r0, r3
 800937e:	f7ff f8df 	bl	8008540 <_ZN13geometry_msgs7Vector3C1Ev>
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f103 0294 	add.w	r2, r3, #148	; 0x94
 8009388:	2308      	movs	r3, #8
 800938a:	2b00      	cmp	r3, #0
 800938c:	db05      	blt.n	800939a <_ZN11sensor_msgs3ImuC1Ev+0x86>
 800938e:	f04f 0100 	mov.w	r1, #0
 8009392:	6011      	str	r1, [r2, #0]
 8009394:	3204      	adds	r2, #4
 8009396:	3b01      	subs	r3, #1
 8009398:	e7f7      	b.n	800938a <_ZN11sensor_msgs3ImuC1Ev+0x76>
    {
    }
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	4618      	mov	r0, r3
 800939e:	3708      	adds	r7, #8
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}
 80093a4:	0800ff5c 	.word	0x0800ff5c

080093a8 <_ZNK11sensor_msgs3Imu9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b086      	sub	sp, #24
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80093b2:	2300      	movs	r3, #0
 80093b4:	617b      	str	r3, [r7, #20]
      offset += this->header.serialize(outbuffer + offset);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	1d18      	adds	r0, r3, #4
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	683a      	ldr	r2, [r7, #0]
 80093be:	4413      	add	r3, r2
 80093c0:	4619      	mov	r1, r3
 80093c2:	f7ff fd3d 	bl	8008e40 <_ZNK8std_msgs6Header9serializeEPh>
 80093c6:	4602      	mov	r2, r0
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	4413      	add	r3, r2
 80093cc:	617b      	str	r3, [r7, #20]
      offset += this->orientation.serialize(outbuffer + offset);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f103 0018 	add.w	r0, r3, #24
 80093d4:	697b      	ldr	r3, [r7, #20]
 80093d6:	683a      	ldr	r2, [r7, #0]
 80093d8:	4413      	add	r3, r2
 80093da:	4619      	mov	r1, r3
 80093dc:	f7ff faa0 	bl	8008920 <_ZNK13geometry_msgs10Quaternion9serializeEPh>
 80093e0:	4602      	mov	r2, r0
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	4413      	add	r3, r2
 80093e6:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 80093e8:	2300      	movs	r3, #0
 80093ea:	613b      	str	r3, [r7, #16]
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	2b08      	cmp	r3, #8
 80093f0:	d817      	bhi.n	8009422 <_ZNK11sensor_msgs3Imu9serializeEPh+0x7a>
      offset += serializeAvrFloat64(outbuffer + offset, this->orientation_covariance[i]);
 80093f2:	697b      	ldr	r3, [r7, #20]
 80093f4:	683a      	ldr	r2, [r7, #0]
 80093f6:	18d1      	adds	r1, r2, r3
 80093f8:	687a      	ldr	r2, [r7, #4]
 80093fa:	693b      	ldr	r3, [r7, #16]
 80093fc:	330a      	adds	r3, #10
 80093fe:	009b      	lsls	r3, r3, #2
 8009400:	4413      	add	r3, r2
 8009402:	3304      	adds	r3, #4
 8009404:	edd3 7a00 	vldr	s15, [r3]
 8009408:	eeb0 0a67 	vmov.f32	s0, s15
 800940c:	4608      	mov	r0, r1
 800940e:	f7fd ff8b 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8009412:	4602      	mov	r2, r0
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	4413      	add	r3, r2
 8009418:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	3301      	adds	r3, #1
 800941e:	613b      	str	r3, [r7, #16]
 8009420:	e7e4      	b.n	80093ec <_ZNK11sensor_msgs3Imu9serializeEPh+0x44>
      }
      offset += this->angular_velocity.serialize(outbuffer + offset);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	683a      	ldr	r2, [r7, #0]
 800942c:	4413      	add	r3, r2
 800942e:	4619      	mov	r1, r3
 8009430:	f7ff f8a4 	bl	800857c <_ZNK13geometry_msgs7Vector39serializeEPh>
 8009434:	4602      	mov	r2, r0
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	4413      	add	r3, r2
 800943a:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 800943c:	2300      	movs	r3, #0
 800943e:	60fb      	str	r3, [r7, #12]
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	2b08      	cmp	r3, #8
 8009444:	d816      	bhi.n	8009474 <_ZNK11sensor_msgs3Imu9serializeEPh+0xcc>
      offset += serializeAvrFloat64(outbuffer + offset, this->angular_velocity_covariance[i]);
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	683a      	ldr	r2, [r7, #0]
 800944a:	18d1      	adds	r1, r2, r3
 800944c:	687a      	ldr	r2, [r7, #4]
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	3318      	adds	r3, #24
 8009452:	009b      	lsls	r3, r3, #2
 8009454:	4413      	add	r3, r2
 8009456:	edd3 7a00 	vldr	s15, [r3]
 800945a:	eeb0 0a67 	vmov.f32	s0, s15
 800945e:	4608      	mov	r0, r1
 8009460:	f7fd ff62 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8009464:	4602      	mov	r2, r0
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	4413      	add	r3, r2
 800946a:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	3301      	adds	r3, #1
 8009470:	60fb      	str	r3, [r7, #12]
 8009472:	e7e5      	b.n	8009440 <_ZNK11sensor_msgs3Imu9serializeEPh+0x98>
      }
      offset += this->linear_acceleration.serialize(outbuffer + offset);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f103 0084 	add.w	r0, r3, #132	; 0x84
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	683a      	ldr	r2, [r7, #0]
 800947e:	4413      	add	r3, r2
 8009480:	4619      	mov	r1, r3
 8009482:	f7ff f87b 	bl	800857c <_ZNK13geometry_msgs7Vector39serializeEPh>
 8009486:	4602      	mov	r2, r0
 8009488:	697b      	ldr	r3, [r7, #20]
 800948a:	4413      	add	r3, r2
 800948c:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 800948e:	2300      	movs	r3, #0
 8009490:	60bb      	str	r3, [r7, #8]
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	2b08      	cmp	r3, #8
 8009496:	d817      	bhi.n	80094c8 <_ZNK11sensor_msgs3Imu9serializeEPh+0x120>
      offset += serializeAvrFloat64(outbuffer + offset, this->linear_acceleration_covariance[i]);
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	683a      	ldr	r2, [r7, #0]
 800949c:	18d1      	adds	r1, r2, r3
 800949e:	687a      	ldr	r2, [r7, #4]
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	3324      	adds	r3, #36	; 0x24
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	4413      	add	r3, r2
 80094a8:	3304      	adds	r3, #4
 80094aa:	edd3 7a00 	vldr	s15, [r3]
 80094ae:	eeb0 0a67 	vmov.f32	s0, s15
 80094b2:	4608      	mov	r0, r1
 80094b4:	f7fd ff38 	bl	8007328 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80094b8:	4602      	mov	r2, r0
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	4413      	add	r3, r2
 80094be:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	3301      	adds	r3, #1
 80094c4:	60bb      	str	r3, [r7, #8]
 80094c6:	e7e4      	b.n	8009492 <_ZNK11sensor_msgs3Imu9serializeEPh+0xea>
      }
      return offset;
 80094c8:	697b      	ldr	r3, [r7, #20]
    }
 80094ca:	4618      	mov	r0, r3
 80094cc:	3718      	adds	r7, #24
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}

080094d2 <_ZN11sensor_msgs3Imu11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80094d2:	b580      	push	{r7, lr}
 80094d4:	b086      	sub	sp, #24
 80094d6:	af00      	add	r7, sp, #0
 80094d8:	6078      	str	r0, [r7, #4]
 80094da:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80094dc:	2300      	movs	r3, #0
 80094de:	617b      	str	r3, [r7, #20]
      offset += this->header.deserialize(inbuffer + offset);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	1d18      	adds	r0, r3, #4
 80094e4:	697b      	ldr	r3, [r7, #20]
 80094e6:	683a      	ldr	r2, [r7, #0]
 80094e8:	4413      	add	r3, r2
 80094ea:	4619      	mov	r1, r3
 80094ec:	f7ff fd40 	bl	8008f70 <_ZN8std_msgs6Header11deserializeEPh>
 80094f0:	4602      	mov	r2, r0
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	4413      	add	r3, r2
 80094f6:	617b      	str	r3, [r7, #20]
      offset += this->orientation.deserialize(inbuffer + offset);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f103 0018 	add.w	r0, r3, #24
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	683a      	ldr	r2, [r7, #0]
 8009502:	4413      	add	r3, r2
 8009504:	4619      	mov	r1, r3
 8009506:	f7ff fa53 	bl	80089b0 <_ZN13geometry_msgs10Quaternion11deserializeEPh>
 800950a:	4602      	mov	r2, r0
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	4413      	add	r3, r2
 8009510:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 8009512:	2300      	movs	r3, #0
 8009514:	613b      	str	r3, [r7, #16]
 8009516:	693b      	ldr	r3, [r7, #16]
 8009518:	2b08      	cmp	r3, #8
 800951a:	d813      	bhi.n	8009544 <_ZN11sensor_msgs3Imu11deserializeEPh+0x72>
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->orientation_covariance[i]));
 800951c:	697b      	ldr	r3, [r7, #20]
 800951e:	683a      	ldr	r2, [r7, #0]
 8009520:	18d0      	adds	r0, r2, r3
 8009522:	693b      	ldr	r3, [r7, #16]
 8009524:	330a      	adds	r3, #10
 8009526:	009b      	lsls	r3, r3, #2
 8009528:	687a      	ldr	r2, [r7, #4]
 800952a:	4413      	add	r3, r2
 800952c:	3304      	adds	r3, #4
 800952e:	4619      	mov	r1, r3
 8009530:	f7fd ff66 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8009534:	4602      	mov	r2, r0
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	4413      	add	r3, r2
 800953a:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 800953c:	693b      	ldr	r3, [r7, #16]
 800953e:	3301      	adds	r3, #1
 8009540:	613b      	str	r3, [r7, #16]
 8009542:	e7e8      	b.n	8009516 <_ZN11sensor_msgs3Imu11deserializeEPh+0x44>
      }
      offset += this->angular_velocity.deserialize(inbuffer + offset);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800954a:	697b      	ldr	r3, [r7, #20]
 800954c:	683a      	ldr	r2, [r7, #0]
 800954e:	4413      	add	r3, r2
 8009550:	4619      	mov	r1, r3
 8009552:	f7ff f84c 	bl	80085ee <_ZN13geometry_msgs7Vector311deserializeEPh>
 8009556:	4602      	mov	r2, r0
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	4413      	add	r3, r2
 800955c:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 800955e:	2300      	movs	r3, #0
 8009560:	60fb      	str	r3, [r7, #12]
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	2b08      	cmp	r3, #8
 8009566:	d812      	bhi.n	800958e <_ZN11sensor_msgs3Imu11deserializeEPh+0xbc>
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->angular_velocity_covariance[i]));
 8009568:	697b      	ldr	r3, [r7, #20]
 800956a:	683a      	ldr	r2, [r7, #0]
 800956c:	18d0      	adds	r0, r2, r3
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	3318      	adds	r3, #24
 8009572:	009b      	lsls	r3, r3, #2
 8009574:	687a      	ldr	r2, [r7, #4]
 8009576:	4413      	add	r3, r2
 8009578:	4619      	mov	r1, r3
 800957a:	f7fd ff41 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 800957e:	4602      	mov	r2, r0
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	4413      	add	r3, r2
 8009584:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	3301      	adds	r3, #1
 800958a:	60fb      	str	r3, [r7, #12]
 800958c:	e7e9      	b.n	8009562 <_ZN11sensor_msgs3Imu11deserializeEPh+0x90>
      }
      offset += this->linear_acceleration.deserialize(inbuffer + offset);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	f103 0084 	add.w	r0, r3, #132	; 0x84
 8009594:	697b      	ldr	r3, [r7, #20]
 8009596:	683a      	ldr	r2, [r7, #0]
 8009598:	4413      	add	r3, r2
 800959a:	4619      	mov	r1, r3
 800959c:	f7ff f827 	bl	80085ee <_ZN13geometry_msgs7Vector311deserializeEPh>
 80095a0:	4602      	mov	r2, r0
 80095a2:	697b      	ldr	r3, [r7, #20]
 80095a4:	4413      	add	r3, r2
 80095a6:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 80095a8:	2300      	movs	r3, #0
 80095aa:	60bb      	str	r3, [r7, #8]
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	2b08      	cmp	r3, #8
 80095b0:	d813      	bhi.n	80095da <_ZN11sensor_msgs3Imu11deserializeEPh+0x108>
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->linear_acceleration_covariance[i]));
 80095b2:	697b      	ldr	r3, [r7, #20]
 80095b4:	683a      	ldr	r2, [r7, #0]
 80095b6:	18d0      	adds	r0, r2, r3
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	3324      	adds	r3, #36	; 0x24
 80095bc:	009b      	lsls	r3, r3, #2
 80095be:	687a      	ldr	r2, [r7, #4]
 80095c0:	4413      	add	r3, r2
 80095c2:	3304      	adds	r3, #4
 80095c4:	4619      	mov	r1, r3
 80095c6:	f7fd ff1b 	bl	8007400 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80095ca:	4602      	mov	r2, r0
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	4413      	add	r3, r2
 80095d0:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	3301      	adds	r3, #1
 80095d6:	60bb      	str	r3, [r7, #8]
 80095d8:	e7e8      	b.n	80095ac <_ZN11sensor_msgs3Imu11deserializeEPh+0xda>
      }
     return offset;
 80095da:	697b      	ldr	r3, [r7, #20]
    }
 80095dc:	4618      	mov	r0, r3
 80095de:	3718      	adds	r7, #24
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}

080095e4 <_ZN11sensor_msgs3Imu7getTypeEv>:

    const char * getType(){ return "sensor_msgs/Imu"; };
 80095e4:	b480      	push	{r7}
 80095e6:	b083      	sub	sp, #12
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
 80095ec:	4b03      	ldr	r3, [pc, #12]	; (80095fc <_ZN11sensor_msgs3Imu7getTypeEv+0x18>)
 80095ee:	4618      	mov	r0, r3
 80095f0:	370c      	adds	r7, #12
 80095f2:	46bd      	mov	sp, r7
 80095f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f8:	4770      	bx	lr
 80095fa:	bf00      	nop
 80095fc:	0800fbe0 	.word	0x0800fbe0

08009600 <_ZN11sensor_msgs3Imu6getMD5Ev>:
    const char * getMD5(){ return "6a62c6daae103f4ff57a132d6f95cec2"; };
 8009600:	b480      	push	{r7}
 8009602:	b083      	sub	sp, #12
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
 8009608:	4b03      	ldr	r3, [pc, #12]	; (8009618 <_ZN11sensor_msgs3Imu6getMD5Ev+0x18>)
 800960a:	4618      	mov	r0, r3
 800960c:	370c      	adds	r7, #12
 800960e:	46bd      	mov	sp, r7
 8009610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009614:	4770      	bx	lr
 8009616:	bf00      	nop
 8009618:	0800fbf0 	.word	0x0800fbf0

0800961c <_ZN13geometry_msgs9TransformC1Ev>:
      typedef geometry_msgs::Vector3 _translation_type;
      _translation_type translation;
      typedef geometry_msgs::Quaternion _rotation_type;
      _rotation_type rotation;

    Transform():
 800961c:	b580      	push	{r7, lr}
 800961e:	b082      	sub	sp, #8
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
      translation(),
      rotation()
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	4618      	mov	r0, r3
 8009628:	f7fd ff4a 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 800962c:	4a08      	ldr	r2, [pc, #32]	; (8009650 <_ZN13geometry_msgs9TransformC1Ev+0x34>)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	601a      	str	r2, [r3, #0]
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	3304      	adds	r3, #4
 8009636:	4618      	mov	r0, r3
 8009638:	f7fe ff82 	bl	8008540 <_ZN13geometry_msgs7Vector3C1Ev>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	3314      	adds	r3, #20
 8009640:	4618      	mov	r0, r3
 8009642:	f7ff f94b 	bl	80088dc <_ZN13geometry_msgs10QuaternionC1Ev>
    {
    }
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	4618      	mov	r0, r3
 800964a:	3708      	adds	r7, #8
 800964c:	46bd      	mov	sp, r7
 800964e:	bd80      	pop	{r7, pc}
 8009650:	0800ff44 	.word	0x0800ff44

08009654 <_ZNK13geometry_msgs9Transform9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8009654:	b580      	push	{r7, lr}
 8009656:	b084      	sub	sp, #16
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800965e:	2300      	movs	r3, #0
 8009660:	60fb      	str	r3, [r7, #12]
      offset += this->translation.serialize(outbuffer + offset);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	1d18      	adds	r0, r3, #4
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	683a      	ldr	r2, [r7, #0]
 800966a:	4413      	add	r3, r2
 800966c:	4619      	mov	r1, r3
 800966e:	f7fe ff85 	bl	800857c <_ZNK13geometry_msgs7Vector39serializeEPh>
 8009672:	4602      	mov	r2, r0
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	4413      	add	r3, r2
 8009678:	60fb      	str	r3, [r7, #12]
      offset += this->rotation.serialize(outbuffer + offset);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f103 0014 	add.w	r0, r3, #20
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	683a      	ldr	r2, [r7, #0]
 8009684:	4413      	add	r3, r2
 8009686:	4619      	mov	r1, r3
 8009688:	f7ff f94a 	bl	8008920 <_ZNK13geometry_msgs10Quaternion9serializeEPh>
 800968c:	4602      	mov	r2, r0
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	4413      	add	r3, r2
 8009692:	60fb      	str	r3, [r7, #12]
      return offset;
 8009694:	68fb      	ldr	r3, [r7, #12]
    }
 8009696:	4618      	mov	r0, r3
 8009698:	3710      	adds	r7, #16
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}

0800969e <_ZN13geometry_msgs9Transform11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800969e:	b580      	push	{r7, lr}
 80096a0:	b084      	sub	sp, #16
 80096a2:	af00      	add	r7, sp, #0
 80096a4:	6078      	str	r0, [r7, #4]
 80096a6:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80096a8:	2300      	movs	r3, #0
 80096aa:	60fb      	str	r3, [r7, #12]
      offset += this->translation.deserialize(inbuffer + offset);
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	1d18      	adds	r0, r3, #4
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	683a      	ldr	r2, [r7, #0]
 80096b4:	4413      	add	r3, r2
 80096b6:	4619      	mov	r1, r3
 80096b8:	f7fe ff99 	bl	80085ee <_ZN13geometry_msgs7Vector311deserializeEPh>
 80096bc:	4602      	mov	r2, r0
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	4413      	add	r3, r2
 80096c2:	60fb      	str	r3, [r7, #12]
      offset += this->rotation.deserialize(inbuffer + offset);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f103 0014 	add.w	r0, r3, #20
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	683a      	ldr	r2, [r7, #0]
 80096ce:	4413      	add	r3, r2
 80096d0:	4619      	mov	r1, r3
 80096d2:	f7ff f96d 	bl	80089b0 <_ZN13geometry_msgs10Quaternion11deserializeEPh>
 80096d6:	4602      	mov	r2, r0
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	4413      	add	r3, r2
 80096dc:	60fb      	str	r3, [r7, #12]
     return offset;
 80096de:	68fb      	ldr	r3, [r7, #12]
    }
 80096e0:	4618      	mov	r0, r3
 80096e2:	3710      	adds	r7, #16
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}

080096e8 <_ZN13geometry_msgs9Transform7getTypeEv>:

    const char * getType(){ return "geometry_msgs/Transform"; };
 80096e8:	b480      	push	{r7}
 80096ea:	b083      	sub	sp, #12
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
 80096f0:	4b03      	ldr	r3, [pc, #12]	; (8009700 <_ZN13geometry_msgs9Transform7getTypeEv+0x18>)
 80096f2:	4618      	mov	r0, r3
 80096f4:	370c      	adds	r7, #12
 80096f6:	46bd      	mov	sp, r7
 80096f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fc:	4770      	bx	lr
 80096fe:	bf00      	nop
 8009700:	0800fc14 	.word	0x0800fc14

08009704 <_ZN13geometry_msgs9Transform6getMD5Ev>:
    const char * getMD5(){ return "ac9eff44abf714214112b05d54a3cf9b"; };
 8009704:	b480      	push	{r7}
 8009706:	b083      	sub	sp, #12
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	4b03      	ldr	r3, [pc, #12]	; (800971c <_ZN13geometry_msgs9Transform6getMD5Ev+0x18>)
 800970e:	4618      	mov	r0, r3
 8009710:	370c      	adds	r7, #12
 8009712:	46bd      	mov	sp, r7
 8009714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009718:	4770      	bx	lr
 800971a:	bf00      	nop
 800971c:	0800fc2c 	.word	0x0800fc2c

08009720 <_ZN13geometry_msgs16TransformStampedC1Ev>:
      typedef const char* _child_frame_id_type;
      _child_frame_id_type child_frame_id;
      typedef geometry_msgs::Transform _transform_type;
      _transform_type transform;

    TransformStamped():
 8009720:	b580      	push	{r7, lr}
 8009722:	b082      	sub	sp, #8
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
      header(),
      child_frame_id(""),
      transform()
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	4618      	mov	r0, r3
 800972c:	f7fd fec8 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 8009730:	4a0a      	ldr	r2, [pc, #40]	; (800975c <_ZN13geometry_msgs16TransformStampedC1Ev+0x3c>)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	601a      	str	r2, [r3, #0]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	3304      	adds	r3, #4
 800973a:	4618      	mov	r0, r3
 800973c:	f7ff fb60 	bl	8008e00 <_ZN8std_msgs6HeaderC1Ev>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	4a07      	ldr	r2, [pc, #28]	; (8009760 <_ZN13geometry_msgs16TransformStampedC1Ev+0x40>)
 8009744:	619a      	str	r2, [r3, #24]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	331c      	adds	r3, #28
 800974a:	4618      	mov	r0, r3
 800974c:	f7ff ff66 	bl	800961c <_ZN13geometry_msgs9TransformC1Ev>
    {
    }
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	4618      	mov	r0, r3
 8009754:	3708      	adds	r7, #8
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}
 800975a:	bf00      	nop
 800975c:	0800ff2c 	.word	0x0800ff2c
 8009760:	0800f8b8 	.word	0x0800f8b8

08009764 <_ZNK13geometry_msgs16TransformStamped9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8009764:	b580      	push	{r7, lr}
 8009766:	b084      	sub	sp, #16
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800976e:	2300      	movs	r3, #0
 8009770:	60fb      	str	r3, [r7, #12]
      offset += this->header.serialize(outbuffer + offset);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	1d18      	adds	r0, r3, #4
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	683a      	ldr	r2, [r7, #0]
 800977a:	4413      	add	r3, r2
 800977c:	4619      	mov	r1, r3
 800977e:	f7ff fb5f 	bl	8008e40 <_ZNK8std_msgs6Header9serializeEPh>
 8009782:	4602      	mov	r2, r0
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	4413      	add	r3, r2
 8009788:	60fb      	str	r3, [r7, #12]
      uint32_t length_child_frame_id = strlen(this->child_frame_id);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	699b      	ldr	r3, [r3, #24]
 800978e:	4618      	mov	r0, r3
 8009790:	f7f6 fd1e 	bl	80001d0 <strlen>
 8009794:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_child_frame_id);
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	683a      	ldr	r2, [r7, #0]
 800979a:	4413      	add	r3, r2
 800979c:	68b9      	ldr	r1, [r7, #8]
 800979e:	4618      	mov	r0, r3
 80097a0:	f000 ffea 	bl	800a778 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	3304      	adds	r3, #4
 80097a8:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->child_frame_id, length_child_frame_id);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	683a      	ldr	r2, [r7, #0]
 80097ae:	18d0      	adds	r0, r2, r3
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	699b      	ldr	r3, [r3, #24]
 80097b4:	68ba      	ldr	r2, [r7, #8]
 80097b6:	4619      	mov	r1, r3
 80097b8:	f005 fa32 	bl	800ec20 <memcpy>
      offset += length_child_frame_id;
 80097bc:	68fa      	ldr	r2, [r7, #12]
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	4413      	add	r3, r2
 80097c2:	60fb      	str	r3, [r7, #12]
      offset += this->transform.serialize(outbuffer + offset);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f103 001c 	add.w	r0, r3, #28
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	683a      	ldr	r2, [r7, #0]
 80097ce:	4413      	add	r3, r2
 80097d0:	4619      	mov	r1, r3
 80097d2:	f7ff ff3f 	bl	8009654 <_ZNK13geometry_msgs9Transform9serializeEPh>
 80097d6:	4602      	mov	r2, r0
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	4413      	add	r3, r2
 80097dc:	60fb      	str	r3, [r7, #12]
      return offset;
 80097de:	68fb      	ldr	r3, [r7, #12]
    }
 80097e0:	4618      	mov	r0, r3
 80097e2:	3710      	adds	r7, #16
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bd80      	pop	{r7, pc}

080097e8 <_ZN13geometry_msgs16TransformStamped11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b086      	sub	sp, #24
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
 80097f0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80097f2:	2300      	movs	r3, #0
 80097f4:	613b      	str	r3, [r7, #16]
      offset += this->header.deserialize(inbuffer + offset);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	1d18      	adds	r0, r3, #4
 80097fa:	693b      	ldr	r3, [r7, #16]
 80097fc:	683a      	ldr	r2, [r7, #0]
 80097fe:	4413      	add	r3, r2
 8009800:	4619      	mov	r1, r3
 8009802:	f7ff fbb5 	bl	8008f70 <_ZN8std_msgs6Header11deserializeEPh>
 8009806:	4602      	mov	r2, r0
 8009808:	693b      	ldr	r3, [r7, #16]
 800980a:	4413      	add	r3, r2
 800980c:	613b      	str	r3, [r7, #16]
      uint32_t length_child_frame_id;
      arrToVar(length_child_frame_id, (inbuffer + offset));
 800980e:	693b      	ldr	r3, [r7, #16]
 8009810:	683a      	ldr	r2, [r7, #0]
 8009812:	441a      	add	r2, r3
 8009814:	f107 030c 	add.w	r3, r7, #12
 8009818:	4611      	mov	r1, r2
 800981a:	4618      	mov	r0, r3
 800981c:	f000 ffca 	bl	800a7b4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	3304      	adds	r3, #4
 8009824:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_child_frame_id; ++k){
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	617b      	str	r3, [r7, #20]
 800982a:	693a      	ldr	r2, [r7, #16]
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	441a      	add	r2, r3
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	429a      	cmp	r2, r3
 8009834:	d90c      	bls.n	8009850 <_ZN13geometry_msgs16TransformStamped11deserializeEPh+0x68>
          inbuffer[k-1]=inbuffer[k];
 8009836:	697b      	ldr	r3, [r7, #20]
 8009838:	3b01      	subs	r3, #1
 800983a:	683a      	ldr	r2, [r7, #0]
 800983c:	4413      	add	r3, r2
 800983e:	6839      	ldr	r1, [r7, #0]
 8009840:	697a      	ldr	r2, [r7, #20]
 8009842:	440a      	add	r2, r1
 8009844:	7812      	ldrb	r2, [r2, #0]
 8009846:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_child_frame_id; ++k){
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	3301      	adds	r3, #1
 800984c:	617b      	str	r3, [r7, #20]
 800984e:	e7ec      	b.n	800982a <_ZN13geometry_msgs16TransformStamped11deserializeEPh+0x42>
      }
      inbuffer[offset+length_child_frame_id-1]=0;
 8009850:	693a      	ldr	r2, [r7, #16]
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	4413      	add	r3, r2
 8009856:	3b01      	subs	r3, #1
 8009858:	683a      	ldr	r2, [r7, #0]
 800985a:	4413      	add	r3, r2
 800985c:	2200      	movs	r2, #0
 800985e:	701a      	strb	r2, [r3, #0]
      this->child_frame_id = (char *)(inbuffer + offset-1);
 8009860:	693b      	ldr	r3, [r7, #16]
 8009862:	3b01      	subs	r3, #1
 8009864:	683a      	ldr	r2, [r7, #0]
 8009866:	441a      	add	r2, r3
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	619a      	str	r2, [r3, #24]
      offset += length_child_frame_id;
 800986c:	693a      	ldr	r2, [r7, #16]
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	4413      	add	r3, r2
 8009872:	613b      	str	r3, [r7, #16]
      offset += this->transform.deserialize(inbuffer + offset);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f103 001c 	add.w	r0, r3, #28
 800987a:	693b      	ldr	r3, [r7, #16]
 800987c:	683a      	ldr	r2, [r7, #0]
 800987e:	4413      	add	r3, r2
 8009880:	4619      	mov	r1, r3
 8009882:	f7ff ff0c 	bl	800969e <_ZN13geometry_msgs9Transform11deserializeEPh>
 8009886:	4602      	mov	r2, r0
 8009888:	693b      	ldr	r3, [r7, #16]
 800988a:	4413      	add	r3, r2
 800988c:	613b      	str	r3, [r7, #16]
     return offset;
 800988e:	693b      	ldr	r3, [r7, #16]
    }
 8009890:	4618      	mov	r0, r3
 8009892:	3718      	adds	r7, #24
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}

08009898 <_ZN13geometry_msgs16TransformStamped7getTypeEv>:

    const char * getType(){ return "geometry_msgs/TransformStamped"; };
 8009898:	b480      	push	{r7}
 800989a:	b083      	sub	sp, #12
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	4b03      	ldr	r3, [pc, #12]	; (80098b0 <_ZN13geometry_msgs16TransformStamped7getTypeEv+0x18>)
 80098a2:	4618      	mov	r0, r3
 80098a4:	370c      	adds	r7, #12
 80098a6:	46bd      	mov	sp, r7
 80098a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ac:	4770      	bx	lr
 80098ae:	bf00      	nop
 80098b0:	0800fc50 	.word	0x0800fc50

080098b4 <_ZN13geometry_msgs16TransformStamped6getMD5Ev>:
    const char * getMD5(){ return "b5764a33bfeb3588febc2682852579b0"; };
 80098b4:	b480      	push	{r7}
 80098b6:	b083      	sub	sp, #12
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
 80098bc:	4b03      	ldr	r3, [pc, #12]	; (80098cc <_ZN13geometry_msgs16TransformStamped6getMD5Ev+0x18>)
 80098be:	4618      	mov	r0, r3
 80098c0:	370c      	adds	r7, #12
 80098c2:	46bd      	mov	sp, r7
 80098c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c8:	4770      	bx	lr
 80098ca:	bf00      	nop
 80098cc:	0800fc70 	.word	0x0800fc70

080098d0 <_ZN2tfL23createQuaternionFromYawEd>:

namespace tf
{

static inline geometry_msgs::Quaternion createQuaternionFromYaw(double yaw)
{
 80098d0:	b590      	push	{r4, r7, lr}
 80098d2:	b085      	sub	sp, #20
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	60f8      	str	r0, [r7, #12]
 80098d8:	e9c7 2300 	strd	r2, r3, [r7]
  geometry_msgs::Quaternion q;
 80098dc:	68f8      	ldr	r0, [r7, #12]
 80098de:	f7fe fffd 	bl	80088dc <_ZN13geometry_msgs10QuaternionC1Ev>
  q.x = 0;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f04f 0200 	mov.w	r2, #0
 80098e8:	605a      	str	r2, [r3, #4]
  q.y = 0;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	f04f 0200 	mov.w	r2, #0
 80098f0:	609a      	str	r2, [r3, #8]
  q.z = sin(yaw * 0.5);
 80098f2:	f04f 0200 	mov.w	r2, #0
 80098f6:	4b1b      	ldr	r3, [pc, #108]	; (8009964 <_ZN2tfL23createQuaternionFromYawEd+0x94>)
 80098f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80098fc:	f7f6 fe78 	bl	80005f0 <__aeabi_dmul>
 8009900:	4603      	mov	r3, r0
 8009902:	460c      	mov	r4, r1
 8009904:	ec44 3b17 	vmov	d7, r3, r4
 8009908:	eeb0 0a47 	vmov.f32	s0, s14
 800990c:	eef0 0a67 	vmov.f32	s1, s15
 8009910:	f003 f93a 	bl	800cb88 <sin>
 8009914:	ec54 3b10 	vmov	r3, r4, d0
 8009918:	4618      	mov	r0, r3
 800991a:	4621      	mov	r1, r4
 800991c:	f7f7 f940 	bl	8000ba0 <__aeabi_d2f>
 8009920:	4602      	mov	r2, r0
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	60da      	str	r2, [r3, #12]
  q.w = cos(yaw * 0.5);
 8009926:	f04f 0200 	mov.w	r2, #0
 800992a:	4b0e      	ldr	r3, [pc, #56]	; (8009964 <_ZN2tfL23createQuaternionFromYawEd+0x94>)
 800992c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009930:	f7f6 fe5e 	bl	80005f0 <__aeabi_dmul>
 8009934:	4603      	mov	r3, r0
 8009936:	460c      	mov	r4, r1
 8009938:	ec44 3b17 	vmov	d7, r3, r4
 800993c:	eeb0 0a47 	vmov.f32	s0, s14
 8009940:	eef0 0a67 	vmov.f32	s1, s15
 8009944:	f003 f8dc 	bl	800cb00 <cos>
 8009948:	ec54 3b10 	vmov	r3, r4, d0
 800994c:	4618      	mov	r0, r3
 800994e:	4621      	mov	r1, r4
 8009950:	f7f7 f926 	bl	8000ba0 <__aeabi_d2f>
 8009954:	4602      	mov	r2, r0
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	611a      	str	r2, [r3, #16]
  return q;
 800995a:	bf00      	nop
}
 800995c:	68f8      	ldr	r0, [r7, #12]
 800995e:	3714      	adds	r7, #20
 8009960:	46bd      	mov	sp, r7
 8009962:	bd90      	pop	{r4, r7, pc}
 8009964:	3fe00000 	.word	0x3fe00000

08009968 <_ZN2tf9tfMessageC1Ev>:
      uint32_t transforms_length;
      typedef geometry_msgs::TransformStamped _transforms_type;
      _transforms_type st_transforms;
      _transforms_type * transforms;

    tfMessage():
 8009968:	b580      	push	{r7, lr}
 800996a:	b082      	sub	sp, #8
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
      transforms_length(0), transforms(NULL)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	4618      	mov	r0, r3
 8009974:	f7fd fda4 	bl	80074c0 <_ZN3ros3MsgC1Ev>
 8009978:	4a09      	ldr	r2, [pc, #36]	; (80099a0 <_ZN2tf9tfMessageC1Ev+0x38>)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	601a      	str	r2, [r3, #0]
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2200      	movs	r2, #0
 8009982:	605a      	str	r2, [r3, #4]
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	3308      	adds	r3, #8
 8009988:	4618      	mov	r0, r3
 800998a:	f7ff fec9 	bl	8009720 <_ZN13geometry_msgs16TransformStampedC1Ev>
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2200      	movs	r2, #0
 8009992:	64da      	str	r2, [r3, #76]	; 0x4c
    {
    }
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	4618      	mov	r0, r3
 8009998:	3708      	adds	r7, #8
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}
 800999e:	bf00      	nop
 80099a0:	0800ff14 	.word	0x0800ff14

080099a4 <_ZNK2tf9tfMessage9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80099a4:	b590      	push	{r4, r7, lr}
 80099a6:	b085      	sub	sp, #20
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
 80099ac:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80099ae:	2300      	movs	r3, #0
 80099b0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->transforms_length >> (8 * 0)) & 0xFF;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	683a      	ldr	r2, [r7, #0]
 80099b6:	4413      	add	r3, r2
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	6852      	ldr	r2, [r2, #4]
 80099bc:	b2d2      	uxtb	r2, r2
 80099be:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->transforms_length >> (8 * 1)) & 0xFF;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	3301      	adds	r3, #1
 80099c4:	683a      	ldr	r2, [r7, #0]
 80099c6:	4413      	add	r3, r2
 80099c8:	687a      	ldr	r2, [r7, #4]
 80099ca:	6852      	ldr	r2, [r2, #4]
 80099cc:	0a12      	lsrs	r2, r2, #8
 80099ce:	b2d2      	uxtb	r2, r2
 80099d0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->transforms_length >> (8 * 2)) & 0xFF;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	3302      	adds	r3, #2
 80099d6:	683a      	ldr	r2, [r7, #0]
 80099d8:	4413      	add	r3, r2
 80099da:	687a      	ldr	r2, [r7, #4]
 80099dc:	6852      	ldr	r2, [r2, #4]
 80099de:	0c12      	lsrs	r2, r2, #16
 80099e0:	b2d2      	uxtb	r2, r2
 80099e2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->transforms_length >> (8 * 3)) & 0xFF;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	3303      	adds	r3, #3
 80099e8:	683a      	ldr	r2, [r7, #0]
 80099ea:	4413      	add	r3, r2
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	6852      	ldr	r2, [r2, #4]
 80099f0:	0e12      	lsrs	r2, r2, #24
 80099f2:	b2d2      	uxtb	r2, r2
 80099f4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->transforms_length);
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	3304      	adds	r3, #4
 80099fa:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < transforms_length; i++){
 80099fc:	2300      	movs	r3, #0
 80099fe:	60bb      	str	r3, [r7, #8]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	685a      	ldr	r2, [r3, #4]
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	429a      	cmp	r2, r3
 8009a08:	d923      	bls.n	8009a52 <_ZNK2tf9tfMessage9serializeEPh+0xae>
      offset += this->transforms[i].serialize(outbuffer + offset);
 8009a0a:	68ba      	ldr	r2, [r7, #8]
 8009a0c:	4613      	mov	r3, r2
 8009a0e:	011b      	lsls	r3, r3, #4
 8009a10:	4413      	add	r3, r2
 8009a12:	009b      	lsls	r3, r3, #2
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009a18:	68ba      	ldr	r2, [r7, #8]
 8009a1a:	4613      	mov	r3, r2
 8009a1c:	011b      	lsls	r3, r3, #4
 8009a1e:	4413      	add	r3, r2
 8009a20:	009b      	lsls	r3, r3, #2
 8009a22:	440b      	add	r3, r1
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	681c      	ldr	r4, [r3, #0]
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009a2c:	68ba      	ldr	r2, [r7, #8]
 8009a2e:	4613      	mov	r3, r2
 8009a30:	011b      	lsls	r3, r3, #4
 8009a32:	4413      	add	r3, r2
 8009a34:	009b      	lsls	r3, r3, #2
 8009a36:	18c8      	adds	r0, r1, r3
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	683a      	ldr	r2, [r7, #0]
 8009a3c:	4413      	add	r3, r2
 8009a3e:	4619      	mov	r1, r3
 8009a40:	47a0      	blx	r4
 8009a42:	4602      	mov	r2, r0
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	4413      	add	r3, r2
 8009a48:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < transforms_length; i++){
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	3301      	adds	r3, #1
 8009a4e:	60bb      	str	r3, [r7, #8]
 8009a50:	e7d6      	b.n	8009a00 <_ZNK2tf9tfMessage9serializeEPh+0x5c>
      }
      return offset;
 8009a52:	68fb      	ldr	r3, [r7, #12]
    }
 8009a54:	4618      	mov	r0, r3
 8009a56:	3714      	adds	r7, #20
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd90      	pop	{r4, r7, pc}

08009a5c <_ZN2tf9tfMessage11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b086      	sub	sp, #24
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8009a66:	2300      	movs	r3, #0
 8009a68:	617b      	str	r3, [r7, #20]
      uint32_t transforms_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	683a      	ldr	r2, [r7, #0]
 8009a6e:	4413      	add	r3, r2
 8009a70:	781b      	ldrb	r3, [r3, #0]
 8009a72:	60fb      	str	r3, [r7, #12]
      transforms_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8009a74:	697b      	ldr	r3, [r7, #20]
 8009a76:	3301      	adds	r3, #1
 8009a78:	683a      	ldr	r2, [r7, #0]
 8009a7a:	4413      	add	r3, r2
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	021b      	lsls	r3, r3, #8
 8009a80:	68fa      	ldr	r2, [r7, #12]
 8009a82:	4313      	orrs	r3, r2
 8009a84:	60fb      	str	r3, [r7, #12]
      transforms_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	3302      	adds	r3, #2
 8009a8a:	683a      	ldr	r2, [r7, #0]
 8009a8c:	4413      	add	r3, r2
 8009a8e:	781b      	ldrb	r3, [r3, #0]
 8009a90:	041b      	lsls	r3, r3, #16
 8009a92:	68fa      	ldr	r2, [r7, #12]
 8009a94:	4313      	orrs	r3, r2
 8009a96:	60fb      	str	r3, [r7, #12]
      transforms_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	3303      	adds	r3, #3
 8009a9c:	683a      	ldr	r2, [r7, #0]
 8009a9e:	4413      	add	r3, r2
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	061b      	lsls	r3, r3, #24
 8009aa4:	68fa      	ldr	r2, [r7, #12]
 8009aa6:	4313      	orrs	r3, r2
 8009aa8:	60fb      	str	r3, [r7, #12]
      offset += sizeof(this->transforms_length);
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	3304      	adds	r3, #4
 8009aae:	617b      	str	r3, [r7, #20]
      if(transforms_lengthT > transforms_length)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	685a      	ldr	r2, [r3, #4]
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	429a      	cmp	r2, r3
 8009ab8:	d20c      	bcs.n	8009ad4 <_ZN2tf9tfMessage11deserializeEPh+0x78>
        this->transforms = (geometry_msgs::TransformStamped*)realloc(this->transforms, transforms_lengthT * sizeof(geometry_msgs::TransformStamped));
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8009abe:	68fa      	ldr	r2, [r7, #12]
 8009ac0:	4613      	mov	r3, r2
 8009ac2:	011b      	lsls	r3, r3, #4
 8009ac4:	4413      	add	r3, r2
 8009ac6:	009b      	lsls	r3, r3, #2
 8009ac8:	4619      	mov	r1, r3
 8009aca:	f005 f8b5 	bl	800ec38 <realloc>
 8009ace:	4602      	mov	r2, r0
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	64da      	str	r2, [r3, #76]	; 0x4c
      transforms_length = transforms_lengthT;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	68fa      	ldr	r2, [r7, #12]
 8009ad8:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < transforms_length; i++){
 8009ada:	2300      	movs	r3, #0
 8009adc:	613b      	str	r3, [r7, #16]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	685a      	ldr	r2, [r3, #4]
 8009ae2:	693b      	ldr	r3, [r7, #16]
 8009ae4:	429a      	cmp	r2, r3
 8009ae6:	d91e      	bls.n	8009b26 <_ZN2tf9tfMessage11deserializeEPh+0xca>
      offset += this->st_transforms.deserialize(inbuffer + offset);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	f103 0008 	add.w	r0, r3, #8
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	683a      	ldr	r2, [r7, #0]
 8009af2:	4413      	add	r3, r2
 8009af4:	4619      	mov	r1, r3
 8009af6:	f7ff fe77 	bl	80097e8 <_ZN13geometry_msgs16TransformStamped11deserializeEPh>
 8009afa:	4602      	mov	r2, r0
 8009afc:	697b      	ldr	r3, [r7, #20]
 8009afe:	4413      	add	r3, r2
 8009b00:	617b      	str	r3, [r7, #20]
        memcpy( &(this->transforms[i]), &(this->st_transforms), sizeof(geometry_msgs::TransformStamped));
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009b06:	693a      	ldr	r2, [r7, #16]
 8009b08:	4613      	mov	r3, r2
 8009b0a:	011b      	lsls	r3, r3, #4
 8009b0c:	4413      	add	r3, r2
 8009b0e:	009b      	lsls	r3, r3, #2
 8009b10:	18c8      	adds	r0, r1, r3
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	3308      	adds	r3, #8
 8009b16:	2244      	movs	r2, #68	; 0x44
 8009b18:	4619      	mov	r1, r3
 8009b1a:	f005 f881 	bl	800ec20 <memcpy>
      for( uint32_t i = 0; i < transforms_length; i++){
 8009b1e:	693b      	ldr	r3, [r7, #16]
 8009b20:	3301      	adds	r3, #1
 8009b22:	613b      	str	r3, [r7, #16]
 8009b24:	e7db      	b.n	8009ade <_ZN2tf9tfMessage11deserializeEPh+0x82>
      }
     return offset;
 8009b26:	697b      	ldr	r3, [r7, #20]
    }
 8009b28:	4618      	mov	r0, r3
 8009b2a:	3718      	adds	r7, #24
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	bd80      	pop	{r7, pc}

08009b30 <_ZN2tf9tfMessage7getTypeEv>:

    const char * getType(){ return "tf/tfMessage"; };
 8009b30:	b480      	push	{r7}
 8009b32:	b083      	sub	sp, #12
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
 8009b38:	4b03      	ldr	r3, [pc, #12]	; (8009b48 <_ZN2tf9tfMessage7getTypeEv+0x18>)
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	370c      	adds	r7, #12
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b44:	4770      	bx	lr
 8009b46:	bf00      	nop
 8009b48:	0800fc94 	.word	0x0800fc94

08009b4c <_ZN2tf9tfMessage6getMD5Ev>:
    const char * getMD5(){ return "94810edda583a504dfda3829e70d7eec"; };
 8009b4c:	b480      	push	{r7}
 8009b4e:	b083      	sub	sp, #12
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
 8009b54:	4b03      	ldr	r3, [pc, #12]	; (8009b64 <_ZN2tf9tfMessage6getMD5Ev+0x18>)
 8009b56:	4618      	mov	r0, r3
 8009b58:	370c      	adds	r7, #12
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b60:	4770      	bx	lr
 8009b62:	bf00      	nop
 8009b64:	0800fca4 	.word	0x0800fca4

08009b68 <_ZN2tf20TransformBroadcasterC1Ev>:
{

class TransformBroadcaster
{
public:
  TransformBroadcaster() : publisher_("/tf", &internal_msg) {}
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b082      	sub	sp, #8
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	4618      	mov	r0, r3
 8009b74:	f7ff fef8 	bl	8009968 <_ZN2tf9tfMessageC1Ev>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8009b7e:	687a      	ldr	r2, [r7, #4]
 8009b80:	2300      	movs	r3, #0
 8009b82:	4904      	ldr	r1, [pc, #16]	; (8009b94 <_ZN2tf20TransformBroadcasterC1Ev+0x2c>)
 8009b84:	f7fe fb80 	bl	8008288 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3708      	adds	r7, #8
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
 8009b92:	bf00      	nop
 8009b94:	0800fcc8 	.word	0x0800fcc8

08009b98 <_ZN2tf20TransformBroadcaster4initERN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEE>:

  void init(ros::NodeHandle &nh)
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b082      	sub	sp, #8
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
 8009ba0:	6039      	str	r1, [r7, #0]
  {
    nh.advertise(publisher_);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	3350      	adds	r3, #80	; 0x50
 8009ba6:	4619      	mov	r1, r3
 8009ba8:	6838      	ldr	r0, [r7, #0]
 8009baa:	f000 fe28 	bl	800a7fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE>
  }
 8009bae:	bf00      	nop
 8009bb0:	3708      	adds	r7, #8
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}

08009bb6 <_ZN2tf20TransformBroadcaster13sendTransformERN13geometry_msgs16TransformStampedE>:

  void sendTransform(geometry_msgs::TransformStamped &transform)
 8009bb6:	b580      	push	{r7, lr}
 8009bb8:	b082      	sub	sp, #8
 8009bba:	af00      	add	r7, sp, #0
 8009bbc:	6078      	str	r0, [r7, #4]
 8009bbe:	6039      	str	r1, [r7, #0]
  {
    internal_msg.transforms_length = 1;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	605a      	str	r2, [r3, #4]
    internal_msg.transforms = &transform;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	683a      	ldr	r2, [r7, #0]
 8009bca:	64da      	str	r2, [r3, #76]	; 0x4c
    publisher_.publish(&internal_msg);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	3350      	adds	r3, #80	; 0x50
 8009bd0:	687a      	ldr	r2, [r7, #4]
 8009bd2:	4611      	mov	r1, r2
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f7fe fb6e 	bl	80082b6 <_ZN3ros9Publisher7publishEPKNS_3MsgE>
  }
 8009bda:	bf00      	nop
 8009bdc:	3708      	adds	r7, #8
 8009bde:	46bd      	mov	sp, r7
 8009be0:	bd80      	pop	{r7, pc}
	...

08009be4 <main>:

/*******************************************************************************
 * Main function
 *******************************************************************************/
int main(void)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b082      	sub	sp, #8
 8009be8:	af02      	add	r7, sp, #8
	Initialize();
 8009bea:	f7fc fecf 	bl	800698c <Initialize>
	ROS_Init();
 8009bee:	f000 f8db 	bl	8009da8 <_Z8ROS_Initv>
	BIOSTIMx_Init(TIM7, 1000, 84, 2, 0); //1ms
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	9300      	str	r3, [sp, #0]
 8009bf6:	2302      	movs	r3, #2
 8009bf8:	2254      	movs	r2, #84	; 0x54
 8009bfa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8009bfe:	4836      	ldr	r0, [pc, #216]	; (8009cd8 <main+0xf4>)
 8009c00:	f7fa ffa6 	bl	8004b50 <BIOSTIMx_Init>
	BIOSTIMx_Init(TIM6, 5000, 84, 2, 0); //10ms
 8009c04:	2300      	movs	r3, #0
 8009c06:	9300      	str	r3, [sp, #0]
 8009c08:	2302      	movs	r3, #2
 8009c0a:	2254      	movs	r2, #84	; 0x54
 8009c0c:	f241 3188 	movw	r1, #5000	; 0x1388
 8009c10:	4832      	ldr	r0, [pc, #200]	; (8009cdc <main+0xf8>)
 8009c12:	f7fa ff9d 	bl	8004b50 <BIOSTIMx_Init>
	MODNRobotBaseInit(MODN_FWD_OMNI, 2.0, 0.0, &modn);
 8009c16:	4932      	ldr	r1, [pc, #200]	; (8009ce0 <main+0xfc>)
 8009c18:	eddf 0a32 	vldr	s1, [pc, #200]	; 8009ce4 <main+0x100>
 8009c1c:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8009c20:	2000      	movs	r0, #0
 8009c22:	f7fb fbda 	bl	80053da <MODNRobotBaseInit>
	MODNRobotVelInit(&linear_x, &linear_y, &angular_z, &modn);
 8009c26:	4b2e      	ldr	r3, [pc, #184]	; (8009ce0 <main+0xfc>)
 8009c28:	4a2f      	ldr	r2, [pc, #188]	; (8009ce8 <main+0x104>)
 8009c2a:	4930      	ldr	r1, [pc, #192]	; (8009cec <main+0x108>)
 8009c2c:	4830      	ldr	r0, [pc, #192]	; (8009cf0 <main+0x10c>)
 8009c2e:	f7fb fbee 	bl	800540e <MODNRobotVelInit>
	MODNWheelVelInit(&vel1, &vel2, &vel3, &vel4, &modn);
 8009c32:	4b2b      	ldr	r3, [pc, #172]	; (8009ce0 <main+0xfc>)
 8009c34:	9300      	str	r3, [sp, #0]
 8009c36:	4b2f      	ldr	r3, [pc, #188]	; (8009cf4 <main+0x110>)
 8009c38:	4a2f      	ldr	r2, [pc, #188]	; (8009cf8 <main+0x114>)
 8009c3a:	4930      	ldr	r1, [pc, #192]	; (8009cfc <main+0x118>)
 8009c3c:	4830      	ldr	r0, [pc, #192]	; (8009d00 <main+0x11c>)
 8009c3e:	f7fb fbfc 	bl	800543a <MODNWheelVelInit>

	main_board_1_data_receive.common_instruction = RNS_PENDING;
 8009c42:	4b30      	ldr	r3, [pc, #192]	; (8009d04 <main+0x120>)
 8009c44:	2200      	movs	r2, #0
 8009c46:	701a      	strb	r2, [r3, #0]
	main_board_1_data_receive.common_buffer[0].data = 0;
 8009c48:	4b2e      	ldr	r3, [pc, #184]	; (8009d04 <main+0x120>)
 8009c4a:	f04f 0200 	mov.w	r2, #0
 8009c4e:	605a      	str	r2, [r3, #4]
	main_board_1_data_receive.common_buffer[1].data = 0;
 8009c50:	4b2c      	ldr	r3, [pc, #176]	; (8009d04 <main+0x120>)
 8009c52:	f04f 0200 	mov.w	r2, #0
 8009c56:	609a      	str	r2, [r3, #8]
	main_board_1_data_receive.common_buffer[2].data = 0;
 8009c58:	4b2a      	ldr	r3, [pc, #168]	; (8009d04 <main+0x120>)
 8009c5a:	f04f 0200 	mov.w	r2, #0
 8009c5e:	60da      	str	r2, [r3, #12]
	main_board_1_data_receive.common_buffer[3].data = 0;
 8009c60:	4b28      	ldr	r3, [pc, #160]	; (8009d04 <main+0x120>)
 8009c62:	f04f 0200 	mov.w	r2, #0
 8009c66:	611a      	str	r2, [r3, #16]

	SYSSystemInit();
 8009c68:	f001 fe78 	bl	800b95c <SYSSystemInit>
	STTStateInit();
 8009c6c:	f001 fd0a 	bl	800b684 <STTStateInit>
	APPStop();
 8009c70:	f7fc fdfa 	bl	8006868 <APPStop>
	APPResetPos();
 8009c74:	f7fc fb2e 	bl	80062d4 <APPResetPos>
	wheel_config();
 8009c78:	f7fc ffa4 	bl	8006bc4 <wheel_config>
	while (1)
	{
		t = millis();
 8009c7c:	f7fc fb1e 	bl	80062bc <millis>
 8009c80:	4602      	mov	r2, r0
 8009c82:	4b21      	ldr	r3, [pc, #132]	; (8009d08 <main+0x124>)
 8009c84:	601a      	str	r2, [r3, #0]
		STTEventChecker();
 8009c86:	f001 fd09 	bl	800b69c <STTEventChecker>
		main_board_1_data_receive.common_instruction = RNS_PENDING;
 8009c8a:	4b1e      	ldr	r3, [pc, #120]	; (8009d04 <main+0x120>)
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	701a      	strb	r2, [r3, #0]
		button();
 8009c90:	f7fd f8ba 	bl	8006e08 <button>
		if (state != RNS_S_PENDING)
 8009c94:	4b1d      	ldr	r3, [pc, #116]	; (8009d0c <main+0x128>)
 8009c96:	781b      	ldrb	r3, [r3, #0]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d005      	beq.n	8009ca8 <main+0xc4>
		{
			LED2 = 0;
 8009c9c:	4a1c      	ldr	r2, [pc, #112]	; (8009d10 <main+0x12c>)
 8009c9e:	7813      	ldrb	r3, [r2, #0]
 8009ca0:	f36f 1345 	bfc	r3, #5, #1
 8009ca4:	7013      	strb	r3, [r2, #0]
 8009ca6:	e004      	b.n	8009cb2 <main+0xce>
		}
		else
		{
			LED2 = 1;
 8009ca8:	4a19      	ldr	r2, [pc, #100]	; (8009d10 <main+0x12c>)
 8009caa:	7813      	ldrb	r3, [r2, #0]
 8009cac:	f043 0320 	orr.w	r3, r3, #32
 8009cb0:	7013      	strb	r3, [r2, #0]

		}
		if ((t - prev_debug_time) >= 1000 / PUBLISH_FREQUENCY)
 8009cb2:	4b15      	ldr	r3, [pc, #84]	; (8009d08 <main+0x124>)
 8009cb4:	681a      	ldr	r2, [r3, #0]
 8009cb6:	4b17      	ldr	r3, [pc, #92]	; (8009d14 <main+0x130>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	1ad3      	subs	r3, r2, r3
 8009cbc:	2b31      	cmp	r3, #49	; 0x31
 8009cbe:	d901      	bls.n	8009cc4 <main+0xe0>
			ROS_Update();
 8009cc0:	f000 f8ae 	bl	8009e20 <_Z10ROS_Updatev>
		LED3=0;
 8009cc4:	4a14      	ldr	r2, [pc, #80]	; (8009d18 <main+0x134>)
 8009cc6:	7813      	ldrb	r3, [r2, #0]
 8009cc8:	f36f 13c7 	bfc	r3, #7, #1
 8009ccc:	7013      	strb	r3, [r2, #0]
		nh.spinOnce();
 8009cce:	4813      	ldr	r0, [pc, #76]	; (8009d1c <main+0x138>)
 8009cd0:	f000 fe88 	bl	800a9e4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv>
		t = millis();
 8009cd4:	e7d2      	b.n	8009c7c <main+0x98>
 8009cd6:	bf00      	nop
 8009cd8:	40001400 	.word	0x40001400
 8009cdc:	40001000 	.word	0x40001000
 8009ce0:	2000083c 	.word	0x2000083c
 8009ce4:	00000000 	.word	0x00000000
 8009ce8:	20001b4c 	.word	0x20001b4c
 8009cec:	20001b48 	.word	0x20001b48
 8009cf0:	20001b44 	.word	0x20001b44
 8009cf4:	200007f0 	.word	0x200007f0
 8009cf8:	200007ec 	.word	0x200007ec
 8009cfc:	200007e8 	.word	0x200007e8
 8009d00:	200007e4 	.word	0x200007e4
 8009d04:	200007f8 	.word	0x200007f8
 8009d08:	20000d18 	.word	0x20000d18
 8009d0c:	20000889 	.word	0x20000889
 8009d10:	40020814 	.word	0x40020814
 8009d14:	20000d1c 	.word	0x20000d1c
 8009d18:	40021014 	.word	0x40021014
 8009d1c:	20000d24 	.word	0x20000d24

08009d20 <TIM6_DAC_IRQHandler>:
extern "C"
{
#endif

	void TIM6_DAC_IRQHandler(void)
	{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	af00      	add	r7, sp, #0
		if (TIM_GetITStatus(TIM6, TIM_IT_Update) % 200)
 8009d24:	2101      	movs	r1, #1
 8009d26:	481c      	ldr	r0, [pc, #112]	; (8009d98 <TIM6_DAC_IRQHandler+0x78>)
 8009d28:	f7f7 fd52 	bl	80017d0 <TIM_GetITStatus>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	4a1b      	ldr	r2, [pc, #108]	; (8009d9c <TIM6_DAC_IRQHandler+0x7c>)
 8009d30:	fba2 1203 	umull	r1, r2, r2, r3
 8009d34:	0992      	lsrs	r2, r2, #6
 8009d36:	21c8      	movs	r1, #200	; 0xc8
 8009d38:	fb01 f202 	mul.w	r2, r1, r2
 8009d3c:	1a9b      	subs	r3, r3, r2
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	bf14      	ite	ne
 8009d44:	2301      	movne	r3, #1
 8009d46:	2300      	moveq	r3, #0
 8009d48:	b2db      	uxtb	r3, r3
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d022      	beq.n	8009d94 <TIM6_DAC_IRQHandler+0x74>
		{
			if (counter % 4 == 0)
 8009d4e:	4b14      	ldr	r3, [pc, #80]	; (8009da0 <TIM6_DAC_IRQHandler+0x80>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f003 0303 	and.w	r3, r3, #3
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d10e      	bne.n	8009d78 <TIM6_DAC_IRQHandler+0x58>
				LED1 = !LED1;
 8009d5a:	4a12      	ldr	r2, [pc, #72]	; (8009da4 <TIM6_DAC_IRQHandler+0x84>)
 8009d5c:	4b11      	ldr	r3, [pc, #68]	; (8009da4 <TIM6_DAC_IRQHandler+0x84>)
 8009d5e:	781b      	ldrb	r3, [r3, #0]
 8009d60:	f003 0320 	and.w	r3, r3, #32
 8009d64:	b2db      	uxtb	r3, r3
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	bf0c      	ite	eq
 8009d6a:	2301      	moveq	r3, #1
 8009d6c:	2300      	movne	r3, #0
 8009d6e:	b2d9      	uxtb	r1, r3
 8009d70:	7813      	ldrb	r3, [r2, #0]
 8009d72:	f361 1345 	bfi	r3, r1, #5, #1
 8009d76:	7013      	strb	r3, [r2, #0]
			SYSSystem5ms();
 8009d78:	f001 ffc8 	bl	800bd0c <SYSSystem5ms>
			SYSSystemAct();
 8009d7c:	f002 f8e4 	bl	800bf48 <SYSSystemAct>
			counter++;
 8009d80:	4b07      	ldr	r3, [pc, #28]	; (8009da0 <TIM6_DAC_IRQHandler+0x80>)
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	3301      	adds	r3, #1
 8009d86:	4a06      	ldr	r2, [pc, #24]	; (8009da0 <TIM6_DAC_IRQHandler+0x80>)
 8009d88:	6013      	str	r3, [r2, #0]
			TIM_ClearITPendingBit(TIM6, TIM_IT_Update);
 8009d8a:	2101      	movs	r1, #1
 8009d8c:	4802      	ldr	r0, [pc, #8]	; (8009d98 <TIM6_DAC_IRQHandler+0x78>)
 8009d8e:	f7f7 fd49 	bl	8001824 <TIM_ClearITPendingBit>
		}
		return;
 8009d92:	bf00      	nop
 8009d94:	bf00      	nop
	}
 8009d96:	bd80      	pop	{r7, pc}
 8009d98:	40001000 	.word	0x40001000
 8009d9c:	51eb851f 	.word	0x51eb851f
 8009da0:	20000d20 	.word	0x20000d20
 8009da4:	40020014 	.word	0x40020014

08009da8 <_Z8ROS_Initv>:
#ifdef __cplusplus
}
#endif

void ROS_Init()
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	af00      	add	r7, sp, #0
	nh.initNode();
 8009dac:	4814      	ldr	r0, [pc, #80]	; (8009e00 <_Z8ROS_Initv+0x58>)
 8009dae:	f000 ffef 	bl	800ad90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8initNodeEv>
	nh.getHardware()->setBaud(115200);
 8009db2:	4813      	ldr	r0, [pc, #76]	; (8009e00 <_Z8ROS_Initv+0x58>)
 8009db4:	f001 f809 	bl	800adca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE11getHardwareEv>
 8009db8:	4603      	mov	r3, r0
 8009dba:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f7fe fabe 	bl	8008340 <_ZN13STM32Hardware7setBaudEl>

	nh.subscribe(cmd_vel_sub);
 8009dc4:	490f      	ldr	r1, [pc, #60]	; (8009e04 <_Z8ROS_Initv+0x5c>)
 8009dc6:	480e      	ldr	r0, [pc, #56]	; (8009e00 <_Z8ROS_Initv+0x58>)
 8009dc8:	f001 f80b 	bl	800ade2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_>

	nh.advertise(info_pub);
 8009dcc:	490e      	ldr	r1, [pc, #56]	; (8009e08 <_Z8ROS_Initv+0x60>)
 8009dce:	480c      	ldr	r0, [pc, #48]	; (8009e00 <_Z8ROS_Initv+0x58>)
 8009dd0:	f000 fd15 	bl	800a7fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE>
	nh.advertise(imu_pub);
 8009dd4:	490d      	ldr	r1, [pc, #52]	; (8009e0c <_Z8ROS_Initv+0x64>)
 8009dd6:	480a      	ldr	r0, [pc, #40]	; (8009e00 <_Z8ROS_Initv+0x58>)
 8009dd8:	f000 fd11 	bl	800a7fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE>
	nh.advertise(odom_pub);
 8009ddc:	490c      	ldr	r1, [pc, #48]	; (8009e10 <_Z8ROS_Initv+0x68>)
 8009dde:	4808      	ldr	r0, [pc, #32]	; (8009e00 <_Z8ROS_Initv+0x58>)
 8009de0:	f000 fd0d 	bl	800a7fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE>

	tf_broadcaster.init(nh);
 8009de4:	4906      	ldr	r1, [pc, #24]	; (8009e00 <_Z8ROS_Initv+0x58>)
 8009de6:	480b      	ldr	r0, [pc, #44]	; (8009e14 <_Z8ROS_Initv+0x6c>)
 8009de8:	f7ff fed6 	bl	8009b98 <_ZN2tf20TransformBroadcaster4initERN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEE>

	// Setting for SLAM and navigation (odometry, joint states, TF)
	initOdom();
 8009dec:	f000 fc90 	bl	800a710 <_Z8initOdomv>
	// initJointStates();
	prev_update_time = millis();
 8009df0:	f7fc fa64 	bl	80062bc <millis>
 8009df4:	4602      	mov	r2, r0
 8009df6:	4b08      	ldr	r3, [pc, #32]	; (8009e18 <_Z8ROS_Initv+0x70>)
 8009df8:	601a      	str	r2, [r3, #0]
}
 8009dfa:	bf00      	nop
 8009dfc:	bd80      	pop	{r7, pc}
 8009dfe:	bf00      	nop
 8009e00:	20000d24 	.word	0x20000d24
 8009e04:	20001710 	.word	0x20001710
 8009e08:	20001818 	.word	0x20001818
 8009e0c:	200018e4 	.word	0x200018e4
 8009e10:	20001a88 	.word	0x20001a88
 8009e14:	20001ae0 	.word	0x20001ae0
 8009e18:	20001b50 	.word	0x20001b50
 8009e1c:	00000000 	.word	0x00000000

08009e20 <_Z10ROS_Updatev>:

void ROS_Update()
{
 8009e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e24:	b097      	sub	sp, #92	; 0x5c
 8009e26:	af0e      	add	r7, sp, #56	; 0x38
	sprintf(buffer, "posX:%f, posY:%f, fyaw:%f, fnyaw:%f, velX:%f, velY:%f, velW(deg):%f, velW(rad):%f", fXPos, fYPos, fyaw, fnyaw, fXVel, fYVel, fWVel, DEG2RAD(fWVel));
 8009e28:	4b39      	ldr	r3, [pc, #228]	; (8009f10 <_Z10ROS_Updatev+0xf0>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f7f6 fb8b 	bl	8000548 <__aeabi_f2d>
 8009e32:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8009e36:	4b37      	ldr	r3, [pc, #220]	; (8009f14 <_Z10ROS_Updatev+0xf4>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	f7f6 fb84 	bl	8000548 <__aeabi_f2d>
 8009e40:	4682      	mov	sl, r0
 8009e42:	468b      	mov	fp, r1
 8009e44:	4b34      	ldr	r3, [pc, #208]	; (8009f18 <_Z10ROS_Updatev+0xf8>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	4618      	mov	r0, r3
 8009e4a:	f7f6 fb7d 	bl	8000548 <__aeabi_f2d>
 8009e4e:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8009e52:	4b32      	ldr	r3, [pc, #200]	; (8009f1c <_Z10ROS_Updatev+0xfc>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	4618      	mov	r0, r3
 8009e58:	f7f6 fb76 	bl	8000548 <__aeabi_f2d>
 8009e5c:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8009e60:	4b2f      	ldr	r3, [pc, #188]	; (8009f20 <_Z10ROS_Updatev+0x100>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	4618      	mov	r0, r3
 8009e66:	f7f6 fb6f 	bl	8000548 <__aeabi_f2d>
 8009e6a:	e9c7 0100 	strd	r0, r1, [r7]
 8009e6e:	4b2d      	ldr	r3, [pc, #180]	; (8009f24 <_Z10ROS_Updatev+0x104>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	4618      	mov	r0, r3
 8009e74:	f7f6 fb68 	bl	8000548 <__aeabi_f2d>
 8009e78:	4680      	mov	r8, r0
 8009e7a:	4689      	mov	r9, r1
 8009e7c:	4b2a      	ldr	r3, [pc, #168]	; (8009f28 <_Z10ROS_Updatev+0x108>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4618      	mov	r0, r3
 8009e82:	f7f6 fb61 	bl	8000548 <__aeabi_f2d>
 8009e86:	4605      	mov	r5, r0
 8009e88:	460e      	mov	r6, r1
 8009e8a:	4b27      	ldr	r3, [pc, #156]	; (8009f28 <_Z10ROS_Updatev+0x108>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	4618      	mov	r0, r3
 8009e90:	f7f6 fb5a 	bl	8000548 <__aeabi_f2d>
 8009e94:	a31c      	add	r3, pc, #112	; (adr r3, 8009f08 <_Z10ROS_Updatev+0xe8>)
 8009e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e9a:	f7f6 fba9 	bl	80005f0 <__aeabi_dmul>
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	460c      	mov	r4, r1
 8009ea2:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8009ea6:	e9cd 560a 	strd	r5, r6, [sp, #40]	; 0x28
 8009eaa:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8009eae:	ed97 7b00 	vldr	d7, [r7]
 8009eb2:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009eb6:	ed97 7b02 	vldr	d7, [r7, #8]
 8009eba:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009ebe:	ed97 7b04 	vldr	d7, [r7, #16]
 8009ec2:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009ec6:	e9cd ab00 	strd	sl, fp, [sp]
 8009eca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009ece:	4917      	ldr	r1, [pc, #92]	; (8009f2c <_Z10ROS_Updatev+0x10c>)
 8009ed0:	4817      	ldr	r0, [pc, #92]	; (8009f30 <_Z10ROS_Updatev+0x110>)
 8009ed2:	f002 fdbb 	bl	800ca4c <siprintf>
	info_msg.data = buffer;
 8009ed6:	4b17      	ldr	r3, [pc, #92]	; (8009f34 <_Z10ROS_Updatev+0x114>)
 8009ed8:	4a15      	ldr	r2, [pc, #84]	; (8009f30 <_Z10ROS_Updatev+0x110>)
 8009eda:	605a      	str	r2, [r3, #4]
	info_pub.publish(&info_msg);
 8009edc:	4915      	ldr	r1, [pc, #84]	; (8009f34 <_Z10ROS_Updatev+0x114>)
 8009ede:	4816      	ldr	r0, [pc, #88]	; (8009f38 <_Z10ROS_Updatev+0x118>)
 8009ee0:	f7fe f9e9 	bl	80082b6 <_ZN3ros9Publisher7publishEPKNS_3MsgE>

	updateTime();
 8009ee4:	f000 fbe6 	bl	800a6b4 <_Z10updateTimev>
	updateTFPrefix();
 8009ee8:	f000 f9c4 	bl	800a274 <_Z14updateTFPrefixv>
	publishDriveInformation();
 8009eec:	f000 f986 	bl	800a1fc <_Z23publishDriveInformationv>
	publishImuMsg();
 8009ef0:	f000 f8c8 	bl	800a084 <_Z13publishImuMsgv>

	prev_debug_time = t;
 8009ef4:	4b11      	ldr	r3, [pc, #68]	; (8009f3c <_Z10ROS_Updatev+0x11c>)
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	4a11      	ldr	r2, [pc, #68]	; (8009f40 <_Z10ROS_Updatev+0x120>)
 8009efa:	6013      	str	r3, [r2, #0]
}
 8009efc:	bf00      	nop
 8009efe:	3724      	adds	r7, #36	; 0x24
 8009f00:	46bd      	mov	sp, r7
 8009f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f06:	bf00      	nop
 8009f08:	a252dd11 	.word	0xa252dd11
 8009f0c:	3f91df46 	.word	0x3f91df46
 8009f10:	20000c74 	.word	0x20000c74
 8009f14:	20000c78 	.word	0x20000c78
 8009f18:	20000c5c 	.word	0x20000c5c
 8009f1c:	20000c68 	.word	0x20000c68
 8009f20:	20000c7c 	.word	0x20000c7c
 8009f24:	20000c80 	.word	0x20000c80
 8009f28:	20000c84 	.word	0x20000c84
 8009f2c:	0800fccc 	.word	0x0800fccc
 8009f30:	20001748 	.word	0x20001748
 8009f34:	20001810 	.word	0x20001810
 8009f38:	20001818 	.word	0x20001818
 8009f3c:	20000d18 	.word	0x20000d18
 8009f40:	20000d1c 	.word	0x20000d1c

08009f44 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE>:

/*******************************************************************************
* Callback functions
*******************************************************************************/
void cmdVelCallback(const geometry_msgs::Twist &cmd_vel_msg)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b082      	sub	sp, #8
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
//	 note that the convention for forward directon in ROS is using x-axis
	linear_y = constrain(cmd_vel_msg.linear.x, -5.0, 5.0);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	edd3 7a02 	vldr	s15, [r3, #8]
 8009f52:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 8009f56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f5e:	d501      	bpl.n	8009f64 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0x20>
 8009f60:	4b2c      	ldr	r3, [pc, #176]	; (800a014 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0xd0>)
 8009f62:	e00d      	b.n	8009f80 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0x3c>
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	edd3 7a02 	vldr	s15, [r3, #8]
 8009f6a:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8009f6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f76:	dd01      	ble.n	8009f7c <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0x38>
 8009f78:	4b27      	ldr	r3, [pc, #156]	; (800a018 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0xd4>)
 8009f7a:	e001      	b.n	8009f80 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0x3c>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	689b      	ldr	r3, [r3, #8]
 8009f80:	4a26      	ldr	r2, [pc, #152]	; (800a01c <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0xd8>)
 8009f82:	6013      	str	r3, [r2, #0]
	linear_x = -constrain(cmd_vel_msg.linear.y, -5.0, 5.0);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	edd3 7a03 	vldr	s15, [r3, #12]
 8009f8a:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 8009f8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f96:	d502      	bpl.n	8009f9e <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0x5a>
 8009f98:	eef1 7a04 	vmov.f32	s15, #20	; 0x40a00000  5.0
 8009f9c:	e011      	b.n	8009fc2 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0x7e>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	edd3 7a03 	vldr	s15, [r3, #12]
 8009fa4:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8009fa8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fb0:	dd02      	ble.n	8009fb8 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0x74>
 8009fb2:	eef9 7a04 	vmov.f32	s15, #148	; 0xc0a00000 -5.0
 8009fb6:	e004      	b.n	8009fc2 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0x7e>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	edd3 7a03 	vldr	s15, [r3, #12]
 8009fbe:	eef1 7a67 	vneg.f32	s15, s15
 8009fc2:	4b17      	ldr	r3, [pc, #92]	; (800a020 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0xdc>)
 8009fc4:	edc3 7a00 	vstr	s15, [r3]
	angular_z = constrain(cmd_vel_msg.angular.z, -2.0, 2.0); // rotation
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	edd3 7a08 	vldr	s15, [r3, #32]
 8009fce:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8009fd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fda:	d502      	bpl.n	8009fe2 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0x9e>
 8009fdc:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8009fe0:	e00e      	b.n	800a000 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0xbc>
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	edd3 7a08 	vldr	s15, [r3, #32]
 8009fe8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8009fec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ff4:	dd02      	ble.n	8009ffc <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0xb8>
 8009ff6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009ffa:	e001      	b.n	800a000 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0xbc>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6a1b      	ldr	r3, [r3, #32]
 800a000:	4a08      	ldr	r2, [pc, #32]	; (800a024 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0xe0>)
 800a002:	6013      	str	r3, [r2, #0]
	MODN(&modn);
 800a004:	4808      	ldr	r0, [pc, #32]	; (800a028 <_Z14cmdVelCallbackRKN13geometry_msgs5TwistE+0xe4>)
 800a006:	f7fb fa33 	bl	8005470 <MODN>
}
 800a00a:	bf00      	nop
 800a00c:	3708      	adds	r7, #8
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}
 800a012:	bf00      	nop
 800a014:	c0a00000 	.word	0xc0a00000
 800a018:	40a00000 	.word	0x40a00000
 800a01c:	20001b48 	.word	0x20001b48
 800a020:	20001b44 	.word	0x20001b44
 800a024:	20001b4c 	.word	0x20001b4c
 800a028:	2000083c 	.word	0x2000083c

0800a02c <_ZN3ros3MsgaSERKS0_>:
 800a02c:	b480      	push	{r7}
 800a02e:	b083      	sub	sp, #12
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
 800a034:	6039      	str	r1, [r7, #0]
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	4618      	mov	r0, r3
 800a03a:	370c      	adds	r7, #12
 800a03c:	46bd      	mov	sp, r7
 800a03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a042:	4770      	bx	lr

0800a044 <_ZN13geometry_msgs10QuaternionaSERKS0_>:
  class Quaternion : public ros::Msg
 800a044:	b580      	push	{r7, lr}
 800a046:	b082      	sub	sp, #8
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
 800a04c:	6039      	str	r1, [r7, #0]
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	683a      	ldr	r2, [r7, #0]
 800a052:	4611      	mov	r1, r2
 800a054:	4618      	mov	r0, r3
 800a056:	f7ff ffe9 	bl	800a02c <_ZN3ros3MsgaSERKS0_>
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	685a      	ldr	r2, [r3, #4]
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	605a      	str	r2, [r3, #4]
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	689a      	ldr	r2, [r3, #8]
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	609a      	str	r2, [r3, #8]
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	68da      	ldr	r2, [r3, #12]
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	60da      	str	r2, [r3, #12]
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	691a      	ldr	r2, [r3, #16]
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	611a      	str	r2, [r3, #16]
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	4618      	mov	r0, r3
 800a07e:	3708      	adds	r7, #8
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}

0800a084 <_Z13publishImuMsgv>:

/*******************************************************************************
* Publish msgs (IMU data: angular velocity, linear acceleration, orientation)
*******************************************************************************/
void publishImuMsg(void)
{
 800a084:	b590      	push	{r4, r7, lr}
 800a086:	b083      	sub	sp, #12
 800a088:	af00      	add	r7, sp, #0
	imu_msg.angular_velocity.x = 0;		//imu.gyroData[0];
 800a08a:	4b51      	ldr	r3, [pc, #324]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a08c:	f04f 0200 	mov.w	r2, #0
 800a090:	655a      	str	r2, [r3, #84]	; 0x54
	imu_msg.angular_velocity.y = 0;		//imu.gyroData[1];
 800a092:	4b4f      	ldr	r3, [pc, #316]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a094:	f04f 0200 	mov.w	r2, #0
 800a098:	659a      	str	r2, [r3, #88]	; 0x58
	imu_msg.angular_velocity.z = fWVel; //imu.gyroData[2];
 800a09a:	4b4e      	ldr	r3, [pc, #312]	; (800a1d4 <_Z13publishImuMsgv+0x150>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	4a4c      	ldr	r2, [pc, #304]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a0a0:	65d3      	str	r3, [r2, #92]	; 0x5c
	 imu_msg.angular_velocity_covariance[0] = 0.02;
 800a0a2:	4b4b      	ldr	r3, [pc, #300]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a0a4:	4a4c      	ldr	r2, [pc, #304]	; (800a1d8 <_Z13publishImuMsgv+0x154>)
 800a0a6:	661a      	str	r2, [r3, #96]	; 0x60
	 imu_msg.angular_velocity_covariance[1] = 0;
 800a0a8:	4b49      	ldr	r3, [pc, #292]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a0aa:	f04f 0200 	mov.w	r2, #0
 800a0ae:	665a      	str	r2, [r3, #100]	; 0x64
	 imu_msg.angular_velocity_covariance[2] = 0;
 800a0b0:	4b47      	ldr	r3, [pc, #284]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a0b2:	f04f 0200 	mov.w	r2, #0
 800a0b6:	669a      	str	r2, [r3, #104]	; 0x68
	 imu_msg.angular_velocity_covariance[3] = 0;
 800a0b8:	4b45      	ldr	r3, [pc, #276]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a0ba:	f04f 0200 	mov.w	r2, #0
 800a0be:	66da      	str	r2, [r3, #108]	; 0x6c
	 imu_msg.angular_velocity_covariance[4] = 0.02;
 800a0c0:	4b43      	ldr	r3, [pc, #268]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a0c2:	4a45      	ldr	r2, [pc, #276]	; (800a1d8 <_Z13publishImuMsgv+0x154>)
 800a0c4:	671a      	str	r2, [r3, #112]	; 0x70
	 imu_msg.angular_velocity_covariance[5] = 0;
 800a0c6:	4b42      	ldr	r3, [pc, #264]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a0c8:	f04f 0200 	mov.w	r2, #0
 800a0cc:	675a      	str	r2, [r3, #116]	; 0x74
	 imu_msg.angular_velocity_covariance[6] = 0;
 800a0ce:	4b40      	ldr	r3, [pc, #256]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a0d0:	f04f 0200 	mov.w	r2, #0
 800a0d4:	679a      	str	r2, [r3, #120]	; 0x78
	 imu_msg.angular_velocity_covariance[7] = 0;
 800a0d6:	4b3e      	ldr	r3, [pc, #248]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a0d8:	f04f 0200 	mov.w	r2, #0
 800a0dc:	67da      	str	r2, [r3, #124]	; 0x7c
	 imu_msg.angular_velocity_covariance[8] = 0.02;
 800a0de:	4b3c      	ldr	r3, [pc, #240]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a0e0:	4a3d      	ldr	r2, [pc, #244]	; (800a1d8 <_Z13publishImuMsgv+0x154>)
 800a0e2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

	imu_msg.linear_acceleration.x = fXAcc; //imu.accData[0];
 800a0e6:	4b3d      	ldr	r3, [pc, #244]	; (800a1dc <_Z13publishImuMsgv+0x158>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4a39      	ldr	r2, [pc, #228]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a0ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	imu_msg.linear_acceleration.y = fYAcc; //imu.accData[1];
 800a0f0:	4b3b      	ldr	r3, [pc, #236]	; (800a1e0 <_Z13publishImuMsgv+0x15c>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4a36      	ldr	r2, [pc, #216]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a0f6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
	imu_msg.linear_acceleration.z = 0;	   //imu.accData[2];
 800a0fa:	4b35      	ldr	r3, [pc, #212]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a0fc:	f04f 0200 	mov.w	r2, #0
 800a100:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	 imu_msg.linear_acceleration_covariance[0] = 0.04;
 800a104:	4b32      	ldr	r3, [pc, #200]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a106:	4a37      	ldr	r2, [pc, #220]	; (800a1e4 <_Z13publishImuMsgv+0x160>)
 800a108:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	 imu_msg.linear_acceleration_covariance[1] = 0;
 800a10c:	4b30      	ldr	r3, [pc, #192]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a10e:	f04f 0200 	mov.w	r2, #0
 800a112:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	 imu_msg.linear_acceleration_covariance[2] = 0;
 800a116:	4b2e      	ldr	r3, [pc, #184]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a118:	f04f 0200 	mov.w	r2, #0
 800a11c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	 imu_msg.linear_acceleration_covariance[3] = 0;
 800a120:	4b2b      	ldr	r3, [pc, #172]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a122:	f04f 0200 	mov.w	r2, #0
 800a126:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	 imu_msg.linear_acceleration_covariance[4] = 0.04;
 800a12a:	4b29      	ldr	r3, [pc, #164]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a12c:	4a2d      	ldr	r2, [pc, #180]	; (800a1e4 <_Z13publishImuMsgv+0x160>)
 800a12e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	 imu_msg.linear_acceleration_covariance[5] = 0;
 800a132:	4b27      	ldr	r3, [pc, #156]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a134:	f04f 0200 	mov.w	r2, #0
 800a138:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	 imu_msg.linear_acceleration_covariance[6] = 0;
 800a13c:	4b24      	ldr	r3, [pc, #144]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a13e:	f04f 0200 	mov.w	r2, #0
 800a142:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	 imu_msg.linear_acceleration_covariance[7] = 0;
 800a146:	4b22      	ldr	r3, [pc, #136]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a148:	f04f 0200 	mov.w	r2, #0
 800a14c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	 imu_msg.linear_acceleration_covariance[8] = 0.04;
 800a150:	4b1f      	ldr	r3, [pc, #124]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a152:	4a24      	ldr	r2, [pc, #144]	; (800a1e4 <_Z13publishImuMsgv+0x160>)
 800a154:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

	//	imu_msg.orientation.w = imu.quat[0]; ??
	//	imu_msg.orientation.x = imu.quat[1]; ??
	//	imu_msg.orientation.y = imu.quat[2]; ??
	//	imu_msg.orientation.z = imu.quat[3]; ??
	imu_msg.orientation = odom.pose.pose.orientation;
 800a158:	4923      	ldr	r1, [pc, #140]	; (800a1e8 <_Z13publishImuMsgv+0x164>)
 800a15a:	4824      	ldr	r0, [pc, #144]	; (800a1ec <_Z13publishImuMsgv+0x168>)
 800a15c:	f7ff ff72 	bl	800a044 <_ZN13geometry_msgs10QuaternionaSERKS0_>

	 imu_msg.orientation_covariance[0] = 0.0025;
 800a160:	4b1b      	ldr	r3, [pc, #108]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a162:	4a23      	ldr	r2, [pc, #140]	; (800a1f0 <_Z13publishImuMsgv+0x16c>)
 800a164:	62da      	str	r2, [r3, #44]	; 0x2c
	 imu_msg.orientation_covariance[1] = 0;
 800a166:	4b1a      	ldr	r3, [pc, #104]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a168:	f04f 0200 	mov.w	r2, #0
 800a16c:	631a      	str	r2, [r3, #48]	; 0x30
	 imu_msg.orientation_covariance[2] = 0;
 800a16e:	4b18      	ldr	r3, [pc, #96]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a170:	f04f 0200 	mov.w	r2, #0
 800a174:	635a      	str	r2, [r3, #52]	; 0x34
	 imu_msg.orientation_covariance[3] = 0;
 800a176:	4b16      	ldr	r3, [pc, #88]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a178:	f04f 0200 	mov.w	r2, #0
 800a17c:	639a      	str	r2, [r3, #56]	; 0x38
	 imu_msg.orientation_covariance[4] = 0.0025;
 800a17e:	4b14      	ldr	r3, [pc, #80]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a180:	4a1b      	ldr	r2, [pc, #108]	; (800a1f0 <_Z13publishImuMsgv+0x16c>)
 800a182:	63da      	str	r2, [r3, #60]	; 0x3c
	 imu_msg.orientation_covariance[5] = 0;
 800a184:	4b12      	ldr	r3, [pc, #72]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a186:	f04f 0200 	mov.w	r2, #0
 800a18a:	641a      	str	r2, [r3, #64]	; 0x40
	 imu_msg.orientation_covariance[6] = 0;
 800a18c:	4b10      	ldr	r3, [pc, #64]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a18e:	f04f 0200 	mov.w	r2, #0
 800a192:	645a      	str	r2, [r3, #68]	; 0x44
	 imu_msg.orientation_covariance[7] = 0;
 800a194:	4b0e      	ldr	r3, [pc, #56]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a196:	f04f 0200 	mov.w	r2, #0
 800a19a:	649a      	str	r2, [r3, #72]	; 0x48
	 imu_msg.orientation_covariance[8] = 0.0025;
 800a19c:	4b0c      	ldr	r3, [pc, #48]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a19e:	4a14      	ldr	r2, [pc, #80]	; (800a1f0 <_Z13publishImuMsgv+0x16c>)
 800a1a0:	64da      	str	r2, [r3, #76]	; 0x4c

	imu_msg.header.stamp = rosNow();
 800a1a2:	4c0b      	ldr	r4, [pc, #44]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a1a4:	463b      	mov	r3, r7
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f000 faa2 	bl	800a6f0 <_Z6rosNowv>
 800a1ac:	f104 030c 	add.w	r3, r4, #12
 800a1b0:	463a      	mov	r2, r7
 800a1b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a1b6:	e883 0003 	stmia.w	r3, {r0, r1}
	imu_msg.header.frame_id = imu_frame_id;
 800a1ba:	4b05      	ldr	r3, [pc, #20]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a1bc:	4a0d      	ldr	r2, [pc, #52]	; (800a1f4 <_Z13publishImuMsgv+0x170>)
 800a1be:	615a      	str	r2, [r3, #20]

	imu_pub.publish(&imu_msg);
 800a1c0:	4903      	ldr	r1, [pc, #12]	; (800a1d0 <_Z13publishImuMsgv+0x14c>)
 800a1c2:	480d      	ldr	r0, [pc, #52]	; (800a1f8 <_Z13publishImuMsgv+0x174>)
 800a1c4:	f7fe f877 	bl	80082b6 <_ZN3ros9Publisher7publishEPKNS_3MsgE>
}
 800a1c8:	bf00      	nop
 800a1ca:	370c      	adds	r7, #12
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd90      	pop	{r4, r7, pc}
 800a1d0:	2000182c 	.word	0x2000182c
 800a1d4:	20000c84 	.word	0x20000c84
 800a1d8:	3ca3d70a 	.word	0x3ca3d70a
 800a1dc:	20000c88 	.word	0x20000c88
 800a1e0:	20000c8c 	.word	0x20000c8c
 800a1e4:	3d23d70a 	.word	0x3d23d70a
 800a1e8:	2000192c 	.word	0x2000192c
 800a1ec:	20001844 	.word	0x20001844
 800a1f0:	3b23d70a 	.word	0x3b23d70a
 800a1f4:	200016b0 	.word	0x200016b0
 800a1f8:	200018e4 	.word	0x200018e4

0800a1fc <_Z23publishDriveInformationv>:

/*******************************************************************************
 * Publish msgs (odometry, joint states, tf)
 *******************************************************************************/
void publishDriveInformation(void)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b084      	sub	sp, #16
 800a200:	af00      	add	r7, sp, #0
	unsigned long time_now = millis();
 800a202:	f7fc f85b 	bl	80062bc <millis>
 800a206:	60f8      	str	r0, [r7, #12]
	unsigned long step_time = time_now - prev_update_time;
 800a208:	4b15      	ldr	r3, [pc, #84]	; (800a260 <_Z23publishDriveInformationv+0x64>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	68fa      	ldr	r2, [r7, #12]
 800a20e:	1ad3      	subs	r3, r2, r3
 800a210:	60bb      	str	r3, [r7, #8]

	prev_update_time = time_now;
 800a212:	4a13      	ldr	r2, [pc, #76]	; (800a260 <_Z23publishDriveInformationv+0x64>)
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	6013      	str	r3, [r2, #0]
	ros::Time stamp_now = rosNow();
 800a218:	463b      	mov	r3, r7
 800a21a:	4618      	mov	r0, r3
 800a21c:	f000 fa68 	bl	800a6f0 <_Z6rosNowv>

	//odometry
	updateOdometry();
 800a220:	f000 f92a 	bl	800a478 <_Z14updateOdometryv>
	odom.header.stamp = stamp_now;
 800a224:	4b0f      	ldr	r3, [pc, #60]	; (800a264 <_Z23publishDriveInformationv+0x68>)
 800a226:	330c      	adds	r3, #12
 800a228:	463a      	mov	r2, r7
 800a22a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a22e:	e883 0003 	stmia.w	r3, {r0, r1}
	odom_pub.publish(&odom);
 800a232:	490c      	ldr	r1, [pc, #48]	; (800a264 <_Z23publishDriveInformationv+0x68>)
 800a234:	480c      	ldr	r0, [pc, #48]	; (800a268 <_Z23publishDriveInformationv+0x6c>)
 800a236:	f7fe f83e 	bl	80082b6 <_ZN3ros9Publisher7publishEPKNS_3MsgE>

	// odometry tf
	updateTF(odom_tf);
 800a23a:	480c      	ldr	r0, [pc, #48]	; (800a26c <_Z23publishDriveInformationv+0x70>)
 800a23c:	f000 fa10 	bl	800a660 <_Z8updateTFRN13geometry_msgs16TransformStampedE>
	odom_tf.header.stamp = stamp_now;
 800a240:	4b0a      	ldr	r3, [pc, #40]	; (800a26c <_Z23publishDriveInformationv+0x70>)
 800a242:	330c      	adds	r3, #12
 800a244:	463a      	mov	r2, r7
 800a246:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a24a:	e883 0003 	stmia.w	r3, {r0, r1}
	tf_broadcaster.sendTransform(odom_tf);
 800a24e:	4907      	ldr	r1, [pc, #28]	; (800a26c <_Z23publishDriveInformationv+0x70>)
 800a250:	4807      	ldr	r0, [pc, #28]	; (800a270 <_Z23publishDriveInformationv+0x74>)
 800a252:	f7ff fcb0 	bl	8009bb6 <_ZN2tf20TransformBroadcaster13sendTransformERN13geometry_msgs16TransformStampedE>

	// joint states
	// updateJointStates();
	// joint_states.header.stamp = stamp_now;
	// joint_states_pub.publish(&joint_states);
}
 800a256:	bf00      	nop
 800a258:	3710      	adds	r7, #16
 800a25a:	46bd      	mov	sp, r7
 800a25c:	bd80      	pop	{r7, pc}
 800a25e:	bf00      	nop
 800a260:	20001b50 	.word	0x20001b50
 800a264:	200018f8 	.word	0x200018f8
 800a268:	20001a88 	.word	0x20001a88
 800a26c:	20001a9c 	.word	0x20001a9c
 800a270:	20001ae0 	.word	0x20001ae0

0800a274 <_Z14updateTFPrefixv>:

/*******************************************************************************
* Update TF Prefix
*******************************************************************************/
void updateTFPrefix()
{
 800a274:	b5b0      	push	{r4, r5, r7, lr}
 800a276:	b090      	sub	sp, #64	; 0x40
 800a278:	af02      	add	r7, sp, #8
	static bool isChecked = false;
	char log_msg[50];

	// if (isConnected)
	// {
	if (isChecked == false)
 800a27a:	4b68      	ldr	r3, [pc, #416]	; (800a41c <_Z14updateTFPrefixv+0x1a8>)
 800a27c:	781b      	ldrb	r3, [r3, #0]
 800a27e:	f083 0301 	eor.w	r3, r3, #1
 800a282:	b2db      	uxtb	r3, r3
 800a284:	2b00      	cmp	r3, #0
 800a286:	f000 80c5 	beq.w	800a414 <_Z14updateTFPrefixv+0x1a0>
	{
		nh.getParam("~tf_prefix", &get_tf_prefix);
 800a28a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a28e:	9300      	str	r3, [sp, #0]
 800a290:	2301      	movs	r3, #1
 800a292:	4a63      	ldr	r2, [pc, #396]	; (800a420 <_Z14updateTFPrefixv+0x1ac>)
 800a294:	4963      	ldr	r1, [pc, #396]	; (800a424 <_Z14updateTFPrefixv+0x1b0>)
 800a296:	4864      	ldr	r0, [pc, #400]	; (800a428 <_Z14updateTFPrefixv+0x1b4>)
 800a298:	f000 fdce 	bl	800ae38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8getParamEPKcPPcii>

		if (!strcmp(get_tf_prefix, ""))
 800a29c:	4b60      	ldr	r3, [pc, #384]	; (800a420 <_Z14updateTFPrefixv+0x1ac>)
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	781b      	ldrb	r3, [r3, #0]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d11f      	bne.n	800a2e6 <_Z14updateTFPrefixv+0x72>
		{
			sprintf(odom_header_frame_id, "odom");
 800a2a6:	4b61      	ldr	r3, [pc, #388]	; (800a42c <_Z14updateTFPrefixv+0x1b8>)
 800a2a8:	4a61      	ldr	r2, [pc, #388]	; (800a430 <_Z14updateTFPrefixv+0x1bc>)
 800a2aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a2ae:	6018      	str	r0, [r3, #0]
 800a2b0:	3304      	adds	r3, #4
 800a2b2:	7019      	strb	r1, [r3, #0]
			sprintf(odom_child_frame_id, "base_footprint");
 800a2b4:	4a5f      	ldr	r2, [pc, #380]	; (800a434 <_Z14updateTFPrefixv+0x1c0>)
 800a2b6:	4b60      	ldr	r3, [pc, #384]	; (800a438 <_Z14updateTFPrefixv+0x1c4>)
 800a2b8:	4614      	mov	r4, r2
 800a2ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a2bc:	c407      	stmia	r4!, {r0, r1, r2}
 800a2be:	8023      	strh	r3, [r4, #0]
 800a2c0:	3402      	adds	r4, #2
 800a2c2:	0c1b      	lsrs	r3, r3, #16
 800a2c4:	7023      	strb	r3, [r4, #0]

			sprintf(imu_frame_id, "imu_link");
 800a2c6:	4b5d      	ldr	r3, [pc, #372]	; (800a43c <_Z14updateTFPrefixv+0x1c8>)
 800a2c8:	4a5d      	ldr	r2, [pc, #372]	; (800a440 <_Z14updateTFPrefixv+0x1cc>)
 800a2ca:	ca07      	ldmia	r2, {r0, r1, r2}
 800a2cc:	c303      	stmia	r3!, {r0, r1}
 800a2ce:	701a      	strb	r2, [r3, #0]
			sprintf(mag_frame_id, "mag_link");
 800a2d0:	4b5c      	ldr	r3, [pc, #368]	; (800a444 <_Z14updateTFPrefixv+0x1d0>)
 800a2d2:	4a5d      	ldr	r2, [pc, #372]	; (800a448 <_Z14updateTFPrefixv+0x1d4>)
 800a2d4:	ca07      	ldmia	r2, {r0, r1, r2}
 800a2d6:	c303      	stmia	r3!, {r0, r1}
 800a2d8:	701a      	strb	r2, [r3, #0]
			sprintf(joint_state_header_frame_id, "base_link");
 800a2da:	4b5c      	ldr	r3, [pc, #368]	; (800a44c <_Z14updateTFPrefixv+0x1d8>)
 800a2dc:	4a5c      	ldr	r2, [pc, #368]	; (800a450 <_Z14updateTFPrefixv+0x1dc>)
 800a2de:	ca07      	ldmia	r2, {r0, r1, r2}
 800a2e0:	c303      	stmia	r3!, {r0, r1}
 800a2e2:	801a      	strh	r2, [r3, #0]
 800a2e4:	e067      	b.n	800a3b6 <_Z14updateTFPrefixv+0x142>
		}
		else
		{
			strcpy(odom_header_frame_id, get_tf_prefix);
 800a2e6:	4b4e      	ldr	r3, [pc, #312]	; (800a420 <_Z14updateTFPrefixv+0x1ac>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	4619      	mov	r1, r3
 800a2ec:	484f      	ldr	r0, [pc, #316]	; (800a42c <_Z14updateTFPrefixv+0x1b8>)
 800a2ee:	f004 fd1b 	bl	800ed28 <strcpy>
			strcpy(odom_child_frame_id, get_tf_prefix);
 800a2f2:	4b4b      	ldr	r3, [pc, #300]	; (800a420 <_Z14updateTFPrefixv+0x1ac>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	4619      	mov	r1, r3
 800a2f8:	484e      	ldr	r0, [pc, #312]	; (800a434 <_Z14updateTFPrefixv+0x1c0>)
 800a2fa:	f004 fd15 	bl	800ed28 <strcpy>

			strcpy(imu_frame_id, get_tf_prefix);
 800a2fe:	4b48      	ldr	r3, [pc, #288]	; (800a420 <_Z14updateTFPrefixv+0x1ac>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	4619      	mov	r1, r3
 800a304:	484d      	ldr	r0, [pc, #308]	; (800a43c <_Z14updateTFPrefixv+0x1c8>)
 800a306:	f004 fd0f 	bl	800ed28 <strcpy>
			strcpy(mag_frame_id, get_tf_prefix);
 800a30a:	4b45      	ldr	r3, [pc, #276]	; (800a420 <_Z14updateTFPrefixv+0x1ac>)
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	4619      	mov	r1, r3
 800a310:	484c      	ldr	r0, [pc, #304]	; (800a444 <_Z14updateTFPrefixv+0x1d0>)
 800a312:	f004 fd09 	bl	800ed28 <strcpy>
			strcpy(joint_state_header_frame_id, get_tf_prefix);
 800a316:	4b42      	ldr	r3, [pc, #264]	; (800a420 <_Z14updateTFPrefixv+0x1ac>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4619      	mov	r1, r3
 800a31c:	484b      	ldr	r0, [pc, #300]	; (800a44c <_Z14updateTFPrefixv+0x1d8>)
 800a31e:	f004 fd03 	bl	800ed28 <strcpy>

			strcat(odom_header_frame_id, "/odom");
 800a322:	4842      	ldr	r0, [pc, #264]	; (800a42c <_Z14updateTFPrefixv+0x1b8>)
 800a324:	f7f5 ff54 	bl	80001d0 <strlen>
 800a328:	4603      	mov	r3, r0
 800a32a:	461a      	mov	r2, r3
 800a32c:	4b3f      	ldr	r3, [pc, #252]	; (800a42c <_Z14updateTFPrefixv+0x1b8>)
 800a32e:	4413      	add	r3, r2
 800a330:	4a48      	ldr	r2, [pc, #288]	; (800a454 <_Z14updateTFPrefixv+0x1e0>)
 800a332:	6810      	ldr	r0, [r2, #0]
 800a334:	6018      	str	r0, [r3, #0]
 800a336:	8892      	ldrh	r2, [r2, #4]
 800a338:	809a      	strh	r2, [r3, #4]
			strcat(odom_child_frame_id, "/base_footprint");
 800a33a:	483e      	ldr	r0, [pc, #248]	; (800a434 <_Z14updateTFPrefixv+0x1c0>)
 800a33c:	f7f5 ff48 	bl	80001d0 <strlen>
 800a340:	4603      	mov	r3, r0
 800a342:	461a      	mov	r2, r3
 800a344:	4b3b      	ldr	r3, [pc, #236]	; (800a434 <_Z14updateTFPrefixv+0x1c0>)
 800a346:	4413      	add	r3, r2
 800a348:	4a43      	ldr	r2, [pc, #268]	; (800a458 <_Z14updateTFPrefixv+0x1e4>)
 800a34a:	461c      	mov	r4, r3
 800a34c:	4615      	mov	r5, r2
 800a34e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a350:	6020      	str	r0, [r4, #0]
 800a352:	6061      	str	r1, [r4, #4]
 800a354:	60a2      	str	r2, [r4, #8]
 800a356:	60e3      	str	r3, [r4, #12]

			strcat(imu_frame_id, "/imu_link");
 800a358:	4838      	ldr	r0, [pc, #224]	; (800a43c <_Z14updateTFPrefixv+0x1c8>)
 800a35a:	f7f5 ff39 	bl	80001d0 <strlen>
 800a35e:	4603      	mov	r3, r0
 800a360:	461a      	mov	r2, r3
 800a362:	4b36      	ldr	r3, [pc, #216]	; (800a43c <_Z14updateTFPrefixv+0x1c8>)
 800a364:	4413      	add	r3, r2
 800a366:	493d      	ldr	r1, [pc, #244]	; (800a45c <_Z14updateTFPrefixv+0x1e8>)
 800a368:	461a      	mov	r2, r3
 800a36a:	460b      	mov	r3, r1
 800a36c:	cb03      	ldmia	r3!, {r0, r1}
 800a36e:	6010      	str	r0, [r2, #0]
 800a370:	6051      	str	r1, [r2, #4]
 800a372:	881b      	ldrh	r3, [r3, #0]
 800a374:	8113      	strh	r3, [r2, #8]
			strcat(mag_frame_id, "/mag_link");
 800a376:	4833      	ldr	r0, [pc, #204]	; (800a444 <_Z14updateTFPrefixv+0x1d0>)
 800a378:	f7f5 ff2a 	bl	80001d0 <strlen>
 800a37c:	4603      	mov	r3, r0
 800a37e:	461a      	mov	r2, r3
 800a380:	4b30      	ldr	r3, [pc, #192]	; (800a444 <_Z14updateTFPrefixv+0x1d0>)
 800a382:	4413      	add	r3, r2
 800a384:	4936      	ldr	r1, [pc, #216]	; (800a460 <_Z14updateTFPrefixv+0x1ec>)
 800a386:	461a      	mov	r2, r3
 800a388:	460b      	mov	r3, r1
 800a38a:	cb03      	ldmia	r3!, {r0, r1}
 800a38c:	6010      	str	r0, [r2, #0]
 800a38e:	6051      	str	r1, [r2, #4]
 800a390:	881b      	ldrh	r3, [r3, #0]
 800a392:	8113      	strh	r3, [r2, #8]
			strcat(joint_state_header_frame_id, "/base_link");
 800a394:	482d      	ldr	r0, [pc, #180]	; (800a44c <_Z14updateTFPrefixv+0x1d8>)
 800a396:	f7f5 ff1b 	bl	80001d0 <strlen>
 800a39a:	4603      	mov	r3, r0
 800a39c:	461a      	mov	r2, r3
 800a39e:	4b2b      	ldr	r3, [pc, #172]	; (800a44c <_Z14updateTFPrefixv+0x1d8>)
 800a3a0:	4413      	add	r3, r2
 800a3a2:	4930      	ldr	r1, [pc, #192]	; (800a464 <_Z14updateTFPrefixv+0x1f0>)
 800a3a4:	461a      	mov	r2, r3
 800a3a6:	460b      	mov	r3, r1
 800a3a8:	cb03      	ldmia	r3!, {r0, r1}
 800a3aa:	6010      	str	r0, [r2, #0]
 800a3ac:	6051      	str	r1, [r2, #4]
 800a3ae:	8819      	ldrh	r1, [r3, #0]
 800a3b0:	789b      	ldrb	r3, [r3, #2]
 800a3b2:	8111      	strh	r1, [r2, #8]
 800a3b4:	7293      	strb	r3, [r2, #10]
		}

		sprintf(log_msg, "Setup TF on Odometry [%s]", odom_header_frame_id);
 800a3b6:	1d3b      	adds	r3, r7, #4
 800a3b8:	4a1c      	ldr	r2, [pc, #112]	; (800a42c <_Z14updateTFPrefixv+0x1b8>)
 800a3ba:	492b      	ldr	r1, [pc, #172]	; (800a468 <_Z14updateTFPrefixv+0x1f4>)
 800a3bc:	4618      	mov	r0, r3
 800a3be:	f002 fb45 	bl	800ca4c <siprintf>
		nh.loginfo(log_msg);
 800a3c2:	1d3b      	adds	r3, r7, #4
 800a3c4:	4619      	mov	r1, r3
 800a3c6:	4818      	ldr	r0, [pc, #96]	; (800a428 <_Z14updateTFPrefixv+0x1b4>)
 800a3c8:	f000 fd72 	bl	800aeb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7loginfoEPKc>

		sprintf(log_msg, "Setup TF on IMU [%s]", imu_frame_id);
 800a3cc:	1d3b      	adds	r3, r7, #4
 800a3ce:	4a1b      	ldr	r2, [pc, #108]	; (800a43c <_Z14updateTFPrefixv+0x1c8>)
 800a3d0:	4926      	ldr	r1, [pc, #152]	; (800a46c <_Z14updateTFPrefixv+0x1f8>)
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	f002 fb3a 	bl	800ca4c <siprintf>
		nh.loginfo(log_msg);
 800a3d8:	1d3b      	adds	r3, r7, #4
 800a3da:	4619      	mov	r1, r3
 800a3dc:	4812      	ldr	r0, [pc, #72]	; (800a428 <_Z14updateTFPrefixv+0x1b4>)
 800a3de:	f000 fd67 	bl	800aeb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7loginfoEPKc>

		sprintf(log_msg, "Setup TF on MagneticField [%s]", mag_frame_id);
 800a3e2:	1d3b      	adds	r3, r7, #4
 800a3e4:	4a17      	ldr	r2, [pc, #92]	; (800a444 <_Z14updateTFPrefixv+0x1d0>)
 800a3e6:	4922      	ldr	r1, [pc, #136]	; (800a470 <_Z14updateTFPrefixv+0x1fc>)
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f002 fb2f 	bl	800ca4c <siprintf>
		nh.loginfo(log_msg);
 800a3ee:	1d3b      	adds	r3, r7, #4
 800a3f0:	4619      	mov	r1, r3
 800a3f2:	480d      	ldr	r0, [pc, #52]	; (800a428 <_Z14updateTFPrefixv+0x1b4>)
 800a3f4:	f000 fd5c 	bl	800aeb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7loginfoEPKc>

		sprintf(log_msg, "Setup TF on JointState [%s]", joint_state_header_frame_id);
 800a3f8:	1d3b      	adds	r3, r7, #4
 800a3fa:	4a14      	ldr	r2, [pc, #80]	; (800a44c <_Z14updateTFPrefixv+0x1d8>)
 800a3fc:	491d      	ldr	r1, [pc, #116]	; (800a474 <_Z14updateTFPrefixv+0x200>)
 800a3fe:	4618      	mov	r0, r3
 800a400:	f002 fb24 	bl	800ca4c <siprintf>
		nh.loginfo(log_msg);
 800a404:	1d3b      	adds	r3, r7, #4
 800a406:	4619      	mov	r1, r3
 800a408:	4807      	ldr	r0, [pc, #28]	; (800a428 <_Z14updateTFPrefixv+0x1b4>)
 800a40a:	f000 fd51 	bl	800aeb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7loginfoEPKc>

		isChecked = true;
 800a40e:	4b03      	ldr	r3, [pc, #12]	; (800a41c <_Z14updateTFPrefixv+0x1a8>)
 800a410:	2201      	movs	r2, #1
 800a412:	701a      	strb	r2, [r3, #0]
	// }
	// else
	// {
	// isChecked = false;
	// }
}
 800a414:	bf00      	nop
 800a416:	3738      	adds	r7, #56	; 0x38
 800a418:	46bd      	mov	sp, r7
 800a41a:	bdb0      	pop	{r4, r5, r7, pc}
 800a41c:	20001b54 	.word	0x20001b54
 800a420:	200000d4 	.word	0x200000d4
 800a424:	0800fd20 	.word	0x0800fd20
 800a428:	20000d24 	.word	0x20000d24
 800a42c:	20001670 	.word	0x20001670
 800a430:	0800fd2c 	.word	0x0800fd2c
 800a434:	20001690 	.word	0x20001690
 800a438:	0800fd34 	.word	0x0800fd34
 800a43c:	200016b0 	.word	0x200016b0
 800a440:	0800fd44 	.word	0x0800fd44
 800a444:	200016d0 	.word	0x200016d0
 800a448:	0800fd50 	.word	0x0800fd50
 800a44c:	200016f0 	.word	0x200016f0
 800a450:	0800fd5c 	.word	0x0800fd5c
 800a454:	0800fd68 	.word	0x0800fd68
 800a458:	0800fd70 	.word	0x0800fd70
 800a45c:	0800fd80 	.word	0x0800fd80
 800a460:	0800fd8c 	.word	0x0800fd8c
 800a464:	0800fd98 	.word	0x0800fd98
 800a468:	0800fda4 	.word	0x0800fda4
 800a46c:	0800fdc0 	.word	0x0800fdc0
 800a470:	0800fdd8 	.word	0x0800fdd8
 800a474:	0800fdf8 	.word	0x0800fdf8

0800a478 <_Z14updateOdometryv>:

/*******************************************************************************
 * Update the odometry
 *******************************************************************************/
void updateOdometry(void)
{
 800a478:	b590      	push	{r4, r7, lr}
 800a47a:	b087      	sub	sp, #28
 800a47c:	af00      	add	r7, sp, #0
	fnyaw = -(fyaw - 180);
 800a47e:	4b58      	ldr	r3, [pc, #352]	; (800a5e0 <_Z14updateOdometryv+0x168>)
 800a480:	edd3 7a00 	vldr	s15, [r3]
 800a484:	ed9f 7a57 	vldr	s14, [pc, #348]	; 800a5e4 <_Z14updateOdometryv+0x16c>
 800a488:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a48c:	eef1 7a67 	vneg.f32	s15, s15
 800a490:	4b55      	ldr	r3, [pc, #340]	; (800a5e8 <_Z14updateOdometryv+0x170>)
 800a492:	edc3 7a00 	vstr	s15, [r3]
		fnyaw_delta = fnyaw - fnyaw_prev;
 800a496:	4b54      	ldr	r3, [pc, #336]	; (800a5e8 <_Z14updateOdometryv+0x170>)
 800a498:	ed93 7a00 	vldr	s14, [r3]
 800a49c:	4b53      	ldr	r3, [pc, #332]	; (800a5ec <_Z14updateOdometryv+0x174>)
 800a49e:	edd3 7a00 	vldr	s15, [r3]
 800a4a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a4a6:	4b52      	ldr	r3, [pc, #328]	; (800a5f0 <_Z14updateOdometryv+0x178>)
 800a4a8:	edc3 7a00 	vstr	s15, [r3]

		if (fnyaw_delta <= -180.0)
 800a4ac:	4b50      	ldr	r3, [pc, #320]	; (800a5f0 <_Z14updateOdometryv+0x178>)
 800a4ae:	edd3 7a00 	vldr	s15, [r3]
 800a4b2:	ed9f 7a50 	vldr	s14, [pc, #320]	; 800a5f4 <_Z14updateOdometryv+0x17c>
 800a4b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a4ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4be:	d80a      	bhi.n	800a4d6 <_Z14updateOdometryv+0x5e>
			fnyaw_delta = 360.0 + fnyaw_delta;
 800a4c0:	4b4b      	ldr	r3, [pc, #300]	; (800a5f0 <_Z14updateOdometryv+0x178>)
 800a4c2:	edd3 7a00 	vldr	s15, [r3]
 800a4c6:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800a5f8 <_Z14updateOdometryv+0x180>
 800a4ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a4ce:	4b48      	ldr	r3, [pc, #288]	; (800a5f0 <_Z14updateOdometryv+0x178>)
 800a4d0:	edc3 7a00 	vstr	s15, [r3]
 800a4d4:	e018      	b.n	800a508 <_Z14updateOdometryv+0x90>
		else if (fnyaw_delta >= 180.0)
 800a4d6:	4b46      	ldr	r3, [pc, #280]	; (800a5f0 <_Z14updateOdometryv+0x178>)
 800a4d8:	edd3 7a00 	vldr	s15, [r3]
 800a4dc:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800a5e4 <_Z14updateOdometryv+0x16c>
 800a4e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a4e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4e8:	db0a      	blt.n	800a500 <_Z14updateOdometryv+0x88>
			fnyaw_delta  = fnyaw_delta -360.0;
 800a4ea:	4b41      	ldr	r3, [pc, #260]	; (800a5f0 <_Z14updateOdometryv+0x178>)
 800a4ec:	edd3 7a00 	vldr	s15, [r3]
 800a4f0:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800a5f8 <_Z14updateOdometryv+0x180>
 800a4f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a4f8:	4b3d      	ldr	r3, [pc, #244]	; (800a5f0 <_Z14updateOdometryv+0x178>)
 800a4fa:	edc3 7a00 	vstr	s15, [r3]
 800a4fe:	e003      	b.n	800a508 <_Z14updateOdometryv+0x90>
		else
			fnyaw_delta  = fnyaw_delta ;
 800a500:	4b3b      	ldr	r3, [pc, #236]	; (800a5f0 <_Z14updateOdometryv+0x178>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	4a3a      	ldr	r2, [pc, #232]	; (800a5f0 <_Z14updateOdometryv+0x178>)
 800a506:	6013      	str	r3, [r2, #0]
		fWVel = fnyaw_delta / (1.0 / PUBLISH_FREQUENCY);
 800a508:	4b39      	ldr	r3, [pc, #228]	; (800a5f0 <_Z14updateOdometryv+0x178>)
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	4618      	mov	r0, r3
 800a50e:	f7f6 f81b 	bl	8000548 <__aeabi_f2d>
 800a512:	a32f      	add	r3, pc, #188	; (adr r3, 800a5d0 <_Z14updateOdometryv+0x158>)
 800a514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a518:	f7f6 f994 	bl	8000844 <__aeabi_ddiv>
 800a51c:	4603      	mov	r3, r0
 800a51e:	460c      	mov	r4, r1
 800a520:	4618      	mov	r0, r3
 800a522:	4621      	mov	r1, r4
 800a524:	f7f6 fb3c 	bl	8000ba0 <__aeabi_d2f>
 800a528:	4602      	mov	r2, r0
 800a52a:	4b34      	ldr	r3, [pc, #208]	; (800a5fc <_Z14updateOdometryv+0x184>)
 800a52c:	601a      	str	r2, [r3, #0]

		fnyaw_prev = fnyaw;
 800a52e:	4b2e      	ldr	r3, [pc, #184]	; (800a5e8 <_Z14updateOdometryv+0x170>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	4a2e      	ldr	r2, [pc, #184]	; (800a5ec <_Z14updateOdometryv+0x174>)
 800a534:	6013      	str	r3, [r2, #0]

	odom.header.frame_id = odom_header_frame_id;
 800a536:	4b32      	ldr	r3, [pc, #200]	; (800a600 <_Z14updateOdometryv+0x188>)
 800a538:	4a32      	ldr	r2, [pc, #200]	; (800a604 <_Z14updateOdometryv+0x18c>)
 800a53a:	615a      	str	r2, [r3, #20]
	odom.child_frame_id = odom_child_frame_id;
 800a53c:	4b30      	ldr	r3, [pc, #192]	; (800a600 <_Z14updateOdometryv+0x188>)
 800a53e:	4a32      	ldr	r2, [pc, #200]	; (800a608 <_Z14updateOdometryv+0x190>)
 800a540:	619a      	str	r2, [r3, #24]

	odom.pose.pose.position.x = fXPos;
 800a542:	4b32      	ldr	r3, [pc, #200]	; (800a60c <_Z14updateOdometryv+0x194>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	4a2e      	ldr	r2, [pc, #184]	; (800a600 <_Z14updateOdometryv+0x188>)
 800a548:	6293      	str	r3, [r2, #40]	; 0x28
	odom.pose.pose.position.y = fYPos;
 800a54a:	4b31      	ldr	r3, [pc, #196]	; (800a610 <_Z14updateOdometryv+0x198>)
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	4a2c      	ldr	r2, [pc, #176]	; (800a600 <_Z14updateOdometryv+0x188>)
 800a550:	62d3      	str	r3, [r2, #44]	; 0x2c
	odom.pose.pose.position.z = 0;
 800a552:	4b2b      	ldr	r3, [pc, #172]	; (800a600 <_Z14updateOdometryv+0x188>)
 800a554:	f04f 0200 	mov.w	r2, #0
 800a558:	631a      	str	r2, [r3, #48]	; 0x30
	odom.pose.pose.orientation = tf::createQuaternionFromYaw(DEG2RAD(fnyaw));
 800a55a:	4b23      	ldr	r3, [pc, #140]	; (800a5e8 <_Z14updateOdometryv+0x170>)
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	4618      	mov	r0, r3
 800a560:	f7f5 fff2 	bl	8000548 <__aeabi_f2d>
 800a564:	a31c      	add	r3, pc, #112	; (adr r3, 800a5d8 <_Z14updateOdometryv+0x160>)
 800a566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a56a:	f7f6 f841 	bl	80005f0 <__aeabi_dmul>
 800a56e:	4603      	mov	r3, r0
 800a570:	460c      	mov	r4, r1
 800a572:	1d39      	adds	r1, r7, #4
 800a574:	461a      	mov	r2, r3
 800a576:	4623      	mov	r3, r4
 800a578:	4608      	mov	r0, r1
 800a57a:	f7ff f9a9 	bl	80098d0 <_ZN2tfL23createQuaternionFromYawEd>
 800a57e:	1d3b      	adds	r3, r7, #4
 800a580:	4619      	mov	r1, r3
 800a582:	4824      	ldr	r0, [pc, #144]	; (800a614 <_Z14updateOdometryv+0x19c>)
 800a584:	f7ff fd5e 	bl	800a044 <_ZN13geometry_msgs10QuaternionaSERKS0_>

	odom.twist.twist.linear.x = fXVel;
 800a588:	4b23      	ldr	r3, [pc, #140]	; (800a618 <_Z14updateOdometryv+0x1a0>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	4a1c      	ldr	r2, [pc, #112]	; (800a600 <_Z14updateOdometryv+0x188>)
 800a58e:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
	odom.twist.twist.linear.y = fYVel;
 800a592:	4b22      	ldr	r3, [pc, #136]	; (800a61c <_Z14updateOdometryv+0x1a4>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	4a1a      	ldr	r2, [pc, #104]	; (800a600 <_Z14updateOdometryv+0x188>)
 800a598:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
	odom.twist.twist.angular.z = DEG2RAD(fWVel);
 800a59c:	4b17      	ldr	r3, [pc, #92]	; (800a5fc <_Z14updateOdometryv+0x184>)
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	f7f5 ffd1 	bl	8000548 <__aeabi_f2d>
 800a5a6:	a30c      	add	r3, pc, #48	; (adr r3, 800a5d8 <_Z14updateOdometryv+0x160>)
 800a5a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ac:	f7f6 f820 	bl	80005f0 <__aeabi_dmul>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	460c      	mov	r4, r1
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	4621      	mov	r1, r4
 800a5b8:	f7f6 faf2 	bl	8000ba0 <__aeabi_d2f>
 800a5bc:	4602      	mov	r2, r0
 800a5be:	4b10      	ldr	r3, [pc, #64]	; (800a600 <_Z14updateOdometryv+0x188>)
 800a5c0:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
}
 800a5c4:	bf00      	nop
 800a5c6:	371c      	adds	r7, #28
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd90      	pop	{r4, r7, pc}
 800a5cc:	f3af 8000 	nop.w
 800a5d0:	9999999a 	.word	0x9999999a
 800a5d4:	3fa99999 	.word	0x3fa99999
 800a5d8:	a252dd11 	.word	0xa252dd11
 800a5dc:	3f91df46 	.word	0x3f91df46
 800a5e0:	20000c5c 	.word	0x20000c5c
 800a5e4:	43340000 	.word	0x43340000
 800a5e8:	20000c68 	.word	0x20000c68
 800a5ec:	20000c60 	.word	0x20000c60
 800a5f0:	20000c64 	.word	0x20000c64
 800a5f4:	c3340000 	.word	0xc3340000
 800a5f8:	43b40000 	.word	0x43b40000
 800a5fc:	20000c84 	.word	0x20000c84
 800a600:	200018f8 	.word	0x200018f8
 800a604:	20001670 	.word	0x20001670
 800a608:	20001690 	.word	0x20001690
 800a60c:	20000c74 	.word	0x20000c74
 800a610:	20000c78 	.word	0x20000c78
 800a614:	2000192c 	.word	0x2000192c
 800a618:	20000c7c 	.word	0x20000c7c
 800a61c:	20000c80 	.word	0x20000c80

0800a620 <_ZN8std_msgs6HeaderaSERKS0_>:
  class Header : public ros::Msg
 800a620:	b580      	push	{r7, lr}
 800a622:	b082      	sub	sp, #8
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
 800a628:	6039      	str	r1, [r7, #0]
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	683a      	ldr	r2, [r7, #0]
 800a62e:	4611      	mov	r1, r2
 800a630:	4618      	mov	r0, r3
 800a632:	f7ff fcfb 	bl	800a02c <_ZN3ros3MsgaSERKS0_>
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	685a      	ldr	r2, [r3, #4]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	605a      	str	r2, [r3, #4]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	683a      	ldr	r2, [r7, #0]
 800a642:	3308      	adds	r3, #8
 800a644:	3208      	adds	r2, #8
 800a646:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a64a:	e883 0003 	stmia.w	r3, {r0, r1}
 800a64e:	683b      	ldr	r3, [r7, #0]
 800a650:	691a      	ldr	r2, [r3, #16]
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	611a      	str	r2, [r3, #16]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	4618      	mov	r0, r3
 800a65a:	3708      	adds	r7, #8
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd80      	pop	{r7, pc}

0800a660 <_Z8updateTFRN13geometry_msgs16TransformStampedE>:

/*******************************************************************************
* CalcUpdateulate the TF
*******************************************************************************/
void updateTF(geometry_msgs::TransformStamped &odom_tf)
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b082      	sub	sp, #8
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
	odom_tf.header = odom.header;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	3304      	adds	r3, #4
 800a66c:	490e      	ldr	r1, [pc, #56]	; (800a6a8 <_Z8updateTFRN13geometry_msgs16TransformStampedE+0x48>)
 800a66e:	4618      	mov	r0, r3
 800a670:	f7ff ffd6 	bl	800a620 <_ZN8std_msgs6HeaderaSERKS0_>
	odom_tf.child_frame_id = odom.child_frame_id;
 800a674:	4b0d      	ldr	r3, [pc, #52]	; (800a6ac <_Z8updateTFRN13geometry_msgs16TransformStampedE+0x4c>)
 800a676:	699a      	ldr	r2, [r3, #24]
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	619a      	str	r2, [r3, #24]
	odom_tf.transform.translation.x = odom.pose.pose.position.x;
 800a67c:	4b0b      	ldr	r3, [pc, #44]	; (800a6ac <_Z8updateTFRN13geometry_msgs16TransformStampedE+0x4c>)
 800a67e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	625a      	str	r2, [r3, #36]	; 0x24
	odom_tf.transform.translation.y = odom.pose.pose.position.y;
 800a684:	4b09      	ldr	r3, [pc, #36]	; (800a6ac <_Z8updateTFRN13geometry_msgs16TransformStampedE+0x4c>)
 800a686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	629a      	str	r2, [r3, #40]	; 0x28
	odom_tf.transform.translation.z = odom.pose.pose.position.z;
 800a68c:	4b07      	ldr	r3, [pc, #28]	; (800a6ac <_Z8updateTFRN13geometry_msgs16TransformStampedE+0x4c>)
 800a68e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	62da      	str	r2, [r3, #44]	; 0x2c
	odom_tf.transform.rotation = odom.pose.pose.orientation;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	3330      	adds	r3, #48	; 0x30
 800a698:	4905      	ldr	r1, [pc, #20]	; (800a6b0 <_Z8updateTFRN13geometry_msgs16TransformStampedE+0x50>)
 800a69a:	4618      	mov	r0, r3
 800a69c:	f7ff fcd2 	bl	800a044 <_ZN13geometry_msgs10QuaternionaSERKS0_>
}
 800a6a0:	bf00      	nop
 800a6a2:	3708      	adds	r7, #8
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}
 800a6a8:	200018fc 	.word	0x200018fc
 800a6ac:	200018f8 	.word	0x200018f8
 800a6b0:	2000192c 	.word	0x2000192c

0800a6b4 <_Z10updateTimev>:

/*******************************************************************************
 * Update the base time for interpolation
 *******************************************************************************/
void updateTime()
{
 800a6b4:	b590      	push	{r4, r7, lr}
 800a6b6:	b083      	sub	sp, #12
 800a6b8:	af00      	add	r7, sp, #0
	current_offset = millis();
 800a6ba:	f7fb fdff 	bl	80062bc <millis>
 800a6be:	4602      	mov	r2, r0
 800a6c0:	4b08      	ldr	r3, [pc, #32]	; (800a6e4 <_Z10updateTimev+0x30>)
 800a6c2:	601a      	str	r2, [r3, #0]
	current_time = nh.now();
 800a6c4:	4c08      	ldr	r4, [pc, #32]	; (800a6e8 <_Z10updateTimev+0x34>)
 800a6c6:	463b      	mov	r3, r7
 800a6c8:	4908      	ldr	r1, [pc, #32]	; (800a6ec <_Z10updateTimev+0x38>)
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	f000 fbfe 	bl	800aecc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3nowEv>
 800a6d0:	4622      	mov	r2, r4
 800a6d2:	463b      	mov	r3, r7
 800a6d4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a6d8:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800a6dc:	bf00      	nop
 800a6de:	370c      	adds	r7, #12
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd90      	pop	{r4, r7, pc}
 800a6e4:	20001660 	.word	0x20001660
 800a6e8:	20001658 	.word	0x20001658
 800a6ec:	20000d24 	.word	0x20000d24

0800a6f0 <_Z6rosNowv>:

/*******************************************************************************
 * ros::Time::now() implementation
 *******************************************************************************/
ros::Time rosNow()
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b082      	sub	sp, #8
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
	return nh.now();
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	4904      	ldr	r1, [pc, #16]	; (800a70c <_Z6rosNowv+0x1c>)
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	f000 fbe5 	bl	800aecc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3nowEv>
}
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	3708      	adds	r7, #8
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}
 800a70a:	bf00      	nop
 800a70c:	20000d24 	.word	0x20000d24

0800a710 <_Z8initOdomv>:

/*******************************************************************************
 * Initialization odometry data
 *******************************************************************************/
void initOdom(void)
{
 800a710:	b480      	push	{r7}
 800a712:	af00      	add	r7, sp, #0
	odom.pose.pose.position.x = 0.0;
 800a714:	4b17      	ldr	r3, [pc, #92]	; (800a774 <_Z8initOdomv+0x64>)
 800a716:	f04f 0200 	mov.w	r2, #0
 800a71a:	629a      	str	r2, [r3, #40]	; 0x28
	odom.pose.pose.position.y = 0.0;
 800a71c:	4b15      	ldr	r3, [pc, #84]	; (800a774 <_Z8initOdomv+0x64>)
 800a71e:	f04f 0200 	mov.w	r2, #0
 800a722:	62da      	str	r2, [r3, #44]	; 0x2c
	odom.pose.pose.position.z = 0.0;
 800a724:	4b13      	ldr	r3, [pc, #76]	; (800a774 <_Z8initOdomv+0x64>)
 800a726:	f04f 0200 	mov.w	r2, #0
 800a72a:	631a      	str	r2, [r3, #48]	; 0x30

	odom.pose.pose.orientation.x = 0.0;
 800a72c:	4b11      	ldr	r3, [pc, #68]	; (800a774 <_Z8initOdomv+0x64>)
 800a72e:	f04f 0200 	mov.w	r2, #0
 800a732:	639a      	str	r2, [r3, #56]	; 0x38
	odom.pose.pose.orientation.y = 0.0;
 800a734:	4b0f      	ldr	r3, [pc, #60]	; (800a774 <_Z8initOdomv+0x64>)
 800a736:	f04f 0200 	mov.w	r2, #0
 800a73a:	63da      	str	r2, [r3, #60]	; 0x3c
	odom.pose.pose.orientation.z = 0.0;
 800a73c:	4b0d      	ldr	r3, [pc, #52]	; (800a774 <_Z8initOdomv+0x64>)
 800a73e:	f04f 0200 	mov.w	r2, #0
 800a742:	641a      	str	r2, [r3, #64]	; 0x40
	odom.pose.pose.orientation.w = 0.0;
 800a744:	4b0b      	ldr	r3, [pc, #44]	; (800a774 <_Z8initOdomv+0x64>)
 800a746:	f04f 0200 	mov.w	r2, #0
 800a74a:	645a      	str	r2, [r3, #68]	; 0x44

	odom.twist.twist.linear.x = 0.0;
 800a74c:	4b09      	ldr	r3, [pc, #36]	; (800a774 <_Z8initOdomv+0x64>)
 800a74e:	f04f 0200 	mov.w	r2, #0
 800a752:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	odom.twist.twist.linear.y = 0.0;
 800a756:	4b07      	ldr	r3, [pc, #28]	; (800a774 <_Z8initOdomv+0x64>)
 800a758:	f04f 0200 	mov.w	r2, #0
 800a75c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	odom.twist.twist.angular.z = 0.0;
 800a760:	4b04      	ldr	r3, [pc, #16]	; (800a774 <_Z8initOdomv+0x64>)
 800a762:	f04f 0200 	mov.w	r2, #0
 800a766:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
}
 800a76a:	bf00      	nop
 800a76c:	46bd      	mov	sp, r7
 800a76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a772:	4770      	bx	lr
 800a774:	200018f8 	.word	0x200018f8

0800a778 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 800a778:	b480      	push	{r7}
 800a77a:	b085      	sub	sp, #20
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 800a782:	2300      	movs	r3, #0
 800a784:	60fb      	str	r3, [r7, #12]
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	2b03      	cmp	r3, #3
 800a78a:	d80d      	bhi.n	800a7a8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 800a78c:	687a      	ldr	r2, [r7, #4]
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	4413      	add	r3, r2
 800a792:	68fa      	ldr	r2, [r7, #12]
 800a794:	00d2      	lsls	r2, r2, #3
 800a796:	6839      	ldr	r1, [r7, #0]
 800a798:	fa21 f202 	lsr.w	r2, r1, r2
 800a79c:	b2d2      	uxtb	r2, r2
 800a79e:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	3301      	adds	r3, #1
 800a7a4:	60fb      	str	r3, [r7, #12]
 800a7a6:	e7ee      	b.n	800a786 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 800a7a8:	bf00      	nop
 800a7aa:	3714      	adds	r7, #20
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b2:	4770      	bx	lr

0800a7b4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 800a7b4:	b480      	push	{r7}
 800a7b6:	b085      	sub	sp, #20
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
 800a7bc:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	60fb      	str	r3, [r7, #12]
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	2b03      	cmp	r3, #3
 800a7cc:	d811      	bhi.n	800a7f2 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	6839      	ldr	r1, [r7, #0]
 800a7d4:	68fa      	ldr	r2, [r7, #12]
 800a7d6:	440a      	add	r2, r1
 800a7d8:	7812      	ldrb	r2, [r2, #0]
 800a7da:	4611      	mov	r1, r2
 800a7dc:	68fa      	ldr	r2, [r7, #12]
 800a7de:	00d2      	lsls	r2, r2, #3
 800a7e0:	fa01 f202 	lsl.w	r2, r1, r2
 800a7e4:	431a      	orrs	r2, r3
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	3301      	adds	r3, #1
 800a7ee:	60fb      	str	r3, [r7, #12]
 800a7f0:	e7ea      	b.n	800a7c8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 800a7f2:	bf00      	nop
 800a7f4:	3714      	adds	r7, #20
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fc:	4770      	bx	lr

0800a7fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE>:
  /********************************************************************
   * Topic Management
   */

  /* Register a new publisher */
  bool advertise(Publisher & p)
 800a7fe:	b480      	push	{r7}
 800a800:	b085      	sub	sp, #20
 800a802:	af00      	add	r7, sp, #0
 800a804:	6078      	str	r0, [r7, #4]
 800a806:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 800a808:	2300      	movs	r3, #0
 800a80a:	60fb      	str	r3, [r7, #12]
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2b18      	cmp	r3, #24
 800a810:	dc1e      	bgt.n	800a850 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0x52>
    {
      if (publishers[i] == 0) // empty slot
 800a812:	687a      	ldr	r2, [r7, #4]
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f203 2306 	addw	r3, r3, #518	; 0x206
 800a81a:	009b      	lsls	r3, r3, #2
 800a81c:	4413      	add	r3, r2
 800a81e:	685b      	ldr	r3, [r3, #4]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d111      	bne.n	800a848 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0x4a>
      {
        publishers[i] = &p;
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	f203 2306 	addw	r3, r3, #518	; 0x206
 800a82c:	009b      	lsls	r3, r3, #2
 800a82e:	4413      	add	r3, r2
 800a830:	683a      	ldr	r2, [r7, #0]
 800a832:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 800a83e:	687a      	ldr	r2, [r7, #4]
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	60da      	str	r2, [r3, #12]
        return true;
 800a844:	2301      	movs	r3, #1
 800a846:	e004      	b.n	800a852 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	3301      	adds	r3, #1
 800a84c:	60fb      	str	r3, [r7, #12]
 800a84e:	e7dd      	b.n	800a80c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0xe>
      }
    }
    return false;
 800a850:	2300      	movs	r3, #0
  }
 800a852:	4618      	mov	r0, r3
 800a854:	3714      	adds	r7, #20
 800a856:	46bd      	mov	sp, r7
 800a858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85c:	4770      	bx	lr
	...

0800a860 <_ZN3ros15NodeHandleBase_C1Ev>:
class NodeHandleBase_
 800a860:	b480      	push	{r7}
 800a862:	b083      	sub	sp, #12
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
 800a868:	4a04      	ldr	r2, [pc, #16]	; (800a87c <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	601a      	str	r2, [r3, #0]
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	4618      	mov	r0, r3
 800a872:	370c      	adds	r7, #12
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr
 800a87c:	0801007c 	.word	0x0801007c

0800a880 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev>:
  NodeHandle_() : configured_(false)
 800a880:	b580      	push	{r7, lr}
 800a882:	b086      	sub	sp, #24
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	4618      	mov	r0, r3
 800a88c:	f7ff ffe8 	bl	800a860 <_ZN3ros15NodeHandleBase_C1Ev>
 800a890:	4a39      	ldr	r2, [pc, #228]	; (800a978 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0xf8>)
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	601a      	str	r2, [r3, #0]
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	3304      	adds	r3, #4
 800a89a:	4618      	mov	r0, r3
 800a89c:	f7fd fd3c 	bl	8008318 <_ZN13STM32HardwareC1Ev>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	f883 28f8 	strb.w	r2, [r3, #2296]	; 0x8f8
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f603 130c 	addw	r3, r3, #2316	; 0x90c
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f7fc ff62 	bl	8007778 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	617b      	str	r3, [r7, #20]
 800a8b8:	697b      	ldr	r3, [r7, #20]
 800a8ba:	2b18      	cmp	r3, #24
 800a8bc:	d80b      	bhi.n	800a8d6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x56>
      publishers[i] = 0;
 800a8be:	687a      	ldr	r2, [r7, #4]
 800a8c0:	697b      	ldr	r3, [r7, #20]
 800a8c2:	f203 2306 	addw	r3, r3, #518	; 0x206
 800a8c6:	009b      	lsls	r3, r3, #2
 800a8c8:	4413      	add	r3, r2
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 800a8ce:	697b      	ldr	r3, [r7, #20]
 800a8d0:	3301      	adds	r3, #1
 800a8d2:	617b      	str	r3, [r7, #20]
 800a8d4:	e7f0      	b.n	800a8b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x38>
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	613b      	str	r3, [r7, #16]
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	2b18      	cmp	r3, #24
 800a8de:	d80a      	bhi.n	800a8f6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x76>
      subscribers[i] = 0;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	693a      	ldr	r2, [r7, #16]
 800a8e4:	f502 7208 	add.w	r2, r2, #544	; 0x220
 800a8e8:	2100      	movs	r1, #0
 800a8ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	3301      	adds	r3, #1
 800a8f2:	613b      	str	r3, [r7, #16]
 800a8f4:	e7f1      	b.n	800a8da <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x5a>
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	60fb      	str	r3, [r7, #12]
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a900:	d209      	bcs.n	800a916 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x96>
      message_in[i] = 0;
 800a902:	687a      	ldr	r2, [r7, #4]
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	4413      	add	r3, r2
 800a908:	331c      	adds	r3, #28
 800a90a:	2200      	movs	r2, #0
 800a90c:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	3301      	adds	r3, #1
 800a912:	60fb      	str	r3, [r7, #12]
 800a914:	e7f1      	b.n	800a8fa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x7a>
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 800a916:	2300      	movs	r3, #0
 800a918:	60bb      	str	r3, [r7, #8]
 800a91a:	68bb      	ldr	r3, [r7, #8]
 800a91c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a920:	d20a      	bcs.n	800a938 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0xb8>
      message_out[i] = 0;
 800a922:	687a      	ldr	r2, [r7, #4]
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	4413      	add	r3, r2
 800a928:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 800a92c:	2200      	movs	r2, #0
 800a92e:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	3301      	adds	r3, #1
 800a934:	60bb      	str	r3, [r7, #8]
 800a936:	e7f0      	b.n	800a91a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x9a>
    req_param_resp.ints_length = 0;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2200      	movs	r2, #0
 800a93c:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
    req_param_resp.ints = NULL;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2200      	movs	r2, #0
 800a944:	f8c3 2918 	str.w	r2, [r3, #2328]	; 0x918
    req_param_resp.floats_length = 0;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2200      	movs	r2, #0
 800a94c:	f8c3 291c 	str.w	r2, [r3, #2332]	; 0x91c
    req_param_resp.floats = NULL;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2200      	movs	r2, #0
 800a954:	f8c3 2924 	str.w	r2, [r3, #2340]	; 0x924
    req_param_resp.ints_length = 0;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2200      	movs	r2, #0
 800a95c:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
    req_param_resp.ints = NULL;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2200      	movs	r2, #0
 800a964:	f8c3 2918 	str.w	r2, [r3, #2328]	; 0x918
    spin_timeout_ = 0;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2200      	movs	r2, #0
 800a96c:	619a      	str	r2, [r3, #24]
  }
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	4618      	mov	r0, r3
 800a972:	3718      	adds	r7, #24
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}
 800a978:	0800ff00 	.word	0x0800ff00

0800a97c <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 800a97c:	b480      	push	{r7}
 800a97e:	b083      	sub	sp, #12
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
 800a984:	4a04      	ldr	r2, [pc, #16]	; (800a998 <_ZN3ros11Subscriber_C1Ev+0x1c>)
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	601a      	str	r2, [r3, #0]
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	4618      	mov	r0, r3
 800a98e:	370c      	adds	r7, #12
 800a990:	46bd      	mov	sp, r7
 800a992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a996:	4770      	bx	lr
 800a998:	08010064 	.word	0x08010064

0800a99c <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b084      	sub	sp, #16
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	60f8      	str	r0, [r7, #12]
 800a9a4:	60b9      	str	r1, [r7, #8]
 800a9a6:	607a      	str	r2, [r7, #4]
 800a9a8:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	f7ff ffe5 	bl	800a97c <_ZN3ros11Subscriber_C1Ev>
 800a9b2:	4a0b      	ldr	r2, [pc, #44]	; (800a9e0 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei+0x44>)
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	601a      	str	r2, [r3, #0]
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	330c      	adds	r3, #12
 800a9bc:	4618      	mov	r0, r3
 800a9be:	f7fd fe65 	bl	800868c <_ZN13geometry_msgs5TwistC1Ev>
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	687a      	ldr	r2, [r7, #4]
 800a9c6:	631a      	str	r2, [r3, #48]	; 0x30
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	683a      	ldr	r2, [r7, #0]
 800a9cc:	635a      	str	r2, [r3, #52]	; 0x34
  {
    topic_ = topic_name;
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	68ba      	ldr	r2, [r7, #8]
 800a9d2:	609a      	str	r2, [r3, #8]
  };
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	3710      	adds	r7, #16
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}
 800a9de:	bf00      	nop
 800a9e0:	0800fee8 	.word	0x0800fee8

0800a9e4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv>:
  virtual int spinOnce()
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b084      	sub	sp, #16
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	3304      	adds	r3, #4
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	f7fd fcfe 	bl	80083f2 <_ZN13STM32Hardware4timeEv>
 800a9f6:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f8d3 3900 	ldr.w	r3, [r3, #2304]	; 0x900
 800a9fe:	68fa      	ldr	r2, [r7, #12]
 800aa00:	1ad3      	subs	r3, r2, r3
 800aa02:	f642 22f8 	movw	r2, #11000	; 0x2af8
 800aa06:	4293      	cmp	r3, r2
 800aa08:	d903      	bls.n	800aa12 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x2e>
      configured_ = false;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	f883 28f8 	strb.w	r2, [r3, #2296]	; 0x8f8
    if (mode_ != MODE_FIRST_FF)
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d009      	beq.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	f8d3 2904 	ldr.w	r2, [r3, #2308]	; 0x904
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	429a      	cmp	r2, r3
 800aa26:	d203      	bcs.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
      if (spin_timeout_ > 0)
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	699b      	ldr	r3, [r3, #24]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d013      	beq.n	800aa60 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x7c>
        if ((hardware_.time() - c_time) > spin_timeout_)
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	3304      	adds	r3, #4
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	f7fd fcd8 	bl	80083f2 <_ZN13STM32Hardware4timeEv>
 800aa42:	4602      	mov	r2, r0
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	1ad2      	subs	r2, r2, r3
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	699b      	ldr	r3, [r3, #24]
 800aa4c:	429a      	cmp	r2, r3
 800aa4e:	bf8c      	ite	hi
 800aa50:	2301      	movhi	r3, #1
 800aa52:	2300      	movls	r3, #0
 800aa54:	b2db      	uxtb	r3, r3
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d002      	beq.n	800aa60 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x7c>
          return SPIN_TIMEOUT;
 800aa5a:	f06f 0301 	mvn.w	r3, #1
 800aa5e:	e193      	b.n	800ad88 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3a4>
      int data = hardware_.read();
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	3304      	adds	r3, #4
 800aa64:	4618      	mov	r0, r3
 800aa66:	f7fd fc89 	bl	800837c <_ZN13STM32Hardware4readEv>
 800aa6a:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 800aa6c:	68bb      	ldr	r3, [r7, #8]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	f2c0 8173 	blt.w	800ad5a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x376>
      checksum_ += data;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	f8d3 28f4 	ldr.w	r2, [r3, #2292]	; 0x8f4
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	441a      	add	r2, r3
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800aa8a:	2b07      	cmp	r3, #7
 800aa8c:	d11d      	bne.n	800aaca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0xe6>
        message_in[index_++] = data;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 800aa94:	1c59      	adds	r1, r3, #1
 800aa96:	687a      	ldr	r2, [r7, #4]
 800aa98:	f8c2 18f0 	str.w	r1, [r2, #2288]	; 0x8f0
 800aa9c:	68ba      	ldr	r2, [r7, #8]
 800aa9e:	b2d1      	uxtb	r1, r2
 800aaa0:	687a      	ldr	r2, [r7, #4]
 800aaa2:	4413      	add	r3, r2
 800aaa4:	460a      	mov	r2, r1
 800aaa6:	771a      	strb	r2, [r3, #28]
        bytes_--;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
 800aaae:	1e5a      	subs	r2, r3, #1
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8c3 28e8 	str.w	r2, [r3, #2280]	; 0x8e8
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d1b7      	bne.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2208      	movs	r2, #8
 800aac4:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
 800aac8:	e7b2      	b.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d128      	bne.n	800ab26 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x142>
        if (data == 0xff)
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	2bff      	cmp	r3, #255	; 0xff
 800aad8:	d10d      	bne.n	800aaf6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x112>
          mode_++;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800aae0:	1c5a      	adds	r2, r3, #1
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	f103 0214 	add.w	r2, r3, #20
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
 800aaf4:	e79c      	b.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	3304      	adds	r3, #4
 800aafa:	4618      	mov	r0, r3
 800aafc:	f7fd fc79 	bl	80083f2 <_ZN13STM32Hardware4timeEv>
 800ab00:	4602      	mov	r2, r0
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	1ad3      	subs	r3, r2, r3
 800ab06:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab0a:	4293      	cmp	r3, r2
 800ab0c:	bf8c      	ite	hi
 800ab0e:	2301      	movhi	r3, #1
 800ab10:	2300      	movls	r3, #0
 800ab12:	b2db      	uxtb	r3, r3
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d08b      	beq.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          configured_ = false;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	f883 28f8 	strb.w	r2, [r3, #2296]	; 0x8f8
          return SPIN_TIMEOUT;
 800ab20:	f06f 0301 	mvn.w	r3, #1
 800ab24:	e130      	b.n	800ad88 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3a4>
      else if (mode_ == MODE_PROTOCOL_VER)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800ab2c:	2b01      	cmp	r3, #1
 800ab2e:	d11b      	bne.n	800ab68 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x184>
        if (data == PROTOCOL_VER)
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	2bfe      	cmp	r3, #254	; 0xfe
 800ab34:	d107      	bne.n	800ab46 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x162>
          mode_++;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800ab3c:	1c5a      	adds	r2, r3, #1
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
 800ab44:	e774      	b.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	2200      	movs	r2, #0
 800ab4a:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
          if (configured_ == false)
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	f893 38f8 	ldrb.w	r3, [r3, #2296]	; 0x8f8
 800ab54:	f083 0301 	eor.w	r3, r3, #1
 800ab58:	b2db      	uxtb	r3, r3
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	f43f af68 	beq.w	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f000 f9ed 	bl	800af40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
 800ab66:	e763      	b.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800ab6e:	2b02      	cmp	r3, #2
 800ab70:	d113      	bne.n	800ab9a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1b6>
        bytes_ = data;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	68ba      	ldr	r2, [r7, #8]
 800ab76:	f8c3 28e8 	str.w	r2, [r3, #2280]	; 0x8e8
        index_ = 0;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        mode_++;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800ab88:	1c5a      	adds	r2, r3, #1
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
        checksum_ = data;               /* first byte for calculating size checksum */
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	68ba      	ldr	r2, [r7, #8]
 800ab94:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
 800ab98:	e74a      	b.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800aba0:	2b03      	cmp	r3, #3
 800aba2:	d110      	bne.n	800abc6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1e2>
        bytes_ += data << 8;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f8d3 28e8 	ldr.w	r2, [r3, #2280]	; 0x8e8
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	021b      	lsls	r3, r3, #8
 800abae:	441a      	add	r2, r3
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	f8c3 28e8 	str.w	r2, [r3, #2280]	; 0x8e8
        mode_++;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800abbc:	1c5a      	adds	r2, r3, #1
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
 800abc4:	e734      	b.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800abcc:	2b04      	cmp	r3, #4
 800abce:	d116      	bne.n	800abfe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x21a>
        if ((checksum_ % 256) == 255)
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 800abd6:	425a      	negs	r2, r3
 800abd8:	b2db      	uxtb	r3, r3
 800abda:	b2d2      	uxtb	r2, r2
 800abdc:	bf58      	it	pl
 800abde:	4253      	negpl	r3, r2
 800abe0:	2bff      	cmp	r3, #255	; 0xff
 800abe2:	d107      	bne.n	800abf4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x210>
          mode_++;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800abea:	1c5a      	adds	r2, r3, #1
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
 800abf2:	e71d      	b.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	2200      	movs	r2, #0
 800abf8:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
 800abfc:	e718      	b.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800ac04:	2b05      	cmp	r3, #5
 800ac06:	d10f      	bne.n	800ac28 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x244>
        topic_ = data;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	68ba      	ldr	r2, [r7, #8]
 800ac0c:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        mode_++;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800ac16:	1c5a      	adds	r2, r3, #1
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
        checksum_ = data;               /* first byte included in checksum */
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	68ba      	ldr	r2, [r7, #8]
 800ac22:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
 800ac26:	e703      	b.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800ac2e:	2b06      	cmp	r3, #6
 800ac30:	d117      	bne.n	800ac62 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x27e>
        topic_ += data << 8;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	f8d3 28ec 	ldr.w	r2, [r3, #2284]	; 0x8ec
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	021b      	lsls	r3, r3, #8
 800ac3c:	441a      	add	r2, r3
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        mode_ = MODE_MESSAGE;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2207      	movs	r2, #7
 800ac48:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
        if (bytes_ == 0)
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	f47f aeec 	bne.w	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2208      	movs	r2, #8
 800ac5c:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
 800ac60:	e6e6      	b.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 800ac68:	2b08      	cmp	r3, #8
 800ac6a:	f47f aee1 	bne.w	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	2200      	movs	r2, #0
 800ac72:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
        if ((checksum_ % 256) == 255)
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 800ac7c:	425a      	negs	r2, r3
 800ac7e:	b2db      	uxtb	r3, r3
 800ac80:	b2d2      	uxtb	r2, r2
 800ac82:	bf58      	it	pl
 800ac84:	4253      	negpl	r3, r2
 800ac86:	2bff      	cmp	r3, #255	; 0xff
 800ac88:	f47f aed2 	bne.w	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d110      	bne.n	800acb8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x2d4>
            requestSyncTime();
 800ac96:	6878      	ldr	r0, [r7, #4]
 800ac98:	f000 f952 	bl	800af40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
            negotiateTopics();
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f000 f96c 	bl	800af7a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv>
            last_sync_time = c_time;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	68fa      	ldr	r2, [r7, #12]
 800aca6:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
            last_sync_receive_time = c_time;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	68fa      	ldr	r2, [r7, #12]
 800acae:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
            return SPIN_ERR;
 800acb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800acb6:	e067      	b.n	800ad88 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3a4>
          else if (topic_ == TopicInfo::ID_TIME)
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800acbe:	2b0a      	cmp	r3, #10
 800acc0:	d106      	bne.n	800acd0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x2ec>
            syncTime(message_in);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	331c      	adds	r3, #28
 800acc6:	4619      	mov	r1, r3
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f000 fa35 	bl	800b138 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh>
 800acce:	e6af      	b.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800acd6:	2b06      	cmp	r3, #6
 800acd8:	d10d      	bne.n	800acf6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x312>
            req_param_resp.deserialize(message_in);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	f603 120c 	addw	r2, r3, #2316	; 0x90c
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	331c      	adds	r3, #28
 800ace4:	4619      	mov	r1, r3
 800ace6:	4610      	mov	r0, r2
 800ace8:	f7fc fe7b 	bl	80079e2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2201      	movs	r2, #1
 800acf0:	f883 2908 	strb.w	r2, [r3, #2312]	; 0x908
 800acf4:	e69c      	b.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800acfc:	2b0b      	cmp	r3, #11
 800acfe:	d104      	bne.n	800ad0a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x326>
            configured_ = false;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2200      	movs	r2, #0
 800ad04:	f883 28f8 	strb.w	r2, [r3, #2296]	; 0x8f8
 800ad08:	e692      	b.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800ad10:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	f502 7208 	add.w	r2, r2, #544	; 0x220
 800ad1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	f43f ae86 	beq.w	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800ad2a:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	f502 7208 	add.w	r2, r2, #544	; 0x220
 800ad34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	687a      	ldr	r2, [r7, #4]
 800ad3e:	f8d2 28ec 	ldr.w	r2, [r2, #2284]	; 0x8ec
 800ad42:	f1a2 0164 	sub.w	r1, r2, #100	; 0x64
 800ad46:	687a      	ldr	r2, [r7, #4]
 800ad48:	f501 7108 	add.w	r1, r1, #544	; 0x220
 800ad4c:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 800ad50:	687a      	ldr	r2, [r7, #4]
 800ad52:	321c      	adds	r2, #28
 800ad54:	4611      	mov	r1, r2
 800ad56:	4798      	blx	r3
    while (true)
 800ad58:	e66a      	b.n	800aa30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
        break;
 800ad5a:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f893 38f8 	ldrb.w	r3, [r3, #2296]	; 0x8f8
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d00f      	beq.n	800ad86 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3a2>
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 800ad6c:	68fa      	ldr	r2, [r7, #12]
 800ad6e:	1ad3      	subs	r3, r2, r3
 800ad70:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800ad74:	4293      	cmp	r3, r2
 800ad76:	d906      	bls.n	800ad86 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3a2>
      requestSyncTime();
 800ad78:	6878      	ldr	r0, [r7, #4]
 800ad7a:	f000 f8e1 	bl	800af40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
      last_sync_time = c_time;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	68fa      	ldr	r2, [r7, #12]
 800ad82:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
    return SPIN_OK;
 800ad86:	2300      	movs	r3, #0
  }
 800ad88:	4618      	mov	r0, r3
 800ad8a:	3710      	adds	r7, #16
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}

0800ad90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8initNodeEv>:
  void initNode()
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b082      	sub	sp, #8
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
    hardware_.init();
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	3304      	adds	r3, #4
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	f7fd fadd 	bl	800835c <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	2200      	movs	r2, #0
 800ada6:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
    bytes_ = 0;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	2200      	movs	r2, #0
 800adae:	f8c3 28e8 	str.w	r2, [r3, #2280]	; 0x8e8
    index_ = 0;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	2200      	movs	r2, #0
 800adb6:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
    topic_ = 0;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2200      	movs	r2, #0
 800adbe:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
  };
 800adc2:	bf00      	nop
 800adc4:	3708      	adds	r7, #8
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}

0800adca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE11getHardwareEv>:
  Hardware* getHardware()
 800adca:	b480      	push	{r7}
 800adcc:	b083      	sub	sp, #12
 800adce:	af00      	add	r7, sp, #0
 800add0:	6078      	str	r0, [r7, #4]
    return &hardware_;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	3304      	adds	r3, #4
  }
 800add6:	4618      	mov	r0, r3
 800add8:	370c      	adds	r7, #12
 800adda:	46bd      	mov	sp, r7
 800addc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade0:	4770      	bx	lr

0800ade2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_>:

  /* Register a new subscriber */
  template<typename SubscriberT>
  bool subscribe(SubscriberT& s)
 800ade2:	b480      	push	{r7}
 800ade4:	b085      	sub	sp, #20
 800ade6:	af00      	add	r7, sp, #0
 800ade8:	6078      	str	r0, [r7, #4]
 800adea:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 800adec:	2300      	movs	r3, #0
 800adee:	60fb      	str	r3, [r7, #12]
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	2b18      	cmp	r3, #24
 800adf4:	dc19      	bgt.n	800ae2a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x48>
    {
      if (subscribers[i] == 0) // empty slot
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	68fa      	ldr	r2, [r7, #12]
 800adfa:	f502 7208 	add.w	r2, r2, #544	; 0x220
 800adfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d10d      	bne.n	800ae22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x40>
      {
        subscribers[i] = static_cast<Subscriber_*>(&s);
 800ae06:	6839      	ldr	r1, [r7, #0]
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	68fa      	ldr	r2, [r7, #12]
 800ae0c:	f502 7208 	add.w	r2, r2, #544	; 0x220
 800ae10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	f103 0264 	add.w	r2, r3, #100	; 0x64
 800ae1a:	683b      	ldr	r3, [r7, #0]
 800ae1c:	605a      	str	r2, [r3, #4]
        return true;
 800ae1e:	2301      	movs	r3, #1
 800ae20:	e004      	b.n	800ae2c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	3301      	adds	r3, #1
 800ae26:	60fb      	str	r3, [r7, #12]
 800ae28:	e7e2      	b.n	800adf0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0xe>
      }
    }
    return false;
 800ae2a:	2300      	movs	r3, #0
  }
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	3714      	adds	r7, #20
 800ae30:	46bd      	mov	sp, r7
 800ae32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae36:	4770      	bx	lr

0800ae38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8getParamEPKcPPcii>:
        logwarn("Failed to get param: length mismatch");
      }
    }
    return false;
  }
  bool getParam(const char* name, char** param, int length = 1, int timeout = 1000)
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b086      	sub	sp, #24
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	60f8      	str	r0, [r7, #12]
 800ae40:	60b9      	str	r1, [r7, #8]
 800ae42:	607a      	str	r2, [r7, #4]
 800ae44:	603b      	str	r3, [r7, #0]
  {
    if (requestParam(name, timeout))
 800ae46:	6a3a      	ldr	r2, [r7, #32]
 800ae48:	68b9      	ldr	r1, [r7, #8]
 800ae4a:	68f8      	ldr	r0, [r7, #12]
 800ae4c:	f000 f9be 	bl	800b1cc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE12requestParamEPKci>
 800ae50:	4603      	mov	r3, r0
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d024      	beq.n	800aea0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8getParamEPKcPPcii+0x68>
    {
      if (length == req_param_resp.strings_length)
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	f8d3 2928 	ldr.w	r2, [r3, #2344]	; 0x928
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	d11a      	bne.n	800ae98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8getParamEPKcPPcii+0x60>
      {
        //copy it over
        for (int i = 0; i < length; i++)
 800ae62:	2300      	movs	r3, #0
 800ae64:	617b      	str	r3, [r7, #20]
 800ae66:	697a      	ldr	r2, [r7, #20]
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	429a      	cmp	r2, r3
 800ae6c:	da12      	bge.n	800ae94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8getParamEPKcPPcii+0x5c>
          strcpy(param[i], req_param_resp.strings[i]);
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	009b      	lsls	r3, r3, #2
 800ae72:	687a      	ldr	r2, [r7, #4]
 800ae74:	4413      	add	r3, r2
 800ae76:	6818      	ldr	r0, [r3, #0]
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	f8d3 2930 	ldr.w	r2, [r3, #2352]	; 0x930
 800ae7e:	697b      	ldr	r3, [r7, #20]
 800ae80:	009b      	lsls	r3, r3, #2
 800ae82:	4413      	add	r3, r2
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	4619      	mov	r1, r3
 800ae88:	f003 ff4e 	bl	800ed28 <strcpy>
        for (int i = 0; i < length; i++)
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	3301      	adds	r3, #1
 800ae90:	617b      	str	r3, [r7, #20]
 800ae92:	e7e8      	b.n	800ae66 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8getParamEPKcPPcii+0x2e>
        return true;
 800ae94:	2301      	movs	r3, #1
 800ae96:	e004      	b.n	800aea2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8getParamEPKcPPcii+0x6a>
      }
      else
      {
        logwarn("Failed to get param: length mismatch");
 800ae98:	4904      	ldr	r1, [pc, #16]	; (800aeac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8getParamEPKcPPcii+0x74>)
 800ae9a:	68f8      	ldr	r0, [r7, #12]
 800ae9c:	f000 f9de 	bl	800b25c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7logwarnEPKc>
      }
    }
    return false;
 800aea0:	2300      	movs	r3, #0
  }
 800aea2:	4618      	mov	r0, r3
 800aea4:	3718      	adds	r7, #24
 800aea6:	46bd      	mov	sp, r7
 800aea8:	bd80      	pop	{r7, pc}
 800aeaa:	bf00      	nop
 800aeac:	0800fe14 	.word	0x0800fe14

0800aeb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7loginfoEPKc>:
  void loginfo(const char * msg)
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b082      	sub	sp, #8
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
 800aeb8:	6039      	str	r1, [r7, #0]
    log(rosserial_msgs::Log::INFO, msg);
 800aeba:	683a      	ldr	r2, [r7, #0]
 800aebc:	2101      	movs	r1, #1
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f000 f9da 	bl	800b278 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3logEcPKc>
  }
 800aec4:	bf00      	nop
 800aec6:	3708      	adds	r7, #8
 800aec8:	46bd      	mov	sp, r7
 800aeca:	bd80      	pop	{r7, pc}

0800aecc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3nowEv>:
  Time now()
 800aecc:	b580      	push	{r7, lr}
 800aece:	b084      	sub	sp, #16
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
 800aed4:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	3304      	adds	r3, #4
 800aeda:	4618      	mov	r0, r3
 800aedc:	f7fd fa89 	bl	80083f2 <_ZN13STM32Hardware4timeEv>
 800aee0:	60f8      	str	r0, [r7, #12]
    Time current_time;
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f7fd f8ce 	bl	8008084 <_ZN3ros4TimeC1Ev>
    current_time.sec = ms / 1000 + sec_offset;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	4a13      	ldr	r2, [pc, #76]	; (800af38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3nowEv+0x6c>)
 800aeec:	fba2 2303 	umull	r2, r3, r2, r3
 800aef0:	099a      	lsrs	r2, r3, #6
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	691b      	ldr	r3, [r3, #16]
 800aef6:	441a      	add	r2, r3
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	601a      	str	r2, [r3, #0]
    current_time.nsec = (ms % 1000) * 1000000UL + nsec_offset;
 800aefc:	68fa      	ldr	r2, [r7, #12]
 800aefe:	4b0e      	ldr	r3, [pc, #56]	; (800af38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3nowEv+0x6c>)
 800af00:	fba3 1302 	umull	r1, r3, r3, r2
 800af04:	099b      	lsrs	r3, r3, #6
 800af06:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800af0a:	fb01 f303 	mul.w	r3, r1, r3
 800af0e:	1ad3      	subs	r3, r2, r3
 800af10:	4a0a      	ldr	r2, [pc, #40]	; (800af3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3nowEv+0x70>)
 800af12:	fb02 f203 	mul.w	r2, r2, r3
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	695b      	ldr	r3, [r3, #20]
 800af1a:	441a      	add	r2, r3
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	605a      	str	r2, [r3, #4]
    normalizeSecNSec(current_time.sec, current_time.nsec);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	3304      	adds	r3, #4
 800af24:	4619      	mov	r1, r3
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f000 fb56 	bl	800b5d8 <_ZN3ros16normalizeSecNSecERmS0_>
    return current_time;
 800af2c:	bf00      	nop
  }
 800af2e:	6878      	ldr	r0, [r7, #4]
 800af30:	3710      	adds	r7, #16
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
 800af36:	bf00      	nop
 800af38:	10624dd3 	.word	0x10624dd3
 800af3c:	000f4240 	.word	0x000f4240

0800af40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>:
  void requestSyncTime()
 800af40:	b580      	push	{r7, lr}
 800af42:	b086      	sub	sp, #24
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 800af48:	f107 030c 	add.w	r3, r7, #12
 800af4c:	4618      	mov	r0, r3
 800af4e:	f7fd f8ab 	bl	80080a8 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	f107 020c 	add.w	r2, r7, #12
 800af5c:	210a      	movs	r1, #10
 800af5e:	6878      	ldr	r0, [r7, #4]
 800af60:	4798      	blx	r3
    rt_time = hardware_.time();
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	3304      	adds	r3, #4
 800af66:	4618      	mov	r0, r3
 800af68:	f7fd fa43 	bl	80083f2 <_ZN13STM32Hardware4timeEv>
 800af6c:	4602      	mov	r2, r0
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	60da      	str	r2, [r3, #12]
  }
 800af72:	bf00      	nop
 800af74:	3718      	adds	r7, #24
 800af76:	46bd      	mov	sp, r7
 800af78:	bd80      	pop	{r7, pc}

0800af7a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv>:
  void negotiateTopics()
 800af7a:	b590      	push	{r4, r7, lr}
 800af7c:	b08b      	sub	sp, #44	; 0x2c
 800af7e:	af00      	add	r7, sp, #0
 800af80:	6078      	str	r0, [r7, #4]
    rosserial_msgs::TopicInfo ti;
 800af82:	f107 030c 	add.w	r3, r7, #12
 800af86:	4618      	mov	r0, r3
 800af88:	f7fc feb8 	bl	8007cfc <_ZN14rosserial_msgs9TopicInfoC1Ev>
    for (i = 0; i < MAX_PUBLISHERS; i++)
 800af8c:	2300      	movs	r3, #0
 800af8e:	627b      	str	r3, [r7, #36]	; 0x24
 800af90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af92:	2b18      	cmp	r3, #24
 800af94:	dc63      	bgt.n	800b05e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xe4>
      if (publishers[i] != 0) // non-empty slot
 800af96:	687a      	ldr	r2, [r7, #4]
 800af98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af9a:	f203 2306 	addw	r3, r3, #518	; 0x206
 800af9e:	009b      	lsls	r3, r3, #2
 800afa0:	4413      	add	r3, r2
 800afa2:	685b      	ldr	r3, [r3, #4]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d056      	beq.n	800b056 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xdc>
        ti.topic_id = publishers[i]->id_;
 800afa8:	687a      	ldr	r2, [r7, #4]
 800afaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afac:	f203 2306 	addw	r3, r3, #518	; 0x206
 800afb0:	009b      	lsls	r3, r3, #2
 800afb2:	4413      	add	r3, r2
 800afb4:	685b      	ldr	r3, [r3, #4]
 800afb6:	689b      	ldr	r3, [r3, #8]
 800afb8:	b29b      	uxth	r3, r3
 800afba:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 800afbc:	687a      	ldr	r2, [r7, #4]
 800afbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afc0:	f203 2306 	addw	r3, r3, #518	; 0x206
 800afc4:	009b      	lsls	r3, r3, #2
 800afc6:	4413      	add	r3, r2
 800afc8:	685b      	ldr	r3, [r3, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 800afce:	687a      	ldr	r2, [r7, #4]
 800afd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afd2:	f203 2306 	addw	r3, r3, #518	; 0x206
 800afd6:	009b      	lsls	r3, r3, #2
 800afd8:	4413      	add	r3, r2
 800afda:	685b      	ldr	r3, [r3, #4]
 800afdc:	685b      	ldr	r3, [r3, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	3308      	adds	r3, #8
 800afe2:	681a      	ldr	r2, [r3, #0]
 800afe4:	6879      	ldr	r1, [r7, #4]
 800afe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afe8:	f203 2306 	addw	r3, r3, #518	; 0x206
 800afec:	009b      	lsls	r3, r3, #2
 800afee:	440b      	add	r3, r1
 800aff0:	685b      	ldr	r3, [r3, #4]
 800aff2:	685b      	ldr	r3, [r3, #4]
 800aff4:	4618      	mov	r0, r3
 800aff6:	4790      	blx	r2
 800aff8:	4603      	mov	r3, r0
 800affa:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 800affc:	687a      	ldr	r2, [r7, #4]
 800affe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b000:	f203 2306 	addw	r3, r3, #518	; 0x206
 800b004:	009b      	lsls	r3, r3, #2
 800b006:	4413      	add	r3, r2
 800b008:	685b      	ldr	r3, [r3, #4]
 800b00a:	685b      	ldr	r3, [r3, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	330c      	adds	r3, #12
 800b010:	681a      	ldr	r2, [r3, #0]
 800b012:	6879      	ldr	r1, [r7, #4]
 800b014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b016:	f203 2306 	addw	r3, r3, #518	; 0x206
 800b01a:	009b      	lsls	r3, r3, #2
 800b01c:	440b      	add	r3, r1
 800b01e:	685b      	ldr	r3, [r3, #4]
 800b020:	685b      	ldr	r3, [r3, #4]
 800b022:	4618      	mov	r0, r3
 800b024:	4790      	blx	r2
 800b026:	4603      	mov	r3, r0
 800b028:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 800b02a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b02e:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	681c      	ldr	r4, [r3, #0]
 800b036:	687a      	ldr	r2, [r7, #4]
 800b038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b03a:	f203 2306 	addw	r3, r3, #518	; 0x206
 800b03e:	009b      	lsls	r3, r3, #2
 800b040:	4413      	add	r3, r2
 800b042:	685b      	ldr	r3, [r3, #4]
 800b044:	4618      	mov	r0, r3
 800b046:	f7fd f94a 	bl	80082de <_ZN3ros9Publisher15getEndpointTypeEv>
 800b04a:	4601      	mov	r1, r0
 800b04c:	f107 030c 	add.w	r3, r7, #12
 800b050:	461a      	mov	r2, r3
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 800b056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b058:	3301      	adds	r3, #1
 800b05a:	627b      	str	r3, [r7, #36]	; 0x24
 800b05c:	e798      	b.n	800af90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x16>
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 800b05e:	2300      	movs	r3, #0
 800b060:	627b      	str	r3, [r7, #36]	; 0x24
 800b062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b064:	2b18      	cmp	r3, #24
 800b066:	dc5f      	bgt.n	800b128 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x1ae>
      if (subscribers[i] != 0) // non-empty slot
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b06c:	f502 7208 	add.w	r2, r2, #544	; 0x220
 800b070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d053      	beq.n	800b120 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x1a6>
        ti.topic_id = subscribers[i]->id_;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b07c:	f502 7208 	add.w	r2, r2, #544	; 0x220
 800b080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b084:	685b      	ldr	r3, [r3, #4]
 800b086:	b29b      	uxth	r3, r3
 800b088:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b08e:	f502 7208 	add.w	r2, r2, #544	; 0x220
 800b092:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b096:	689b      	ldr	r3, [r3, #8]
 800b098:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b09e:	f502 7208 	add.w	r2, r2, #544	; 0x220
 800b0a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	3308      	adds	r3, #8
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	687a      	ldr	r2, [r7, #4]
 800b0ae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b0b0:	f501 7108 	add.w	r1, r1, #544	; 0x220
 800b0b4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800b0b8:	4610      	mov	r0, r2
 800b0ba:	4798      	blx	r3
 800b0bc:	4603      	mov	r3, r0
 800b0be:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0c4:	f502 7208 	add.w	r2, r2, #544	; 0x220
 800b0c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	330c      	adds	r3, #12
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	687a      	ldr	r2, [r7, #4]
 800b0d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b0d6:	f501 7108 	add.w	r1, r1, #544	; 0x220
 800b0da:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800b0de:	4610      	mov	r0, r2
 800b0e0:	4798      	blx	r3
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 800b0e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0ea:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	681c      	ldr	r4, [r3, #0]
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0f6:	f502 7208 	add.w	r2, r2, #544	; 0x220
 800b0fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	3304      	adds	r3, #4
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	687a      	ldr	r2, [r7, #4]
 800b106:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b108:	f501 7108 	add.w	r1, r1, #544	; 0x220
 800b10c:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800b110:	4610      	mov	r0, r2
 800b112:	4798      	blx	r3
 800b114:	4601      	mov	r1, r0
 800b116:	f107 030c 	add.w	r3, r7, #12
 800b11a:	461a      	mov	r2, r3
 800b11c:	6878      	ldr	r0, [r7, #4]
 800b11e:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 800b120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b122:	3301      	adds	r3, #1
 800b124:	627b      	str	r3, [r7, #36]	; 0x24
 800b126:	e79c      	b.n	800b062 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xe8>
    configured_ = true;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2201      	movs	r2, #1
 800b12c:	f883 28f8 	strb.w	r2, [r3, #2296]	; 0x8f8
  }
 800b130:	bf00      	nop
 800b132:	372c      	adds	r7, #44	; 0x2c
 800b134:	46bd      	mov	sp, r7
 800b136:	bd90      	pop	{r4, r7, pc}

0800b138 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 800b138:	b580      	push	{r7, lr}
 800b13a:	b086      	sub	sp, #24
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
 800b140:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 800b142:	f107 0308 	add.w	r3, r7, #8
 800b146:	4618      	mov	r0, r3
 800b148:	f7fc ffae 	bl	80080a8 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	3304      	adds	r3, #4
 800b150:	4618      	mov	r0, r3
 800b152:	f7fd f94e 	bl	80083f2 <_ZN13STM32Hardware4timeEv>
 800b156:	4602      	mov	r2, r0
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	68db      	ldr	r3, [r3, #12]
 800b15c:	1ad3      	subs	r3, r2, r3
 800b15e:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 800b160:	f107 0308 	add.w	r3, r7, #8
 800b164:	6839      	ldr	r1, [r7, #0]
 800b166:	4618      	mov	r0, r3
 800b168:	f7fd f80e 	bl	8008188 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 800b16c:	68fa      	ldr	r2, [r7, #12]
 800b16e:	697b      	ldr	r3, [r7, #20]
 800b170:	4914      	ldr	r1, [pc, #80]	; (800b1c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x8c>)
 800b172:	fba1 1303 	umull	r1, r3, r1, r3
 800b176:	099b      	lsrs	r3, r3, #6
 800b178:	4413      	add	r3, r2
 800b17a:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 800b17c:	6939      	ldr	r1, [r7, #16]
 800b17e:	697a      	ldr	r2, [r7, #20]
 800b180:	4b10      	ldr	r3, [pc, #64]	; (800b1c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x8c>)
 800b182:	fba3 0302 	umull	r0, r3, r3, r2
 800b186:	099b      	lsrs	r3, r3, #6
 800b188:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b18c:	fb00 f303 	mul.w	r3, r0, r3
 800b190:	1ad3      	subs	r3, r2, r3
 800b192:	4a0d      	ldr	r2, [pc, #52]	; (800b1c8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x90>)
 800b194:	fb02 f303 	mul.w	r3, r2, r3
 800b198:	440b      	add	r3, r1
 800b19a:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 800b19c:	f107 0308 	add.w	r3, r7, #8
 800b1a0:	3304      	adds	r3, #4
 800b1a2:	4619      	mov	r1, r3
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f000 f915 	bl	800b3d4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	3304      	adds	r3, #4
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	f7fd f91f 	bl	80083f2 <_ZN13STM32Hardware4timeEv>
 800b1b4:	4602      	mov	r2, r0
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  }
 800b1bc:	bf00      	nop
 800b1be:	3718      	adds	r7, #24
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}
 800b1c4:	10624dd3 	.word	0x10624dd3
 800b1c8:	000f4240 	.word	0x000f4240

0800b1cc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE12requestParamEPKci>:
  bool requestParam(const char * name, int time_out =  1000)
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b088      	sub	sp, #32
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	60f8      	str	r0, [r7, #12]
 800b1d4:	60b9      	str	r1, [r7, #8]
 800b1d6:	607a      	str	r2, [r7, #4]
    param_recieved = false;
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	2200      	movs	r2, #0
 800b1dc:	f883 2908 	strb.w	r2, [r3, #2312]	; 0x908
    rosserial_msgs::RequestParamRequest req;
 800b1e0:	f107 0314 	add.w	r3, r7, #20
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	f7fc fa2b 	bl	8007640 <_ZN14rosserial_msgs19RequestParamRequestC1Ev>
    req.name  = (char*)name;
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	61bb      	str	r3, [r7, #24]
    publish(TopicInfo::ID_PARAMETER_REQUEST, &req);
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	f107 0214 	add.w	r2, r7, #20
 800b1f8:	2106      	movs	r1, #6
 800b1fa:	68f8      	ldr	r0, [r7, #12]
 800b1fc:	4798      	blx	r3
    uint32_t end_time = hardware_.time() + time_out;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	3304      	adds	r3, #4
 800b202:	4618      	mov	r0, r3
 800b204:	f7fd f8f5 	bl	80083f2 <_ZN13STM32Hardware4timeEv>
 800b208:	4602      	mov	r2, r0
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	4413      	add	r3, r2
 800b20e:	61fb      	str	r3, [r7, #28]
    while (!param_recieved)
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	f893 3908 	ldrb.w	r3, [r3, #2312]	; 0x908
 800b216:	2b00      	cmp	r3, #0
 800b218:	d119      	bne.n	800b24e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE12requestParamEPKci+0x82>
      spinOnce();
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	3304      	adds	r3, #4
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	68f8      	ldr	r0, [r7, #12]
 800b224:	4798      	blx	r3
      if (hardware_.time() > end_time)
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	3304      	adds	r3, #4
 800b22a:	4618      	mov	r0, r3
 800b22c:	f7fd f8e1 	bl	80083f2 <_ZN13STM32Hardware4timeEv>
 800b230:	4602      	mov	r2, r0
 800b232:	69fb      	ldr	r3, [r7, #28]
 800b234:	429a      	cmp	r2, r3
 800b236:	bf8c      	ite	hi
 800b238:	2301      	movhi	r3, #1
 800b23a:	2300      	movls	r3, #0
 800b23c:	b2db      	uxtb	r3, r3
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d0e6      	beq.n	800b210 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE12requestParamEPKci+0x44>
        logwarn("Failed to get param: timeout expired");
 800b242:	4905      	ldr	r1, [pc, #20]	; (800b258 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE12requestParamEPKci+0x8c>)
 800b244:	68f8      	ldr	r0, [r7, #12]
 800b246:	f000 f809 	bl	800b25c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7logwarnEPKc>
        return false;
 800b24a:	2300      	movs	r3, #0
 800b24c:	e000      	b.n	800b250 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE12requestParamEPKci+0x84>
    return true;
 800b24e:	2301      	movs	r3, #1
  }
 800b250:	4618      	mov	r0, r3
 800b252:	3720      	adds	r7, #32
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}
 800b258:	0800fe3c 	.word	0x0800fe3c

0800b25c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7logwarnEPKc>:
  void logwarn(const char *msg)
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b082      	sub	sp, #8
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
 800b264:	6039      	str	r1, [r7, #0]
    log(rosserial_msgs::Log::WARN, msg);
 800b266:	683a      	ldr	r2, [r7, #0]
 800b268:	2102      	movs	r1, #2
 800b26a:	6878      	ldr	r0, [r7, #4]
 800b26c:	f000 f804 	bl	800b278 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3logEcPKc>
  }
 800b270:	bf00      	nop
 800b272:	3708      	adds	r7, #8
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}

0800b278 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3logEcPKc>:
  void log(char byte, const char * msg)
 800b278:	b580      	push	{r7, lr}
 800b27a:	b088      	sub	sp, #32
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	60f8      	str	r0, [r7, #12]
 800b280:	460b      	mov	r3, r1
 800b282:	607a      	str	r2, [r7, #4]
 800b284:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 800b286:	f107 0314 	add.w	r3, r7, #20
 800b28a:	4618      	mov	r0, r3
 800b28c:	f7fc f928 	bl	80074e0 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 800b290:	7afb      	ldrb	r3, [r7, #11]
 800b292:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	f107 0214 	add.w	r2, r7, #20
 800b2a2:	2107      	movs	r1, #7
 800b2a4:	68f8      	ldr	r0, [r7, #12]
 800b2a6:	4798      	blx	r3
  }
 800b2a8:	bf00      	nop
 800b2aa:	3720      	adds	r7, #32
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	bd80      	pop	{r7, pc}

0800b2b0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE>:
  virtual int publish(int id, const Msg * msg)
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b088      	sub	sp, #32
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	60f8      	str	r0, [r7, #12]
 800b2b8:	60b9      	str	r1, [r7, #8]
 800b2ba:	607a      	str	r2, [r7, #4]
    if (id >= 100 && !configured_)
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	2b63      	cmp	r3, #99	; 0x63
 800b2c0:	dd09      	ble.n	800b2d6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x26>
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	f893 38f8 	ldrb.w	r3, [r3, #2296]	; 0x8f8
 800b2c8:	f083 0301 	eor.w	r3, r3, #1
 800b2cc:	b2db      	uxtb	r3, r3
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d001      	beq.n	800b2d6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	e077      	b.n	800b3c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x116>
    int l = msg->serialize(message_out + 7);
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	68fa      	ldr	r2, [r7, #12]
 800b2de:	f202 421c 	addw	r2, r2, #1052	; 0x41c
 800b2e2:	3207      	adds	r2, #7
 800b2e4:	4611      	mov	r1, r2
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	4798      	blx	r3
 800b2ea:	6178      	str	r0, [r7, #20]
    message_out[0] = 0xff;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	22ff      	movs	r2, #255	; 0xff
 800b2f0:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    message_out[1] = PROTOCOL_VER;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	22fe      	movs	r2, #254	; 0xfe
 800b2f8:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 800b2fc:	697b      	ldr	r3, [r7, #20]
 800b2fe:	b2da      	uxtb	r2, r3
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	b29b      	uxth	r3, r3
 800b30a:	121b      	asrs	r3, r3, #8
 800b30c:	b2da      	uxtb	r2, r3
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	f893 241e 	ldrb.w	r2, [r3, #1054]	; 0x41e
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	f893 341f 	ldrb.w	r3, [r3, #1055]	; 0x41f
 800b320:	4413      	add	r3, r2
 800b322:	b2db      	uxtb	r3, r3
 800b324:	43db      	mvns	r3, r3
 800b326:	b2da      	uxtb	r2, r3
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
    message_out[5] = (uint8_t)((int16_t)id & 255);
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	b2da      	uxtb	r2, r3
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	b21b      	sxth	r3, r3
 800b33c:	121b      	asrs	r3, r3, #8
 800b33e:	b2da      	uxtb	r2, r3
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422
    int chk = 0;
 800b346:	2300      	movs	r3, #0
 800b348:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 800b34a:	2305      	movs	r3, #5
 800b34c:	61bb      	str	r3, [r7, #24]
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	1dda      	adds	r2, r3, #7
 800b352:	69bb      	ldr	r3, [r7, #24]
 800b354:	429a      	cmp	r2, r3
 800b356:	dd0d      	ble.n	800b374 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xc4>
      chk += message_out[i];
 800b358:	68fa      	ldr	r2, [r7, #12]
 800b35a:	69bb      	ldr	r3, [r7, #24]
 800b35c:	4413      	add	r3, r2
 800b35e:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 800b362:	781b      	ldrb	r3, [r3, #0]
 800b364:	461a      	mov	r2, r3
 800b366:	69fb      	ldr	r3, [r7, #28]
 800b368:	4413      	add	r3, r2
 800b36a:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 800b36c:	69bb      	ldr	r3, [r7, #24]
 800b36e:	3301      	adds	r3, #1
 800b370:	61bb      	str	r3, [r7, #24]
 800b372:	e7ec      	b.n	800b34e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x9e>
    l += 7;
 800b374:	697b      	ldr	r3, [r7, #20]
 800b376:	3307      	adds	r3, #7
 800b378:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 800b37a:	697a      	ldr	r2, [r7, #20]
 800b37c:	1c53      	adds	r3, r2, #1
 800b37e:	617b      	str	r3, [r7, #20]
 800b380:	69fb      	ldr	r3, [r7, #28]
 800b382:	4259      	negs	r1, r3
 800b384:	b2db      	uxtb	r3, r3
 800b386:	b2c9      	uxtb	r1, r1
 800b388:	bf58      	it	pl
 800b38a:	424b      	negpl	r3, r1
 800b38c:	b2db      	uxtb	r3, r3
 800b38e:	43db      	mvns	r3, r3
 800b390:	b2d9      	uxtb	r1, r3
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	4413      	add	r3, r2
 800b396:	460a      	mov	r2, r1
 800b398:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    if (l <= OUTPUT_SIZE)
 800b39c:	697b      	ldr	r3, [r7, #20]
 800b39e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b3a2:	dc0a      	bgt.n	800b3ba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x10a>
      hardware_.write(message_out, l);
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	1d18      	adds	r0, r3, #4
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 800b3ae:	697a      	ldr	r2, [r7, #20]
 800b3b0:	4619      	mov	r1, r3
 800b3b2:	f7fd f801 	bl	80083b8 <_ZN13STM32Hardware5writeEPhi>
      return l;
 800b3b6:	697b      	ldr	r3, [r7, #20]
 800b3b8:	e005      	b.n	800b3c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x116>
      logerror("Message from device dropped: message larger than buffer.");
 800b3ba:	4905      	ldr	r1, [pc, #20]	; (800b3d0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x120>)
 800b3bc:	68f8      	ldr	r0, [r7, #12]
 800b3be:	f000 f847 	bl	800b450 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8logerrorEPKc>
      return -1;
 800b3c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  }
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	3720      	adds	r7, #32
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bd80      	pop	{r7, pc}
 800b3ce:	bf00      	nop
 800b3d0:	0800fe64 	.word	0x0800fe64

0800b3d4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b084      	sub	sp, #16
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
 800b3dc:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	3304      	adds	r3, #4
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f7fd f805 	bl	80083f2 <_ZN13STM32Hardware4timeEv>
 800b3e8:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	681a      	ldr	r2, [r3, #0]
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	4914      	ldr	r1, [pc, #80]	; (800b444 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERNS_4TimeE+0x70>)
 800b3f2:	fba1 1303 	umull	r1, r3, r1, r3
 800b3f6:	099b      	lsrs	r3, r3, #6
 800b3f8:	1ad3      	subs	r3, r2, r3
 800b3fa:	1e5a      	subs	r2, r3, #1
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	611a      	str	r2, [r3, #16]
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	6859      	ldr	r1, [r3, #4]
 800b404:	68fa      	ldr	r2, [r7, #12]
 800b406:	4b0f      	ldr	r3, [pc, #60]	; (800b444 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERNS_4TimeE+0x70>)
 800b408:	fba3 0302 	umull	r0, r3, r3, r2
 800b40c:	099b      	lsrs	r3, r3, #6
 800b40e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b412:	fb00 f303 	mul.w	r3, r0, r3
 800b416:	1ad3      	subs	r3, r2, r3
 800b418:	4a0b      	ldr	r2, [pc, #44]	; (800b448 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERNS_4TimeE+0x74>)
 800b41a:	fb02 f303 	mul.w	r3, r2, r3
 800b41e:	1aca      	subs	r2, r1, r3
 800b420:	4b0a      	ldr	r3, [pc, #40]	; (800b44c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERNS_4TimeE+0x78>)
 800b422:	4413      	add	r3, r2
 800b424:	687a      	ldr	r2, [r7, #4]
 800b426:	6153      	str	r3, [r2, #20]
    normalizeSecNSec(sec_offset, nsec_offset);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	f103 0210 	add.w	r2, r3, #16
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	3314      	adds	r3, #20
 800b432:	4619      	mov	r1, r3
 800b434:	4610      	mov	r0, r2
 800b436:	f000 f8cf 	bl	800b5d8 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 800b43a:	bf00      	nop
 800b43c:	3710      	adds	r7, #16
 800b43e:	46bd      	mov	sp, r7
 800b440:	bd80      	pop	{r7, pc}
 800b442:	bf00      	nop
 800b444:	10624dd3 	.word	0x10624dd3
 800b448:	000f4240 	.word	0x000f4240
 800b44c:	3b9aca00 	.word	0x3b9aca00

0800b450 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8logerrorEPKc>:
  void logerror(const char*msg)
 800b450:	b580      	push	{r7, lr}
 800b452:	b082      	sub	sp, #8
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
 800b458:	6039      	str	r1, [r7, #0]
    log(rosserial_msgs::Log::ERROR, msg);
 800b45a:	683a      	ldr	r2, [r7, #0]
 800b45c:	2103      	movs	r1, #3
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	f7ff ff0a 	bl	800b278 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3logEcPKc>
  }
 800b464:	bf00      	nop
 800b466:	3708      	adds	r7, #8
 800b468:	46bd      	mov	sp, r7
 800b46a:	bd80      	pop	{r7, pc}

0800b46c <_Z41__static_initialization_and_destruction_0ii>:
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b082      	sub	sp, #8
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
 800b474:	6039      	str	r1, [r7, #0]
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	2b01      	cmp	r3, #1
 800b47a:	d135      	bne.n	800b4e8 <_Z41__static_initialization_and_destruction_0ii+0x7c>
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b482:	4293      	cmp	r3, r2
 800b484:	d130      	bne.n	800b4e8 <_Z41__static_initialization_and_destruction_0ii+0x7c>
HardwareSerial Serial(SERIAL2);
 800b486:	2100      	movs	r1, #0
 800b488:	4819      	ldr	r0, [pc, #100]	; (800b4f0 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 800b48a:	f7fc ff34 	bl	80082f6 <_ZN14HardwareSerialC1E14Serial_TypeDef>
ros::NodeHandle nh;
 800b48e:	4819      	ldr	r0, [pc, #100]	; (800b4f4 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 800b490:	f7ff f9f6 	bl	800a880 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev>
ros::Time current_time;
 800b494:	4818      	ldr	r0, [pc, #96]	; (800b4f8 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 800b496:	f7fc fdf5 	bl	8008084 <_ZN3ros4TimeC1Ev>
ros::Subscriber<geometry_msgs::Twist> cmd_vel_sub("cmd_vel", cmdVelCallback);
 800b49a:	2301      	movs	r3, #1
 800b49c:	4a17      	ldr	r2, [pc, #92]	; (800b4fc <_Z41__static_initialization_and_destruction_0ii+0x90>)
 800b49e:	4918      	ldr	r1, [pc, #96]	; (800b500 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 800b4a0:	4818      	ldr	r0, [pc, #96]	; (800b504 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 800b4a2:	f7ff fa7b 	bl	800a99c <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei>
std_msgs::String info_msg;
 800b4a6:	4818      	ldr	r0, [pc, #96]	; (800b508 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 800b4a8:	f7fc ffae 	bl	8008408 <_ZN8std_msgs6StringC1Ev>
ros::Publisher info_pub("rns/info", &info_msg);
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	4a16      	ldr	r2, [pc, #88]	; (800b508 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 800b4b0:	4916      	ldr	r1, [pc, #88]	; (800b50c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 800b4b2:	4817      	ldr	r0, [pc, #92]	; (800b510 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 800b4b4:	f7fc fee8 	bl	8008288 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
sensor_msgs::Imu imu_msg;
 800b4b8:	4816      	ldr	r0, [pc, #88]	; (800b514 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 800b4ba:	f7fd ff2b 	bl	8009314 <_ZN11sensor_msgs3ImuC1Ev>
ros::Publisher imu_pub("imu", &imu_msg);
 800b4be:	2300      	movs	r3, #0
 800b4c0:	4a14      	ldr	r2, [pc, #80]	; (800b514 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 800b4c2:	4915      	ldr	r1, [pc, #84]	; (800b518 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 800b4c4:	4815      	ldr	r0, [pc, #84]	; (800b51c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 800b4c6:	f7fc fedf 	bl	8008288 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
nav_msgs::Odometry odom;
 800b4ca:	4815      	ldr	r0, [pc, #84]	; (800b520 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 800b4cc:	f7fd fe2c 	bl	8009128 <_ZN8nav_msgs8OdometryC1Ev>
ros::Publisher odom_pub("odom", &odom);
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	4a13      	ldr	r2, [pc, #76]	; (800b520 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 800b4d4:	4913      	ldr	r1, [pc, #76]	; (800b524 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 800b4d6:	4814      	ldr	r0, [pc, #80]	; (800b528 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 800b4d8:	f7fc fed6 	bl	8008288 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
geometry_msgs::TransformStamped odom_tf;
 800b4dc:	4813      	ldr	r0, [pc, #76]	; (800b52c <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 800b4de:	f7fe f91f 	bl	8009720 <_ZN13geometry_msgs16TransformStampedC1Ev>
tf::TransformBroadcaster tf_broadcaster;
 800b4e2:	4813      	ldr	r0, [pc, #76]	; (800b530 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 800b4e4:	f7fe fb40 	bl	8009b68 <_ZN2tf20TransformBroadcasterC1Ev>
}
 800b4e8:	bf00      	nop
 800b4ea:	3708      	adds	r7, #8
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	bd80      	pop	{r7, pc}
 800b4f0:	20000d14 	.word	0x20000d14
 800b4f4:	20000d24 	.word	0x20000d24
 800b4f8:	20001658 	.word	0x20001658
 800b4fc:	08009f45 	.word	0x08009f45
 800b500:	0800fea0 	.word	0x0800fea0
 800b504:	20001710 	.word	0x20001710
 800b508:	20001810 	.word	0x20001810
 800b50c:	0800fea8 	.word	0x0800fea8
 800b510:	20001818 	.word	0x20001818
 800b514:	2000182c 	.word	0x2000182c
 800b518:	0800feb4 	.word	0x0800feb4
 800b51c:	200018e4 	.word	0x200018e4
 800b520:	200018f8 	.word	0x200018f8
 800b524:	0800fd2c 	.word	0x0800fd2c
 800b528:	20001a88 	.word	0x20001a88
 800b52c:	20001a9c 	.word	0x20001a9c
 800b530:	20001ae0 	.word	0x20001ae0

0800b534 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE8callbackEPh>:

  virtual void callback(unsigned char* data)
 800b534:	b580      	push	{r7, lr}
 800b536:	b082      	sub	sp, #8
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
 800b53c:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	330c      	adds	r3, #12
 800b542:	6839      	ldr	r1, [r7, #0]
 800b544:	4618      	mov	r0, r3
 800b546:	f7fd f8e2 	bl	800870e <_ZN13geometry_msgs5Twist11deserializeEPh>
    this->cb_(msg);
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b54e:	687a      	ldr	r2, [r7, #4]
 800b550:	320c      	adds	r2, #12
 800b552:	4610      	mov	r0, r2
 800b554:	4798      	blx	r3
  }
 800b556:	bf00      	nop
 800b558:	3708      	adds	r7, #8
 800b55a:	46bd      	mov	sp, r7
 800b55c:	bd80      	pop	{r7, pc}

0800b55e <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5()
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType()
 800b55e:	b480      	push	{r7}
 800b560:	b083      	sub	sp, #12
 800b562:	af00      	add	r7, sp, #0
 800b564:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  }
 800b56a:	4618      	mov	r0, r3
 800b56c:	370c      	adds	r7, #12
 800b56e:	46bd      	mov	sp, r7
 800b570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b574:	4770      	bx	lr

0800b576 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 800b576:	b580      	push	{r7, lr}
 800b578:	b082      	sub	sp, #8
 800b57a:	af00      	add	r7, sp, #0
 800b57c:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	330c      	adds	r3, #12
 800b582:	4618      	mov	r0, r3
 800b584:	f7fd f8e8 	bl	8008758 <_ZN13geometry_msgs5Twist7getTypeEv>
 800b588:	4603      	mov	r3, r0
  }
 800b58a:	4618      	mov	r0, r3
 800b58c:	3708      	adds	r7, #8
 800b58e:	46bd      	mov	sp, r7
 800b590:	bd80      	pop	{r7, pc}

0800b592 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 800b592:	b580      	push	{r7, lr}
 800b594:	b082      	sub	sp, #8
 800b596:	af00      	add	r7, sp, #0
 800b598:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	330c      	adds	r3, #12
 800b59e:	4618      	mov	r0, r3
 800b5a0:	f7fd f8e8 	bl	8008774 <_ZN13geometry_msgs5Twist6getMD5Ev>
 800b5a4:	4603      	mov	r3, r0
  }
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	3708      	adds	r7, #8
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	bd80      	pop	{r7, pc}

0800b5ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9connectedEv>:
  virtual bool connected()
 800b5ae:	b480      	push	{r7}
 800b5b0:	b083      	sub	sp, #12
 800b5b2:	af00      	add	r7, sp, #0
 800b5b4:	6078      	str	r0, [r7, #4]
    return configured_;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	f893 38f8 	ldrb.w	r3, [r3, #2296]	; 0x8f8
  };
 800b5bc:	4618      	mov	r0, r3
 800b5be:	370c      	adds	r7, #12
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c6:	4770      	bx	lr

0800b5c8 <_GLOBAL__sub_I_BIOSTimingDelay>:
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	af00      	add	r7, sp, #0
 800b5cc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b5d0:	2001      	movs	r0, #1
 800b5d2:	f7ff ff4b 	bl	800b46c <_Z41__static_initialization_and_destruction_0ii>
 800b5d6:	bd80      	pop	{r7, pc}

0800b5d8 <_ZN3ros16normalizeSecNSecERmS0_>:
#include <ros_lib/ros/time.h>

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 800b5d8:	b480      	push	{r7}
 800b5da:	b085      	sub	sp, #20
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
 800b5e0:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	0a5a      	lsrs	r2, r3, #9
 800b5e8:	490f      	ldr	r1, [pc, #60]	; (800b628 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 800b5ea:	fba1 1202 	umull	r1, r2, r1, r2
 800b5ee:	09d2      	lsrs	r2, r2, #7
 800b5f0:	490e      	ldr	r1, [pc, #56]	; (800b62c <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 800b5f2:	fb01 f202 	mul.w	r2, r1, r2
 800b5f6:	1a9b      	subs	r3, r3, r2
 800b5f8:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 800b5fa:	683b      	ldr	r3, [r7, #0]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	0a5b      	lsrs	r3, r3, #9
 800b600:	4a09      	ldr	r2, [pc, #36]	; (800b628 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 800b602:	fba2 2303 	umull	r2, r3, r2, r3
 800b606:	09db      	lsrs	r3, r3, #7
 800b608:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681a      	ldr	r2, [r3, #0]
 800b60e:	68bb      	ldr	r3, [r7, #8]
 800b610:	441a      	add	r2, r3
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	68fa      	ldr	r2, [r7, #12]
 800b61a:	601a      	str	r2, [r3, #0]
}
 800b61c:	bf00      	nop
 800b61e:	3714      	adds	r7, #20
 800b620:	46bd      	mov	sp, r7
 800b622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b626:	4770      	bx	lr
 800b628:	00044b83 	.word	0x00044b83
 800b62c:	3b9aca00 	.word	0x3b9aca00

0800b630 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800b630:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b668 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800b634:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800b636:	e003      	b.n	800b640 <LoopCopyDataInit>

0800b638 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800b638:	4b0c      	ldr	r3, [pc, #48]	; (800b66c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800b63a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800b63c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800b63e:	3104      	adds	r1, #4

0800b640 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800b640:	480b      	ldr	r0, [pc, #44]	; (800b670 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800b642:	4b0c      	ldr	r3, [pc, #48]	; (800b674 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800b644:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800b646:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800b648:	d3f6      	bcc.n	800b638 <CopyDataInit>
  ldr  r2, =_sbss
 800b64a:	4a0b      	ldr	r2, [pc, #44]	; (800b678 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800b64c:	e002      	b.n	800b654 <LoopFillZerobss>

0800b64e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800b64e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800b650:	f842 3b04 	str.w	r3, [r2], #4

0800b654 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800b654:	4b09      	ldr	r3, [pc, #36]	; (800b67c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800b656:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800b658:	d3f9      	bcc.n	800b64e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800b65a:	f000 fe41 	bl	800c2e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b65e:	f003 fabb 	bl	800ebd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b662:	f7fe fabf 	bl	8009be4 <main>
  bx  lr    
 800b666:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800b668:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800b66c:	080104d0 	.word	0x080104d0
  ldr  r0, =_sdata
 800b670:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800b674:	20000304 	.word	0x20000304
  ldr  r2, =_sbss
 800b678:	20000304 	.word	0x20000304
  ldr  r3, = _ebss
 800b67c:	20001b9c 	.word	0x20001b9c

0800b680 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b680:	e7fe      	b.n	800b680 <ADC_IRQHandler>
	...

0800b684 <STTStateInit>:


/**************************************************************/

void STTStateInit(void)
{
 800b684:	b480      	push	{r7}
 800b686:	af00      	add	r7, sp, #0
	state = RNS_S_PENDING;
 800b688:	4b03      	ldr	r3, [pc, #12]	; (800b698 <STTStateInit+0x14>)
 800b68a:	2200      	movs	r2, #0
 800b68c:	701a      	strb	r2, [r3, #0]
}
 800b68e:	bf00      	nop
 800b690:	46bd      	mov	sp, r7
 800b692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b696:	4770      	bx	lr
 800b698:	20000889 	.word	0x20000889

0800b69c <STTEventChecker>:

void STTEventChecker(void)
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	af00      	add	r7, sp, #0

	if(vel1 != 0 || vel2 != 0 || vel3 != 0 || vel4 != 0  ){
 800b6a0:	4b3f      	ldr	r3, [pc, #252]	; (800b7a0 <STTEventChecker+0x104>)
 800b6a2:	edd3 7a00 	vldr	s15, [r3]
 800b6a6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b6aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6ae:	d117      	bne.n	800b6e0 <STTEventChecker+0x44>
 800b6b0:	4b3c      	ldr	r3, [pc, #240]	; (800b7a4 <STTEventChecker+0x108>)
 800b6b2:	edd3 7a00 	vldr	s15, [r3]
 800b6b6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b6ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6be:	d10f      	bne.n	800b6e0 <STTEventChecker+0x44>
 800b6c0:	4b39      	ldr	r3, [pc, #228]	; (800b7a8 <STTEventChecker+0x10c>)
 800b6c2:	edd3 7a00 	vldr	s15, [r3]
 800b6c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b6ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6ce:	d107      	bne.n	800b6e0 <STTEventChecker+0x44>
 800b6d0:	4b36      	ldr	r3, [pc, #216]	; (800b7ac <STTEventChecker+0x110>)
 800b6d2:	edd3 7a00 	vldr	s15, [r3]
 800b6d6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b6da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6de:	d016      	beq.n	800b70e <STTEventChecker+0x72>
		main_board_1_data_receive.common_instruction = RNS_VELOCITY;
 800b6e0:	4b33      	ldr	r3, [pc, #204]	; (800b7b0 <STTEventChecker+0x114>)
 800b6e2:	2205      	movs	r2, #5
 800b6e4:	701a      	strb	r2, [r3, #0]
		main_board_1_data_receive.common_buffer[0].data=vel1;
 800b6e6:	4b2e      	ldr	r3, [pc, #184]	; (800b7a0 <STTEventChecker+0x104>)
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	4a31      	ldr	r2, [pc, #196]	; (800b7b0 <STTEventChecker+0x114>)
 800b6ec:	6053      	str	r3, [r2, #4]
		main_board_1_data_receive.common_buffer[1].data=vel2;
 800b6ee:	4b2d      	ldr	r3, [pc, #180]	; (800b7a4 <STTEventChecker+0x108>)
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	4a2f      	ldr	r2, [pc, #188]	; (800b7b0 <STTEventChecker+0x114>)
 800b6f4:	6093      	str	r3, [r2, #8]
		main_board_1_data_receive.common_buffer[2].data=vel3;
 800b6f6:	4b2c      	ldr	r3, [pc, #176]	; (800b7a8 <STTEventChecker+0x10c>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	4a2d      	ldr	r2, [pc, #180]	; (800b7b0 <STTEventChecker+0x114>)
 800b6fc:	60d3      	str	r3, [r2, #12]
		main_board_1_data_receive.common_buffer[3].data=vel4;
 800b6fe:	4b2b      	ldr	r3, [pc, #172]	; (800b7ac <STTEventChecker+0x110>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	4a2b      	ldr	r2, [pc, #172]	; (800b7b0 <STTEventChecker+0x114>)
 800b704:	6113      	str	r3, [r2, #16]
		state_flag = 0;
 800b706:	4b2b      	ldr	r3, [pc, #172]	; (800b7b4 <STTEventChecker+0x118>)
 800b708:	2200      	movs	r2, #0
 800b70a:	601a      	str	r2, [r3, #0]
 800b70c:	e00d      	b.n	800b72a <STTEventChecker+0x8e>
	} else if(state_flag == 0){
 800b70e:	4b29      	ldr	r3, [pc, #164]	; (800b7b4 <STTEventChecker+0x118>)
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d106      	bne.n	800b724 <STTEventChecker+0x88>
		main_board_1_data_receive.common_instruction = RNS_STOP;
 800b716:	4b26      	ldr	r3, [pc, #152]	; (800b7b0 <STTEventChecker+0x114>)
 800b718:	2203      	movs	r2, #3
 800b71a:	701a      	strb	r2, [r3, #0]
		state_flag = 1;
 800b71c:	4b25      	ldr	r3, [pc, #148]	; (800b7b4 <STTEventChecker+0x118>)
 800b71e:	2201      	movs	r2, #1
 800b720:	601a      	str	r2, [r3, #0]
 800b722:	e002      	b.n	800b72a <STTEventChecker+0x8e>
	} else{
		main_board_1_data_receive.common_instruction = RNS_PENDING;
 800b724:	4b22      	ldr	r3, [pc, #136]	; (800b7b0 <STTEventChecker+0x114>)
 800b726:	2200      	movs	r2, #0
 800b728:	701a      	strb	r2, [r3, #0]
	}

	if (main_board_1_data_receive.common_instruction != RNS_PENDING){
 800b72a:	4b21      	ldr	r3, [pc, #132]	; (800b7b0 <STTEventChecker+0x114>)
 800b72c:	781b      	ldrb	r3, [r3, #0]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d034      	beq.n	800b79c <STTEventChecker+0x100>

		sys.activate = 0;
 800b732:	4a21      	ldr	r2, [pc, #132]	; (800b7b8 <STTEventChecker+0x11c>)
 800b734:	7813      	ldrb	r3, [r2, #0]
 800b736:	f36f 0300 	bfc	r3, #0, #1
 800b73a:	7013      	strb	r3, [r2, #0]
		if (main_board_1_data_receive.common_instruction < RNS_INS_RESET)
 800b73c:	4b1c      	ldr	r3, [pc, #112]	; (800b7b0 <STTEventChecker+0x114>)
 800b73e:	781b      	ldrb	r3, [r3, #0]
 800b740:	2b03      	cmp	r3, #3
 800b742:	d803      	bhi.n	800b74c <STTEventChecker+0xb0>
			event = RNS_E_STOP;
 800b744:	4b1d      	ldr	r3, [pc, #116]	; (800b7bc <STTEventChecker+0x120>)
 800b746:	2200      	movs	r2, #0
 800b748:	701a      	strb	r2, [r3, #0]
 800b74a:	e006      	b.n	800b75a <STTEventChecker+0xbe>
		else if (main_board_1_data_receive.common_instruction < RNS_INS_VELOCITY)
 800b74c:	4b18      	ldr	r3, [pc, #96]	; (800b7b0 <STTEventChecker+0x114>)
 800b74e:	781b      	ldrb	r3, [r3, #0]
 800b750:	2b07      	cmp	r3, #7
 800b752:	d802      	bhi.n	800b75a <STTEventChecker+0xbe>
			event = RNS_E_VELOCITY;
 800b754:	4b19      	ldr	r3, [pc, #100]	; (800b7bc <STTEventChecker+0x120>)
 800b756:	2201      	movs	r2, #1
 800b758:	701a      	strb	r2, [r3, #0]


		if(transition[state][event] != 0)
 800b75a:	4b19      	ldr	r3, [pc, #100]	; (800b7c0 <STTEventChecker+0x124>)
 800b75c:	781b      	ldrb	r3, [r3, #0]
 800b75e:	4618      	mov	r0, r3
 800b760:	4b16      	ldr	r3, [pc, #88]	; (800b7bc <STTEventChecker+0x120>)
 800b762:	781b      	ldrb	r3, [r3, #0]
 800b764:	4619      	mov	r1, r3
 800b766:	4a17      	ldr	r2, [pc, #92]	; (800b7c4 <STTEventChecker+0x128>)
 800b768:	00c3      	lsls	r3, r0, #3
 800b76a:	440b      	add	r3, r1
 800b76c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d00b      	beq.n	800b78c <STTEventChecker+0xf0>
			(transition[state][event])();
 800b774:	4b12      	ldr	r3, [pc, #72]	; (800b7c0 <STTEventChecker+0x124>)
 800b776:	781b      	ldrb	r3, [r3, #0]
 800b778:	4618      	mov	r0, r3
 800b77a:	4b10      	ldr	r3, [pc, #64]	; (800b7bc <STTEventChecker+0x120>)
 800b77c:	781b      	ldrb	r3, [r3, #0]
 800b77e:	4619      	mov	r1, r3
 800b780:	4a10      	ldr	r2, [pc, #64]	; (800b7c4 <STTEventChecker+0x128>)
 800b782:	00c3      	lsls	r3, r0, #3
 800b784:	440b      	add	r3, r1
 800b786:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b78a:	4798      	blx	r3

		sys.activate = 1;
 800b78c:	4a0a      	ldr	r2, [pc, #40]	; (800b7b8 <STTEventChecker+0x11c>)
 800b78e:	7813      	ldrb	r3, [r2, #0]
 800b790:	f043 0301 	orr.w	r3, r3, #1
 800b794:	7013      	strb	r3, [r2, #0]
		main_board_1_data_receive.common_instruction = RNS_PENDING;
 800b796:	4b06      	ldr	r3, [pc, #24]	; (800b7b0 <STTEventChecker+0x114>)
 800b798:	2200      	movs	r2, #0
 800b79a:	701a      	strb	r2, [r3, #0]
//	if(APPPrintstatus()){
//				APPPrinting(&uartbuff);
//				UART5_DMA_Send(uartbuff, strlen(uartbuff));
//
//	}
}
 800b79c:	bf00      	nop
 800b79e:	bd80      	pop	{r7, pc}
 800b7a0:	200007e4 	.word	0x200007e4
 800b7a4:	200007e8 	.word	0x200007e8
 800b7a8:	200007ec 	.word	0x200007ec
 800b7ac:	200007f0 	.word	0x200007f0
 800b7b0:	200007f8 	.word	0x200007f8
 800b7b4:	200007f4 	.word	0x200007f4
 800b7b8:	2000088c 	.word	0x2000088c
 800b7bc:	20000888 	.word	0x20000888
 800b7c0:	20000889 	.word	0x20000889
 800b7c4:	200000d8 	.word	0x200000d8

0800b7c8 <STTStop>:

void STTStop(void)
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	af00      	add	r7, sp, #0
	APPStop();
 800b7cc:	f7fb f84c 	bl	8006868 <APPStop>
	state = RNS_S_PENDING;
 800b7d0:	4b02      	ldr	r3, [pc, #8]	; (800b7dc <STTStop+0x14>)
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	701a      	strb	r2, [r3, #0]
}
 800b7d6:	bf00      	nop
 800b7d8:	bd80      	pop	{r7, pc}
 800b7da:	bf00      	nop
 800b7dc:	20000889 	.word	0x20000889

0800b7e0 <STTPendingStateVelocity>:

void STTPendingStateVelocity(void)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	af00      	add	r7, sp, #0
	ins.instruction = main_board_1_data_receive.common_instruction;
 800b7e4:	4b0f      	ldr	r3, [pc, #60]	; (800b824 <STTPendingStateVelocity+0x44>)
 800b7e6:	781a      	ldrb	r2, [r3, #0]
 800b7e8:	4b0f      	ldr	r3, [pc, #60]	; (800b828 <STTPendingStateVelocity+0x48>)
 800b7ea:	701a      	strb	r2, [r3, #0]
	ins.ins_buffer[0].data = main_board_1_data_receive.common_buffer[0].data;
 800b7ec:	4b0d      	ldr	r3, [pc, #52]	; (800b824 <STTPendingStateVelocity+0x44>)
 800b7ee:	685b      	ldr	r3, [r3, #4]
 800b7f0:	4a0d      	ldr	r2, [pc, #52]	; (800b828 <STTPendingStateVelocity+0x48>)
 800b7f2:	6053      	str	r3, [r2, #4]
	ins.ins_buffer[1].data = main_board_1_data_receive.common_buffer[1].data;
 800b7f4:	4b0b      	ldr	r3, [pc, #44]	; (800b824 <STTPendingStateVelocity+0x44>)
 800b7f6:	689b      	ldr	r3, [r3, #8]
 800b7f8:	4a0b      	ldr	r2, [pc, #44]	; (800b828 <STTPendingStateVelocity+0x48>)
 800b7fa:	6093      	str	r3, [r2, #8]
	ins.ins_buffer[2].data = main_board_1_data_receive.common_buffer[2].data;
 800b7fc:	4b09      	ldr	r3, [pc, #36]	; (800b824 <STTPendingStateVelocity+0x44>)
 800b7fe:	68db      	ldr	r3, [r3, #12]
 800b800:	4a09      	ldr	r2, [pc, #36]	; (800b828 <STTPendingStateVelocity+0x48>)
 800b802:	60d3      	str	r3, [r2, #12]
	ins.ins_buffer[3].data = main_board_1_data_receive.common_buffer[3].data;
 800b804:	4b07      	ldr	r3, [pc, #28]	; (800b824 <STTPendingStateVelocity+0x44>)
 800b806:	691b      	ldr	r3, [r3, #16]
 800b808:	4a07      	ldr	r2, [pc, #28]	; (800b828 <STTPendingStateVelocity+0x48>)
 800b80a:	6113      	str	r3, [r2, #16]

	APPApply(&ins);
 800b80c:	4806      	ldr	r0, [pc, #24]	; (800b828 <STTPendingStateVelocity+0x48>)
 800b80e:	f7fa fddd 	bl	80063cc <APPApply>
	APPStart(&ins);
 800b812:	4805      	ldr	r0, [pc, #20]	; (800b828 <STTPendingStateVelocity+0x48>)
 800b814:	f7fa ff54 	bl	80066c0 <APPStart>
	state = RNS_S_VELOCITY;
 800b818:	4b04      	ldr	r3, [pc, #16]	; (800b82c <STTPendingStateVelocity+0x4c>)
 800b81a:	2201      	movs	r2, #1
 800b81c:	701a      	strb	r2, [r3, #0]
}
 800b81e:	bf00      	nop
 800b820:	bd80      	pop	{r7, pc}
 800b822:	bf00      	nop
 800b824:	200007f8 	.word	0x200007f8
 800b828:	20000868 	.word	0x20000868
 800b82c:	20000889 	.word	0x20000889

0800b830 <STTVelocityStateVelocity>:

void STTVelocityStateVelocity(void)
{
 800b830:	b580      	push	{r7, lr}
 800b832:	af00      	add	r7, sp, #0
	ins.instruction = main_board_1_data_receive.common_instruction;
 800b834:	4b0f      	ldr	r3, [pc, #60]	; (800b874 <STTVelocityStateVelocity+0x44>)
 800b836:	781a      	ldrb	r2, [r3, #0]
 800b838:	4b0f      	ldr	r3, [pc, #60]	; (800b878 <STTVelocityStateVelocity+0x48>)
 800b83a:	701a      	strb	r2, [r3, #0]
	ins.ins_buffer[0].data = main_board_1_data_receive.common_buffer[0].data;
 800b83c:	4b0d      	ldr	r3, [pc, #52]	; (800b874 <STTVelocityStateVelocity+0x44>)
 800b83e:	685b      	ldr	r3, [r3, #4]
 800b840:	4a0d      	ldr	r2, [pc, #52]	; (800b878 <STTVelocityStateVelocity+0x48>)
 800b842:	6053      	str	r3, [r2, #4]
	ins.ins_buffer[1].data = main_board_1_data_receive.common_buffer[1].data;
 800b844:	4b0b      	ldr	r3, [pc, #44]	; (800b874 <STTVelocityStateVelocity+0x44>)
 800b846:	689b      	ldr	r3, [r3, #8]
 800b848:	4a0b      	ldr	r2, [pc, #44]	; (800b878 <STTVelocityStateVelocity+0x48>)
 800b84a:	6093      	str	r3, [r2, #8]
	ins.ins_buffer[2].data = main_board_1_data_receive.common_buffer[2].data;
 800b84c:	4b09      	ldr	r3, [pc, #36]	; (800b874 <STTVelocityStateVelocity+0x44>)
 800b84e:	68db      	ldr	r3, [r3, #12]
 800b850:	4a09      	ldr	r2, [pc, #36]	; (800b878 <STTVelocityStateVelocity+0x48>)
 800b852:	60d3      	str	r3, [r2, #12]
	ins.ins_buffer[3].data = main_board_1_data_receive.common_buffer[3].data;
 800b854:	4b07      	ldr	r3, [pc, #28]	; (800b874 <STTVelocityStateVelocity+0x44>)
 800b856:	691b      	ldr	r3, [r3, #16]
 800b858:	4a07      	ldr	r2, [pc, #28]	; (800b878 <STTVelocityStateVelocity+0x48>)
 800b85a:	6113      	str	r3, [r2, #16]

	APPApply(&ins);
 800b85c:	4806      	ldr	r0, [pc, #24]	; (800b878 <STTVelocityStateVelocity+0x48>)
 800b85e:	f7fa fdb5 	bl	80063cc <APPApply>
	APPStart(&ins);
 800b862:	4805      	ldr	r0, [pc, #20]	; (800b878 <STTVelocityStateVelocity+0x48>)
 800b864:	f7fa ff2c 	bl	80066c0 <APPStart>
	state = RNS_S_VELOCITY;
 800b868:	4b04      	ldr	r3, [pc, #16]	; (800b87c <STTVelocityStateVelocity+0x4c>)
 800b86a:	2201      	movs	r2, #1
 800b86c:	701a      	strb	r2, [r3, #0]
}
 800b86e:	bf00      	nop
 800b870:	bd80      	pop	{r7, pc}
 800b872:	bf00      	nop
 800b874:	200007f8 	.word	0x200007f8
 800b878:	20000868 	.word	0x20000868
 800b87c:	20000889 	.word	0x20000889

0800b880 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800b880:	b480      	push	{r7}
 800b882:	af00      	add	r7, sp, #0
}
 800b884:	bf00      	nop
 800b886:	46bd      	mov	sp, r7
 800b888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88c:	4770      	bx	lr

0800b88e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800b88e:	b480      	push	{r7}
 800b890:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800b892:	e7fe      	b.n	800b892 <HardFault_Handler+0x4>

0800b894 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800b894:	b480      	push	{r7}
 800b896:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800b898:	e7fe      	b.n	800b898 <MemManage_Handler+0x4>

0800b89a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800b89a:	b480      	push	{r7}
 800b89c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800b89e:	e7fe      	b.n	800b89e <BusFault_Handler+0x4>

0800b8a0 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800b8a4:	e7fe      	b.n	800b8a4 <UsageFault_Handler+0x4>

0800b8a6 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800b8a6:	b480      	push	{r7}
 800b8a8:	af00      	add	r7, sp, #0
}
 800b8aa:	bf00      	nop
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b2:	4770      	bx	lr

0800b8b4 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800b8b4:	b480      	push	{r7}
 800b8b6:	af00      	add	r7, sp, #0
}
 800b8b8:	bf00      	nop
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c0:	4770      	bx	lr

0800b8c2 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800b8c2:	b480      	push	{r7}
 800b8c4:	af00      	add	r7, sp, #0
}
 800b8c6:	bf00      	nop
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ce:	4770      	bx	lr

0800b8d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	af00      	add	r7, sp, #0
	errno = ENOSYS;
 800b8d4:	4b04      	ldr	r3, [pc, #16]	; (800b8e8 <_getpid+0x18>)
 800b8d6:	2258      	movs	r2, #88	; 0x58
 800b8d8:	601a      	str	r2, [r3, #0]
	return -1;
 800b8da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800b8de:	4618      	mov	r0, r3
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e6:	4770      	bx	lr
 800b8e8:	20001b98 	.word	0x20001b98

0800b8ec <_kill>:
  errno = ENOSYS;
  return -1;
}

int _kill(int32_t pid, int32_t sig)
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	b083      	sub	sp, #12
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
 800b8f4:	6039      	str	r1, [r7, #0]
	errno = ENOSYS;
 800b8f6:	4b05      	ldr	r3, [pc, #20]	; (800b90c <_kill+0x20>)
 800b8f8:	2258      	movs	r2, #88	; 0x58
 800b8fa:	601a      	str	r2, [r3, #0]
	return -1;
 800b8fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800b900:	4618      	mov	r0, r3
 800b902:	370c      	adds	r7, #12
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr
 800b90c:	20001b98 	.word	0x20001b98

0800b910 <_exit>:

void _exit(int32_t status)
{
 800b910:	b480      	push	{r7}
 800b912:	b083      	sub	sp, #12
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
	while (1) {}		/* Make sure we hang here */
 800b918:	e7fe      	b.n	800b918 <_exit+0x8>
	...

0800b91c <_sbrk>:
	errno = ENOSYS;
	return -1;
}

void * _sbrk(int32_t incr)
{
 800b91c:	b480      	push	{r7}
 800b91e:	b085      	sub	sp, #20
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 800b924:	4b0b      	ldr	r3, [pc, #44]	; (800b954 <_sbrk+0x38>)
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d102      	bne.n	800b932 <_sbrk+0x16>
		heap_end = & end;
 800b92c:	4b09      	ldr	r3, [pc, #36]	; (800b954 <_sbrk+0x38>)
 800b92e:	4a0a      	ldr	r2, [pc, #40]	; (800b958 <_sbrk+0x3c>)
 800b930:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 800b932:	4b08      	ldr	r3, [pc, #32]	; (800b954 <_sbrk+0x38>)
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 800b938:	4b06      	ldr	r3, [pc, #24]	; (800b954 <_sbrk+0x38>)
 800b93a:	681a      	ldr	r2, [r3, #0]
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	4413      	add	r3, r2
 800b940:	4a04      	ldr	r2, [pc, #16]	; (800b954 <_sbrk+0x38>)
 800b942:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 800b944:	68fb      	ldr	r3, [r7, #12]
}
 800b946:	4618      	mov	r0, r3
 800b948:	3714      	adds	r7, #20
 800b94a:	46bd      	mov	sp, r7
 800b94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b950:	4770      	bx	lr
 800b952:	bf00      	nop
 800b954:	20001b58 	.word	0x20001b58
 800b958:	20001b9c 	.word	0x20001b9c

0800b95c <SYSSystemInit>:
/*********************************************/
/*           Subroutine Function             */
/*********************************************/

void SYSSystemInit(void)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b082      	sub	sp, #8
 800b960:	af02      	add	r7, sp, #8
	/* Left position ABT*/
	ABTInit(SAMPLE_TIME, fFLeftPosGain[0], fFLeftPosGain[1], fFLeftPosGain[2], &fFLeftPosData, &fFLeftPos, &fFLeftVel, &fFLeftAcc, &fleft_pos_data);
 800b962:	4bb5      	ldr	r3, [pc, #724]	; (800bc38 <SYSSystemInit+0x2dc>)
 800b964:	edd3 7a00 	vldr	s15, [r3]
 800b968:	4bb3      	ldr	r3, [pc, #716]	; (800bc38 <SYSSystemInit+0x2dc>)
 800b96a:	ed93 7a01 	vldr	s14, [r3, #4]
 800b96e:	4bb2      	ldr	r3, [pc, #712]	; (800bc38 <SYSSystemInit+0x2dc>)
 800b970:	edd3 6a02 	vldr	s13, [r3, #8]
 800b974:	4bb1      	ldr	r3, [pc, #708]	; (800bc3c <SYSSystemInit+0x2e0>)
 800b976:	9300      	str	r3, [sp, #0]
 800b978:	4bb1      	ldr	r3, [pc, #708]	; (800bc40 <SYSSystemInit+0x2e4>)
 800b97a:	4ab2      	ldr	r2, [pc, #712]	; (800bc44 <SYSSystemInit+0x2e8>)
 800b97c:	49b2      	ldr	r1, [pc, #712]	; (800bc48 <SYSSystemInit+0x2ec>)
 800b97e:	48b3      	ldr	r0, [pc, #716]	; (800bc4c <SYSSystemInit+0x2f0>)
 800b980:	eef0 1a66 	vmov.f32	s3, s13
 800b984:	eeb0 1a47 	vmov.f32	s2, s14
 800b988:	eef0 0a67 	vmov.f32	s1, s15
 800b98c:	ed9f 0ab0 	vldr	s0, [pc, #704]	; 800bc50 <SYSSystemInit+0x2f4>
 800b990:	f7f6 f97e 	bl	8001c90 <ABTInit>
	ABTEstimateInit(&fleft_pos_data);
 800b994:	48a9      	ldr	r0, [pc, #676]	; (800bc3c <SYSSystemInit+0x2e0>)
 800b996:	f7f6 f9a8 	bl	8001cea <ABTEstimateInit>

	ABTInit(SAMPLE_TIME, fBLeftPosGain[0], fBLeftPosGain[1], fBLeftPosGain[2], &fBLeftPosData, &fBLeftPos, &fBLeftVel, &fBLeftAcc, &bleft_pos_data);
 800b99a:	4bae      	ldr	r3, [pc, #696]	; (800bc54 <SYSSystemInit+0x2f8>)
 800b99c:	edd3 7a00 	vldr	s15, [r3]
 800b9a0:	4bac      	ldr	r3, [pc, #688]	; (800bc54 <SYSSystemInit+0x2f8>)
 800b9a2:	ed93 7a01 	vldr	s14, [r3, #4]
 800b9a6:	4bab      	ldr	r3, [pc, #684]	; (800bc54 <SYSSystemInit+0x2f8>)
 800b9a8:	edd3 6a02 	vldr	s13, [r3, #8]
 800b9ac:	4baa      	ldr	r3, [pc, #680]	; (800bc58 <SYSSystemInit+0x2fc>)
 800b9ae:	9300      	str	r3, [sp, #0]
 800b9b0:	4baa      	ldr	r3, [pc, #680]	; (800bc5c <SYSSystemInit+0x300>)
 800b9b2:	4aab      	ldr	r2, [pc, #684]	; (800bc60 <SYSSystemInit+0x304>)
 800b9b4:	49ab      	ldr	r1, [pc, #684]	; (800bc64 <SYSSystemInit+0x308>)
 800b9b6:	48ac      	ldr	r0, [pc, #688]	; (800bc68 <SYSSystemInit+0x30c>)
 800b9b8:	eef0 1a66 	vmov.f32	s3, s13
 800b9bc:	eeb0 1a47 	vmov.f32	s2, s14
 800b9c0:	eef0 0a67 	vmov.f32	s1, s15
 800b9c4:	ed9f 0aa2 	vldr	s0, [pc, #648]	; 800bc50 <SYSSystemInit+0x2f4>
 800b9c8:	f7f6 f962 	bl	8001c90 <ABTInit>
	ABTEstimateInit(&bleft_pos_data);
 800b9cc:	48a2      	ldr	r0, [pc, #648]	; (800bc58 <SYSSystemInit+0x2fc>)
 800b9ce:	f7f6 f98c 	bl	8001cea <ABTEstimateInit>

	/* Right position ABT */
	ABTInit(SAMPLE_TIME, fFRightPosGain[0], fFRightPosGain[1], fFRightPosGain[2], &fFRightPosData, &fFRightPos, &fFRightVel, &fFRightAcc, &fright_pos_data);
 800b9d2:	4ba6      	ldr	r3, [pc, #664]	; (800bc6c <SYSSystemInit+0x310>)
 800b9d4:	edd3 7a00 	vldr	s15, [r3]
 800b9d8:	4ba4      	ldr	r3, [pc, #656]	; (800bc6c <SYSSystemInit+0x310>)
 800b9da:	ed93 7a01 	vldr	s14, [r3, #4]
 800b9de:	4ba3      	ldr	r3, [pc, #652]	; (800bc6c <SYSSystemInit+0x310>)
 800b9e0:	edd3 6a02 	vldr	s13, [r3, #8]
 800b9e4:	4ba2      	ldr	r3, [pc, #648]	; (800bc70 <SYSSystemInit+0x314>)
 800b9e6:	9300      	str	r3, [sp, #0]
 800b9e8:	4ba2      	ldr	r3, [pc, #648]	; (800bc74 <SYSSystemInit+0x318>)
 800b9ea:	4aa3      	ldr	r2, [pc, #652]	; (800bc78 <SYSSystemInit+0x31c>)
 800b9ec:	49a3      	ldr	r1, [pc, #652]	; (800bc7c <SYSSystemInit+0x320>)
 800b9ee:	48a4      	ldr	r0, [pc, #656]	; (800bc80 <SYSSystemInit+0x324>)
 800b9f0:	eef0 1a66 	vmov.f32	s3, s13
 800b9f4:	eeb0 1a47 	vmov.f32	s2, s14
 800b9f8:	eef0 0a67 	vmov.f32	s1, s15
 800b9fc:	ed9f 0a94 	vldr	s0, [pc, #592]	; 800bc50 <SYSSystemInit+0x2f4>
 800ba00:	f7f6 f946 	bl	8001c90 <ABTInit>
	ABTEstimateInit(&fright_pos_data);
 800ba04:	489a      	ldr	r0, [pc, #616]	; (800bc70 <SYSSystemInit+0x314>)
 800ba06:	f7f6 f970 	bl	8001cea <ABTEstimateInit>

	ABTInit(SAMPLE_TIME, fBRightPosGain[0], fBRightPosGain[1], fBRightPosGain[2], &fBRightPosData, &fBRightPos, &fBRightVel, &fBRightAcc, &bright_pos_data);
 800ba0a:	4b9e      	ldr	r3, [pc, #632]	; (800bc84 <SYSSystemInit+0x328>)
 800ba0c:	edd3 7a00 	vldr	s15, [r3]
 800ba10:	4b9c      	ldr	r3, [pc, #624]	; (800bc84 <SYSSystemInit+0x328>)
 800ba12:	ed93 7a01 	vldr	s14, [r3, #4]
 800ba16:	4b9b      	ldr	r3, [pc, #620]	; (800bc84 <SYSSystemInit+0x328>)
 800ba18:	edd3 6a02 	vldr	s13, [r3, #8]
 800ba1c:	4b9a      	ldr	r3, [pc, #616]	; (800bc88 <SYSSystemInit+0x32c>)
 800ba1e:	9300      	str	r3, [sp, #0]
 800ba20:	4b9a      	ldr	r3, [pc, #616]	; (800bc8c <SYSSystemInit+0x330>)
 800ba22:	4a9b      	ldr	r2, [pc, #620]	; (800bc90 <SYSSystemInit+0x334>)
 800ba24:	499b      	ldr	r1, [pc, #620]	; (800bc94 <SYSSystemInit+0x338>)
 800ba26:	489c      	ldr	r0, [pc, #624]	; (800bc98 <SYSSystemInit+0x33c>)
 800ba28:	eef0 1a66 	vmov.f32	s3, s13
 800ba2c:	eeb0 1a47 	vmov.f32	s2, s14
 800ba30:	eef0 0a67 	vmov.f32	s1, s15
 800ba34:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800bc50 <SYSSystemInit+0x2f4>
 800ba38:	f7f6 f92a 	bl	8001c90 <ABTInit>
	ABTEstimateInit(&bright_pos_data);
 800ba3c:	4892      	ldr	r0, [pc, #584]	; (800bc88 <SYSSystemInit+0x32c>)
 800ba3e:	f7f6 f954 	bl	8001cea <ABTEstimateInit>

	/* X & Y position ABT */
	ABTInit(SAMPLE_TIME, fXPosGain[0], fXPosGain[1], fXPosGain[2], &fXEncData ,&fXPos, &fXVel, &fXAcc, &x_data);
 800ba42:	4b96      	ldr	r3, [pc, #600]	; (800bc9c <SYSSystemInit+0x340>)
 800ba44:	edd3 7a00 	vldr	s15, [r3]
 800ba48:	4b94      	ldr	r3, [pc, #592]	; (800bc9c <SYSSystemInit+0x340>)
 800ba4a:	ed93 7a01 	vldr	s14, [r3, #4]
 800ba4e:	4b93      	ldr	r3, [pc, #588]	; (800bc9c <SYSSystemInit+0x340>)
 800ba50:	edd3 6a02 	vldr	s13, [r3, #8]
 800ba54:	4b92      	ldr	r3, [pc, #584]	; (800bca0 <SYSSystemInit+0x344>)
 800ba56:	9300      	str	r3, [sp, #0]
 800ba58:	4b92      	ldr	r3, [pc, #584]	; (800bca4 <SYSSystemInit+0x348>)
 800ba5a:	4a93      	ldr	r2, [pc, #588]	; (800bca8 <SYSSystemInit+0x34c>)
 800ba5c:	4993      	ldr	r1, [pc, #588]	; (800bcac <SYSSystemInit+0x350>)
 800ba5e:	4894      	ldr	r0, [pc, #592]	; (800bcb0 <SYSSystemInit+0x354>)
 800ba60:	eef0 1a66 	vmov.f32	s3, s13
 800ba64:	eeb0 1a47 	vmov.f32	s2, s14
 800ba68:	eef0 0a67 	vmov.f32	s1, s15
 800ba6c:	ed9f 0a78 	vldr	s0, [pc, #480]	; 800bc50 <SYSSystemInit+0x2f4>
 800ba70:	f7f6 f90e 	bl	8001c90 <ABTInit>
	ABTEstimateInit(&x_data);
 800ba74:	488a      	ldr	r0, [pc, #552]	; (800bca0 <SYSSystemInit+0x344>)
 800ba76:	f7f6 f938 	bl	8001cea <ABTEstimateInit>

	ABTInit(SAMPLE_TIME, fYPosGain[0], fYPosGain[1], fYPosGain[2], &fYEncData, &fYPos, &fYVel, &fYAcc, &y_data);
 800ba7a:	4b8e      	ldr	r3, [pc, #568]	; (800bcb4 <SYSSystemInit+0x358>)
 800ba7c:	edd3 7a00 	vldr	s15, [r3]
 800ba80:	4b8c      	ldr	r3, [pc, #560]	; (800bcb4 <SYSSystemInit+0x358>)
 800ba82:	ed93 7a01 	vldr	s14, [r3, #4]
 800ba86:	4b8b      	ldr	r3, [pc, #556]	; (800bcb4 <SYSSystemInit+0x358>)
 800ba88:	edd3 6a02 	vldr	s13, [r3, #8]
 800ba8c:	4b8a      	ldr	r3, [pc, #552]	; (800bcb8 <SYSSystemInit+0x35c>)
 800ba8e:	9300      	str	r3, [sp, #0]
 800ba90:	4b8a      	ldr	r3, [pc, #552]	; (800bcbc <SYSSystemInit+0x360>)
 800ba92:	4a8b      	ldr	r2, [pc, #556]	; (800bcc0 <SYSSystemInit+0x364>)
 800ba94:	498b      	ldr	r1, [pc, #556]	; (800bcc4 <SYSSystemInit+0x368>)
 800ba96:	488c      	ldr	r0, [pc, #560]	; (800bcc8 <SYSSystemInit+0x36c>)
 800ba98:	eef0 1a66 	vmov.f32	s3, s13
 800ba9c:	eeb0 1a47 	vmov.f32	s2, s14
 800baa0:	eef0 0a67 	vmov.f32	s1, s15
 800baa4:	ed9f 0a6a 	vldr	s0, [pc, #424]	; 800bc50 <SYSSystemInit+0x2f4>
 800baa8:	f7f6 f8f2 	bl	8001c90 <ABTInit>
	ABTEstimateInit(&y_data);
 800baac:	4882      	ldr	r0, [pc, #520]	; (800bcb8 <SYSSystemInit+0x35c>)
 800baae:	f7f6 f91c 	bl	8001cea <ABTEstimateInit>

	//ROBOCONPID
	/* Left velocity PID*/
	PIDSourceInit(&fFLeftVelErr, &fFLeftVelU, &fleft_vel);
 800bab2:	4a86      	ldr	r2, [pc, #536]	; (800bccc <SYSSystemInit+0x370>)
 800bab4:	4986      	ldr	r1, [pc, #536]	; (800bcd0 <SYSSystemInit+0x374>)
 800bab6:	4887      	ldr	r0, [pc, #540]	; (800bcd4 <SYSSystemInit+0x378>)
 800bab8:	f7f9 ff6a 	bl	8005990 <PIDSourceInit>
	PIDDelayInit(&fleft_vel);
 800babc:	4883      	ldr	r0, [pc, #524]	; (800bccc <SYSSystemInit+0x370>)
 800babe:	f7fa f8fd 	bl	8005cbc <PIDDelayInit>
	PIDGainInit(SAMPLE_TIME, fFLeftVG[0], fFLeftVG[1], fFLeftVG[2], fFLeftVG[3], fFLeftVG[4], fFLeftVG[5], fFLeftVG[6], &fleft_vel);
 800bac2:	4b85      	ldr	r3, [pc, #532]	; (800bcd8 <SYSSystemInit+0x37c>)
 800bac4:	edd3 7a00 	vldr	s15, [r3]
 800bac8:	4b83      	ldr	r3, [pc, #524]	; (800bcd8 <SYSSystemInit+0x37c>)
 800baca:	ed93 7a01 	vldr	s14, [r3, #4]
 800bace:	4b82      	ldr	r3, [pc, #520]	; (800bcd8 <SYSSystemInit+0x37c>)
 800bad0:	edd3 6a02 	vldr	s13, [r3, #8]
 800bad4:	4b80      	ldr	r3, [pc, #512]	; (800bcd8 <SYSSystemInit+0x37c>)
 800bad6:	ed93 6a03 	vldr	s12, [r3, #12]
 800bada:	4b7f      	ldr	r3, [pc, #508]	; (800bcd8 <SYSSystemInit+0x37c>)
 800badc:	edd3 5a04 	vldr	s11, [r3, #16]
 800bae0:	4b7d      	ldr	r3, [pc, #500]	; (800bcd8 <SYSSystemInit+0x37c>)
 800bae2:	ed93 5a05 	vldr	s10, [r3, #20]
 800bae6:	4b7c      	ldr	r3, [pc, #496]	; (800bcd8 <SYSSystemInit+0x37c>)
 800bae8:	edd3 4a06 	vldr	s9, [r3, #24]
 800baec:	4877      	ldr	r0, [pc, #476]	; (800bccc <SYSSystemInit+0x370>)
 800baee:	eef0 3a64 	vmov.f32	s7, s9
 800baf2:	eeb0 3a45 	vmov.f32	s6, s10
 800baf6:	eef0 2a65 	vmov.f32	s5, s11
 800bafa:	eeb0 2a46 	vmov.f32	s4, s12
 800bafe:	eef0 1a66 	vmov.f32	s3, s13
 800bb02:	eeb0 1a47 	vmov.f32	s2, s14
 800bb06:	eef0 0a67 	vmov.f32	s1, s15
 800bb0a:	ed9f 0a51 	vldr	s0, [pc, #324]	; 800bc50 <SYSSystemInit+0x2f4>
 800bb0e:	f7f9 ff51 	bl	80059b4 <PIDGainInit>

	PIDSourceInit(&fBLeftVelErr, &fBLeftVelU, &bleft_vel);
 800bb12:	4a72      	ldr	r2, [pc, #456]	; (800bcdc <SYSSystemInit+0x380>)
 800bb14:	4972      	ldr	r1, [pc, #456]	; (800bce0 <SYSSystemInit+0x384>)
 800bb16:	4873      	ldr	r0, [pc, #460]	; (800bce4 <SYSSystemInit+0x388>)
 800bb18:	f7f9 ff3a 	bl	8005990 <PIDSourceInit>
	PIDDelayInit(&bleft_vel);
 800bb1c:	486f      	ldr	r0, [pc, #444]	; (800bcdc <SYSSystemInit+0x380>)
 800bb1e:	f7fa f8cd 	bl	8005cbc <PIDDelayInit>
	PIDGainInit(SAMPLE_TIME, fBLeftVG[0], fBLeftVG[1], fBLeftVG[2], fBLeftVG[3], fBLeftVG[4], fBLeftVG[5], fBLeftVG[6], &bleft_vel);
 800bb22:	4b71      	ldr	r3, [pc, #452]	; (800bce8 <SYSSystemInit+0x38c>)
 800bb24:	edd3 7a00 	vldr	s15, [r3]
 800bb28:	4b6f      	ldr	r3, [pc, #444]	; (800bce8 <SYSSystemInit+0x38c>)
 800bb2a:	ed93 7a01 	vldr	s14, [r3, #4]
 800bb2e:	4b6e      	ldr	r3, [pc, #440]	; (800bce8 <SYSSystemInit+0x38c>)
 800bb30:	edd3 6a02 	vldr	s13, [r3, #8]
 800bb34:	4b6c      	ldr	r3, [pc, #432]	; (800bce8 <SYSSystemInit+0x38c>)
 800bb36:	ed93 6a03 	vldr	s12, [r3, #12]
 800bb3a:	4b6b      	ldr	r3, [pc, #428]	; (800bce8 <SYSSystemInit+0x38c>)
 800bb3c:	edd3 5a04 	vldr	s11, [r3, #16]
 800bb40:	4b69      	ldr	r3, [pc, #420]	; (800bce8 <SYSSystemInit+0x38c>)
 800bb42:	ed93 5a05 	vldr	s10, [r3, #20]
 800bb46:	4b68      	ldr	r3, [pc, #416]	; (800bce8 <SYSSystemInit+0x38c>)
 800bb48:	edd3 4a06 	vldr	s9, [r3, #24]
 800bb4c:	4863      	ldr	r0, [pc, #396]	; (800bcdc <SYSSystemInit+0x380>)
 800bb4e:	eef0 3a64 	vmov.f32	s7, s9
 800bb52:	eeb0 3a45 	vmov.f32	s6, s10
 800bb56:	eef0 2a65 	vmov.f32	s5, s11
 800bb5a:	eeb0 2a46 	vmov.f32	s4, s12
 800bb5e:	eef0 1a66 	vmov.f32	s3, s13
 800bb62:	eeb0 1a47 	vmov.f32	s2, s14
 800bb66:	eef0 0a67 	vmov.f32	s1, s15
 800bb6a:	ed9f 0a39 	vldr	s0, [pc, #228]	; 800bc50 <SYSSystemInit+0x2f4>
 800bb6e:	f7f9 ff21 	bl	80059b4 <PIDGainInit>

	/* Right velocity PID*/
	PIDSourceInit(&fFRightVelErr, &fFRightVelU, &fright_vel);
 800bb72:	4a5e      	ldr	r2, [pc, #376]	; (800bcec <SYSSystemInit+0x390>)
 800bb74:	495e      	ldr	r1, [pc, #376]	; (800bcf0 <SYSSystemInit+0x394>)
 800bb76:	485f      	ldr	r0, [pc, #380]	; (800bcf4 <SYSSystemInit+0x398>)
 800bb78:	f7f9 ff0a 	bl	8005990 <PIDSourceInit>
	PIDDelayInit(&fright_vel);
 800bb7c:	485b      	ldr	r0, [pc, #364]	; (800bcec <SYSSystemInit+0x390>)
 800bb7e:	f7fa f89d 	bl	8005cbc <PIDDelayInit>
	PIDGainInit(SAMPLE_TIME, fFRightVG[0], fFRightVG[1], fFRightVG[2], fFRightVG[3], fFRightVG[4], fFRightVG[5], fFRightVG[6], &fright_vel);
 800bb82:	4b5d      	ldr	r3, [pc, #372]	; (800bcf8 <SYSSystemInit+0x39c>)
 800bb84:	edd3 7a00 	vldr	s15, [r3]
 800bb88:	4b5b      	ldr	r3, [pc, #364]	; (800bcf8 <SYSSystemInit+0x39c>)
 800bb8a:	ed93 7a01 	vldr	s14, [r3, #4]
 800bb8e:	4b5a      	ldr	r3, [pc, #360]	; (800bcf8 <SYSSystemInit+0x39c>)
 800bb90:	edd3 6a02 	vldr	s13, [r3, #8]
 800bb94:	4b58      	ldr	r3, [pc, #352]	; (800bcf8 <SYSSystemInit+0x39c>)
 800bb96:	ed93 6a03 	vldr	s12, [r3, #12]
 800bb9a:	4b57      	ldr	r3, [pc, #348]	; (800bcf8 <SYSSystemInit+0x39c>)
 800bb9c:	edd3 5a04 	vldr	s11, [r3, #16]
 800bba0:	4b55      	ldr	r3, [pc, #340]	; (800bcf8 <SYSSystemInit+0x39c>)
 800bba2:	ed93 5a05 	vldr	s10, [r3, #20]
 800bba6:	4b54      	ldr	r3, [pc, #336]	; (800bcf8 <SYSSystemInit+0x39c>)
 800bba8:	edd3 4a06 	vldr	s9, [r3, #24]
 800bbac:	484f      	ldr	r0, [pc, #316]	; (800bcec <SYSSystemInit+0x390>)
 800bbae:	eef0 3a64 	vmov.f32	s7, s9
 800bbb2:	eeb0 3a45 	vmov.f32	s6, s10
 800bbb6:	eef0 2a65 	vmov.f32	s5, s11
 800bbba:	eeb0 2a46 	vmov.f32	s4, s12
 800bbbe:	eef0 1a66 	vmov.f32	s3, s13
 800bbc2:	eeb0 1a47 	vmov.f32	s2, s14
 800bbc6:	eef0 0a67 	vmov.f32	s1, s15
 800bbca:	ed9f 0a21 	vldr	s0, [pc, #132]	; 800bc50 <SYSSystemInit+0x2f4>
 800bbce:	f7f9 fef1 	bl	80059b4 <PIDGainInit>

	PIDSourceInit(&fBRightVelErr, &fBRightVelU, &bright_vel);
 800bbd2:	4a4a      	ldr	r2, [pc, #296]	; (800bcfc <SYSSystemInit+0x3a0>)
 800bbd4:	494a      	ldr	r1, [pc, #296]	; (800bd00 <SYSSystemInit+0x3a4>)
 800bbd6:	484b      	ldr	r0, [pc, #300]	; (800bd04 <SYSSystemInit+0x3a8>)
 800bbd8:	f7f9 feda 	bl	8005990 <PIDSourceInit>
	PIDDelayInit(&bright_vel);
 800bbdc:	4847      	ldr	r0, [pc, #284]	; (800bcfc <SYSSystemInit+0x3a0>)
 800bbde:	f7fa f86d 	bl	8005cbc <PIDDelayInit>
	PIDGainInit(SAMPLE_TIME, fBRightVG[0], fBRightVG[1], fBRightVG[2], fBRightVG[3], fBRightVG[4], fBRightVG[5], fBRightVG[6], &bright_vel);
 800bbe2:	4b49      	ldr	r3, [pc, #292]	; (800bd08 <SYSSystemInit+0x3ac>)
 800bbe4:	edd3 7a00 	vldr	s15, [r3]
 800bbe8:	4b47      	ldr	r3, [pc, #284]	; (800bd08 <SYSSystemInit+0x3ac>)
 800bbea:	ed93 7a01 	vldr	s14, [r3, #4]
 800bbee:	4b46      	ldr	r3, [pc, #280]	; (800bd08 <SYSSystemInit+0x3ac>)
 800bbf0:	edd3 6a02 	vldr	s13, [r3, #8]
 800bbf4:	4b44      	ldr	r3, [pc, #272]	; (800bd08 <SYSSystemInit+0x3ac>)
 800bbf6:	ed93 6a03 	vldr	s12, [r3, #12]
 800bbfa:	4b43      	ldr	r3, [pc, #268]	; (800bd08 <SYSSystemInit+0x3ac>)
 800bbfc:	edd3 5a04 	vldr	s11, [r3, #16]
 800bc00:	4b41      	ldr	r3, [pc, #260]	; (800bd08 <SYSSystemInit+0x3ac>)
 800bc02:	ed93 5a05 	vldr	s10, [r3, #20]
 800bc06:	4b40      	ldr	r3, [pc, #256]	; (800bd08 <SYSSystemInit+0x3ac>)
 800bc08:	edd3 4a06 	vldr	s9, [r3, #24]
 800bc0c:	483b      	ldr	r0, [pc, #236]	; (800bcfc <SYSSystemInit+0x3a0>)
 800bc0e:	eef0 3a64 	vmov.f32	s7, s9
 800bc12:	eeb0 3a45 	vmov.f32	s6, s10
 800bc16:	eef0 2a65 	vmov.f32	s5, s11
 800bc1a:	eeb0 2a46 	vmov.f32	s4, s12
 800bc1e:	eef0 1a66 	vmov.f32	s3, s13
 800bc22:	eeb0 1a47 	vmov.f32	s2, s14
 800bc26:	eef0 0a67 	vmov.f32	s1, s15
 800bc2a:	ed9f 0a09 	vldr	s0, [pc, #36]	; 800bc50 <SYSSystemInit+0x2f4>
 800bc2e:	f7f9 fec1 	bl	80059b4 <PIDGainInit>
}
 800bc32:	bf00      	nop
 800bc34:	46bd      	mov	sp, r7
 800bc36:	bd80      	pop	{r7, pc}
 800bc38:	2000001c 	.word	0x2000001c
 800bc3c:	20000890 	.word	0x20000890
 800bc40:	20000c4c 	.word	0x20000c4c
 800bc44:	20000c3c 	.word	0x20000c3c
 800bc48:	20000c2c 	.word	0x20000c2c
 800bc4c:	20000c1c 	.word	0x20000c1c
 800bc50:	3ba3d70a 	.word	0x3ba3d70a
 800bc54:	20000034 	.word	0x20000034
 800bc58:	200008d0 	.word	0x200008d0
 800bc5c:	20000c54 	.word	0x20000c54
 800bc60:	20000c44 	.word	0x20000c44
 800bc64:	20000c34 	.word	0x20000c34
 800bc68:	20000c24 	.word	0x20000c24
 800bc6c:	20000028 	.word	0x20000028
 800bc70:	200008b0 	.word	0x200008b0
 800bc74:	20000c50 	.word	0x20000c50
 800bc78:	20000c40 	.word	0x20000c40
 800bc7c:	20000c30 	.word	0x20000c30
 800bc80:	20000c20 	.word	0x20000c20
 800bc84:	20000040 	.word	0x20000040
 800bc88:	200008f0 	.word	0x200008f0
 800bc8c:	20000c58 	.word	0x20000c58
 800bc90:	20000c48 	.word	0x20000c48
 800bc94:	20000c38 	.word	0x20000c38
 800bc98:	20000c28 	.word	0x20000c28
 800bc9c:	2000004c 	.word	0x2000004c
 800bca0:	20000910 	.word	0x20000910
 800bca4:	20000c88 	.word	0x20000c88
 800bca8:	20000c7c 	.word	0x20000c7c
 800bcac:	20000c74 	.word	0x20000c74
 800bcb0:	20000c6c 	.word	0x20000c6c
 800bcb4:	20000058 	.word	0x20000058
 800bcb8:	20000930 	.word	0x20000930
 800bcbc:	20000c8c 	.word	0x20000c8c
 800bcc0:	20000c80 	.word	0x20000c80
 800bcc4:	20000c78 	.word	0x20000c78
 800bcc8:	20000c70 	.word	0x20000c70
 800bccc:	20000950 	.word	0x20000950
 800bcd0:	20000ca0 	.word	0x20000ca0
 800bcd4:	20000cb0 	.word	0x20000cb0
 800bcd8:	20000064 	.word	0x20000064
 800bcdc:	200009f8 	.word	0x200009f8
 800bce0:	20000ca8 	.word	0x20000ca8
 800bce4:	20000cb8 	.word	0x20000cb8
 800bce8:	2000009c 	.word	0x2000009c
 800bcec:	200009a4 	.word	0x200009a4
 800bcf0:	20000ca4 	.word	0x20000ca4
 800bcf4:	20000cb4 	.word	0x20000cb4
 800bcf8:	20000080 	.word	0x20000080
 800bcfc:	20000a4c 	.word	0x20000a4c
 800bd00:	20000cac 	.word	0x20000cac
 800bd04:	20000cbc 	.word	0x20000cbc
 800bd08:	200000b8 	.word	0x200000b8

0800bd0c <SYSSystem5ms>:

void SYSSystem5ms(void)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	ed2d 8b02 	vpush	{d8}
 800bd12:	af00      	add	r7, sp, #0
	/* Obtain position for left and right */
	fFLeftPosData = fFPtd * (QEIRead(QEI6) - MIN_POSCNT);
 800bd14:	2006      	movs	r0, #6
 800bd16:	f7f7 fc0f 	bl	8003538 <QEIRead>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 800bd20:	ee07 3a90 	vmov	s15, r3
 800bd24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bd28:	4b64      	ldr	r3, [pc, #400]	; (800bebc <SYSSystem5ms+0x1b0>)
 800bd2a:	edd3 7a00 	vldr	s15, [r3]
 800bd2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd32:	4b63      	ldr	r3, [pc, #396]	; (800bec0 <SYSSystem5ms+0x1b4>)
 800bd34:	edc3 7a00 	vstr	s15, [r3]
	fFRightPosData = fFKcd * fFPtd * (QEIRead(QEI4) - MIN_POSCNT);
 800bd38:	4b62      	ldr	r3, [pc, #392]	; (800bec4 <SYSSystem5ms+0x1b8>)
 800bd3a:	ed93 7a00 	vldr	s14, [r3]
 800bd3e:	4b5f      	ldr	r3, [pc, #380]	; (800bebc <SYSSystem5ms+0x1b0>)
 800bd40:	edd3 7a00 	vldr	s15, [r3]
 800bd44:	ee27 8a27 	vmul.f32	s16, s14, s15
 800bd48:	2004      	movs	r0, #4
 800bd4a:	f7f7 fbf5 	bl	8003538 <QEIRead>
 800bd4e:	4603      	mov	r3, r0
 800bd50:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 800bd54:	ee07 3a90 	vmov	s15, r3
 800bd58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bd5c:	ee68 7a27 	vmul.f32	s15, s16, s15
 800bd60:	4b59      	ldr	r3, [pc, #356]	; (800bec8 <SYSSystem5ms+0x1bc>)
 800bd62:	edc3 7a00 	vstr	s15, [r3]

	fBLeftPosData = fBPtd * (QEIRead(QEI1) -MIN_POSCNT);
 800bd66:	2001      	movs	r0, #1
 800bd68:	f7f7 fbe6 	bl	8003538 <QEIRead>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 800bd72:	ee07 3a90 	vmov	s15, r3
 800bd76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bd7a:	4b54      	ldr	r3, [pc, #336]	; (800becc <SYSSystem5ms+0x1c0>)
 800bd7c:	edd3 7a00 	vldr	s15, [r3]
 800bd80:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd84:	4b52      	ldr	r3, [pc, #328]	; (800bed0 <SYSSystem5ms+0x1c4>)
 800bd86:	edc3 7a00 	vstr	s15, [r3]
	fBRightPosData = fBKcd * fBPtd * (QEIRead(QEI3) - MIN_POSCNT);
 800bd8a:	4b52      	ldr	r3, [pc, #328]	; (800bed4 <SYSSystem5ms+0x1c8>)
 800bd8c:	ed93 7a00 	vldr	s14, [r3]
 800bd90:	4b4e      	ldr	r3, [pc, #312]	; (800becc <SYSSystem5ms+0x1c0>)
 800bd92:	edd3 7a00 	vldr	s15, [r3]
 800bd96:	ee27 8a27 	vmul.f32	s16, s14, s15
 800bd9a:	2003      	movs	r0, #3
 800bd9c:	f7f7 fbcc 	bl	8003538 <QEIRead>
 800bda0:	4603      	mov	r3, r0
 800bda2:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 800bda6:	ee07 3a90 	vmov	s15, r3
 800bdaa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bdae:	ee68 7a27 	vmul.f32	s15, s16, s15
 800bdb2:	4b49      	ldr	r3, [pc, #292]	; (800bed8 <SYSSystem5ms+0x1cc>)
 800bdb4:	edc3 7a00 	vstr	s15, [r3]

	fXEncData = xPtd * (QEIRead(QEI2) - MIN_POSCNT);
 800bdb8:	2002      	movs	r0, #2
 800bdba:	f7f7 fbbd 	bl	8003538 <QEIRead>
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 800bdc4:	ee07 3a90 	vmov	s15, r3
 800bdc8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bdcc:	4b43      	ldr	r3, [pc, #268]	; (800bedc <SYSSystem5ms+0x1d0>)
 800bdce:	edd3 7a00 	vldr	s15, [r3]
 800bdd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bdd6:	4b42      	ldr	r3, [pc, #264]	; (800bee0 <SYSSystem5ms+0x1d4>)
 800bdd8:	edc3 7a00 	vstr	s15, [r3]
	fYEncData = yPtd * (QEIRead(QEI5) - MIN_POSCNT);
 800bddc:	2005      	movs	r0, #5
 800bdde:	f7f7 fbab 	bl	8003538 <QEIRead>
 800bde2:	4603      	mov	r3, r0
 800bde4:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 800bde8:	ee07 3a90 	vmov	s15, r3
 800bdec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bdf0:	4b3c      	ldr	r3, [pc, #240]	; (800bee4 <SYSSystem5ms+0x1d8>)
 800bdf2:	edd3 7a00 	vldr	s15, [r3]
 800bdf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bdfa:	4b3b      	ldr	r3, [pc, #236]	; (800bee8 <SYSSystem5ms+0x1dc>)
 800bdfc:	edc3 7a00 	vstr	s15, [r3]

	/* ABT filter */
	ABT(&fleft_pos_data);
 800be00:	483a      	ldr	r0, [pc, #232]	; (800beec <SYSSystem5ms+0x1e0>)
 800be02:	f7f5 ff8b 	bl	8001d1c <ABT>
	ABT(&fright_pos_data);
 800be06:	483a      	ldr	r0, [pc, #232]	; (800bef0 <SYSSystem5ms+0x1e4>)
 800be08:	f7f5 ff88 	bl	8001d1c <ABT>

	ABT(&bleft_pos_data);
 800be0c:	4839      	ldr	r0, [pc, #228]	; (800bef4 <SYSSystem5ms+0x1e8>)
 800be0e:	f7f5 ff85 	bl	8001d1c <ABT>
	ABT(&bright_pos_data);
 800be12:	4839      	ldr	r0, [pc, #228]	; (800bef8 <SYSSystem5ms+0x1ec>)
 800be14:	f7f5 ff82 	bl	8001d1c <ABT>

	ABT(&x_data);
 800be18:	4838      	ldr	r0, [pc, #224]	; (800befc <SYSSystem5ms+0x1f0>)
 800be1a:	f7f5 ff7f 	bl	8001d1c <ABT>
	ABT(&y_data);
 800be1e:	4838      	ldr	r0, [pc, #224]	; (800bf00 <SYSSystem5ms+0x1f4>)
 800be20:	f7f5 ff7c 	bl	8001d1c <ABT>

	//	fyaw = Read_IMU();
//	fyaw = (fyaw <= 180.0) ? fyaw : fyaw - 360;
//	fyaw = (fyaw >= 0.0) ? fyaw : 360.0 + fyaw;

	if (sys.activate){
 800be24:	4b37      	ldr	r3, [pc, #220]	; (800bf04 <SYSSystem5ms+0x1f8>)
 800be26:	781b      	ldrb	r3, [r3, #0]
 800be28:	f003 0301 	and.w	r3, r3, #1
 800be2c:	b2db      	uxtb	r3, r3
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d03e      	beq.n	800beb0 <SYSSystem5ms+0x1a4>
		//After finish running your task, reset UF.user flag to
		//enable it to go to UserFinish state

		//UserEnd
		if (sys.vel_flag){
 800be32:	4b34      	ldr	r3, [pc, #208]	; (800bf04 <SYSSystem5ms+0x1f8>)
 800be34:	781b      	ldrb	r3, [r3, #0]
 800be36:	f003 0304 	and.w	r3, r3, #4
 800be3a:	b2db      	uxtb	r3, r3
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d037      	beq.n	800beb0 <SYSSystem5ms+0x1a4>
			fFLeftVelErr = fFLeftVelR - fFLeftVel;
 800be40:	4b31      	ldr	r3, [pc, #196]	; (800bf08 <SYSSystem5ms+0x1fc>)
 800be42:	ed93 7a00 	vldr	s14, [r3]
 800be46:	4b31      	ldr	r3, [pc, #196]	; (800bf0c <SYSSystem5ms+0x200>)
 800be48:	edd3 7a00 	vldr	s15, [r3]
 800be4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800be50:	4b2f      	ldr	r3, [pc, #188]	; (800bf10 <SYSSystem5ms+0x204>)
 800be52:	edc3 7a00 	vstr	s15, [r3]
			fBLeftVelErr = fBLeftVelR - fBLeftVel;
 800be56:	4b2f      	ldr	r3, [pc, #188]	; (800bf14 <SYSSystem5ms+0x208>)
 800be58:	ed93 7a00 	vldr	s14, [r3]
 800be5c:	4b2e      	ldr	r3, [pc, #184]	; (800bf18 <SYSSystem5ms+0x20c>)
 800be5e:	edd3 7a00 	vldr	s15, [r3]
 800be62:	ee77 7a67 	vsub.f32	s15, s14, s15
 800be66:	4b2d      	ldr	r3, [pc, #180]	; (800bf1c <SYSSystem5ms+0x210>)
 800be68:	edc3 7a00 	vstr	s15, [r3]
			fFRightVelErr = fFRightVelR - fFRightVel;
 800be6c:	4b2c      	ldr	r3, [pc, #176]	; (800bf20 <SYSSystem5ms+0x214>)
 800be6e:	ed93 7a00 	vldr	s14, [r3]
 800be72:	4b2c      	ldr	r3, [pc, #176]	; (800bf24 <SYSSystem5ms+0x218>)
 800be74:	edd3 7a00 	vldr	s15, [r3]
 800be78:	ee77 7a67 	vsub.f32	s15, s14, s15
 800be7c:	4b2a      	ldr	r3, [pc, #168]	; (800bf28 <SYSSystem5ms+0x21c>)
 800be7e:	edc3 7a00 	vstr	s15, [r3]
			fBRightVelErr = fBRightVelR - fBRightVel;
 800be82:	4b2a      	ldr	r3, [pc, #168]	; (800bf2c <SYSSystem5ms+0x220>)
 800be84:	ed93 7a00 	vldr	s14, [r3]
 800be88:	4b29      	ldr	r3, [pc, #164]	; (800bf30 <SYSSystem5ms+0x224>)
 800be8a:	edd3 7a00 	vldr	s15, [r3]
 800be8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800be92:	4b28      	ldr	r3, [pc, #160]	; (800bf34 <SYSSystem5ms+0x228>)
 800be94:	edc3 7a00 	vstr	s15, [r3]

			PID(&fleft_vel);
 800be98:	4827      	ldr	r0, [pc, #156]	; (800bf38 <SYSSystem5ms+0x22c>)
 800be9a:	f7f9 ff2d 	bl	8005cf8 <PID>
			PID(&bleft_vel);
 800be9e:	4827      	ldr	r0, [pc, #156]	; (800bf3c <SYSSystem5ms+0x230>)
 800bea0:	f7f9 ff2a 	bl	8005cf8 <PID>
			PID(&fright_vel);
 800bea4:	4826      	ldr	r0, [pc, #152]	; (800bf40 <SYSSystem5ms+0x234>)
 800bea6:	f7f9 ff27 	bl	8005cf8 <PID>
			PID(&bright_vel);
 800beaa:	4826      	ldr	r0, [pc, #152]	; (800bf44 <SYSSystem5ms+0x238>)
 800beac:	f7f9 ff24 	bl	8005cf8 <PID>
		}
	}
}
 800beb0:	bf00      	nop
 800beb2:	46bd      	mov	sp, r7
 800beb4:	ecbd 8b02 	vpop	{d8}
 800beb8:	bd80      	pop	{r7, pc}
 800beba:	bf00      	nop
 800bebc:	20000bf0 	.word	0x20000bf0
 800bec0:	20000c1c 	.word	0x20000c1c
 800bec4:	20000bf4 	.word	0x20000bf4
 800bec8:	20000c20 	.word	0x20000c20
 800becc:	20000bf8 	.word	0x20000bf8
 800bed0:	20000c24 	.word	0x20000c24
 800bed4:	20000bfc 	.word	0x20000bfc
 800bed8:	20000c28 	.word	0x20000c28
 800bedc:	20000c00 	.word	0x20000c00
 800bee0:	20000c6c 	.word	0x20000c6c
 800bee4:	20000c04 	.word	0x20000c04
 800bee8:	20000c70 	.word	0x20000c70
 800beec:	20000890 	.word	0x20000890
 800bef0:	200008b0 	.word	0x200008b0
 800bef4:	200008d0 	.word	0x200008d0
 800bef8:	200008f0 	.word	0x200008f0
 800befc:	20000910 	.word	0x20000910
 800bf00:	20000930 	.word	0x20000930
 800bf04:	2000088c 	.word	0x2000088c
 800bf08:	20000c90 	.word	0x20000c90
 800bf0c:	20000c3c 	.word	0x20000c3c
 800bf10:	20000cb0 	.word	0x20000cb0
 800bf14:	20000c98 	.word	0x20000c98
 800bf18:	20000c44 	.word	0x20000c44
 800bf1c:	20000cb8 	.word	0x20000cb8
 800bf20:	20000c94 	.word	0x20000c94
 800bf24:	20000c40 	.word	0x20000c40
 800bf28:	20000cb4 	.word	0x20000cb4
 800bf2c:	20000c9c 	.word	0x20000c9c
 800bf30:	20000c48 	.word	0x20000c48
 800bf34:	20000cbc 	.word	0x20000cbc
 800bf38:	20000950 	.word	0x20000950
 800bf3c:	200009f8 	.word	0x200009f8
 800bf40:	200009a4 	.word	0x200009a4
 800bf44:	20000a4c 	.word	0x20000a4c

0800bf48 <SYSSystemAct>:
{

}

void SYSSystemAct(void)
{
 800bf48:	b480      	push	{r7}
 800bf4a:	af00      	add	r7, sp, #0
	//front left motor
	if (fFLeftVelU > 0){
 800bf4c:	4bb7      	ldr	r3, [pc, #732]	; (800c22c <SYSSystemAct+0x2e4>)
 800bf4e:	edd3 7a00 	vldr	s15, [r3]
 800bf52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bf56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf5a:	dd25      	ble.n	800bfa8 <SYSSystemAct+0x60>
		if(dev_cfg.motor1_dir == 0){
 800bf5c:	4bb4      	ldr	r3, [pc, #720]	; (800c230 <SYSSystemAct+0x2e8>)
 800bf5e:	78db      	ldrb	r3, [r3, #3]
 800bf60:	f003 0301 	and.w	r3, r3, #1
 800bf64:	b2db      	uxtb	r3, r3
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d10a      	bne.n	800bf80 <SYSSystemAct+0x38>
			SR.cast[0].bit0 = 0;
 800bf6a:	4ab2      	ldr	r2, [pc, #712]	; (800c234 <SYSSystemAct+0x2ec>)
 800bf6c:	7e13      	ldrb	r3, [r2, #24]
 800bf6e:	f36f 0300 	bfc	r3, #0, #1
 800bf72:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit5 = 1;
 800bf74:	4aaf      	ldr	r2, [pc, #700]	; (800c234 <SYSSystemAct+0x2ec>)
 800bf76:	7e13      	ldrb	r3, [r2, #24]
 800bf78:	f043 0320 	orr.w	r3, r3, #32
 800bf7c:	7613      	strb	r3, [r2, #24]
 800bf7e:	e009      	b.n	800bf94 <SYSSystemAct+0x4c>
		} else {
			SR.cast[0].bit0 = 1;
 800bf80:	4aac      	ldr	r2, [pc, #688]	; (800c234 <SYSSystemAct+0x2ec>)
 800bf82:	7e13      	ldrb	r3, [r2, #24]
 800bf84:	f043 0301 	orr.w	r3, r3, #1
 800bf88:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit5 = 0;
 800bf8a:	4aaa      	ldr	r2, [pc, #680]	; (800c234 <SYSSystemAct+0x2ec>)
 800bf8c:	7e13      	ldrb	r3, [r2, #24]
 800bf8e:	f36f 1345 	bfc	r3, #5, #1
 800bf92:	7613      	strb	r3, [r2, #24]
		}
		P1DC1 = (unsigned int) fFLeftVelU;
 800bf94:	4ba8      	ldr	r3, [pc, #672]	; (800c238 <SYSSystemAct+0x2f0>)
 800bf96:	4aa5      	ldr	r2, [pc, #660]	; (800c22c <SYSSystemAct+0x2e4>)
 800bf98:	edd2 7a00 	vldr	s15, [r2]
 800bf9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bfa0:	ee17 2a90 	vmov	r2, s15
 800bfa4:	635a      	str	r2, [r3, #52]	; 0x34
 800bfa6:	e03c      	b.n	800c022 <SYSSystemAct+0xda>
	} else if (fFLeftVelU < 0){	/* backward */
 800bfa8:	4ba0      	ldr	r3, [pc, #640]	; (800c22c <SYSSystemAct+0x2e4>)
 800bfaa:	edd3 7a00 	vldr	s15, [r3]
 800bfae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bfb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfb6:	d527      	bpl.n	800c008 <SYSSystemAct+0xc0>
		if(dev_cfg.motor1_dir == 0){
 800bfb8:	4b9d      	ldr	r3, [pc, #628]	; (800c230 <SYSSystemAct+0x2e8>)
 800bfba:	78db      	ldrb	r3, [r3, #3]
 800bfbc:	f003 0301 	and.w	r3, r3, #1
 800bfc0:	b2db      	uxtb	r3, r3
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d10a      	bne.n	800bfdc <SYSSystemAct+0x94>
			SR.cast[0].bit0 = 1;
 800bfc6:	4a9b      	ldr	r2, [pc, #620]	; (800c234 <SYSSystemAct+0x2ec>)
 800bfc8:	7e13      	ldrb	r3, [r2, #24]
 800bfca:	f043 0301 	orr.w	r3, r3, #1
 800bfce:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit5 = 0;
 800bfd0:	4a98      	ldr	r2, [pc, #608]	; (800c234 <SYSSystemAct+0x2ec>)
 800bfd2:	7e13      	ldrb	r3, [r2, #24]
 800bfd4:	f36f 1345 	bfc	r3, #5, #1
 800bfd8:	7613      	strb	r3, [r2, #24]
 800bfda:	e009      	b.n	800bff0 <SYSSystemAct+0xa8>
		} else {
			SR.cast[0].bit0 = 0;
 800bfdc:	4a95      	ldr	r2, [pc, #596]	; (800c234 <SYSSystemAct+0x2ec>)
 800bfde:	7e13      	ldrb	r3, [r2, #24]
 800bfe0:	f36f 0300 	bfc	r3, #0, #1
 800bfe4:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit5 = 1;
 800bfe6:	4a93      	ldr	r2, [pc, #588]	; (800c234 <SYSSystemAct+0x2ec>)
 800bfe8:	7e13      	ldrb	r3, [r2, #24]
 800bfea:	f043 0320 	orr.w	r3, r3, #32
 800bfee:	7613      	strb	r3, [r2, #24]
		}
		P1DC1 = (unsigned int) -fFLeftVelU;
 800bff0:	4b91      	ldr	r3, [pc, #580]	; (800c238 <SYSSystemAct+0x2f0>)
 800bff2:	4a8e      	ldr	r2, [pc, #568]	; (800c22c <SYSSystemAct+0x2e4>)
 800bff4:	edd2 7a00 	vldr	s15, [r2]
 800bff8:	eef1 7a67 	vneg.f32	s15, s15
 800bffc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c000:	ee17 2a90 	vmov	r2, s15
 800c004:	635a      	str	r2, [r3, #52]	; 0x34
 800c006:	e00c      	b.n	800c022 <SYSSystemAct+0xda>
	} else {
		SR.cast[0].bit0 = 1;
 800c008:	4a8a      	ldr	r2, [pc, #552]	; (800c234 <SYSSystemAct+0x2ec>)
 800c00a:	7e13      	ldrb	r3, [r2, #24]
 800c00c:	f043 0301 	orr.w	r3, r3, #1
 800c010:	7613      	strb	r3, [r2, #24]
		SR.cast[0].bit5 = 1;
 800c012:	4a88      	ldr	r2, [pc, #544]	; (800c234 <SYSSystemAct+0x2ec>)
 800c014:	7e13      	ldrb	r3, [r2, #24]
 800c016:	f043 0320 	orr.w	r3, r3, #32
 800c01a:	7613      	strb	r3, [r2, #24]
		P1DC1 = 0;
 800c01c:	4b86      	ldr	r3, [pc, #536]	; (800c238 <SYSSystemAct+0x2f0>)
 800c01e:	2200      	movs	r2, #0
 800c020:	635a      	str	r2, [r3, #52]	; 0x34
	}

	//front right motor
	if (fFRightVelU > 0) {
 800c022:	4b86      	ldr	r3, [pc, #536]	; (800c23c <SYSSystemAct+0x2f4>)
 800c024:	edd3 7a00 	vldr	s15, [r3]
 800c028:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c02c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c030:	dd25      	ble.n	800c07e <SYSSystemAct+0x136>
		if (dev_cfg.motor2_dir == 0) {
 800c032:	4b7f      	ldr	r3, [pc, #508]	; (800c230 <SYSSystemAct+0x2e8>)
 800c034:	78db      	ldrb	r3, [r3, #3]
 800c036:	f003 0302 	and.w	r3, r3, #2
 800c03a:	b2db      	uxtb	r3, r3
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d10a      	bne.n	800c056 <SYSSystemAct+0x10e>
			SR.cast[0].bit6 = 0;
 800c040:	4a7c      	ldr	r2, [pc, #496]	; (800c234 <SYSSystemAct+0x2ec>)
 800c042:	7e13      	ldrb	r3, [r2, #24]
 800c044:	f36f 1386 	bfc	r3, #6, #1
 800c048:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit7 = 1;
 800c04a:	4a7a      	ldr	r2, [pc, #488]	; (800c234 <SYSSystemAct+0x2ec>)
 800c04c:	7e13      	ldrb	r3, [r2, #24]
 800c04e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c052:	7613      	strb	r3, [r2, #24]
 800c054:	e009      	b.n	800c06a <SYSSystemAct+0x122>
		} else {
			SR.cast[0].bit6 = 1;
 800c056:	4a77      	ldr	r2, [pc, #476]	; (800c234 <SYSSystemAct+0x2ec>)
 800c058:	7e13      	ldrb	r3, [r2, #24]
 800c05a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c05e:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit7 = 0;
 800c060:	4a74      	ldr	r2, [pc, #464]	; (800c234 <SYSSystemAct+0x2ec>)
 800c062:	7e13      	ldrb	r3, [r2, #24]
 800c064:	f36f 13c7 	bfc	r3, #7, #1
 800c068:	7613      	strb	r3, [r2, #24]
		}
		P1DC2 = (unsigned int) fFRightVelU;
 800c06a:	4b73      	ldr	r3, [pc, #460]	; (800c238 <SYSSystemAct+0x2f0>)
 800c06c:	4a73      	ldr	r2, [pc, #460]	; (800c23c <SYSSystemAct+0x2f4>)
 800c06e:	edd2 7a00 	vldr	s15, [r2]
 800c072:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c076:	ee17 2a90 	vmov	r2, s15
 800c07a:	639a      	str	r2, [r3, #56]	; 0x38
 800c07c:	e03c      	b.n	800c0f8 <SYSSystemAct+0x1b0>
	} else if (fFRightVelU < 0) {
 800c07e:	4b6f      	ldr	r3, [pc, #444]	; (800c23c <SYSSystemAct+0x2f4>)
 800c080:	edd3 7a00 	vldr	s15, [r3]
 800c084:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c08c:	d527      	bpl.n	800c0de <SYSSystemAct+0x196>
		if (dev_cfg.motor2_dir == 0) {
 800c08e:	4b68      	ldr	r3, [pc, #416]	; (800c230 <SYSSystemAct+0x2e8>)
 800c090:	78db      	ldrb	r3, [r3, #3]
 800c092:	f003 0302 	and.w	r3, r3, #2
 800c096:	b2db      	uxtb	r3, r3
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d10a      	bne.n	800c0b2 <SYSSystemAct+0x16a>
			SR.cast[0].bit6 = 1;
 800c09c:	4a65      	ldr	r2, [pc, #404]	; (800c234 <SYSSystemAct+0x2ec>)
 800c09e:	7e13      	ldrb	r3, [r2, #24]
 800c0a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c0a4:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit7 = 0;
 800c0a6:	4a63      	ldr	r2, [pc, #396]	; (800c234 <SYSSystemAct+0x2ec>)
 800c0a8:	7e13      	ldrb	r3, [r2, #24]
 800c0aa:	f36f 13c7 	bfc	r3, #7, #1
 800c0ae:	7613      	strb	r3, [r2, #24]
 800c0b0:	e009      	b.n	800c0c6 <SYSSystemAct+0x17e>
		} else {
			SR.cast[0].bit6 = 0;
 800c0b2:	4a60      	ldr	r2, [pc, #384]	; (800c234 <SYSSystemAct+0x2ec>)
 800c0b4:	7e13      	ldrb	r3, [r2, #24]
 800c0b6:	f36f 1386 	bfc	r3, #6, #1
 800c0ba:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit7 = 1;
 800c0bc:	4a5d      	ldr	r2, [pc, #372]	; (800c234 <SYSSystemAct+0x2ec>)
 800c0be:	7e13      	ldrb	r3, [r2, #24]
 800c0c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0c4:	7613      	strb	r3, [r2, #24]
		}
		P1DC2 = (unsigned int) -fFRightVelU;
 800c0c6:	4b5c      	ldr	r3, [pc, #368]	; (800c238 <SYSSystemAct+0x2f0>)
 800c0c8:	4a5c      	ldr	r2, [pc, #368]	; (800c23c <SYSSystemAct+0x2f4>)
 800c0ca:	edd2 7a00 	vldr	s15, [r2]
 800c0ce:	eef1 7a67 	vneg.f32	s15, s15
 800c0d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c0d6:	ee17 2a90 	vmov	r2, s15
 800c0da:	639a      	str	r2, [r3, #56]	; 0x38
 800c0dc:	e00c      	b.n	800c0f8 <SYSSystemAct+0x1b0>
	} else {	/* stop */
		SR.cast[0].bit6 = 1;
 800c0de:	4a55      	ldr	r2, [pc, #340]	; (800c234 <SYSSystemAct+0x2ec>)
 800c0e0:	7e13      	ldrb	r3, [r2, #24]
 800c0e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c0e6:	7613      	strb	r3, [r2, #24]
		SR.cast[0].bit7 = 1;
 800c0e8:	4a52      	ldr	r2, [pc, #328]	; (800c234 <SYSSystemAct+0x2ec>)
 800c0ea:	7e13      	ldrb	r3, [r2, #24]
 800c0ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0f0:	7613      	strb	r3, [r2, #24]
		P1DC2 = 0;
 800c0f2:	4b51      	ldr	r3, [pc, #324]	; (800c238 <SYSSystemAct+0x2f0>)
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	639a      	str	r2, [r3, #56]	; 0x38
	}

	//back left motor
	if (fBLeftVelU > 0){
 800c0f8:	4b51      	ldr	r3, [pc, #324]	; (800c240 <SYSSystemAct+0x2f8>)
 800c0fa:	edd3 7a00 	vldr	s15, [r3]
 800c0fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c106:	dd25      	ble.n	800c154 <SYSSystemAct+0x20c>
		if (dev_cfg.motor3_dir == 0) {
 800c108:	4b49      	ldr	r3, [pc, #292]	; (800c230 <SYSSystemAct+0x2e8>)
 800c10a:	78db      	ldrb	r3, [r3, #3]
 800c10c:	f003 0304 	and.w	r3, r3, #4
 800c110:	b2db      	uxtb	r3, r3
 800c112:	2b00      	cmp	r3, #0
 800c114:	d10a      	bne.n	800c12c <SYSSystemAct+0x1e4>
			SR.cast[0].bit4 = 0;
 800c116:	4a47      	ldr	r2, [pc, #284]	; (800c234 <SYSSystemAct+0x2ec>)
 800c118:	7e13      	ldrb	r3, [r2, #24]
 800c11a:	f36f 1304 	bfc	r3, #4, #1
 800c11e:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit3 = 1;
 800c120:	4a44      	ldr	r2, [pc, #272]	; (800c234 <SYSSystemAct+0x2ec>)
 800c122:	7e13      	ldrb	r3, [r2, #24]
 800c124:	f043 0308 	orr.w	r3, r3, #8
 800c128:	7613      	strb	r3, [r2, #24]
 800c12a:	e009      	b.n	800c140 <SYSSystemAct+0x1f8>
		} else {
			SR.cast[0].bit4 = 1;
 800c12c:	4a41      	ldr	r2, [pc, #260]	; (800c234 <SYSSystemAct+0x2ec>)
 800c12e:	7e13      	ldrb	r3, [r2, #24]
 800c130:	f043 0310 	orr.w	r3, r3, #16
 800c134:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit3 = 0;
 800c136:	4a3f      	ldr	r2, [pc, #252]	; (800c234 <SYSSystemAct+0x2ec>)
 800c138:	7e13      	ldrb	r3, [r2, #24]
 800c13a:	f36f 03c3 	bfc	r3, #3, #1
 800c13e:	7613      	strb	r3, [r2, #24]
		}
		P1DC3 = (unsigned int) fBLeftVelU;
 800c140:	4b40      	ldr	r3, [pc, #256]	; (800c244 <SYSSystemAct+0x2fc>)
 800c142:	4a3f      	ldr	r2, [pc, #252]	; (800c240 <SYSSystemAct+0x2f8>)
 800c144:	edd2 7a00 	vldr	s15, [r2]
 800c148:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c14c:	ee17 2a90 	vmov	r2, s15
 800c150:	635a      	str	r2, [r3, #52]	; 0x34
 800c152:	e03c      	b.n	800c1ce <SYSSystemAct+0x286>
	} else if (fBLeftVelU < 0){
 800c154:	4b3a      	ldr	r3, [pc, #232]	; (800c240 <SYSSystemAct+0x2f8>)
 800c156:	edd3 7a00 	vldr	s15, [r3]
 800c15a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c15e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c162:	d527      	bpl.n	800c1b4 <SYSSystemAct+0x26c>
		if (dev_cfg.motor3_dir == 0) {
 800c164:	4b32      	ldr	r3, [pc, #200]	; (800c230 <SYSSystemAct+0x2e8>)
 800c166:	78db      	ldrb	r3, [r3, #3]
 800c168:	f003 0304 	and.w	r3, r3, #4
 800c16c:	b2db      	uxtb	r3, r3
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d10a      	bne.n	800c188 <SYSSystemAct+0x240>
			SR.cast[0].bit4 = 1;
 800c172:	4a30      	ldr	r2, [pc, #192]	; (800c234 <SYSSystemAct+0x2ec>)
 800c174:	7e13      	ldrb	r3, [r2, #24]
 800c176:	f043 0310 	orr.w	r3, r3, #16
 800c17a:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit3 = 0;
 800c17c:	4a2d      	ldr	r2, [pc, #180]	; (800c234 <SYSSystemAct+0x2ec>)
 800c17e:	7e13      	ldrb	r3, [r2, #24]
 800c180:	f36f 03c3 	bfc	r3, #3, #1
 800c184:	7613      	strb	r3, [r2, #24]
 800c186:	e009      	b.n	800c19c <SYSSystemAct+0x254>
		} else {
			SR.cast[0].bit4 = 0;
 800c188:	4a2a      	ldr	r2, [pc, #168]	; (800c234 <SYSSystemAct+0x2ec>)
 800c18a:	7e13      	ldrb	r3, [r2, #24]
 800c18c:	f36f 1304 	bfc	r3, #4, #1
 800c190:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit3 = 1;
 800c192:	4a28      	ldr	r2, [pc, #160]	; (800c234 <SYSSystemAct+0x2ec>)
 800c194:	7e13      	ldrb	r3, [r2, #24]
 800c196:	f043 0308 	orr.w	r3, r3, #8
 800c19a:	7613      	strb	r3, [r2, #24]
		}
		P1DC3 = (unsigned int) -fBLeftVelU;
 800c19c:	4b29      	ldr	r3, [pc, #164]	; (800c244 <SYSSystemAct+0x2fc>)
 800c19e:	4a28      	ldr	r2, [pc, #160]	; (800c240 <SYSSystemAct+0x2f8>)
 800c1a0:	edd2 7a00 	vldr	s15, [r2]
 800c1a4:	eef1 7a67 	vneg.f32	s15, s15
 800c1a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c1ac:	ee17 2a90 	vmov	r2, s15
 800c1b0:	635a      	str	r2, [r3, #52]	; 0x34
 800c1b2:	e00c      	b.n	800c1ce <SYSSystemAct+0x286>
	} else {	/* stop */
		SR.cast[0].bit4 = 1;
 800c1b4:	4a1f      	ldr	r2, [pc, #124]	; (800c234 <SYSSystemAct+0x2ec>)
 800c1b6:	7e13      	ldrb	r3, [r2, #24]
 800c1b8:	f043 0310 	orr.w	r3, r3, #16
 800c1bc:	7613      	strb	r3, [r2, #24]
		SR.cast[0].bit3 = 1;
 800c1be:	4a1d      	ldr	r2, [pc, #116]	; (800c234 <SYSSystemAct+0x2ec>)
 800c1c0:	7e13      	ldrb	r3, [r2, #24]
 800c1c2:	f043 0308 	orr.w	r3, r3, #8
 800c1c6:	7613      	strb	r3, [r2, #24]
		P1DC3 = 0;
 800c1c8:	4b1e      	ldr	r3, [pc, #120]	; (800c244 <SYSSystemAct+0x2fc>)
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	635a      	str	r2, [r3, #52]	; 0x34
	}

	//back right motor
	if (fBRightVelU > 0){	/* forward */
 800c1ce:	4b1e      	ldr	r3, [pc, #120]	; (800c248 <SYSSystemAct+0x300>)
 800c1d0:	edd3 7a00 	vldr	s15, [r3]
 800c1d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c1d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1dc:	dd36      	ble.n	800c24c <SYSSystemAct+0x304>
		if (dev_cfg.motor4_dir == 0){
 800c1de:	4b14      	ldr	r3, [pc, #80]	; (800c230 <SYSSystemAct+0x2e8>)
 800c1e0:	78db      	ldrb	r3, [r3, #3]
 800c1e2:	f003 0308 	and.w	r3, r3, #8
 800c1e6:	b2db      	uxtb	r3, r3
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d10a      	bne.n	800c202 <SYSSystemAct+0x2ba>
			SR.cast[0].bit1 = 0;
 800c1ec:	4a11      	ldr	r2, [pc, #68]	; (800c234 <SYSSystemAct+0x2ec>)
 800c1ee:	7e13      	ldrb	r3, [r2, #24]
 800c1f0:	f36f 0341 	bfc	r3, #1, #1
 800c1f4:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit2 = 1;
 800c1f6:	4a0f      	ldr	r2, [pc, #60]	; (800c234 <SYSSystemAct+0x2ec>)
 800c1f8:	7e13      	ldrb	r3, [r2, #24]
 800c1fa:	f043 0304 	orr.w	r3, r3, #4
 800c1fe:	7613      	strb	r3, [r2, #24]
 800c200:	e009      	b.n	800c216 <SYSSystemAct+0x2ce>
		} else {
			SR.cast[0].bit1 = 1;
 800c202:	4a0c      	ldr	r2, [pc, #48]	; (800c234 <SYSSystemAct+0x2ec>)
 800c204:	7e13      	ldrb	r3, [r2, #24]
 800c206:	f043 0302 	orr.w	r3, r3, #2
 800c20a:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit2 = 0;
 800c20c:	4a09      	ldr	r2, [pc, #36]	; (800c234 <SYSSystemAct+0x2ec>)
 800c20e:	7e13      	ldrb	r3, [r2, #24]
 800c210:	f36f 0382 	bfc	r3, #2, #1
 800c214:	7613      	strb	r3, [r2, #24]
		}
		P1DC4 = (unsigned int) fBRightVelU;
 800c216:	4b0b      	ldr	r3, [pc, #44]	; (800c244 <SYSSystemAct+0x2fc>)
 800c218:	4a0b      	ldr	r2, [pc, #44]	; (800c248 <SYSSystemAct+0x300>)
 800c21a:	edd2 7a00 	vldr	s15, [r2]
 800c21e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c222:	ee17 2a90 	vmov	r2, s15
 800c226:	639a      	str	r2, [r3, #56]	; 0x38
		SR.cast[0].bit1 = 1;
		SR.cast[0].bit2 = 1;
		P1DC4 = 0;
	}

}
 800c228:	e04d      	b.n	800c2c6 <SYSSystemAct+0x37e>
 800c22a:	bf00      	nop
 800c22c:	20000ca0 	.word	0x20000ca0
 800c230:	200007e0 	.word	0x200007e0
 800c234:	2000080c 	.word	0x2000080c
 800c238:	40014000 	.word	0x40014000
 800c23c:	20000ca4 	.word	0x20000ca4
 800c240:	20000ca8 	.word	0x20000ca8
 800c244:	40001800 	.word	0x40001800
 800c248:	20000cac 	.word	0x20000cac
	} else if (fBRightVelU < 0){	/* backward */
 800c24c:	4b20      	ldr	r3, [pc, #128]	; (800c2d0 <SYSSystemAct+0x388>)
 800c24e:	edd3 7a00 	vldr	s15, [r3]
 800c252:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c25a:	d527      	bpl.n	800c2ac <SYSSystemAct+0x364>
		if (dev_cfg.motor4_dir == 0){
 800c25c:	4b1d      	ldr	r3, [pc, #116]	; (800c2d4 <SYSSystemAct+0x38c>)
 800c25e:	78db      	ldrb	r3, [r3, #3]
 800c260:	f003 0308 	and.w	r3, r3, #8
 800c264:	b2db      	uxtb	r3, r3
 800c266:	2b00      	cmp	r3, #0
 800c268:	d10a      	bne.n	800c280 <SYSSystemAct+0x338>
			SR.cast[0].bit1 = 1;
 800c26a:	4a1b      	ldr	r2, [pc, #108]	; (800c2d8 <SYSSystemAct+0x390>)
 800c26c:	7e13      	ldrb	r3, [r2, #24]
 800c26e:	f043 0302 	orr.w	r3, r3, #2
 800c272:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit2 = 0;
 800c274:	4a18      	ldr	r2, [pc, #96]	; (800c2d8 <SYSSystemAct+0x390>)
 800c276:	7e13      	ldrb	r3, [r2, #24]
 800c278:	f36f 0382 	bfc	r3, #2, #1
 800c27c:	7613      	strb	r3, [r2, #24]
 800c27e:	e009      	b.n	800c294 <SYSSystemAct+0x34c>
			SR.cast[0].bit1 = 0;
 800c280:	4a15      	ldr	r2, [pc, #84]	; (800c2d8 <SYSSystemAct+0x390>)
 800c282:	7e13      	ldrb	r3, [r2, #24]
 800c284:	f36f 0341 	bfc	r3, #1, #1
 800c288:	7613      	strb	r3, [r2, #24]
			SR.cast[0].bit2 = 1;
 800c28a:	4a13      	ldr	r2, [pc, #76]	; (800c2d8 <SYSSystemAct+0x390>)
 800c28c:	7e13      	ldrb	r3, [r2, #24]
 800c28e:	f043 0304 	orr.w	r3, r3, #4
 800c292:	7613      	strb	r3, [r2, #24]
		P1DC4 = (unsigned int) -fBRightVelU;
 800c294:	4b11      	ldr	r3, [pc, #68]	; (800c2dc <SYSSystemAct+0x394>)
 800c296:	4a0e      	ldr	r2, [pc, #56]	; (800c2d0 <SYSSystemAct+0x388>)
 800c298:	edd2 7a00 	vldr	s15, [r2]
 800c29c:	eef1 7a67 	vneg.f32	s15, s15
 800c2a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c2a4:	ee17 2a90 	vmov	r2, s15
 800c2a8:	639a      	str	r2, [r3, #56]	; 0x38
}
 800c2aa:	e00c      	b.n	800c2c6 <SYSSystemAct+0x37e>
		SR.cast[0].bit1 = 1;
 800c2ac:	4a0a      	ldr	r2, [pc, #40]	; (800c2d8 <SYSSystemAct+0x390>)
 800c2ae:	7e13      	ldrb	r3, [r2, #24]
 800c2b0:	f043 0302 	orr.w	r3, r3, #2
 800c2b4:	7613      	strb	r3, [r2, #24]
		SR.cast[0].bit2 = 1;
 800c2b6:	4a08      	ldr	r2, [pc, #32]	; (800c2d8 <SYSSystemAct+0x390>)
 800c2b8:	7e13      	ldrb	r3, [r2, #24]
 800c2ba:	f043 0304 	orr.w	r3, r3, #4
 800c2be:	7613      	strb	r3, [r2, #24]
		P1DC4 = 0;
 800c2c0:	4b06      	ldr	r3, [pc, #24]	; (800c2dc <SYSSystemAct+0x394>)
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	639a      	str	r2, [r3, #56]	; 0x38
}
 800c2c6:	bf00      	nop
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ce:	4770      	bx	lr
 800c2d0:	20000cac 	.word	0x20000cac
 800c2d4:	200007e0 	.word	0x200007e0
 800c2d8:	2000080c 	.word	0x2000080c
 800c2dc:	40001800 	.word	0x40001800

0800c2e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800c2e4:	4a16      	ldr	r2, [pc, #88]	; (800c340 <SystemInit+0x60>)
 800c2e6:	4b16      	ldr	r3, [pc, #88]	; (800c340 <SystemInit+0x60>)
 800c2e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c2ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c2f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800c2f4:	4a13      	ldr	r2, [pc, #76]	; (800c344 <SystemInit+0x64>)
 800c2f6:	4b13      	ldr	r3, [pc, #76]	; (800c344 <SystemInit+0x64>)
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	f043 0301 	orr.w	r3, r3, #1
 800c2fe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800c300:	4b10      	ldr	r3, [pc, #64]	; (800c344 <SystemInit+0x64>)
 800c302:	2200      	movs	r2, #0
 800c304:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800c306:	4a0f      	ldr	r2, [pc, #60]	; (800c344 <SystemInit+0x64>)
 800c308:	4b0e      	ldr	r3, [pc, #56]	; (800c344 <SystemInit+0x64>)
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800c310:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c314:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800c316:	4b0b      	ldr	r3, [pc, #44]	; (800c344 <SystemInit+0x64>)
 800c318:	4a0b      	ldr	r2, [pc, #44]	; (800c348 <SystemInit+0x68>)
 800c31a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800c31c:	4a09      	ldr	r2, [pc, #36]	; (800c344 <SystemInit+0x64>)
 800c31e:	4b09      	ldr	r3, [pc, #36]	; (800c344 <SystemInit+0x64>)
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c326:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800c328:	4b06      	ldr	r3, [pc, #24]	; (800c344 <SystemInit+0x64>)
 800c32a:	2200      	movs	r2, #0
 800c32c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800c32e:	f000 f889 	bl	800c444 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800c332:	4b03      	ldr	r3, [pc, #12]	; (800c340 <SystemInit+0x60>)
 800c334:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c338:	609a      	str	r2, [r3, #8]
#endif
}
 800c33a:	bf00      	nop
 800c33c:	bd80      	pop	{r7, pc}
 800c33e:	bf00      	nop
 800c340:	e000ed00 	.word	0xe000ed00
 800c344:	40023800 	.word	0x40023800
 800c348:	24003010 	.word	0x24003010

0800c34c <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800c34c:	b480      	push	{r7}
 800c34e:	b087      	sub	sp, #28
 800c350:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800c352:	2300      	movs	r3, #0
 800c354:	613b      	str	r3, [r7, #16]
 800c356:	2300      	movs	r3, #0
 800c358:	617b      	str	r3, [r7, #20]
 800c35a:	2302      	movs	r3, #2
 800c35c:	60fb      	str	r3, [r7, #12]
 800c35e:	2300      	movs	r3, #0
 800c360:	60bb      	str	r3, [r7, #8]
 800c362:	2302      	movs	r3, #2
 800c364:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800c366:	4b32      	ldr	r3, [pc, #200]	; (800c430 <SystemCoreClockUpdate+0xe4>)
 800c368:	689b      	ldr	r3, [r3, #8]
 800c36a:	f003 030c 	and.w	r3, r3, #12
 800c36e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	2b04      	cmp	r3, #4
 800c374:	d007      	beq.n	800c386 <SystemCoreClockUpdate+0x3a>
 800c376:	2b08      	cmp	r3, #8
 800c378:	d009      	beq.n	800c38e <SystemCoreClockUpdate+0x42>
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d13d      	bne.n	800c3fa <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800c37e:	4b2d      	ldr	r3, [pc, #180]	; (800c434 <SystemCoreClockUpdate+0xe8>)
 800c380:	4a2d      	ldr	r2, [pc, #180]	; (800c438 <SystemCoreClockUpdate+0xec>)
 800c382:	601a      	str	r2, [r3, #0]
      break;
 800c384:	e03d      	b.n	800c402 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800c386:	4b2b      	ldr	r3, [pc, #172]	; (800c434 <SystemCoreClockUpdate+0xe8>)
 800c388:	4a2c      	ldr	r2, [pc, #176]	; (800c43c <SystemCoreClockUpdate+0xf0>)
 800c38a:	601a      	str	r2, [r3, #0]
      break;
 800c38c:	e039      	b.n	800c402 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800c38e:	4b28      	ldr	r3, [pc, #160]	; (800c430 <SystemCoreClockUpdate+0xe4>)
 800c390:	685b      	ldr	r3, [r3, #4]
 800c392:	0d9b      	lsrs	r3, r3, #22
 800c394:	f003 0301 	and.w	r3, r3, #1
 800c398:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c39a:	4b25      	ldr	r3, [pc, #148]	; (800c430 <SystemCoreClockUpdate+0xe4>)
 800c39c:	685b      	ldr	r3, [r3, #4]
 800c39e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c3a2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800c3a4:	68bb      	ldr	r3, [r7, #8]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d00c      	beq.n	800c3c4 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800c3aa:	4a24      	ldr	r2, [pc, #144]	; (800c43c <SystemCoreClockUpdate+0xf0>)
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3b2:	4a1f      	ldr	r2, [pc, #124]	; (800c430 <SystemCoreClockUpdate+0xe4>)
 800c3b4:	6852      	ldr	r2, [r2, #4]
 800c3b6:	0992      	lsrs	r2, r2, #6
 800c3b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c3bc:	fb02 f303 	mul.w	r3, r2, r3
 800c3c0:	617b      	str	r3, [r7, #20]
 800c3c2:	e00b      	b.n	800c3dc <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800c3c4:	4a1c      	ldr	r2, [pc, #112]	; (800c438 <SystemCoreClockUpdate+0xec>)
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3cc:	4a18      	ldr	r2, [pc, #96]	; (800c430 <SystemCoreClockUpdate+0xe4>)
 800c3ce:	6852      	ldr	r2, [r2, #4]
 800c3d0:	0992      	lsrs	r2, r2, #6
 800c3d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c3d6:	fb02 f303 	mul.w	r3, r2, r3
 800c3da:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800c3dc:	4b14      	ldr	r3, [pc, #80]	; (800c430 <SystemCoreClockUpdate+0xe4>)
 800c3de:	685b      	ldr	r3, [r3, #4]
 800c3e0:	0c1b      	lsrs	r3, r3, #16
 800c3e2:	f003 0303 	and.w	r3, r3, #3
 800c3e6:	3301      	adds	r3, #1
 800c3e8:	005b      	lsls	r3, r3, #1
 800c3ea:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800c3ec:	697a      	ldr	r2, [r7, #20]
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3f4:	4a0f      	ldr	r2, [pc, #60]	; (800c434 <SystemCoreClockUpdate+0xe8>)
 800c3f6:	6013      	str	r3, [r2, #0]
      break;
 800c3f8:	e003      	b.n	800c402 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 800c3fa:	4b0e      	ldr	r3, [pc, #56]	; (800c434 <SystemCoreClockUpdate+0xe8>)
 800c3fc:	4a0e      	ldr	r2, [pc, #56]	; (800c438 <SystemCoreClockUpdate+0xec>)
 800c3fe:	601a      	str	r2, [r3, #0]
      break;
 800c400:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800c402:	4b0b      	ldr	r3, [pc, #44]	; (800c430 <SystemCoreClockUpdate+0xe4>)
 800c404:	689b      	ldr	r3, [r3, #8]
 800c406:	091b      	lsrs	r3, r3, #4
 800c408:	f003 030f 	and.w	r3, r3, #15
 800c40c:	4a0c      	ldr	r2, [pc, #48]	; (800c440 <SystemCoreClockUpdate+0xf4>)
 800c40e:	5cd3      	ldrb	r3, [r2, r3]
 800c410:	b2db      	uxtb	r3, r3
 800c412:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800c414:	4b07      	ldr	r3, [pc, #28]	; (800c434 <SystemCoreClockUpdate+0xe8>)
 800c416:	681a      	ldr	r2, [r3, #0]
 800c418:	693b      	ldr	r3, [r7, #16]
 800c41a:	fa22 f303 	lsr.w	r3, r2, r3
 800c41e:	4a05      	ldr	r2, [pc, #20]	; (800c434 <SystemCoreClockUpdate+0xe8>)
 800c420:	6013      	str	r3, [r2, #0]
}
 800c422:	bf00      	nop
 800c424:	371c      	adds	r7, #28
 800c426:	46bd      	mov	sp, r7
 800c428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c42c:	4770      	bx	lr
 800c42e:	bf00      	nop
 800c430:	40023800 	.word	0x40023800
 800c434:	20000118 	.word	0x20000118
 800c438:	00f42400 	.word	0x00f42400
 800c43c:	007a1200 	.word	0x007a1200
 800c440:	2000011c 	.word	0x2000011c

0800c444 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800c444:	b480      	push	{r7}
 800c446:	b083      	sub	sp, #12
 800c448:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800c44a:	2300      	movs	r3, #0
 800c44c:	607b      	str	r3, [r7, #4]
 800c44e:	2300      	movs	r3, #0
 800c450:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800c452:	4a36      	ldr	r2, [pc, #216]	; (800c52c <SetSysClock+0xe8>)
 800c454:	4b35      	ldr	r3, [pc, #212]	; (800c52c <SetSysClock+0xe8>)
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c45c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800c45e:	4b33      	ldr	r3, [pc, #204]	; (800c52c <SetSysClock+0xe8>)
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c466:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	3301      	adds	r3, #1
 800c46c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d103      	bne.n	800c47c <SetSysClock+0x38>
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800c47a:	d1f0      	bne.n	800c45e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800c47c:	4b2b      	ldr	r3, [pc, #172]	; (800c52c <SetSysClock+0xe8>)
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c484:	2b00      	cmp	r3, #0
 800c486:	d002      	beq.n	800c48e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800c488:	2301      	movs	r3, #1
 800c48a:	603b      	str	r3, [r7, #0]
 800c48c:	e001      	b.n	800c492 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800c48e:	2300      	movs	r3, #0
 800c490:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800c492:	683b      	ldr	r3, [r7, #0]
 800c494:	2b01      	cmp	r3, #1
 800c496:	d142      	bne.n	800c51e <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800c498:	4a24      	ldr	r2, [pc, #144]	; (800c52c <SetSysClock+0xe8>)
 800c49a:	4b24      	ldr	r3, [pc, #144]	; (800c52c <SetSysClock+0xe8>)
 800c49c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c49e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c4a2:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800c4a4:	4a22      	ldr	r2, [pc, #136]	; (800c530 <SetSysClock+0xec>)
 800c4a6:	4b22      	ldr	r3, [pc, #136]	; (800c530 <SetSysClock+0xec>)
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c4ae:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800c4b0:	4a1e      	ldr	r2, [pc, #120]	; (800c52c <SetSysClock+0xe8>)
 800c4b2:	4b1e      	ldr	r3, [pc, #120]	; (800c52c <SetSysClock+0xe8>)
 800c4b4:	689b      	ldr	r3, [r3, #8]
 800c4b6:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800c4b8:	4a1c      	ldr	r2, [pc, #112]	; (800c52c <SetSysClock+0xe8>)
 800c4ba:	4b1c      	ldr	r3, [pc, #112]	; (800c52c <SetSysClock+0xe8>)
 800c4bc:	689b      	ldr	r3, [r3, #8]
 800c4be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c4c2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800c4c4:	4a19      	ldr	r2, [pc, #100]	; (800c52c <SetSysClock+0xe8>)
 800c4c6:	4b19      	ldr	r3, [pc, #100]	; (800c52c <SetSysClock+0xe8>)
 800c4c8:	689b      	ldr	r3, [r3, #8]
 800c4ca:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800c4ce:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800c4d0:	4b16      	ldr	r3, [pc, #88]	; (800c52c <SetSysClock+0xe8>)
 800c4d2:	4a18      	ldr	r2, [pc, #96]	; (800c534 <SetSysClock+0xf0>)
 800c4d4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800c4d6:	4a15      	ldr	r2, [pc, #84]	; (800c52c <SetSysClock+0xe8>)
 800c4d8:	4b14      	ldr	r3, [pc, #80]	; (800c52c <SetSysClock+0xe8>)
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c4e0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800c4e2:	bf00      	nop
 800c4e4:	4b11      	ldr	r3, [pc, #68]	; (800c52c <SetSysClock+0xe8>)
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d0f9      	beq.n	800c4e4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800c4f0:	4b11      	ldr	r3, [pc, #68]	; (800c538 <SetSysClock+0xf4>)
 800c4f2:	f240 7205 	movw	r2, #1797	; 0x705
 800c4f6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800c4f8:	4a0c      	ldr	r2, [pc, #48]	; (800c52c <SetSysClock+0xe8>)
 800c4fa:	4b0c      	ldr	r3, [pc, #48]	; (800c52c <SetSysClock+0xe8>)
 800c4fc:	689b      	ldr	r3, [r3, #8]
 800c4fe:	f023 0303 	bic.w	r3, r3, #3
 800c502:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800c504:	4a09      	ldr	r2, [pc, #36]	; (800c52c <SetSysClock+0xe8>)
 800c506:	4b09      	ldr	r3, [pc, #36]	; (800c52c <SetSysClock+0xe8>)
 800c508:	689b      	ldr	r3, [r3, #8]
 800c50a:	f043 0302 	orr.w	r3, r3, #2
 800c50e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 800c510:	bf00      	nop
 800c512:	4b06      	ldr	r3, [pc, #24]	; (800c52c <SetSysClock+0xe8>)
 800c514:	689b      	ldr	r3, [r3, #8]
 800c516:	f003 030c 	and.w	r3, r3, #12
 800c51a:	2b08      	cmp	r3, #8
 800c51c:	d1f9      	bne.n	800c512 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800c51e:	bf00      	nop
 800c520:	370c      	adds	r7, #12
 800c522:	46bd      	mov	sp, r7
 800c524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c528:	4770      	bx	lr
 800c52a:	bf00      	nop
 800c52c:	40023800 	.word	0x40023800
 800c530:	40007000 	.word	0x40007000
 800c534:	07405408 	.word	0x07405408
 800c538:	40023c00 	.word	0x40023c00

0800c53c <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, int d, int base)
{
 800c53c:	b480      	push	{r7}
 800c53e:	b087      	sub	sp, #28
 800c540:	af00      	add	r7, sp, #0
 800c542:	60f8      	str	r0, [r7, #12]
 800c544:	60b9      	str	r1, [r7, #8]
 800c546:	607a      	str	r2, [r7, #4]
	int div = 1;
 800c548:	2301      	movs	r3, #1
 800c54a:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800c54c:	e004      	b.n	800c558 <ts_itoa+0x1c>
		div *= base;
 800c54e:	697b      	ldr	r3, [r7, #20]
 800c550:	687a      	ldr	r2, [r7, #4]
 800c552:	fb02 f303 	mul.w	r3, r2, r3
 800c556:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800c558:	68ba      	ldr	r2, [r7, #8]
 800c55a:	697b      	ldr	r3, [r7, #20]
 800c55c:	fb92 f2f3 	sdiv	r2, r2, r3
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	429a      	cmp	r2, r3
 800c564:	daf3      	bge.n	800c54e <ts_itoa+0x12>

	while (div != 0)
 800c566:	e02a      	b.n	800c5be <ts_itoa+0x82>
	{
		int num = d/div;
 800c568:	68ba      	ldr	r2, [r7, #8]
 800c56a:	697b      	ldr	r3, [r7, #20]
 800c56c:	fb92 f3f3 	sdiv	r3, r2, r3
 800c570:	613b      	str	r3, [r7, #16]
		d = d%div;
 800c572:	68bb      	ldr	r3, [r7, #8]
 800c574:	697a      	ldr	r2, [r7, #20]
 800c576:	fb93 f2f2 	sdiv	r2, r3, r2
 800c57a:	6979      	ldr	r1, [r7, #20]
 800c57c:	fb01 f202 	mul.w	r2, r1, r2
 800c580:	1a9b      	subs	r3, r3, r2
 800c582:	60bb      	str	r3, [r7, #8]
		div /= base;
 800c584:	697a      	ldr	r2, [r7, #20]
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	fb92 f3f3 	sdiv	r3, r2, r3
 800c58c:	617b      	str	r3, [r7, #20]
		if (num > 9)
 800c58e:	693b      	ldr	r3, [r7, #16]
 800c590:	2b09      	cmp	r3, #9
 800c592:	dd0a      	ble.n	800c5aa <ts_itoa+0x6e>
			*((*buf)++) = (num-10) + 'A';
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	1c59      	adds	r1, r3, #1
 800c59a:	68fa      	ldr	r2, [r7, #12]
 800c59c:	6011      	str	r1, [r2, #0]
 800c59e:	693a      	ldr	r2, [r7, #16]
 800c5a0:	b2d2      	uxtb	r2, r2
 800c5a2:	3237      	adds	r2, #55	; 0x37
 800c5a4:	b2d2      	uxtb	r2, r2
 800c5a6:	701a      	strb	r2, [r3, #0]
 800c5a8:	e009      	b.n	800c5be <ts_itoa+0x82>
		else
			*((*buf)++) = num + '0';
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	1c59      	adds	r1, r3, #1
 800c5b0:	68fa      	ldr	r2, [r7, #12]
 800c5b2:	6011      	str	r1, [r2, #0]
 800c5b4:	693a      	ldr	r2, [r7, #16]
 800c5b6:	b2d2      	uxtb	r2, r2
 800c5b8:	3230      	adds	r2, #48	; 0x30
 800c5ba:	b2d2      	uxtb	r2, r2
 800c5bc:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 800c5be:	697b      	ldr	r3, [r7, #20]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d1d1      	bne.n	800c568 <ts_itoa+0x2c>
	}
}
 800c5c4:	bf00      	nop
 800c5c6:	371c      	adds	r7, #28
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ce:	4770      	bx	lr

0800c5d0 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 800c5d0:	b5b0      	push	{r4, r5, r7, lr}
 800c5d2:	b090      	sub	sp, #64	; 0x40
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	60f8      	str	r0, [r7, #12]
 800c5d8:	60b9      	str	r1, [r7, #8]
 800c5da:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	61bb      	str	r3, [r7, #24]
	int precision = 6; /* default precision for float printing is 6 */
 800c5e0:	2306      	movs	r3, #6
 800c5e2:	63fb      	str	r3, [r7, #60]	; 0x3c

	while(*fmt)
 800c5e4:	e21c      	b.n	800ca20 <ts_formatstring+0x450>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	781b      	ldrb	r3, [r3, #0]
 800c5ea:	2b25      	cmp	r3, #37	; 0x25
 800c5ec:	f040 8210 	bne.w	800ca10 <ts_formatstring+0x440>
		{
			switch (*(++fmt))
 800c5f0:	68bb      	ldr	r3, [r7, #8]
 800c5f2:	3301      	adds	r3, #1
 800c5f4:	60bb      	str	r3, [r7, #8]
 800c5f6:	68bb      	ldr	r3, [r7, #8]
 800c5f8:	781b      	ldrb	r3, [r3, #0]
 800c5fa:	3b25      	subs	r3, #37	; 0x25
 800c5fc:	2b53      	cmp	r3, #83	; 0x53
 800c5fe:	f200 8203 	bhi.w	800ca08 <ts_formatstring+0x438>
 800c602:	a201      	add	r2, pc, #4	; (adr r2, 800c608 <ts_formatstring+0x38>)
 800c604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c608:	0800c9fd 	.word	0x0800c9fd
 800c60c:	0800ca09 	.word	0x0800ca09
 800c610:	0800ca09 	.word	0x0800ca09
 800c614:	0800ca09 	.word	0x0800ca09
 800c618:	0800ca09 	.word	0x0800ca09
 800c61c:	0800ca09 	.word	0x0800ca09
 800c620:	0800ca09 	.word	0x0800ca09
 800c624:	0800ca09 	.word	0x0800ca09
 800c628:	0800ca09 	.word	0x0800ca09
 800c62c:	0800c827 	.word	0x0800c827
 800c630:	0800ca09 	.word	0x0800ca09
 800c634:	0800ca09 	.word	0x0800ca09
 800c638:	0800ca09 	.word	0x0800ca09
 800c63c:	0800ca09 	.word	0x0800ca09
 800c640:	0800ca09 	.word	0x0800ca09
 800c644:	0800ca09 	.word	0x0800ca09
 800c648:	0800ca09 	.word	0x0800ca09
 800c64c:	0800ca09 	.word	0x0800ca09
 800c650:	0800ca09 	.word	0x0800ca09
 800c654:	0800ca09 	.word	0x0800ca09
 800c658:	0800ca09 	.word	0x0800ca09
 800c65c:	0800ca09 	.word	0x0800ca09
 800c660:	0800ca09 	.word	0x0800ca09
 800c664:	0800ca09 	.word	0x0800ca09
 800c668:	0800ca09 	.word	0x0800ca09
 800c66c:	0800ca09 	.word	0x0800ca09
 800c670:	0800ca09 	.word	0x0800ca09
 800c674:	0800ca09 	.word	0x0800ca09
 800c678:	0800ca09 	.word	0x0800ca09
 800c67c:	0800ca09 	.word	0x0800ca09
 800c680:	0800ca09 	.word	0x0800ca09
 800c684:	0800ca09 	.word	0x0800ca09
 800c688:	0800ca09 	.word	0x0800ca09
 800c68c:	0800ca09 	.word	0x0800ca09
 800c690:	0800ca09 	.word	0x0800ca09
 800c694:	0800ca09 	.word	0x0800ca09
 800c698:	0800ca09 	.word	0x0800ca09
 800c69c:	0800ca09 	.word	0x0800ca09
 800c6a0:	0800ca09 	.word	0x0800ca09
 800c6a4:	0800ca09 	.word	0x0800ca09
 800c6a8:	0800ca09 	.word	0x0800ca09
 800c6ac:	0800ca09 	.word	0x0800ca09
 800c6b0:	0800ca09 	.word	0x0800ca09
 800c6b4:	0800ca09 	.word	0x0800ca09
 800c6b8:	0800ca09 	.word	0x0800ca09
 800c6bc:	0800ca09 	.word	0x0800ca09
 800c6c0:	0800ca09 	.word	0x0800ca09
 800c6c4:	0800ca09 	.word	0x0800ca09
 800c6c8:	0800ca09 	.word	0x0800ca09
 800c6cc:	0800ca09 	.word	0x0800ca09
 800c6d0:	0800ca09 	.word	0x0800ca09
 800c6d4:	0800c811 	.word	0x0800c811
 800c6d8:	0800ca09 	.word	0x0800ca09
 800c6dc:	0800ca09 	.word	0x0800ca09
 800c6e0:	0800ca09 	.word	0x0800ca09
 800c6e4:	0800ca09 	.word	0x0800ca09
 800c6e8:	0800ca09 	.word	0x0800ca09
 800c6ec:	0800ca09 	.word	0x0800ca09
 800c6f0:	0800ca09 	.word	0x0800ca09
 800c6f4:	0800ca09 	.word	0x0800ca09
 800c6f8:	0800ca09 	.word	0x0800ca09
 800c6fc:	0800ca09 	.word	0x0800ca09
 800c700:	0800c759 	.word	0x0800c759
 800c704:	0800c76d 	.word	0x0800c76d
 800c708:	0800ca09 	.word	0x0800ca09
 800c70c:	0800c84b 	.word	0x0800c84b
 800c710:	0800ca09 	.word	0x0800ca09
 800c714:	0800ca09 	.word	0x0800ca09
 800c718:	0800c76d 	.word	0x0800c76d
 800c71c:	0800ca09 	.word	0x0800ca09
 800c720:	0800ca09 	.word	0x0800ca09
 800c724:	0800c7db 	.word	0x0800c7db
 800c728:	0800ca09 	.word	0x0800ca09
 800c72c:	0800ca09 	.word	0x0800ca09
 800c730:	0800ca09 	.word	0x0800ca09
 800c734:	0800ca09 	.word	0x0800ca09
 800c738:	0800ca09 	.word	0x0800ca09
 800c73c:	0800ca09 	.word	0x0800ca09
 800c740:	0800c79d 	.word	0x0800c79d
 800c744:	0800ca09 	.word	0x0800ca09
 800c748:	0800c7c3 	.word	0x0800c7c3
 800c74c:	0800ca09 	.word	0x0800ca09
 800c750:	0800ca09 	.word	0x0800ca09
 800c754:	0800c811 	.word	0x0800c811
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	1c5a      	adds	r2, r3, #1
 800c75c:	60fa      	str	r2, [r7, #12]
 800c75e:	687a      	ldr	r2, [r7, #4]
 800c760:	1d11      	adds	r1, r2, #4
 800c762:	6079      	str	r1, [r7, #4]
 800c764:	6812      	ldr	r2, [r2, #0]
 800c766:	b2d2      	uxtb	r2, r2
 800c768:	701a      	strb	r2, [r3, #0]
				break;
 800c76a:	e14d      	b.n	800ca08 <ts_formatstring+0x438>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	1d1a      	adds	r2, r3, #4
 800c770:	607a      	str	r2, [r7, #4]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	63bb      	str	r3, [r7, #56]	; 0x38
					if (val < 0)
 800c776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c778:	2b00      	cmp	r3, #0
 800c77a:	da07      	bge.n	800c78c <ts_formatstring+0x1bc>
					{
						val *= -1;
 800c77c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c77e:	425b      	negs	r3, r3
 800c780:	63bb      	str	r3, [r7, #56]	; 0x38
						*buf++ = '-';
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	1c5a      	adds	r2, r3, #1
 800c786:	60fa      	str	r2, [r7, #12]
 800c788:	222d      	movs	r2, #45	; 0x2d
 800c78a:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800c78c:	f107 030c 	add.w	r3, r7, #12
 800c790:	220a      	movs	r2, #10
 800c792:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c794:	4618      	mov	r0, r3
 800c796:	f7ff fed1 	bl	800c53c <ts_itoa>
				}
				break;
 800c79a:	e135      	b.n	800ca08 <ts_formatstring+0x438>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	1d1a      	adds	r2, r3, #4
 800c7a0:	607a      	str	r2, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	637b      	str	r3, [r7, #52]	; 0x34
					while (*arg)
 800c7a6:	e007      	b.n	800c7b8 <ts_formatstring+0x1e8>
					{
						*buf++ = *arg++;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	1c5a      	adds	r2, r3, #1
 800c7ac:	60fa      	str	r2, [r7, #12]
 800c7ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c7b0:	1c51      	adds	r1, r2, #1
 800c7b2:	6379      	str	r1, [r7, #52]	; 0x34
 800c7b4:	7812      	ldrb	r2, [r2, #0]
 800c7b6:	701a      	strb	r2, [r3, #0]
					while (*arg)
 800c7b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c7ba:	781b      	ldrb	r3, [r3, #0]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d1f3      	bne.n	800c7a8 <ts_formatstring+0x1d8>
					}
				}
				break;
 800c7c0:	e122      	b.n	800ca08 <ts_formatstring+0x438>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	1d1a      	adds	r2, r3, #4
 800c7c6:	607a      	str	r2, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	4619      	mov	r1, r3
 800c7cc:	f107 030c 	add.w	r3, r7, #12
 800c7d0:	220a      	movs	r2, #10
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	f7ff feb2 	bl	800c53c <ts_itoa>
				break;
 800c7d8:	e116      	b.n	800ca08 <ts_formatstring+0x438>
			  case 'l':
				    ++fmt;  /* to cancel 'd' printing */
 800c7da:	68bb      	ldr	r3, [r7, #8]
 800c7dc:	3301      	adds	r3, #1
 800c7de:	60bb      	str	r3, [r7, #8]
					long val = va_arg(va, long);
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	1d1a      	adds	r2, r3, #4
 800c7e4:	607a      	str	r2, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	633b      	str	r3, [r7, #48]	; 0x30
					if (val < 0)
 800c7ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	da07      	bge.n	800c800 <ts_formatstring+0x230>
					{
						val *= -1;
 800c7f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7f2:	425b      	negs	r3, r3
 800c7f4:	633b      	str	r3, [r7, #48]	; 0x30
						*buf++ = '-';
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	1c5a      	adds	r2, r3, #1
 800c7fa:	60fa      	str	r2, [r7, #12]
 800c7fc:	222d      	movs	r2, #45	; 0x2d
 800c7fe:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800c800:	f107 030c 	add.w	r3, r7, #12
 800c804:	220a      	movs	r2, #10
 800c806:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c808:	4618      	mov	r0, r3
 800c80a:	f7ff fe97 	bl	800c53c <ts_itoa>
				break;
 800c80e:	e0fb      	b.n	800ca08 <ts_formatstring+0x438>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	1d1a      	adds	r2, r3, #4
 800c814:	607a      	str	r2, [r7, #4]
 800c816:	6819      	ldr	r1, [r3, #0]
 800c818:	f107 030c 	add.w	r3, r7, #12
 800c81c:	2210      	movs	r2, #16
 800c81e:	4618      	mov	r0, r3
 800c820:	f7ff fe8c 	bl	800c53c <ts_itoa>
				break;
 800c824:	e0f0      	b.n	800ca08 <ts_formatstring+0x438>
			  case '.':
				  precision = *(++fmt) - '0';
 800c826:	68bb      	ldr	r3, [r7, #8]
 800c828:	3301      	adds	r3, #1
 800c82a:	60bb      	str	r3, [r7, #8]
 800c82c:	68bb      	ldr	r3, [r7, #8]
 800c82e:	781b      	ldrb	r3, [r3, #0]
 800c830:	3b30      	subs	r3, #48	; 0x30
 800c832:	63fb      	str	r3, [r7, #60]	; 0x3c
				  if(!(precision >= 0 && precision <= 6))
 800c834:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c836:	2b00      	cmp	r3, #0
 800c838:	db02      	blt.n	800c840 <ts_formatstring+0x270>
 800c83a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c83c:	2b06      	cmp	r3, #6
 800c83e:	dd01      	ble.n	800c844 <ts_formatstring+0x274>
					  precision = 6;
 800c840:	2306      	movs	r3, #6
 800c842:	63fb      	str	r3, [r7, #60]	; 0x3c
				  ++fmt;
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	3301      	adds	r3, #1
 800c848:	60bb      	str	r3, [r7, #8]
			  case 'f':
				{

		/**********edited by Kai Sheng and Qiu Hui on 27/7/2017**************/
					float fval;
					fval = va_arg(va, double);
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	3307      	adds	r3, #7
 800c84e:	f023 0307 	bic.w	r3, r3, #7
 800c852:	f103 0208 	add.w	r2, r3, #8
 800c856:	607a      	str	r2, [r7, #4]
 800c858:	cb18      	ldmia	r3, {r3, r4}
 800c85a:	4618      	mov	r0, r3
 800c85c:	4621      	mov	r1, r4
 800c85e:	f7f4 f99f 	bl	8000ba0 <__aeabi_d2f>
 800c862:	4603      	mov	r3, r0
 800c864:	62fb      	str	r3, [r7, #44]	; 0x2c
					if(fval < 0.0) {
 800c866:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c86a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c86e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c872:	d514      	bpl.n	800c89e <ts_formatstring+0x2ce>
						fval *= -1.0;
 800c874:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c876:	f7f3 fe67 	bl	8000548 <__aeabi_f2d>
 800c87a:	4603      	mov	r3, r0
 800c87c:	460c      	mov	r4, r1
 800c87e:	4618      	mov	r0, r3
 800c880:	4621      	mov	r1, r4
 800c882:	f7f4 f98d 	bl	8000ba0 <__aeabi_d2f>
 800c886:	4603      	mov	r3, r0
 800c888:	ee07 3a90 	vmov	s15, r3
 800c88c:	eef1 7a67 	vneg.f32	s15, s15
 800c890:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
						*buf++ = '-';
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	1c5a      	adds	r2, r3, #1
 800c898:	60fa      	str	r2, [r7, #12]
 800c89a:	222d      	movs	r2, #45	; 0x2d
 800c89c:	701a      	strb	r2, [r3, #0]
					}
					long heiltal = (long)fval;
 800c89e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c8a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c8a6:	ee17 3a90 	vmov	r3, s15
 800c8aa:	62bb      	str	r3, [r7, #40]	; 0x28

					int i = 0;
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	627b      	str	r3, [r7, #36]	; 0x24

					if(heiltal == 0){
 800c8b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d126      	bne.n	800c904 <ts_formatstring+0x334>
						*buf++ = '0';
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	1c5a      	adds	r2, r3, #1
 800c8ba:	60fa      	str	r2, [r7, #12]
 800c8bc:	2230      	movs	r2, #48	; 0x30
 800c8be:	701a      	strb	r2, [r3, #0]
						i++;
 800c8c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8c2:	3301      	adds	r3, #1
 800c8c4:	627b      	str	r3, [r7, #36]	; 0x24
					}
					while (heiltal)
 800c8c6:	e01d      	b.n	800c904 <ts_formatstring+0x334>
					{
						*buf++ = (heiltal%10) + '0';
 800c8c8:	68f8      	ldr	r0, [r7, #12]
 800c8ca:	1c43      	adds	r3, r0, #1
 800c8cc:	60fb      	str	r3, [r7, #12]
 800c8ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c8d0:	4b5d      	ldr	r3, [pc, #372]	; (800ca48 <ts_formatstring+0x478>)
 800c8d2:	fb83 1302 	smull	r1, r3, r3, r2
 800c8d6:	1099      	asrs	r1, r3, #2
 800c8d8:	17d3      	asrs	r3, r2, #31
 800c8da:	1ac9      	subs	r1, r1, r3
 800c8dc:	460b      	mov	r3, r1
 800c8de:	009b      	lsls	r3, r3, #2
 800c8e0:	440b      	add	r3, r1
 800c8e2:	005b      	lsls	r3, r3, #1
 800c8e4:	1ad1      	subs	r1, r2, r3
 800c8e6:	b2cb      	uxtb	r3, r1
 800c8e8:	3330      	adds	r3, #48	; 0x30
 800c8ea:	b2db      	uxtb	r3, r3
 800c8ec:	7003      	strb	r3, [r0, #0]
						heiltal = heiltal/10;
 800c8ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8f0:	4a55      	ldr	r2, [pc, #340]	; (800ca48 <ts_formatstring+0x478>)
 800c8f2:	fb82 1203 	smull	r1, r2, r2, r3
 800c8f6:	1092      	asrs	r2, r2, #2
 800c8f8:	17db      	asrs	r3, r3, #31
 800c8fa:	1ad3      	subs	r3, r2, r3
 800c8fc:	62bb      	str	r3, [r7, #40]	; 0x28
						i++;
 800c8fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c900:	3301      	adds	r3, #1
 800c902:	627b      	str	r3, [r7, #36]	; 0x24
					while (heiltal)
 800c904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c906:	2b00      	cmp	r3, #0
 800c908:	d1de      	bne.n	800c8c8 <ts_formatstring+0x2f8>
					}

					reverse(buf - i, i);
 800c90a:	68fa      	ldr	r2, [r7, #12]
 800c90c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c90e:	425b      	negs	r3, r3
 800c910:	4413      	add	r3, r2
 800c912:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c914:	4618      	mov	r0, r3
 800c916:	f000 f8af 	bl	800ca78 <reverse>

					heiltal = (long)fval;
 800c91a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c91e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c922:	ee17 3a90 	vmov	r3, s15
 800c926:	62bb      	str	r3, [r7, #40]	; 0x28
					*buf++ = '.';
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	1c5a      	adds	r2, r3, #1
 800c92c:	60fa      	str	r2, [r7, #12]
 800c92e:	222e      	movs	r2, #46	; 0x2e
 800c930:	701a      	strb	r2, [r3, #0]

					float frac = fval - (float)heiltal;
 800c932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c934:	ee07 3a90 	vmov	s15, r3
 800c938:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c93c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800c940:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c944:	edc7 7a05 	vstr	s15, [r7, #20]
					long decimal = (long)(frac * pow(10,precision));
 800c948:	6978      	ldr	r0, [r7, #20]
 800c94a:	f7f3 fdfd 	bl	8000548 <__aeabi_f2d>
 800c94e:	4604      	mov	r4, r0
 800c950:	460d      	mov	r5, r1
 800c952:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800c954:	f7f3 fde6 	bl	8000524 <__aeabi_i2d>
 800c958:	4602      	mov	r2, r0
 800c95a:	460b      	mov	r3, r1
 800c95c:	ec43 2b11 	vmov	d1, r2, r3
 800c960:	ed9f 0b37 	vldr	d0, [pc, #220]	; 800ca40 <ts_formatstring+0x470>
 800c964:	f000 f958 	bl	800cc18 <pow>
 800c968:	ec53 2b10 	vmov	r2, r3, d0
 800c96c:	4620      	mov	r0, r4
 800c96e:	4629      	mov	r1, r5
 800c970:	f7f3 fe3e 	bl	80005f0 <__aeabi_dmul>
 800c974:	4603      	mov	r3, r0
 800c976:	460c      	mov	r4, r1
 800c978:	4618      	mov	r0, r3
 800c97a:	4621      	mov	r1, r4
 800c97c:	f7f4 f8e8 	bl	8000b50 <__aeabi_d2iz>
 800c980:	4603      	mov	r3, r0
 800c982:	623b      	str	r3, [r7, #32]

					int j = 0;
 800c984:	2300      	movs	r3, #0
 800c986:	61fb      	str	r3, [r7, #28]

					while (decimal)
 800c988:	e01d      	b.n	800c9c6 <ts_formatstring+0x3f6>
					{
						*buf++ = (decimal % 10) + '0';
 800c98a:	68f8      	ldr	r0, [r7, #12]
 800c98c:	1c43      	adds	r3, r0, #1
 800c98e:	60fb      	str	r3, [r7, #12]
 800c990:	6a3a      	ldr	r2, [r7, #32]
 800c992:	4b2d      	ldr	r3, [pc, #180]	; (800ca48 <ts_formatstring+0x478>)
 800c994:	fb83 1302 	smull	r1, r3, r3, r2
 800c998:	1099      	asrs	r1, r3, #2
 800c99a:	17d3      	asrs	r3, r2, #31
 800c99c:	1ac9      	subs	r1, r1, r3
 800c99e:	460b      	mov	r3, r1
 800c9a0:	009b      	lsls	r3, r3, #2
 800c9a2:	440b      	add	r3, r1
 800c9a4:	005b      	lsls	r3, r3, #1
 800c9a6:	1ad1      	subs	r1, r2, r3
 800c9a8:	b2cb      	uxtb	r3, r1
 800c9aa:	3330      	adds	r3, #48	; 0x30
 800c9ac:	b2db      	uxtb	r3, r3
 800c9ae:	7003      	strb	r3, [r0, #0]
						decimal = decimal / 10;
 800c9b0:	6a3b      	ldr	r3, [r7, #32]
 800c9b2:	4a25      	ldr	r2, [pc, #148]	; (800ca48 <ts_formatstring+0x478>)
 800c9b4:	fb82 1203 	smull	r1, r2, r2, r3
 800c9b8:	1092      	asrs	r2, r2, #2
 800c9ba:	17db      	asrs	r3, r3, #31
 800c9bc:	1ad3      	subs	r3, r2, r3
 800c9be:	623b      	str	r3, [r7, #32]
						j++;
 800c9c0:	69fb      	ldr	r3, [r7, #28]
 800c9c2:	3301      	adds	r3, #1
 800c9c4:	61fb      	str	r3, [r7, #28]
					while (decimal)
 800c9c6:	6a3b      	ldr	r3, [r7, #32]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d1de      	bne.n	800c98a <ts_formatstring+0x3ba>
					}

					 while (j < precision){
 800c9cc:	e007      	b.n	800c9de <ts_formatstring+0x40e>
						 *buf++ = '0';
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	1c5a      	adds	r2, r3, #1
 800c9d2:	60fa      	str	r2, [r7, #12]
 800c9d4:	2230      	movs	r2, #48	; 0x30
 800c9d6:	701a      	strb	r2, [r3, #0]
						 j++;
 800c9d8:	69fb      	ldr	r3, [r7, #28]
 800c9da:	3301      	adds	r3, #1
 800c9dc:	61fb      	str	r3, [r7, #28]
					 while (j < precision){
 800c9de:	69fa      	ldr	r2, [r7, #28]
 800c9e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c9e2:	429a      	cmp	r2, r3
 800c9e4:	dbf3      	blt.n	800c9ce <ts_formatstring+0x3fe>
					 }

					reverse(buf - j, j);
 800c9e6:	68fa      	ldr	r2, [r7, #12]
 800c9e8:	69fb      	ldr	r3, [r7, #28]
 800c9ea:	425b      	negs	r3, r3
 800c9ec:	4413      	add	r3, r2
 800c9ee:	69f9      	ldr	r1, [r7, #28]
 800c9f0:	4618      	mov	r0, r3
 800c9f2:	f000 f841 	bl	800ca78 <reverse>
					precision = 6;
 800c9f6:	2306      	movs	r3, #6
 800c9f8:	63fb      	str	r3, [r7, #60]	; 0x3c
				 }
		/*************************************************************************/
				 break;
 800c9fa:	e005      	b.n	800ca08 <ts_formatstring+0x438>
			  case '%':
				  *buf++ = '%';
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	1c5a      	adds	r2, r3, #1
 800ca00:	60fa      	str	r2, [r7, #12]
 800ca02:	2225      	movs	r2, #37	; 0x25
 800ca04:	701a      	strb	r2, [r3, #0]
				  break;
 800ca06:	bf00      	nop
			}
			fmt++;
 800ca08:	68bb      	ldr	r3, [r7, #8]
 800ca0a:	3301      	adds	r3, #1
 800ca0c:	60bb      	str	r3, [r7, #8]
 800ca0e:	e007      	b.n	800ca20 <ts_formatstring+0x450>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	1c5a      	adds	r2, r3, #1
 800ca14:	60fa      	str	r2, [r7, #12]
 800ca16:	68ba      	ldr	r2, [r7, #8]
 800ca18:	1c51      	adds	r1, r2, #1
 800ca1a:	60b9      	str	r1, [r7, #8]
 800ca1c:	7812      	ldrb	r2, [r2, #0]
 800ca1e:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 800ca20:	68bb      	ldr	r3, [r7, #8]
 800ca22:	781b      	ldrb	r3, [r3, #0]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	f47f adde 	bne.w	800c5e6 <ts_formatstring+0x16>
		}
	}
	*buf = 0;
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	461a      	mov	r2, r3
 800ca34:	69bb      	ldr	r3, [r7, #24]
 800ca36:	1ad3      	subs	r3, r2, r3
}
 800ca38:	4618      	mov	r0, r3
 800ca3a:	3740      	adds	r7, #64	; 0x40
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	bdb0      	pop	{r4, r5, r7, pc}
 800ca40:	00000000 	.word	0x00000000
 800ca44:	40240000 	.word	0x40240000
 800ca48:	66666667 	.word	0x66666667

0800ca4c <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 800ca4c:	b40e      	push	{r1, r2, r3}
 800ca4e:	b580      	push	{r7, lr}
 800ca50:	b085      	sub	sp, #20
 800ca52:	af00      	add	r7, sp, #0
 800ca54:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 800ca56:	f107 0320 	add.w	r3, r7, #32
 800ca5a:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 800ca5c:	68ba      	ldr	r2, [r7, #8]
 800ca5e:	69f9      	ldr	r1, [r7, #28]
 800ca60:	6878      	ldr	r0, [r7, #4]
 800ca62:	f7ff fdb5 	bl	800c5d0 <ts_formatstring>
 800ca66:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 800ca68:	68fb      	ldr	r3, [r7, #12]
}
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	3714      	adds	r7, #20
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ca74:	b003      	add	sp, #12
 800ca76:	4770      	bx	lr

0800ca78 <reverse>:
	return (_write((fp->_file), (char*)buf, size * count) / size);
}

/**********edited by Kai Sheng and Qiu Hui on 27/7/2017**************/
void reverse(char *str, int len)
{
 800ca78:	b480      	push	{r7}
 800ca7a:	b087      	sub	sp, #28
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	6078      	str	r0, [r7, #4]
 800ca80:	6039      	str	r1, [r7, #0]
    int i=0, j=len-1, temp;
 800ca82:	2300      	movs	r3, #0
 800ca84:	617b      	str	r3, [r7, #20]
 800ca86:	683b      	ldr	r3, [r7, #0]
 800ca88:	3b01      	subs	r3, #1
 800ca8a:	613b      	str	r3, [r7, #16]
    while (i<j)
 800ca8c:	e018      	b.n	800cac0 <reverse+0x48>
    {
        temp = str[i];
 800ca8e:	697b      	ldr	r3, [r7, #20]
 800ca90:	687a      	ldr	r2, [r7, #4]
 800ca92:	4413      	add	r3, r2
 800ca94:	781b      	ldrb	r3, [r3, #0]
 800ca96:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 800ca98:	697b      	ldr	r3, [r7, #20]
 800ca9a:	687a      	ldr	r2, [r7, #4]
 800ca9c:	4413      	add	r3, r2
 800ca9e:	693a      	ldr	r2, [r7, #16]
 800caa0:	6879      	ldr	r1, [r7, #4]
 800caa2:	440a      	add	r2, r1
 800caa4:	7812      	ldrb	r2, [r2, #0]
 800caa6:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 800caa8:	693b      	ldr	r3, [r7, #16]
 800caaa:	687a      	ldr	r2, [r7, #4]
 800caac:	4413      	add	r3, r2
 800caae:	68fa      	ldr	r2, [r7, #12]
 800cab0:	b2d2      	uxtb	r2, r2
 800cab2:	701a      	strb	r2, [r3, #0]
        i++; j--;
 800cab4:	697b      	ldr	r3, [r7, #20]
 800cab6:	3301      	adds	r3, #1
 800cab8:	617b      	str	r3, [r7, #20]
 800caba:	693b      	ldr	r3, [r7, #16]
 800cabc:	3b01      	subs	r3, #1
 800cabe:	613b      	str	r3, [r7, #16]
    while (i<j)
 800cac0:	697a      	ldr	r2, [r7, #20]
 800cac2:	693b      	ldr	r3, [r7, #16]
 800cac4:	429a      	cmp	r2, r3
 800cac6:	dbe2      	blt.n	800ca8e <reverse+0x16>
    }
}
 800cac8:	bf00      	nop
 800caca:	371c      	adds	r7, #28
 800cacc:	46bd      	mov	sp, r7
 800cace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad2:	4770      	bx	lr

0800cad4 <__cxa_pure_virtual>:
 800cad4:	b508      	push	{r3, lr}
 800cad6:	f000 f80d 	bl	800caf4 <_ZSt9terminatev>

0800cada <_ZN10__cxxabiv111__terminateEPFvvE>:
 800cada:	b508      	push	{r3, lr}
 800cadc:	4780      	blx	r0
 800cade:	f002 f86e 	bl	800ebbe <abort>
	...

0800cae4 <_ZSt13get_terminatev>:
 800cae4:	4b02      	ldr	r3, [pc, #8]	; (800caf0 <_ZSt13get_terminatev+0xc>)
 800cae6:	6818      	ldr	r0, [r3, #0]
 800cae8:	f3bf 8f5b 	dmb	ish
 800caec:	4770      	bx	lr
 800caee:	bf00      	nop
 800caf0:	2000012c 	.word	0x2000012c

0800caf4 <_ZSt9terminatev>:
 800caf4:	b508      	push	{r3, lr}
 800caf6:	f7ff fff5 	bl	800cae4 <_ZSt13get_terminatev>
 800cafa:	f7ff ffee 	bl	800cada <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800cb00 <cos>:
 800cb00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cb02:	ec51 0b10 	vmov	r0, r1, d0
 800cb06:	4a1e      	ldr	r2, [pc, #120]	; (800cb80 <cos+0x80>)
 800cb08:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cb0c:	4293      	cmp	r3, r2
 800cb0e:	dc06      	bgt.n	800cb1e <cos+0x1e>
 800cb10:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800cb78 <cos+0x78>
 800cb14:	f001 f9b0 	bl	800de78 <__kernel_cos>
 800cb18:	ec51 0b10 	vmov	r0, r1, d0
 800cb1c:	e007      	b.n	800cb2e <cos+0x2e>
 800cb1e:	4a19      	ldr	r2, [pc, #100]	; (800cb84 <cos+0x84>)
 800cb20:	4293      	cmp	r3, r2
 800cb22:	dd09      	ble.n	800cb38 <cos+0x38>
 800cb24:	ee10 2a10 	vmov	r2, s0
 800cb28:	460b      	mov	r3, r1
 800cb2a:	f7f3 fbad 	bl	8000288 <__aeabi_dsub>
 800cb2e:	ec41 0b10 	vmov	d0, r0, r1
 800cb32:	b005      	add	sp, #20
 800cb34:	f85d fb04 	ldr.w	pc, [sp], #4
 800cb38:	4668      	mov	r0, sp
 800cb3a:	f000 fef9 	bl	800d930 <__ieee754_rem_pio2>
 800cb3e:	f000 0003 	and.w	r0, r0, #3
 800cb42:	2801      	cmp	r0, #1
 800cb44:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cb48:	ed9d 0b00 	vldr	d0, [sp]
 800cb4c:	d007      	beq.n	800cb5e <cos+0x5e>
 800cb4e:	2802      	cmp	r0, #2
 800cb50:	d00e      	beq.n	800cb70 <cos+0x70>
 800cb52:	2800      	cmp	r0, #0
 800cb54:	d0de      	beq.n	800cb14 <cos+0x14>
 800cb56:	2001      	movs	r0, #1
 800cb58:	f001 fdc6 	bl	800e6e8 <__kernel_sin>
 800cb5c:	e7dc      	b.n	800cb18 <cos+0x18>
 800cb5e:	f001 fdc3 	bl	800e6e8 <__kernel_sin>
 800cb62:	ec53 2b10 	vmov	r2, r3, d0
 800cb66:	ee10 0a10 	vmov	r0, s0
 800cb6a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cb6e:	e7de      	b.n	800cb2e <cos+0x2e>
 800cb70:	f001 f982 	bl	800de78 <__kernel_cos>
 800cb74:	e7f5      	b.n	800cb62 <cos+0x62>
 800cb76:	bf00      	nop
	...
 800cb80:	3fe921fb 	.word	0x3fe921fb
 800cb84:	7fefffff 	.word	0x7fefffff

0800cb88 <sin>:
 800cb88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cb8a:	ec51 0b10 	vmov	r0, r1, d0
 800cb8e:	4a20      	ldr	r2, [pc, #128]	; (800cc10 <sin+0x88>)
 800cb90:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cb94:	4293      	cmp	r3, r2
 800cb96:	dc07      	bgt.n	800cba8 <sin+0x20>
 800cb98:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800cc08 <sin+0x80>
 800cb9c:	2000      	movs	r0, #0
 800cb9e:	f001 fda3 	bl	800e6e8 <__kernel_sin>
 800cba2:	ec51 0b10 	vmov	r0, r1, d0
 800cba6:	e007      	b.n	800cbb8 <sin+0x30>
 800cba8:	4a1a      	ldr	r2, [pc, #104]	; (800cc14 <sin+0x8c>)
 800cbaa:	4293      	cmp	r3, r2
 800cbac:	dd09      	ble.n	800cbc2 <sin+0x3a>
 800cbae:	ee10 2a10 	vmov	r2, s0
 800cbb2:	460b      	mov	r3, r1
 800cbb4:	f7f3 fb68 	bl	8000288 <__aeabi_dsub>
 800cbb8:	ec41 0b10 	vmov	d0, r0, r1
 800cbbc:	b005      	add	sp, #20
 800cbbe:	f85d fb04 	ldr.w	pc, [sp], #4
 800cbc2:	4668      	mov	r0, sp
 800cbc4:	f000 feb4 	bl	800d930 <__ieee754_rem_pio2>
 800cbc8:	f000 0003 	and.w	r0, r0, #3
 800cbcc:	2801      	cmp	r0, #1
 800cbce:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cbd2:	ed9d 0b00 	vldr	d0, [sp]
 800cbd6:	d004      	beq.n	800cbe2 <sin+0x5a>
 800cbd8:	2802      	cmp	r0, #2
 800cbda:	d005      	beq.n	800cbe8 <sin+0x60>
 800cbdc:	b970      	cbnz	r0, 800cbfc <sin+0x74>
 800cbde:	2001      	movs	r0, #1
 800cbe0:	e7dd      	b.n	800cb9e <sin+0x16>
 800cbe2:	f001 f949 	bl	800de78 <__kernel_cos>
 800cbe6:	e7dc      	b.n	800cba2 <sin+0x1a>
 800cbe8:	2001      	movs	r0, #1
 800cbea:	f001 fd7d 	bl	800e6e8 <__kernel_sin>
 800cbee:	ec53 2b10 	vmov	r2, r3, d0
 800cbf2:	ee10 0a10 	vmov	r0, s0
 800cbf6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cbfa:	e7dd      	b.n	800cbb8 <sin+0x30>
 800cbfc:	f001 f93c 	bl	800de78 <__kernel_cos>
 800cc00:	e7f5      	b.n	800cbee <sin+0x66>
 800cc02:	bf00      	nop
 800cc04:	f3af 8000 	nop.w
	...
 800cc10:	3fe921fb 	.word	0x3fe921fb
 800cc14:	7fefffff 	.word	0x7fefffff

0800cc18 <pow>:
 800cc18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc1c:	ed2d 8b04 	vpush	{d8-d9}
 800cc20:	b08d      	sub	sp, #52	; 0x34
 800cc22:	ec57 6b10 	vmov	r6, r7, d0
 800cc26:	ec55 4b11 	vmov	r4, r5, d1
 800cc2a:	f000 f96d 	bl	800cf08 <__ieee754_pow>
 800cc2e:	4bae      	ldr	r3, [pc, #696]	; (800cee8 <pow+0x2d0>)
 800cc30:	eeb0 8a40 	vmov.f32	s16, s0
 800cc34:	eef0 8a60 	vmov.f32	s17, s1
 800cc38:	f993 9000 	ldrsb.w	r9, [r3]
 800cc3c:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 800cc40:	4698      	mov	r8, r3
 800cc42:	d05f      	beq.n	800cd04 <pow+0xec>
 800cc44:	4622      	mov	r2, r4
 800cc46:	462b      	mov	r3, r5
 800cc48:	4620      	mov	r0, r4
 800cc4a:	4629      	mov	r1, r5
 800cc4c:	f7f3 ff6a 	bl	8000b24 <__aeabi_dcmpun>
 800cc50:	4683      	mov	fp, r0
 800cc52:	2800      	cmp	r0, #0
 800cc54:	d156      	bne.n	800cd04 <pow+0xec>
 800cc56:	4632      	mov	r2, r6
 800cc58:	463b      	mov	r3, r7
 800cc5a:	4630      	mov	r0, r6
 800cc5c:	4639      	mov	r1, r7
 800cc5e:	f7f3 ff61 	bl	8000b24 <__aeabi_dcmpun>
 800cc62:	9001      	str	r0, [sp, #4]
 800cc64:	b1e8      	cbz	r0, 800cca2 <pow+0x8a>
 800cc66:	2200      	movs	r2, #0
 800cc68:	2300      	movs	r3, #0
 800cc6a:	4620      	mov	r0, r4
 800cc6c:	4629      	mov	r1, r5
 800cc6e:	f7f3 ff27 	bl	8000ac0 <__aeabi_dcmpeq>
 800cc72:	2800      	cmp	r0, #0
 800cc74:	d046      	beq.n	800cd04 <pow+0xec>
 800cc76:	2301      	movs	r3, #1
 800cc78:	9302      	str	r3, [sp, #8]
 800cc7a:	4b9c      	ldr	r3, [pc, #624]	; (800ceec <pow+0x2d4>)
 800cc7c:	9303      	str	r3, [sp, #12]
 800cc7e:	4b9c      	ldr	r3, [pc, #624]	; (800cef0 <pow+0x2d8>)
 800cc80:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800cc84:	2200      	movs	r2, #0
 800cc86:	f1b9 0f02 	cmp.w	r9, #2
 800cc8a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800cc8e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800cc92:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cc96:	d033      	beq.n	800cd00 <pow+0xe8>
 800cc98:	a802      	add	r0, sp, #8
 800cc9a:	f001 fe75 	bl	800e988 <matherr>
 800cc9e:	bb48      	cbnz	r0, 800ccf4 <pow+0xdc>
 800cca0:	e05e      	b.n	800cd60 <pow+0x148>
 800cca2:	f04f 0a00 	mov.w	sl, #0
 800cca6:	f04f 0b00 	mov.w	fp, #0
 800ccaa:	4652      	mov	r2, sl
 800ccac:	465b      	mov	r3, fp
 800ccae:	4630      	mov	r0, r6
 800ccb0:	4639      	mov	r1, r7
 800ccb2:	f7f3 ff05 	bl	8000ac0 <__aeabi_dcmpeq>
 800ccb6:	ec4b ab19 	vmov	d9, sl, fp
 800ccba:	2800      	cmp	r0, #0
 800ccbc:	d055      	beq.n	800cd6a <pow+0x152>
 800ccbe:	4652      	mov	r2, sl
 800ccc0:	465b      	mov	r3, fp
 800ccc2:	4620      	mov	r0, r4
 800ccc4:	4629      	mov	r1, r5
 800ccc6:	f7f3 fefb 	bl	8000ac0 <__aeabi_dcmpeq>
 800ccca:	4680      	mov	r8, r0
 800cccc:	b318      	cbz	r0, 800cd16 <pow+0xfe>
 800ccce:	2301      	movs	r3, #1
 800ccd0:	9302      	str	r3, [sp, #8]
 800ccd2:	4b86      	ldr	r3, [pc, #536]	; (800ceec <pow+0x2d4>)
 800ccd4:	9303      	str	r3, [sp, #12]
 800ccd6:	9b01      	ldr	r3, [sp, #4]
 800ccd8:	930a      	str	r3, [sp, #40]	; 0x28
 800ccda:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ccde:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800cce2:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800cce6:	f1b9 0f00 	cmp.w	r9, #0
 800ccea:	d0d5      	beq.n	800cc98 <pow+0x80>
 800ccec:	4b80      	ldr	r3, [pc, #512]	; (800cef0 <pow+0x2d8>)
 800ccee:	2200      	movs	r2, #0
 800ccf0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ccf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ccf6:	b11b      	cbz	r3, 800cd00 <pow+0xe8>
 800ccf8:	f001 ff68 	bl	800ebcc <__errno>
 800ccfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ccfe:	6003      	str	r3, [r0, #0]
 800cd00:	ed9d 8b08 	vldr	d8, [sp, #32]
 800cd04:	eeb0 0a48 	vmov.f32	s0, s16
 800cd08:	eef0 0a68 	vmov.f32	s1, s17
 800cd0c:	b00d      	add	sp, #52	; 0x34
 800cd0e:	ecbd 8b04 	vpop	{d8-d9}
 800cd12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd16:	ec45 4b10 	vmov	d0, r4, r5
 800cd1a:	f001 fda6 	bl	800e86a <finite>
 800cd1e:	2800      	cmp	r0, #0
 800cd20:	d0f0      	beq.n	800cd04 <pow+0xec>
 800cd22:	4652      	mov	r2, sl
 800cd24:	465b      	mov	r3, fp
 800cd26:	4620      	mov	r0, r4
 800cd28:	4629      	mov	r1, r5
 800cd2a:	f7f3 fed3 	bl	8000ad4 <__aeabi_dcmplt>
 800cd2e:	2800      	cmp	r0, #0
 800cd30:	d0e8      	beq.n	800cd04 <pow+0xec>
 800cd32:	2301      	movs	r3, #1
 800cd34:	9302      	str	r3, [sp, #8]
 800cd36:	4b6d      	ldr	r3, [pc, #436]	; (800ceec <pow+0x2d4>)
 800cd38:	9303      	str	r3, [sp, #12]
 800cd3a:	4b6b      	ldr	r3, [pc, #428]	; (800cee8 <pow+0x2d0>)
 800cd3c:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800cd40:	f993 3000 	ldrsb.w	r3, [r3]
 800cd44:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800cd48:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800cd4c:	b913      	cbnz	r3, 800cd54 <pow+0x13c>
 800cd4e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800cd52:	e7a1      	b.n	800cc98 <pow+0x80>
 800cd54:	4967      	ldr	r1, [pc, #412]	; (800cef4 <pow+0x2dc>)
 800cd56:	2000      	movs	r0, #0
 800cd58:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cd5c:	2b02      	cmp	r3, #2
 800cd5e:	d19b      	bne.n	800cc98 <pow+0x80>
 800cd60:	f001 ff34 	bl	800ebcc <__errno>
 800cd64:	2321      	movs	r3, #33	; 0x21
 800cd66:	6003      	str	r3, [r0, #0]
 800cd68:	e7c4      	b.n	800ccf4 <pow+0xdc>
 800cd6a:	eeb0 0a48 	vmov.f32	s0, s16
 800cd6e:	eef0 0a68 	vmov.f32	s1, s17
 800cd72:	f001 fd7a 	bl	800e86a <finite>
 800cd76:	9001      	str	r0, [sp, #4]
 800cd78:	2800      	cmp	r0, #0
 800cd7a:	f040 808a 	bne.w	800ce92 <pow+0x27a>
 800cd7e:	ec47 6b10 	vmov	d0, r6, r7
 800cd82:	f001 fd72 	bl	800e86a <finite>
 800cd86:	2800      	cmp	r0, #0
 800cd88:	f000 8083 	beq.w	800ce92 <pow+0x27a>
 800cd8c:	ec45 4b10 	vmov	d0, r4, r5
 800cd90:	f001 fd6b 	bl	800e86a <finite>
 800cd94:	2800      	cmp	r0, #0
 800cd96:	d07c      	beq.n	800ce92 <pow+0x27a>
 800cd98:	ec53 2b18 	vmov	r2, r3, d8
 800cd9c:	ee18 0a10 	vmov	r0, s16
 800cda0:	4619      	mov	r1, r3
 800cda2:	f7f3 febf 	bl	8000b24 <__aeabi_dcmpun>
 800cda6:	f998 9000 	ldrsb.w	r9, [r8]
 800cdaa:	4b50      	ldr	r3, [pc, #320]	; (800ceec <pow+0x2d4>)
 800cdac:	b1b0      	cbz	r0, 800cddc <pow+0x1c4>
 800cdae:	2201      	movs	r2, #1
 800cdb0:	9303      	str	r3, [sp, #12]
 800cdb2:	9b01      	ldr	r3, [sp, #4]
 800cdb4:	9202      	str	r2, [sp, #8]
 800cdb6:	930a      	str	r3, [sp, #40]	; 0x28
 800cdb8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800cdbc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800cdc0:	f1b9 0f00 	cmp.w	r9, #0
 800cdc4:	d0c3      	beq.n	800cd4e <pow+0x136>
 800cdc6:	4652      	mov	r2, sl
 800cdc8:	465b      	mov	r3, fp
 800cdca:	4650      	mov	r0, sl
 800cdcc:	4659      	mov	r1, fp
 800cdce:	f7f3 fd39 	bl	8000844 <__aeabi_ddiv>
 800cdd2:	f1b9 0f02 	cmp.w	r9, #2
 800cdd6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cdda:	e7c0      	b.n	800cd5e <pow+0x146>
 800cddc:	2203      	movs	r2, #3
 800cdde:	9202      	str	r2, [sp, #8]
 800cde0:	9303      	str	r3, [sp, #12]
 800cde2:	900a      	str	r0, [sp, #40]	; 0x28
 800cde4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800cde8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800cdec:	f1b9 0f00 	cmp.w	r9, #0
 800cdf0:	d12c      	bne.n	800ce4c <pow+0x234>
 800cdf2:	4b41      	ldr	r3, [pc, #260]	; (800cef8 <pow+0x2e0>)
 800cdf4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800cdf8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cdfc:	4630      	mov	r0, r6
 800cdfe:	4652      	mov	r2, sl
 800ce00:	465b      	mov	r3, fp
 800ce02:	4639      	mov	r1, r7
 800ce04:	f7f3 fe66 	bl	8000ad4 <__aeabi_dcmplt>
 800ce08:	2800      	cmp	r0, #0
 800ce0a:	d066      	beq.n	800ceda <pow+0x2c2>
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	4b3b      	ldr	r3, [pc, #236]	; (800cefc <pow+0x2e4>)
 800ce10:	4620      	mov	r0, r4
 800ce12:	4629      	mov	r1, r5
 800ce14:	f7f3 fbec 	bl	80005f0 <__aeabi_dmul>
 800ce18:	4604      	mov	r4, r0
 800ce1a:	460d      	mov	r5, r1
 800ce1c:	ec45 4b10 	vmov	d0, r4, r5
 800ce20:	f001 fdbe 	bl	800e9a0 <rint>
 800ce24:	4620      	mov	r0, r4
 800ce26:	ec53 2b10 	vmov	r2, r3, d0
 800ce2a:	4629      	mov	r1, r5
 800ce2c:	f7f3 fe48 	bl	8000ac0 <__aeabi_dcmpeq>
 800ce30:	b920      	cbnz	r0, 800ce3c <pow+0x224>
 800ce32:	4b33      	ldr	r3, [pc, #204]	; (800cf00 <pow+0x2e8>)
 800ce34:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800ce38:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ce3c:	f998 3000 	ldrsb.w	r3, [r8]
 800ce40:	2b02      	cmp	r3, #2
 800ce42:	d14a      	bne.n	800ceda <pow+0x2c2>
 800ce44:	f001 fec2 	bl	800ebcc <__errno>
 800ce48:	2322      	movs	r3, #34	; 0x22
 800ce4a:	e78c      	b.n	800cd66 <pow+0x14e>
 800ce4c:	4b2d      	ldr	r3, [pc, #180]	; (800cf04 <pow+0x2ec>)
 800ce4e:	2200      	movs	r2, #0
 800ce50:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ce54:	4630      	mov	r0, r6
 800ce56:	4652      	mov	r2, sl
 800ce58:	465b      	mov	r3, fp
 800ce5a:	4639      	mov	r1, r7
 800ce5c:	f7f3 fe3a 	bl	8000ad4 <__aeabi_dcmplt>
 800ce60:	2800      	cmp	r0, #0
 800ce62:	d0eb      	beq.n	800ce3c <pow+0x224>
 800ce64:	2200      	movs	r2, #0
 800ce66:	4b25      	ldr	r3, [pc, #148]	; (800cefc <pow+0x2e4>)
 800ce68:	4620      	mov	r0, r4
 800ce6a:	4629      	mov	r1, r5
 800ce6c:	f7f3 fbc0 	bl	80005f0 <__aeabi_dmul>
 800ce70:	4604      	mov	r4, r0
 800ce72:	460d      	mov	r5, r1
 800ce74:	ec45 4b10 	vmov	d0, r4, r5
 800ce78:	f001 fd92 	bl	800e9a0 <rint>
 800ce7c:	4620      	mov	r0, r4
 800ce7e:	ec53 2b10 	vmov	r2, r3, d0
 800ce82:	4629      	mov	r1, r5
 800ce84:	f7f3 fe1c 	bl	8000ac0 <__aeabi_dcmpeq>
 800ce88:	2800      	cmp	r0, #0
 800ce8a:	d1d7      	bne.n	800ce3c <pow+0x224>
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	4b19      	ldr	r3, [pc, #100]	; (800cef4 <pow+0x2dc>)
 800ce90:	e7d2      	b.n	800ce38 <pow+0x220>
 800ce92:	2200      	movs	r2, #0
 800ce94:	2300      	movs	r3, #0
 800ce96:	ec51 0b18 	vmov	r0, r1, d8
 800ce9a:	f7f3 fe11 	bl	8000ac0 <__aeabi_dcmpeq>
 800ce9e:	2800      	cmp	r0, #0
 800cea0:	f43f af30 	beq.w	800cd04 <pow+0xec>
 800cea4:	ec47 6b10 	vmov	d0, r6, r7
 800cea8:	f001 fcdf 	bl	800e86a <finite>
 800ceac:	2800      	cmp	r0, #0
 800ceae:	f43f af29 	beq.w	800cd04 <pow+0xec>
 800ceb2:	ec45 4b10 	vmov	d0, r4, r5
 800ceb6:	f001 fcd8 	bl	800e86a <finite>
 800ceba:	2800      	cmp	r0, #0
 800cebc:	f43f af22 	beq.w	800cd04 <pow+0xec>
 800cec0:	2304      	movs	r3, #4
 800cec2:	9302      	str	r3, [sp, #8]
 800cec4:	4b09      	ldr	r3, [pc, #36]	; (800ceec <pow+0x2d4>)
 800cec6:	9303      	str	r3, [sp, #12]
 800cec8:	2300      	movs	r3, #0
 800ceca:	930a      	str	r3, [sp, #40]	; 0x28
 800cecc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ced0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ced4:	ed8d 9b08 	vstr	d9, [sp, #32]
 800ced8:	e7b0      	b.n	800ce3c <pow+0x224>
 800ceda:	a802      	add	r0, sp, #8
 800cedc:	f001 fd54 	bl	800e988 <matherr>
 800cee0:	2800      	cmp	r0, #0
 800cee2:	f47f af07 	bne.w	800ccf4 <pow+0xdc>
 800cee6:	e7ad      	b.n	800ce44 <pow+0x22c>
 800cee8:	20000130 	.word	0x20000130
 800ceec:	08010118 	.word	0x08010118
 800cef0:	3ff00000 	.word	0x3ff00000
 800cef4:	fff00000 	.word	0xfff00000
 800cef8:	47efffff 	.word	0x47efffff
 800cefc:	3fe00000 	.word	0x3fe00000
 800cf00:	c7efffff 	.word	0xc7efffff
 800cf04:	7ff00000 	.word	0x7ff00000

0800cf08 <__ieee754_pow>:
 800cf08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf0c:	b091      	sub	sp, #68	; 0x44
 800cf0e:	ed8d 1b00 	vstr	d1, [sp]
 800cf12:	e89d 0204 	ldmia.w	sp, {r2, r9}
 800cf16:	ec57 6b10 	vmov	r6, r7, d0
 800cf1a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800cf1e:	ea58 0302 	orrs.w	r3, r8, r2
 800cf22:	ee10 aa10 	vmov	sl, s0
 800cf26:	463d      	mov	r5, r7
 800cf28:	f000 84bd 	beq.w	800d8a6 <__ieee754_pow+0x99e>
 800cf2c:	4b78      	ldr	r3, [pc, #480]	; (800d110 <__ieee754_pow+0x208>)
 800cf2e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800cf32:	429c      	cmp	r4, r3
 800cf34:	dc09      	bgt.n	800cf4a <__ieee754_pow+0x42>
 800cf36:	d103      	bne.n	800cf40 <__ieee754_pow+0x38>
 800cf38:	b93e      	cbnz	r6, 800cf4a <__ieee754_pow+0x42>
 800cf3a:	45a0      	cmp	r8, r4
 800cf3c:	dc0d      	bgt.n	800cf5a <__ieee754_pow+0x52>
 800cf3e:	e001      	b.n	800cf44 <__ieee754_pow+0x3c>
 800cf40:	4598      	cmp	r8, r3
 800cf42:	dc02      	bgt.n	800cf4a <__ieee754_pow+0x42>
 800cf44:	4598      	cmp	r8, r3
 800cf46:	d10e      	bne.n	800cf66 <__ieee754_pow+0x5e>
 800cf48:	b16a      	cbz	r2, 800cf66 <__ieee754_pow+0x5e>
 800cf4a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800cf4e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800cf52:	ea54 030a 	orrs.w	r3, r4, sl
 800cf56:	f000 84a6 	beq.w	800d8a6 <__ieee754_pow+0x99e>
 800cf5a:	486e      	ldr	r0, [pc, #440]	; (800d114 <__ieee754_pow+0x20c>)
 800cf5c:	b011      	add	sp, #68	; 0x44
 800cf5e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf62:	f001 bd15 	b.w	800e990 <nan>
 800cf66:	2d00      	cmp	r5, #0
 800cf68:	da53      	bge.n	800d012 <__ieee754_pow+0x10a>
 800cf6a:	4b6b      	ldr	r3, [pc, #428]	; (800d118 <__ieee754_pow+0x210>)
 800cf6c:	4598      	cmp	r8, r3
 800cf6e:	dc4d      	bgt.n	800d00c <__ieee754_pow+0x104>
 800cf70:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800cf74:	4598      	cmp	r8, r3
 800cf76:	dd4c      	ble.n	800d012 <__ieee754_pow+0x10a>
 800cf78:	ea4f 5328 	mov.w	r3, r8, asr #20
 800cf7c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800cf80:	2b14      	cmp	r3, #20
 800cf82:	dd26      	ble.n	800cfd2 <__ieee754_pow+0xca>
 800cf84:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800cf88:	fa22 f103 	lsr.w	r1, r2, r3
 800cf8c:	fa01 f303 	lsl.w	r3, r1, r3
 800cf90:	429a      	cmp	r2, r3
 800cf92:	d13e      	bne.n	800d012 <__ieee754_pow+0x10a>
 800cf94:	f001 0101 	and.w	r1, r1, #1
 800cf98:	f1c1 0b02 	rsb	fp, r1, #2
 800cf9c:	2a00      	cmp	r2, #0
 800cf9e:	d15b      	bne.n	800d058 <__ieee754_pow+0x150>
 800cfa0:	4b5b      	ldr	r3, [pc, #364]	; (800d110 <__ieee754_pow+0x208>)
 800cfa2:	4598      	cmp	r8, r3
 800cfa4:	d124      	bne.n	800cff0 <__ieee754_pow+0xe8>
 800cfa6:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800cfaa:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800cfae:	ea53 030a 	orrs.w	r3, r3, sl
 800cfb2:	f000 8478 	beq.w	800d8a6 <__ieee754_pow+0x99e>
 800cfb6:	4b59      	ldr	r3, [pc, #356]	; (800d11c <__ieee754_pow+0x214>)
 800cfb8:	429c      	cmp	r4, r3
 800cfba:	dd2d      	ble.n	800d018 <__ieee754_pow+0x110>
 800cfbc:	f1b9 0f00 	cmp.w	r9, #0
 800cfc0:	f280 8475 	bge.w	800d8ae <__ieee754_pow+0x9a6>
 800cfc4:	2000      	movs	r0, #0
 800cfc6:	2100      	movs	r1, #0
 800cfc8:	ec41 0b10 	vmov	d0, r0, r1
 800cfcc:	b011      	add	sp, #68	; 0x44
 800cfce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfd2:	2a00      	cmp	r2, #0
 800cfd4:	d13e      	bne.n	800d054 <__ieee754_pow+0x14c>
 800cfd6:	f1c3 0314 	rsb	r3, r3, #20
 800cfda:	fa48 f103 	asr.w	r1, r8, r3
 800cfde:	fa01 f303 	lsl.w	r3, r1, r3
 800cfe2:	4598      	cmp	r8, r3
 800cfe4:	f040 846b 	bne.w	800d8be <__ieee754_pow+0x9b6>
 800cfe8:	f001 0101 	and.w	r1, r1, #1
 800cfec:	f1c1 0b02 	rsb	fp, r1, #2
 800cff0:	4b4b      	ldr	r3, [pc, #300]	; (800d120 <__ieee754_pow+0x218>)
 800cff2:	4598      	cmp	r8, r3
 800cff4:	d118      	bne.n	800d028 <__ieee754_pow+0x120>
 800cff6:	f1b9 0f00 	cmp.w	r9, #0
 800cffa:	f280 845c 	bge.w	800d8b6 <__ieee754_pow+0x9ae>
 800cffe:	4948      	ldr	r1, [pc, #288]	; (800d120 <__ieee754_pow+0x218>)
 800d000:	4632      	mov	r2, r6
 800d002:	463b      	mov	r3, r7
 800d004:	2000      	movs	r0, #0
 800d006:	f7f3 fc1d 	bl	8000844 <__aeabi_ddiv>
 800d00a:	e7dd      	b.n	800cfc8 <__ieee754_pow+0xc0>
 800d00c:	f04f 0b02 	mov.w	fp, #2
 800d010:	e7c4      	b.n	800cf9c <__ieee754_pow+0x94>
 800d012:	f04f 0b00 	mov.w	fp, #0
 800d016:	e7c1      	b.n	800cf9c <__ieee754_pow+0x94>
 800d018:	f1b9 0f00 	cmp.w	r9, #0
 800d01c:	dad2      	bge.n	800cfc4 <__ieee754_pow+0xbc>
 800d01e:	e89d 0009 	ldmia.w	sp, {r0, r3}
 800d022:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d026:	e7cf      	b.n	800cfc8 <__ieee754_pow+0xc0>
 800d028:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800d02c:	d106      	bne.n	800d03c <__ieee754_pow+0x134>
 800d02e:	4632      	mov	r2, r6
 800d030:	463b      	mov	r3, r7
 800d032:	4610      	mov	r0, r2
 800d034:	4619      	mov	r1, r3
 800d036:	f7f3 fadb 	bl	80005f0 <__aeabi_dmul>
 800d03a:	e7c5      	b.n	800cfc8 <__ieee754_pow+0xc0>
 800d03c:	4b39      	ldr	r3, [pc, #228]	; (800d124 <__ieee754_pow+0x21c>)
 800d03e:	4599      	cmp	r9, r3
 800d040:	d10a      	bne.n	800d058 <__ieee754_pow+0x150>
 800d042:	2d00      	cmp	r5, #0
 800d044:	db08      	blt.n	800d058 <__ieee754_pow+0x150>
 800d046:	ec47 6b10 	vmov	d0, r6, r7
 800d04a:	b011      	add	sp, #68	; 0x44
 800d04c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d050:	f000 be60 	b.w	800dd14 <__ieee754_sqrt>
 800d054:	f04f 0b00 	mov.w	fp, #0
 800d058:	ec47 6b10 	vmov	d0, r6, r7
 800d05c:	f001 fbfe 	bl	800e85c <fabs>
 800d060:	ec51 0b10 	vmov	r0, r1, d0
 800d064:	f1ba 0f00 	cmp.w	sl, #0
 800d068:	d127      	bne.n	800d0ba <__ieee754_pow+0x1b2>
 800d06a:	b124      	cbz	r4, 800d076 <__ieee754_pow+0x16e>
 800d06c:	4b2c      	ldr	r3, [pc, #176]	; (800d120 <__ieee754_pow+0x218>)
 800d06e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800d072:	429a      	cmp	r2, r3
 800d074:	d121      	bne.n	800d0ba <__ieee754_pow+0x1b2>
 800d076:	f1b9 0f00 	cmp.w	r9, #0
 800d07a:	da05      	bge.n	800d088 <__ieee754_pow+0x180>
 800d07c:	4602      	mov	r2, r0
 800d07e:	460b      	mov	r3, r1
 800d080:	2000      	movs	r0, #0
 800d082:	4927      	ldr	r1, [pc, #156]	; (800d120 <__ieee754_pow+0x218>)
 800d084:	f7f3 fbde 	bl	8000844 <__aeabi_ddiv>
 800d088:	2d00      	cmp	r5, #0
 800d08a:	da9d      	bge.n	800cfc8 <__ieee754_pow+0xc0>
 800d08c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d090:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d094:	ea54 030b 	orrs.w	r3, r4, fp
 800d098:	d108      	bne.n	800d0ac <__ieee754_pow+0x1a4>
 800d09a:	4602      	mov	r2, r0
 800d09c:	460b      	mov	r3, r1
 800d09e:	4610      	mov	r0, r2
 800d0a0:	4619      	mov	r1, r3
 800d0a2:	f7f3 f8f1 	bl	8000288 <__aeabi_dsub>
 800d0a6:	4602      	mov	r2, r0
 800d0a8:	460b      	mov	r3, r1
 800d0aa:	e7ac      	b.n	800d006 <__ieee754_pow+0xfe>
 800d0ac:	f1bb 0f01 	cmp.w	fp, #1
 800d0b0:	d18a      	bne.n	800cfc8 <__ieee754_pow+0xc0>
 800d0b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d0b6:	4619      	mov	r1, r3
 800d0b8:	e786      	b.n	800cfc8 <__ieee754_pow+0xc0>
 800d0ba:	0fed      	lsrs	r5, r5, #31
 800d0bc:	1e6b      	subs	r3, r5, #1
 800d0be:	930d      	str	r3, [sp, #52]	; 0x34
 800d0c0:	ea5b 0303 	orrs.w	r3, fp, r3
 800d0c4:	d102      	bne.n	800d0cc <__ieee754_pow+0x1c4>
 800d0c6:	4632      	mov	r2, r6
 800d0c8:	463b      	mov	r3, r7
 800d0ca:	e7e8      	b.n	800d09e <__ieee754_pow+0x196>
 800d0cc:	4b16      	ldr	r3, [pc, #88]	; (800d128 <__ieee754_pow+0x220>)
 800d0ce:	4598      	cmp	r8, r3
 800d0d0:	f340 80fe 	ble.w	800d2d0 <__ieee754_pow+0x3c8>
 800d0d4:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800d0d8:	4598      	cmp	r8, r3
 800d0da:	dd0a      	ble.n	800d0f2 <__ieee754_pow+0x1ea>
 800d0dc:	4b0f      	ldr	r3, [pc, #60]	; (800d11c <__ieee754_pow+0x214>)
 800d0de:	429c      	cmp	r4, r3
 800d0e0:	dc0d      	bgt.n	800d0fe <__ieee754_pow+0x1f6>
 800d0e2:	f1b9 0f00 	cmp.w	r9, #0
 800d0e6:	f6bf af6d 	bge.w	800cfc4 <__ieee754_pow+0xbc>
 800d0ea:	a307      	add	r3, pc, #28	; (adr r3, 800d108 <__ieee754_pow+0x200>)
 800d0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0f0:	e79f      	b.n	800d032 <__ieee754_pow+0x12a>
 800d0f2:	4b0e      	ldr	r3, [pc, #56]	; (800d12c <__ieee754_pow+0x224>)
 800d0f4:	429c      	cmp	r4, r3
 800d0f6:	ddf4      	ble.n	800d0e2 <__ieee754_pow+0x1da>
 800d0f8:	4b09      	ldr	r3, [pc, #36]	; (800d120 <__ieee754_pow+0x218>)
 800d0fa:	429c      	cmp	r4, r3
 800d0fc:	dd18      	ble.n	800d130 <__ieee754_pow+0x228>
 800d0fe:	f1b9 0f00 	cmp.w	r9, #0
 800d102:	dcf2      	bgt.n	800d0ea <__ieee754_pow+0x1e2>
 800d104:	e75e      	b.n	800cfc4 <__ieee754_pow+0xbc>
 800d106:	bf00      	nop
 800d108:	8800759c 	.word	0x8800759c
 800d10c:	7e37e43c 	.word	0x7e37e43c
 800d110:	7ff00000 	.word	0x7ff00000
 800d114:	08010350 	.word	0x08010350
 800d118:	433fffff 	.word	0x433fffff
 800d11c:	3fefffff 	.word	0x3fefffff
 800d120:	3ff00000 	.word	0x3ff00000
 800d124:	3fe00000 	.word	0x3fe00000
 800d128:	41e00000 	.word	0x41e00000
 800d12c:	3feffffe 	.word	0x3feffffe
 800d130:	2200      	movs	r2, #0
 800d132:	4b63      	ldr	r3, [pc, #396]	; (800d2c0 <__ieee754_pow+0x3b8>)
 800d134:	f7f3 f8a8 	bl	8000288 <__aeabi_dsub>
 800d138:	a355      	add	r3, pc, #340	; (adr r3, 800d290 <__ieee754_pow+0x388>)
 800d13a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d13e:	4604      	mov	r4, r0
 800d140:	460d      	mov	r5, r1
 800d142:	f7f3 fa55 	bl	80005f0 <__aeabi_dmul>
 800d146:	a354      	add	r3, pc, #336	; (adr r3, 800d298 <__ieee754_pow+0x390>)
 800d148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d14c:	4606      	mov	r6, r0
 800d14e:	460f      	mov	r7, r1
 800d150:	4620      	mov	r0, r4
 800d152:	4629      	mov	r1, r5
 800d154:	f7f3 fa4c 	bl	80005f0 <__aeabi_dmul>
 800d158:	2200      	movs	r2, #0
 800d15a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d15e:	4b59      	ldr	r3, [pc, #356]	; (800d2c4 <__ieee754_pow+0x3bc>)
 800d160:	4620      	mov	r0, r4
 800d162:	4629      	mov	r1, r5
 800d164:	f7f3 fa44 	bl	80005f0 <__aeabi_dmul>
 800d168:	4602      	mov	r2, r0
 800d16a:	460b      	mov	r3, r1
 800d16c:	a14c      	add	r1, pc, #304	; (adr r1, 800d2a0 <__ieee754_pow+0x398>)
 800d16e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d172:	f7f3 f889 	bl	8000288 <__aeabi_dsub>
 800d176:	4622      	mov	r2, r4
 800d178:	462b      	mov	r3, r5
 800d17a:	f7f3 fa39 	bl	80005f0 <__aeabi_dmul>
 800d17e:	4602      	mov	r2, r0
 800d180:	460b      	mov	r3, r1
 800d182:	2000      	movs	r0, #0
 800d184:	4950      	ldr	r1, [pc, #320]	; (800d2c8 <__ieee754_pow+0x3c0>)
 800d186:	f7f3 f87f 	bl	8000288 <__aeabi_dsub>
 800d18a:	4622      	mov	r2, r4
 800d18c:	462b      	mov	r3, r5
 800d18e:	4680      	mov	r8, r0
 800d190:	4689      	mov	r9, r1
 800d192:	4620      	mov	r0, r4
 800d194:	4629      	mov	r1, r5
 800d196:	f7f3 fa2b 	bl	80005f0 <__aeabi_dmul>
 800d19a:	4602      	mov	r2, r0
 800d19c:	460b      	mov	r3, r1
 800d19e:	4640      	mov	r0, r8
 800d1a0:	4649      	mov	r1, r9
 800d1a2:	f7f3 fa25 	bl	80005f0 <__aeabi_dmul>
 800d1a6:	a340      	add	r3, pc, #256	; (adr r3, 800d2a8 <__ieee754_pow+0x3a0>)
 800d1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1ac:	f7f3 fa20 	bl	80005f0 <__aeabi_dmul>
 800d1b0:	4602      	mov	r2, r0
 800d1b2:	460b      	mov	r3, r1
 800d1b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1b8:	f7f3 f866 	bl	8000288 <__aeabi_dsub>
 800d1bc:	4602      	mov	r2, r0
 800d1be:	460b      	mov	r3, r1
 800d1c0:	4604      	mov	r4, r0
 800d1c2:	460d      	mov	r5, r1
 800d1c4:	4630      	mov	r0, r6
 800d1c6:	4639      	mov	r1, r7
 800d1c8:	f7f3 f860 	bl	800028c <__adddf3>
 800d1cc:	2000      	movs	r0, #0
 800d1ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d1d2:	4632      	mov	r2, r6
 800d1d4:	463b      	mov	r3, r7
 800d1d6:	f7f3 f857 	bl	8000288 <__aeabi_dsub>
 800d1da:	4602      	mov	r2, r0
 800d1dc:	460b      	mov	r3, r1
 800d1de:	4620      	mov	r0, r4
 800d1e0:	4629      	mov	r1, r5
 800d1e2:	f7f3 f851 	bl	8000288 <__aeabi_dsub>
 800d1e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d1e8:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800d1ec:	4313      	orrs	r3, r2
 800d1ee:	4606      	mov	r6, r0
 800d1f0:	460f      	mov	r7, r1
 800d1f2:	f040 81eb 	bne.w	800d5cc <__ieee754_pow+0x6c4>
 800d1f6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800d2b0 <__ieee754_pow+0x3a8>
 800d1fa:	e9dd 4500 	ldrd	r4, r5, [sp]
 800d1fe:	2400      	movs	r4, #0
 800d200:	4622      	mov	r2, r4
 800d202:	462b      	mov	r3, r5
 800d204:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d208:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d20c:	f7f3 f83c 	bl	8000288 <__aeabi_dsub>
 800d210:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d214:	f7f3 f9ec 	bl	80005f0 <__aeabi_dmul>
 800d218:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d21c:	4680      	mov	r8, r0
 800d21e:	4689      	mov	r9, r1
 800d220:	4630      	mov	r0, r6
 800d222:	4639      	mov	r1, r7
 800d224:	f7f3 f9e4 	bl	80005f0 <__aeabi_dmul>
 800d228:	4602      	mov	r2, r0
 800d22a:	460b      	mov	r3, r1
 800d22c:	4640      	mov	r0, r8
 800d22e:	4649      	mov	r1, r9
 800d230:	f7f3 f82c 	bl	800028c <__adddf3>
 800d234:	4622      	mov	r2, r4
 800d236:	462b      	mov	r3, r5
 800d238:	4680      	mov	r8, r0
 800d23a:	4689      	mov	r9, r1
 800d23c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d240:	f7f3 f9d6 	bl	80005f0 <__aeabi_dmul>
 800d244:	460b      	mov	r3, r1
 800d246:	4604      	mov	r4, r0
 800d248:	460d      	mov	r5, r1
 800d24a:	4602      	mov	r2, r0
 800d24c:	4649      	mov	r1, r9
 800d24e:	4640      	mov	r0, r8
 800d250:	e9cd 4500 	strd	r4, r5, [sp]
 800d254:	f7f3 f81a 	bl	800028c <__adddf3>
 800d258:	4b1c      	ldr	r3, [pc, #112]	; (800d2cc <__ieee754_pow+0x3c4>)
 800d25a:	4299      	cmp	r1, r3
 800d25c:	4606      	mov	r6, r0
 800d25e:	460f      	mov	r7, r1
 800d260:	468b      	mov	fp, r1
 800d262:	f340 82f7 	ble.w	800d854 <__ieee754_pow+0x94c>
 800d266:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800d26a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800d26e:	4303      	orrs	r3, r0
 800d270:	f000 81ea 	beq.w	800d648 <__ieee754_pow+0x740>
 800d274:	a310      	add	r3, pc, #64	; (adr r3, 800d2b8 <__ieee754_pow+0x3b0>)
 800d276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d27a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d27e:	f7f3 f9b7 	bl	80005f0 <__aeabi_dmul>
 800d282:	a30d      	add	r3, pc, #52	; (adr r3, 800d2b8 <__ieee754_pow+0x3b0>)
 800d284:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d288:	e6d5      	b.n	800d036 <__ieee754_pow+0x12e>
 800d28a:	bf00      	nop
 800d28c:	f3af 8000 	nop.w
 800d290:	60000000 	.word	0x60000000
 800d294:	3ff71547 	.word	0x3ff71547
 800d298:	f85ddf44 	.word	0xf85ddf44
 800d29c:	3e54ae0b 	.word	0x3e54ae0b
 800d2a0:	55555555 	.word	0x55555555
 800d2a4:	3fd55555 	.word	0x3fd55555
 800d2a8:	652b82fe 	.word	0x652b82fe
 800d2ac:	3ff71547 	.word	0x3ff71547
 800d2b0:	00000000 	.word	0x00000000
 800d2b4:	bff00000 	.word	0xbff00000
 800d2b8:	8800759c 	.word	0x8800759c
 800d2bc:	7e37e43c 	.word	0x7e37e43c
 800d2c0:	3ff00000 	.word	0x3ff00000
 800d2c4:	3fd00000 	.word	0x3fd00000
 800d2c8:	3fe00000 	.word	0x3fe00000
 800d2cc:	408fffff 	.word	0x408fffff
 800d2d0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800d2d4:	f04f 0200 	mov.w	r2, #0
 800d2d8:	da05      	bge.n	800d2e6 <__ieee754_pow+0x3de>
 800d2da:	4bd3      	ldr	r3, [pc, #844]	; (800d628 <__ieee754_pow+0x720>)
 800d2dc:	f7f3 f988 	bl	80005f0 <__aeabi_dmul>
 800d2e0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800d2e4:	460c      	mov	r4, r1
 800d2e6:	1523      	asrs	r3, r4, #20
 800d2e8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d2ec:	4413      	add	r3, r2
 800d2ee:	9307      	str	r3, [sp, #28]
 800d2f0:	4bce      	ldr	r3, [pc, #824]	; (800d62c <__ieee754_pow+0x724>)
 800d2f2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800d2f6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800d2fa:	429c      	cmp	r4, r3
 800d2fc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d300:	dd08      	ble.n	800d314 <__ieee754_pow+0x40c>
 800d302:	4bcb      	ldr	r3, [pc, #812]	; (800d630 <__ieee754_pow+0x728>)
 800d304:	429c      	cmp	r4, r3
 800d306:	f340 815e 	ble.w	800d5c6 <__ieee754_pow+0x6be>
 800d30a:	9b07      	ldr	r3, [sp, #28]
 800d30c:	3301      	adds	r3, #1
 800d30e:	9307      	str	r3, [sp, #28]
 800d310:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800d314:	f04f 0a00 	mov.w	sl, #0
 800d318:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800d31c:	930c      	str	r3, [sp, #48]	; 0x30
 800d31e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d320:	4bc4      	ldr	r3, [pc, #784]	; (800d634 <__ieee754_pow+0x72c>)
 800d322:	4413      	add	r3, r2
 800d324:	ed93 7b00 	vldr	d7, [r3]
 800d328:	4629      	mov	r1, r5
 800d32a:	ec53 2b17 	vmov	r2, r3, d7
 800d32e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800d332:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d336:	f7f2 ffa7 	bl	8000288 <__aeabi_dsub>
 800d33a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d33e:	4606      	mov	r6, r0
 800d340:	460f      	mov	r7, r1
 800d342:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d346:	f7f2 ffa1 	bl	800028c <__adddf3>
 800d34a:	4602      	mov	r2, r0
 800d34c:	460b      	mov	r3, r1
 800d34e:	2000      	movs	r0, #0
 800d350:	49b9      	ldr	r1, [pc, #740]	; (800d638 <__ieee754_pow+0x730>)
 800d352:	f7f3 fa77 	bl	8000844 <__aeabi_ddiv>
 800d356:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800d35a:	4602      	mov	r2, r0
 800d35c:	460b      	mov	r3, r1
 800d35e:	4630      	mov	r0, r6
 800d360:	4639      	mov	r1, r7
 800d362:	f7f3 f945 	bl	80005f0 <__aeabi_dmul>
 800d366:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d36a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800d36e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800d372:	2300      	movs	r3, #0
 800d374:	9302      	str	r3, [sp, #8]
 800d376:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d37a:	106d      	asrs	r5, r5, #1
 800d37c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800d380:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800d384:	2200      	movs	r2, #0
 800d386:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800d38a:	4640      	mov	r0, r8
 800d38c:	4649      	mov	r1, r9
 800d38e:	4614      	mov	r4, r2
 800d390:	461d      	mov	r5, r3
 800d392:	f7f3 f92d 	bl	80005f0 <__aeabi_dmul>
 800d396:	4602      	mov	r2, r0
 800d398:	460b      	mov	r3, r1
 800d39a:	4630      	mov	r0, r6
 800d39c:	4639      	mov	r1, r7
 800d39e:	f7f2 ff73 	bl	8000288 <__aeabi_dsub>
 800d3a2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d3a6:	4606      	mov	r6, r0
 800d3a8:	460f      	mov	r7, r1
 800d3aa:	4620      	mov	r0, r4
 800d3ac:	4629      	mov	r1, r5
 800d3ae:	f7f2 ff6b 	bl	8000288 <__aeabi_dsub>
 800d3b2:	4602      	mov	r2, r0
 800d3b4:	460b      	mov	r3, r1
 800d3b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d3ba:	f7f2 ff65 	bl	8000288 <__aeabi_dsub>
 800d3be:	4642      	mov	r2, r8
 800d3c0:	464b      	mov	r3, r9
 800d3c2:	f7f3 f915 	bl	80005f0 <__aeabi_dmul>
 800d3c6:	4602      	mov	r2, r0
 800d3c8:	460b      	mov	r3, r1
 800d3ca:	4630      	mov	r0, r6
 800d3cc:	4639      	mov	r1, r7
 800d3ce:	f7f2 ff5b 	bl	8000288 <__aeabi_dsub>
 800d3d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d3d6:	f7f3 f90b 	bl	80005f0 <__aeabi_dmul>
 800d3da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d3de:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d3e2:	4610      	mov	r0, r2
 800d3e4:	4619      	mov	r1, r3
 800d3e6:	f7f3 f903 	bl	80005f0 <__aeabi_dmul>
 800d3ea:	a37b      	add	r3, pc, #492	; (adr r3, 800d5d8 <__ieee754_pow+0x6d0>)
 800d3ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3f0:	4604      	mov	r4, r0
 800d3f2:	460d      	mov	r5, r1
 800d3f4:	f7f3 f8fc 	bl	80005f0 <__aeabi_dmul>
 800d3f8:	a379      	add	r3, pc, #484	; (adr r3, 800d5e0 <__ieee754_pow+0x6d8>)
 800d3fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3fe:	f7f2 ff45 	bl	800028c <__adddf3>
 800d402:	4622      	mov	r2, r4
 800d404:	462b      	mov	r3, r5
 800d406:	f7f3 f8f3 	bl	80005f0 <__aeabi_dmul>
 800d40a:	a377      	add	r3, pc, #476	; (adr r3, 800d5e8 <__ieee754_pow+0x6e0>)
 800d40c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d410:	f7f2 ff3c 	bl	800028c <__adddf3>
 800d414:	4622      	mov	r2, r4
 800d416:	462b      	mov	r3, r5
 800d418:	f7f3 f8ea 	bl	80005f0 <__aeabi_dmul>
 800d41c:	a374      	add	r3, pc, #464	; (adr r3, 800d5f0 <__ieee754_pow+0x6e8>)
 800d41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d422:	f7f2 ff33 	bl	800028c <__adddf3>
 800d426:	4622      	mov	r2, r4
 800d428:	462b      	mov	r3, r5
 800d42a:	f7f3 f8e1 	bl	80005f0 <__aeabi_dmul>
 800d42e:	a372      	add	r3, pc, #456	; (adr r3, 800d5f8 <__ieee754_pow+0x6f0>)
 800d430:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d434:	f7f2 ff2a 	bl	800028c <__adddf3>
 800d438:	4622      	mov	r2, r4
 800d43a:	462b      	mov	r3, r5
 800d43c:	f7f3 f8d8 	bl	80005f0 <__aeabi_dmul>
 800d440:	a36f      	add	r3, pc, #444	; (adr r3, 800d600 <__ieee754_pow+0x6f8>)
 800d442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d446:	f7f2 ff21 	bl	800028c <__adddf3>
 800d44a:	4622      	mov	r2, r4
 800d44c:	4606      	mov	r6, r0
 800d44e:	460f      	mov	r7, r1
 800d450:	462b      	mov	r3, r5
 800d452:	4620      	mov	r0, r4
 800d454:	4629      	mov	r1, r5
 800d456:	f7f3 f8cb 	bl	80005f0 <__aeabi_dmul>
 800d45a:	4602      	mov	r2, r0
 800d45c:	460b      	mov	r3, r1
 800d45e:	4630      	mov	r0, r6
 800d460:	4639      	mov	r1, r7
 800d462:	f7f3 f8c5 	bl	80005f0 <__aeabi_dmul>
 800d466:	4642      	mov	r2, r8
 800d468:	4604      	mov	r4, r0
 800d46a:	460d      	mov	r5, r1
 800d46c:	464b      	mov	r3, r9
 800d46e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d472:	f7f2 ff0b 	bl	800028c <__adddf3>
 800d476:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d47a:	f7f3 f8b9 	bl	80005f0 <__aeabi_dmul>
 800d47e:	4622      	mov	r2, r4
 800d480:	462b      	mov	r3, r5
 800d482:	f7f2 ff03 	bl	800028c <__adddf3>
 800d486:	4642      	mov	r2, r8
 800d488:	4606      	mov	r6, r0
 800d48a:	460f      	mov	r7, r1
 800d48c:	464b      	mov	r3, r9
 800d48e:	4640      	mov	r0, r8
 800d490:	4649      	mov	r1, r9
 800d492:	f7f3 f8ad 	bl	80005f0 <__aeabi_dmul>
 800d496:	2200      	movs	r2, #0
 800d498:	4b68      	ldr	r3, [pc, #416]	; (800d63c <__ieee754_pow+0x734>)
 800d49a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d49e:	f7f2 fef5 	bl	800028c <__adddf3>
 800d4a2:	4632      	mov	r2, r6
 800d4a4:	463b      	mov	r3, r7
 800d4a6:	f7f2 fef1 	bl	800028c <__adddf3>
 800d4aa:	9802      	ldr	r0, [sp, #8]
 800d4ac:	460d      	mov	r5, r1
 800d4ae:	4604      	mov	r4, r0
 800d4b0:	4602      	mov	r2, r0
 800d4b2:	460b      	mov	r3, r1
 800d4b4:	4640      	mov	r0, r8
 800d4b6:	4649      	mov	r1, r9
 800d4b8:	f7f3 f89a 	bl	80005f0 <__aeabi_dmul>
 800d4bc:	2200      	movs	r2, #0
 800d4be:	4680      	mov	r8, r0
 800d4c0:	4689      	mov	r9, r1
 800d4c2:	4b5e      	ldr	r3, [pc, #376]	; (800d63c <__ieee754_pow+0x734>)
 800d4c4:	4620      	mov	r0, r4
 800d4c6:	4629      	mov	r1, r5
 800d4c8:	f7f2 fede 	bl	8000288 <__aeabi_dsub>
 800d4cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d4d0:	f7f2 feda 	bl	8000288 <__aeabi_dsub>
 800d4d4:	4602      	mov	r2, r0
 800d4d6:	460b      	mov	r3, r1
 800d4d8:	4630      	mov	r0, r6
 800d4da:	4639      	mov	r1, r7
 800d4dc:	f7f2 fed4 	bl	8000288 <__aeabi_dsub>
 800d4e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4e4:	f7f3 f884 	bl	80005f0 <__aeabi_dmul>
 800d4e8:	4622      	mov	r2, r4
 800d4ea:	4606      	mov	r6, r0
 800d4ec:	460f      	mov	r7, r1
 800d4ee:	462b      	mov	r3, r5
 800d4f0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d4f4:	f7f3 f87c 	bl	80005f0 <__aeabi_dmul>
 800d4f8:	4602      	mov	r2, r0
 800d4fa:	460b      	mov	r3, r1
 800d4fc:	4630      	mov	r0, r6
 800d4fe:	4639      	mov	r1, r7
 800d500:	f7f2 fec4 	bl	800028c <__adddf3>
 800d504:	4606      	mov	r6, r0
 800d506:	460f      	mov	r7, r1
 800d508:	4602      	mov	r2, r0
 800d50a:	460b      	mov	r3, r1
 800d50c:	4640      	mov	r0, r8
 800d50e:	4649      	mov	r1, r9
 800d510:	f7f2 febc 	bl	800028c <__adddf3>
 800d514:	9802      	ldr	r0, [sp, #8]
 800d516:	a33c      	add	r3, pc, #240	; (adr r3, 800d608 <__ieee754_pow+0x700>)
 800d518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d51c:	4604      	mov	r4, r0
 800d51e:	460d      	mov	r5, r1
 800d520:	f7f3 f866 	bl	80005f0 <__aeabi_dmul>
 800d524:	4642      	mov	r2, r8
 800d526:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d52a:	464b      	mov	r3, r9
 800d52c:	4620      	mov	r0, r4
 800d52e:	4629      	mov	r1, r5
 800d530:	f7f2 feaa 	bl	8000288 <__aeabi_dsub>
 800d534:	4602      	mov	r2, r0
 800d536:	460b      	mov	r3, r1
 800d538:	4630      	mov	r0, r6
 800d53a:	4639      	mov	r1, r7
 800d53c:	f7f2 fea4 	bl	8000288 <__aeabi_dsub>
 800d540:	a333      	add	r3, pc, #204	; (adr r3, 800d610 <__ieee754_pow+0x708>)
 800d542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d546:	f7f3 f853 	bl	80005f0 <__aeabi_dmul>
 800d54a:	a333      	add	r3, pc, #204	; (adr r3, 800d618 <__ieee754_pow+0x710>)
 800d54c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d550:	4606      	mov	r6, r0
 800d552:	460f      	mov	r7, r1
 800d554:	4620      	mov	r0, r4
 800d556:	4629      	mov	r1, r5
 800d558:	f7f3 f84a 	bl	80005f0 <__aeabi_dmul>
 800d55c:	4602      	mov	r2, r0
 800d55e:	460b      	mov	r3, r1
 800d560:	4630      	mov	r0, r6
 800d562:	4639      	mov	r1, r7
 800d564:	f7f2 fe92 	bl	800028c <__adddf3>
 800d568:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d56a:	4b35      	ldr	r3, [pc, #212]	; (800d640 <__ieee754_pow+0x738>)
 800d56c:	4413      	add	r3, r2
 800d56e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d572:	f7f2 fe8b 	bl	800028c <__adddf3>
 800d576:	4604      	mov	r4, r0
 800d578:	9807      	ldr	r0, [sp, #28]
 800d57a:	460d      	mov	r5, r1
 800d57c:	f7f2 ffd2 	bl	8000524 <__aeabi_i2d>
 800d580:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d582:	4b30      	ldr	r3, [pc, #192]	; (800d644 <__ieee754_pow+0x73c>)
 800d584:	4413      	add	r3, r2
 800d586:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d58a:	4606      	mov	r6, r0
 800d58c:	460f      	mov	r7, r1
 800d58e:	4622      	mov	r2, r4
 800d590:	462b      	mov	r3, r5
 800d592:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d596:	f7f2 fe79 	bl	800028c <__adddf3>
 800d59a:	4642      	mov	r2, r8
 800d59c:	464b      	mov	r3, r9
 800d59e:	f7f2 fe75 	bl	800028c <__adddf3>
 800d5a2:	4632      	mov	r2, r6
 800d5a4:	463b      	mov	r3, r7
 800d5a6:	f7f2 fe71 	bl	800028c <__adddf3>
 800d5aa:	9802      	ldr	r0, [sp, #8]
 800d5ac:	4632      	mov	r2, r6
 800d5ae:	463b      	mov	r3, r7
 800d5b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d5b4:	f7f2 fe68 	bl	8000288 <__aeabi_dsub>
 800d5b8:	4642      	mov	r2, r8
 800d5ba:	464b      	mov	r3, r9
 800d5bc:	f7f2 fe64 	bl	8000288 <__aeabi_dsub>
 800d5c0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d5c4:	e607      	b.n	800d1d6 <__ieee754_pow+0x2ce>
 800d5c6:	f04f 0a01 	mov.w	sl, #1
 800d5ca:	e6a5      	b.n	800d318 <__ieee754_pow+0x410>
 800d5cc:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800d620 <__ieee754_pow+0x718>
 800d5d0:	e613      	b.n	800d1fa <__ieee754_pow+0x2f2>
 800d5d2:	bf00      	nop
 800d5d4:	f3af 8000 	nop.w
 800d5d8:	4a454eef 	.word	0x4a454eef
 800d5dc:	3fca7e28 	.word	0x3fca7e28
 800d5e0:	93c9db65 	.word	0x93c9db65
 800d5e4:	3fcd864a 	.word	0x3fcd864a
 800d5e8:	a91d4101 	.word	0xa91d4101
 800d5ec:	3fd17460 	.word	0x3fd17460
 800d5f0:	518f264d 	.word	0x518f264d
 800d5f4:	3fd55555 	.word	0x3fd55555
 800d5f8:	db6fabff 	.word	0xdb6fabff
 800d5fc:	3fdb6db6 	.word	0x3fdb6db6
 800d600:	33333303 	.word	0x33333303
 800d604:	3fe33333 	.word	0x3fe33333
 800d608:	e0000000 	.word	0xe0000000
 800d60c:	3feec709 	.word	0x3feec709
 800d610:	dc3a03fd 	.word	0xdc3a03fd
 800d614:	3feec709 	.word	0x3feec709
 800d618:	145b01f5 	.word	0x145b01f5
 800d61c:	be3e2fe0 	.word	0xbe3e2fe0
 800d620:	00000000 	.word	0x00000000
 800d624:	3ff00000 	.word	0x3ff00000
 800d628:	43400000 	.word	0x43400000
 800d62c:	0003988e 	.word	0x0003988e
 800d630:	000bb679 	.word	0x000bb679
 800d634:	08010120 	.word	0x08010120
 800d638:	3ff00000 	.word	0x3ff00000
 800d63c:	40080000 	.word	0x40080000
 800d640:	08010140 	.word	0x08010140
 800d644:	08010130 	.word	0x08010130
 800d648:	a3b6      	add	r3, pc, #728	; (adr r3, 800d924 <__ieee754_pow+0xa1c>)
 800d64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d64e:	4640      	mov	r0, r8
 800d650:	4649      	mov	r1, r9
 800d652:	f7f2 fe1b 	bl	800028c <__adddf3>
 800d656:	4622      	mov	r2, r4
 800d658:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d65c:	462b      	mov	r3, r5
 800d65e:	4630      	mov	r0, r6
 800d660:	4639      	mov	r1, r7
 800d662:	f7f2 fe11 	bl	8000288 <__aeabi_dsub>
 800d666:	4602      	mov	r2, r0
 800d668:	460b      	mov	r3, r1
 800d66a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d66e:	f7f3 fa4f 	bl	8000b10 <__aeabi_dcmpgt>
 800d672:	2800      	cmp	r0, #0
 800d674:	f47f adfe 	bne.w	800d274 <__ieee754_pow+0x36c>
 800d678:	4aa5      	ldr	r2, [pc, #660]	; (800d910 <__ieee754_pow+0xa08>)
 800d67a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d67e:	4293      	cmp	r3, r2
 800d680:	f340 810c 	ble.w	800d89c <__ieee754_pow+0x994>
 800d684:	151b      	asrs	r3, r3, #20
 800d686:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800d68a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800d68e:	fa4a f303 	asr.w	r3, sl, r3
 800d692:	445b      	add	r3, fp
 800d694:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800d698:	4e9e      	ldr	r6, [pc, #632]	; (800d914 <__ieee754_pow+0xa0c>)
 800d69a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800d69e:	4116      	asrs	r6, r2
 800d6a0:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800d6a4:	2000      	movs	r0, #0
 800d6a6:	ea23 0106 	bic.w	r1, r3, r6
 800d6aa:	f1c2 0214 	rsb	r2, r2, #20
 800d6ae:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800d6b2:	fa4a fa02 	asr.w	sl, sl, r2
 800d6b6:	f1bb 0f00 	cmp.w	fp, #0
 800d6ba:	4602      	mov	r2, r0
 800d6bc:	460b      	mov	r3, r1
 800d6be:	4620      	mov	r0, r4
 800d6c0:	4629      	mov	r1, r5
 800d6c2:	bfb8      	it	lt
 800d6c4:	f1ca 0a00 	rsblt	sl, sl, #0
 800d6c8:	f7f2 fdde 	bl	8000288 <__aeabi_dsub>
 800d6cc:	e9cd 0100 	strd	r0, r1, [sp]
 800d6d0:	4642      	mov	r2, r8
 800d6d2:	464b      	mov	r3, r9
 800d6d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d6d8:	f7f2 fdd8 	bl	800028c <__adddf3>
 800d6dc:	2000      	movs	r0, #0
 800d6de:	a37a      	add	r3, pc, #488	; (adr r3, 800d8c8 <__ieee754_pow+0x9c0>)
 800d6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e4:	4604      	mov	r4, r0
 800d6e6:	460d      	mov	r5, r1
 800d6e8:	f7f2 ff82 	bl	80005f0 <__aeabi_dmul>
 800d6ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d6f0:	4606      	mov	r6, r0
 800d6f2:	460f      	mov	r7, r1
 800d6f4:	4620      	mov	r0, r4
 800d6f6:	4629      	mov	r1, r5
 800d6f8:	f7f2 fdc6 	bl	8000288 <__aeabi_dsub>
 800d6fc:	4602      	mov	r2, r0
 800d6fe:	460b      	mov	r3, r1
 800d700:	4640      	mov	r0, r8
 800d702:	4649      	mov	r1, r9
 800d704:	f7f2 fdc0 	bl	8000288 <__aeabi_dsub>
 800d708:	a371      	add	r3, pc, #452	; (adr r3, 800d8d0 <__ieee754_pow+0x9c8>)
 800d70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d70e:	f7f2 ff6f 	bl	80005f0 <__aeabi_dmul>
 800d712:	a371      	add	r3, pc, #452	; (adr r3, 800d8d8 <__ieee754_pow+0x9d0>)
 800d714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d718:	4680      	mov	r8, r0
 800d71a:	4689      	mov	r9, r1
 800d71c:	4620      	mov	r0, r4
 800d71e:	4629      	mov	r1, r5
 800d720:	f7f2 ff66 	bl	80005f0 <__aeabi_dmul>
 800d724:	4602      	mov	r2, r0
 800d726:	460b      	mov	r3, r1
 800d728:	4640      	mov	r0, r8
 800d72a:	4649      	mov	r1, r9
 800d72c:	f7f2 fdae 	bl	800028c <__adddf3>
 800d730:	4604      	mov	r4, r0
 800d732:	460d      	mov	r5, r1
 800d734:	4602      	mov	r2, r0
 800d736:	460b      	mov	r3, r1
 800d738:	4630      	mov	r0, r6
 800d73a:	4639      	mov	r1, r7
 800d73c:	f7f2 fda6 	bl	800028c <__adddf3>
 800d740:	4632      	mov	r2, r6
 800d742:	463b      	mov	r3, r7
 800d744:	4680      	mov	r8, r0
 800d746:	4689      	mov	r9, r1
 800d748:	f7f2 fd9e 	bl	8000288 <__aeabi_dsub>
 800d74c:	4602      	mov	r2, r0
 800d74e:	460b      	mov	r3, r1
 800d750:	4620      	mov	r0, r4
 800d752:	4629      	mov	r1, r5
 800d754:	f7f2 fd98 	bl	8000288 <__aeabi_dsub>
 800d758:	4642      	mov	r2, r8
 800d75a:	4606      	mov	r6, r0
 800d75c:	460f      	mov	r7, r1
 800d75e:	464b      	mov	r3, r9
 800d760:	4640      	mov	r0, r8
 800d762:	4649      	mov	r1, r9
 800d764:	f7f2 ff44 	bl	80005f0 <__aeabi_dmul>
 800d768:	a35d      	add	r3, pc, #372	; (adr r3, 800d8e0 <__ieee754_pow+0x9d8>)
 800d76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d76e:	4604      	mov	r4, r0
 800d770:	460d      	mov	r5, r1
 800d772:	f7f2 ff3d 	bl	80005f0 <__aeabi_dmul>
 800d776:	a35c      	add	r3, pc, #368	; (adr r3, 800d8e8 <__ieee754_pow+0x9e0>)
 800d778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d77c:	f7f2 fd84 	bl	8000288 <__aeabi_dsub>
 800d780:	4622      	mov	r2, r4
 800d782:	462b      	mov	r3, r5
 800d784:	f7f2 ff34 	bl	80005f0 <__aeabi_dmul>
 800d788:	a359      	add	r3, pc, #356	; (adr r3, 800d8f0 <__ieee754_pow+0x9e8>)
 800d78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d78e:	f7f2 fd7d 	bl	800028c <__adddf3>
 800d792:	4622      	mov	r2, r4
 800d794:	462b      	mov	r3, r5
 800d796:	f7f2 ff2b 	bl	80005f0 <__aeabi_dmul>
 800d79a:	a357      	add	r3, pc, #348	; (adr r3, 800d8f8 <__ieee754_pow+0x9f0>)
 800d79c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7a0:	f7f2 fd72 	bl	8000288 <__aeabi_dsub>
 800d7a4:	4622      	mov	r2, r4
 800d7a6:	462b      	mov	r3, r5
 800d7a8:	f7f2 ff22 	bl	80005f0 <__aeabi_dmul>
 800d7ac:	a354      	add	r3, pc, #336	; (adr r3, 800d900 <__ieee754_pow+0x9f8>)
 800d7ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7b2:	f7f2 fd6b 	bl	800028c <__adddf3>
 800d7b6:	4622      	mov	r2, r4
 800d7b8:	462b      	mov	r3, r5
 800d7ba:	f7f2 ff19 	bl	80005f0 <__aeabi_dmul>
 800d7be:	4602      	mov	r2, r0
 800d7c0:	460b      	mov	r3, r1
 800d7c2:	4640      	mov	r0, r8
 800d7c4:	4649      	mov	r1, r9
 800d7c6:	f7f2 fd5f 	bl	8000288 <__aeabi_dsub>
 800d7ca:	4604      	mov	r4, r0
 800d7cc:	460d      	mov	r5, r1
 800d7ce:	4602      	mov	r2, r0
 800d7d0:	460b      	mov	r3, r1
 800d7d2:	4640      	mov	r0, r8
 800d7d4:	4649      	mov	r1, r9
 800d7d6:	f7f2 ff0b 	bl	80005f0 <__aeabi_dmul>
 800d7da:	2200      	movs	r2, #0
 800d7dc:	e9cd 0100 	strd	r0, r1, [sp]
 800d7e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d7e4:	4620      	mov	r0, r4
 800d7e6:	4629      	mov	r1, r5
 800d7e8:	f7f2 fd4e 	bl	8000288 <__aeabi_dsub>
 800d7ec:	4602      	mov	r2, r0
 800d7ee:	460b      	mov	r3, r1
 800d7f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d7f4:	f7f3 f826 	bl	8000844 <__aeabi_ddiv>
 800d7f8:	4632      	mov	r2, r6
 800d7fa:	4604      	mov	r4, r0
 800d7fc:	460d      	mov	r5, r1
 800d7fe:	463b      	mov	r3, r7
 800d800:	4640      	mov	r0, r8
 800d802:	4649      	mov	r1, r9
 800d804:	f7f2 fef4 	bl	80005f0 <__aeabi_dmul>
 800d808:	4632      	mov	r2, r6
 800d80a:	463b      	mov	r3, r7
 800d80c:	f7f2 fd3e 	bl	800028c <__adddf3>
 800d810:	4602      	mov	r2, r0
 800d812:	460b      	mov	r3, r1
 800d814:	4620      	mov	r0, r4
 800d816:	4629      	mov	r1, r5
 800d818:	f7f2 fd36 	bl	8000288 <__aeabi_dsub>
 800d81c:	4642      	mov	r2, r8
 800d81e:	464b      	mov	r3, r9
 800d820:	f7f2 fd32 	bl	8000288 <__aeabi_dsub>
 800d824:	4602      	mov	r2, r0
 800d826:	460b      	mov	r3, r1
 800d828:	2000      	movs	r0, #0
 800d82a:	493b      	ldr	r1, [pc, #236]	; (800d918 <__ieee754_pow+0xa10>)
 800d82c:	f7f2 fd2c 	bl	8000288 <__aeabi_dsub>
 800d830:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800d834:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800d838:	4602      	mov	r2, r0
 800d83a:	460b      	mov	r3, r1
 800d83c:	da31      	bge.n	800d8a2 <__ieee754_pow+0x99a>
 800d83e:	4650      	mov	r0, sl
 800d840:	ec43 2b10 	vmov	d0, r2, r3
 800d844:	f001 f934 	bl	800eab0 <scalbn>
 800d848:	ec51 0b10 	vmov	r0, r1, d0
 800d84c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d850:	f7ff bbf1 	b.w	800d036 <__ieee754_pow+0x12e>
 800d854:	4b31      	ldr	r3, [pc, #196]	; (800d91c <__ieee754_pow+0xa14>)
 800d856:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d85a:	429e      	cmp	r6, r3
 800d85c:	f77f af0c 	ble.w	800d678 <__ieee754_pow+0x770>
 800d860:	4b2f      	ldr	r3, [pc, #188]	; (800d920 <__ieee754_pow+0xa18>)
 800d862:	440b      	add	r3, r1
 800d864:	4303      	orrs	r3, r0
 800d866:	d00b      	beq.n	800d880 <__ieee754_pow+0x978>
 800d868:	a327      	add	r3, pc, #156	; (adr r3, 800d908 <__ieee754_pow+0xa00>)
 800d86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d86e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d872:	f7f2 febd 	bl	80005f0 <__aeabi_dmul>
 800d876:	a324      	add	r3, pc, #144	; (adr r3, 800d908 <__ieee754_pow+0xa00>)
 800d878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d87c:	f7ff bbdb 	b.w	800d036 <__ieee754_pow+0x12e>
 800d880:	4622      	mov	r2, r4
 800d882:	462b      	mov	r3, r5
 800d884:	f7f2 fd00 	bl	8000288 <__aeabi_dsub>
 800d888:	4602      	mov	r2, r0
 800d88a:	460b      	mov	r3, r1
 800d88c:	4640      	mov	r0, r8
 800d88e:	4649      	mov	r1, r9
 800d890:	f7f3 f92a 	bl	8000ae8 <__aeabi_dcmple>
 800d894:	2800      	cmp	r0, #0
 800d896:	f43f aeef 	beq.w	800d678 <__ieee754_pow+0x770>
 800d89a:	e7e5      	b.n	800d868 <__ieee754_pow+0x960>
 800d89c:	f04f 0a00 	mov.w	sl, #0
 800d8a0:	e716      	b.n	800d6d0 <__ieee754_pow+0x7c8>
 800d8a2:	4621      	mov	r1, r4
 800d8a4:	e7d2      	b.n	800d84c <__ieee754_pow+0x944>
 800d8a6:	2000      	movs	r0, #0
 800d8a8:	491b      	ldr	r1, [pc, #108]	; (800d918 <__ieee754_pow+0xa10>)
 800d8aa:	f7ff bb8d 	b.w	800cfc8 <__ieee754_pow+0xc0>
 800d8ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d8b2:	f7ff bb89 	b.w	800cfc8 <__ieee754_pow+0xc0>
 800d8b6:	4630      	mov	r0, r6
 800d8b8:	4639      	mov	r1, r7
 800d8ba:	f7ff bb85 	b.w	800cfc8 <__ieee754_pow+0xc0>
 800d8be:	4693      	mov	fp, r2
 800d8c0:	f7ff bb96 	b.w	800cff0 <__ieee754_pow+0xe8>
 800d8c4:	f3af 8000 	nop.w
 800d8c8:	00000000 	.word	0x00000000
 800d8cc:	3fe62e43 	.word	0x3fe62e43
 800d8d0:	fefa39ef 	.word	0xfefa39ef
 800d8d4:	3fe62e42 	.word	0x3fe62e42
 800d8d8:	0ca86c39 	.word	0x0ca86c39
 800d8dc:	be205c61 	.word	0xbe205c61
 800d8e0:	72bea4d0 	.word	0x72bea4d0
 800d8e4:	3e663769 	.word	0x3e663769
 800d8e8:	c5d26bf1 	.word	0xc5d26bf1
 800d8ec:	3ebbbd41 	.word	0x3ebbbd41
 800d8f0:	af25de2c 	.word	0xaf25de2c
 800d8f4:	3f11566a 	.word	0x3f11566a
 800d8f8:	16bebd93 	.word	0x16bebd93
 800d8fc:	3f66c16c 	.word	0x3f66c16c
 800d900:	5555553e 	.word	0x5555553e
 800d904:	3fc55555 	.word	0x3fc55555
 800d908:	c2f8f359 	.word	0xc2f8f359
 800d90c:	01a56e1f 	.word	0x01a56e1f
 800d910:	3fe00000 	.word	0x3fe00000
 800d914:	000fffff 	.word	0x000fffff
 800d918:	3ff00000 	.word	0x3ff00000
 800d91c:	4090cbff 	.word	0x4090cbff
 800d920:	3f6f3400 	.word	0x3f6f3400
 800d924:	652b82fe 	.word	0x652b82fe
 800d928:	3c971547 	.word	0x3c971547
 800d92c:	00000000 	.word	0x00000000

0800d930 <__ieee754_rem_pio2>:
 800d930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d934:	ec57 6b10 	vmov	r6, r7, d0
 800d938:	4bc3      	ldr	r3, [pc, #780]	; (800dc48 <__ieee754_rem_pio2+0x318>)
 800d93a:	b08d      	sub	sp, #52	; 0x34
 800d93c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800d940:	4598      	cmp	r8, r3
 800d942:	4604      	mov	r4, r0
 800d944:	9704      	str	r7, [sp, #16]
 800d946:	dc07      	bgt.n	800d958 <__ieee754_rem_pio2+0x28>
 800d948:	2200      	movs	r2, #0
 800d94a:	2300      	movs	r3, #0
 800d94c:	ed84 0b00 	vstr	d0, [r4]
 800d950:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d954:	2500      	movs	r5, #0
 800d956:	e027      	b.n	800d9a8 <__ieee754_rem_pio2+0x78>
 800d958:	4bbc      	ldr	r3, [pc, #752]	; (800dc4c <__ieee754_rem_pio2+0x31c>)
 800d95a:	4598      	cmp	r8, r3
 800d95c:	dc75      	bgt.n	800da4a <__ieee754_rem_pio2+0x11a>
 800d95e:	9b04      	ldr	r3, [sp, #16]
 800d960:	4dbb      	ldr	r5, [pc, #748]	; (800dc50 <__ieee754_rem_pio2+0x320>)
 800d962:	2b00      	cmp	r3, #0
 800d964:	ee10 0a10 	vmov	r0, s0
 800d968:	a3a9      	add	r3, pc, #676	; (adr r3, 800dc10 <__ieee754_rem_pio2+0x2e0>)
 800d96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d96e:	4639      	mov	r1, r7
 800d970:	dd36      	ble.n	800d9e0 <__ieee754_rem_pio2+0xb0>
 800d972:	f7f2 fc89 	bl	8000288 <__aeabi_dsub>
 800d976:	45a8      	cmp	r8, r5
 800d978:	4606      	mov	r6, r0
 800d97a:	460f      	mov	r7, r1
 800d97c:	d018      	beq.n	800d9b0 <__ieee754_rem_pio2+0x80>
 800d97e:	a3a6      	add	r3, pc, #664	; (adr r3, 800dc18 <__ieee754_rem_pio2+0x2e8>)
 800d980:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d984:	f7f2 fc80 	bl	8000288 <__aeabi_dsub>
 800d988:	4602      	mov	r2, r0
 800d98a:	460b      	mov	r3, r1
 800d98c:	e9c4 2300 	strd	r2, r3, [r4]
 800d990:	4630      	mov	r0, r6
 800d992:	4639      	mov	r1, r7
 800d994:	f7f2 fc78 	bl	8000288 <__aeabi_dsub>
 800d998:	a39f      	add	r3, pc, #636	; (adr r3, 800dc18 <__ieee754_rem_pio2+0x2e8>)
 800d99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d99e:	f7f2 fc73 	bl	8000288 <__aeabi_dsub>
 800d9a2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d9a6:	2501      	movs	r5, #1
 800d9a8:	4628      	mov	r0, r5
 800d9aa:	b00d      	add	sp, #52	; 0x34
 800d9ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9b0:	a39b      	add	r3, pc, #620	; (adr r3, 800dc20 <__ieee754_rem_pio2+0x2f0>)
 800d9b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9b6:	f7f2 fc67 	bl	8000288 <__aeabi_dsub>
 800d9ba:	a39b      	add	r3, pc, #620	; (adr r3, 800dc28 <__ieee754_rem_pio2+0x2f8>)
 800d9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9c0:	4606      	mov	r6, r0
 800d9c2:	460f      	mov	r7, r1
 800d9c4:	f7f2 fc60 	bl	8000288 <__aeabi_dsub>
 800d9c8:	4602      	mov	r2, r0
 800d9ca:	460b      	mov	r3, r1
 800d9cc:	e9c4 2300 	strd	r2, r3, [r4]
 800d9d0:	4630      	mov	r0, r6
 800d9d2:	4639      	mov	r1, r7
 800d9d4:	f7f2 fc58 	bl	8000288 <__aeabi_dsub>
 800d9d8:	a393      	add	r3, pc, #588	; (adr r3, 800dc28 <__ieee754_rem_pio2+0x2f8>)
 800d9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9de:	e7de      	b.n	800d99e <__ieee754_rem_pio2+0x6e>
 800d9e0:	f7f2 fc54 	bl	800028c <__adddf3>
 800d9e4:	45a8      	cmp	r8, r5
 800d9e6:	4606      	mov	r6, r0
 800d9e8:	460f      	mov	r7, r1
 800d9ea:	d016      	beq.n	800da1a <__ieee754_rem_pio2+0xea>
 800d9ec:	a38a      	add	r3, pc, #552	; (adr r3, 800dc18 <__ieee754_rem_pio2+0x2e8>)
 800d9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f2:	f7f2 fc4b 	bl	800028c <__adddf3>
 800d9f6:	4602      	mov	r2, r0
 800d9f8:	460b      	mov	r3, r1
 800d9fa:	e9c4 2300 	strd	r2, r3, [r4]
 800d9fe:	4630      	mov	r0, r6
 800da00:	4639      	mov	r1, r7
 800da02:	f7f2 fc41 	bl	8000288 <__aeabi_dsub>
 800da06:	a384      	add	r3, pc, #528	; (adr r3, 800dc18 <__ieee754_rem_pio2+0x2e8>)
 800da08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da0c:	f7f2 fc3e 	bl	800028c <__adddf3>
 800da10:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800da14:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800da18:	e7c6      	b.n	800d9a8 <__ieee754_rem_pio2+0x78>
 800da1a:	a381      	add	r3, pc, #516	; (adr r3, 800dc20 <__ieee754_rem_pio2+0x2f0>)
 800da1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da20:	f7f2 fc34 	bl	800028c <__adddf3>
 800da24:	a380      	add	r3, pc, #512	; (adr r3, 800dc28 <__ieee754_rem_pio2+0x2f8>)
 800da26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da2a:	4606      	mov	r6, r0
 800da2c:	460f      	mov	r7, r1
 800da2e:	f7f2 fc2d 	bl	800028c <__adddf3>
 800da32:	4602      	mov	r2, r0
 800da34:	460b      	mov	r3, r1
 800da36:	e9c4 2300 	strd	r2, r3, [r4]
 800da3a:	4630      	mov	r0, r6
 800da3c:	4639      	mov	r1, r7
 800da3e:	f7f2 fc23 	bl	8000288 <__aeabi_dsub>
 800da42:	a379      	add	r3, pc, #484	; (adr r3, 800dc28 <__ieee754_rem_pio2+0x2f8>)
 800da44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da48:	e7e0      	b.n	800da0c <__ieee754_rem_pio2+0xdc>
 800da4a:	4b82      	ldr	r3, [pc, #520]	; (800dc54 <__ieee754_rem_pio2+0x324>)
 800da4c:	4598      	cmp	r8, r3
 800da4e:	f300 80d0 	bgt.w	800dbf2 <__ieee754_rem_pio2+0x2c2>
 800da52:	f000 ff03 	bl	800e85c <fabs>
 800da56:	ec57 6b10 	vmov	r6, r7, d0
 800da5a:	ee10 0a10 	vmov	r0, s0
 800da5e:	a374      	add	r3, pc, #464	; (adr r3, 800dc30 <__ieee754_rem_pio2+0x300>)
 800da60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da64:	4639      	mov	r1, r7
 800da66:	f7f2 fdc3 	bl	80005f0 <__aeabi_dmul>
 800da6a:	2200      	movs	r2, #0
 800da6c:	4b7a      	ldr	r3, [pc, #488]	; (800dc58 <__ieee754_rem_pio2+0x328>)
 800da6e:	f7f2 fc0d 	bl	800028c <__adddf3>
 800da72:	f7f3 f86d 	bl	8000b50 <__aeabi_d2iz>
 800da76:	4605      	mov	r5, r0
 800da78:	f7f2 fd54 	bl	8000524 <__aeabi_i2d>
 800da7c:	a364      	add	r3, pc, #400	; (adr r3, 800dc10 <__ieee754_rem_pio2+0x2e0>)
 800da7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800da86:	f7f2 fdb3 	bl	80005f0 <__aeabi_dmul>
 800da8a:	4602      	mov	r2, r0
 800da8c:	460b      	mov	r3, r1
 800da8e:	4630      	mov	r0, r6
 800da90:	4639      	mov	r1, r7
 800da92:	f7f2 fbf9 	bl	8000288 <__aeabi_dsub>
 800da96:	a360      	add	r3, pc, #384	; (adr r3, 800dc18 <__ieee754_rem_pio2+0x2e8>)
 800da98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da9c:	4682      	mov	sl, r0
 800da9e:	468b      	mov	fp, r1
 800daa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800daa4:	f7f2 fda4 	bl	80005f0 <__aeabi_dmul>
 800daa8:	2d1f      	cmp	r5, #31
 800daaa:	4606      	mov	r6, r0
 800daac:	460f      	mov	r7, r1
 800daae:	dc2a      	bgt.n	800db06 <__ieee754_rem_pio2+0x1d6>
 800dab0:	1e6a      	subs	r2, r5, #1
 800dab2:	4b6a      	ldr	r3, [pc, #424]	; (800dc5c <__ieee754_rem_pio2+0x32c>)
 800dab4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dab8:	4598      	cmp	r8, r3
 800daba:	d024      	beq.n	800db06 <__ieee754_rem_pio2+0x1d6>
 800dabc:	4632      	mov	r2, r6
 800dabe:	463b      	mov	r3, r7
 800dac0:	4650      	mov	r0, sl
 800dac2:	4659      	mov	r1, fp
 800dac4:	f7f2 fbe0 	bl	8000288 <__aeabi_dsub>
 800dac8:	e9c4 0100 	strd	r0, r1, [r4]
 800dacc:	e9d4 8900 	ldrd	r8, r9, [r4]
 800dad0:	4650      	mov	r0, sl
 800dad2:	4642      	mov	r2, r8
 800dad4:	464b      	mov	r3, r9
 800dad6:	4659      	mov	r1, fp
 800dad8:	f7f2 fbd6 	bl	8000288 <__aeabi_dsub>
 800dadc:	463b      	mov	r3, r7
 800dade:	4632      	mov	r2, r6
 800dae0:	f7f2 fbd2 	bl	8000288 <__aeabi_dsub>
 800dae4:	9b04      	ldr	r3, [sp, #16]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800daec:	f6bf af5c 	bge.w	800d9a8 <__ieee754_rem_pio2+0x78>
 800daf0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800daf4:	6063      	str	r3, [r4, #4]
 800daf6:	f8c4 8000 	str.w	r8, [r4]
 800dafa:	60a0      	str	r0, [r4, #8]
 800dafc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800db00:	60e3      	str	r3, [r4, #12]
 800db02:	426d      	negs	r5, r5
 800db04:	e750      	b.n	800d9a8 <__ieee754_rem_pio2+0x78>
 800db06:	4632      	mov	r2, r6
 800db08:	463b      	mov	r3, r7
 800db0a:	4650      	mov	r0, sl
 800db0c:	4659      	mov	r1, fp
 800db0e:	f7f2 fbbb 	bl	8000288 <__aeabi_dsub>
 800db12:	ea4f 5228 	mov.w	r2, r8, asr #20
 800db16:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800db1a:	1ad3      	subs	r3, r2, r3
 800db1c:	2b10      	cmp	r3, #16
 800db1e:	e9c4 0100 	strd	r0, r1, [r4]
 800db22:	9205      	str	r2, [sp, #20]
 800db24:	ddd2      	ble.n	800dacc <__ieee754_rem_pio2+0x19c>
 800db26:	a33e      	add	r3, pc, #248	; (adr r3, 800dc20 <__ieee754_rem_pio2+0x2f0>)
 800db28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800db30:	f7f2 fd5e 	bl	80005f0 <__aeabi_dmul>
 800db34:	4606      	mov	r6, r0
 800db36:	460f      	mov	r7, r1
 800db38:	4602      	mov	r2, r0
 800db3a:	460b      	mov	r3, r1
 800db3c:	4650      	mov	r0, sl
 800db3e:	4659      	mov	r1, fp
 800db40:	f7f2 fba2 	bl	8000288 <__aeabi_dsub>
 800db44:	4602      	mov	r2, r0
 800db46:	460b      	mov	r3, r1
 800db48:	4680      	mov	r8, r0
 800db4a:	4689      	mov	r9, r1
 800db4c:	4650      	mov	r0, sl
 800db4e:	4659      	mov	r1, fp
 800db50:	f7f2 fb9a 	bl	8000288 <__aeabi_dsub>
 800db54:	4632      	mov	r2, r6
 800db56:	463b      	mov	r3, r7
 800db58:	f7f2 fb96 	bl	8000288 <__aeabi_dsub>
 800db5c:	a332      	add	r3, pc, #200	; (adr r3, 800dc28 <__ieee754_rem_pio2+0x2f8>)
 800db5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db62:	4606      	mov	r6, r0
 800db64:	460f      	mov	r7, r1
 800db66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800db6a:	f7f2 fd41 	bl	80005f0 <__aeabi_dmul>
 800db6e:	4632      	mov	r2, r6
 800db70:	463b      	mov	r3, r7
 800db72:	f7f2 fb89 	bl	8000288 <__aeabi_dsub>
 800db76:	4602      	mov	r2, r0
 800db78:	460b      	mov	r3, r1
 800db7a:	4606      	mov	r6, r0
 800db7c:	460f      	mov	r7, r1
 800db7e:	4640      	mov	r0, r8
 800db80:	4649      	mov	r1, r9
 800db82:	f7f2 fb81 	bl	8000288 <__aeabi_dsub>
 800db86:	9a05      	ldr	r2, [sp, #20]
 800db88:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800db8c:	1ad3      	subs	r3, r2, r3
 800db8e:	2b31      	cmp	r3, #49	; 0x31
 800db90:	e9c4 0100 	strd	r0, r1, [r4]
 800db94:	dd2a      	ble.n	800dbec <__ieee754_rem_pio2+0x2bc>
 800db96:	a328      	add	r3, pc, #160	; (adr r3, 800dc38 <__ieee754_rem_pio2+0x308>)
 800db98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dba0:	f7f2 fd26 	bl	80005f0 <__aeabi_dmul>
 800dba4:	4606      	mov	r6, r0
 800dba6:	460f      	mov	r7, r1
 800dba8:	4602      	mov	r2, r0
 800dbaa:	460b      	mov	r3, r1
 800dbac:	4640      	mov	r0, r8
 800dbae:	4649      	mov	r1, r9
 800dbb0:	f7f2 fb6a 	bl	8000288 <__aeabi_dsub>
 800dbb4:	4602      	mov	r2, r0
 800dbb6:	460b      	mov	r3, r1
 800dbb8:	4682      	mov	sl, r0
 800dbba:	468b      	mov	fp, r1
 800dbbc:	4640      	mov	r0, r8
 800dbbe:	4649      	mov	r1, r9
 800dbc0:	f7f2 fb62 	bl	8000288 <__aeabi_dsub>
 800dbc4:	4632      	mov	r2, r6
 800dbc6:	463b      	mov	r3, r7
 800dbc8:	f7f2 fb5e 	bl	8000288 <__aeabi_dsub>
 800dbcc:	a31c      	add	r3, pc, #112	; (adr r3, 800dc40 <__ieee754_rem_pio2+0x310>)
 800dbce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbd2:	4606      	mov	r6, r0
 800dbd4:	460f      	mov	r7, r1
 800dbd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dbda:	f7f2 fd09 	bl	80005f0 <__aeabi_dmul>
 800dbde:	4632      	mov	r2, r6
 800dbe0:	463b      	mov	r3, r7
 800dbe2:	f7f2 fb51 	bl	8000288 <__aeabi_dsub>
 800dbe6:	4606      	mov	r6, r0
 800dbe8:	460f      	mov	r7, r1
 800dbea:	e767      	b.n	800dabc <__ieee754_rem_pio2+0x18c>
 800dbec:	46c2      	mov	sl, r8
 800dbee:	46cb      	mov	fp, r9
 800dbf0:	e76c      	b.n	800dacc <__ieee754_rem_pio2+0x19c>
 800dbf2:	4b1b      	ldr	r3, [pc, #108]	; (800dc60 <__ieee754_rem_pio2+0x330>)
 800dbf4:	4598      	cmp	r8, r3
 800dbf6:	dd35      	ble.n	800dc64 <__ieee754_rem_pio2+0x334>
 800dbf8:	ee10 2a10 	vmov	r2, s0
 800dbfc:	463b      	mov	r3, r7
 800dbfe:	4630      	mov	r0, r6
 800dc00:	4639      	mov	r1, r7
 800dc02:	f7f2 fb41 	bl	8000288 <__aeabi_dsub>
 800dc06:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800dc0a:	e9c4 0100 	strd	r0, r1, [r4]
 800dc0e:	e6a1      	b.n	800d954 <__ieee754_rem_pio2+0x24>
 800dc10:	54400000 	.word	0x54400000
 800dc14:	3ff921fb 	.word	0x3ff921fb
 800dc18:	1a626331 	.word	0x1a626331
 800dc1c:	3dd0b461 	.word	0x3dd0b461
 800dc20:	1a600000 	.word	0x1a600000
 800dc24:	3dd0b461 	.word	0x3dd0b461
 800dc28:	2e037073 	.word	0x2e037073
 800dc2c:	3ba3198a 	.word	0x3ba3198a
 800dc30:	6dc9c883 	.word	0x6dc9c883
 800dc34:	3fe45f30 	.word	0x3fe45f30
 800dc38:	2e000000 	.word	0x2e000000
 800dc3c:	3ba3198a 	.word	0x3ba3198a
 800dc40:	252049c1 	.word	0x252049c1
 800dc44:	397b839a 	.word	0x397b839a
 800dc48:	3fe921fb 	.word	0x3fe921fb
 800dc4c:	4002d97b 	.word	0x4002d97b
 800dc50:	3ff921fb 	.word	0x3ff921fb
 800dc54:	413921fb 	.word	0x413921fb
 800dc58:	3fe00000 	.word	0x3fe00000
 800dc5c:	08010150 	.word	0x08010150
 800dc60:	7fefffff 	.word	0x7fefffff
 800dc64:	ea4f 5528 	mov.w	r5, r8, asr #20
 800dc68:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800dc6c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800dc70:	4630      	mov	r0, r6
 800dc72:	460f      	mov	r7, r1
 800dc74:	f7f2 ff6c 	bl	8000b50 <__aeabi_d2iz>
 800dc78:	f7f2 fc54 	bl	8000524 <__aeabi_i2d>
 800dc7c:	4602      	mov	r2, r0
 800dc7e:	460b      	mov	r3, r1
 800dc80:	4630      	mov	r0, r6
 800dc82:	4639      	mov	r1, r7
 800dc84:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800dc88:	f7f2 fafe 	bl	8000288 <__aeabi_dsub>
 800dc8c:	2200      	movs	r2, #0
 800dc8e:	4b1f      	ldr	r3, [pc, #124]	; (800dd0c <__ieee754_rem_pio2+0x3dc>)
 800dc90:	f7f2 fcae 	bl	80005f0 <__aeabi_dmul>
 800dc94:	460f      	mov	r7, r1
 800dc96:	4606      	mov	r6, r0
 800dc98:	f7f2 ff5a 	bl	8000b50 <__aeabi_d2iz>
 800dc9c:	f7f2 fc42 	bl	8000524 <__aeabi_i2d>
 800dca0:	4602      	mov	r2, r0
 800dca2:	460b      	mov	r3, r1
 800dca4:	4630      	mov	r0, r6
 800dca6:	4639      	mov	r1, r7
 800dca8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800dcac:	f7f2 faec 	bl	8000288 <__aeabi_dsub>
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	4b16      	ldr	r3, [pc, #88]	; (800dd0c <__ieee754_rem_pio2+0x3dc>)
 800dcb4:	f7f2 fc9c 	bl	80005f0 <__aeabi_dmul>
 800dcb8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800dcbc:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800dcc0:	f04f 0803 	mov.w	r8, #3
 800dcc4:	2600      	movs	r6, #0
 800dcc6:	2700      	movs	r7, #0
 800dcc8:	4632      	mov	r2, r6
 800dcca:	463b      	mov	r3, r7
 800dccc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800dcd0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800dcd4:	f7f2 fef4 	bl	8000ac0 <__aeabi_dcmpeq>
 800dcd8:	b9b0      	cbnz	r0, 800dd08 <__ieee754_rem_pio2+0x3d8>
 800dcda:	4b0d      	ldr	r3, [pc, #52]	; (800dd10 <__ieee754_rem_pio2+0x3e0>)
 800dcdc:	9301      	str	r3, [sp, #4]
 800dcde:	2302      	movs	r3, #2
 800dce0:	9300      	str	r3, [sp, #0]
 800dce2:	462a      	mov	r2, r5
 800dce4:	4643      	mov	r3, r8
 800dce6:	4621      	mov	r1, r4
 800dce8:	a806      	add	r0, sp, #24
 800dcea:	f000 f9ad 	bl	800e048 <__kernel_rem_pio2>
 800dcee:	9b04      	ldr	r3, [sp, #16]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	4605      	mov	r5, r0
 800dcf4:	f6bf ae58 	bge.w	800d9a8 <__ieee754_rem_pio2+0x78>
 800dcf8:	6863      	ldr	r3, [r4, #4]
 800dcfa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800dcfe:	6063      	str	r3, [r4, #4]
 800dd00:	68e3      	ldr	r3, [r4, #12]
 800dd02:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800dd06:	e6fb      	b.n	800db00 <__ieee754_rem_pio2+0x1d0>
 800dd08:	46d0      	mov	r8, sl
 800dd0a:	e7dd      	b.n	800dcc8 <__ieee754_rem_pio2+0x398>
 800dd0c:	41700000 	.word	0x41700000
 800dd10:	080101d0 	.word	0x080101d0

0800dd14 <__ieee754_sqrt>:
 800dd14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd18:	ec55 4b10 	vmov	r4, r5, d0
 800dd1c:	4e54      	ldr	r6, [pc, #336]	; (800de70 <__ieee754_sqrt+0x15c>)
 800dd1e:	43ae      	bics	r6, r5
 800dd20:	ee10 0a10 	vmov	r0, s0
 800dd24:	462b      	mov	r3, r5
 800dd26:	462a      	mov	r2, r5
 800dd28:	4621      	mov	r1, r4
 800dd2a:	d113      	bne.n	800dd54 <__ieee754_sqrt+0x40>
 800dd2c:	ee10 2a10 	vmov	r2, s0
 800dd30:	462b      	mov	r3, r5
 800dd32:	ee10 0a10 	vmov	r0, s0
 800dd36:	4629      	mov	r1, r5
 800dd38:	f7f2 fc5a 	bl	80005f0 <__aeabi_dmul>
 800dd3c:	4602      	mov	r2, r0
 800dd3e:	460b      	mov	r3, r1
 800dd40:	4620      	mov	r0, r4
 800dd42:	4629      	mov	r1, r5
 800dd44:	f7f2 faa2 	bl	800028c <__adddf3>
 800dd48:	4604      	mov	r4, r0
 800dd4a:	460d      	mov	r5, r1
 800dd4c:	ec45 4b10 	vmov	d0, r4, r5
 800dd50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd54:	2d00      	cmp	r5, #0
 800dd56:	dc10      	bgt.n	800dd7a <__ieee754_sqrt+0x66>
 800dd58:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800dd5c:	4330      	orrs	r0, r6
 800dd5e:	d0f5      	beq.n	800dd4c <__ieee754_sqrt+0x38>
 800dd60:	b15d      	cbz	r5, 800dd7a <__ieee754_sqrt+0x66>
 800dd62:	ee10 2a10 	vmov	r2, s0
 800dd66:	462b      	mov	r3, r5
 800dd68:	4620      	mov	r0, r4
 800dd6a:	4629      	mov	r1, r5
 800dd6c:	f7f2 fa8c 	bl	8000288 <__aeabi_dsub>
 800dd70:	4602      	mov	r2, r0
 800dd72:	460b      	mov	r3, r1
 800dd74:	f7f2 fd66 	bl	8000844 <__aeabi_ddiv>
 800dd78:	e7e6      	b.n	800dd48 <__ieee754_sqrt+0x34>
 800dd7a:	151b      	asrs	r3, r3, #20
 800dd7c:	d10c      	bne.n	800dd98 <__ieee754_sqrt+0x84>
 800dd7e:	2a00      	cmp	r2, #0
 800dd80:	d06d      	beq.n	800de5e <__ieee754_sqrt+0x14a>
 800dd82:	2000      	movs	r0, #0
 800dd84:	02d6      	lsls	r6, r2, #11
 800dd86:	d56e      	bpl.n	800de66 <__ieee754_sqrt+0x152>
 800dd88:	1e44      	subs	r4, r0, #1
 800dd8a:	1b1b      	subs	r3, r3, r4
 800dd8c:	f1c0 0420 	rsb	r4, r0, #32
 800dd90:	fa21 f404 	lsr.w	r4, r1, r4
 800dd94:	4322      	orrs	r2, r4
 800dd96:	4081      	lsls	r1, r0
 800dd98:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800dd9c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800dda0:	07dd      	lsls	r5, r3, #31
 800dda2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800dda6:	bf42      	ittt	mi
 800dda8:	0052      	lslmi	r2, r2, #1
 800ddaa:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800ddae:	0049      	lslmi	r1, r1, #1
 800ddb0:	1058      	asrs	r0, r3, #1
 800ddb2:	2500      	movs	r5, #0
 800ddb4:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800ddb8:	441a      	add	r2, r3
 800ddba:	0049      	lsls	r1, r1, #1
 800ddbc:	2316      	movs	r3, #22
 800ddbe:	462c      	mov	r4, r5
 800ddc0:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800ddc4:	19a7      	adds	r7, r4, r6
 800ddc6:	4297      	cmp	r7, r2
 800ddc8:	bfde      	ittt	le
 800ddca:	1bd2      	suble	r2, r2, r7
 800ddcc:	19bc      	addle	r4, r7, r6
 800ddce:	19ad      	addle	r5, r5, r6
 800ddd0:	0052      	lsls	r2, r2, #1
 800ddd2:	3b01      	subs	r3, #1
 800ddd4:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800ddd8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800dddc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800dde0:	d1f0      	bne.n	800ddc4 <__ieee754_sqrt+0xb0>
 800dde2:	f04f 0e20 	mov.w	lr, #32
 800dde6:	469c      	mov	ip, r3
 800dde8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800ddec:	42a2      	cmp	r2, r4
 800ddee:	eb06 070c 	add.w	r7, r6, ip
 800ddf2:	dc02      	bgt.n	800ddfa <__ieee754_sqrt+0xe6>
 800ddf4:	d112      	bne.n	800de1c <__ieee754_sqrt+0x108>
 800ddf6:	428f      	cmp	r7, r1
 800ddf8:	d810      	bhi.n	800de1c <__ieee754_sqrt+0x108>
 800ddfa:	2f00      	cmp	r7, #0
 800ddfc:	eb07 0c06 	add.w	ip, r7, r6
 800de00:	da34      	bge.n	800de6c <__ieee754_sqrt+0x158>
 800de02:	f1bc 0f00 	cmp.w	ip, #0
 800de06:	db31      	blt.n	800de6c <__ieee754_sqrt+0x158>
 800de08:	f104 0801 	add.w	r8, r4, #1
 800de0c:	1b12      	subs	r2, r2, r4
 800de0e:	428f      	cmp	r7, r1
 800de10:	bf88      	it	hi
 800de12:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800de16:	1bc9      	subs	r1, r1, r7
 800de18:	4433      	add	r3, r6
 800de1a:	4644      	mov	r4, r8
 800de1c:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800de20:	f1be 0e01 	subs.w	lr, lr, #1
 800de24:	443a      	add	r2, r7
 800de26:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800de2a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800de2e:	d1dd      	bne.n	800ddec <__ieee754_sqrt+0xd8>
 800de30:	430a      	orrs	r2, r1
 800de32:	d006      	beq.n	800de42 <__ieee754_sqrt+0x12e>
 800de34:	1c5c      	adds	r4, r3, #1
 800de36:	bf13      	iteet	ne
 800de38:	3301      	addne	r3, #1
 800de3a:	3501      	addeq	r5, #1
 800de3c:	4673      	moveq	r3, lr
 800de3e:	f023 0301 	bicne.w	r3, r3, #1
 800de42:	106a      	asrs	r2, r5, #1
 800de44:	085b      	lsrs	r3, r3, #1
 800de46:	07e9      	lsls	r1, r5, #31
 800de48:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800de4c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800de50:	bf48      	it	mi
 800de52:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800de56:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800de5a:	461c      	mov	r4, r3
 800de5c:	e776      	b.n	800dd4c <__ieee754_sqrt+0x38>
 800de5e:	0aca      	lsrs	r2, r1, #11
 800de60:	3b15      	subs	r3, #21
 800de62:	0549      	lsls	r1, r1, #21
 800de64:	e78b      	b.n	800dd7e <__ieee754_sqrt+0x6a>
 800de66:	0052      	lsls	r2, r2, #1
 800de68:	3001      	adds	r0, #1
 800de6a:	e78b      	b.n	800dd84 <__ieee754_sqrt+0x70>
 800de6c:	46a0      	mov	r8, r4
 800de6e:	e7cd      	b.n	800de0c <__ieee754_sqrt+0xf8>
 800de70:	7ff00000 	.word	0x7ff00000
 800de74:	00000000 	.word	0x00000000

0800de78 <__kernel_cos>:
 800de78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de7c:	ec59 8b10 	vmov	r8, r9, d0
 800de80:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 800de84:	b085      	sub	sp, #20
 800de86:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800de8a:	ed8d 1b00 	vstr	d1, [sp]
 800de8e:	da07      	bge.n	800dea0 <__kernel_cos+0x28>
 800de90:	ee10 0a10 	vmov	r0, s0
 800de94:	4649      	mov	r1, r9
 800de96:	f7f2 fe5b 	bl	8000b50 <__aeabi_d2iz>
 800de9a:	2800      	cmp	r0, #0
 800de9c:	f000 80aa 	beq.w	800dff4 <__kernel_cos+0x17c>
 800dea0:	4642      	mov	r2, r8
 800dea2:	464b      	mov	r3, r9
 800dea4:	4640      	mov	r0, r8
 800dea6:	4649      	mov	r1, r9
 800dea8:	f7f2 fba2 	bl	80005f0 <__aeabi_dmul>
 800deac:	a359      	add	r3, pc, #356	; (adr r3, 800e014 <__kernel_cos+0x19c>)
 800deae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb2:	4604      	mov	r4, r0
 800deb4:	460d      	mov	r5, r1
 800deb6:	f7f2 fb9b 	bl	80005f0 <__aeabi_dmul>
 800deba:	a358      	add	r3, pc, #352	; (adr r3, 800e01c <__kernel_cos+0x1a4>)
 800debc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dec0:	f7f2 f9e4 	bl	800028c <__adddf3>
 800dec4:	4622      	mov	r2, r4
 800dec6:	462b      	mov	r3, r5
 800dec8:	f7f2 fb92 	bl	80005f0 <__aeabi_dmul>
 800decc:	a355      	add	r3, pc, #340	; (adr r3, 800e024 <__kernel_cos+0x1ac>)
 800dece:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ded2:	f7f2 f9d9 	bl	8000288 <__aeabi_dsub>
 800ded6:	4622      	mov	r2, r4
 800ded8:	462b      	mov	r3, r5
 800deda:	f7f2 fb89 	bl	80005f0 <__aeabi_dmul>
 800dede:	a353      	add	r3, pc, #332	; (adr r3, 800e02c <__kernel_cos+0x1b4>)
 800dee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dee4:	f7f2 f9d2 	bl	800028c <__adddf3>
 800dee8:	4622      	mov	r2, r4
 800deea:	462b      	mov	r3, r5
 800deec:	f7f2 fb80 	bl	80005f0 <__aeabi_dmul>
 800def0:	a350      	add	r3, pc, #320	; (adr r3, 800e034 <__kernel_cos+0x1bc>)
 800def2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800def6:	f7f2 f9c7 	bl	8000288 <__aeabi_dsub>
 800defa:	4622      	mov	r2, r4
 800defc:	462b      	mov	r3, r5
 800defe:	f7f2 fb77 	bl	80005f0 <__aeabi_dmul>
 800df02:	a34e      	add	r3, pc, #312	; (adr r3, 800e03c <__kernel_cos+0x1c4>)
 800df04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df08:	f7f2 f9c0 	bl	800028c <__adddf3>
 800df0c:	462b      	mov	r3, r5
 800df0e:	4622      	mov	r2, r4
 800df10:	f7f2 fb6e 	bl	80005f0 <__aeabi_dmul>
 800df14:	4b3a      	ldr	r3, [pc, #232]	; (800e000 <__kernel_cos+0x188>)
 800df16:	429f      	cmp	r7, r3
 800df18:	4682      	mov	sl, r0
 800df1a:	468b      	mov	fp, r1
 800df1c:	dc2c      	bgt.n	800df78 <__kernel_cos+0x100>
 800df1e:	2200      	movs	r2, #0
 800df20:	4b38      	ldr	r3, [pc, #224]	; (800e004 <__kernel_cos+0x18c>)
 800df22:	4620      	mov	r0, r4
 800df24:	4629      	mov	r1, r5
 800df26:	f7f2 fb63 	bl	80005f0 <__aeabi_dmul>
 800df2a:	4652      	mov	r2, sl
 800df2c:	4606      	mov	r6, r0
 800df2e:	460f      	mov	r7, r1
 800df30:	465b      	mov	r3, fp
 800df32:	4620      	mov	r0, r4
 800df34:	4629      	mov	r1, r5
 800df36:	f7f2 fb5b 	bl	80005f0 <__aeabi_dmul>
 800df3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df3e:	4604      	mov	r4, r0
 800df40:	460d      	mov	r5, r1
 800df42:	4640      	mov	r0, r8
 800df44:	4649      	mov	r1, r9
 800df46:	f7f2 fb53 	bl	80005f0 <__aeabi_dmul>
 800df4a:	4602      	mov	r2, r0
 800df4c:	460b      	mov	r3, r1
 800df4e:	4620      	mov	r0, r4
 800df50:	4629      	mov	r1, r5
 800df52:	f7f2 f999 	bl	8000288 <__aeabi_dsub>
 800df56:	4602      	mov	r2, r0
 800df58:	460b      	mov	r3, r1
 800df5a:	4630      	mov	r0, r6
 800df5c:	4639      	mov	r1, r7
 800df5e:	f7f2 f993 	bl	8000288 <__aeabi_dsub>
 800df62:	460b      	mov	r3, r1
 800df64:	4928      	ldr	r1, [pc, #160]	; (800e008 <__kernel_cos+0x190>)
 800df66:	4602      	mov	r2, r0
 800df68:	2000      	movs	r0, #0
 800df6a:	f7f2 f98d 	bl	8000288 <__aeabi_dsub>
 800df6e:	ec41 0b10 	vmov	d0, r0, r1
 800df72:	b005      	add	sp, #20
 800df74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df78:	4b24      	ldr	r3, [pc, #144]	; (800e00c <__kernel_cos+0x194>)
 800df7a:	4923      	ldr	r1, [pc, #140]	; (800e008 <__kernel_cos+0x190>)
 800df7c:	429f      	cmp	r7, r3
 800df7e:	bfd7      	itett	le
 800df80:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 800df84:	4f22      	ldrgt	r7, [pc, #136]	; (800e010 <__kernel_cos+0x198>)
 800df86:	2200      	movle	r2, #0
 800df88:	4616      	movle	r6, r2
 800df8a:	bfd4      	ite	le
 800df8c:	461f      	movle	r7, r3
 800df8e:	2600      	movgt	r6, #0
 800df90:	4632      	mov	r2, r6
 800df92:	463b      	mov	r3, r7
 800df94:	2000      	movs	r0, #0
 800df96:	f7f2 f977 	bl	8000288 <__aeabi_dsub>
 800df9a:	2200      	movs	r2, #0
 800df9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dfa0:	4b18      	ldr	r3, [pc, #96]	; (800e004 <__kernel_cos+0x18c>)
 800dfa2:	4620      	mov	r0, r4
 800dfa4:	4629      	mov	r1, r5
 800dfa6:	f7f2 fb23 	bl	80005f0 <__aeabi_dmul>
 800dfaa:	4632      	mov	r2, r6
 800dfac:	463b      	mov	r3, r7
 800dfae:	f7f2 f96b 	bl	8000288 <__aeabi_dsub>
 800dfb2:	4652      	mov	r2, sl
 800dfb4:	4606      	mov	r6, r0
 800dfb6:	460f      	mov	r7, r1
 800dfb8:	465b      	mov	r3, fp
 800dfba:	4620      	mov	r0, r4
 800dfbc:	4629      	mov	r1, r5
 800dfbe:	f7f2 fb17 	bl	80005f0 <__aeabi_dmul>
 800dfc2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dfc6:	4604      	mov	r4, r0
 800dfc8:	460d      	mov	r5, r1
 800dfca:	4640      	mov	r0, r8
 800dfcc:	4649      	mov	r1, r9
 800dfce:	f7f2 fb0f 	bl	80005f0 <__aeabi_dmul>
 800dfd2:	4602      	mov	r2, r0
 800dfd4:	460b      	mov	r3, r1
 800dfd6:	4620      	mov	r0, r4
 800dfd8:	4629      	mov	r1, r5
 800dfda:	f7f2 f955 	bl	8000288 <__aeabi_dsub>
 800dfde:	4602      	mov	r2, r0
 800dfe0:	460b      	mov	r3, r1
 800dfe2:	4630      	mov	r0, r6
 800dfe4:	4639      	mov	r1, r7
 800dfe6:	f7f2 f94f 	bl	8000288 <__aeabi_dsub>
 800dfea:	4602      	mov	r2, r0
 800dfec:	460b      	mov	r3, r1
 800dfee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dff2:	e7ba      	b.n	800df6a <__kernel_cos+0xf2>
 800dff4:	2000      	movs	r0, #0
 800dff6:	4904      	ldr	r1, [pc, #16]	; (800e008 <__kernel_cos+0x190>)
 800dff8:	e7b9      	b.n	800df6e <__kernel_cos+0xf6>
 800dffa:	bf00      	nop
 800dffc:	f3af 8000 	nop.w
 800e000:	3fd33332 	.word	0x3fd33332
 800e004:	3fe00000 	.word	0x3fe00000
 800e008:	3ff00000 	.word	0x3ff00000
 800e00c:	3fe90000 	.word	0x3fe90000
 800e010:	3fd20000 	.word	0x3fd20000
 800e014:	be8838d4 	.word	0xbe8838d4
 800e018:	bda8fae9 	.word	0xbda8fae9
 800e01c:	bdb4b1c4 	.word	0xbdb4b1c4
 800e020:	3e21ee9e 	.word	0x3e21ee9e
 800e024:	809c52ad 	.word	0x809c52ad
 800e028:	3e927e4f 	.word	0x3e927e4f
 800e02c:	19cb1590 	.word	0x19cb1590
 800e030:	3efa01a0 	.word	0x3efa01a0
 800e034:	16c15177 	.word	0x16c15177
 800e038:	3f56c16c 	.word	0x3f56c16c
 800e03c:	5555554c 	.word	0x5555554c
 800e040:	3fa55555 	.word	0x3fa55555
 800e044:	00000000 	.word	0x00000000

0800e048 <__kernel_rem_pio2>:
 800e048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e04c:	ed2d 8b02 	vpush	{d8}
 800e050:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800e054:	1ed4      	subs	r4, r2, #3
 800e056:	9306      	str	r3, [sp, #24]
 800e058:	9102      	str	r1, [sp, #8]
 800e05a:	4bc3      	ldr	r3, [pc, #780]	; (800e368 <__kernel_rem_pio2+0x320>)
 800e05c:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800e05e:	9009      	str	r0, [sp, #36]	; 0x24
 800e060:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e064:	9300      	str	r3, [sp, #0]
 800e066:	9b06      	ldr	r3, [sp, #24]
 800e068:	3b01      	subs	r3, #1
 800e06a:	9304      	str	r3, [sp, #16]
 800e06c:	2318      	movs	r3, #24
 800e06e:	fb94 f4f3 	sdiv	r4, r4, r3
 800e072:	f06f 0317 	mvn.w	r3, #23
 800e076:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800e07a:	fb04 3303 	mla	r3, r4, r3, r3
 800e07e:	eb03 0a02 	add.w	sl, r3, r2
 800e082:	9b00      	ldr	r3, [sp, #0]
 800e084:	9a04      	ldr	r2, [sp, #16]
 800e086:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800e358 <__kernel_rem_pio2+0x310>
 800e08a:	eb03 0802 	add.w	r8, r3, r2
 800e08e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e090:	1aa7      	subs	r7, r4, r2
 800e092:	ae20      	add	r6, sp, #128	; 0x80
 800e094:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e098:	2500      	movs	r5, #0
 800e09a:	4545      	cmp	r5, r8
 800e09c:	dd13      	ble.n	800e0c6 <__kernel_rem_pio2+0x7e>
 800e09e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800e358 <__kernel_rem_pio2+0x310>
 800e0a2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800e0a6:	2600      	movs	r6, #0
 800e0a8:	9b00      	ldr	r3, [sp, #0]
 800e0aa:	429e      	cmp	r6, r3
 800e0ac:	dc32      	bgt.n	800e114 <__kernel_rem_pio2+0xcc>
 800e0ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0b0:	9303      	str	r3, [sp, #12]
 800e0b2:	9b06      	ldr	r3, [sp, #24]
 800e0b4:	199d      	adds	r5, r3, r6
 800e0b6:	ab20      	add	r3, sp, #128	; 0x80
 800e0b8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800e0bc:	9308      	str	r3, [sp, #32]
 800e0be:	ec59 8b18 	vmov	r8, r9, d8
 800e0c2:	2700      	movs	r7, #0
 800e0c4:	e01f      	b.n	800e106 <__kernel_rem_pio2+0xbe>
 800e0c6:	42ef      	cmn	r7, r5
 800e0c8:	d407      	bmi.n	800e0da <__kernel_rem_pio2+0x92>
 800e0ca:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e0ce:	f7f2 fa29 	bl	8000524 <__aeabi_i2d>
 800e0d2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800e0d6:	3501      	adds	r5, #1
 800e0d8:	e7df      	b.n	800e09a <__kernel_rem_pio2+0x52>
 800e0da:	ec51 0b18 	vmov	r0, r1, d8
 800e0de:	e7f8      	b.n	800e0d2 <__kernel_rem_pio2+0x8a>
 800e0e0:	9908      	ldr	r1, [sp, #32]
 800e0e2:	9d03      	ldr	r5, [sp, #12]
 800e0e4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800e0e8:	9108      	str	r1, [sp, #32]
 800e0ea:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800e0ee:	9503      	str	r5, [sp, #12]
 800e0f0:	f7f2 fa7e 	bl	80005f0 <__aeabi_dmul>
 800e0f4:	4602      	mov	r2, r0
 800e0f6:	460b      	mov	r3, r1
 800e0f8:	4640      	mov	r0, r8
 800e0fa:	4649      	mov	r1, r9
 800e0fc:	f7f2 f8c6 	bl	800028c <__adddf3>
 800e100:	3701      	adds	r7, #1
 800e102:	4680      	mov	r8, r0
 800e104:	4689      	mov	r9, r1
 800e106:	9b04      	ldr	r3, [sp, #16]
 800e108:	429f      	cmp	r7, r3
 800e10a:	dde9      	ble.n	800e0e0 <__kernel_rem_pio2+0x98>
 800e10c:	e8eb 8902 	strd	r8, r9, [fp], #8
 800e110:	3601      	adds	r6, #1
 800e112:	e7c9      	b.n	800e0a8 <__kernel_rem_pio2+0x60>
 800e114:	9b00      	ldr	r3, [sp, #0]
 800e116:	9f00      	ldr	r7, [sp, #0]
 800e118:	aa0c      	add	r2, sp, #48	; 0x30
 800e11a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e11e:	930b      	str	r3, [sp, #44]	; 0x2c
 800e120:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e122:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e126:	930a      	str	r3, [sp, #40]	; 0x28
 800e128:	ab98      	add	r3, sp, #608	; 0x260
 800e12a:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800e12e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e132:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800e136:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800e13a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e13e:	9308      	str	r3, [sp, #32]
 800e140:	9a08      	ldr	r2, [sp, #32]
 800e142:	ab98      	add	r3, sp, #608	; 0x260
 800e144:	4413      	add	r3, r2
 800e146:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800e14a:	2600      	movs	r6, #0
 800e14c:	1bbb      	subs	r3, r7, r6
 800e14e:	2b00      	cmp	r3, #0
 800e150:	dc77      	bgt.n	800e242 <__kernel_rem_pio2+0x1fa>
 800e152:	ec49 8b10 	vmov	d0, r8, r9
 800e156:	4650      	mov	r0, sl
 800e158:	f000 fcaa 	bl	800eab0 <scalbn>
 800e15c:	ec55 4b10 	vmov	r4, r5, d0
 800e160:	2200      	movs	r2, #0
 800e162:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800e166:	ee10 0a10 	vmov	r0, s0
 800e16a:	4629      	mov	r1, r5
 800e16c:	f7f2 fa40 	bl	80005f0 <__aeabi_dmul>
 800e170:	ec41 0b10 	vmov	d0, r0, r1
 800e174:	f000 fb84 	bl	800e880 <floor>
 800e178:	2200      	movs	r2, #0
 800e17a:	ec51 0b10 	vmov	r0, r1, d0
 800e17e:	4b7b      	ldr	r3, [pc, #492]	; (800e36c <__kernel_rem_pio2+0x324>)
 800e180:	f7f2 fa36 	bl	80005f0 <__aeabi_dmul>
 800e184:	4602      	mov	r2, r0
 800e186:	460b      	mov	r3, r1
 800e188:	4620      	mov	r0, r4
 800e18a:	4629      	mov	r1, r5
 800e18c:	f7f2 f87c 	bl	8000288 <__aeabi_dsub>
 800e190:	460d      	mov	r5, r1
 800e192:	4604      	mov	r4, r0
 800e194:	f7f2 fcdc 	bl	8000b50 <__aeabi_d2iz>
 800e198:	9003      	str	r0, [sp, #12]
 800e19a:	f7f2 f9c3 	bl	8000524 <__aeabi_i2d>
 800e19e:	4602      	mov	r2, r0
 800e1a0:	460b      	mov	r3, r1
 800e1a2:	4620      	mov	r0, r4
 800e1a4:	4629      	mov	r1, r5
 800e1a6:	f7f2 f86f 	bl	8000288 <__aeabi_dsub>
 800e1aa:	f1ba 0f00 	cmp.w	sl, #0
 800e1ae:	4680      	mov	r8, r0
 800e1b0:	4689      	mov	r9, r1
 800e1b2:	dd6b      	ble.n	800e28c <__kernel_rem_pio2+0x244>
 800e1b4:	1e7a      	subs	r2, r7, #1
 800e1b6:	ab0c      	add	r3, sp, #48	; 0x30
 800e1b8:	f1ca 0118 	rsb	r1, sl, #24
 800e1bc:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e1c0:	9c03      	ldr	r4, [sp, #12]
 800e1c2:	fa40 f301 	asr.w	r3, r0, r1
 800e1c6:	441c      	add	r4, r3
 800e1c8:	408b      	lsls	r3, r1
 800e1ca:	1ac0      	subs	r0, r0, r3
 800e1cc:	ab0c      	add	r3, sp, #48	; 0x30
 800e1ce:	9403      	str	r4, [sp, #12]
 800e1d0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800e1d4:	f1ca 0317 	rsb	r3, sl, #23
 800e1d8:	fa40 fb03 	asr.w	fp, r0, r3
 800e1dc:	f1bb 0f00 	cmp.w	fp, #0
 800e1e0:	dd62      	ble.n	800e2a8 <__kernel_rem_pio2+0x260>
 800e1e2:	9b03      	ldr	r3, [sp, #12]
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	3301      	adds	r3, #1
 800e1e8:	9303      	str	r3, [sp, #12]
 800e1ea:	4614      	mov	r4, r2
 800e1ec:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800e1f0:	4297      	cmp	r7, r2
 800e1f2:	f300 8089 	bgt.w	800e308 <__kernel_rem_pio2+0x2c0>
 800e1f6:	f1ba 0f00 	cmp.w	sl, #0
 800e1fa:	dd07      	ble.n	800e20c <__kernel_rem_pio2+0x1c4>
 800e1fc:	f1ba 0f01 	cmp.w	sl, #1
 800e200:	f000 8096 	beq.w	800e330 <__kernel_rem_pio2+0x2e8>
 800e204:	f1ba 0f02 	cmp.w	sl, #2
 800e208:	f000 809c 	beq.w	800e344 <__kernel_rem_pio2+0x2fc>
 800e20c:	f1bb 0f02 	cmp.w	fp, #2
 800e210:	d14a      	bne.n	800e2a8 <__kernel_rem_pio2+0x260>
 800e212:	4642      	mov	r2, r8
 800e214:	464b      	mov	r3, r9
 800e216:	2000      	movs	r0, #0
 800e218:	4955      	ldr	r1, [pc, #340]	; (800e370 <__kernel_rem_pio2+0x328>)
 800e21a:	f7f2 f835 	bl	8000288 <__aeabi_dsub>
 800e21e:	4680      	mov	r8, r0
 800e220:	4689      	mov	r9, r1
 800e222:	2c00      	cmp	r4, #0
 800e224:	d040      	beq.n	800e2a8 <__kernel_rem_pio2+0x260>
 800e226:	4650      	mov	r0, sl
 800e228:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800e360 <__kernel_rem_pio2+0x318>
 800e22c:	f000 fc40 	bl	800eab0 <scalbn>
 800e230:	4640      	mov	r0, r8
 800e232:	4649      	mov	r1, r9
 800e234:	ec53 2b10 	vmov	r2, r3, d0
 800e238:	f7f2 f826 	bl	8000288 <__aeabi_dsub>
 800e23c:	4680      	mov	r8, r0
 800e23e:	4689      	mov	r9, r1
 800e240:	e032      	b.n	800e2a8 <__kernel_rem_pio2+0x260>
 800e242:	2200      	movs	r2, #0
 800e244:	4b4b      	ldr	r3, [pc, #300]	; (800e374 <__kernel_rem_pio2+0x32c>)
 800e246:	4640      	mov	r0, r8
 800e248:	4649      	mov	r1, r9
 800e24a:	f7f2 f9d1 	bl	80005f0 <__aeabi_dmul>
 800e24e:	f7f2 fc7f 	bl	8000b50 <__aeabi_d2iz>
 800e252:	f7f2 f967 	bl	8000524 <__aeabi_i2d>
 800e256:	2200      	movs	r2, #0
 800e258:	4b47      	ldr	r3, [pc, #284]	; (800e378 <__kernel_rem_pio2+0x330>)
 800e25a:	4604      	mov	r4, r0
 800e25c:	460d      	mov	r5, r1
 800e25e:	f7f2 f9c7 	bl	80005f0 <__aeabi_dmul>
 800e262:	4602      	mov	r2, r0
 800e264:	460b      	mov	r3, r1
 800e266:	4640      	mov	r0, r8
 800e268:	4649      	mov	r1, r9
 800e26a:	f7f2 f80d 	bl	8000288 <__aeabi_dsub>
 800e26e:	f7f2 fc6f 	bl	8000b50 <__aeabi_d2iz>
 800e272:	ab0c      	add	r3, sp, #48	; 0x30
 800e274:	4629      	mov	r1, r5
 800e276:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800e27a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800e27e:	4620      	mov	r0, r4
 800e280:	f7f2 f804 	bl	800028c <__adddf3>
 800e284:	3601      	adds	r6, #1
 800e286:	4680      	mov	r8, r0
 800e288:	4689      	mov	r9, r1
 800e28a:	e75f      	b.n	800e14c <__kernel_rem_pio2+0x104>
 800e28c:	d106      	bne.n	800e29c <__kernel_rem_pio2+0x254>
 800e28e:	1e7b      	subs	r3, r7, #1
 800e290:	aa0c      	add	r2, sp, #48	; 0x30
 800e292:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e296:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800e29a:	e79f      	b.n	800e1dc <__kernel_rem_pio2+0x194>
 800e29c:	2200      	movs	r2, #0
 800e29e:	4b37      	ldr	r3, [pc, #220]	; (800e37c <__kernel_rem_pio2+0x334>)
 800e2a0:	f7f2 fc2c 	bl	8000afc <__aeabi_dcmpge>
 800e2a4:	bb68      	cbnz	r0, 800e302 <__kernel_rem_pio2+0x2ba>
 800e2a6:	4683      	mov	fp, r0
 800e2a8:	2200      	movs	r2, #0
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	4640      	mov	r0, r8
 800e2ae:	4649      	mov	r1, r9
 800e2b0:	f7f2 fc06 	bl	8000ac0 <__aeabi_dcmpeq>
 800e2b4:	2800      	cmp	r0, #0
 800e2b6:	f000 80c1 	beq.w	800e43c <__kernel_rem_pio2+0x3f4>
 800e2ba:	1e7c      	subs	r4, r7, #1
 800e2bc:	4623      	mov	r3, r4
 800e2be:	2200      	movs	r2, #0
 800e2c0:	9900      	ldr	r1, [sp, #0]
 800e2c2:	428b      	cmp	r3, r1
 800e2c4:	da5c      	bge.n	800e380 <__kernel_rem_pio2+0x338>
 800e2c6:	2a00      	cmp	r2, #0
 800e2c8:	f040 808b 	bne.w	800e3e2 <__kernel_rem_pio2+0x39a>
 800e2cc:	2401      	movs	r4, #1
 800e2ce:	f06f 0203 	mvn.w	r2, #3
 800e2d2:	fb02 f304 	mul.w	r3, r2, r4
 800e2d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e2d8:	58cb      	ldr	r3, [r1, r3]
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d056      	beq.n	800e38c <__kernel_rem_pio2+0x344>
 800e2de:	9b08      	ldr	r3, [sp, #32]
 800e2e0:	aa98      	add	r2, sp, #608	; 0x260
 800e2e2:	4413      	add	r3, r2
 800e2e4:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 800e2e8:	9b06      	ldr	r3, [sp, #24]
 800e2ea:	19dd      	adds	r5, r3, r7
 800e2ec:	ab20      	add	r3, sp, #128	; 0x80
 800e2ee:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800e2f2:	19e3      	adds	r3, r4, r7
 800e2f4:	1c7e      	adds	r6, r7, #1
 800e2f6:	9303      	str	r3, [sp, #12]
 800e2f8:	9b03      	ldr	r3, [sp, #12]
 800e2fa:	429e      	cmp	r6, r3
 800e2fc:	dd48      	ble.n	800e390 <__kernel_rem_pio2+0x348>
 800e2fe:	461f      	mov	r7, r3
 800e300:	e712      	b.n	800e128 <__kernel_rem_pio2+0xe0>
 800e302:	f04f 0b02 	mov.w	fp, #2
 800e306:	e76c      	b.n	800e1e2 <__kernel_rem_pio2+0x19a>
 800e308:	ab0c      	add	r3, sp, #48	; 0x30
 800e30a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e30e:	b94c      	cbnz	r4, 800e324 <__kernel_rem_pio2+0x2dc>
 800e310:	b12b      	cbz	r3, 800e31e <__kernel_rem_pio2+0x2d6>
 800e312:	a80c      	add	r0, sp, #48	; 0x30
 800e314:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800e318:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800e31c:	2301      	movs	r3, #1
 800e31e:	3201      	adds	r2, #1
 800e320:	461c      	mov	r4, r3
 800e322:	e765      	b.n	800e1f0 <__kernel_rem_pio2+0x1a8>
 800e324:	a80c      	add	r0, sp, #48	; 0x30
 800e326:	1acb      	subs	r3, r1, r3
 800e328:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800e32c:	4623      	mov	r3, r4
 800e32e:	e7f6      	b.n	800e31e <__kernel_rem_pio2+0x2d6>
 800e330:	1e7a      	subs	r2, r7, #1
 800e332:	ab0c      	add	r3, sp, #48	; 0x30
 800e334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e338:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800e33c:	a90c      	add	r1, sp, #48	; 0x30
 800e33e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800e342:	e763      	b.n	800e20c <__kernel_rem_pio2+0x1c4>
 800e344:	1e7a      	subs	r2, r7, #1
 800e346:	ab0c      	add	r3, sp, #48	; 0x30
 800e348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e34c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e350:	e7f4      	b.n	800e33c <__kernel_rem_pio2+0x2f4>
 800e352:	bf00      	nop
 800e354:	f3af 8000 	nop.w
	...
 800e364:	3ff00000 	.word	0x3ff00000
 800e368:	08010318 	.word	0x08010318
 800e36c:	40200000 	.word	0x40200000
 800e370:	3ff00000 	.word	0x3ff00000
 800e374:	3e700000 	.word	0x3e700000
 800e378:	41700000 	.word	0x41700000
 800e37c:	3fe00000 	.word	0x3fe00000
 800e380:	a90c      	add	r1, sp, #48	; 0x30
 800e382:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800e386:	3b01      	subs	r3, #1
 800e388:	430a      	orrs	r2, r1
 800e38a:	e799      	b.n	800e2c0 <__kernel_rem_pio2+0x278>
 800e38c:	3401      	adds	r4, #1
 800e38e:	e7a0      	b.n	800e2d2 <__kernel_rem_pio2+0x28a>
 800e390:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e392:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e396:	f7f2 f8c5 	bl	8000524 <__aeabi_i2d>
 800e39a:	e8e5 0102 	strd	r0, r1, [r5], #8
 800e39e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3a0:	9508      	str	r5, [sp, #32]
 800e3a2:	461c      	mov	r4, r3
 800e3a4:	2700      	movs	r7, #0
 800e3a6:	f04f 0800 	mov.w	r8, #0
 800e3aa:	f04f 0900 	mov.w	r9, #0
 800e3ae:	9b04      	ldr	r3, [sp, #16]
 800e3b0:	429f      	cmp	r7, r3
 800e3b2:	dd03      	ble.n	800e3bc <__kernel_rem_pio2+0x374>
 800e3b4:	e8eb 8902 	strd	r8, r9, [fp], #8
 800e3b8:	3601      	adds	r6, #1
 800e3ba:	e79d      	b.n	800e2f8 <__kernel_rem_pio2+0x2b0>
 800e3bc:	9908      	ldr	r1, [sp, #32]
 800e3be:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800e3c2:	9108      	str	r1, [sp, #32]
 800e3c4:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800e3c8:	f7f2 f912 	bl	80005f0 <__aeabi_dmul>
 800e3cc:	4602      	mov	r2, r0
 800e3ce:	460b      	mov	r3, r1
 800e3d0:	4640      	mov	r0, r8
 800e3d2:	4649      	mov	r1, r9
 800e3d4:	f7f1 ff5a 	bl	800028c <__adddf3>
 800e3d8:	3701      	adds	r7, #1
 800e3da:	4680      	mov	r8, r0
 800e3dc:	4689      	mov	r9, r1
 800e3de:	e7e6      	b.n	800e3ae <__kernel_rem_pio2+0x366>
 800e3e0:	3c01      	subs	r4, #1
 800e3e2:	ab0c      	add	r3, sp, #48	; 0x30
 800e3e4:	f1aa 0a18 	sub.w	sl, sl, #24
 800e3e8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d0f7      	beq.n	800e3e0 <__kernel_rem_pio2+0x398>
 800e3f0:	4650      	mov	r0, sl
 800e3f2:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 800e6c8 <__kernel_rem_pio2+0x680>
 800e3f6:	f000 fb5b 	bl	800eab0 <scalbn>
 800e3fa:	00e5      	lsls	r5, r4, #3
 800e3fc:	ab98      	add	r3, sp, #608	; 0x260
 800e3fe:	eb03 0905 	add.w	r9, r3, r5
 800e402:	ec57 6b10 	vmov	r6, r7, d0
 800e406:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 800e40a:	46a0      	mov	r8, r4
 800e40c:	f1b8 0f00 	cmp.w	r8, #0
 800e410:	da4d      	bge.n	800e4ae <__kernel_rem_pio2+0x466>
 800e412:	ed9f 8baf 	vldr	d8, [pc, #700]	; 800e6d0 <__kernel_rem_pio2+0x688>
 800e416:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 800e41a:	2300      	movs	r3, #0
 800e41c:	9304      	str	r3, [sp, #16]
 800e41e:	4657      	mov	r7, sl
 800e420:	9b04      	ldr	r3, [sp, #16]
 800e422:	ebb4 0903 	subs.w	r9, r4, r3
 800e426:	d476      	bmi.n	800e516 <__kernel_rem_pio2+0x4ce>
 800e428:	4bab      	ldr	r3, [pc, #684]	; (800e6d8 <__kernel_rem_pio2+0x690>)
 800e42a:	461e      	mov	r6, r3
 800e42c:	ab70      	add	r3, sp, #448	; 0x1c0
 800e42e:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800e432:	ed8d 8b06 	vstr	d8, [sp, #24]
 800e436:	f04f 0800 	mov.w	r8, #0
 800e43a:	e05e      	b.n	800e4fa <__kernel_rem_pio2+0x4b2>
 800e43c:	f1ca 0000 	rsb	r0, sl, #0
 800e440:	ec49 8b10 	vmov	d0, r8, r9
 800e444:	f000 fb34 	bl	800eab0 <scalbn>
 800e448:	ec55 4b10 	vmov	r4, r5, d0
 800e44c:	2200      	movs	r2, #0
 800e44e:	4ba3      	ldr	r3, [pc, #652]	; (800e6dc <__kernel_rem_pio2+0x694>)
 800e450:	ee10 0a10 	vmov	r0, s0
 800e454:	4629      	mov	r1, r5
 800e456:	f7f2 fb51 	bl	8000afc <__aeabi_dcmpge>
 800e45a:	b1f8      	cbz	r0, 800e49c <__kernel_rem_pio2+0x454>
 800e45c:	2200      	movs	r2, #0
 800e45e:	4ba0      	ldr	r3, [pc, #640]	; (800e6e0 <__kernel_rem_pio2+0x698>)
 800e460:	4620      	mov	r0, r4
 800e462:	4629      	mov	r1, r5
 800e464:	f7f2 f8c4 	bl	80005f0 <__aeabi_dmul>
 800e468:	f7f2 fb72 	bl	8000b50 <__aeabi_d2iz>
 800e46c:	4606      	mov	r6, r0
 800e46e:	f7f2 f859 	bl	8000524 <__aeabi_i2d>
 800e472:	2200      	movs	r2, #0
 800e474:	4b99      	ldr	r3, [pc, #612]	; (800e6dc <__kernel_rem_pio2+0x694>)
 800e476:	f7f2 f8bb 	bl	80005f0 <__aeabi_dmul>
 800e47a:	460b      	mov	r3, r1
 800e47c:	4602      	mov	r2, r0
 800e47e:	4629      	mov	r1, r5
 800e480:	4620      	mov	r0, r4
 800e482:	f7f1 ff01 	bl	8000288 <__aeabi_dsub>
 800e486:	f7f2 fb63 	bl	8000b50 <__aeabi_d2iz>
 800e48a:	1c7c      	adds	r4, r7, #1
 800e48c:	ab0c      	add	r3, sp, #48	; 0x30
 800e48e:	f10a 0a18 	add.w	sl, sl, #24
 800e492:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800e496:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800e49a:	e7a9      	b.n	800e3f0 <__kernel_rem_pio2+0x3a8>
 800e49c:	4620      	mov	r0, r4
 800e49e:	4629      	mov	r1, r5
 800e4a0:	f7f2 fb56 	bl	8000b50 <__aeabi_d2iz>
 800e4a4:	ab0c      	add	r3, sp, #48	; 0x30
 800e4a6:	463c      	mov	r4, r7
 800e4a8:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800e4ac:	e7a0      	b.n	800e3f0 <__kernel_rem_pio2+0x3a8>
 800e4ae:	ab0c      	add	r3, sp, #48	; 0x30
 800e4b0:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800e4b4:	f7f2 f836 	bl	8000524 <__aeabi_i2d>
 800e4b8:	4632      	mov	r2, r6
 800e4ba:	463b      	mov	r3, r7
 800e4bc:	f7f2 f898 	bl	80005f0 <__aeabi_dmul>
 800e4c0:	2200      	movs	r2, #0
 800e4c2:	e969 0102 	strd	r0, r1, [r9, #-8]!
 800e4c6:	4b86      	ldr	r3, [pc, #536]	; (800e6e0 <__kernel_rem_pio2+0x698>)
 800e4c8:	4630      	mov	r0, r6
 800e4ca:	4639      	mov	r1, r7
 800e4cc:	f7f2 f890 	bl	80005f0 <__aeabi_dmul>
 800e4d0:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800e4d4:	4606      	mov	r6, r0
 800e4d6:	460f      	mov	r7, r1
 800e4d8:	e798      	b.n	800e40c <__kernel_rem_pio2+0x3c4>
 800e4da:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800e4de:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800e4e2:	f7f2 f885 	bl	80005f0 <__aeabi_dmul>
 800e4e6:	4602      	mov	r2, r0
 800e4e8:	460b      	mov	r3, r1
 800e4ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e4ee:	f7f1 fecd 	bl	800028c <__adddf3>
 800e4f2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e4f6:	f108 0801 	add.w	r8, r8, #1
 800e4fa:	9b00      	ldr	r3, [sp, #0]
 800e4fc:	4598      	cmp	r8, r3
 800e4fe:	dc02      	bgt.n	800e506 <__kernel_rem_pio2+0x4be>
 800e500:	9b04      	ldr	r3, [sp, #16]
 800e502:	4598      	cmp	r8, r3
 800e504:	dde9      	ble.n	800e4da <__kernel_rem_pio2+0x492>
 800e506:	9b04      	ldr	r3, [sp, #16]
 800e508:	ed9d 7b06 	vldr	d7, [sp, #24]
 800e50c:	3301      	adds	r3, #1
 800e50e:	ecaa 7b02 	vstmia	sl!, {d7}
 800e512:	9304      	str	r3, [sp, #16]
 800e514:	e784      	b.n	800e420 <__kernel_rem_pio2+0x3d8>
 800e516:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800e518:	2b03      	cmp	r3, #3
 800e51a:	d85d      	bhi.n	800e5d8 <__kernel_rem_pio2+0x590>
 800e51c:	e8df f003 	tbb	[pc, r3]
 800e520:	0226264b 	.word	0x0226264b
 800e524:	ab98      	add	r3, sp, #608	; 0x260
 800e526:	441d      	add	r5, r3
 800e528:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800e52c:	462e      	mov	r6, r5
 800e52e:	46a2      	mov	sl, r4
 800e530:	f1ba 0f00 	cmp.w	sl, #0
 800e534:	dc6e      	bgt.n	800e614 <__kernel_rem_pio2+0x5cc>
 800e536:	462e      	mov	r6, r5
 800e538:	46a2      	mov	sl, r4
 800e53a:	f1ba 0f01 	cmp.w	sl, #1
 800e53e:	f300 808a 	bgt.w	800e656 <__kernel_rem_pio2+0x60e>
 800e542:	2000      	movs	r0, #0
 800e544:	2100      	movs	r1, #0
 800e546:	2c01      	cmp	r4, #1
 800e548:	f300 80a6 	bgt.w	800e698 <__kernel_rem_pio2+0x650>
 800e54c:	f1bb 0f00 	cmp.w	fp, #0
 800e550:	f040 80a8 	bne.w	800e6a4 <__kernel_rem_pio2+0x65c>
 800e554:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 800e558:	9c02      	ldr	r4, [sp, #8]
 800e55a:	e9c4 2300 	strd	r2, r3, [r4]
 800e55e:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 800e562:	e9c4 0104 	strd	r0, r1, [r4, #16]
 800e566:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800e56a:	e035      	b.n	800e5d8 <__kernel_rem_pio2+0x590>
 800e56c:	3508      	adds	r5, #8
 800e56e:	ab48      	add	r3, sp, #288	; 0x120
 800e570:	441d      	add	r5, r3
 800e572:	4626      	mov	r6, r4
 800e574:	2000      	movs	r0, #0
 800e576:	2100      	movs	r1, #0
 800e578:	2e00      	cmp	r6, #0
 800e57a:	da3c      	bge.n	800e5f6 <__kernel_rem_pio2+0x5ae>
 800e57c:	f1bb 0f00 	cmp.w	fp, #0
 800e580:	d03f      	beq.n	800e602 <__kernel_rem_pio2+0x5ba>
 800e582:	4602      	mov	r2, r0
 800e584:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e588:	9d02      	ldr	r5, [sp, #8]
 800e58a:	e9c5 2300 	strd	r2, r3, [r5]
 800e58e:	4602      	mov	r2, r0
 800e590:	460b      	mov	r3, r1
 800e592:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800e596:	f7f1 fe77 	bl	8000288 <__aeabi_dsub>
 800e59a:	ae4a      	add	r6, sp, #296	; 0x128
 800e59c:	2501      	movs	r5, #1
 800e59e:	42ac      	cmp	r4, r5
 800e5a0:	da32      	bge.n	800e608 <__kernel_rem_pio2+0x5c0>
 800e5a2:	f1bb 0f00 	cmp.w	fp, #0
 800e5a6:	d002      	beq.n	800e5ae <__kernel_rem_pio2+0x566>
 800e5a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e5ac:	4619      	mov	r1, r3
 800e5ae:	9b02      	ldr	r3, [sp, #8]
 800e5b0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800e5b4:	e010      	b.n	800e5d8 <__kernel_rem_pio2+0x590>
 800e5b6:	ab98      	add	r3, sp, #608	; 0x260
 800e5b8:	441d      	add	r5, r3
 800e5ba:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800e5be:	2000      	movs	r0, #0
 800e5c0:	2100      	movs	r1, #0
 800e5c2:	2c00      	cmp	r4, #0
 800e5c4:	da11      	bge.n	800e5ea <__kernel_rem_pio2+0x5a2>
 800e5c6:	f1bb 0f00 	cmp.w	fp, #0
 800e5ca:	d002      	beq.n	800e5d2 <__kernel_rem_pio2+0x58a>
 800e5cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e5d0:	4619      	mov	r1, r3
 800e5d2:	9b02      	ldr	r3, [sp, #8]
 800e5d4:	e9c3 0100 	strd	r0, r1, [r3]
 800e5d8:	9b03      	ldr	r3, [sp, #12]
 800e5da:	f003 0007 	and.w	r0, r3, #7
 800e5de:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800e5e2:	ecbd 8b02 	vpop	{d8}
 800e5e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5ea:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800e5ee:	f7f1 fe4d 	bl	800028c <__adddf3>
 800e5f2:	3c01      	subs	r4, #1
 800e5f4:	e7e5      	b.n	800e5c2 <__kernel_rem_pio2+0x57a>
 800e5f6:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800e5fa:	f7f1 fe47 	bl	800028c <__adddf3>
 800e5fe:	3e01      	subs	r6, #1
 800e600:	e7ba      	b.n	800e578 <__kernel_rem_pio2+0x530>
 800e602:	4602      	mov	r2, r0
 800e604:	460b      	mov	r3, r1
 800e606:	e7bf      	b.n	800e588 <__kernel_rem_pio2+0x540>
 800e608:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800e60c:	f7f1 fe3e 	bl	800028c <__adddf3>
 800e610:	3501      	adds	r5, #1
 800e612:	e7c4      	b.n	800e59e <__kernel_rem_pio2+0x556>
 800e614:	ed16 7b02 	vldr	d7, [r6, #-8]
 800e618:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800e61c:	ec53 2b17 	vmov	r2, r3, d7
 800e620:	4640      	mov	r0, r8
 800e622:	4649      	mov	r1, r9
 800e624:	ed8d 7b00 	vstr	d7, [sp]
 800e628:	f7f1 fe30 	bl	800028c <__adddf3>
 800e62c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e630:	4602      	mov	r2, r0
 800e632:	460b      	mov	r3, r1
 800e634:	4640      	mov	r0, r8
 800e636:	4649      	mov	r1, r9
 800e638:	f7f1 fe26 	bl	8000288 <__aeabi_dsub>
 800e63c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e640:	f7f1 fe24 	bl	800028c <__adddf3>
 800e644:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e648:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800e64c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e650:	ed06 7b02 	vstr	d7, [r6, #-8]
 800e654:	e76c      	b.n	800e530 <__kernel_rem_pio2+0x4e8>
 800e656:	ed16 7b02 	vldr	d7, [r6, #-8]
 800e65a:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800e65e:	ec53 2b17 	vmov	r2, r3, d7
 800e662:	4640      	mov	r0, r8
 800e664:	4649      	mov	r1, r9
 800e666:	ed8d 7b00 	vstr	d7, [sp]
 800e66a:	f7f1 fe0f 	bl	800028c <__adddf3>
 800e66e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e672:	4602      	mov	r2, r0
 800e674:	460b      	mov	r3, r1
 800e676:	4640      	mov	r0, r8
 800e678:	4649      	mov	r1, r9
 800e67a:	f7f1 fe05 	bl	8000288 <__aeabi_dsub>
 800e67e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e682:	f7f1 fe03 	bl	800028c <__adddf3>
 800e686:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e68a:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800e68e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e692:	ed06 7b02 	vstr	d7, [r6, #-8]
 800e696:	e750      	b.n	800e53a <__kernel_rem_pio2+0x4f2>
 800e698:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800e69c:	f7f1 fdf6 	bl	800028c <__adddf3>
 800e6a0:	3c01      	subs	r4, #1
 800e6a2:	e750      	b.n	800e546 <__kernel_rem_pio2+0x4fe>
 800e6a4:	9a02      	ldr	r2, [sp, #8]
 800e6a6:	683b      	ldr	r3, [r7, #0]
 800e6a8:	6013      	str	r3, [r2, #0]
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	6110      	str	r0, [r2, #16]
 800e6ae:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e6b2:	6053      	str	r3, [r2, #4]
 800e6b4:	68bb      	ldr	r3, [r7, #8]
 800e6b6:	6093      	str	r3, [r2, #8]
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e6be:	60d3      	str	r3, [r2, #12]
 800e6c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e6c4:	6153      	str	r3, [r2, #20]
 800e6c6:	e787      	b.n	800e5d8 <__kernel_rem_pio2+0x590>
 800e6c8:	00000000 	.word	0x00000000
 800e6cc:	3ff00000 	.word	0x3ff00000
	...
 800e6d8:	080102d8 	.word	0x080102d8
 800e6dc:	41700000 	.word	0x41700000
 800e6e0:	3e700000 	.word	0x3e700000
 800e6e4:	00000000 	.word	0x00000000

0800e6e8 <__kernel_sin>:
 800e6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6ec:	ec55 4b10 	vmov	r4, r5, d0
 800e6f0:	b085      	sub	sp, #20
 800e6f2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e6f6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800e6fa:	ed8d 1b00 	vstr	d1, [sp]
 800e6fe:	9002      	str	r0, [sp, #8]
 800e700:	da06      	bge.n	800e710 <__kernel_sin+0x28>
 800e702:	ee10 0a10 	vmov	r0, s0
 800e706:	4629      	mov	r1, r5
 800e708:	f7f2 fa22 	bl	8000b50 <__aeabi_d2iz>
 800e70c:	2800      	cmp	r0, #0
 800e70e:	d051      	beq.n	800e7b4 <__kernel_sin+0xcc>
 800e710:	4622      	mov	r2, r4
 800e712:	462b      	mov	r3, r5
 800e714:	4620      	mov	r0, r4
 800e716:	4629      	mov	r1, r5
 800e718:	f7f1 ff6a 	bl	80005f0 <__aeabi_dmul>
 800e71c:	4682      	mov	sl, r0
 800e71e:	468b      	mov	fp, r1
 800e720:	4602      	mov	r2, r0
 800e722:	460b      	mov	r3, r1
 800e724:	4620      	mov	r0, r4
 800e726:	4629      	mov	r1, r5
 800e728:	f7f1 ff62 	bl	80005f0 <__aeabi_dmul>
 800e72c:	a341      	add	r3, pc, #260	; (adr r3, 800e834 <__kernel_sin+0x14c>)
 800e72e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e732:	4680      	mov	r8, r0
 800e734:	4689      	mov	r9, r1
 800e736:	4650      	mov	r0, sl
 800e738:	4659      	mov	r1, fp
 800e73a:	f7f1 ff59 	bl	80005f0 <__aeabi_dmul>
 800e73e:	a33f      	add	r3, pc, #252	; (adr r3, 800e83c <__kernel_sin+0x154>)
 800e740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e744:	f7f1 fda0 	bl	8000288 <__aeabi_dsub>
 800e748:	4652      	mov	r2, sl
 800e74a:	465b      	mov	r3, fp
 800e74c:	f7f1 ff50 	bl	80005f0 <__aeabi_dmul>
 800e750:	a33c      	add	r3, pc, #240	; (adr r3, 800e844 <__kernel_sin+0x15c>)
 800e752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e756:	f7f1 fd99 	bl	800028c <__adddf3>
 800e75a:	4652      	mov	r2, sl
 800e75c:	465b      	mov	r3, fp
 800e75e:	f7f1 ff47 	bl	80005f0 <__aeabi_dmul>
 800e762:	a33a      	add	r3, pc, #232	; (adr r3, 800e84c <__kernel_sin+0x164>)
 800e764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e768:	f7f1 fd8e 	bl	8000288 <__aeabi_dsub>
 800e76c:	4652      	mov	r2, sl
 800e76e:	465b      	mov	r3, fp
 800e770:	f7f1 ff3e 	bl	80005f0 <__aeabi_dmul>
 800e774:	a337      	add	r3, pc, #220	; (adr r3, 800e854 <__kernel_sin+0x16c>)
 800e776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e77a:	f7f1 fd87 	bl	800028c <__adddf3>
 800e77e:	9b02      	ldr	r3, [sp, #8]
 800e780:	4606      	mov	r6, r0
 800e782:	460f      	mov	r7, r1
 800e784:	b9db      	cbnz	r3, 800e7be <__kernel_sin+0xd6>
 800e786:	4602      	mov	r2, r0
 800e788:	460b      	mov	r3, r1
 800e78a:	4650      	mov	r0, sl
 800e78c:	4659      	mov	r1, fp
 800e78e:	f7f1 ff2f 	bl	80005f0 <__aeabi_dmul>
 800e792:	a325      	add	r3, pc, #148	; (adr r3, 800e828 <__kernel_sin+0x140>)
 800e794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e798:	f7f1 fd76 	bl	8000288 <__aeabi_dsub>
 800e79c:	4642      	mov	r2, r8
 800e79e:	464b      	mov	r3, r9
 800e7a0:	f7f1 ff26 	bl	80005f0 <__aeabi_dmul>
 800e7a4:	4602      	mov	r2, r0
 800e7a6:	460b      	mov	r3, r1
 800e7a8:	4620      	mov	r0, r4
 800e7aa:	4629      	mov	r1, r5
 800e7ac:	f7f1 fd6e 	bl	800028c <__adddf3>
 800e7b0:	4604      	mov	r4, r0
 800e7b2:	460d      	mov	r5, r1
 800e7b4:	ec45 4b10 	vmov	d0, r4, r5
 800e7b8:	b005      	add	sp, #20
 800e7ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7be:	2200      	movs	r2, #0
 800e7c0:	4b1b      	ldr	r3, [pc, #108]	; (800e830 <__kernel_sin+0x148>)
 800e7c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e7c6:	f7f1 ff13 	bl	80005f0 <__aeabi_dmul>
 800e7ca:	4632      	mov	r2, r6
 800e7cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e7d0:	463b      	mov	r3, r7
 800e7d2:	4640      	mov	r0, r8
 800e7d4:	4649      	mov	r1, r9
 800e7d6:	f7f1 ff0b 	bl	80005f0 <__aeabi_dmul>
 800e7da:	4602      	mov	r2, r0
 800e7dc:	460b      	mov	r3, r1
 800e7de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e7e2:	f7f1 fd51 	bl	8000288 <__aeabi_dsub>
 800e7e6:	4652      	mov	r2, sl
 800e7e8:	465b      	mov	r3, fp
 800e7ea:	f7f1 ff01 	bl	80005f0 <__aeabi_dmul>
 800e7ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e7f2:	f7f1 fd49 	bl	8000288 <__aeabi_dsub>
 800e7f6:	a30c      	add	r3, pc, #48	; (adr r3, 800e828 <__kernel_sin+0x140>)
 800e7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7fc:	4606      	mov	r6, r0
 800e7fe:	460f      	mov	r7, r1
 800e800:	4640      	mov	r0, r8
 800e802:	4649      	mov	r1, r9
 800e804:	f7f1 fef4 	bl	80005f0 <__aeabi_dmul>
 800e808:	4602      	mov	r2, r0
 800e80a:	460b      	mov	r3, r1
 800e80c:	4630      	mov	r0, r6
 800e80e:	4639      	mov	r1, r7
 800e810:	f7f1 fd3c 	bl	800028c <__adddf3>
 800e814:	4602      	mov	r2, r0
 800e816:	460b      	mov	r3, r1
 800e818:	4620      	mov	r0, r4
 800e81a:	4629      	mov	r1, r5
 800e81c:	f7f1 fd34 	bl	8000288 <__aeabi_dsub>
 800e820:	e7c6      	b.n	800e7b0 <__kernel_sin+0xc8>
 800e822:	bf00      	nop
 800e824:	f3af 8000 	nop.w
 800e828:	55555549 	.word	0x55555549
 800e82c:	3fc55555 	.word	0x3fc55555
 800e830:	3fe00000 	.word	0x3fe00000
 800e834:	5acfd57c 	.word	0x5acfd57c
 800e838:	3de5d93a 	.word	0x3de5d93a
 800e83c:	8a2b9ceb 	.word	0x8a2b9ceb
 800e840:	3e5ae5e6 	.word	0x3e5ae5e6
 800e844:	57b1fe7d 	.word	0x57b1fe7d
 800e848:	3ec71de3 	.word	0x3ec71de3
 800e84c:	19c161d5 	.word	0x19c161d5
 800e850:	3f2a01a0 	.word	0x3f2a01a0
 800e854:	1110f8a6 	.word	0x1110f8a6
 800e858:	3f811111 	.word	0x3f811111

0800e85c <fabs>:
 800e85c:	ec53 2b10 	vmov	r2, r3, d0
 800e860:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e864:	ec43 2b10 	vmov	d0, r2, r3
 800e868:	4770      	bx	lr

0800e86a <finite>:
 800e86a:	ee10 3a90 	vmov	r3, s1
 800e86e:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800e872:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e876:	0fc0      	lsrs	r0, r0, #31
 800e878:	4770      	bx	lr
 800e87a:	0000      	movs	r0, r0
 800e87c:	0000      	movs	r0, r0
	...

0800e880 <floor>:
 800e880:	ec51 0b10 	vmov	r0, r1, d0
 800e884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e888:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800e88c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800e890:	2e13      	cmp	r6, #19
 800e892:	ee10 8a10 	vmov	r8, s0
 800e896:	460c      	mov	r4, r1
 800e898:	ee10 5a10 	vmov	r5, s0
 800e89c:	dc35      	bgt.n	800e90a <floor+0x8a>
 800e89e:	2e00      	cmp	r6, #0
 800e8a0:	da17      	bge.n	800e8d2 <floor+0x52>
 800e8a2:	a335      	add	r3, pc, #212	; (adr r3, 800e978 <floor+0xf8>)
 800e8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8a8:	f7f1 fcf0 	bl	800028c <__adddf3>
 800e8ac:	2200      	movs	r2, #0
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	f7f2 f92e 	bl	8000b10 <__aeabi_dcmpgt>
 800e8b4:	b150      	cbz	r0, 800e8cc <floor+0x4c>
 800e8b6:	2c00      	cmp	r4, #0
 800e8b8:	da5a      	bge.n	800e970 <floor+0xf0>
 800e8ba:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800e8be:	ea53 0308 	orrs.w	r3, r3, r8
 800e8c2:	4b2f      	ldr	r3, [pc, #188]	; (800e980 <floor+0x100>)
 800e8c4:	f04f 0500 	mov.w	r5, #0
 800e8c8:	bf18      	it	ne
 800e8ca:	461c      	movne	r4, r3
 800e8cc:	4621      	mov	r1, r4
 800e8ce:	4628      	mov	r0, r5
 800e8d0:	e025      	b.n	800e91e <floor+0x9e>
 800e8d2:	4f2c      	ldr	r7, [pc, #176]	; (800e984 <floor+0x104>)
 800e8d4:	4137      	asrs	r7, r6
 800e8d6:	ea01 0307 	and.w	r3, r1, r7
 800e8da:	4303      	orrs	r3, r0
 800e8dc:	d01f      	beq.n	800e91e <floor+0x9e>
 800e8de:	a326      	add	r3, pc, #152	; (adr r3, 800e978 <floor+0xf8>)
 800e8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8e4:	f7f1 fcd2 	bl	800028c <__adddf3>
 800e8e8:	2200      	movs	r2, #0
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	f7f2 f910 	bl	8000b10 <__aeabi_dcmpgt>
 800e8f0:	2800      	cmp	r0, #0
 800e8f2:	d0eb      	beq.n	800e8cc <floor+0x4c>
 800e8f4:	2c00      	cmp	r4, #0
 800e8f6:	bfbe      	ittt	lt
 800e8f8:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800e8fc:	fa43 f606 	asrlt.w	r6, r3, r6
 800e900:	19a4      	addlt	r4, r4, r6
 800e902:	ea24 0407 	bic.w	r4, r4, r7
 800e906:	2500      	movs	r5, #0
 800e908:	e7e0      	b.n	800e8cc <floor+0x4c>
 800e90a:	2e33      	cmp	r6, #51	; 0x33
 800e90c:	dd0b      	ble.n	800e926 <floor+0xa6>
 800e90e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e912:	d104      	bne.n	800e91e <floor+0x9e>
 800e914:	ee10 2a10 	vmov	r2, s0
 800e918:	460b      	mov	r3, r1
 800e91a:	f7f1 fcb7 	bl	800028c <__adddf3>
 800e91e:	ec41 0b10 	vmov	d0, r0, r1
 800e922:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e926:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800e92a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e92e:	fa23 f707 	lsr.w	r7, r3, r7
 800e932:	4238      	tst	r0, r7
 800e934:	d0f3      	beq.n	800e91e <floor+0x9e>
 800e936:	a310      	add	r3, pc, #64	; (adr r3, 800e978 <floor+0xf8>)
 800e938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e93c:	f7f1 fca6 	bl	800028c <__adddf3>
 800e940:	2200      	movs	r2, #0
 800e942:	2300      	movs	r3, #0
 800e944:	f7f2 f8e4 	bl	8000b10 <__aeabi_dcmpgt>
 800e948:	2800      	cmp	r0, #0
 800e94a:	d0bf      	beq.n	800e8cc <floor+0x4c>
 800e94c:	2c00      	cmp	r4, #0
 800e94e:	da02      	bge.n	800e956 <floor+0xd6>
 800e950:	2e14      	cmp	r6, #20
 800e952:	d103      	bne.n	800e95c <floor+0xdc>
 800e954:	3401      	adds	r4, #1
 800e956:	ea25 0507 	bic.w	r5, r5, r7
 800e95a:	e7b7      	b.n	800e8cc <floor+0x4c>
 800e95c:	2301      	movs	r3, #1
 800e95e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800e962:	fa03 f606 	lsl.w	r6, r3, r6
 800e966:	4435      	add	r5, r6
 800e968:	45a8      	cmp	r8, r5
 800e96a:	bf88      	it	hi
 800e96c:	18e4      	addhi	r4, r4, r3
 800e96e:	e7f2      	b.n	800e956 <floor+0xd6>
 800e970:	2500      	movs	r5, #0
 800e972:	462c      	mov	r4, r5
 800e974:	e7aa      	b.n	800e8cc <floor+0x4c>
 800e976:	bf00      	nop
 800e978:	8800759c 	.word	0x8800759c
 800e97c:	7e37e43c 	.word	0x7e37e43c
 800e980:	bff00000 	.word	0xbff00000
 800e984:	000fffff 	.word	0x000fffff

0800e988 <matherr>:
 800e988:	2000      	movs	r0, #0
 800e98a:	4770      	bx	lr
 800e98c:	0000      	movs	r0, r0
	...

0800e990 <nan>:
 800e990:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e998 <nan+0x8>
 800e994:	4770      	bx	lr
 800e996:	bf00      	nop
 800e998:	00000000 	.word	0x00000000
 800e99c:	7ff80000 	.word	0x7ff80000

0800e9a0 <rint>:
 800e9a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e9a2:	ec51 0b10 	vmov	r0, r1, d0
 800e9a6:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800e9aa:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 800e9ae:	2e13      	cmp	r6, #19
 800e9b0:	ee10 7a10 	vmov	r7, s0
 800e9b4:	460b      	mov	r3, r1
 800e9b6:	4602      	mov	r2, r0
 800e9b8:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800e9bc:	dc58      	bgt.n	800ea70 <rint+0xd0>
 800e9be:	2e00      	cmp	r6, #0
 800e9c0:	da2b      	bge.n	800ea1a <rint+0x7a>
 800e9c2:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800e9c6:	4302      	orrs	r2, r0
 800e9c8:	d023      	beq.n	800ea12 <rint+0x72>
 800e9ca:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800e9ce:	4302      	orrs	r2, r0
 800e9d0:	4251      	negs	r1, r2
 800e9d2:	4311      	orrs	r1, r2
 800e9d4:	0b09      	lsrs	r1, r1, #12
 800e9d6:	0c5b      	lsrs	r3, r3, #17
 800e9d8:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 800e9dc:	045b      	lsls	r3, r3, #17
 800e9de:	ea41 0703 	orr.w	r7, r1, r3
 800e9e2:	4b31      	ldr	r3, [pc, #196]	; (800eaa8 <rint+0x108>)
 800e9e4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800e9e8:	4639      	mov	r1, r7
 800e9ea:	e9d3 6700 	ldrd	r6, r7, [r3]
 800e9ee:	ee10 0a10 	vmov	r0, s0
 800e9f2:	4632      	mov	r2, r6
 800e9f4:	463b      	mov	r3, r7
 800e9f6:	f7f1 fc49 	bl	800028c <__adddf3>
 800e9fa:	e9cd 0100 	strd	r0, r1, [sp]
 800e9fe:	463b      	mov	r3, r7
 800ea00:	4632      	mov	r2, r6
 800ea02:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ea06:	f7f1 fc3f 	bl	8000288 <__aeabi_dsub>
 800ea0a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ea0e:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 800ea12:	ec41 0b10 	vmov	d0, r0, r1
 800ea16:	b003      	add	sp, #12
 800ea18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea1a:	4c24      	ldr	r4, [pc, #144]	; (800eaac <rint+0x10c>)
 800ea1c:	4134      	asrs	r4, r6
 800ea1e:	ea01 0704 	and.w	r7, r1, r4
 800ea22:	4307      	orrs	r7, r0
 800ea24:	d0f5      	beq.n	800ea12 <rint+0x72>
 800ea26:	0861      	lsrs	r1, r4, #1
 800ea28:	ea03 0001 	and.w	r0, r3, r1
 800ea2c:	4302      	orrs	r2, r0
 800ea2e:	d00b      	beq.n	800ea48 <rint+0xa8>
 800ea30:	ea23 0101 	bic.w	r1, r3, r1
 800ea34:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ea38:	2e13      	cmp	r6, #19
 800ea3a:	fa43 f306 	asr.w	r3, r3, r6
 800ea3e:	bf0c      	ite	eq
 800ea40:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 800ea44:	2200      	movne	r2, #0
 800ea46:	430b      	orrs	r3, r1
 800ea48:	4619      	mov	r1, r3
 800ea4a:	4b17      	ldr	r3, [pc, #92]	; (800eaa8 <rint+0x108>)
 800ea4c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800ea50:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ea54:	4610      	mov	r0, r2
 800ea56:	462b      	mov	r3, r5
 800ea58:	4622      	mov	r2, r4
 800ea5a:	f7f1 fc17 	bl	800028c <__adddf3>
 800ea5e:	e9cd 0100 	strd	r0, r1, [sp]
 800ea62:	4622      	mov	r2, r4
 800ea64:	462b      	mov	r3, r5
 800ea66:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ea6a:	f7f1 fc0d 	bl	8000288 <__aeabi_dsub>
 800ea6e:	e7d0      	b.n	800ea12 <rint+0x72>
 800ea70:	2e33      	cmp	r6, #51	; 0x33
 800ea72:	dd08      	ble.n	800ea86 <rint+0xe6>
 800ea74:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ea78:	d1cb      	bne.n	800ea12 <rint+0x72>
 800ea7a:	ee10 2a10 	vmov	r2, s0
 800ea7e:	460b      	mov	r3, r1
 800ea80:	f7f1 fc04 	bl	800028c <__adddf3>
 800ea84:	e7c5      	b.n	800ea12 <rint+0x72>
 800ea86:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800ea8a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800ea8e:	40f4      	lsrs	r4, r6
 800ea90:	4220      	tst	r0, r4
 800ea92:	d0be      	beq.n	800ea12 <rint+0x72>
 800ea94:	0861      	lsrs	r1, r4, #1
 800ea96:	420f      	tst	r7, r1
 800ea98:	bf1f      	itttt	ne
 800ea9a:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 800ea9e:	ea27 0101 	bicne.w	r1, r7, r1
 800eaa2:	4132      	asrne	r2, r6
 800eaa4:	430a      	orrne	r2, r1
 800eaa6:	e7cf      	b.n	800ea48 <rint+0xa8>
 800eaa8:	08010328 	.word	0x08010328
 800eaac:	000fffff 	.word	0x000fffff

0800eab0 <scalbn>:
 800eab0:	b570      	push	{r4, r5, r6, lr}
 800eab2:	ec55 4b10 	vmov	r4, r5, d0
 800eab6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800eaba:	4606      	mov	r6, r0
 800eabc:	462b      	mov	r3, r5
 800eabe:	b9b2      	cbnz	r2, 800eaee <scalbn+0x3e>
 800eac0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800eac4:	4323      	orrs	r3, r4
 800eac6:	d03c      	beq.n	800eb42 <scalbn+0x92>
 800eac8:	2200      	movs	r2, #0
 800eaca:	4b33      	ldr	r3, [pc, #204]	; (800eb98 <scalbn+0xe8>)
 800eacc:	4629      	mov	r1, r5
 800eace:	ee10 0a10 	vmov	r0, s0
 800ead2:	f7f1 fd8d 	bl	80005f0 <__aeabi_dmul>
 800ead6:	4a31      	ldr	r2, [pc, #196]	; (800eb9c <scalbn+0xec>)
 800ead8:	4296      	cmp	r6, r2
 800eada:	4604      	mov	r4, r0
 800eadc:	460d      	mov	r5, r1
 800eade:	460b      	mov	r3, r1
 800eae0:	da13      	bge.n	800eb0a <scalbn+0x5a>
 800eae2:	a329      	add	r3, pc, #164	; (adr r3, 800eb88 <scalbn+0xd8>)
 800eae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eae8:	f7f1 fd82 	bl	80005f0 <__aeabi_dmul>
 800eaec:	e00a      	b.n	800eb04 <scalbn+0x54>
 800eaee:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800eaf2:	428a      	cmp	r2, r1
 800eaf4:	d10c      	bne.n	800eb10 <scalbn+0x60>
 800eaf6:	ee10 2a10 	vmov	r2, s0
 800eafa:	462b      	mov	r3, r5
 800eafc:	4620      	mov	r0, r4
 800eafe:	4629      	mov	r1, r5
 800eb00:	f7f1 fbc4 	bl	800028c <__adddf3>
 800eb04:	4604      	mov	r4, r0
 800eb06:	460d      	mov	r5, r1
 800eb08:	e01b      	b.n	800eb42 <scalbn+0x92>
 800eb0a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800eb0e:	3a36      	subs	r2, #54	; 0x36
 800eb10:	4432      	add	r2, r6
 800eb12:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800eb16:	428a      	cmp	r2, r1
 800eb18:	dd0b      	ble.n	800eb32 <scalbn+0x82>
 800eb1a:	ec45 4b11 	vmov	d1, r4, r5
 800eb1e:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800eb90 <scalbn+0xe0>
 800eb22:	f000 f83f 	bl	800eba4 <copysign>
 800eb26:	a31a      	add	r3, pc, #104	; (adr r3, 800eb90 <scalbn+0xe0>)
 800eb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb2c:	ec51 0b10 	vmov	r0, r1, d0
 800eb30:	e7da      	b.n	800eae8 <scalbn+0x38>
 800eb32:	2a00      	cmp	r2, #0
 800eb34:	dd08      	ble.n	800eb48 <scalbn+0x98>
 800eb36:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800eb3a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800eb3e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800eb42:	ec45 4b10 	vmov	d0, r4, r5
 800eb46:	bd70      	pop	{r4, r5, r6, pc}
 800eb48:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800eb4c:	da0d      	bge.n	800eb6a <scalbn+0xba>
 800eb4e:	f24c 3350 	movw	r3, #50000	; 0xc350
 800eb52:	429e      	cmp	r6, r3
 800eb54:	ec45 4b11 	vmov	d1, r4, r5
 800eb58:	dce1      	bgt.n	800eb1e <scalbn+0x6e>
 800eb5a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 800eb88 <scalbn+0xd8>
 800eb5e:	f000 f821 	bl	800eba4 <copysign>
 800eb62:	a309      	add	r3, pc, #36	; (adr r3, 800eb88 <scalbn+0xd8>)
 800eb64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb68:	e7e0      	b.n	800eb2c <scalbn+0x7c>
 800eb6a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800eb6e:	3236      	adds	r2, #54	; 0x36
 800eb70:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800eb74:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800eb78:	4620      	mov	r0, r4
 800eb7a:	4629      	mov	r1, r5
 800eb7c:	2200      	movs	r2, #0
 800eb7e:	4b08      	ldr	r3, [pc, #32]	; (800eba0 <scalbn+0xf0>)
 800eb80:	e7b2      	b.n	800eae8 <scalbn+0x38>
 800eb82:	bf00      	nop
 800eb84:	f3af 8000 	nop.w
 800eb88:	c2f8f359 	.word	0xc2f8f359
 800eb8c:	01a56e1f 	.word	0x01a56e1f
 800eb90:	8800759c 	.word	0x8800759c
 800eb94:	7e37e43c 	.word	0x7e37e43c
 800eb98:	43500000 	.word	0x43500000
 800eb9c:	ffff3cb0 	.word	0xffff3cb0
 800eba0:	3c900000 	.word	0x3c900000

0800eba4 <copysign>:
 800eba4:	ec53 2b10 	vmov	r2, r3, d0
 800eba8:	ee11 0a90 	vmov	r0, s3
 800ebac:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ebb0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800ebb4:	ea41 0300 	orr.w	r3, r1, r0
 800ebb8:	ec43 2b10 	vmov	d0, r2, r3
 800ebbc:	4770      	bx	lr

0800ebbe <abort>:
 800ebbe:	b508      	push	{r3, lr}
 800ebc0:	2006      	movs	r0, #6
 800ebc2:	f000 f869 	bl	800ec98 <raise>
 800ebc6:	2001      	movs	r0, #1
 800ebc8:	f7fc fea2 	bl	800b910 <_exit>

0800ebcc <__errno>:
 800ebcc:	4b01      	ldr	r3, [pc, #4]	; (800ebd4 <__errno+0x8>)
 800ebce:	6818      	ldr	r0, [r3, #0]
 800ebd0:	4770      	bx	lr
 800ebd2:	bf00      	nop
 800ebd4:	20000134 	.word	0x20000134

0800ebd8 <__libc_init_array>:
 800ebd8:	b570      	push	{r4, r5, r6, lr}
 800ebda:	4e0d      	ldr	r6, [pc, #52]	; (800ec10 <__libc_init_array+0x38>)
 800ebdc:	4c0d      	ldr	r4, [pc, #52]	; (800ec14 <__libc_init_array+0x3c>)
 800ebde:	1ba4      	subs	r4, r4, r6
 800ebe0:	10a4      	asrs	r4, r4, #2
 800ebe2:	2500      	movs	r5, #0
 800ebe4:	42a5      	cmp	r5, r4
 800ebe6:	d109      	bne.n	800ebfc <__libc_init_array+0x24>
 800ebe8:	4e0b      	ldr	r6, [pc, #44]	; (800ec18 <__libc_init_array+0x40>)
 800ebea:	4c0c      	ldr	r4, [pc, #48]	; (800ec1c <__libc_init_array+0x44>)
 800ebec:	f000 fe54 	bl	800f898 <_init>
 800ebf0:	1ba4      	subs	r4, r4, r6
 800ebf2:	10a4      	asrs	r4, r4, #2
 800ebf4:	2500      	movs	r5, #0
 800ebf6:	42a5      	cmp	r5, r4
 800ebf8:	d105      	bne.n	800ec06 <__libc_init_array+0x2e>
 800ebfa:	bd70      	pop	{r4, r5, r6, pc}
 800ebfc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ec00:	4798      	blx	r3
 800ec02:	3501      	adds	r5, #1
 800ec04:	e7ee      	b.n	800ebe4 <__libc_init_array+0xc>
 800ec06:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ec0a:	4798      	blx	r3
 800ec0c:	3501      	adds	r5, #1
 800ec0e:	e7f2      	b.n	800ebf6 <__libc_init_array+0x1e>
 800ec10:	080104c4 	.word	0x080104c4
 800ec14:	080104c4 	.word	0x080104c4
 800ec18:	080104c4 	.word	0x080104c4
 800ec1c:	080104cc 	.word	0x080104cc

0800ec20 <memcpy>:
 800ec20:	b510      	push	{r4, lr}
 800ec22:	1e43      	subs	r3, r0, #1
 800ec24:	440a      	add	r2, r1
 800ec26:	4291      	cmp	r1, r2
 800ec28:	d100      	bne.n	800ec2c <memcpy+0xc>
 800ec2a:	bd10      	pop	{r4, pc}
 800ec2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ec30:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ec34:	e7f7      	b.n	800ec26 <memcpy+0x6>
	...

0800ec38 <realloc>:
 800ec38:	4b02      	ldr	r3, [pc, #8]	; (800ec44 <realloc+0xc>)
 800ec3a:	460a      	mov	r2, r1
 800ec3c:	4601      	mov	r1, r0
 800ec3e:	6818      	ldr	r0, [r3, #0]
 800ec40:	f000 b926 	b.w	800ee90 <_realloc_r>
 800ec44:	20000134 	.word	0x20000134

0800ec48 <_raise_r>:
 800ec48:	291f      	cmp	r1, #31
 800ec4a:	b538      	push	{r3, r4, r5, lr}
 800ec4c:	4604      	mov	r4, r0
 800ec4e:	460d      	mov	r5, r1
 800ec50:	d904      	bls.n	800ec5c <_raise_r+0x14>
 800ec52:	2316      	movs	r3, #22
 800ec54:	6003      	str	r3, [r0, #0]
 800ec56:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ec5a:	bd38      	pop	{r3, r4, r5, pc}
 800ec5c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ec5e:	b112      	cbz	r2, 800ec66 <_raise_r+0x1e>
 800ec60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ec64:	b94b      	cbnz	r3, 800ec7a <_raise_r+0x32>
 800ec66:	4620      	mov	r0, r4
 800ec68:	f000 f830 	bl	800eccc <_getpid_r>
 800ec6c:	462a      	mov	r2, r5
 800ec6e:	4601      	mov	r1, r0
 800ec70:	4620      	mov	r0, r4
 800ec72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ec76:	f000 b817 	b.w	800eca8 <_kill_r>
 800ec7a:	2b01      	cmp	r3, #1
 800ec7c:	d00a      	beq.n	800ec94 <_raise_r+0x4c>
 800ec7e:	1c59      	adds	r1, r3, #1
 800ec80:	d103      	bne.n	800ec8a <_raise_r+0x42>
 800ec82:	2316      	movs	r3, #22
 800ec84:	6003      	str	r3, [r0, #0]
 800ec86:	2001      	movs	r0, #1
 800ec88:	bd38      	pop	{r3, r4, r5, pc}
 800ec8a:	2400      	movs	r4, #0
 800ec8c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ec90:	4628      	mov	r0, r5
 800ec92:	4798      	blx	r3
 800ec94:	2000      	movs	r0, #0
 800ec96:	bd38      	pop	{r3, r4, r5, pc}

0800ec98 <raise>:
 800ec98:	4b02      	ldr	r3, [pc, #8]	; (800eca4 <raise+0xc>)
 800ec9a:	4601      	mov	r1, r0
 800ec9c:	6818      	ldr	r0, [r3, #0]
 800ec9e:	f7ff bfd3 	b.w	800ec48 <_raise_r>
 800eca2:	bf00      	nop
 800eca4:	20000134 	.word	0x20000134

0800eca8 <_kill_r>:
 800eca8:	b538      	push	{r3, r4, r5, lr}
 800ecaa:	4c07      	ldr	r4, [pc, #28]	; (800ecc8 <_kill_r+0x20>)
 800ecac:	2300      	movs	r3, #0
 800ecae:	4605      	mov	r5, r0
 800ecb0:	4608      	mov	r0, r1
 800ecb2:	4611      	mov	r1, r2
 800ecb4:	6023      	str	r3, [r4, #0]
 800ecb6:	f7fc fe19 	bl	800b8ec <_kill>
 800ecba:	1c43      	adds	r3, r0, #1
 800ecbc:	d102      	bne.n	800ecc4 <_kill_r+0x1c>
 800ecbe:	6823      	ldr	r3, [r4, #0]
 800ecc0:	b103      	cbz	r3, 800ecc4 <_kill_r+0x1c>
 800ecc2:	602b      	str	r3, [r5, #0]
 800ecc4:	bd38      	pop	{r3, r4, r5, pc}
 800ecc6:	bf00      	nop
 800ecc8:	20001b98 	.word	0x20001b98

0800eccc <_getpid_r>:
 800eccc:	f7fc be00 	b.w	800b8d0 <_getpid>

0800ecd0 <siscanf>:
 800ecd0:	b40e      	push	{r1, r2, r3}
 800ecd2:	b530      	push	{r4, r5, lr}
 800ecd4:	b09c      	sub	sp, #112	; 0x70
 800ecd6:	ac1f      	add	r4, sp, #124	; 0x7c
 800ecd8:	f44f 7201 	mov.w	r2, #516	; 0x204
 800ecdc:	f854 5b04 	ldr.w	r5, [r4], #4
 800ece0:	f8ad 2014 	strh.w	r2, [sp, #20]
 800ece4:	9002      	str	r0, [sp, #8]
 800ece6:	9006      	str	r0, [sp, #24]
 800ece8:	f7f1 fa72 	bl	80001d0 <strlen>
 800ecec:	4b0b      	ldr	r3, [pc, #44]	; (800ed1c <siscanf+0x4c>)
 800ecee:	9003      	str	r0, [sp, #12]
 800ecf0:	9007      	str	r0, [sp, #28]
 800ecf2:	930b      	str	r3, [sp, #44]	; 0x2c
 800ecf4:	480a      	ldr	r0, [pc, #40]	; (800ed20 <siscanf+0x50>)
 800ecf6:	9401      	str	r4, [sp, #4]
 800ecf8:	2300      	movs	r3, #0
 800ecfa:	930f      	str	r3, [sp, #60]	; 0x3c
 800ecfc:	9314      	str	r3, [sp, #80]	; 0x50
 800ecfe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ed02:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ed06:	462a      	mov	r2, r5
 800ed08:	4623      	mov	r3, r4
 800ed0a:	a902      	add	r1, sp, #8
 800ed0c:	6800      	ldr	r0, [r0, #0]
 800ed0e:	f000 f93f 	bl	800ef90 <__ssvfiscanf_r>
 800ed12:	b01c      	add	sp, #112	; 0x70
 800ed14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ed18:	b003      	add	sp, #12
 800ed1a:	4770      	bx	lr
 800ed1c:	0800ed25 	.word	0x0800ed25
 800ed20:	20000134 	.word	0x20000134

0800ed24 <__seofread>:
 800ed24:	2000      	movs	r0, #0
 800ed26:	4770      	bx	lr

0800ed28 <strcpy>:
 800ed28:	4603      	mov	r3, r0
 800ed2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ed2e:	f803 2b01 	strb.w	r2, [r3], #1
 800ed32:	2a00      	cmp	r2, #0
 800ed34:	d1f9      	bne.n	800ed2a <strcpy+0x2>
 800ed36:	4770      	bx	lr

0800ed38 <_free_r>:
 800ed38:	b538      	push	{r3, r4, r5, lr}
 800ed3a:	4605      	mov	r5, r0
 800ed3c:	2900      	cmp	r1, #0
 800ed3e:	d045      	beq.n	800edcc <_free_r+0x94>
 800ed40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed44:	1f0c      	subs	r4, r1, #4
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	bfb8      	it	lt
 800ed4a:	18e4      	addlt	r4, r4, r3
 800ed4c:	f000 fd8c 	bl	800f868 <__malloc_lock>
 800ed50:	4a1f      	ldr	r2, [pc, #124]	; (800edd0 <_free_r+0x98>)
 800ed52:	6813      	ldr	r3, [r2, #0]
 800ed54:	4610      	mov	r0, r2
 800ed56:	b933      	cbnz	r3, 800ed66 <_free_r+0x2e>
 800ed58:	6063      	str	r3, [r4, #4]
 800ed5a:	6014      	str	r4, [r2, #0]
 800ed5c:	4628      	mov	r0, r5
 800ed5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed62:	f000 bd82 	b.w	800f86a <__malloc_unlock>
 800ed66:	42a3      	cmp	r3, r4
 800ed68:	d90c      	bls.n	800ed84 <_free_r+0x4c>
 800ed6a:	6821      	ldr	r1, [r4, #0]
 800ed6c:	1862      	adds	r2, r4, r1
 800ed6e:	4293      	cmp	r3, r2
 800ed70:	bf04      	itt	eq
 800ed72:	681a      	ldreq	r2, [r3, #0]
 800ed74:	685b      	ldreq	r3, [r3, #4]
 800ed76:	6063      	str	r3, [r4, #4]
 800ed78:	bf04      	itt	eq
 800ed7a:	1852      	addeq	r2, r2, r1
 800ed7c:	6022      	streq	r2, [r4, #0]
 800ed7e:	6004      	str	r4, [r0, #0]
 800ed80:	e7ec      	b.n	800ed5c <_free_r+0x24>
 800ed82:	4613      	mov	r3, r2
 800ed84:	685a      	ldr	r2, [r3, #4]
 800ed86:	b10a      	cbz	r2, 800ed8c <_free_r+0x54>
 800ed88:	42a2      	cmp	r2, r4
 800ed8a:	d9fa      	bls.n	800ed82 <_free_r+0x4a>
 800ed8c:	6819      	ldr	r1, [r3, #0]
 800ed8e:	1858      	adds	r0, r3, r1
 800ed90:	42a0      	cmp	r0, r4
 800ed92:	d10b      	bne.n	800edac <_free_r+0x74>
 800ed94:	6820      	ldr	r0, [r4, #0]
 800ed96:	4401      	add	r1, r0
 800ed98:	1858      	adds	r0, r3, r1
 800ed9a:	4282      	cmp	r2, r0
 800ed9c:	6019      	str	r1, [r3, #0]
 800ed9e:	d1dd      	bne.n	800ed5c <_free_r+0x24>
 800eda0:	6810      	ldr	r0, [r2, #0]
 800eda2:	6852      	ldr	r2, [r2, #4]
 800eda4:	605a      	str	r2, [r3, #4]
 800eda6:	4401      	add	r1, r0
 800eda8:	6019      	str	r1, [r3, #0]
 800edaa:	e7d7      	b.n	800ed5c <_free_r+0x24>
 800edac:	d902      	bls.n	800edb4 <_free_r+0x7c>
 800edae:	230c      	movs	r3, #12
 800edb0:	602b      	str	r3, [r5, #0]
 800edb2:	e7d3      	b.n	800ed5c <_free_r+0x24>
 800edb4:	6820      	ldr	r0, [r4, #0]
 800edb6:	1821      	adds	r1, r4, r0
 800edb8:	428a      	cmp	r2, r1
 800edba:	bf04      	itt	eq
 800edbc:	6811      	ldreq	r1, [r2, #0]
 800edbe:	6852      	ldreq	r2, [r2, #4]
 800edc0:	6062      	str	r2, [r4, #4]
 800edc2:	bf04      	itt	eq
 800edc4:	1809      	addeq	r1, r1, r0
 800edc6:	6021      	streq	r1, [r4, #0]
 800edc8:	605c      	str	r4, [r3, #4]
 800edca:	e7c7      	b.n	800ed5c <_free_r+0x24>
 800edcc:	bd38      	pop	{r3, r4, r5, pc}
 800edce:	bf00      	nop
 800edd0:	20001b5c 	.word	0x20001b5c

0800edd4 <_malloc_r>:
 800edd4:	b570      	push	{r4, r5, r6, lr}
 800edd6:	1ccd      	adds	r5, r1, #3
 800edd8:	f025 0503 	bic.w	r5, r5, #3
 800eddc:	3508      	adds	r5, #8
 800edde:	2d0c      	cmp	r5, #12
 800ede0:	bf38      	it	cc
 800ede2:	250c      	movcc	r5, #12
 800ede4:	2d00      	cmp	r5, #0
 800ede6:	4606      	mov	r6, r0
 800ede8:	db01      	blt.n	800edee <_malloc_r+0x1a>
 800edea:	42a9      	cmp	r1, r5
 800edec:	d903      	bls.n	800edf6 <_malloc_r+0x22>
 800edee:	230c      	movs	r3, #12
 800edf0:	6033      	str	r3, [r6, #0]
 800edf2:	2000      	movs	r0, #0
 800edf4:	bd70      	pop	{r4, r5, r6, pc}
 800edf6:	f000 fd37 	bl	800f868 <__malloc_lock>
 800edfa:	4a23      	ldr	r2, [pc, #140]	; (800ee88 <_malloc_r+0xb4>)
 800edfc:	6814      	ldr	r4, [r2, #0]
 800edfe:	4621      	mov	r1, r4
 800ee00:	b991      	cbnz	r1, 800ee28 <_malloc_r+0x54>
 800ee02:	4c22      	ldr	r4, [pc, #136]	; (800ee8c <_malloc_r+0xb8>)
 800ee04:	6823      	ldr	r3, [r4, #0]
 800ee06:	b91b      	cbnz	r3, 800ee10 <_malloc_r+0x3c>
 800ee08:	4630      	mov	r0, r6
 800ee0a:	f000 fb6d 	bl	800f4e8 <_sbrk_r>
 800ee0e:	6020      	str	r0, [r4, #0]
 800ee10:	4629      	mov	r1, r5
 800ee12:	4630      	mov	r0, r6
 800ee14:	f000 fb68 	bl	800f4e8 <_sbrk_r>
 800ee18:	1c43      	adds	r3, r0, #1
 800ee1a:	d126      	bne.n	800ee6a <_malloc_r+0x96>
 800ee1c:	230c      	movs	r3, #12
 800ee1e:	6033      	str	r3, [r6, #0]
 800ee20:	4630      	mov	r0, r6
 800ee22:	f000 fd22 	bl	800f86a <__malloc_unlock>
 800ee26:	e7e4      	b.n	800edf2 <_malloc_r+0x1e>
 800ee28:	680b      	ldr	r3, [r1, #0]
 800ee2a:	1b5b      	subs	r3, r3, r5
 800ee2c:	d41a      	bmi.n	800ee64 <_malloc_r+0x90>
 800ee2e:	2b0b      	cmp	r3, #11
 800ee30:	d90f      	bls.n	800ee52 <_malloc_r+0x7e>
 800ee32:	600b      	str	r3, [r1, #0]
 800ee34:	50cd      	str	r5, [r1, r3]
 800ee36:	18cc      	adds	r4, r1, r3
 800ee38:	4630      	mov	r0, r6
 800ee3a:	f000 fd16 	bl	800f86a <__malloc_unlock>
 800ee3e:	f104 000b 	add.w	r0, r4, #11
 800ee42:	1d23      	adds	r3, r4, #4
 800ee44:	f020 0007 	bic.w	r0, r0, #7
 800ee48:	1ac3      	subs	r3, r0, r3
 800ee4a:	d01b      	beq.n	800ee84 <_malloc_r+0xb0>
 800ee4c:	425a      	negs	r2, r3
 800ee4e:	50e2      	str	r2, [r4, r3]
 800ee50:	bd70      	pop	{r4, r5, r6, pc}
 800ee52:	428c      	cmp	r4, r1
 800ee54:	bf0d      	iteet	eq
 800ee56:	6863      	ldreq	r3, [r4, #4]
 800ee58:	684b      	ldrne	r3, [r1, #4]
 800ee5a:	6063      	strne	r3, [r4, #4]
 800ee5c:	6013      	streq	r3, [r2, #0]
 800ee5e:	bf18      	it	ne
 800ee60:	460c      	movne	r4, r1
 800ee62:	e7e9      	b.n	800ee38 <_malloc_r+0x64>
 800ee64:	460c      	mov	r4, r1
 800ee66:	6849      	ldr	r1, [r1, #4]
 800ee68:	e7ca      	b.n	800ee00 <_malloc_r+0x2c>
 800ee6a:	1cc4      	adds	r4, r0, #3
 800ee6c:	f024 0403 	bic.w	r4, r4, #3
 800ee70:	42a0      	cmp	r0, r4
 800ee72:	d005      	beq.n	800ee80 <_malloc_r+0xac>
 800ee74:	1a21      	subs	r1, r4, r0
 800ee76:	4630      	mov	r0, r6
 800ee78:	f000 fb36 	bl	800f4e8 <_sbrk_r>
 800ee7c:	3001      	adds	r0, #1
 800ee7e:	d0cd      	beq.n	800ee1c <_malloc_r+0x48>
 800ee80:	6025      	str	r5, [r4, #0]
 800ee82:	e7d9      	b.n	800ee38 <_malloc_r+0x64>
 800ee84:	bd70      	pop	{r4, r5, r6, pc}
 800ee86:	bf00      	nop
 800ee88:	20001b5c 	.word	0x20001b5c
 800ee8c:	20001b60 	.word	0x20001b60

0800ee90 <_realloc_r>:
 800ee90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee92:	4607      	mov	r7, r0
 800ee94:	4614      	mov	r4, r2
 800ee96:	460e      	mov	r6, r1
 800ee98:	b921      	cbnz	r1, 800eea4 <_realloc_r+0x14>
 800ee9a:	4611      	mov	r1, r2
 800ee9c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800eea0:	f7ff bf98 	b.w	800edd4 <_malloc_r>
 800eea4:	b922      	cbnz	r2, 800eeb0 <_realloc_r+0x20>
 800eea6:	f7ff ff47 	bl	800ed38 <_free_r>
 800eeaa:	4625      	mov	r5, r4
 800eeac:	4628      	mov	r0, r5
 800eeae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eeb0:	f000 fcdc 	bl	800f86c <_malloc_usable_size_r>
 800eeb4:	4284      	cmp	r4, r0
 800eeb6:	d90f      	bls.n	800eed8 <_realloc_r+0x48>
 800eeb8:	4621      	mov	r1, r4
 800eeba:	4638      	mov	r0, r7
 800eebc:	f7ff ff8a 	bl	800edd4 <_malloc_r>
 800eec0:	4605      	mov	r5, r0
 800eec2:	2800      	cmp	r0, #0
 800eec4:	d0f2      	beq.n	800eeac <_realloc_r+0x1c>
 800eec6:	4631      	mov	r1, r6
 800eec8:	4622      	mov	r2, r4
 800eeca:	f7ff fea9 	bl	800ec20 <memcpy>
 800eece:	4631      	mov	r1, r6
 800eed0:	4638      	mov	r0, r7
 800eed2:	f7ff ff31 	bl	800ed38 <_free_r>
 800eed6:	e7e9      	b.n	800eeac <_realloc_r+0x1c>
 800eed8:	4635      	mov	r5, r6
 800eeda:	e7e7      	b.n	800eeac <_realloc_r+0x1c>

0800eedc <_sungetc_r>:
 800eedc:	b538      	push	{r3, r4, r5, lr}
 800eede:	1c4b      	adds	r3, r1, #1
 800eee0:	4614      	mov	r4, r2
 800eee2:	d103      	bne.n	800eeec <_sungetc_r+0x10>
 800eee4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800eee8:	4628      	mov	r0, r5
 800eeea:	bd38      	pop	{r3, r4, r5, pc}
 800eeec:	8993      	ldrh	r3, [r2, #12]
 800eeee:	f023 0320 	bic.w	r3, r3, #32
 800eef2:	8193      	strh	r3, [r2, #12]
 800eef4:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800eef6:	6852      	ldr	r2, [r2, #4]
 800eef8:	b2cd      	uxtb	r5, r1
 800eefa:	b18b      	cbz	r3, 800ef20 <_sungetc_r+0x44>
 800eefc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800eefe:	429a      	cmp	r2, r3
 800ef00:	da08      	bge.n	800ef14 <_sungetc_r+0x38>
 800ef02:	6823      	ldr	r3, [r4, #0]
 800ef04:	1e5a      	subs	r2, r3, #1
 800ef06:	6022      	str	r2, [r4, #0]
 800ef08:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ef0c:	6863      	ldr	r3, [r4, #4]
 800ef0e:	3301      	adds	r3, #1
 800ef10:	6063      	str	r3, [r4, #4]
 800ef12:	e7e9      	b.n	800eee8 <_sungetc_r+0xc>
 800ef14:	4621      	mov	r1, r4
 800ef16:	f000 fc49 	bl	800f7ac <__submore>
 800ef1a:	2800      	cmp	r0, #0
 800ef1c:	d0f1      	beq.n	800ef02 <_sungetc_r+0x26>
 800ef1e:	e7e1      	b.n	800eee4 <_sungetc_r+0x8>
 800ef20:	6921      	ldr	r1, [r4, #16]
 800ef22:	6823      	ldr	r3, [r4, #0]
 800ef24:	b151      	cbz	r1, 800ef3c <_sungetc_r+0x60>
 800ef26:	4299      	cmp	r1, r3
 800ef28:	d208      	bcs.n	800ef3c <_sungetc_r+0x60>
 800ef2a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800ef2e:	428d      	cmp	r5, r1
 800ef30:	d104      	bne.n	800ef3c <_sungetc_r+0x60>
 800ef32:	3b01      	subs	r3, #1
 800ef34:	3201      	adds	r2, #1
 800ef36:	6023      	str	r3, [r4, #0]
 800ef38:	6062      	str	r2, [r4, #4]
 800ef3a:	e7d5      	b.n	800eee8 <_sungetc_r+0xc>
 800ef3c:	63e3      	str	r3, [r4, #60]	; 0x3c
 800ef3e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ef42:	6363      	str	r3, [r4, #52]	; 0x34
 800ef44:	2303      	movs	r3, #3
 800ef46:	63a3      	str	r3, [r4, #56]	; 0x38
 800ef48:	4623      	mov	r3, r4
 800ef4a:	6422      	str	r2, [r4, #64]	; 0x40
 800ef4c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800ef50:	6023      	str	r3, [r4, #0]
 800ef52:	2301      	movs	r3, #1
 800ef54:	e7dc      	b.n	800ef10 <_sungetc_r+0x34>

0800ef56 <__ssrefill_r>:
 800ef56:	b510      	push	{r4, lr}
 800ef58:	460c      	mov	r4, r1
 800ef5a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800ef5c:	b169      	cbz	r1, 800ef7a <__ssrefill_r+0x24>
 800ef5e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ef62:	4299      	cmp	r1, r3
 800ef64:	d001      	beq.n	800ef6a <__ssrefill_r+0x14>
 800ef66:	f7ff fee7 	bl	800ed38 <_free_r>
 800ef6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ef6c:	6063      	str	r3, [r4, #4]
 800ef6e:	2000      	movs	r0, #0
 800ef70:	6360      	str	r0, [r4, #52]	; 0x34
 800ef72:	b113      	cbz	r3, 800ef7a <__ssrefill_r+0x24>
 800ef74:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ef76:	6023      	str	r3, [r4, #0]
 800ef78:	bd10      	pop	{r4, pc}
 800ef7a:	6923      	ldr	r3, [r4, #16]
 800ef7c:	6023      	str	r3, [r4, #0]
 800ef7e:	2300      	movs	r3, #0
 800ef80:	6063      	str	r3, [r4, #4]
 800ef82:	89a3      	ldrh	r3, [r4, #12]
 800ef84:	f043 0320 	orr.w	r3, r3, #32
 800ef88:	81a3      	strh	r3, [r4, #12]
 800ef8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ef8e:	bd10      	pop	{r4, pc}

0800ef90 <__ssvfiscanf_r>:
 800ef90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef94:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 800ef98:	f10d 080c 	add.w	r8, sp, #12
 800ef9c:	9301      	str	r3, [sp, #4]
 800ef9e:	2300      	movs	r3, #0
 800efa0:	9346      	str	r3, [sp, #280]	; 0x118
 800efa2:	9347      	str	r3, [sp, #284]	; 0x11c
 800efa4:	4ba0      	ldr	r3, [pc, #640]	; (800f228 <__ssvfiscanf_r+0x298>)
 800efa6:	93a2      	str	r3, [sp, #648]	; 0x288
 800efa8:	f8df 9284 	ldr.w	r9, [pc, #644]	; 800f230 <__ssvfiscanf_r+0x2a0>
 800efac:	4b9f      	ldr	r3, [pc, #636]	; (800f22c <__ssvfiscanf_r+0x29c>)
 800efae:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 800efb2:	4606      	mov	r6, r0
 800efb4:	460c      	mov	r4, r1
 800efb6:	93a3      	str	r3, [sp, #652]	; 0x28c
 800efb8:	4692      	mov	sl, r2
 800efba:	270a      	movs	r7, #10
 800efbc:	f89a 3000 	ldrb.w	r3, [sl]
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	f000 812f 	beq.w	800f224 <__ssvfiscanf_r+0x294>
 800efc6:	f000 fc2f 	bl	800f828 <__locale_ctype_ptr>
 800efca:	f89a b000 	ldrb.w	fp, [sl]
 800efce:	4458      	add	r0, fp
 800efd0:	7843      	ldrb	r3, [r0, #1]
 800efd2:	f013 0308 	ands.w	r3, r3, #8
 800efd6:	d143      	bne.n	800f060 <__ssvfiscanf_r+0xd0>
 800efd8:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800efdc:	f10a 0501 	add.w	r5, sl, #1
 800efe0:	f040 8099 	bne.w	800f116 <__ssvfiscanf_r+0x186>
 800efe4:	9345      	str	r3, [sp, #276]	; 0x114
 800efe6:	9343      	str	r3, [sp, #268]	; 0x10c
 800efe8:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800efec:	2b2a      	cmp	r3, #42	; 0x2a
 800efee:	d103      	bne.n	800eff8 <__ssvfiscanf_r+0x68>
 800eff0:	2310      	movs	r3, #16
 800eff2:	9343      	str	r3, [sp, #268]	; 0x10c
 800eff4:	f10a 0502 	add.w	r5, sl, #2
 800eff8:	7829      	ldrb	r1, [r5, #0]
 800effa:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800effe:	2a09      	cmp	r2, #9
 800f000:	46aa      	mov	sl, r5
 800f002:	f105 0501 	add.w	r5, r5, #1
 800f006:	d941      	bls.n	800f08c <__ssvfiscanf_r+0xfc>
 800f008:	2203      	movs	r2, #3
 800f00a:	4889      	ldr	r0, [pc, #548]	; (800f230 <__ssvfiscanf_r+0x2a0>)
 800f00c:	f7f1 f8e8 	bl	80001e0 <memchr>
 800f010:	b138      	cbz	r0, 800f022 <__ssvfiscanf_r+0x92>
 800f012:	eba0 0309 	sub.w	r3, r0, r9
 800f016:	2001      	movs	r0, #1
 800f018:	4098      	lsls	r0, r3
 800f01a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800f01c:	4318      	orrs	r0, r3
 800f01e:	9043      	str	r0, [sp, #268]	; 0x10c
 800f020:	46aa      	mov	sl, r5
 800f022:	f89a 3000 	ldrb.w	r3, [sl]
 800f026:	2b67      	cmp	r3, #103	; 0x67
 800f028:	f10a 0501 	add.w	r5, sl, #1
 800f02c:	d84a      	bhi.n	800f0c4 <__ssvfiscanf_r+0x134>
 800f02e:	2b65      	cmp	r3, #101	; 0x65
 800f030:	f080 80b7 	bcs.w	800f1a2 <__ssvfiscanf_r+0x212>
 800f034:	2b47      	cmp	r3, #71	; 0x47
 800f036:	d82f      	bhi.n	800f098 <__ssvfiscanf_r+0x108>
 800f038:	2b45      	cmp	r3, #69	; 0x45
 800f03a:	f080 80b2 	bcs.w	800f1a2 <__ssvfiscanf_r+0x212>
 800f03e:	2b00      	cmp	r3, #0
 800f040:	f000 8082 	beq.w	800f148 <__ssvfiscanf_r+0x1b8>
 800f044:	2b25      	cmp	r3, #37	; 0x25
 800f046:	d066      	beq.n	800f116 <__ssvfiscanf_r+0x186>
 800f048:	2303      	movs	r3, #3
 800f04a:	9349      	str	r3, [sp, #292]	; 0x124
 800f04c:	9744      	str	r7, [sp, #272]	; 0x110
 800f04e:	e045      	b.n	800f0dc <__ssvfiscanf_r+0x14c>
 800f050:	9947      	ldr	r1, [sp, #284]	; 0x11c
 800f052:	3101      	adds	r1, #1
 800f054:	9147      	str	r1, [sp, #284]	; 0x11c
 800f056:	6861      	ldr	r1, [r4, #4]
 800f058:	3301      	adds	r3, #1
 800f05a:	3901      	subs	r1, #1
 800f05c:	6061      	str	r1, [r4, #4]
 800f05e:	6023      	str	r3, [r4, #0]
 800f060:	6863      	ldr	r3, [r4, #4]
 800f062:	2b00      	cmp	r3, #0
 800f064:	dd0b      	ble.n	800f07e <__ssvfiscanf_r+0xee>
 800f066:	f000 fbdf 	bl	800f828 <__locale_ctype_ptr>
 800f06a:	6823      	ldr	r3, [r4, #0]
 800f06c:	7819      	ldrb	r1, [r3, #0]
 800f06e:	4408      	add	r0, r1
 800f070:	7841      	ldrb	r1, [r0, #1]
 800f072:	070d      	lsls	r5, r1, #28
 800f074:	d4ec      	bmi.n	800f050 <__ssvfiscanf_r+0xc0>
 800f076:	f10a 0501 	add.w	r5, sl, #1
 800f07a:	46aa      	mov	sl, r5
 800f07c:	e79e      	b.n	800efbc <__ssvfiscanf_r+0x2c>
 800f07e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800f080:	4621      	mov	r1, r4
 800f082:	4630      	mov	r0, r6
 800f084:	4798      	blx	r3
 800f086:	2800      	cmp	r0, #0
 800f088:	d0ed      	beq.n	800f066 <__ssvfiscanf_r+0xd6>
 800f08a:	e7f4      	b.n	800f076 <__ssvfiscanf_r+0xe6>
 800f08c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800f08e:	fb07 1303 	mla	r3, r7, r3, r1
 800f092:	3b30      	subs	r3, #48	; 0x30
 800f094:	9345      	str	r3, [sp, #276]	; 0x114
 800f096:	e7af      	b.n	800eff8 <__ssvfiscanf_r+0x68>
 800f098:	2b5b      	cmp	r3, #91	; 0x5b
 800f09a:	d061      	beq.n	800f160 <__ssvfiscanf_r+0x1d0>
 800f09c:	d80c      	bhi.n	800f0b8 <__ssvfiscanf_r+0x128>
 800f09e:	2b58      	cmp	r3, #88	; 0x58
 800f0a0:	d1d2      	bne.n	800f048 <__ssvfiscanf_r+0xb8>
 800f0a2:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800f0a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f0a8:	9243      	str	r2, [sp, #268]	; 0x10c
 800f0aa:	2210      	movs	r2, #16
 800f0ac:	9244      	str	r2, [sp, #272]	; 0x110
 800f0ae:	2b6f      	cmp	r3, #111	; 0x6f
 800f0b0:	bfb4      	ite	lt
 800f0b2:	2303      	movlt	r3, #3
 800f0b4:	2304      	movge	r3, #4
 800f0b6:	e010      	b.n	800f0da <__ssvfiscanf_r+0x14a>
 800f0b8:	2b63      	cmp	r3, #99	; 0x63
 800f0ba:	d05c      	beq.n	800f176 <__ssvfiscanf_r+0x1e6>
 800f0bc:	2b64      	cmp	r3, #100	; 0x64
 800f0be:	d1c3      	bne.n	800f048 <__ssvfiscanf_r+0xb8>
 800f0c0:	9744      	str	r7, [sp, #272]	; 0x110
 800f0c2:	e7f4      	b.n	800f0ae <__ssvfiscanf_r+0x11e>
 800f0c4:	2b70      	cmp	r3, #112	; 0x70
 800f0c6:	d042      	beq.n	800f14e <__ssvfiscanf_r+0x1be>
 800f0c8:	d81d      	bhi.n	800f106 <__ssvfiscanf_r+0x176>
 800f0ca:	2b6e      	cmp	r3, #110	; 0x6e
 800f0cc:	d059      	beq.n	800f182 <__ssvfiscanf_r+0x1f2>
 800f0ce:	d843      	bhi.n	800f158 <__ssvfiscanf_r+0x1c8>
 800f0d0:	2b69      	cmp	r3, #105	; 0x69
 800f0d2:	d1b9      	bne.n	800f048 <__ssvfiscanf_r+0xb8>
 800f0d4:	2300      	movs	r3, #0
 800f0d6:	9344      	str	r3, [sp, #272]	; 0x110
 800f0d8:	2303      	movs	r3, #3
 800f0da:	9349      	str	r3, [sp, #292]	; 0x124
 800f0dc:	6863      	ldr	r3, [r4, #4]
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	dd61      	ble.n	800f1a6 <__ssvfiscanf_r+0x216>
 800f0e2:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800f0e4:	0659      	lsls	r1, r3, #25
 800f0e6:	d56f      	bpl.n	800f1c8 <__ssvfiscanf_r+0x238>
 800f0e8:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800f0ea:	2b02      	cmp	r3, #2
 800f0ec:	dc7c      	bgt.n	800f1e8 <__ssvfiscanf_r+0x258>
 800f0ee:	ab01      	add	r3, sp, #4
 800f0f0:	4622      	mov	r2, r4
 800f0f2:	a943      	add	r1, sp, #268	; 0x10c
 800f0f4:	4630      	mov	r0, r6
 800f0f6:	f000 f89f 	bl	800f238 <_scanf_chars>
 800f0fa:	2801      	cmp	r0, #1
 800f0fc:	f000 8092 	beq.w	800f224 <__ssvfiscanf_r+0x294>
 800f100:	2802      	cmp	r0, #2
 800f102:	d1ba      	bne.n	800f07a <__ssvfiscanf_r+0xea>
 800f104:	e01d      	b.n	800f142 <__ssvfiscanf_r+0x1b2>
 800f106:	2b75      	cmp	r3, #117	; 0x75
 800f108:	d0da      	beq.n	800f0c0 <__ssvfiscanf_r+0x130>
 800f10a:	2b78      	cmp	r3, #120	; 0x78
 800f10c:	d0c9      	beq.n	800f0a2 <__ssvfiscanf_r+0x112>
 800f10e:	2b73      	cmp	r3, #115	; 0x73
 800f110:	d19a      	bne.n	800f048 <__ssvfiscanf_r+0xb8>
 800f112:	2302      	movs	r3, #2
 800f114:	e7e1      	b.n	800f0da <__ssvfiscanf_r+0x14a>
 800f116:	6863      	ldr	r3, [r4, #4]
 800f118:	2b00      	cmp	r3, #0
 800f11a:	dd0c      	ble.n	800f136 <__ssvfiscanf_r+0x1a6>
 800f11c:	6823      	ldr	r3, [r4, #0]
 800f11e:	781a      	ldrb	r2, [r3, #0]
 800f120:	4593      	cmp	fp, r2
 800f122:	d17f      	bne.n	800f224 <__ssvfiscanf_r+0x294>
 800f124:	3301      	adds	r3, #1
 800f126:	6862      	ldr	r2, [r4, #4]
 800f128:	6023      	str	r3, [r4, #0]
 800f12a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800f12c:	3a01      	subs	r2, #1
 800f12e:	3301      	adds	r3, #1
 800f130:	6062      	str	r2, [r4, #4]
 800f132:	9347      	str	r3, [sp, #284]	; 0x11c
 800f134:	e7a1      	b.n	800f07a <__ssvfiscanf_r+0xea>
 800f136:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800f138:	4621      	mov	r1, r4
 800f13a:	4630      	mov	r0, r6
 800f13c:	4798      	blx	r3
 800f13e:	2800      	cmp	r0, #0
 800f140:	d0ec      	beq.n	800f11c <__ssvfiscanf_r+0x18c>
 800f142:	9846      	ldr	r0, [sp, #280]	; 0x118
 800f144:	2800      	cmp	r0, #0
 800f146:	d163      	bne.n	800f210 <__ssvfiscanf_r+0x280>
 800f148:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f14c:	e066      	b.n	800f21c <__ssvfiscanf_r+0x28c>
 800f14e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800f150:	f042 0220 	orr.w	r2, r2, #32
 800f154:	9243      	str	r2, [sp, #268]	; 0x10c
 800f156:	e7a4      	b.n	800f0a2 <__ssvfiscanf_r+0x112>
 800f158:	2308      	movs	r3, #8
 800f15a:	9344      	str	r3, [sp, #272]	; 0x110
 800f15c:	2304      	movs	r3, #4
 800f15e:	e7bc      	b.n	800f0da <__ssvfiscanf_r+0x14a>
 800f160:	4629      	mov	r1, r5
 800f162:	4640      	mov	r0, r8
 800f164:	f000 f9d0 	bl	800f508 <__sccl>
 800f168:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800f16a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f16e:	9343      	str	r3, [sp, #268]	; 0x10c
 800f170:	4605      	mov	r5, r0
 800f172:	2301      	movs	r3, #1
 800f174:	e7b1      	b.n	800f0da <__ssvfiscanf_r+0x14a>
 800f176:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800f178:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f17c:	9343      	str	r3, [sp, #268]	; 0x10c
 800f17e:	2300      	movs	r3, #0
 800f180:	e7ab      	b.n	800f0da <__ssvfiscanf_r+0x14a>
 800f182:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800f184:	06d0      	lsls	r0, r2, #27
 800f186:	f53f af78 	bmi.w	800f07a <__ssvfiscanf_r+0xea>
 800f18a:	f012 0f01 	tst.w	r2, #1
 800f18e:	9a01      	ldr	r2, [sp, #4]
 800f190:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800f192:	f102 0104 	add.w	r1, r2, #4
 800f196:	9101      	str	r1, [sp, #4]
 800f198:	6812      	ldr	r2, [r2, #0]
 800f19a:	bf14      	ite	ne
 800f19c:	8013      	strhne	r3, [r2, #0]
 800f19e:	6013      	streq	r3, [r2, #0]
 800f1a0:	e76b      	b.n	800f07a <__ssvfiscanf_r+0xea>
 800f1a2:	2305      	movs	r3, #5
 800f1a4:	e799      	b.n	800f0da <__ssvfiscanf_r+0x14a>
 800f1a6:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800f1a8:	4621      	mov	r1, r4
 800f1aa:	4630      	mov	r0, r6
 800f1ac:	4798      	blx	r3
 800f1ae:	2800      	cmp	r0, #0
 800f1b0:	d097      	beq.n	800f0e2 <__ssvfiscanf_r+0x152>
 800f1b2:	e7c6      	b.n	800f142 <__ssvfiscanf_r+0x1b2>
 800f1b4:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800f1b6:	3201      	adds	r2, #1
 800f1b8:	9247      	str	r2, [sp, #284]	; 0x11c
 800f1ba:	6862      	ldr	r2, [r4, #4]
 800f1bc:	3a01      	subs	r2, #1
 800f1be:	2a00      	cmp	r2, #0
 800f1c0:	6062      	str	r2, [r4, #4]
 800f1c2:	dd0a      	ble.n	800f1da <__ssvfiscanf_r+0x24a>
 800f1c4:	3301      	adds	r3, #1
 800f1c6:	6023      	str	r3, [r4, #0]
 800f1c8:	f000 fb2e 	bl	800f828 <__locale_ctype_ptr>
 800f1cc:	6823      	ldr	r3, [r4, #0]
 800f1ce:	781a      	ldrb	r2, [r3, #0]
 800f1d0:	4410      	add	r0, r2
 800f1d2:	7842      	ldrb	r2, [r0, #1]
 800f1d4:	0712      	lsls	r2, r2, #28
 800f1d6:	d4ed      	bmi.n	800f1b4 <__ssvfiscanf_r+0x224>
 800f1d8:	e786      	b.n	800f0e8 <__ssvfiscanf_r+0x158>
 800f1da:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800f1dc:	4621      	mov	r1, r4
 800f1de:	4630      	mov	r0, r6
 800f1e0:	4798      	blx	r3
 800f1e2:	2800      	cmp	r0, #0
 800f1e4:	d0f0      	beq.n	800f1c8 <__ssvfiscanf_r+0x238>
 800f1e6:	e7ac      	b.n	800f142 <__ssvfiscanf_r+0x1b2>
 800f1e8:	2b04      	cmp	r3, #4
 800f1ea:	dc06      	bgt.n	800f1fa <__ssvfiscanf_r+0x26a>
 800f1ec:	ab01      	add	r3, sp, #4
 800f1ee:	4622      	mov	r2, r4
 800f1f0:	a943      	add	r1, sp, #268	; 0x10c
 800f1f2:	4630      	mov	r0, r6
 800f1f4:	f000 f884 	bl	800f300 <_scanf_i>
 800f1f8:	e77f      	b.n	800f0fa <__ssvfiscanf_r+0x16a>
 800f1fa:	4b0e      	ldr	r3, [pc, #56]	; (800f234 <__ssvfiscanf_r+0x2a4>)
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	f43f af3c 	beq.w	800f07a <__ssvfiscanf_r+0xea>
 800f202:	ab01      	add	r3, sp, #4
 800f204:	4622      	mov	r2, r4
 800f206:	a943      	add	r1, sp, #268	; 0x10c
 800f208:	4630      	mov	r0, r6
 800f20a:	f3af 8000 	nop.w
 800f20e:	e774      	b.n	800f0fa <__ssvfiscanf_r+0x16a>
 800f210:	89a3      	ldrh	r3, [r4, #12]
 800f212:	f013 0f40 	tst.w	r3, #64	; 0x40
 800f216:	bf18      	it	ne
 800f218:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800f21c:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 800f220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f224:	9846      	ldr	r0, [sp, #280]	; 0x118
 800f226:	e7f9      	b.n	800f21c <__ssvfiscanf_r+0x28c>
 800f228:	0800eedd 	.word	0x0800eedd
 800f22c:	0800ef57 	.word	0x0800ef57
 800f230:	08010338 	.word	0x08010338
 800f234:	00000000 	.word	0x00000000

0800f238 <_scanf_chars>:
 800f238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f23c:	4615      	mov	r5, r2
 800f23e:	688a      	ldr	r2, [r1, #8]
 800f240:	4680      	mov	r8, r0
 800f242:	460c      	mov	r4, r1
 800f244:	b932      	cbnz	r2, 800f254 <_scanf_chars+0x1c>
 800f246:	698a      	ldr	r2, [r1, #24]
 800f248:	2a00      	cmp	r2, #0
 800f24a:	bf0c      	ite	eq
 800f24c:	2201      	moveq	r2, #1
 800f24e:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 800f252:	608a      	str	r2, [r1, #8]
 800f254:	6822      	ldr	r2, [r4, #0]
 800f256:	06d1      	lsls	r1, r2, #27
 800f258:	bf5f      	itttt	pl
 800f25a:	681a      	ldrpl	r2, [r3, #0]
 800f25c:	1d11      	addpl	r1, r2, #4
 800f25e:	6019      	strpl	r1, [r3, #0]
 800f260:	6817      	ldrpl	r7, [r2, #0]
 800f262:	2600      	movs	r6, #0
 800f264:	69a3      	ldr	r3, [r4, #24]
 800f266:	b1db      	cbz	r3, 800f2a0 <_scanf_chars+0x68>
 800f268:	2b01      	cmp	r3, #1
 800f26a:	d107      	bne.n	800f27c <_scanf_chars+0x44>
 800f26c:	682b      	ldr	r3, [r5, #0]
 800f26e:	6962      	ldr	r2, [r4, #20]
 800f270:	781b      	ldrb	r3, [r3, #0]
 800f272:	5cd3      	ldrb	r3, [r2, r3]
 800f274:	b9a3      	cbnz	r3, 800f2a0 <_scanf_chars+0x68>
 800f276:	2e00      	cmp	r6, #0
 800f278:	d132      	bne.n	800f2e0 <_scanf_chars+0xa8>
 800f27a:	e006      	b.n	800f28a <_scanf_chars+0x52>
 800f27c:	2b02      	cmp	r3, #2
 800f27e:	d007      	beq.n	800f290 <_scanf_chars+0x58>
 800f280:	2e00      	cmp	r6, #0
 800f282:	d12d      	bne.n	800f2e0 <_scanf_chars+0xa8>
 800f284:	69a3      	ldr	r3, [r4, #24]
 800f286:	2b01      	cmp	r3, #1
 800f288:	d12a      	bne.n	800f2e0 <_scanf_chars+0xa8>
 800f28a:	2001      	movs	r0, #1
 800f28c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f290:	f000 faca 	bl	800f828 <__locale_ctype_ptr>
 800f294:	682b      	ldr	r3, [r5, #0]
 800f296:	781b      	ldrb	r3, [r3, #0]
 800f298:	4418      	add	r0, r3
 800f29a:	7843      	ldrb	r3, [r0, #1]
 800f29c:	071b      	lsls	r3, r3, #28
 800f29e:	d4ef      	bmi.n	800f280 <_scanf_chars+0x48>
 800f2a0:	6823      	ldr	r3, [r4, #0]
 800f2a2:	06da      	lsls	r2, r3, #27
 800f2a4:	bf5e      	ittt	pl
 800f2a6:	682b      	ldrpl	r3, [r5, #0]
 800f2a8:	781b      	ldrbpl	r3, [r3, #0]
 800f2aa:	703b      	strbpl	r3, [r7, #0]
 800f2ac:	682a      	ldr	r2, [r5, #0]
 800f2ae:	686b      	ldr	r3, [r5, #4]
 800f2b0:	f102 0201 	add.w	r2, r2, #1
 800f2b4:	602a      	str	r2, [r5, #0]
 800f2b6:	68a2      	ldr	r2, [r4, #8]
 800f2b8:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800f2bc:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800f2c0:	606b      	str	r3, [r5, #4]
 800f2c2:	f106 0601 	add.w	r6, r6, #1
 800f2c6:	bf58      	it	pl
 800f2c8:	3701      	addpl	r7, #1
 800f2ca:	60a2      	str	r2, [r4, #8]
 800f2cc:	b142      	cbz	r2, 800f2e0 <_scanf_chars+0xa8>
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	dcc8      	bgt.n	800f264 <_scanf_chars+0x2c>
 800f2d2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f2d6:	4629      	mov	r1, r5
 800f2d8:	4640      	mov	r0, r8
 800f2da:	4798      	blx	r3
 800f2dc:	2800      	cmp	r0, #0
 800f2de:	d0c1      	beq.n	800f264 <_scanf_chars+0x2c>
 800f2e0:	6823      	ldr	r3, [r4, #0]
 800f2e2:	f013 0310 	ands.w	r3, r3, #16
 800f2e6:	d105      	bne.n	800f2f4 <_scanf_chars+0xbc>
 800f2e8:	68e2      	ldr	r2, [r4, #12]
 800f2ea:	3201      	adds	r2, #1
 800f2ec:	60e2      	str	r2, [r4, #12]
 800f2ee:	69a2      	ldr	r2, [r4, #24]
 800f2f0:	b102      	cbz	r2, 800f2f4 <_scanf_chars+0xbc>
 800f2f2:	703b      	strb	r3, [r7, #0]
 800f2f4:	6923      	ldr	r3, [r4, #16]
 800f2f6:	441e      	add	r6, r3
 800f2f8:	6126      	str	r6, [r4, #16]
 800f2fa:	2000      	movs	r0, #0
 800f2fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f300 <_scanf_i>:
 800f300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f304:	469a      	mov	sl, r3
 800f306:	4b74      	ldr	r3, [pc, #464]	; (800f4d8 <_scanf_i+0x1d8>)
 800f308:	460c      	mov	r4, r1
 800f30a:	4683      	mov	fp, r0
 800f30c:	4616      	mov	r6, r2
 800f30e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f312:	b087      	sub	sp, #28
 800f314:	ab03      	add	r3, sp, #12
 800f316:	68a7      	ldr	r7, [r4, #8]
 800f318:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f31c:	4b6f      	ldr	r3, [pc, #444]	; (800f4dc <_scanf_i+0x1dc>)
 800f31e:	69a1      	ldr	r1, [r4, #24]
 800f320:	4a6f      	ldr	r2, [pc, #444]	; (800f4e0 <_scanf_i+0x1e0>)
 800f322:	2903      	cmp	r1, #3
 800f324:	bf18      	it	ne
 800f326:	461a      	movne	r2, r3
 800f328:	1e7b      	subs	r3, r7, #1
 800f32a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800f32e:	bf84      	itt	hi
 800f330:	f240 135d 	movwhi	r3, #349	; 0x15d
 800f334:	60a3      	strhi	r3, [r4, #8]
 800f336:	6823      	ldr	r3, [r4, #0]
 800f338:	9200      	str	r2, [sp, #0]
 800f33a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800f33e:	bf88      	it	hi
 800f340:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800f344:	f104 091c 	add.w	r9, r4, #28
 800f348:	6023      	str	r3, [r4, #0]
 800f34a:	bf8c      	ite	hi
 800f34c:	197f      	addhi	r7, r7, r5
 800f34e:	2700      	movls	r7, #0
 800f350:	464b      	mov	r3, r9
 800f352:	f04f 0800 	mov.w	r8, #0
 800f356:	9301      	str	r3, [sp, #4]
 800f358:	6831      	ldr	r1, [r6, #0]
 800f35a:	ab03      	add	r3, sp, #12
 800f35c:	2202      	movs	r2, #2
 800f35e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800f362:	7809      	ldrb	r1, [r1, #0]
 800f364:	f7f0 ff3c 	bl	80001e0 <memchr>
 800f368:	9b01      	ldr	r3, [sp, #4]
 800f36a:	b328      	cbz	r0, 800f3b8 <_scanf_i+0xb8>
 800f36c:	f1b8 0f01 	cmp.w	r8, #1
 800f370:	d156      	bne.n	800f420 <_scanf_i+0x120>
 800f372:	6862      	ldr	r2, [r4, #4]
 800f374:	b92a      	cbnz	r2, 800f382 <_scanf_i+0x82>
 800f376:	2208      	movs	r2, #8
 800f378:	6062      	str	r2, [r4, #4]
 800f37a:	6822      	ldr	r2, [r4, #0]
 800f37c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f380:	6022      	str	r2, [r4, #0]
 800f382:	6822      	ldr	r2, [r4, #0]
 800f384:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800f388:	6022      	str	r2, [r4, #0]
 800f38a:	68a2      	ldr	r2, [r4, #8]
 800f38c:	1e51      	subs	r1, r2, #1
 800f38e:	60a1      	str	r1, [r4, #8]
 800f390:	b192      	cbz	r2, 800f3b8 <_scanf_i+0xb8>
 800f392:	6832      	ldr	r2, [r6, #0]
 800f394:	1c51      	adds	r1, r2, #1
 800f396:	6031      	str	r1, [r6, #0]
 800f398:	7812      	ldrb	r2, [r2, #0]
 800f39a:	701a      	strb	r2, [r3, #0]
 800f39c:	1c5d      	adds	r5, r3, #1
 800f39e:	6873      	ldr	r3, [r6, #4]
 800f3a0:	3b01      	subs	r3, #1
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	6073      	str	r3, [r6, #4]
 800f3a6:	dc06      	bgt.n	800f3b6 <_scanf_i+0xb6>
 800f3a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f3ac:	4631      	mov	r1, r6
 800f3ae:	4658      	mov	r0, fp
 800f3b0:	4798      	blx	r3
 800f3b2:	2800      	cmp	r0, #0
 800f3b4:	d176      	bne.n	800f4a4 <_scanf_i+0x1a4>
 800f3b6:	462b      	mov	r3, r5
 800f3b8:	f108 0801 	add.w	r8, r8, #1
 800f3bc:	f1b8 0f03 	cmp.w	r8, #3
 800f3c0:	d1c9      	bne.n	800f356 <_scanf_i+0x56>
 800f3c2:	6862      	ldr	r2, [r4, #4]
 800f3c4:	b90a      	cbnz	r2, 800f3ca <_scanf_i+0xca>
 800f3c6:	220a      	movs	r2, #10
 800f3c8:	6062      	str	r2, [r4, #4]
 800f3ca:	6862      	ldr	r2, [r4, #4]
 800f3cc:	4945      	ldr	r1, [pc, #276]	; (800f4e4 <_scanf_i+0x1e4>)
 800f3ce:	6960      	ldr	r0, [r4, #20]
 800f3d0:	9301      	str	r3, [sp, #4]
 800f3d2:	1a89      	subs	r1, r1, r2
 800f3d4:	f000 f898 	bl	800f508 <__sccl>
 800f3d8:	9b01      	ldr	r3, [sp, #4]
 800f3da:	f04f 0800 	mov.w	r8, #0
 800f3de:	461d      	mov	r5, r3
 800f3e0:	68a3      	ldr	r3, [r4, #8]
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d038      	beq.n	800f458 <_scanf_i+0x158>
 800f3e6:	6831      	ldr	r1, [r6, #0]
 800f3e8:	6960      	ldr	r0, [r4, #20]
 800f3ea:	780a      	ldrb	r2, [r1, #0]
 800f3ec:	5c80      	ldrb	r0, [r0, r2]
 800f3ee:	2800      	cmp	r0, #0
 800f3f0:	d032      	beq.n	800f458 <_scanf_i+0x158>
 800f3f2:	2a30      	cmp	r2, #48	; 0x30
 800f3f4:	6822      	ldr	r2, [r4, #0]
 800f3f6:	d121      	bne.n	800f43c <_scanf_i+0x13c>
 800f3f8:	0510      	lsls	r0, r2, #20
 800f3fa:	d51f      	bpl.n	800f43c <_scanf_i+0x13c>
 800f3fc:	f108 0801 	add.w	r8, r8, #1
 800f400:	b117      	cbz	r7, 800f408 <_scanf_i+0x108>
 800f402:	3301      	adds	r3, #1
 800f404:	3f01      	subs	r7, #1
 800f406:	60a3      	str	r3, [r4, #8]
 800f408:	6873      	ldr	r3, [r6, #4]
 800f40a:	3b01      	subs	r3, #1
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	6073      	str	r3, [r6, #4]
 800f410:	dd1b      	ble.n	800f44a <_scanf_i+0x14a>
 800f412:	6833      	ldr	r3, [r6, #0]
 800f414:	3301      	adds	r3, #1
 800f416:	6033      	str	r3, [r6, #0]
 800f418:	68a3      	ldr	r3, [r4, #8]
 800f41a:	3b01      	subs	r3, #1
 800f41c:	60a3      	str	r3, [r4, #8]
 800f41e:	e7df      	b.n	800f3e0 <_scanf_i+0xe0>
 800f420:	f1b8 0f02 	cmp.w	r8, #2
 800f424:	d1b1      	bne.n	800f38a <_scanf_i+0x8a>
 800f426:	6822      	ldr	r2, [r4, #0]
 800f428:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800f42c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800f430:	d1c2      	bne.n	800f3b8 <_scanf_i+0xb8>
 800f432:	2110      	movs	r1, #16
 800f434:	6061      	str	r1, [r4, #4]
 800f436:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f43a:	e7a5      	b.n	800f388 <_scanf_i+0x88>
 800f43c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800f440:	6022      	str	r2, [r4, #0]
 800f442:	780b      	ldrb	r3, [r1, #0]
 800f444:	702b      	strb	r3, [r5, #0]
 800f446:	3501      	adds	r5, #1
 800f448:	e7de      	b.n	800f408 <_scanf_i+0x108>
 800f44a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f44e:	4631      	mov	r1, r6
 800f450:	4658      	mov	r0, fp
 800f452:	4798      	blx	r3
 800f454:	2800      	cmp	r0, #0
 800f456:	d0df      	beq.n	800f418 <_scanf_i+0x118>
 800f458:	6823      	ldr	r3, [r4, #0]
 800f45a:	05d9      	lsls	r1, r3, #23
 800f45c:	d50c      	bpl.n	800f478 <_scanf_i+0x178>
 800f45e:	454d      	cmp	r5, r9
 800f460:	d908      	bls.n	800f474 <_scanf_i+0x174>
 800f462:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800f466:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f46a:	4632      	mov	r2, r6
 800f46c:	4658      	mov	r0, fp
 800f46e:	4798      	blx	r3
 800f470:	1e6f      	subs	r7, r5, #1
 800f472:	463d      	mov	r5, r7
 800f474:	454d      	cmp	r5, r9
 800f476:	d02c      	beq.n	800f4d2 <_scanf_i+0x1d2>
 800f478:	6822      	ldr	r2, [r4, #0]
 800f47a:	f012 0210 	ands.w	r2, r2, #16
 800f47e:	d11e      	bne.n	800f4be <_scanf_i+0x1be>
 800f480:	702a      	strb	r2, [r5, #0]
 800f482:	6863      	ldr	r3, [r4, #4]
 800f484:	9e00      	ldr	r6, [sp, #0]
 800f486:	4649      	mov	r1, r9
 800f488:	4658      	mov	r0, fp
 800f48a:	47b0      	blx	r6
 800f48c:	6822      	ldr	r2, [r4, #0]
 800f48e:	f8da 3000 	ldr.w	r3, [sl]
 800f492:	f012 0f20 	tst.w	r2, #32
 800f496:	d008      	beq.n	800f4aa <_scanf_i+0x1aa>
 800f498:	1d1a      	adds	r2, r3, #4
 800f49a:	f8ca 2000 	str.w	r2, [sl]
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	6018      	str	r0, [r3, #0]
 800f4a2:	e009      	b.n	800f4b8 <_scanf_i+0x1b8>
 800f4a4:	f04f 0800 	mov.w	r8, #0
 800f4a8:	e7d6      	b.n	800f458 <_scanf_i+0x158>
 800f4aa:	07d2      	lsls	r2, r2, #31
 800f4ac:	d5f4      	bpl.n	800f498 <_scanf_i+0x198>
 800f4ae:	1d1a      	adds	r2, r3, #4
 800f4b0:	f8ca 2000 	str.w	r2, [sl]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	8018      	strh	r0, [r3, #0]
 800f4b8:	68e3      	ldr	r3, [r4, #12]
 800f4ba:	3301      	adds	r3, #1
 800f4bc:	60e3      	str	r3, [r4, #12]
 800f4be:	eba5 0509 	sub.w	r5, r5, r9
 800f4c2:	44a8      	add	r8, r5
 800f4c4:	6925      	ldr	r5, [r4, #16]
 800f4c6:	4445      	add	r5, r8
 800f4c8:	6125      	str	r5, [r4, #16]
 800f4ca:	2000      	movs	r0, #0
 800f4cc:	b007      	add	sp, #28
 800f4ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4d2:	2001      	movs	r0, #1
 800f4d4:	e7fa      	b.n	800f4cc <_scanf_i+0x1cc>
 800f4d6:	bf00      	nop
 800f4d8:	0800feb8 	.word	0x0800feb8
 800f4dc:	0800f789 	.word	0x0800f789
 800f4e0:	0800f669 	.word	0x0800f669
 800f4e4:	0801034c 	.word	0x0801034c

0800f4e8 <_sbrk_r>:
 800f4e8:	b538      	push	{r3, r4, r5, lr}
 800f4ea:	4c06      	ldr	r4, [pc, #24]	; (800f504 <_sbrk_r+0x1c>)
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	4605      	mov	r5, r0
 800f4f0:	4608      	mov	r0, r1
 800f4f2:	6023      	str	r3, [r4, #0]
 800f4f4:	f7fc fa12 	bl	800b91c <_sbrk>
 800f4f8:	1c43      	adds	r3, r0, #1
 800f4fa:	d102      	bne.n	800f502 <_sbrk_r+0x1a>
 800f4fc:	6823      	ldr	r3, [r4, #0]
 800f4fe:	b103      	cbz	r3, 800f502 <_sbrk_r+0x1a>
 800f500:	602b      	str	r3, [r5, #0]
 800f502:	bd38      	pop	{r3, r4, r5, pc}
 800f504:	20001b98 	.word	0x20001b98

0800f508 <__sccl>:
 800f508:	b570      	push	{r4, r5, r6, lr}
 800f50a:	780b      	ldrb	r3, [r1, #0]
 800f50c:	2b5e      	cmp	r3, #94	; 0x5e
 800f50e:	bf13      	iteet	ne
 800f510:	1c4a      	addne	r2, r1, #1
 800f512:	1c8a      	addeq	r2, r1, #2
 800f514:	784b      	ldrbeq	r3, [r1, #1]
 800f516:	2100      	movne	r1, #0
 800f518:	bf08      	it	eq
 800f51a:	2101      	moveq	r1, #1
 800f51c:	1e44      	subs	r4, r0, #1
 800f51e:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800f522:	f804 1f01 	strb.w	r1, [r4, #1]!
 800f526:	42a5      	cmp	r5, r4
 800f528:	d1fb      	bne.n	800f522 <__sccl+0x1a>
 800f52a:	b913      	cbnz	r3, 800f532 <__sccl+0x2a>
 800f52c:	3a01      	subs	r2, #1
 800f52e:	4610      	mov	r0, r2
 800f530:	bd70      	pop	{r4, r5, r6, pc}
 800f532:	f081 0401 	eor.w	r4, r1, #1
 800f536:	54c4      	strb	r4, [r0, r3]
 800f538:	4611      	mov	r1, r2
 800f53a:	780d      	ldrb	r5, [r1, #0]
 800f53c:	2d2d      	cmp	r5, #45	; 0x2d
 800f53e:	f101 0201 	add.w	r2, r1, #1
 800f542:	d006      	beq.n	800f552 <__sccl+0x4a>
 800f544:	2d5d      	cmp	r5, #93	; 0x5d
 800f546:	d0f2      	beq.n	800f52e <__sccl+0x26>
 800f548:	b90d      	cbnz	r5, 800f54e <__sccl+0x46>
 800f54a:	460a      	mov	r2, r1
 800f54c:	e7ef      	b.n	800f52e <__sccl+0x26>
 800f54e:	462b      	mov	r3, r5
 800f550:	e7f1      	b.n	800f536 <__sccl+0x2e>
 800f552:	784e      	ldrb	r6, [r1, #1]
 800f554:	2e5d      	cmp	r6, #93	; 0x5d
 800f556:	d0fa      	beq.n	800f54e <__sccl+0x46>
 800f558:	42b3      	cmp	r3, r6
 800f55a:	dcf8      	bgt.n	800f54e <__sccl+0x46>
 800f55c:	3102      	adds	r1, #2
 800f55e:	3301      	adds	r3, #1
 800f560:	429e      	cmp	r6, r3
 800f562:	54c4      	strb	r4, [r0, r3]
 800f564:	dcfb      	bgt.n	800f55e <__sccl+0x56>
 800f566:	e7e8      	b.n	800f53a <__sccl+0x32>

0800f568 <_strtol_l.isra.0>:
 800f568:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f56c:	4680      	mov	r8, r0
 800f56e:	4689      	mov	r9, r1
 800f570:	4692      	mov	sl, r2
 800f572:	461f      	mov	r7, r3
 800f574:	468b      	mov	fp, r1
 800f576:	465d      	mov	r5, fp
 800f578:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f57a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f57e:	f000 f950 	bl	800f822 <__locale_ctype_ptr_l>
 800f582:	4420      	add	r0, r4
 800f584:	7846      	ldrb	r6, [r0, #1]
 800f586:	f016 0608 	ands.w	r6, r6, #8
 800f58a:	d10b      	bne.n	800f5a4 <_strtol_l.isra.0+0x3c>
 800f58c:	2c2d      	cmp	r4, #45	; 0x2d
 800f58e:	d10b      	bne.n	800f5a8 <_strtol_l.isra.0+0x40>
 800f590:	782c      	ldrb	r4, [r5, #0]
 800f592:	2601      	movs	r6, #1
 800f594:	f10b 0502 	add.w	r5, fp, #2
 800f598:	b167      	cbz	r7, 800f5b4 <_strtol_l.isra.0+0x4c>
 800f59a:	2f10      	cmp	r7, #16
 800f59c:	d114      	bne.n	800f5c8 <_strtol_l.isra.0+0x60>
 800f59e:	2c30      	cmp	r4, #48	; 0x30
 800f5a0:	d00a      	beq.n	800f5b8 <_strtol_l.isra.0+0x50>
 800f5a2:	e011      	b.n	800f5c8 <_strtol_l.isra.0+0x60>
 800f5a4:	46ab      	mov	fp, r5
 800f5a6:	e7e6      	b.n	800f576 <_strtol_l.isra.0+0xe>
 800f5a8:	2c2b      	cmp	r4, #43	; 0x2b
 800f5aa:	bf04      	itt	eq
 800f5ac:	782c      	ldrbeq	r4, [r5, #0]
 800f5ae:	f10b 0502 	addeq.w	r5, fp, #2
 800f5b2:	e7f1      	b.n	800f598 <_strtol_l.isra.0+0x30>
 800f5b4:	2c30      	cmp	r4, #48	; 0x30
 800f5b6:	d127      	bne.n	800f608 <_strtol_l.isra.0+0xa0>
 800f5b8:	782b      	ldrb	r3, [r5, #0]
 800f5ba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f5be:	2b58      	cmp	r3, #88	; 0x58
 800f5c0:	d14b      	bne.n	800f65a <_strtol_l.isra.0+0xf2>
 800f5c2:	786c      	ldrb	r4, [r5, #1]
 800f5c4:	2710      	movs	r7, #16
 800f5c6:	3502      	adds	r5, #2
 800f5c8:	2e00      	cmp	r6, #0
 800f5ca:	bf0c      	ite	eq
 800f5cc:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800f5d0:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800f5d4:	2200      	movs	r2, #0
 800f5d6:	fbb1 fef7 	udiv	lr, r1, r7
 800f5da:	4610      	mov	r0, r2
 800f5dc:	fb07 1c1e 	mls	ip, r7, lr, r1
 800f5e0:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800f5e4:	2b09      	cmp	r3, #9
 800f5e6:	d811      	bhi.n	800f60c <_strtol_l.isra.0+0xa4>
 800f5e8:	461c      	mov	r4, r3
 800f5ea:	42a7      	cmp	r7, r4
 800f5ec:	dd1d      	ble.n	800f62a <_strtol_l.isra.0+0xc2>
 800f5ee:	1c53      	adds	r3, r2, #1
 800f5f0:	d007      	beq.n	800f602 <_strtol_l.isra.0+0x9a>
 800f5f2:	4586      	cmp	lr, r0
 800f5f4:	d316      	bcc.n	800f624 <_strtol_l.isra.0+0xbc>
 800f5f6:	d101      	bne.n	800f5fc <_strtol_l.isra.0+0x94>
 800f5f8:	45a4      	cmp	ip, r4
 800f5fa:	db13      	blt.n	800f624 <_strtol_l.isra.0+0xbc>
 800f5fc:	fb00 4007 	mla	r0, r0, r7, r4
 800f600:	2201      	movs	r2, #1
 800f602:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f606:	e7eb      	b.n	800f5e0 <_strtol_l.isra.0+0x78>
 800f608:	270a      	movs	r7, #10
 800f60a:	e7dd      	b.n	800f5c8 <_strtol_l.isra.0+0x60>
 800f60c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800f610:	2b19      	cmp	r3, #25
 800f612:	d801      	bhi.n	800f618 <_strtol_l.isra.0+0xb0>
 800f614:	3c37      	subs	r4, #55	; 0x37
 800f616:	e7e8      	b.n	800f5ea <_strtol_l.isra.0+0x82>
 800f618:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800f61c:	2b19      	cmp	r3, #25
 800f61e:	d804      	bhi.n	800f62a <_strtol_l.isra.0+0xc2>
 800f620:	3c57      	subs	r4, #87	; 0x57
 800f622:	e7e2      	b.n	800f5ea <_strtol_l.isra.0+0x82>
 800f624:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f628:	e7eb      	b.n	800f602 <_strtol_l.isra.0+0x9a>
 800f62a:	1c53      	adds	r3, r2, #1
 800f62c:	d108      	bne.n	800f640 <_strtol_l.isra.0+0xd8>
 800f62e:	2322      	movs	r3, #34	; 0x22
 800f630:	f8c8 3000 	str.w	r3, [r8]
 800f634:	4608      	mov	r0, r1
 800f636:	f1ba 0f00 	cmp.w	sl, #0
 800f63a:	d107      	bne.n	800f64c <_strtol_l.isra.0+0xe4>
 800f63c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f640:	b106      	cbz	r6, 800f644 <_strtol_l.isra.0+0xdc>
 800f642:	4240      	negs	r0, r0
 800f644:	f1ba 0f00 	cmp.w	sl, #0
 800f648:	d00c      	beq.n	800f664 <_strtol_l.isra.0+0xfc>
 800f64a:	b122      	cbz	r2, 800f656 <_strtol_l.isra.0+0xee>
 800f64c:	3d01      	subs	r5, #1
 800f64e:	f8ca 5000 	str.w	r5, [sl]
 800f652:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f656:	464d      	mov	r5, r9
 800f658:	e7f9      	b.n	800f64e <_strtol_l.isra.0+0xe6>
 800f65a:	2430      	movs	r4, #48	; 0x30
 800f65c:	2f00      	cmp	r7, #0
 800f65e:	d1b3      	bne.n	800f5c8 <_strtol_l.isra.0+0x60>
 800f660:	2708      	movs	r7, #8
 800f662:	e7b1      	b.n	800f5c8 <_strtol_l.isra.0+0x60>
 800f664:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f668 <_strtol_r>:
 800f668:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f66a:	4c06      	ldr	r4, [pc, #24]	; (800f684 <_strtol_r+0x1c>)
 800f66c:	4d06      	ldr	r5, [pc, #24]	; (800f688 <_strtol_r+0x20>)
 800f66e:	6824      	ldr	r4, [r4, #0]
 800f670:	6a24      	ldr	r4, [r4, #32]
 800f672:	2c00      	cmp	r4, #0
 800f674:	bf08      	it	eq
 800f676:	462c      	moveq	r4, r5
 800f678:	9400      	str	r4, [sp, #0]
 800f67a:	f7ff ff75 	bl	800f568 <_strtol_l.isra.0>
 800f67e:	b003      	add	sp, #12
 800f680:	bd30      	pop	{r4, r5, pc}
 800f682:	bf00      	nop
 800f684:	20000134 	.word	0x20000134
 800f688:	20000198 	.word	0x20000198

0800f68c <_strtoul_l.isra.0>:
 800f68c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f690:	4680      	mov	r8, r0
 800f692:	4689      	mov	r9, r1
 800f694:	4692      	mov	sl, r2
 800f696:	461e      	mov	r6, r3
 800f698:	460f      	mov	r7, r1
 800f69a:	463d      	mov	r5, r7
 800f69c:	9808      	ldr	r0, [sp, #32]
 800f69e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f6a2:	f000 f8be 	bl	800f822 <__locale_ctype_ptr_l>
 800f6a6:	4420      	add	r0, r4
 800f6a8:	7843      	ldrb	r3, [r0, #1]
 800f6aa:	f013 0308 	ands.w	r3, r3, #8
 800f6ae:	d10a      	bne.n	800f6c6 <_strtoul_l.isra.0+0x3a>
 800f6b0:	2c2d      	cmp	r4, #45	; 0x2d
 800f6b2:	d10a      	bne.n	800f6ca <_strtoul_l.isra.0+0x3e>
 800f6b4:	782c      	ldrb	r4, [r5, #0]
 800f6b6:	2301      	movs	r3, #1
 800f6b8:	1cbd      	adds	r5, r7, #2
 800f6ba:	b15e      	cbz	r6, 800f6d4 <_strtoul_l.isra.0+0x48>
 800f6bc:	2e10      	cmp	r6, #16
 800f6be:	d113      	bne.n	800f6e8 <_strtoul_l.isra.0+0x5c>
 800f6c0:	2c30      	cmp	r4, #48	; 0x30
 800f6c2:	d009      	beq.n	800f6d8 <_strtoul_l.isra.0+0x4c>
 800f6c4:	e010      	b.n	800f6e8 <_strtoul_l.isra.0+0x5c>
 800f6c6:	462f      	mov	r7, r5
 800f6c8:	e7e7      	b.n	800f69a <_strtoul_l.isra.0+0xe>
 800f6ca:	2c2b      	cmp	r4, #43	; 0x2b
 800f6cc:	bf04      	itt	eq
 800f6ce:	782c      	ldrbeq	r4, [r5, #0]
 800f6d0:	1cbd      	addeq	r5, r7, #2
 800f6d2:	e7f2      	b.n	800f6ba <_strtoul_l.isra.0+0x2e>
 800f6d4:	2c30      	cmp	r4, #48	; 0x30
 800f6d6:	d125      	bne.n	800f724 <_strtoul_l.isra.0+0x98>
 800f6d8:	782a      	ldrb	r2, [r5, #0]
 800f6da:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800f6de:	2a58      	cmp	r2, #88	; 0x58
 800f6e0:	d14a      	bne.n	800f778 <_strtoul_l.isra.0+0xec>
 800f6e2:	786c      	ldrb	r4, [r5, #1]
 800f6e4:	2610      	movs	r6, #16
 800f6e6:	3502      	adds	r5, #2
 800f6e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f6ec:	2700      	movs	r7, #0
 800f6ee:	fbb1 f1f6 	udiv	r1, r1, r6
 800f6f2:	fb06 fe01 	mul.w	lr, r6, r1
 800f6f6:	ea6f 0e0e 	mvn.w	lr, lr
 800f6fa:	4638      	mov	r0, r7
 800f6fc:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 800f700:	2a09      	cmp	r2, #9
 800f702:	d811      	bhi.n	800f728 <_strtoul_l.isra.0+0x9c>
 800f704:	4614      	mov	r4, r2
 800f706:	42a6      	cmp	r6, r4
 800f708:	dd1d      	ble.n	800f746 <_strtoul_l.isra.0+0xba>
 800f70a:	2f00      	cmp	r7, #0
 800f70c:	db18      	blt.n	800f740 <_strtoul_l.isra.0+0xb4>
 800f70e:	4281      	cmp	r1, r0
 800f710:	d316      	bcc.n	800f740 <_strtoul_l.isra.0+0xb4>
 800f712:	d101      	bne.n	800f718 <_strtoul_l.isra.0+0x8c>
 800f714:	45a6      	cmp	lr, r4
 800f716:	db13      	blt.n	800f740 <_strtoul_l.isra.0+0xb4>
 800f718:	fb00 4006 	mla	r0, r0, r6, r4
 800f71c:	2701      	movs	r7, #1
 800f71e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f722:	e7eb      	b.n	800f6fc <_strtoul_l.isra.0+0x70>
 800f724:	260a      	movs	r6, #10
 800f726:	e7df      	b.n	800f6e8 <_strtoul_l.isra.0+0x5c>
 800f728:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 800f72c:	2a19      	cmp	r2, #25
 800f72e:	d801      	bhi.n	800f734 <_strtoul_l.isra.0+0xa8>
 800f730:	3c37      	subs	r4, #55	; 0x37
 800f732:	e7e8      	b.n	800f706 <_strtoul_l.isra.0+0x7a>
 800f734:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 800f738:	2a19      	cmp	r2, #25
 800f73a:	d804      	bhi.n	800f746 <_strtoul_l.isra.0+0xba>
 800f73c:	3c57      	subs	r4, #87	; 0x57
 800f73e:	e7e2      	b.n	800f706 <_strtoul_l.isra.0+0x7a>
 800f740:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800f744:	e7eb      	b.n	800f71e <_strtoul_l.isra.0+0x92>
 800f746:	2f00      	cmp	r7, #0
 800f748:	da09      	bge.n	800f75e <_strtoul_l.isra.0+0xd2>
 800f74a:	2322      	movs	r3, #34	; 0x22
 800f74c:	f8c8 3000 	str.w	r3, [r8]
 800f750:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f754:	f1ba 0f00 	cmp.w	sl, #0
 800f758:	d107      	bne.n	800f76a <_strtoul_l.isra.0+0xde>
 800f75a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f75e:	b103      	cbz	r3, 800f762 <_strtoul_l.isra.0+0xd6>
 800f760:	4240      	negs	r0, r0
 800f762:	f1ba 0f00 	cmp.w	sl, #0
 800f766:	d00c      	beq.n	800f782 <_strtoul_l.isra.0+0xf6>
 800f768:	b127      	cbz	r7, 800f774 <_strtoul_l.isra.0+0xe8>
 800f76a:	3d01      	subs	r5, #1
 800f76c:	f8ca 5000 	str.w	r5, [sl]
 800f770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f774:	464d      	mov	r5, r9
 800f776:	e7f9      	b.n	800f76c <_strtoul_l.isra.0+0xe0>
 800f778:	2430      	movs	r4, #48	; 0x30
 800f77a:	2e00      	cmp	r6, #0
 800f77c:	d1b4      	bne.n	800f6e8 <_strtoul_l.isra.0+0x5c>
 800f77e:	2608      	movs	r6, #8
 800f780:	e7b2      	b.n	800f6e8 <_strtoul_l.isra.0+0x5c>
 800f782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0800f788 <_strtoul_r>:
 800f788:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f78a:	4c06      	ldr	r4, [pc, #24]	; (800f7a4 <_strtoul_r+0x1c>)
 800f78c:	4d06      	ldr	r5, [pc, #24]	; (800f7a8 <_strtoul_r+0x20>)
 800f78e:	6824      	ldr	r4, [r4, #0]
 800f790:	6a24      	ldr	r4, [r4, #32]
 800f792:	2c00      	cmp	r4, #0
 800f794:	bf08      	it	eq
 800f796:	462c      	moveq	r4, r5
 800f798:	9400      	str	r4, [sp, #0]
 800f79a:	f7ff ff77 	bl	800f68c <_strtoul_l.isra.0>
 800f79e:	b003      	add	sp, #12
 800f7a0:	bd30      	pop	{r4, r5, pc}
 800f7a2:	bf00      	nop
 800f7a4:	20000134 	.word	0x20000134
 800f7a8:	20000198 	.word	0x20000198

0800f7ac <__submore>:
 800f7ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7b0:	460c      	mov	r4, r1
 800f7b2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800f7b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f7b8:	4299      	cmp	r1, r3
 800f7ba:	d11e      	bne.n	800f7fa <__submore+0x4e>
 800f7bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800f7c0:	f7ff fb08 	bl	800edd4 <_malloc_r>
 800f7c4:	b918      	cbnz	r0, 800f7ce <__submore+0x22>
 800f7c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f7ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f7d2:	63a3      	str	r3, [r4, #56]	; 0x38
 800f7d4:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800f7d8:	6360      	str	r0, [r4, #52]	; 0x34
 800f7da:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800f7de:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800f7e2:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800f7e6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800f7ea:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800f7ee:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800f7f2:	6020      	str	r0, [r4, #0]
 800f7f4:	2000      	movs	r0, #0
 800f7f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7fa:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800f7fc:	0077      	lsls	r7, r6, #1
 800f7fe:	463a      	mov	r2, r7
 800f800:	f7ff fb46 	bl	800ee90 <_realloc_r>
 800f804:	4605      	mov	r5, r0
 800f806:	2800      	cmp	r0, #0
 800f808:	d0dd      	beq.n	800f7c6 <__submore+0x1a>
 800f80a:	eb00 0806 	add.w	r8, r0, r6
 800f80e:	4601      	mov	r1, r0
 800f810:	4632      	mov	r2, r6
 800f812:	4640      	mov	r0, r8
 800f814:	f7ff fa04 	bl	800ec20 <memcpy>
 800f818:	f8c4 8000 	str.w	r8, [r4]
 800f81c:	6365      	str	r5, [r4, #52]	; 0x34
 800f81e:	63a7      	str	r7, [r4, #56]	; 0x38
 800f820:	e7e8      	b.n	800f7f4 <__submore+0x48>

0800f822 <__locale_ctype_ptr_l>:
 800f822:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800f826:	4770      	bx	lr

0800f828 <__locale_ctype_ptr>:
 800f828:	4b04      	ldr	r3, [pc, #16]	; (800f83c <__locale_ctype_ptr+0x14>)
 800f82a:	4a05      	ldr	r2, [pc, #20]	; (800f840 <__locale_ctype_ptr+0x18>)
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	6a1b      	ldr	r3, [r3, #32]
 800f830:	2b00      	cmp	r3, #0
 800f832:	bf08      	it	eq
 800f834:	4613      	moveq	r3, r2
 800f836:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800f83a:	4770      	bx	lr
 800f83c:	20000134 	.word	0x20000134
 800f840:	20000198 	.word	0x20000198

0800f844 <__ascii_mbtowc>:
 800f844:	b082      	sub	sp, #8
 800f846:	b901      	cbnz	r1, 800f84a <__ascii_mbtowc+0x6>
 800f848:	a901      	add	r1, sp, #4
 800f84a:	b142      	cbz	r2, 800f85e <__ascii_mbtowc+0x1a>
 800f84c:	b14b      	cbz	r3, 800f862 <__ascii_mbtowc+0x1e>
 800f84e:	7813      	ldrb	r3, [r2, #0]
 800f850:	600b      	str	r3, [r1, #0]
 800f852:	7812      	ldrb	r2, [r2, #0]
 800f854:	1c10      	adds	r0, r2, #0
 800f856:	bf18      	it	ne
 800f858:	2001      	movne	r0, #1
 800f85a:	b002      	add	sp, #8
 800f85c:	4770      	bx	lr
 800f85e:	4610      	mov	r0, r2
 800f860:	e7fb      	b.n	800f85a <__ascii_mbtowc+0x16>
 800f862:	f06f 0001 	mvn.w	r0, #1
 800f866:	e7f8      	b.n	800f85a <__ascii_mbtowc+0x16>

0800f868 <__malloc_lock>:
 800f868:	4770      	bx	lr

0800f86a <__malloc_unlock>:
 800f86a:	4770      	bx	lr

0800f86c <_malloc_usable_size_r>:
 800f86c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800f870:	2800      	cmp	r0, #0
 800f872:	f1a0 0004 	sub.w	r0, r0, #4
 800f876:	bfbc      	itt	lt
 800f878:	580b      	ldrlt	r3, [r1, r0]
 800f87a:	18c0      	addlt	r0, r0, r3
 800f87c:	4770      	bx	lr

0800f87e <__ascii_wctomb>:
 800f87e:	b149      	cbz	r1, 800f894 <__ascii_wctomb+0x16>
 800f880:	2aff      	cmp	r2, #255	; 0xff
 800f882:	bf85      	ittet	hi
 800f884:	238a      	movhi	r3, #138	; 0x8a
 800f886:	6003      	strhi	r3, [r0, #0]
 800f888:	700a      	strbls	r2, [r1, #0]
 800f88a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800f88e:	bf98      	it	ls
 800f890:	2001      	movls	r0, #1
 800f892:	4770      	bx	lr
 800f894:	4608      	mov	r0, r1
 800f896:	4770      	bx	lr

0800f898 <_init>:
 800f898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f89a:	bf00      	nop
 800f89c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f89e:	bc08      	pop	{r3}
 800f8a0:	469e      	mov	lr, r3
 800f8a2:	4770      	bx	lr

0800f8a4 <_fini>:
 800f8a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8a6:	bf00      	nop
 800f8a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f8aa:	bc08      	pop	{r3}
 800f8ac:	469e      	mov	lr, r3
 800f8ae:	4770      	bx	lr
