<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SystemView Application: FMC</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SystemView Application<span id="projectnumber">&#160;v1.0</span>
   </div>
   <div id="projectbrief">STM32F411CE SEGGER SystemView Real-time Analysis with OLED Display</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="doc-content">
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Topics</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">FMC<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___std_periph___driver.html">STM32F4xx_StdPeriph_Driver</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>FMC driver modules.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Topics</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___exported___constants.html">FMC_Exported_Constants</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___private___functions.html">FMC_Private_Functions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FMC_NORSRAMTimingInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing parameters For NOR/SRAM Banks <br  />
  <a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC NOR/SRAM Init structure definition.  <a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FMC_NAND_PCCARDTimingInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing parameters For FMC NAND and PCCARD Banks.  <a href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___n_a_n_d_init_type_def.html">FMC_NANDInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC NAND Init structure definition.  <a href="struct_f_m_c___n_a_n_d_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html">FMC_PCCARDInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC PCCARD Init structure definition.  <a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html">FMC_SDRAMTimingInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing parameters for FMC SDRAM Banks.  <a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___s_d_r_a_m_command_type_def.html">FMC_SDRAMCommandTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command parameters for FMC SDRAM Banks.  <a href="struct_f_m_c___s_d_r_a_m_command_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC SDRAM Init structure definition.  <a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga74722cb031b5a30c066e627474507e1e" id="r_ga74722cb031b5a30c066e627474507e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga74722cb031b5a30c066e627474507e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6190926e03187065960cdbe9353632be" id="r_ga6190926e03187065960cdbe9353632be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a>&#160;&#160;&#160;((uint32_t)0x000FFFFE)</td></tr>
<tr class="separator:ga6190926e03187065960cdbe9353632be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga298d32354d8909737fa2db42cec1d343" id="r_ga298d32354d8909737fa2db42cec1d343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga298d32354d8909737fa2db42cec1d343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ff48346c662edaacb98c754dbe8ce1" id="r_ga99ff48346c662edaacb98c754dbe8ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga99ff48346c662edaacb98c754dbe8ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5233208c7403c4ab1751912519fb2b" id="r_ga3c5233208c7403c4ab1751912519fb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>&#160;&#160;&#160;((uint32_t)0x000FFFFB)</td></tr>
<tr class="separator:ga3c5233208c7403c4ab1751912519fb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77fb3dbb94b45bf205281a3b8c7c57db" id="r_ga77fb3dbb94b45bf205281a3b8c7c57db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga77fb3dbb94b45bf205281a3b8c7c57db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d750aba62d7faea82ce2b133f3ba84e" id="r_ga5d750aba62d7faea82ce2b133f3ba84e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a>&#160;&#160;&#160;((uint32_t)0x000FFFBF)</td></tr>
<tr class="separator:ga5d750aba62d7faea82ce2b133f3ba84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02a07b484782f398b0684f0f0372f2f" id="r_gaf02a07b484782f398b0684f0f0372f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf02a07b484782f398b0684f0f0372f2f">PCR_MEMORYTYPE_NAND</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaf02a07b484782f398b0684f0f0372f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91932b7d3914371044af3f0067953649" id="r_ga91932b7d3914371044af3f0067953649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga91932b7d3914371044af3f0067953649">SDCR_WriteProtection_RESET</a>&#160;&#160;&#160;((uint32_t)0x00007DFF)</td></tr>
<tr class="separator:ga91932b7d3914371044af3f0067953649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ccbf7cf830dfeebc748d0dfc63d8e1" id="r_ga51ccbf7cf830dfeebc748d0dfc63d8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga51ccbf7cf830dfeebc748d0dfc63d8e1">SDCMR_CTB1_RESET</a>&#160;&#160;&#160;((uint32_t)0x003FFFEF)</td></tr>
<tr class="separator:ga51ccbf7cf830dfeebc748d0dfc63d8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7583cc202359cad0c9a991b6500f4891" id="r_ga7583cc202359cad0c9a991b6500f4891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7583cc202359cad0c9a991b6500f4891">SDCMR_CTB2_RESET</a>&#160;&#160;&#160;((uint32_t)0x003FFFF7)</td></tr>
<tr class="separator:ga7583cc202359cad0c9a991b6500f4891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97be79e962aeae9aef7adeb26b7c1663" id="r_ga97be79e962aeae9aef7adeb26b7c1663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga97be79e962aeae9aef7adeb26b7c1663">SDCMR_CTB1_2_RESET</a>&#160;&#160;&#160;((uint32_t)0x003FFFE7)</td></tr>
<tr class="separator:ga97be79e962aeae9aef7adeb26b7c1663"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga749f92c3e2da92108640a24219bcbdb2" id="r_ga749f92c3e2da92108640a24219bcbdb2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga749f92c3e2da92108640a24219bcbdb2">FMC_NORSRAMDeInit</a> (uint32_t FMC_Bank)</td></tr>
<tr class="memdesc:ga749f92c3e2da92108640a24219bcbdb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the FMC NOR/SRAM Banks registers to their default reset values.  <br /></td></tr>
<tr class="separator:ga749f92c3e2da92108640a24219bcbdb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40ccb4f667c0242c737140103cc7ad0" id="r_gae40ccb4f667c0242c737140103cc7ad0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae40ccb4f667c0242c737140103cc7ad0">FMC_NORSRAMInit</a> (<a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a> *FMC_NORSRAMInitStruct)</td></tr>
<tr class="memdesc:gae40ccb4f667c0242c737140103cc7ad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC NOR/SRAM Banks according to the specified parameters in the FMC_NORSRAMInitStruct.  <br /></td></tr>
<tr class="separator:gae40ccb4f667c0242c737140103cc7ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2795ba520c62d1232741e7f9c5db987" id="r_gad2795ba520c62d1232741e7f9c5db987"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad2795ba520c62d1232741e7f9c5db987">FMC_NORSRAMStructInit</a> (<a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a> *FMC_NORSRAMInitStruct)</td></tr>
<tr class="memdesc:gad2795ba520c62d1232741e7f9c5db987"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FMC_NORSRAMInitStruct member with its default value.  <br /></td></tr>
<tr class="separator:gad2795ba520c62d1232741e7f9c5db987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f54c7882b41fa5ac2f43caf3a4f2f1a" id="r_ga8f54c7882b41fa5ac2f43caf3a4f2f1a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8f54c7882b41fa5ac2f43caf3a4f2f1a">FMC_NORSRAMCmd</a> (uint32_t FMC_Bank, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga8f54c7882b41fa5ac2f43caf3a4f2f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified NOR/SRAM Memory Bank.  <br /></td></tr>
<tr class="separator:ga8f54c7882b41fa5ac2f43caf3a4f2f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b4f01f97763142aa3b30109644b080" id="r_gac5b4f01f97763142aa3b30109644b080"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac5b4f01f97763142aa3b30109644b080">FMC_NANDDeInit</a> (uint32_t FMC_Bank)</td></tr>
<tr class="memdesc:gac5b4f01f97763142aa3b30109644b080"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the FMC NAND Banks registers to their default reset values.  <br /></td></tr>
<tr class="separator:gac5b4f01f97763142aa3b30109644b080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c29c9aa941b287029d82677fa3dfa17" id="r_ga9c29c9aa941b287029d82677fa3dfa17"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9c29c9aa941b287029d82677fa3dfa17">FMC_NANDInit</a> (<a class="el" href="struct_f_m_c___n_a_n_d_init_type_def.html">FMC_NANDInitTypeDef</a> *FMC_NANDInitStruct)</td></tr>
<tr class="memdesc:ga9c29c9aa941b287029d82677fa3dfa17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC NAND Banks according to the specified parameters in the FMC_NANDInitStruct.  <br /></td></tr>
<tr class="separator:ga9c29c9aa941b287029d82677fa3dfa17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86378cc9a399d98341947de31de6ca38" id="r_ga86378cc9a399d98341947de31de6ca38"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga86378cc9a399d98341947de31de6ca38">FMC_NANDStructInit</a> (<a class="el" href="struct_f_m_c___n_a_n_d_init_type_def.html">FMC_NANDInitTypeDef</a> *FMC_NANDInitStruct)</td></tr>
<tr class="memdesc:ga86378cc9a399d98341947de31de6ca38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FMC_NANDInitStruct member with its default value.  <br /></td></tr>
<tr class="separator:ga86378cc9a399d98341947de31de6ca38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46cbc8fb470c9b0e3ef92b3d22fd929d" id="r_ga46cbc8fb470c9b0e3ef92b3d22fd929d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga46cbc8fb470c9b0e3ef92b3d22fd929d">FMC_NANDCmd</a> (uint32_t FMC_Bank, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga46cbc8fb470c9b0e3ef92b3d22fd929d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified NAND Memory Bank.  <br /></td></tr>
<tr class="separator:ga46cbc8fb470c9b0e3ef92b3d22fd929d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3cd9fd6ad0ba655f3edc9af9d2960a" id="r_gaff3cd9fd6ad0ba655f3edc9af9d2960a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaff3cd9fd6ad0ba655f3edc9af9d2960a">FMC_NANDECCCmd</a> (uint32_t FMC_Bank, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaff3cd9fd6ad0ba655f3edc9af9d2960a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the FMC NAND ECC feature.  <br /></td></tr>
<tr class="separator:gaff3cd9fd6ad0ba655f3edc9af9d2960a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5d23606ce3bea136597a77f8f2e90f" id="r_ga8d5d23606ce3bea136597a77f8f2e90f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8d5d23606ce3bea136597a77f8f2e90f">FMC_GetECC</a> (uint32_t FMC_Bank)</td></tr>
<tr class="memdesc:ga8d5d23606ce3bea136597a77f8f2e90f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the error correction code register value.  <br /></td></tr>
<tr class="separator:ga8d5d23606ce3bea136597a77f8f2e90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2baadf965a2ce6593809f47e8251f80" id="r_gac2baadf965a2ce6593809f47e8251f80"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac2baadf965a2ce6593809f47e8251f80">FMC_PCCARDDeInit</a> (void)</td></tr>
<tr class="memdesc:gac2baadf965a2ce6593809f47e8251f80"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the FMC PCCARD Bank registers to their default reset values.  <br /></td></tr>
<tr class="separator:gac2baadf965a2ce6593809f47e8251f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab059d9104d57a7778fa09582ff39ced5" id="r_gab059d9104d57a7778fa09582ff39ced5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab059d9104d57a7778fa09582ff39ced5">FMC_PCCARDInit</a> (<a class="el" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html">FMC_PCCARDInitTypeDef</a> *FMC_PCCARDInitStruct)</td></tr>
<tr class="memdesc:gab059d9104d57a7778fa09582ff39ced5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC PCCARD Bank according to the specified parameters in the FMC_PCCARDInitStruct.  <br /></td></tr>
<tr class="separator:gab059d9104d57a7778fa09582ff39ced5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b705a5d9641b7e11eb04a55f71aa15" id="r_ga66b705a5d9641b7e11eb04a55f71aa15"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga66b705a5d9641b7e11eb04a55f71aa15">FMC_PCCARDStructInit</a> (<a class="el" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html">FMC_PCCARDInitTypeDef</a> *FMC_PCCARDInitStruct)</td></tr>
<tr class="memdesc:ga66b705a5d9641b7e11eb04a55f71aa15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FMC_PCCARDInitStruct member with its default value.  <br /></td></tr>
<tr class="separator:ga66b705a5d9641b7e11eb04a55f71aa15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7822ea3bec955244830a11107dca56" id="r_gacc7822ea3bec955244830a11107dca56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacc7822ea3bec955244830a11107dca56">FMC_PCCARDCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gacc7822ea3bec955244830a11107dca56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the PCCARD Memory Bank.  <br /></td></tr>
<tr class="separator:gacc7822ea3bec955244830a11107dca56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddde08b12c908eb9681641b1eeb455bb" id="r_gaddde08b12c908eb9681641b1eeb455bb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaddde08b12c908eb9681641b1eeb455bb">FMC_SDRAMDeInit</a> (uint32_t FMC_Bank)</td></tr>
<tr class="memdesc:gaddde08b12c908eb9681641b1eeb455bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the FMC SDRAM Banks registers to their default reset values.  <br /></td></tr>
<tr class="separator:gaddde08b12c908eb9681641b1eeb455bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f4c1da761fa108136e65024516b4f9" id="r_gaa8f4c1da761fa108136e65024516b4f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa8f4c1da761fa108136e65024516b4f9">FMC_SDRAMInit</a> (<a class="el" href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a> *FMC_SDRAMInitStruct)</td></tr>
<tr class="memdesc:gaa8f4c1da761fa108136e65024516b4f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC SDRAM Banks according to the specified parameters in the FMC_SDRAMInitStruct.  <br /></td></tr>
<tr class="separator:gaa8f4c1da761fa108136e65024516b4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10525c1aa09c3987c090475d12eacec3" id="r_ga10525c1aa09c3987c090475d12eacec3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga10525c1aa09c3987c090475d12eacec3">FMC_SDRAMStructInit</a> (<a class="el" href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a> *FMC_SDRAMInitStruct)</td></tr>
<tr class="memdesc:ga10525c1aa09c3987c090475d12eacec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FMC_SDRAMInitStruct member with its default value.  <br /></td></tr>
<tr class="separator:ga10525c1aa09c3987c090475d12eacec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6763066f38f41c43808431fe31d84bd0" id="r_ga6763066f38f41c43808431fe31d84bd0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6763066f38f41c43808431fe31d84bd0">FMC_SDRAMCmdConfig</a> (<a class="el" href="struct_f_m_c___s_d_r_a_m_command_type_def.html">FMC_SDRAMCommandTypeDef</a> *FMC_SDRAMCommandStruct)</td></tr>
<tr class="memdesc:ga6763066f38f41c43808431fe31d84bd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the SDRAM memory command issued when the device is accessed. <br  />
  <br /></td></tr>
<tr class="separator:ga6763066f38f41c43808431fe31d84bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8665f3d9cbf8724fb4670eb058ec088b" id="r_ga8665f3d9cbf8724fb4670eb058ec088b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8665f3d9cbf8724fb4670eb058ec088b">FMC_GetModeStatus</a> (uint32_t SDRAM_Bank)</td></tr>
<tr class="memdesc:ga8665f3d9cbf8724fb4670eb058ec088b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the indicated FMC SDRAM bank mode status.  <br /></td></tr>
<tr class="separator:ga8665f3d9cbf8724fb4670eb058ec088b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2afbfa0f4b21360afaa5072958cb32de" id="r_ga2afbfa0f4b21360afaa5072958cb32de"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2afbfa0f4b21360afaa5072958cb32de">FMC_SetRefreshCount</a> (uint32_t FMC_Count)</td></tr>
<tr class="memdesc:ga2afbfa0f4b21360afaa5072958cb32de"><td class="mdescLeft">&#160;</td><td class="mdescRight">defines the SDRAM Memory Refresh rate.  <br /></td></tr>
<tr class="separator:ga2afbfa0f4b21360afaa5072958cb32de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef0eefbb2011425035486b212fdb414" id="r_ga3ef0eefbb2011425035486b212fdb414"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3ef0eefbb2011425035486b212fdb414">FMC_SetAutoRefresh_Number</a> (uint32_t FMC_Number)</td></tr>
<tr class="memdesc:ga3ef0eefbb2011425035486b212fdb414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the Number of consecutive SDRAM Memory auto Refresh commands.  <br /></td></tr>
<tr class="separator:ga3ef0eefbb2011425035486b212fdb414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2060ee97746dfc44c6b3e6cde2dab920" id="r_ga2060ee97746dfc44c6b3e6cde2dab920"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2060ee97746dfc44c6b3e6cde2dab920">FMC_SDRAMWriteProtectionConfig</a> (uint32_t SDRAM_Bank, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga2060ee97746dfc44c6b3e6cde2dab920"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables write protection to the specified FMC SDRAM Bank.  <br /></td></tr>
<tr class="separator:ga2060ee97746dfc44c6b3e6cde2dab920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fdade651b5ee2e81b249d9ce4036671" id="r_ga2fdade651b5ee2e81b249d9ce4036671"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2fdade651b5ee2e81b249d9ce4036671">FMC_ITConfig</a> (uint32_t FMC_Bank, uint32_t FMC_IT, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga2fdade651b5ee2e81b249d9ce4036671"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified FMC interrupts.  <br /></td></tr>
<tr class="separator:ga2fdade651b5ee2e81b249d9ce4036671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c4bf0f4ed790f8e6b25e6ea8fc5706" id="r_ga96c4bf0f4ed790f8e6b25e6ea8fc5706"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga96c4bf0f4ed790f8e6b25e6ea8fc5706">FMC_GetFlagStatus</a> (uint32_t FMC_Bank, uint32_t FMC_FLAG)</td></tr>
<tr class="memdesc:ga96c4bf0f4ed790f8e6b25e6ea8fc5706"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified FMC flag is set or not.  <br /></td></tr>
<tr class="separator:ga96c4bf0f4ed790f8e6b25e6ea8fc5706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958e634cf6a19d5094b503ca3ec5a969" id="r_ga958e634cf6a19d5094b503ca3ec5a969"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga958e634cf6a19d5094b503ca3ec5a969">FMC_ClearFlag</a> (uint32_t FMC_Bank, uint32_t FMC_FLAG)</td></tr>
<tr class="memdesc:ga958e634cf6a19d5094b503ca3ec5a969"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the FMC's pending flags.  <br /></td></tr>
<tr class="separator:ga958e634cf6a19d5094b503ca3ec5a969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3bd44a2bde613ed9bc46e6de1c2a29a" id="r_gab3bd44a2bde613ed9bc46e6de1c2a29a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab3bd44a2bde613ed9bc46e6de1c2a29a">FMC_GetITStatus</a> (uint32_t FMC_Bank, uint32_t FMC_IT)</td></tr>
<tr class="memdesc:gab3bd44a2bde613ed9bc46e6de1c2a29a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified FMC interrupt has occurred or not.  <br /></td></tr>
<tr class="separator:gab3bd44a2bde613ed9bc46e6de1c2a29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ba5c3140b7fac12ddab1cf65522ca4c" id="r_ga0ba5c3140b7fac12ddab1cf65522ca4c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0ba5c3140b7fac12ddab1cf65522ca4c">FMC_ClearITPendingBit</a> (uint32_t FMC_Bank, uint32_t FMC_IT)</td></tr>
<tr class="memdesc:ga0ba5c3140b7fac12ddab1cf65522ca4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the FMC's interrupt pending bits.  <br /></td></tr>
<tr class="separator:ga0ba5c3140b7fac12ddab1cf65522ca4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gafa4dd9d47180b9e335dbd403664925e0" id="r_gafa4dd9d47180b9e335dbd403664925e0"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FMC_NORSRAMTimingInitTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafa4dd9d47180b9e335dbd403664925e0">FMC_DefaultTimingStruct</a></td></tr>
<tr class="separator:gafa4dd9d47180b9e335dbd403664925e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>FMC driver modules. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga298d32354d8909737fa2db42cec1d343" name="ga298d32354d8909737fa2db42cec1d343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga298d32354d8909737fa2db42cec1d343">&#9670;&#160;</a></span>BCR_FACCEN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BCR_FACCEN_SET&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00054">54</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fmc_8c_source.html#l00156">FMC_NORSRAMInit()</a>.</p>

</div>
</div>
<a id="ga6190926e03187065960cdbe9353632be" name="ga6190926e03187065960cdbe9353632be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6190926e03187065960cdbe9353632be">&#9670;&#160;</a></span>BCR_MBKEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BCR_MBKEN_RESET&#160;&#160;&#160;((uint32_t)0x000FFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00053">53</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fmc_8c_source.html#l00306">FMC_NORSRAMCmd()</a>.</p>

</div>
</div>
<a id="ga74722cb031b5a30c066e627474507e1e" name="ga74722cb031b5a30c066e627474507e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74722cb031b5a30c066e627474507e1e">&#9670;&#160;</a></span>BCR_MBKEN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BCR_MBKEN_SET&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00052">52</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fmc_8c_source.html#l00306">FMC_NORSRAMCmd()</a>.</p>

</div>
</div>
<a id="ga5d750aba62d7faea82ce2b133f3ba84e" name="ga5d750aba62d7faea82ce2b133f3ba84e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d750aba62d7faea82ce2b133f3ba84e">&#9670;&#160;</a></span>PCR_ECCEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_ECCEN_RESET&#160;&#160;&#160;((uint32_t)0x000FFFBF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00060">60</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fmc_8c_source.html#l00590">FMC_NANDECCCmd()</a>.</p>

</div>
</div>
<a id="ga77fb3dbb94b45bf205281a3b8c7c57db" name="ga77fb3dbb94b45bf205281a3b8c7c57db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77fb3dbb94b45bf205281a3b8c7c57db">&#9670;&#160;</a></span>PCR_ECCEN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_ECCEN_SET&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00059">59</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fmc_8c_source.html#l00590">FMC_NANDECCCmd()</a>.</p>

</div>
</div>
<a id="gaf02a07b484782f398b0684f0f0372f2f" name="gaf02a07b484782f398b0684f0f0372f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02a07b484782f398b0684f0f0372f2f">&#9670;&#160;</a></span>PCR_MEMORYTYPE_NAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_MEMORYTYPE_NAND&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00061">61</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fmc_8c_source.html#l00410">FMC_NANDInit()</a>.</p>

</div>
</div>
<a id="ga3c5233208c7403c4ab1751912519fb2b" name="ga3c5233208c7403c4ab1751912519fb2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c5233208c7403c4ab1751912519fb2b">&#9670;&#160;</a></span>PCR_PBKEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_PBKEN_RESET&#160;&#160;&#160;((uint32_t)0x000FFFFB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00058">58</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fmc_8c_source.html#l00550">FMC_NANDCmd()</a>, and <a class="el" href="stm32f4xx__fmc_8c_source.html#l00827">FMC_PCCARDCmd()</a>.</p>

</div>
</div>
<a id="ga99ff48346c662edaacb98c754dbe8ce1" name="ga99ff48346c662edaacb98c754dbe8ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99ff48346c662edaacb98c754dbe8ce1">&#9670;&#160;</a></span>PCR_PBKEN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_PBKEN_SET&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00057">57</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fmc_8c_source.html#l00550">FMC_NANDCmd()</a>, and <a class="el" href="stm32f4xx__fmc_8c_source.html#l00827">FMC_PCCARDCmd()</a>.</p>

</div>
</div>
<a id="ga97be79e962aeae9aef7adeb26b7c1663" name="ga97be79e962aeae9aef7adeb26b7c1663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97be79e962aeae9aef7adeb26b7c1663">&#9670;&#160;</a></span>SDCMR_CTB1_2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDCMR_CTB1_2_RESET&#160;&#160;&#160;((uint32_t)0x003FFFE7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00069">69</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

</div>
</div>
<a id="ga51ccbf7cf830dfeebc748d0dfc63d8e1" name="ga51ccbf7cf830dfeebc748d0dfc63d8e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51ccbf7cf830dfeebc748d0dfc63d8e1">&#9670;&#160;</a></span>SDCMR_CTB1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDCMR_CTB1_RESET&#160;&#160;&#160;((uint32_t)0x003FFFEF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00067">67</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

</div>
</div>
<a id="ga7583cc202359cad0c9a991b6500f4891" name="ga7583cc202359cad0c9a991b6500f4891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7583cc202359cad0c9a991b6500f4891">&#9670;&#160;</a></span>SDCMR_CTB2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDCMR_CTB2_RESET&#160;&#160;&#160;((uint32_t)0x003FFFF7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00068">68</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

</div>
</div>
<a id="ga91932b7d3914371044af3f0067953649" name="ga91932b7d3914371044af3f0067953649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91932b7d3914371044af3f0067953649">&#9670;&#160;</a></span>SDCR_WriteProtection_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDCR_WriteProtection_RESET&#160;&#160;&#160;((uint32_t)0x00007DFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00064">64</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fmc_8c_source.html#l01158">FMC_SDRAMWriteProtectionConfig()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga958e634cf6a19d5094b503ca3ec5a969" name="ga958e634cf6a19d5094b503ca3ec5a969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga958e634cf6a19d5094b503ca3ec5a969">&#9670;&#160;</a></span>FMC_ClearFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_ClearFlag </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_FLAG</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the FMC's pending flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank2_NAND: FMC Bank2 NAND </li>
<li>FMC_Bank3_NAND: FMC Bank3 NAND </li>
<li>FMC_Bank4_PCCARD: FMC Bank4 PCCARD </li>
<li>FMC_Bank1_SDRAM: FMC Bank1 SDRAM </li>
<li>FMC_Bank2_SDRAM: FMC Bank2 SDRAM <br  />
 </li>
</ul>
</td></tr>
    <tr><td class="paramname">FMC_FLAG</td><td>specifies the flag to clear. This parameter can be any combination of the following values: <ul>
<li>FMC_FLAG_RisingEdge: Rising edge detection Flag. </li>
<li>FMC_FLAG_Level: Level detection Flag. </li>
<li>FMC_FLAG_FallingEdge: Falling edge detection Flag. </li>
<li>FMC_FLAG_Refresh: Refresh error Flag. <br  />
 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01343">1343</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00362">FMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00363">FMC_Bank3_NAND</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00374">FMC_Bank4_PCCARD</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l01062">IS_FMC_CLEAR_FLAG</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l01055">IS_FMC_GETFLAG_BANK</a>.</p>

</div>
</div>
<a id="ga0ba5c3140b7fac12ddab1cf65522ca4c" name="ga0ba5c3140b7fac12ddab1cf65522ca4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ba5c3140b7fac12ddab1cf65522ca4c">&#9670;&#160;</a></span>FMC_ClearITPendingBit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_ClearITPendingBit </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_IT</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the FMC's interrupt pending bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank2_NAND: FMC Bank2 NAND </li>
<li>FMC_Bank3_NAND: FMC Bank3 NAND </li>
<li>FMC_Bank4_PCCARD: FMC Bank4 PCCARD </li>
<li>FMC_Bank1_SDRAM: FMC Bank1 SDRAM </li>
<li>FMC_Bank2_SDRAM: FMC Bank2 SDRAM <br  />
 </li>
</ul>
</td></tr>
    <tr><td class="paramname">FMC_IT</td><td>specifies the interrupt pending bit to clear. This parameter can be any combination of the following values: <ul>
<li>FMC_IT_RisingEdge: Rising edge detection interrupt. </li>
<li>FMC_IT_Level: Level edge detection interrupt. </li>
<li>FMC_IT_FallingEdge: Falling edge detection interrupt. </li>
<li>FMC_IT_Refresh: Refresh error detection interrupt. <br  />
 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01458">1458</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00362">FMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00363">FMC_Bank3_NAND</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00374">FMC_Bank4_PCCARD</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l01023">IS_FMC_IT</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l01029">IS_FMC_IT_BANK</a>.</p>

</div>
</div>
<a id="ga8d5d23606ce3bea136597a77f8f2e90f" name="ga8d5d23606ce3bea136597a77f8f2e90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d5d23606ce3bea136597a77f8f2e90f">&#9670;&#160;</a></span>FMC_GetECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_GetECC </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the error correction code register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank2_NAND: FMC Bank2 NAND </li>
<li>FMC_Bank3_NAND: FMC Bank3 NAND </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>Error Correction Code (ECC) value. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00629">629</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fmc_8h_source.html#l00362">FMC_Bank2_NAND</a>.</p>

</div>
</div>
<a id="ga96c4bf0f4ed790f8e6b25e6ea8fc5706" name="ga96c4bf0f4ed790f8e6b25e6ea8fc5706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c4bf0f4ed790f8e6b25e6ea8fc5706">&#9670;&#160;</a></span>FMC_GetFlagStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> FMC_GetFlagStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_FLAG</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified FMC flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank2_NAND: FMC Bank2 NAND </li>
<li>FMC_Bank3_NAND: FMC Bank3 NAND </li>
<li>FMC_Bank4_PCCARD: FMC Bank4 PCCARD </li>
<li>FMC_Bank1_SDRAM: FMC Bank1 SDRAM </li>
<li>FMC_Bank2_SDRAM: FMC Bank2 SDRAM </li>
<li>FMC_Bank1_SDRAM | FMC_Bank2_SDRAM: FMC Bank1 or Bank2 SDRAM <br  />
 </li>
</ul>
</td></tr>
    <tr><td class="paramname">FMC_FLAG</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>FMC_FLAG_RisingEdge: Rising edge detection Flag. </li>
<li>FMC_FLAG_Level: Level detection Flag. </li>
<li>FMC_FLAG_FallingEdge: Falling edge detection Flag. </li>
<li>FMC_FLAG_FEMPT: Fifo empty Flag. </li>
<li>FMC_FLAG_Refresh: Refresh error Flag. </li>
<li>FMC_FLAG_Busy: Busy status Flag. <br  />
 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of FMC_FLAG (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01287">1287</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00362">FMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00363">FMC_Bank3_NAND</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00374">FMC_Bank4_PCCARD</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l01048">IS_FMC_GET_FLAG</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l01055">IS_FMC_GETFLAG_BANK</a>, <a class="el" href="stm32f4xx_8h_source.html#l00851">RESET</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00851">SET</a>.</p>

</div>
</div>
<a id="gab3bd44a2bde613ed9bc46e6de1c2a29a" name="gab3bd44a2bde613ed9bc46e6de1c2a29a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3bd44a2bde613ed9bc46e6de1c2a29a">&#9670;&#160;</a></span>FMC_GetITStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> FMC_GetITStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_IT</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified FMC interrupt has occurred or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank2_NAND: FMC Bank2 NAND </li>
<li>FMC_Bank3_NAND: FMC Bank3 NAND </li>
<li>FMC_Bank4_PCCARD: FMC Bank4 PCCARD </li>
<li>FMC_Bank1_SDRAM: FMC Bank1 SDRAM </li>
<li>FMC_Bank2_SDRAM: FMC Bank2 SDRAM <br  />
 </li>
</ul>
</td></tr>
    <tr><td class="paramname">FMC_IT</td><td>specifies the FMC interrupt source to check. This parameter can be one of the following values: <ul>
<li>FMC_IT_RisingEdge: Rising edge detection interrupt. </li>
<li>FMC_IT_Level: Level edge detection interrupt. </li>
<li>FMC_IT_FallingEdge: Falling edge detection interrupt. </li>
<li>FMC_IT_Refresh: Refresh error detection interrupt. <br  />
 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of FMC_IT (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01386">1386</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00382">FMC_Bank1_SDRAM</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00362">FMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00383">FMC_Bank2_SDRAM</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00363">FMC_Bank3_NAND</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00374">FMC_Bank4_PCCARD</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l01024">IS_FMC_GET_IT</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l01029">IS_FMC_IT_BANK</a>, <a class="el" href="stm32f4xx_8h_source.html#l00851">RESET</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00851">SET</a>.</p>

</div>
</div>
<a id="ga8665f3d9cbf8724fb4670eb058ec088b" name="ga8665f3d9cbf8724fb4670eb058ec088b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8665f3d9cbf8724fb4670eb058ec088b">&#9670;&#160;</a></span>FMC_GetModeStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_GetModeStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>SDRAM_Bank</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the indicated FMC SDRAM bank mode status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">SDRAM_Bank</td><td>Defines the FMC SDRAM bank. This parameter can be FMC_Bank1_SDRAM or FMC_Bank2_SDRAM. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>FMC SDRAM bank mode status <br  />
 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01102">1102</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00382">FMC_Bank1_SDRAM</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00385">IS_FMC_SDRAM_BANK</a>.</p>

</div>
</div>
<a id="ga2fdade651b5ee2e81b249d9ce4036671" name="ga2fdade651b5ee2e81b249d9ce4036671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fdade651b5ee2e81b249d9ce4036671">&#9670;&#160;</a></span>FMC_ITConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_ITConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_IT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified FMC interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank2_NAND: FMC Bank2 NAND </li>
<li>FMC_Bank3_NAND: FMC Bank3 NAND </li>
<li>FMC_Bank4_PCCARD: FMC Bank4 PCCARD </li>
<li>FMC_Bank1_SDRAM: FMC Bank1 SDRAM </li>
<li>FMC_Bank2_SDRAM: FMC Bank2 SDRAM <br  />
 </li>
</ul>
</td></tr>
    <tr><td class="paramname">FMC_IT</td><td>specifies the FMC interrupt sources to be enabled or disabled. This parameter can be any combination of the following values: <ul>
<li>FMC_IT_RisingEdge: Rising edge detection interrupt. </li>
<li>FMC_IT_Level: Level edge detection interrupt. </li>
<li>FMC_IT_FallingEdge: Falling edge detection interrupt. </li>
<li>FMC_IT_Refresh: Refresh error detection interrupt. <br  />
 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified FMC interrupts. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01210">1210</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00362">FMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00363">FMC_Bank3_NAND</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00374">FMC_Bank4_PCCARD</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l01023">IS_FMC_IT</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l01029">IS_FMC_IT_BANK</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>.</p>

</div>
</div>
<a id="ga46cbc8fb470c9b0e3ef92b3d22fd929d" name="ga46cbc8fb470c9b0e3ef92b3d22fd929d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46cbc8fb470c9b0e3ef92b3d22fd929d">&#9670;&#160;</a></span>FMC_NANDCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_NANDCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified NAND Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank2_NAND: FMC Bank2 NAND </li>
<li>FMC_Bank3_NAND: FMC Bank3 NAND </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the FMC_Bank. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00550">550</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00362">FMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00365">IS_FMC_NAND_BANK</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__fmc_8c_source.html#l00058">PCR_PBKEN_RESET</a>, and <a class="el" href="stm32f4xx__fmc_8c_source.html#l00057">PCR_PBKEN_SET</a>.</p>

</div>
</div>
<a id="gac5b4f01f97763142aa3b30109644b080" name="gac5b4f01f97763142aa3b30109644b080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5b4f01f97763142aa3b30109644b080">&#9670;&#160;</a></span>FMC_NANDDeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_NANDDeInit </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>De-initializes the FMC NAND Banks registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank2_NAND: FMC Bank2 NAND </li>
<li>FMC_Bank3_NAND: FMC Bank3 NAND </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00379">379</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00362">FMC_Bank2_NAND</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00365">IS_FMC_NAND_BANK</a>.</p>

</div>
</div>
<a id="gaff3cd9fd6ad0ba655f3edc9af9d2960a" name="gaff3cd9fd6ad0ba655f3edc9af9d2960a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff3cd9fd6ad0ba655f3edc9af9d2960a">&#9670;&#160;</a></span>FMC_NANDECCCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_NANDECCCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the FMC NAND ECC feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank2_NAND: FMC Bank2 NAND </li>
<li>FMC_Bank3_NAND: FMC Bank3 NAND </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the FMC NAND ECC feature. <br  />
 This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00590">590</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00362">FMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00365">IS_FMC_NAND_BANK</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__fmc_8c_source.html#l00060">PCR_ECCEN_RESET</a>, and <a class="el" href="stm32f4xx__fmc_8c_source.html#l00059">PCR_ECCEN_SET</a>.</p>

</div>
</div>
<a id="ga9c29c9aa941b287029d82677fa3dfa17" name="ga9c29c9aa941b287029d82677fa3dfa17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c29c9aa941b287029d82677fa3dfa17">&#9670;&#160;</a></span>FMC_NANDInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_NANDInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_m_c___n_a_n_d_init_type_def.html">FMC_NANDInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FMC_NANDInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FMC NAND Banks according to the specified parameters in the FMC_NANDInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_NANDInitStruct</td><td>: pointer to a <a class="el" href="struct_f_m_c___n_a_n_d_init_type_def.html" title="FMC NAND Init structure definition.">FMC_NANDInitTypeDef</a> structure that contains the configuration information for the FMC NAND specified Banks. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00410">410</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00209">FMC_NANDInitTypeDef::FMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00184">FMC_NANDInitTypeDef::FMC_Bank</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00362">FMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00207">FMC_NANDInitTypeDef::FMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00193">FMC_NANDInitTypeDef::FMC_ECC</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00196">FMC_NANDInitTypeDef::FMC_ECCPageSize</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00172">FMC_NAND_PCCARDTimingInitTypeDef::FMC_HiZSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00165">FMC_NAND_PCCARDTimingInitTypeDef::FMC_HoldSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00190">FMC_NANDInitTypeDef::FMC_MemoryDataWidth</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00153">FMC_NAND_PCCARDTimingInitTypeDef::FMC_SetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00203">FMC_NANDInitTypeDef::FMC_TARSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00199">FMC_NANDInitTypeDef::FMC_TCLRSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00187">FMC_NANDInitTypeDef::FMC_Waitfeature</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00159">FMC_NAND_PCCARDTimingInitTypeDef::FMC_WaitSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00665">IS_FMC_ECC_STATE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00681">IS_FMC_ECCPAGE_SIZE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00734">IS_FMC_HIZ_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00726">IS_FMC_HOLD_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00365">IS_FMC_NAND_BANK</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00653">IS_FMC_NAND_MEMORY_WIDTH</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00710">IS_FMC_SETUP_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00702">IS_FMC_TAR_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00694">IS_FMC_TCLR_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00641">IS_FMC_WAIT_FEATURE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00718">IS_FMC_WAIT_TIME</a>, and <a class="el" href="stm32f4xx__fmc_8c_source.html#l00061">PCR_MEMORYTYPE_NAND</a>.</p>

</div>
</div>
<a id="ga86378cc9a399d98341947de31de6ca38" name="ga86378cc9a399d98341947de31de6ca38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86378cc9a399d98341947de31de6ca38">&#9670;&#160;</a></span>FMC_NANDStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_NANDStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_m_c___n_a_n_d_init_type_def.html">FMC_NANDInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FMC_NANDInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FMC_NANDInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_NANDInitStruct</td><td>pointer to a <a class="el" href="struct_f_m_c___n_a_n_d_init_type_def.html" title="FMC NAND Init structure definition.">FMC_NANDInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00521">521</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fmc_8h_source.html#l00209">FMC_NANDInitTypeDef::FMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00184">FMC_NANDInitTypeDef::FMC_Bank</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00362">FMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00207">FMC_NANDInitTypeDef::FMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00193">FMC_NANDInitTypeDef::FMC_ECC</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00662">FMC_ECC_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00196">FMC_NANDInitTypeDef::FMC_ECCPageSize</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00674">FMC_ECCPageSize_256Bytes</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00172">FMC_NAND_PCCARDTimingInitTypeDef::FMC_HiZSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00165">FMC_NAND_PCCARDTimingInitTypeDef::FMC_HoldSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00190">FMC_NANDInitTypeDef::FMC_MemoryDataWidth</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00651">FMC_NAND_MemoryDataWidth_16b</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00153">FMC_NAND_PCCARDTimingInitTypeDef::FMC_SetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00203">FMC_NANDInitTypeDef::FMC_TARSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00199">FMC_NANDInitTypeDef::FMC_TCLRSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00187">FMC_NANDInitTypeDef::FMC_Waitfeature</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00638">FMC_Waitfeature_Disable</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00159">FMC_NAND_PCCARDTimingInitTypeDef::FMC_WaitSetupTime</a>.</p>

</div>
</div>
<a id="ga8f54c7882b41fa5ac2f43caf3a4f2f1a" name="ga8f54c7882b41fa5ac2f43caf3a4f2f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f54c7882b41fa5ac2f43caf3a4f2f1a">&#9670;&#160;</a></span>FMC_NORSRAMCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_NORSRAMCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified NOR/SRAM Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank1_NORSRAM1: FMC Bank1 NOR/SRAM1 <br  />
 </li>
<li>FMC_Bank1_NORSRAM2: FMC Bank1 NOR/SRAM2 </li>
<li>FMC_Bank1_NORSRAM3: FMC Bank1 NOR/SRAM3 </li>
<li>FMC_Bank1_NORSRAM4: FMC Bank1 NOR/SRAM4 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the FMC_Bank. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00306">306</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8c_source.html#l00053">BCR_MBKEN_RESET</a>, <a class="el" href="stm32f4xx__fmc_8c_source.html#l00052">BCR_MBKEN_SET</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00351">IS_FMC_NORSRAM_BANK</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>.</p>

</div>
</div>
<a id="ga749f92c3e2da92108640a24219bcbdb2" name="ga749f92c3e2da92108640a24219bcbdb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga749f92c3e2da92108640a24219bcbdb2">&#9670;&#160;</a></span>FMC_NORSRAMDeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_NORSRAMDeInit </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>De-initializes the FMC NOR/SRAM Banks registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank1_NORSRAM1: FMC Bank1 NOR/SRAM1 <br  />
 </li>
<li>FMC_Bank1_NORSRAM2: FMC Bank1 NOR/SRAM2 </li>
<li>FMC_Bank1_NORSRAM3: FMC Bank1 NOR/SRAM3 </li>
<li>FMC_Bank1_NORSRAM4: FMC Bank1 NOR/SRAM4 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00129">129</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00346">FMC_Bank1_NORSRAM1</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00351">IS_FMC_NORSRAM_BANK</a>.</p>

</div>
</div>
<a id="gae40ccb4f667c0242c737140103cc7ad0" name="gae40ccb4f667c0242c737140103cc7ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae40ccb4f667c0242c737140103cc7ad0">&#9670;&#160;</a></span>FMC_NORSRAMInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_NORSRAMInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FMC_NORSRAMInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FMC NOR/SRAM Banks according to the specified parameters in the FMC_NORSRAMInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_NORSRAMInitStruct</td><td>: pointer to a <a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html" title="FMC NOR/SRAM Init structure definition.">FMC_NORSRAMInitTypeDef</a> structure that contains the configuration information for the FMC NOR/SRAM specified Banks. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00156">156</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8c_source.html#l00054">BCR_FACCEN_SET</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00080">FMC_NORSRAMTimingInitTypeDef::FMC_AccessMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00053">FMC_NORSRAMTimingInitTypeDef::FMC_AddressHoldTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00048">FMC_NORSRAMTimingInitTypeDef::FMC_AddressSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00130">FMC_NORSRAMInitTypeDef::FMC_AsynchronousWait</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00089">FMC_NORSRAMInitTypeDef::FMC_Bank</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00346">FMC_Bank1_NORSRAM1</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00103">FMC_NORSRAMInitTypeDef::FMC_BurstAccessMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00445">FMC_BurstAccessMode_Enable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00063">FMC_NORSRAMTimingInitTypeDef::FMC_BusTurnAroundDuration</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00555">FMC_CClock_SyncAsync</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00068">FMC_NORSRAMTimingInitTypeDef::FMC_CLKDivision</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00137">FMC_NORSRAMInitTypeDef::FMC_ContinousClock</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00092">FMC_NORSRAMInitTypeDef::FMC_DataAddressMux</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00072">FMC_NORSRAMTimingInitTypeDef::FMC_DataLatency</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00058">FMC_NORSRAMTimingInitTypeDef::FMC_DataSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00127">FMC_NORSRAMInitTypeDef::FMC_ExtendedMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00529">FMC_ExtendedMode_Enable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00100">FMC_NORSRAMInitTypeDef::FMC_MemoryDataWidth</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00096">FMC_NORSRAMInitTypeDef::FMC_MemoryType</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00416">FMC_MemoryType_NOR</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00143">FMC_NORSRAMInitTypeDef::FMC_ReadWriteTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00123">FMC_NORSRAMInitTypeDef::FMC_WaitSignal</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00115">FMC_NORSRAMInitTypeDef::FMC_WaitSignalActive</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00107">FMC_NORSRAMInitTypeDef::FMC_WaitSignalPolarity</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00111">FMC_NORSRAMInitTypeDef::FMC_WrapMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00134">FMC_NORSRAMInitTypeDef::FMC_WriteBurst</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00120">FMC_NORSRAMInitTypeDef::FMC_WriteOperation</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00145">FMC_NORSRAMInitTypeDef::FMC_WriteTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00619">IS_FMC_ACCESS_MODE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00574">IS_FMC_ADDRESS_HOLD_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00566">IS_FMC_ADDRESS_SETUP_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00459">IS_FMC_ASYNWAIT</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00447">IS_FMC_BURSTMODE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00598">IS_FMC_CLK_DIV</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00557">IS_FMC_CONTINOUS_CLOCK</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00606">IS_FMC_DATA_LATENCY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00582">IS_FMC_DATASETUP_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00531">IS_FMC_EXTENDED_MODE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00418">IS_FMC_MEMORY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00404">IS_FMC_MUX</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00351">IS_FMC_NORSRAM_BANK</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00433">IS_FMC_NORSRAM_MEMORY_WIDTH</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00590">IS_FMC_TURNAROUND_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00471">IS_FMC_WAIT_POLARITY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00495">IS_FMC_WAIT_SIGNAL_ACTIVE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00519">IS_FMC_WAITE_SIGNAL</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00483">IS_FMC_WRAP_MODE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00544">IS_FMC_WRITE_BURST</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00507">IS_FMC_WRITE_OPERATION</a>.</p>

</div>
</div>
<a id="gad2795ba520c62d1232741e7f9c5db987" name="gad2795ba520c62d1232741e7f9c5db987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2795ba520c62d1232741e7f9c5db987">&#9670;&#160;</a></span>FMC_NORSRAMStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_NORSRAMStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FMC_NORSRAMInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FMC_NORSRAMInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_NORSRAMInitStruct</td><td>pointer to a <a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html" title="FMC NOR/SRAM Init structure definition.">FMC_NORSRAMInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00273">273</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fmc_8h_source.html#l00130">FMC_NORSRAMInitTypeDef::FMC_AsynchronousWait</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00456">FMC_AsynchronousWait_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00089">FMC_NORSRAMInitTypeDef::FMC_Bank</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00346">FMC_Bank1_NORSRAM1</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00103">FMC_NORSRAMInitTypeDef::FMC_BurstAccessMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00444">FMC_BurstAccessMode_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00554">FMC_CClock_SyncOnly</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00137">FMC_NORSRAMInitTypeDef::FMC_ContinousClock</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00092">FMC_NORSRAMInitTypeDef::FMC_DataAddressMux</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00402">FMC_DataAddressMux_Enable</a>, <a class="el" href="stm32f4xx__fmc_8c_source.html#l00042">FMC_DefaultTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00127">FMC_NORSRAMInitTypeDef::FMC_ExtendedMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00528">FMC_ExtendedMode_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00100">FMC_NORSRAMInitTypeDef::FMC_MemoryDataWidth</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00096">FMC_NORSRAMInitTypeDef::FMC_MemoryType</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00414">FMC_MemoryType_SRAM</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00430">FMC_NORSRAM_MemoryDataWidth_16b</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00143">FMC_NORSRAMInitTypeDef::FMC_ReadWriteTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00123">FMC_NORSRAMInitTypeDef::FMC_WaitSignal</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00517">FMC_WaitSignal_Enable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00115">FMC_NORSRAMInitTypeDef::FMC_WaitSignalActive</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00492">FMC_WaitSignalActive_BeforeWaitState</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00107">FMC_NORSRAMInitTypeDef::FMC_WaitSignalPolarity</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00468">FMC_WaitSignalPolarity_Low</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00111">FMC_NORSRAMInitTypeDef::FMC_WrapMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00480">FMC_WrapMode_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00134">FMC_NORSRAMInitTypeDef::FMC_WriteBurst</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00541">FMC_WriteBurst_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00120">FMC_NORSRAMInitTypeDef::FMC_WriteOperation</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00505">FMC_WriteOperation_Enable</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00145">FMC_NORSRAMInitTypeDef::FMC_WriteTimingStruct</a>.</p>

</div>
</div>
<a id="gacc7822ea3bec955244830a11107dca56" name="gacc7822ea3bec955244830a11107dca56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc7822ea3bec955244830a11107dca56">&#9670;&#160;</a></span>FMC_PCCARDCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_PCCARDCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the PCCARD Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the PCCARD Memory Bank. <br  />
 This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00827">827</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__fmc_8c_source.html#l00058">PCR_PBKEN_RESET</a>, and <a class="el" href="stm32f4xx__fmc_8c_source.html#l00057">PCR_PBKEN_SET</a>.</p>

</div>
</div>
<a id="gac2baadf965a2ce6593809f47e8251f80" name="gac2baadf965a2ce6593809f47e8251f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2baadf965a2ce6593809f47e8251f80">&#9670;&#160;</a></span>FMC_PCCARDDeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_PCCARDDeInit </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>De-initializes the FMC PCCARD Bank registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td><br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00693">693</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

</div>
</div>
<a id="gab059d9104d57a7778fa09582ff39ced5" name="gab059d9104d57a7778fa09582ff39ced5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab059d9104d57a7778fa09582ff39ced5">&#9670;&#160;</a></span>FMC_PCCARDInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_PCCARDInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html">FMC_PCCARDInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FMC_PCCARDInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FMC PCCARD Bank according to the specified parameters in the FMC_PCCARDInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_PCCARDInitStruct</td><td>: pointer to a <a class="el" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html" title="FMC PCCARD Init structure definition.">FMC_PCCARDInitTypeDef</a> structure that contains the configuration information for the FMC PCCARD Bank. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00710">710</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00232">FMC_PCCARDInitTypeDef::FMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00230">FMC_PCCARDInitTypeDef::FMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00172">FMC_NAND_PCCARDTimingInitTypeDef::FMC_HiZSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00165">FMC_NAND_PCCARDTimingInitTypeDef::FMC_HoldSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00234">FMC_PCCARDInitTypeDef::FMC_IOSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00651">FMC_NAND_MemoryDataWidth_16b</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00153">FMC_NAND_PCCARDTimingInitTypeDef::FMC_SetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00225">FMC_PCCARDInitTypeDef::FMC_TARSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00221">FMC_PCCARDInitTypeDef::FMC_TCLRSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00218">FMC_PCCARDInitTypeDef::FMC_Waitfeature</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00159">FMC_NAND_PCCARDTimingInitTypeDef::FMC_WaitSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00734">IS_FMC_HIZ_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00726">IS_FMC_HOLD_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00710">IS_FMC_SETUP_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00702">IS_FMC_TAR_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00694">IS_FMC_TCLR_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00641">IS_FMC_WAIT_FEATURE</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00718">IS_FMC_WAIT_TIME</a>.</p>

</div>
</div>
<a id="ga66b705a5d9641b7e11eb04a55f71aa15" name="ga66b705a5d9641b7e11eb04a55f71aa15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66b705a5d9641b7e11eb04a55f71aa15">&#9670;&#160;</a></span>FMC_PCCARDStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_PCCARDStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html">FMC_PCCARDInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FMC_PCCARDInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FMC_PCCARDInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_PCCARDInitStruct</td><td>pointer to a <a class="el" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html" title="FMC PCCARD Init structure definition.">FMC_PCCARDInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00801">801</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fmc_8h_source.html#l00232">FMC_PCCARDInitTypeDef::FMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00230">FMC_PCCARDInitTypeDef::FMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00172">FMC_NAND_PCCARDTimingInitTypeDef::FMC_HiZSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00165">FMC_NAND_PCCARDTimingInitTypeDef::FMC_HoldSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00234">FMC_PCCARDInitTypeDef::FMC_IOSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00153">FMC_NAND_PCCARDTimingInitTypeDef::FMC_SetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00225">FMC_PCCARDInitTypeDef::FMC_TARSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00221">FMC_PCCARDInitTypeDef::FMC_TCLRSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00218">FMC_PCCARDInitTypeDef::FMC_Waitfeature</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00638">FMC_Waitfeature_Disable</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00159">FMC_NAND_PCCARDTimingInitTypeDef::FMC_WaitSetupTime</a>.</p>

</div>
</div>
<a id="ga6763066f38f41c43808431fe31d84bd0" name="ga6763066f38f41c43808431fe31d84bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6763066f38f41c43808431fe31d84bd0">&#9670;&#160;</a></span>FMC_SDRAMCmdConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_SDRAMCmdConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_m_c___s_d_r_a_m_command_type_def.html">FMC_SDRAMCommandTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FMC_SDRAMCommandStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the SDRAM memory command issued when the device is accessed. <br  />
 </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_SDRAMCommandStruct</td><td>pointer to a <a class="el" href="struct_f_m_c___s_d_r_a_m_command_type_def.html" title="Command parameters for FMC SDRAM Banks.">FMC_SDRAMCommandTypeDef</a> structure which will be configured. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01076">1076</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00286">FMC_SDRAMCommandTypeDef::FMC_AutoRefreshNumber</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00280">FMC_SDRAMCommandTypeDef::FMC_CommandMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00283">FMC_SDRAMCommandTypeDef::FMC_CommandTarget</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00290">FMC_SDRAMCommandTypeDef::FMC_ModeRegisterDefinition</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00979">IS_FMC_AUTOREFRESH_NUMBER</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00949">IS_FMC_COMMAND_MODE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00968">IS_FMC_COMMAND_TARGET</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00988">IS_FMC_MODE_REGISTER</a>.</p>

</div>
</div>
<a id="gaddde08b12c908eb9681641b1eeb455bb" name="gaddde08b12c908eb9681641b1eeb455bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddde08b12c908eb9681641b1eeb455bb">&#9670;&#160;</a></span>FMC_SDRAMDeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_SDRAMDeInit </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>De-initializes the FMC SDRAM Banks registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank1_SDRAM: FMC Bank1 SDRAM </li>
<li>FMC_Bank2_SDRAM: FMC Bank2 SDRAM </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00899">899</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00385">IS_FMC_SDRAM_BANK</a>.</p>

</div>
</div>
<a id="gaa8f4c1da761fa108136e65024516b4f9" name="gaa8f4c1da761fa108136e65024516b4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8f4c1da761fa108136e65024516b4f9">&#9670;&#160;</a></span>FMC_SDRAMInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_SDRAMInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FMC_SDRAMInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FMC SDRAM Banks according to the specified parameters in the FMC_SDRAMInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_SDRAMInitStruct</td><td>: pointer to a <a class="el" href="struct_f_m_c___s_d_r_a_m_init_type_def.html" title="FMC SDRAM Init structure definition.">FMC_SDRAMInitTypeDef</a> structure that contains the configuration information for the FMC SDRAM specified Banks. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00919">919</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00300">FMC_SDRAMInitTypeDef::FMC_Bank</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00382">FMC_Bank1_SDRAM</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00315">FMC_SDRAMInitTypeDef::FMC_CASLatency</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00303">FMC_SDRAMInitTypeDef::FMC_ColumnBitsNumber</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00247">FMC_SDRAMTimingInitTypeDef::FMC_ExitSelfRefreshDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00312">FMC_SDRAMInitTypeDef::FMC_InternalBankNumber</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00243">FMC_SDRAMTimingInitTypeDef::FMC_LoadToActiveDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00267">FMC_SDRAMTimingInitTypeDef::FMC_RCDDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00325">FMC_SDRAMInitTypeDef::FMC_ReadBurst</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00329">FMC_SDRAMInitTypeDef::FMC_ReadPipeDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00306">FMC_SDRAMInitTypeDef::FMC_RowBitsNumber</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00255">FMC_SDRAMTimingInitTypeDef::FMC_RowCycleDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00263">FMC_SDRAMTimingInitTypeDef::FMC_RPDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00321">FMC_SDRAMInitTypeDef::FMC_SDClockPeriod</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00309">FMC_SDRAMInitTypeDef::FMC_SDMemoryDataWidth</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00332">FMC_SDRAMInitTypeDef::FMC_SDRAMTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00251">FMC_SDRAMTimingInitTypeDef::FMC_SelfRefreshTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00318">FMC_SDRAMInitTypeDef::FMC_WriteProtection</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00260">FMC_SDRAMTimingInitTypeDef::FMC_WriteRecoveryTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00816">IS_FMC_CAS_LATENCY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00756">IS_FMC_COLUMNBITS_NUMBER</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00892">IS_FMC_EXITSELFREFRESH_DELAY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00801">IS_FMC_INTERNALBANK_NUMBER</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00884">IS_FMC_LOADTOACTIVE_DELAY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00932">IS_FMC_RCD_DELAY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00859">IS_FMC_READ_BURST</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00873">IS_FMC_READPIPE_DELAY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00772">IS_FMC_ROWBITS_NUMBER</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00908">IS_FMC_ROWCYCLE_DELAY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00924">IS_FMC_RP_DELAY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00845">IS_FMC_SDCLOCK_PERIOD</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00787">IS_FMC_SDMEMORY_WIDTH</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00385">IS_FMC_SDRAM_BANK</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00900">IS_FMC_SELFREFRESH_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00830">IS_FMC_WRITE_PROTECTION</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00916">IS_FMC_WRITE_RECOVERY_TIME</a>.</p>

</div>
</div>
<a id="ga10525c1aa09c3987c090475d12eacec3" name="ga10525c1aa09c3987c090475d12eacec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10525c1aa09c3987c090475d12eacec3">&#9670;&#160;</a></span>FMC_SDRAMStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_SDRAMStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FMC_SDRAMInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FMC_SDRAMInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_SDRAMInitStruct</td><td>pointer to a <a class="el" href="struct_f_m_c___s_d_r_a_m_init_type_def.html" title="FMC SDRAM Init structure definition.">FMC_SDRAMInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01046">1046</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fmc_8h_source.html#l00300">FMC_SDRAMInitTypeDef::FMC_Bank</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00382">FMC_Bank1_SDRAM</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00812">FMC_CAS_Latency_1</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00315">FMC_SDRAMInitTypeDef::FMC_CASLatency</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00751">FMC_ColumnBits_Number_8b</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00303">FMC_SDRAMInitTypeDef::FMC_ColumnBitsNumber</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00247">FMC_SDRAMTimingInitTypeDef::FMC_ExitSelfRefreshDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00799">FMC_InternalBank_Number_4</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00312">FMC_SDRAMInitTypeDef::FMC_InternalBankNumber</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00243">FMC_SDRAMTimingInitTypeDef::FMC_LoadToActiveDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00267">FMC_SDRAMTimingInitTypeDef::FMC_RCDDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00856">FMC_Read_Burst_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00325">FMC_SDRAMInitTypeDef::FMC_ReadBurst</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00869">FMC_ReadPipe_Delay_0</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00329">FMC_SDRAMInitTypeDef::FMC_ReadPipeDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00768">FMC_RowBits_Number_11b</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00306">FMC_SDRAMInitTypeDef::FMC_RowBitsNumber</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00255">FMC_SDRAMTimingInitTypeDef::FMC_RowCycleDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00263">FMC_SDRAMTimingInitTypeDef::FMC_RPDelay</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00841">FMC_SDClock_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00321">FMC_SDRAMInitTypeDef::FMC_SDClockPeriod</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00784">FMC_SDMemory_Width_16b</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00309">FMC_SDRAMInitTypeDef::FMC_SDMemoryDataWidth</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00332">FMC_SDRAMInitTypeDef::FMC_SDRAMTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00251">FMC_SDRAMTimingInitTypeDef::FMC_SelfRefreshTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00828">FMC_Write_Protection_Enable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00318">FMC_SDRAMInitTypeDef::FMC_WriteProtection</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00260">FMC_SDRAMTimingInitTypeDef::FMC_WriteRecoveryTime</a>.</p>

</div>
</div>
<a id="ga2060ee97746dfc44c6b3e6cde2dab920" name="ga2060ee97746dfc44c6b3e6cde2dab920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2060ee97746dfc44c6b3e6cde2dab920">&#9670;&#160;</a></span>FMC_SDRAMWriteProtectionConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_SDRAMWriteProtectionConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>SDRAM_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables write protection to the specified FMC SDRAM Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">SDRAM_Bank</td><td>Defines the FMC SDRAM bank. This parameter can be FMC_Bank1_SDRAM or FMC_Bank2_SDRAM. <br  />
 </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the write protection flag. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01158">1158</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00828">FMC_Write_Protection_Enable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00385">IS_FMC_SDRAM_BANK</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, and <a class="el" href="stm32f4xx__fmc_8c_source.html#l00064">SDCR_WriteProtection_RESET</a>.</p>

</div>
</div>
<a id="ga3ef0eefbb2011425035486b212fdb414" name="ga3ef0eefbb2011425035486b212fdb414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef0eefbb2011425035486b212fdb414">&#9670;&#160;</a></span>FMC_SetAutoRefresh_Number()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_SetAutoRefresh_Number </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Number</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the Number of consecutive SDRAM Memory auto Refresh commands. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Number</td><td>specifies the auto Refresh number. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01142">1142</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00979">IS_FMC_AUTOREFRESH_NUMBER</a>.</p>

</div>
</div>
<a id="ga2afbfa0f4b21360afaa5072958cb32de" name="ga2afbfa0f4b21360afaa5072958cb32de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2afbfa0f4b21360afaa5072958cb32de">&#9670;&#160;</a></span>FMC_SetRefreshCount()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_SetRefreshCount </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Count</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>defines the SDRAM Memory Refresh rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Count</td><td>specifies the Refresh timer count. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l01128">1128</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l01072">IS_FMC_REFRESH_COUNT</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gafa4dd9d47180b9e335dbd403664925e0" name="gafa4dd9d47180b9e335dbd403664925e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa4dd9d47180b9e335dbd403664925e0">&#9670;&#160;</a></span>FMC_DefaultTimingStruct</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FMC_NORSRAMTimingInitTypeDef</a> FMC_DefaultTimingStruct</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {0x0F, </div>
<div class="line">                                                              0x0F, </div>
<div class="line">                                                              0xFF, </div>
<div class="line">                                                              0x0F, </div>
<div class="line">                                                              0x0F, </div>
<div class="line">                                                              0x0F, </div>
<div class="line">                                                              <a class="code hl_define" href="group___f_m_c___access___mode.html#ga8eb0afb97ccf5090851a43547bba0599">FMC_AccessMode_A</a> </div>
<div class="line">                                                              }</div>
<div class="ttc" id="agroup___f_m_c___access___mode_html_ga8eb0afb97ccf5090851a43547bba0599"><div class="ttname"><a href="group___f_m_c___access___mode.html#ga8eb0afb97ccf5090851a43547bba0599">FMC_AccessMode_A</a></div><div class="ttdeci">#define FMC_AccessMode_A</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00614">stm32f4xx_fmc.h:614</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00042">42</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fmc_8c_source.html#l00273">FMC_NORSRAMStructInit()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
