ARM GAS  /tmp/ccBCbWFT.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f3xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB123:
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * @file         stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f3xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f3xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f3xx_hal_msp.c ****   *
  17:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f3xx_hal_msp.c ****   */
  19:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f3xx_hal_msp.c **** 
  21:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f3xx_hal_msp.c **** 
  25:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f3xx_hal_msp.c **** 
  27:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f3xx_hal_msp.c **** 
  30:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccBCbWFT.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** 
  32:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f3xx_hal_msp.c **** 
  35:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f3xx_hal_msp.c **** 
  37:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f3xx_hal_msp.c **** 
  40:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f3xx_hal_msp.c **** 
  42:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f3xx_hal_msp.c **** 
  45:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f3xx_hal_msp.c **** 
  47:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f3xx_hal_msp.c **** 
  50:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f3xx_hal_msp.c **** 
  52:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f3xx_hal_msp.c **** 
  55:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f3xx_hal_msp.c **** 
  57:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f3xx_hal_msp.c **** 
  59:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f3xx_hal_msp.c **** 
  61:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f3xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f3xx_hal_msp.c ****   */
  65:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f3xx_hal_msp.c **** 
  69:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f3xx_hal_msp.c **** 
  71:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 71 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 71 3 view .LVU2
  39              		.loc 1 71 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 9A69     		ldr	r2, [r3, #24]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 9A61     		str	r2, [r3, #24]
  44              		.loc 1 71 3 view .LVU4
ARM GAS  /tmp/ccBCbWFT.s 			page 3


  45 000c 9A69     		ldr	r2, [r3, #24]
  46 000e 02F00102 		and	r2, r2, #1
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 71 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 72 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 72 3 view .LVU8
  55              		.loc 1 72 3 view .LVU9
  56 0016 DA69     		ldr	r2, [r3, #28]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c DA61     		str	r2, [r3, #28]
  59              		.loc 1 72 3 view .LVU10
  60 001e DB69     		ldr	r3, [r3, #28]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 72 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f3xx_hal_msp.c **** 
  74:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f3xx_hal_msp.c **** 
  76:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f3xx_hal_msp.c **** 
  78:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f3xx_hal_msp.c **** }
  67              		.loc 1 79 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE123:
  79              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_I2C_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_I2C_MspInit:
  87              	.LVL0:
  88              	.LFB124:
  80:Core/Src/stm32f3xx_hal_msp.c **** 
  81:Core/Src/stm32f3xx_hal_msp.c **** /**
  82:Core/Src/stm32f3xx_hal_msp.c **** * @brief I2C MSP Initialization
  83:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f3xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  85:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f3xx_hal_msp.c **** */
ARM GAS  /tmp/ccBCbWFT.s 			page 4


  87:Core/Src/stm32f3xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  88:Core/Src/stm32f3xx_hal_msp.c **** {
  89              		.loc 1 88 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 88 1 is_stmt 0 view .LVU15
  94 0000 10B5     		push	{r4, lr}
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 4, -8
  97              		.cfi_offset 14, -4
  98 0002 88B0     		sub	sp, sp, #32
  99              		.cfi_def_cfa_offset 40
  89:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 100              		.loc 1 89 3 is_stmt 1 view .LVU16
 101              		.loc 1 89 20 is_stmt 0 view .LVU17
 102 0004 0023     		movs	r3, #0
 103 0006 0393     		str	r3, [sp, #12]
 104 0008 0493     		str	r3, [sp, #16]
 105 000a 0593     		str	r3, [sp, #20]
 106 000c 0693     		str	r3, [sp, #24]
 107 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f3xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 108              		.loc 1 90 3 is_stmt 1 view .LVU18
 109              		.loc 1 90 10 is_stmt 0 view .LVU19
 110 0010 0268     		ldr	r2, [r0]
 111              		.loc 1 90 5 view .LVU20
 112 0012 124B     		ldr	r3, .L9
 113 0014 9A42     		cmp	r2, r3
 114 0016 01D0     		beq	.L8
 115              	.LVL1:
 116              	.L5:
  91:Core/Src/stm32f3xx_hal_msp.c ****   {
  92:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  93:Core/Src/stm32f3xx_hal_msp.c **** 
  94:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  95:Core/Src/stm32f3xx_hal_msp.c **** 
  96:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  98:Core/Src/stm32f3xx_hal_msp.c ****     PB6     ------> I2C1_SCL
  99:Core/Src/stm32f3xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 100:Core/Src/stm32f3xx_hal_msp.c ****     */
 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 108:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 109:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 110:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 111:Core/Src/stm32f3xx_hal_msp.c **** 
 112:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 113:Core/Src/stm32f3xx_hal_msp.c ****   }
 114:Core/Src/stm32f3xx_hal_msp.c **** 
 115:Core/Src/stm32f3xx_hal_msp.c **** }
ARM GAS  /tmp/ccBCbWFT.s 			page 5


 117              		.loc 1 115 1 view .LVU21
 118 0018 08B0     		add	sp, sp, #32
 119              		.cfi_remember_state
 120              		.cfi_def_cfa_offset 8
 121              		@ sp needed
 122 001a 10BD     		pop	{r4, pc}
 123              	.LVL2:
 124              	.L8:
 125              		.cfi_restore_state
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 126              		.loc 1 96 5 is_stmt 1 view .LVU22
 127              	.LBB4:
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 128              		.loc 1 96 5 view .LVU23
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 129              		.loc 1 96 5 view .LVU24
 130 001c 104C     		ldr	r4, .L9+4
 131 001e 6369     		ldr	r3, [r4, #20]
 132 0020 43F48023 		orr	r3, r3, #262144
 133 0024 6361     		str	r3, [r4, #20]
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 134              		.loc 1 96 5 view .LVU25
 135 0026 6369     		ldr	r3, [r4, #20]
 136 0028 03F48023 		and	r3, r3, #262144
 137 002c 0193     		str	r3, [sp, #4]
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 138              		.loc 1 96 5 view .LVU26
 139 002e 019B     		ldr	r3, [sp, #4]
 140              	.LBE4:
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 141              		.loc 1 96 5 view .LVU27
 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 142              		.loc 1 101 5 view .LVU28
 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 143              		.loc 1 101 25 is_stmt 0 view .LVU29
 144 0030 C023     		movs	r3, #192
 145 0032 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 146              		.loc 1 102 5 is_stmt 1 view .LVU30
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 147              		.loc 1 102 26 is_stmt 0 view .LVU31
 148 0034 1223     		movs	r3, #18
 149 0036 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 150              		.loc 1 103 5 is_stmt 1 view .LVU32
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 151              		.loc 1 104 5 view .LVU33
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 152              		.loc 1 104 27 is_stmt 0 view .LVU34
 153 0038 0323     		movs	r3, #3
 154 003a 0693     		str	r3, [sp, #24]
 105:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 155              		.loc 1 105 5 is_stmt 1 view .LVU35
 105:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 156              		.loc 1 105 31 is_stmt 0 view .LVU36
 157 003c 0423     		movs	r3, #4
 158 003e 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/ccBCbWFT.s 			page 6


 106:Core/Src/stm32f3xx_hal_msp.c **** 
 159              		.loc 1 106 5 is_stmt 1 view .LVU37
 160 0040 03A9     		add	r1, sp, #12
 161 0042 0848     		ldr	r0, .L9+8
 162              	.LVL3:
 106:Core/Src/stm32f3xx_hal_msp.c **** 
 163              		.loc 1 106 5 is_stmt 0 view .LVU38
 164 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 165              	.LVL4:
 109:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 166              		.loc 1 109 5 is_stmt 1 view .LVU39
 167              	.LBB5:
 109:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 168              		.loc 1 109 5 view .LVU40
 109:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 169              		.loc 1 109 5 view .LVU41
 170 0048 E369     		ldr	r3, [r4, #28]
 171 004a 43F40013 		orr	r3, r3, #2097152
 172 004e E361     		str	r3, [r4, #28]
 109:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 173              		.loc 1 109 5 view .LVU42
 174 0050 E369     		ldr	r3, [r4, #28]
 175 0052 03F40013 		and	r3, r3, #2097152
 176 0056 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 177              		.loc 1 109 5 view .LVU43
 178 0058 029B     		ldr	r3, [sp, #8]
 179              	.LBE5:
 109:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 180              		.loc 1 109 5 view .LVU44
 181              		.loc 1 115 1 is_stmt 0 view .LVU45
 182 005a DDE7     		b	.L5
 183              	.L10:
 184              		.align	2
 185              	.L9:
 186 005c 00540040 		.word	1073763328
 187 0060 00100240 		.word	1073876992
 188 0064 00040048 		.word	1207960576
 189              		.cfi_endproc
 190              	.LFE124:
 192              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 193              		.align	1
 194              		.global	HAL_I2C_MspDeInit
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 199              	HAL_I2C_MspDeInit:
 200              	.LVL5:
 201              	.LFB125:
 116:Core/Src/stm32f3xx_hal_msp.c **** 
 117:Core/Src/stm32f3xx_hal_msp.c **** /**
 118:Core/Src/stm32f3xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 119:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 120:Core/Src/stm32f3xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 121:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 122:Core/Src/stm32f3xx_hal_msp.c **** */
 123:Core/Src/stm32f3xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
ARM GAS  /tmp/ccBCbWFT.s 			page 7


 124:Core/Src/stm32f3xx_hal_msp.c **** {
 202              		.loc 1 124 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 125:Core/Src/stm32f3xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 206              		.loc 1 125 3 view .LVU47
 207              		.loc 1 125 10 is_stmt 0 view .LVU48
 208 0000 0268     		ldr	r2, [r0]
 209              		.loc 1 125 5 view .LVU49
 210 0002 0A4B     		ldr	r3, .L18
 211 0004 9A42     		cmp	r2, r3
 212 0006 00D0     		beq	.L17
 213 0008 7047     		bx	lr
 214              	.L17:
 124:Core/Src/stm32f3xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 215              		.loc 1 124 1 view .LVU50
 216 000a 10B5     		push	{r4, lr}
 217              		.cfi_def_cfa_offset 8
 218              		.cfi_offset 4, -8
 219              		.cfi_offset 14, -4
 126:Core/Src/stm32f3xx_hal_msp.c ****   {
 127:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 128:Core/Src/stm32f3xx_hal_msp.c **** 
 129:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 130:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 220              		.loc 1 131 5 is_stmt 1 view .LVU51
 221 000c 084A     		ldr	r2, .L18+4
 222 000e D369     		ldr	r3, [r2, #28]
 223 0010 23F40013 		bic	r3, r3, #2097152
 224 0014 D361     		str	r3, [r2, #28]
 132:Core/Src/stm32f3xx_hal_msp.c **** 
 133:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 134:Core/Src/stm32f3xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 135:Core/Src/stm32f3xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 136:Core/Src/stm32f3xx_hal_msp.c ****     */
 137:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 225              		.loc 1 137 5 view .LVU52
 226 0016 074C     		ldr	r4, .L18+8
 227 0018 4021     		movs	r1, #64
 228 001a 2046     		mov	r0, r4
 229              	.LVL6:
 230              		.loc 1 137 5 is_stmt 0 view .LVU53
 231 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 232              	.LVL7:
 138:Core/Src/stm32f3xx_hal_msp.c **** 
 139:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 233              		.loc 1 139 5 is_stmt 1 view .LVU54
 234 0020 8021     		movs	r1, #128
 235 0022 2046     		mov	r0, r4
 236 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 237              	.LVL8:
 140:Core/Src/stm32f3xx_hal_msp.c **** 
 141:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 142:Core/Src/stm32f3xx_hal_msp.c **** 
 143:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
ARM GAS  /tmp/ccBCbWFT.s 			page 8


 144:Core/Src/stm32f3xx_hal_msp.c ****   }
 145:Core/Src/stm32f3xx_hal_msp.c **** 
 146:Core/Src/stm32f3xx_hal_msp.c **** }
 238              		.loc 1 146 1 is_stmt 0 view .LVU55
 239 0028 10BD     		pop	{r4, pc}
 240              	.L19:
 241 002a 00BF     		.align	2
 242              	.L18:
 243 002c 00540040 		.word	1073763328
 244 0030 00100240 		.word	1073876992
 245 0034 00040048 		.word	1207960576
 246              		.cfi_endproc
 247              	.LFE125:
 249              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 250              		.align	1
 251              		.global	HAL_SPI_MspInit
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 256              	HAL_SPI_MspInit:
 257              	.LVL9:
 258              	.LFB126:
 147:Core/Src/stm32f3xx_hal_msp.c **** 
 148:Core/Src/stm32f3xx_hal_msp.c **** /**
 149:Core/Src/stm32f3xx_hal_msp.c **** * @brief SPI MSP Initialization
 150:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 151:Core/Src/stm32f3xx_hal_msp.c **** * @param hspi: SPI handle pointer
 152:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 153:Core/Src/stm32f3xx_hal_msp.c **** */
 154:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 155:Core/Src/stm32f3xx_hal_msp.c **** {
 259              		.loc 1 155 1 is_stmt 1 view -0
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 32
 262              		@ frame_needed = 0, uses_anonymous_args = 0
 263              		.loc 1 155 1 is_stmt 0 view .LVU57
 264 0000 00B5     		push	{lr}
 265              		.cfi_def_cfa_offset 4
 266              		.cfi_offset 14, -4
 267 0002 89B0     		sub	sp, sp, #36
 268              		.cfi_def_cfa_offset 40
 156:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 269              		.loc 1 156 3 is_stmt 1 view .LVU58
 270              		.loc 1 156 20 is_stmt 0 view .LVU59
 271 0004 0023     		movs	r3, #0
 272 0006 0393     		str	r3, [sp, #12]
 273 0008 0493     		str	r3, [sp, #16]
 274 000a 0593     		str	r3, [sp, #20]
 275 000c 0693     		str	r3, [sp, #24]
 276 000e 0793     		str	r3, [sp, #28]
 157:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 277              		.loc 1 157 3 is_stmt 1 view .LVU60
 278              		.loc 1 157 10 is_stmt 0 view .LVU61
 279 0010 0268     		ldr	r2, [r0]
 280              		.loc 1 157 5 view .LVU62
 281 0012 144B     		ldr	r3, .L24
 282 0014 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccBCbWFT.s 			page 9


 283 0016 02D0     		beq	.L23
 284              	.LVL10:
 285              	.L20:
 158:Core/Src/stm32f3xx_hal_msp.c ****   {
 159:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 160:Core/Src/stm32f3xx_hal_msp.c **** 
 161:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 162:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 163:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 164:Core/Src/stm32f3xx_hal_msp.c **** 
 165:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 166:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 167:Core/Src/stm32f3xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 168:Core/Src/stm32f3xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 169:Core/Src/stm32f3xx_hal_msp.c ****     */
 170:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 171:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 172:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 174:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 175:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 176:Core/Src/stm32f3xx_hal_msp.c **** 
 177:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 178:Core/Src/stm32f3xx_hal_msp.c **** 
 179:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 180:Core/Src/stm32f3xx_hal_msp.c ****   }
 181:Core/Src/stm32f3xx_hal_msp.c **** 
 182:Core/Src/stm32f3xx_hal_msp.c **** }
 286              		.loc 1 182 1 view .LVU63
 287 0018 09B0     		add	sp, sp, #36
 288              		.cfi_remember_state
 289              		.cfi_def_cfa_offset 4
 290              		@ sp needed
 291 001a 5DF804FB 		ldr	pc, [sp], #4
 292              	.LVL11:
 293              	.L23:
 294              		.cfi_restore_state
 163:Core/Src/stm32f3xx_hal_msp.c **** 
 295              		.loc 1 163 5 is_stmt 1 view .LVU64
 296              	.LBB6:
 163:Core/Src/stm32f3xx_hal_msp.c **** 
 297              		.loc 1 163 5 view .LVU65
 163:Core/Src/stm32f3xx_hal_msp.c **** 
 298              		.loc 1 163 5 view .LVU66
 299 001e 03F56043 		add	r3, r3, #57344
 300 0022 9A69     		ldr	r2, [r3, #24]
 301 0024 42F48052 		orr	r2, r2, #4096
 302 0028 9A61     		str	r2, [r3, #24]
 163:Core/Src/stm32f3xx_hal_msp.c **** 
 303              		.loc 1 163 5 view .LVU67
 304 002a 9A69     		ldr	r2, [r3, #24]
 305 002c 02F48052 		and	r2, r2, #4096
 306 0030 0192     		str	r2, [sp, #4]
 163:Core/Src/stm32f3xx_hal_msp.c **** 
 307              		.loc 1 163 5 view .LVU68
 308 0032 019A     		ldr	r2, [sp, #4]
 309              	.LBE6:
ARM GAS  /tmp/ccBCbWFT.s 			page 10


 163:Core/Src/stm32f3xx_hal_msp.c **** 
 310              		.loc 1 163 5 view .LVU69
 165:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 311              		.loc 1 165 5 view .LVU70
 312              	.LBB7:
 165:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 313              		.loc 1 165 5 view .LVU71
 165:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 314              		.loc 1 165 5 view .LVU72
 315 0034 5A69     		ldr	r2, [r3, #20]
 316 0036 42F40032 		orr	r2, r2, #131072
 317 003a 5A61     		str	r2, [r3, #20]
 165:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 318              		.loc 1 165 5 view .LVU73
 319 003c 5B69     		ldr	r3, [r3, #20]
 320 003e 03F40033 		and	r3, r3, #131072
 321 0042 0293     		str	r3, [sp, #8]
 165:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 322              		.loc 1 165 5 view .LVU74
 323 0044 029B     		ldr	r3, [sp, #8]
 324              	.LBE7:
 165:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 325              		.loc 1 165 5 view .LVU75
 170:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 326              		.loc 1 170 5 view .LVU76
 170:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 327              		.loc 1 170 25 is_stmt 0 view .LVU77
 328 0046 6023     		movs	r3, #96
 329 0048 0393     		str	r3, [sp, #12]
 171:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 330              		.loc 1 171 5 is_stmt 1 view .LVU78
 171:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 331              		.loc 1 171 26 is_stmt 0 view .LVU79
 332 004a 0223     		movs	r3, #2
 333 004c 0493     		str	r3, [sp, #16]
 172:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 334              		.loc 1 172 5 is_stmt 1 view .LVU80
 173:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 335              		.loc 1 173 5 view .LVU81
 173:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 336              		.loc 1 173 27 is_stmt 0 view .LVU82
 337 004e 0323     		movs	r3, #3
 338 0050 0693     		str	r3, [sp, #24]
 174:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 339              		.loc 1 174 5 is_stmt 1 view .LVU83
 174:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 340              		.loc 1 174 31 is_stmt 0 view .LVU84
 341 0052 0523     		movs	r3, #5
 342 0054 0793     		str	r3, [sp, #28]
 175:Core/Src/stm32f3xx_hal_msp.c **** 
 343              		.loc 1 175 5 is_stmt 1 view .LVU85
 344 0056 03A9     		add	r1, sp, #12
 345 0058 4FF09040 		mov	r0, #1207959552
 346              	.LVL12:
 175:Core/Src/stm32f3xx_hal_msp.c **** 
 347              		.loc 1 175 5 is_stmt 0 view .LVU86
 348 005c FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccBCbWFT.s 			page 11


 349              	.LVL13:
 350              		.loc 1 182 1 view .LVU87
 351 0060 DAE7     		b	.L20
 352              	.L25:
 353 0062 00BF     		.align	2
 354              	.L24:
 355 0064 00300140 		.word	1073819648
 356              		.cfi_endproc
 357              	.LFE126:
 359              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 360              		.align	1
 361              		.global	HAL_SPI_MspDeInit
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 366              	HAL_SPI_MspDeInit:
 367              	.LVL14:
 368              	.LFB127:
 183:Core/Src/stm32f3xx_hal_msp.c **** 
 184:Core/Src/stm32f3xx_hal_msp.c **** /**
 185:Core/Src/stm32f3xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 186:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 187:Core/Src/stm32f3xx_hal_msp.c **** * @param hspi: SPI handle pointer
 188:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 189:Core/Src/stm32f3xx_hal_msp.c **** */
 190:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 191:Core/Src/stm32f3xx_hal_msp.c **** {
 369              		.loc 1 191 1 is_stmt 1 view -0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373              		.loc 1 191 1 is_stmt 0 view .LVU89
 374 0000 08B5     		push	{r3, lr}
 375              		.cfi_def_cfa_offset 8
 376              		.cfi_offset 3, -8
 377              		.cfi_offset 14, -4
 192:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 378              		.loc 1 192 3 is_stmt 1 view .LVU90
 379              		.loc 1 192 10 is_stmt 0 view .LVU91
 380 0002 0268     		ldr	r2, [r0]
 381              		.loc 1 192 5 view .LVU92
 382 0004 074B     		ldr	r3, .L30
 383 0006 9A42     		cmp	r2, r3
 384 0008 00D0     		beq	.L29
 385              	.LVL15:
 386              	.L26:
 193:Core/Src/stm32f3xx_hal_msp.c ****   {
 194:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 195:Core/Src/stm32f3xx_hal_msp.c **** 
 196:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 197:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 198:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 199:Core/Src/stm32f3xx_hal_msp.c **** 
 200:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 201:Core/Src/stm32f3xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 202:Core/Src/stm32f3xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 203:Core/Src/stm32f3xx_hal_msp.c ****     */
ARM GAS  /tmp/ccBCbWFT.s 			page 12


 204:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6);
 205:Core/Src/stm32f3xx_hal_msp.c **** 
 206:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 207:Core/Src/stm32f3xx_hal_msp.c **** 
 208:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 209:Core/Src/stm32f3xx_hal_msp.c ****   }
 210:Core/Src/stm32f3xx_hal_msp.c **** 
 211:Core/Src/stm32f3xx_hal_msp.c **** }
 387              		.loc 1 211 1 view .LVU93
 388 000a 08BD     		pop	{r3, pc}
 389              	.LVL16:
 390              	.L29:
 198:Core/Src/stm32f3xx_hal_msp.c **** 
 391              		.loc 1 198 5 is_stmt 1 view .LVU94
 392 000c 064A     		ldr	r2, .L30+4
 393 000e 9369     		ldr	r3, [r2, #24]
 394 0010 23F48053 		bic	r3, r3, #4096
 395 0014 9361     		str	r3, [r2, #24]
 204:Core/Src/stm32f3xx_hal_msp.c **** 
 396              		.loc 1 204 5 view .LVU95
 397 0016 6021     		movs	r1, #96
 398 0018 4FF09040 		mov	r0, #1207959552
 399              	.LVL17:
 204:Core/Src/stm32f3xx_hal_msp.c **** 
 400              		.loc 1 204 5 is_stmt 0 view .LVU96
 401 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 402              	.LVL18:
 403              		.loc 1 211 1 view .LVU97
 404 0020 F3E7     		b	.L26
 405              	.L31:
 406 0022 00BF     		.align	2
 407              	.L30:
 408 0024 00300140 		.word	1073819648
 409 0028 00100240 		.word	1073876992
 410              		.cfi_endproc
 411              	.LFE127:
 413              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 414              		.align	1
 415              		.global	HAL_TIM_Base_MspInit
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 420              	HAL_TIM_Base_MspInit:
 421              	.LVL19:
 422              	.LFB128:
 212:Core/Src/stm32f3xx_hal_msp.c **** 
 213:Core/Src/stm32f3xx_hal_msp.c **** /**
 214:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 215:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 216:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 217:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 218:Core/Src/stm32f3xx_hal_msp.c **** */
 219:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 220:Core/Src/stm32f3xx_hal_msp.c **** {
 423              		.loc 1 220 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccBCbWFT.s 			page 13


 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		.loc 1 220 1 is_stmt 0 view .LVU99
 428 0000 00B5     		push	{lr}
 429              		.cfi_def_cfa_offset 4
 430              		.cfi_offset 14, -4
 431 0002 83B0     		sub	sp, sp, #12
 432              		.cfi_def_cfa_offset 16
 221:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 433              		.loc 1 221 3 is_stmt 1 view .LVU100
 434              		.loc 1 221 15 is_stmt 0 view .LVU101
 435 0004 0368     		ldr	r3, [r0]
 436              		.loc 1 221 5 view .LVU102
 437 0006 144A     		ldr	r2, .L38
 438 0008 9342     		cmp	r3, r2
 439 000a 05D0     		beq	.L36
 222:Core/Src/stm32f3xx_hal_msp.c ****   {
 223:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 224:Core/Src/stm32f3xx_hal_msp.c **** 
 225:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 226:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 227:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 228:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 229:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 10, 0);
 230:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 231:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 232:Core/Src/stm32f3xx_hal_msp.c **** 
 233:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 234:Core/Src/stm32f3xx_hal_msp.c ****   }
 235:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 440              		.loc 1 235 8 is_stmt 1 view .LVU103
 441              		.loc 1 235 10 is_stmt 0 view .LVU104
 442 000c B3F1804F 		cmp	r3, #1073741824
 443 0010 15D0     		beq	.L37
 444              	.LVL20:
 445              	.L32:
 236:Core/Src/stm32f3xx_hal_msp.c ****   {
 237:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 238:Core/Src/stm32f3xx_hal_msp.c **** 
 239:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 240:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 241:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 242:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 243:Core/Src/stm32f3xx_hal_msp.c **** 
 244:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 245:Core/Src/stm32f3xx_hal_msp.c ****   }
 246:Core/Src/stm32f3xx_hal_msp.c **** 
 247:Core/Src/stm32f3xx_hal_msp.c **** }
 446              		.loc 1 247 1 view .LVU105
 447 0012 03B0     		add	sp, sp, #12
 448              		.cfi_remember_state
 449              		.cfi_def_cfa_offset 4
 450              		@ sp needed
 451 0014 5DF804FB 		ldr	pc, [sp], #4
 452              	.LVL21:
 453              	.L36:
 454              		.cfi_restore_state
 227:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
ARM GAS  /tmp/ccBCbWFT.s 			page 14


 455              		.loc 1 227 5 is_stmt 1 view .LVU106
 456              	.LBB8:
 227:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 457              		.loc 1 227 5 view .LVU107
 227:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 458              		.loc 1 227 5 view .LVU108
 459 0018 104B     		ldr	r3, .L38+4
 460 001a 9A69     		ldr	r2, [r3, #24]
 461 001c 42F40062 		orr	r2, r2, #2048
 462 0020 9A61     		str	r2, [r3, #24]
 227:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 463              		.loc 1 227 5 view .LVU109
 464 0022 9B69     		ldr	r3, [r3, #24]
 465 0024 03F40063 		and	r3, r3, #2048
 466 0028 0093     		str	r3, [sp]
 227:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 467              		.loc 1 227 5 view .LVU110
 468 002a 009B     		ldr	r3, [sp]
 469              	.LBE8:
 227:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 470              		.loc 1 227 5 view .LVU111
 229:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 471              		.loc 1 229 5 view .LVU112
 472 002c 0022     		movs	r2, #0
 473 002e 0A21     		movs	r1, #10
 474 0030 1920     		movs	r0, #25
 475              	.LVL22:
 229:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 476              		.loc 1 229 5 is_stmt 0 view .LVU113
 477 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 478              	.LVL23:
 230:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 479              		.loc 1 230 5 is_stmt 1 view .LVU114
 480 0036 1920     		movs	r0, #25
 481 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 482              	.LVL24:
 483 003c E9E7     		b	.L32
 484              	.LVL25:
 485              	.L37:
 241:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 486              		.loc 1 241 5 view .LVU115
 487              	.LBB9:
 241:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 488              		.loc 1 241 5 view .LVU116
 241:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 489              		.loc 1 241 5 view .LVU117
 490 003e 03F50433 		add	r3, r3, #135168
 491 0042 DA69     		ldr	r2, [r3, #28]
 492 0044 42F00102 		orr	r2, r2, #1
 493 0048 DA61     		str	r2, [r3, #28]
 241:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 494              		.loc 1 241 5 view .LVU118
 495 004a DB69     		ldr	r3, [r3, #28]
 496 004c 03F00103 		and	r3, r3, #1
 497 0050 0193     		str	r3, [sp, #4]
 241:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 498              		.loc 1 241 5 view .LVU119
ARM GAS  /tmp/ccBCbWFT.s 			page 15


 499 0052 019B     		ldr	r3, [sp, #4]
 500              	.LBE9:
 241:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 501              		.loc 1 241 5 view .LVU120
 502              		.loc 1 247 1 is_stmt 0 view .LVU121
 503 0054 DDE7     		b	.L32
 504              	.L39:
 505 0056 00BF     		.align	2
 506              	.L38:
 507 0058 002C0140 		.word	1073818624
 508 005c 00100240 		.word	1073876992
 509              		.cfi_endproc
 510              	.LFE128:
 512              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 513              		.align	1
 514              		.global	HAL_TIM_MspPostInit
 515              		.syntax unified
 516              		.thumb
 517              		.thumb_func
 519              	HAL_TIM_MspPostInit:
 520              	.LVL26:
 521              	.LFB129:
 248:Core/Src/stm32f3xx_hal_msp.c **** 
 249:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 250:Core/Src/stm32f3xx_hal_msp.c **** {
 522              		.loc 1 250 1 is_stmt 1 view -0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 24
 525              		@ frame_needed = 0, uses_anonymous_args = 0
 526              		.loc 1 250 1 is_stmt 0 view .LVU123
 527 0000 10B5     		push	{r4, lr}
 528              		.cfi_def_cfa_offset 8
 529              		.cfi_offset 4, -8
 530              		.cfi_offset 14, -4
 531 0002 86B0     		sub	sp, sp, #24
 532              		.cfi_def_cfa_offset 32
 251:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 533              		.loc 1 251 3 is_stmt 1 view .LVU124
 534              		.loc 1 251 20 is_stmt 0 view .LVU125
 535 0004 0023     		movs	r3, #0
 536 0006 0193     		str	r3, [sp, #4]
 537 0008 0293     		str	r3, [sp, #8]
 538 000a 0393     		str	r3, [sp, #12]
 539 000c 0493     		str	r3, [sp, #16]
 540 000e 0593     		str	r3, [sp, #20]
 252:Core/Src/stm32f3xx_hal_msp.c ****   if(htim->Instance==TIM1)
 541              		.loc 1 252 3 is_stmt 1 view .LVU126
 542              		.loc 1 252 10 is_stmt 0 view .LVU127
 543 0010 0268     		ldr	r2, [r0]
 544              		.loc 1 252 5 view .LVU128
 545 0012 154B     		ldr	r3, .L44
 546 0014 9A42     		cmp	r2, r3
 547 0016 01D0     		beq	.L43
 548              	.LVL27:
 549              	.L40:
 253:Core/Src/stm32f3xx_hal_msp.c ****   {
 254:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
ARM GAS  /tmp/ccBCbWFT.s 			page 16


 255:Core/Src/stm32f3xx_hal_msp.c **** 
 256:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 257:Core/Src/stm32f3xx_hal_msp.c **** 
 258:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 259:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 260:Core/Src/stm32f3xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 261:Core/Src/stm32f3xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 262:Core/Src/stm32f3xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 263:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> TIM1_CH4
 264:Core/Src/stm32f3xx_hal_msp.c ****     */
 265:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 266:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 267:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 268:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 269:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 270:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 271:Core/Src/stm32f3xx_hal_msp.c **** 
 272:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 273:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 274:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 275:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 276:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 277:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 278:Core/Src/stm32f3xx_hal_msp.c **** 
 279:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 280:Core/Src/stm32f3xx_hal_msp.c **** 
 281:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 282:Core/Src/stm32f3xx_hal_msp.c ****   }
 283:Core/Src/stm32f3xx_hal_msp.c **** 
 284:Core/Src/stm32f3xx_hal_msp.c **** }
 550              		.loc 1 284 1 view .LVU129
 551 0018 06B0     		add	sp, sp, #24
 552              		.cfi_remember_state
 553              		.cfi_def_cfa_offset 8
 554              		@ sp needed
 555 001a 10BD     		pop	{r4, pc}
 556              	.LVL28:
 557              	.L43:
 558              		.cfi_restore_state
 258:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 559              		.loc 1 258 5 is_stmt 1 view .LVU130
 560              	.LBB10:
 258:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 561              		.loc 1 258 5 view .LVU131
 258:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 562              		.loc 1 258 5 view .LVU132
 563 001c 03F56443 		add	r3, r3, #58368
 564 0020 5A69     		ldr	r2, [r3, #20]
 565 0022 42F40032 		orr	r2, r2, #131072
 566 0026 5A61     		str	r2, [r3, #20]
 258:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 567              		.loc 1 258 5 view .LVU133
 568 0028 5B69     		ldr	r3, [r3, #20]
 569 002a 03F40033 		and	r3, r3, #131072
 570 002e 0093     		str	r3, [sp]
 258:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 571              		.loc 1 258 5 view .LVU134
ARM GAS  /tmp/ccBCbWFT.s 			page 17


 572 0030 009B     		ldr	r3, [sp]
 573              	.LBE10:
 258:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 574              		.loc 1 258 5 view .LVU135
 265:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 575              		.loc 1 265 5 view .LVU136
 265:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 576              		.loc 1 265 25 is_stmt 0 view .LVU137
 577 0032 4FF4E063 		mov	r3, #1792
 578 0036 0193     		str	r3, [sp, #4]
 266:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 579              		.loc 1 266 5 is_stmt 1 view .LVU138
 266:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 580              		.loc 1 266 26 is_stmt 0 view .LVU139
 581 0038 0224     		movs	r4, #2
 582 003a 0294     		str	r4, [sp, #8]
 267:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 583              		.loc 1 267 5 is_stmt 1 view .LVU140
 268:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 584              		.loc 1 268 5 view .LVU141
 269:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 585              		.loc 1 269 5 view .LVU142
 269:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 586              		.loc 1 269 31 is_stmt 0 view .LVU143
 587 003c 0623     		movs	r3, #6
 588 003e 0593     		str	r3, [sp, #20]
 270:Core/Src/stm32f3xx_hal_msp.c **** 
 589              		.loc 1 270 5 is_stmt 1 view .LVU144
 590 0040 01A9     		add	r1, sp, #4
 591 0042 4FF09040 		mov	r0, #1207959552
 592              	.LVL29:
 270:Core/Src/stm32f3xx_hal_msp.c **** 
 593              		.loc 1 270 5 is_stmt 0 view .LVU145
 594 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 595              	.LVL30:
 272:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 596              		.loc 1 272 5 is_stmt 1 view .LVU146
 272:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 597              		.loc 1 272 25 is_stmt 0 view .LVU147
 598 004a 4FF40063 		mov	r3, #2048
 599 004e 0193     		str	r3, [sp, #4]
 273:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 600              		.loc 1 273 5 is_stmt 1 view .LVU148
 273:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 601              		.loc 1 273 26 is_stmt 0 view .LVU149
 602 0050 0294     		str	r4, [sp, #8]
 274:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 603              		.loc 1 274 5 is_stmt 1 view .LVU150
 274:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 604              		.loc 1 274 26 is_stmt 0 view .LVU151
 605 0052 0023     		movs	r3, #0
 606 0054 0393     		str	r3, [sp, #12]
 275:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 607              		.loc 1 275 5 is_stmt 1 view .LVU152
 275:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 608              		.loc 1 275 27 is_stmt 0 view .LVU153
 609 0056 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccBCbWFT.s 			page 18


 276:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 610              		.loc 1 276 5 is_stmt 1 view .LVU154
 276:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 611              		.loc 1 276 31 is_stmt 0 view .LVU155
 612 0058 0B23     		movs	r3, #11
 613 005a 0593     		str	r3, [sp, #20]
 277:Core/Src/stm32f3xx_hal_msp.c **** 
 614              		.loc 1 277 5 is_stmt 1 view .LVU156
 615 005c 01A9     		add	r1, sp, #4
 616 005e 4FF09040 		mov	r0, #1207959552
 617 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 618              	.LVL31:
 619              		.loc 1 284 1 is_stmt 0 view .LVU157
 620 0066 D7E7     		b	.L40
 621              	.L45:
 622              		.align	2
 623              	.L44:
 624 0068 002C0140 		.word	1073818624
 625              		.cfi_endproc
 626              	.LFE129:
 628              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 629              		.align	1
 630              		.global	HAL_TIM_Base_MspDeInit
 631              		.syntax unified
 632              		.thumb
 633              		.thumb_func
 635              	HAL_TIM_Base_MspDeInit:
 636              	.LVL32:
 637              	.LFB130:
 285:Core/Src/stm32f3xx_hal_msp.c **** /**
 286:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 287:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 288:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 289:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 290:Core/Src/stm32f3xx_hal_msp.c **** */
 291:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 292:Core/Src/stm32f3xx_hal_msp.c **** {
 638              		.loc 1 292 1 is_stmt 1 view -0
 639              		.cfi_startproc
 640              		@ args = 0, pretend = 0, frame = 0
 641              		@ frame_needed = 0, uses_anonymous_args = 0
 642              		.loc 1 292 1 is_stmt 0 view .LVU159
 643 0000 08B5     		push	{r3, lr}
 644              		.cfi_def_cfa_offset 8
 645              		.cfi_offset 3, -8
 646              		.cfi_offset 14, -4
 293:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 647              		.loc 1 293 3 is_stmt 1 view .LVU160
 648              		.loc 1 293 15 is_stmt 0 view .LVU161
 649 0002 0368     		ldr	r3, [r0]
 650              		.loc 1 293 5 view .LVU162
 651 0004 0B4A     		ldr	r2, .L52
 652 0006 9342     		cmp	r3, r2
 653 0008 03D0     		beq	.L50
 294:Core/Src/stm32f3xx_hal_msp.c ****   {
 295:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 296:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccBCbWFT.s 			page 19


 297:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 298:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 299:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 300:Core/Src/stm32f3xx_hal_msp.c **** 
 301:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 302:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 303:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 304:Core/Src/stm32f3xx_hal_msp.c **** 
 305:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 306:Core/Src/stm32f3xx_hal_msp.c ****   }
 307:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 654              		.loc 1 307 8 is_stmt 1 view .LVU163
 655              		.loc 1 307 10 is_stmt 0 view .LVU164
 656 000a B3F1804F 		cmp	r3, #1073741824
 657 000e 0AD0     		beq	.L51
 658              	.LVL33:
 659              	.L46:
 308:Core/Src/stm32f3xx_hal_msp.c ****   {
 309:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 310:Core/Src/stm32f3xx_hal_msp.c **** 
 311:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 312:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 313:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 314:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 315:Core/Src/stm32f3xx_hal_msp.c **** 
 316:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 317:Core/Src/stm32f3xx_hal_msp.c ****   }
 318:Core/Src/stm32f3xx_hal_msp.c **** 
 319:Core/Src/stm32f3xx_hal_msp.c **** }
 660              		.loc 1 319 1 view .LVU165
 661 0010 08BD     		pop	{r3, pc}
 662              	.LVL34:
 663              	.L50:
 299:Core/Src/stm32f3xx_hal_msp.c **** 
 664              		.loc 1 299 5 is_stmt 1 view .LVU166
 665 0012 02F56442 		add	r2, r2, #58368
 666 0016 9369     		ldr	r3, [r2, #24]
 667 0018 23F40063 		bic	r3, r3, #2048
 668 001c 9361     		str	r3, [r2, #24]
 302:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 669              		.loc 1 302 5 view .LVU167
 670 001e 1920     		movs	r0, #25
 671              	.LVL35:
 302:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 672              		.loc 1 302 5 is_stmt 0 view .LVU168
 673 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 674              	.LVL36:
 675 0024 F4E7     		b	.L46
 676              	.LVL37:
 677              	.L51:
 313:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 678              		.loc 1 313 5 is_stmt 1 view .LVU169
 679 0026 044A     		ldr	r2, .L52+4
 680 0028 D369     		ldr	r3, [r2, #28]
 681 002a 23F00103 		bic	r3, r3, #1
 682 002e D361     		str	r3, [r2, #28]
 683              		.loc 1 319 1 is_stmt 0 view .LVU170
ARM GAS  /tmp/ccBCbWFT.s 			page 20


 684 0030 EEE7     		b	.L46
 685              	.L53:
 686 0032 00BF     		.align	2
 687              	.L52:
 688 0034 002C0140 		.word	1073818624
 689 0038 00100240 		.word	1073876992
 690              		.cfi_endproc
 691              	.LFE130:
 693              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 694              		.align	1
 695              		.global	HAL_UART_MspInit
 696              		.syntax unified
 697              		.thumb
 698              		.thumb_func
 700              	HAL_UART_MspInit:
 701              	.LVL38:
 702              	.LFB131:
 320:Core/Src/stm32f3xx_hal_msp.c **** 
 321:Core/Src/stm32f3xx_hal_msp.c **** /**
 322:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP Initialization
 323:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 324:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 325:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 326:Core/Src/stm32f3xx_hal_msp.c **** */
 327:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 328:Core/Src/stm32f3xx_hal_msp.c **** {
 703              		.loc 1 328 1 is_stmt 1 view -0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 32
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 707              		.loc 1 328 1 is_stmt 0 view .LVU172
 708 0000 70B5     		push	{r4, r5, r6, lr}
 709              		.cfi_def_cfa_offset 16
 710              		.cfi_offset 4, -16
 711              		.cfi_offset 5, -12
 712              		.cfi_offset 6, -8
 713              		.cfi_offset 14, -4
 714 0002 88B0     		sub	sp, sp, #32
 715              		.cfi_def_cfa_offset 48
 329:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 716              		.loc 1 329 3 is_stmt 1 view .LVU173
 717              		.loc 1 329 20 is_stmt 0 view .LVU174
 718 0004 0023     		movs	r3, #0
 719 0006 0393     		str	r3, [sp, #12]
 720 0008 0493     		str	r3, [sp, #16]
 721 000a 0593     		str	r3, [sp, #20]
 722 000c 0693     		str	r3, [sp, #24]
 723 000e 0793     		str	r3, [sp, #28]
 330:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 724              		.loc 1 330 3 is_stmt 1 view .LVU175
 725              		.loc 1 330 11 is_stmt 0 view .LVU176
 726 0010 0268     		ldr	r2, [r0]
 727              		.loc 1 330 5 view .LVU177
 728 0012 1D4B     		ldr	r3, .L58
 729 0014 9A42     		cmp	r2, r3
 730 0016 01D0     		beq	.L57
 731              	.LVL39:
ARM GAS  /tmp/ccBCbWFT.s 			page 21


 732              	.L54:
 331:Core/Src/stm32f3xx_hal_msp.c ****   {
 332:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 333:Core/Src/stm32f3xx_hal_msp.c **** 
 334:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 335:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 336:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 337:Core/Src/stm32f3xx_hal_msp.c **** 
 338:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 339:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 340:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 341:Core/Src/stm32f3xx_hal_msp.c ****     PA2     ------> USART2_TX
 342:Core/Src/stm32f3xx_hal_msp.c ****     PB4     ------> USART2_RX
 343:Core/Src/stm32f3xx_hal_msp.c ****     */
 344:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 345:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 346:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 347:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 348:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 349:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 350:Core/Src/stm32f3xx_hal_msp.c **** 
 351:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 352:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 353:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 354:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 355:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 356:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 357:Core/Src/stm32f3xx_hal_msp.c **** 
 358:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 359:Core/Src/stm32f3xx_hal_msp.c **** 
 360:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 361:Core/Src/stm32f3xx_hal_msp.c ****   }
 362:Core/Src/stm32f3xx_hal_msp.c **** 
 363:Core/Src/stm32f3xx_hal_msp.c **** }
 733              		.loc 1 363 1 view .LVU178
 734 0018 08B0     		add	sp, sp, #32
 735              		.cfi_remember_state
 736              		.cfi_def_cfa_offset 16
 737              		@ sp needed
 738 001a 70BD     		pop	{r4, r5, r6, pc}
 739              	.LVL40:
 740              	.L57:
 741              		.cfi_restore_state
 336:Core/Src/stm32f3xx_hal_msp.c **** 
 742              		.loc 1 336 5 is_stmt 1 view .LVU179
 743              	.LBB11:
 336:Core/Src/stm32f3xx_hal_msp.c **** 
 744              		.loc 1 336 5 view .LVU180
 336:Core/Src/stm32f3xx_hal_msp.c **** 
 745              		.loc 1 336 5 view .LVU181
 746 001c 03F5E633 		add	r3, r3, #117760
 747 0020 DA69     		ldr	r2, [r3, #28]
 748 0022 42F40032 		orr	r2, r2, #131072
 749 0026 DA61     		str	r2, [r3, #28]
 336:Core/Src/stm32f3xx_hal_msp.c **** 
 750              		.loc 1 336 5 view .LVU182
 751 0028 DA69     		ldr	r2, [r3, #28]
ARM GAS  /tmp/ccBCbWFT.s 			page 22


 752 002a 02F40032 		and	r2, r2, #131072
 753 002e 0092     		str	r2, [sp]
 336:Core/Src/stm32f3xx_hal_msp.c **** 
 754              		.loc 1 336 5 view .LVU183
 755 0030 009A     		ldr	r2, [sp]
 756              	.LBE11:
 336:Core/Src/stm32f3xx_hal_msp.c **** 
 757              		.loc 1 336 5 view .LVU184
 338:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 758              		.loc 1 338 5 view .LVU185
 759              	.LBB12:
 338:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 760              		.loc 1 338 5 view .LVU186
 338:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 761              		.loc 1 338 5 view .LVU187
 762 0032 5A69     		ldr	r2, [r3, #20]
 763 0034 42F40032 		orr	r2, r2, #131072
 764 0038 5A61     		str	r2, [r3, #20]
 338:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 765              		.loc 1 338 5 view .LVU188
 766 003a 5A69     		ldr	r2, [r3, #20]
 767 003c 02F40032 		and	r2, r2, #131072
 768 0040 0192     		str	r2, [sp, #4]
 338:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 769              		.loc 1 338 5 view .LVU189
 770 0042 019A     		ldr	r2, [sp, #4]
 771              	.LBE12:
 338:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 772              		.loc 1 338 5 view .LVU190
 339:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 773              		.loc 1 339 5 view .LVU191
 774              	.LBB13:
 339:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 775              		.loc 1 339 5 view .LVU192
 339:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 776              		.loc 1 339 5 view .LVU193
 777 0044 5A69     		ldr	r2, [r3, #20]
 778 0046 42F48022 		orr	r2, r2, #262144
 779 004a 5A61     		str	r2, [r3, #20]
 339:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 780              		.loc 1 339 5 view .LVU194
 781 004c 5B69     		ldr	r3, [r3, #20]
 782 004e 03F48023 		and	r3, r3, #262144
 783 0052 0293     		str	r3, [sp, #8]
 339:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 784              		.loc 1 339 5 view .LVU195
 785 0054 029B     		ldr	r3, [sp, #8]
 786              	.LBE13:
 339:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 787              		.loc 1 339 5 view .LVU196
 344:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 788              		.loc 1 344 5 view .LVU197
 344:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 789              		.loc 1 344 25 is_stmt 0 view .LVU198
 790 0056 0423     		movs	r3, #4
 791 0058 0393     		str	r3, [sp, #12]
 345:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccBCbWFT.s 			page 23


 792              		.loc 1 345 5 is_stmt 1 view .LVU199
 345:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 793              		.loc 1 345 26 is_stmt 0 view .LVU200
 794 005a 0226     		movs	r6, #2
 795 005c 0496     		str	r6, [sp, #16]
 346:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 796              		.loc 1 346 5 is_stmt 1 view .LVU201
 347:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 797              		.loc 1 347 5 view .LVU202
 347:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 798              		.loc 1 347 27 is_stmt 0 view .LVU203
 799 005e 0325     		movs	r5, #3
 800 0060 0695     		str	r5, [sp, #24]
 348:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801              		.loc 1 348 5 is_stmt 1 view .LVU204
 348:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802              		.loc 1 348 31 is_stmt 0 view .LVU205
 803 0062 0724     		movs	r4, #7
 804 0064 0794     		str	r4, [sp, #28]
 349:Core/Src/stm32f3xx_hal_msp.c **** 
 805              		.loc 1 349 5 is_stmt 1 view .LVU206
 806 0066 03A9     		add	r1, sp, #12
 807 0068 4FF09040 		mov	r0, #1207959552
 808              	.LVL41:
 349:Core/Src/stm32f3xx_hal_msp.c **** 
 809              		.loc 1 349 5 is_stmt 0 view .LVU207
 810 006c FFF7FEFF 		bl	HAL_GPIO_Init
 811              	.LVL42:
 351:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 812              		.loc 1 351 5 is_stmt 1 view .LVU208
 351:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 813              		.loc 1 351 25 is_stmt 0 view .LVU209
 814 0070 1023     		movs	r3, #16
 815 0072 0393     		str	r3, [sp, #12]
 352:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 816              		.loc 1 352 5 is_stmt 1 view .LVU210
 352:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 817              		.loc 1 352 26 is_stmt 0 view .LVU211
 818 0074 0496     		str	r6, [sp, #16]
 353:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 819              		.loc 1 353 5 is_stmt 1 view .LVU212
 353:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 820              		.loc 1 353 26 is_stmt 0 view .LVU213
 821 0076 0023     		movs	r3, #0
 822 0078 0593     		str	r3, [sp, #20]
 354:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 823              		.loc 1 354 5 is_stmt 1 view .LVU214
 354:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 824              		.loc 1 354 27 is_stmt 0 view .LVU215
 825 007a 0695     		str	r5, [sp, #24]
 355:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 826              		.loc 1 355 5 is_stmt 1 view .LVU216
 355:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 827              		.loc 1 355 31 is_stmt 0 view .LVU217
 828 007c 0794     		str	r4, [sp, #28]
 356:Core/Src/stm32f3xx_hal_msp.c **** 
 829              		.loc 1 356 5 is_stmt 1 view .LVU218
ARM GAS  /tmp/ccBCbWFT.s 			page 24


 830 007e 03A9     		add	r1, sp, #12
 831 0080 0248     		ldr	r0, .L58+4
 832 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 833              	.LVL43:
 834              		.loc 1 363 1 is_stmt 0 view .LVU219
 835 0086 C7E7     		b	.L54
 836              	.L59:
 837              		.align	2
 838              	.L58:
 839 0088 00440040 		.word	1073759232
 840 008c 00040048 		.word	1207960576
 841              		.cfi_endproc
 842              	.LFE131:
 844              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 845              		.align	1
 846              		.global	HAL_UART_MspDeInit
 847              		.syntax unified
 848              		.thumb
 849              		.thumb_func
 851              	HAL_UART_MspDeInit:
 852              	.LVL44:
 853              	.LFB132:
 364:Core/Src/stm32f3xx_hal_msp.c **** 
 365:Core/Src/stm32f3xx_hal_msp.c **** /**
 366:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP De-Initialization
 367:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 368:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 369:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 370:Core/Src/stm32f3xx_hal_msp.c **** */
 371:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 372:Core/Src/stm32f3xx_hal_msp.c **** {
 854              		.loc 1 372 1 is_stmt 1 view -0
 855              		.cfi_startproc
 856              		@ args = 0, pretend = 0, frame = 0
 857              		@ frame_needed = 0, uses_anonymous_args = 0
 858              		.loc 1 372 1 is_stmt 0 view .LVU221
 859 0000 08B5     		push	{r3, lr}
 860              		.cfi_def_cfa_offset 8
 861              		.cfi_offset 3, -8
 862              		.cfi_offset 14, -4
 373:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 863              		.loc 1 373 3 is_stmt 1 view .LVU222
 864              		.loc 1 373 11 is_stmt 0 view .LVU223
 865 0002 0268     		ldr	r2, [r0]
 866              		.loc 1 373 5 view .LVU224
 867 0004 094B     		ldr	r3, .L64
 868 0006 9A42     		cmp	r2, r3
 869 0008 00D0     		beq	.L63
 870              	.LVL45:
 871              	.L60:
 374:Core/Src/stm32f3xx_hal_msp.c ****   {
 375:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 376:Core/Src/stm32f3xx_hal_msp.c **** 
 377:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 378:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 379:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 380:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccBCbWFT.s 			page 25


 381:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 382:Core/Src/stm32f3xx_hal_msp.c ****     PA2     ------> USART2_TX
 383:Core/Src/stm32f3xx_hal_msp.c ****     PB4     ------> USART2_RX
 384:Core/Src/stm32f3xx_hal_msp.c ****     */
 385:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2);
 386:Core/Src/stm32f3xx_hal_msp.c **** 
 387:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4);
 388:Core/Src/stm32f3xx_hal_msp.c **** 
 389:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 390:Core/Src/stm32f3xx_hal_msp.c **** 
 391:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 392:Core/Src/stm32f3xx_hal_msp.c ****   }
 393:Core/Src/stm32f3xx_hal_msp.c **** 
 394:Core/Src/stm32f3xx_hal_msp.c **** }
 872              		.loc 1 394 1 view .LVU225
 873 000a 08BD     		pop	{r3, pc}
 874              	.LVL46:
 875              	.L63:
 379:Core/Src/stm32f3xx_hal_msp.c **** 
 876              		.loc 1 379 5 is_stmt 1 view .LVU226
 877 000c 084A     		ldr	r2, .L64+4
 878 000e D369     		ldr	r3, [r2, #28]
 879 0010 23F40033 		bic	r3, r3, #131072
 880 0014 D361     		str	r3, [r2, #28]
 385:Core/Src/stm32f3xx_hal_msp.c **** 
 881              		.loc 1 385 5 view .LVU227
 882 0016 0421     		movs	r1, #4
 883 0018 4FF09040 		mov	r0, #1207959552
 884              	.LVL47:
 385:Core/Src/stm32f3xx_hal_msp.c **** 
 885              		.loc 1 385 5 is_stmt 0 view .LVU228
 886 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 887              	.LVL48:
 387:Core/Src/stm32f3xx_hal_msp.c **** 
 888              		.loc 1 387 5 is_stmt 1 view .LVU229
 889 0020 1021     		movs	r1, #16
 890 0022 0448     		ldr	r0, .L64+8
 891 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 892              	.LVL49:
 893              		.loc 1 394 1 is_stmt 0 view .LVU230
 894 0028 EFE7     		b	.L60
 895              	.L65:
 896 002a 00BF     		.align	2
 897              	.L64:
 898 002c 00440040 		.word	1073759232
 899 0030 00100240 		.word	1073876992
 900 0034 00040048 		.word	1207960576
 901              		.cfi_endproc
 902              	.LFE132:
 904              		.text
 905              	.Letext0:
 906              		.file 2 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 907              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 908              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 909              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 910              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 911              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
ARM GAS  /tmp/ccBCbWFT.s 			page 26


 912              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 913              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 914              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 915              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 916              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
ARM GAS  /tmp/ccBCbWFT.s 			page 27


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_msp.c
     /tmp/ccBCbWFT.s:21     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccBCbWFT.s:27     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccBCbWFT.s:75     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccBCbWFT.s:80     .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccBCbWFT.s:86     .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccBCbWFT.s:186    .text.HAL_I2C_MspInit:000000000000005c $d
     /tmp/ccBCbWFT.s:193    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccBCbWFT.s:199    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccBCbWFT.s:243    .text.HAL_I2C_MspDeInit:000000000000002c $d
     /tmp/ccBCbWFT.s:250    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccBCbWFT.s:256    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccBCbWFT.s:355    .text.HAL_SPI_MspInit:0000000000000064 $d
     /tmp/ccBCbWFT.s:360    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccBCbWFT.s:366    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccBCbWFT.s:408    .text.HAL_SPI_MspDeInit:0000000000000024 $d
     /tmp/ccBCbWFT.s:414    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccBCbWFT.s:420    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccBCbWFT.s:507    .text.HAL_TIM_Base_MspInit:0000000000000058 $d
     /tmp/ccBCbWFT.s:513    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccBCbWFT.s:519    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccBCbWFT.s:624    .text.HAL_TIM_MspPostInit:0000000000000068 $d
     /tmp/ccBCbWFT.s:629    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccBCbWFT.s:635    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccBCbWFT.s:688    .text.HAL_TIM_Base_MspDeInit:0000000000000034 $d
     /tmp/ccBCbWFT.s:694    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccBCbWFT.s:700    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccBCbWFT.s:839    .text.HAL_UART_MspInit:0000000000000088 $d
     /tmp/ccBCbWFT.s:845    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccBCbWFT.s:851    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccBCbWFT.s:898    .text.HAL_UART_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
