<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Bridge.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Controller.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Controller.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Controller.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Controller.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Controller.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Coprocessor0.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Coprocessor0.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Coprocessor0.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Coprocessor0.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Coprocessor0_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decode.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Decode.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Decode.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Decode.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Decode.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decode_Controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Decode_Controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Decode_Controller.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Decode_Controller_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Decode_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EXT.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="EXT.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EXT.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="EXT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="EXT.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EXT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Execution.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Execution.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Execution.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Execution.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Execution.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Execution_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Fetch.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Fetch.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Fetch.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Fetch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Fetch.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Fetch.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Fetch_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GRF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="GRF.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="GRF.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Hazard.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Hazard.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Hazard.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Hazard.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Hazard.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Hazard_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ID_EX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ID_EX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ID_EX.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="IM.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IM.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="IM.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstrCoder.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="InstrCoder.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstrCoder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="InstrCoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="InstrCoder.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="InstrCoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Memory.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memory.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Memory.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memory.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Memory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultModule.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MultModule.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MultModule.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MultModule_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultModule_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegDstmux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegDstmux.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegDstmux.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Stall_Controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Stall_Controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Stall_Controller.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Stall_Controller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Timer_Counter.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Timer_Counter.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Timer_Counter.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Timer_Counter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Timer_Counter.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Timer_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Timer_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Transpond_Controller.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Transpond_Controller.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Transpond_Controller.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Transpond_Controller.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Transpond_Controller.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Transpond_Controller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WriteBack.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="WriteBack.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="WriteBack.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="WriteBack.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="WriteBack.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="WriteBack_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="cpu.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cpu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="datapath.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="datapath.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="datapath.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="datapath.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mips.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mips.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mips.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mips.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mips.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mips.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mips_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mips_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/mips_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/mips_synthesis.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1544426785" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746806" xil_pn:start_ts="1544426785">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545124542" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1545124542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545661734" xil_pn:in_ck="-3701416170374834327" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1545661734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Bridge.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="Coprocessor0.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="Decode.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="Exception_Detector.v"/>
      <outfile xil_pn:name="Execution.v"/>
      <outfile xil_pn:name="Fetch.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="Hazard.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="InstrCoder.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="MultModule.v"/>
      <outfile xil_pn:name="Timer_Counter.v"/>
      <outfile xil_pn:name="Timer_test.v"/>
      <outfile xil_pn:name="TranspondMux.v"/>
      <outfile xil_pn:name="WB.v"/>
      <outfile xil_pn:name="WB_Ext.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_test.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="pipline_reg.v"/>
    </transform>
    <transform xil_pn:end_ts="1545661235" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7116480837836703951" xil_pn:start_ts="1545661235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545661235" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3807392595531357837" xil_pn:start_ts="1545661235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545316291" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4307240307545364505" xil_pn:start_ts="1545316291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545661734" xil_pn:in_ck="-3701416170374834327" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1545661734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Bridge.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="Coprocessor0.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="Decode.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="Exception_Detector.v"/>
      <outfile xil_pn:name="Execution.v"/>
      <outfile xil_pn:name="Fetch.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="Hazard.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="InstrCoder.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="MultModule.v"/>
      <outfile xil_pn:name="Timer_Counter.v"/>
      <outfile xil_pn:name="Timer_test.v"/>
      <outfile xil_pn:name="TranspondMux.v"/>
      <outfile xil_pn:name="WB.v"/>
      <outfile xil_pn:name="WB_Ext.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_test.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="pipline_reg.v"/>
    </transform>
    <transform xil_pn:end_ts="1545661742" xil_pn:in_ck="-3701416170374834327" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1375850586314952989" xil_pn:start_ts="1545661734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_test_beh.prj"/>
      <outfile xil_pn:name="mips_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1545661742" xil_pn:in_ck="-5866321769058754221" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7248151530696428544" xil_pn:start_ts="1545661742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1545210563" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1545210563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545210563" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3083755636328485294" xil_pn:start_ts="1545210563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545661771" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4307240307545364505" xil_pn:start_ts="1545661771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545210563" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1545210563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545210563" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-108373080525765968" xil_pn:start_ts="1545210563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545661771" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="7424531393529281855" xil_pn:start_ts="1545661771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545661771" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6474331769765220657" xil_pn:start_ts="1545661771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545661789" xil_pn:in_ck="6221617852972583913" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8348793923205233686" xil_pn:start_ts="1545661771">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips.lso"/>
      <outfile xil_pn:name="mips.ngc"/>
      <outfile xil_pn:name="mips.ngr"/>
      <outfile xil_pn:name="mips.prj"/>
      <outfile xil_pn:name="mips.syr"/>
      <outfile xil_pn:name="mips.xst"/>
      <outfile xil_pn:name="mips_stx_beh.prj"/>
      <outfile xil_pn:name="mips_test_beh.prj"/>
      <outfile xil_pn:name="mips_test_stx_beh.prj"/>
      <outfile xil_pn:name="mips_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1545210581" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435936603" xil_pn:start_ts="1545210580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544949329" xil_pn:in_ck="4785535742559" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="8206572036329982349" xil_pn:start_ts="1544949325">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/mips_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/mips_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
