# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab4.srcs/sources_1/imports/0416330_0416329/ALU.v" \
"../../../../Lab4.srcs/sources_1/imports/0416330_0416329/ALU_Ctrl.v" \
"../../../../Lab4.srcs/sources_1/imports/0416330_0416329/Adder.v" \
"../../../../Lab4.srcs/sources_1/imports/0416330_0416329/Data_Memory.v" \
"../../../../Lab4.srcs/sources_1/imports/0416330_0416329/Decoder.v" \
"../../../../Lab4.srcs/sources_1/imports/computer organization/Instruction_Memory.v" \
"../../../../Lab4.srcs/sources_1/imports/0416330_0416329/MUX_2to1.v" \
"../../../../Lab4.srcs/sources_1/imports/0416330_0416329/ProgramCounter.v" \
"../../../../Lab4.srcs/sources_1/imports/0416330_0416329/Reg_File.v" \
"../../../../Lab4.srcs/sources_1/imports/0416330_0416329/Shift_Left_Two_32.v" \
"../../../../Lab4.srcs/sources_1/imports/0416330_0416329/Sign_Extend.v" \
"../../../../Lab4.srcs/sources_1/imports/0416330_0416329/Simple_Single_CPU.v" \
"../../../../Lab4.srcs/sources_1/imports/0416330_0416329/adv_instr.v" \
"../../../../Lab4.srcs/sources_1/imports/0416330_0416329/adv_instr_sel.v" \
"../../../../Lab4.srcs/sources_1/imports/0416330_0416329/branch_sel.v" \
"../../../../Lab4.srcs/sim_1/imports/computer organization/TestBench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
