{
  "messages" : [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect input port \\clk0 (index=0, width=1, offset=0)",
    "    Detect input port \\clk1 (index=0, width=1, offset=0)",
    "    Detect output port \\out0 (index=0, width=5, offset=0)",
    "    Detect output port \\out0 (index=1, width=5, offset=0)",
    "    Detect output port \\out0 (index=2, width=5, offset=0)",
    "    Detect output port \\out0 (index=3, width=5, offset=0)",
    "    Detect output port \\out0 (index=4, width=5, offset=0)",
    "    Detect output port \\out1 (index=0, width=5, offset=0)",
    "    Detect output port \\out1 (index=1, width=5, offset=0)",
    "    Detect output port \\out1 (index=2, width=5, offset=0)",
    "    Detect output port \\out1 (index=3, width=5, offset=0)",
    "    Detect output port \\out1 (index=4, width=5, offset=0)",
    "    Detect input port \\reset (index=0, width=1, offset=0)",
    "  Get Port/Standalone Primitives",
    "    Get important connection of cell \\I_BUF $iopadmap$up5bit_counter_dual_clock.clk0",
    "      Cell port \\I is connected to input port \\clk0",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$up5bit_counter_dual_clock.clk1",
    "      Cell port \\I is connected to input port \\clk1",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\O_BUF $iopadmap$up5bit_counter_dual_clock.out0",
    "      Cell port \\O is connected to output port \\out0[0]",
    "    Get important connection of cell \\O_BUF $iopadmap$up5bit_counter_dual_clock.out0_1",
    "      Cell port \\O is connected to output port \\out0[1]",
    "    Get important connection of cell \\O_BUF $iopadmap$up5bit_counter_dual_clock.out0_2",
    "      Cell port \\O is connected to output port \\out0[2]",
    "    Get important connection of cell \\O_BUF $iopadmap$up5bit_counter_dual_clock.out0_3",
    "      Cell port \\O is connected to output port \\out0[3]",
    "    Get important connection of cell \\O_BUF $iopadmap$up5bit_counter_dual_clock.out0_4",
    "      Cell port \\O is connected to output port \\out0[4]",
    "    Get important connection of cell \\O_BUF $iopadmap$up5bit_counter_dual_clock.out1",
    "      Cell port \\O is connected to output port \\out1[0]",
    "    Get important connection of cell \\O_BUF $iopadmap$up5bit_counter_dual_clock.out1_1",
    "      Cell port \\O is connected to output port \\out1[1]",
    "    Get important connection of cell \\O_BUF $iopadmap$up5bit_counter_dual_clock.out1_2",
    "      Cell port \\O is connected to output port \\out1[2]",
    "    Get important connection of cell \\O_BUF $iopadmap$up5bit_counter_dual_clock.out1_3",
    "      Cell port \\O is connected to output port \\out1[3]",
    "    Get important connection of cell \\O_BUF $iopadmap$up5bit_counter_dual_clock.out1_4",
    "      Cell port \\O is connected to output port \\out1[4]",
    "    Get important connection of cell \\I_BUF $iopadmap$up5bit_counter_dual_clock.reset",
    "      Cell port \\I is connected to input port \\reset",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "    Try \\I_BUF $iopadmap$up5bit_counter_dual_clock.clk0 out connection: $iopadmap$clk0 -> $auto$clkbufmap.cc:284:execute$1056",
    "      Connected $auto$clkbufmap.cc:284:execute$1056",
    "    Try \\I_BUF $iopadmap$up5bit_counter_dual_clock.clk1 out connection: $iopadmap$clk1 -> $auto$clkbufmap.cc:284:execute$1059",
    "      Connected $auto$clkbufmap.cc:284:execute$1059",
    "  Trace \\I_BUF_DS --> \\CLK_BUF",
    "  Trace \\CLK_BUF --> \\PLL",
    "  Trace \\BOOT_CLOCK --> \\PLL",
    "  Trace \\I_BUF --> \\I_DELAY",
    "  Trace \\I_BUF --> \\I_DDR",
    "  Trace \\I_BUF --> \\I_SERDES",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "  Trace \\I_BUF_DS --> \\I_SERDES",
    "  Trace \\I_DELAY --> \\I_DDR",
    "  Trace \\I_DELAY --> \\I_SERDES",
    "  Trace \\O_BUF --> \\O_DELAY",
    "  Trace \\O_BUF --> \\O_DDR",
    "  Trace \\O_BUF --> \\O_SERDES",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_SERDES",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "  Trace \\O_BUF_DS --> \\O_SERDES",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "  Trace \\O_BUFT_DS --> \\O_SERDES",
    "  Trace \\O_DELAY --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_SERDES",
    "  Trace \\O_BUF --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT --> \\O_SERDES_CLK",
    "  Trace \\O_BUF_DS --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT_DS --> \\O_SERDES_CLK",
    "  Trace fabric clock buffer",
    "  Trace gearbox clock source",
    "  Trace Fabric Clock",
    "    Module \\CLK_BUF $auto$clkbufmap.cc:284:execute$1056: clock port \\O, net $auto$clkbufmap.cc:317:execute$1058",
    "      Connected to cell \\DFFRE $abc$384$auto$blifparse.cc:377:parse_blif$385",
    "        Which is not a IO primitive. Send to fabric",
    "    Module \\CLK_BUF $auto$clkbufmap.cc:284:execute$1059: clock port \\O, net $auto$clkbufmap.cc:317:execute$1061",
    "      Connected to cell \\DFFRE $abc$407$auto$blifparse.cc:377:parse_blif$408",
    "        Which is not a IO primitive. Send to fabric",
    "  Summary",
    "        |--------------------------------------------------------------------|",
    "        |       ****************************************************         |",
    "    IN  |  clk0 * I_BUF |-> CLK_BUF                                *         |",
    "    IN  |  clk1 * I_BUF |-> CLK_BUF                                *         |",
    "    OUT |       *                                            O_BUF * out0[0] |",
    "    OUT |       *                                            O_BUF * out0[1] |",
    "    OUT |       *                                            O_BUF * out0[2] |",
    "    OUT |       *                                            O_BUF * out0[3] |",
    "    OUT |       *                                            O_BUF * out0[4] |",
    "    OUT |       *                                            O_BUF * out1[0] |",
    "    OUT |       *                                            O_BUF * out1[1] |",
    "    OUT |       *                                            O_BUF * out1[2] |",
    "    OUT |       *                                            O_BUF * out1[3] |",
    "    OUT |       *                                            O_BUF * out1[4] |",
    "    IN  | reset * I_BUF                                            *         |",
    "        |       ****************************************************         |",
    "        |--------------------------------------------------------------------|",
    "  Final checking is good",
    "  Cross-check instances vs wrapped-instances",
    "  Generate SDC",
    "End of IO Analysis"
  ],
  "instances" : [
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$up5bit_counter_dual_clock.clk0",
      "linked_object" : "clk0",
      "linked_objects" : {
        "clk0" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk0",
        "O" : "$iopadmap$clk0"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "$auto$clkbufmap.cc:284:execute$1056",
      "linked_object" : "clk0",
      "linked_objects" : {
        "clk0" : {
          "location" : "",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "0"
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk0",
        "O" : "$auto$clkbufmap.cc:317:execute$1058"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "0"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$up5bit_counter_dual_clock.clk1",
      "linked_object" : "clk1",
      "linked_objects" : {
        "clk1" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk1",
        "O" : "$iopadmap$clk1"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "$auto$clkbufmap.cc:284:execute$1059",
      "linked_object" : "clk1",
      "linked_objects" : {
        "clk1" : {
          "location" : "",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "1"
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk1",
        "O" : "$auto$clkbufmap.cc:317:execute$1061"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "1"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$up5bit_counter_dual_clock.out0",
      "linked_object" : "out0[0]",
      "linked_objects" : {
        "out0[0]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$out0[0]",
        "O" : "out0[0]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$up5bit_counter_dual_clock.out0_1",
      "linked_object" : "out0[1]",
      "linked_objects" : {
        "out0[1]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$out0[1]",
        "O" : "out0[1]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$up5bit_counter_dual_clock.out0_2",
      "linked_object" : "out0[2]",
      "linked_objects" : {
        "out0[2]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$out0[2]",
        "O" : "out0[2]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$up5bit_counter_dual_clock.out0_3",
      "linked_object" : "out0[3]",
      "linked_objects" : {
        "out0[3]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$out0[3]",
        "O" : "out0[3]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$up5bit_counter_dual_clock.out0_4",
      "linked_object" : "out0[4]",
      "linked_objects" : {
        "out0[4]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$out0[4]",
        "O" : "out0[4]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$up5bit_counter_dual_clock.out1",
      "linked_object" : "out1[0]",
      "linked_objects" : {
        "out1[0]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$out1[0]",
        "O" : "out1[0]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$up5bit_counter_dual_clock.out1_1",
      "linked_object" : "out1[1]",
      "linked_objects" : {
        "out1[1]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$out1[1]",
        "O" : "out1[1]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$up5bit_counter_dual_clock.out1_2",
      "linked_object" : "out1[2]",
      "linked_objects" : {
        "out1[2]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$out1[2]",
        "O" : "out1[2]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$up5bit_counter_dual_clock.out1_3",
      "linked_object" : "out1[3]",
      "linked_objects" : {
        "out1[3]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$out1[3]",
        "O" : "out1[3]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$up5bit_counter_dual_clock.out1_4",
      "linked_object" : "out1[4]",
      "linked_objects" : {
        "out1[4]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$out1[4]",
        "O" : "out1[4]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$up5bit_counter_dual_clock.reset",
      "linked_object" : "reset",
      "linked_objects" : {
        "reset" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "reset",
        "O" : "$iopadmap$reset"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    }
  ]
}
