<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1148' type='llvm::SDValue llvm::PPCTargetLowering::combineABS(llvm::SDNode * N, llvm::TargetLowering::DAGCombinerInfo &amp; DCI) const'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13748' u='c' c='_ZNK4llvm17PPCTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<def f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15126' ll='15162' type='llvm::SDValue llvm::PPCTargetLowering::combineABS(llvm::SDNode * N, llvm::TargetLowering::DAGCombinerInfo &amp; DCI) const'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15121'>// Transform (abs (sub (zext a), (zext b))) to (vabsd a b 0)
// Transform (abs (sub (zext a), (zext_invec b))) to (vabsd a b 0)
// Transform (abs (sub (zext_invec a), (zext_invec b))) to (vabsd a b 0)
// Transform (abs (sub (zext_invec a), (zext b))) to (vabsd a b 0)
// Transform (abs (sub a, b) to (vabsd a b 1)) if a &amp; b of type v4i32</doc>
