

================================================================
== Vitis HLS Report for 'xFAngleKernel_2_0_720_1280_3_0_1_5_1_1280_3840_s'
================================================================
* Date:           Tue Jan 24 22:05:20 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.643 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   925921|   925921|  9.259 ms|  9.259 ms|  925921|  925921|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |   925920|   925920|      1286|          -|          -|   720|        no|
        | + colLoop  |     1283|     1283|         5|          1|          1|  1280|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    206|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|      71|      2|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     93|    -|
|Register         |        -|    -|     287|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     358|    397|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+----+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +-------------------------+---------------------+---------+----+----+----+-----+
    |mul_17s_15ns_32_2_1_U62  |mul_17s_15ns_32_2_1  |        0|   1|  71|   2|    0|
    +-------------------------+---------------------+---------+----+----+----+-----+
    |Total                    |                     |        0|   1|  71|   2|    0|
    +-------------------------+---------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_V_1_fu_127_p2                   |         +|   0|  0|  10|          10|           1|
    |j_V_1_fu_139_p2                   |         +|   0|  0|  11|          11|           1|
    |tg67x_fu_234_p2                   |         +|   0|  0|  32|          32|          32|
    |sub_ln455_fu_170_p2               |         -|   0|  0|  17|           1|          17|
    |sub_ln456_fu_200_p2               |         -|   0|  0|  17|           1|          17|
    |and_ln469_fu_263_p2               |       and|   0|  0|   1|           1|           1|
    |ap_block_state7_pp0_stage0_iter4  |       and|   0|  0|   1|           1|           1|
    |icmp_ln465_fu_221_p2              |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln469_fu_240_p2              |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln878_8_fu_145_p2            |      icmp|   0|  0|   5|          11|          11|
    |icmp_ln878_fu_133_p2              |      icmp|   0|  0|   5|          10|          10|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |or_ln469_fu_276_p2                |        or|   0|  0|   1|           1|           1|
    |phase_mat_4217_din                |    select|   0|  0|   8|           1|           8|
    |select_ln456_fu_206_p3            |    select|   0|  0|  17|           1|          17|
    |select_ln469_1_fu_281_p3          |    select|   0|  0|   8|           1|           6|
    |select_ln469_fu_268_p3            |    select|   0|  0|   7|           1|           7|
    |xa_fu_176_p3                      |    select|   0|  0|  17|           1|          17|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln465_fu_258_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln472_fu_246_p2               |       xor|   0|  0|  16|          16|          16|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 206|         171|         235|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |gradx2_mat_4212_blk_n    |   9|          2|    1|          2|
    |grady2_mat_4215_blk_n    |   9|          2|    1|          2|
    |i_V_reg_105              |   9|          2|   10|         20|
    |j_V_reg_116              |   9|          2|   11|         22|
    |phase_mat_4217_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         21|   28|         59|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |i_V_1_reg_298                 |  10|   0|   10|          0|
    |i_V_reg_105                   |  10|   0|   10|          0|
    |icmp_ln465_reg_348            |   1|   0|    1|          0|
    |icmp_ln469_reg_354            |   1|   0|    1|          0|
    |icmp_ln878_8_reg_312          |   1|   0|    1|          0|
    |j_V_reg_116                   |  11|   0|   11|          0|
    |tmp_21_reg_333                |   1|   0|    1|          0|
    |tmp_21_reg_333_pp0_iter2_reg  |   1|   0|    1|          0|
    |tmp_V_11_reg_322              |  16|   0|   16|          0|
    |tmp_V_reg_316                 |  16|   0|   16|          0|
    |tmp_reg_328                   |   1|   0|    1|          0|
    |trunc_ln468_reg_343           |  16|   0|   16|          0|
    |icmp_ln878_8_reg_312          |  64|  32|    1|          0|
    |tmp_V_11_reg_322              |  64|  32|   16|          0|
    |tmp_V_reg_316                 |  64|  32|   16|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 287|  96|  128|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  xFAngleKernel<2, 0, 720, 1280, 3, 0, 1, 5, 1, 1280, 3840>|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  xFAngleKernel<2, 0, 720, 1280, 3, 0, 1, 5, 1, 1280, 3840>|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  xFAngleKernel<2, 0, 720, 1280, 3, 0, 1, 5, 1, 1280, 3840>|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  xFAngleKernel<2, 0, 720, 1280, 3, 0, 1, 5, 1, 1280, 3840>|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  xFAngleKernel<2, 0, 720, 1280, 3, 0, 1, 5, 1, 1280, 3840>|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  xFAngleKernel<2, 0, 720, 1280, 3, 0, 1, 5, 1, 1280, 3840>|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  xFAngleKernel<2, 0, 720, 1280, 3, 0, 1, 5, 1, 1280, 3840>|  return value|
|gradx2_mat_4212_dout     |   in|   16|     ap_fifo|                                            gradx2_mat_4212|       pointer|
|gradx2_mat_4212_empty_n  |   in|    1|     ap_fifo|                                            gradx2_mat_4212|       pointer|
|gradx2_mat_4212_read     |  out|    1|     ap_fifo|                                            gradx2_mat_4212|       pointer|
|grady2_mat_4215_dout     |   in|   16|     ap_fifo|                                            grady2_mat_4215|       pointer|
|grady2_mat_4215_empty_n  |   in|    1|     ap_fifo|                                            grady2_mat_4215|       pointer|
|grady2_mat_4215_read     |  out|    1|     ap_fifo|                                            grady2_mat_4215|       pointer|
|phase_mat_4217_din       |  out|    8|     ap_fifo|                                             phase_mat_4217|       pointer|
|phase_mat_4217_full_n    |   in|    1|     ap_fifo|                                             phase_mat_4217|       pointer|
|phase_mat_4217_write     |  out|    1|     ap_fifo|                                             phase_mat_4217|       pointer|
+-------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

