Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 00:10:06 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (106)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (106)
--------------------------------
 There are 106 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.307        0.000                      0                 1158        0.098        0.000                      0                 1158        4.020        0.000                       0                   719  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.307        0.000                      0                 1158        0.098        0.000                      0                 1158        4.020        0.000                       0                   719  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 2.909ns (33.483%)  route 5.779ns (66.517%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         3.046     4.537    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.149     4.686 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_mux[14]
    SLICE_X35Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     5.039 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.039    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.153    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.267    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.381    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.495    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.609    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.837    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.951    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.065    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.179    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.293    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.009     6.416    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.638 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.724     9.362    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X34Y63         LUT4 (Prop_lut4_I2_O)        0.299     9.661 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     9.661    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X34Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X34Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 2.909ns (34.140%)  route 5.612ns (65.860%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         3.046     4.537    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.149     4.686 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_mux[14]
    SLICE_X35Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     5.039 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.039    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.153    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.267    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.381    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.495    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.609    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.837    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.951    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.065    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.179    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.293    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.009     6.416    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.638 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.556     9.195    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X34Y64         LUT4 (Prop_lut4_I2_O)        0.299     9.494 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp[22]_i_1/O
                         net (fo=1, routed)           0.000     9.494    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp[22]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[22]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y64         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 4.503ns (52.753%)  route 4.033ns (47.247%))
  Logic Levels:           20  (CARRY4=16 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/P[4]
                         net (fo=2, routed)           1.518     2.925    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2_n_101
    SLICE_X14Y38         LUT3 (Prop_lut3_I0_O)        0.153     3.078 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_173/O
                         net (fo=2, routed)           0.679     3.757    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_173_n_0
    SLICE_X14Y38         LUT4 (Prop_lut4_I3_O)        0.331     4.088 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_177/O
                         net (fo=1, routed)           0.000     4.088    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_177_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.464 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_158/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_158_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.581 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_145/CO[3]
                         net (fo=1, routed)           0.000     4.581    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_145_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.698 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.698    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_131_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.815 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_117/CO[3]
                         net (fo=1, routed)           0.000     4.815    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_117_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.932 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_103/CO[3]
                         net (fo=1, routed)           0.000     4.932    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_103_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.049 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.049    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_88_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.166 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.166    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_72_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.283 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.283    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_58_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.400 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.400    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_44_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.517 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.517    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_30_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.634    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_20_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.957 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]_i_5/O[1]
                         net (fo=2, routed)           0.979     6.936    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]_i_5_n_6
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.298     7.234 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_4/O
                         net (fo=2, routed)           0.857     8.091    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_4_n_0
    SLICE_X26Y50         LUT4 (Prop_lut4_I3_O)        0.328     8.419 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_8/O
                         net (fo=1, routed)           0.000     8.419    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_8_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.952 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.952    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.069 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.069    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.186 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[109]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.186    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[109]_i_1_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.509 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.509    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__5[111]
    SLICE_X26Y53         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/ap_clk
    SLICE_X26Y53         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X26Y53         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.499ns  (logic 2.909ns (34.228%)  route 5.590ns (65.772%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         3.046     4.537    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.149     4.686 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_mux[14]
    SLICE_X35Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     5.039 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.039    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.153    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.267    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.381    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.495    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.609    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.837    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.951    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.065    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.179    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.293    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.009     6.416    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.638 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.535     9.173    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X34Y63         LUT4 (Prop_lut4_I2_O)        0.299     9.472 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp[19]_i_1/O
                         net (fo=1, routed)           0.000     9.472    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp[19]_i_1_n_0
    SLICE_X34Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X34Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 4.399ns (52.170%)  route 4.033ns (47.830%))
  Logic Levels:           20  (CARRY4=16 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/P[4]
                         net (fo=2, routed)           1.518     2.925    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2_n_101
    SLICE_X14Y38         LUT3 (Prop_lut3_I0_O)        0.153     3.078 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_173/O
                         net (fo=2, routed)           0.679     3.757    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_173_n_0
    SLICE_X14Y38         LUT4 (Prop_lut4_I3_O)        0.331     4.088 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_177/O
                         net (fo=1, routed)           0.000     4.088    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_177_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.464 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_158/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_158_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.581 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_145/CO[3]
                         net (fo=1, routed)           0.000     4.581    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_145_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.698 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.698    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_131_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.815 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_117/CO[3]
                         net (fo=1, routed)           0.000     4.815    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_117_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.932 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_103/CO[3]
                         net (fo=1, routed)           0.000     4.932    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_103_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.049 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.049    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_88_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.166 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.166    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_72_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.283 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.283    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_58_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.400 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.400    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_44_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.517 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.517    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_30_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.634    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_20_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.957 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]_i_5/O[1]
                         net (fo=2, routed)           0.979     6.936    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]_i_5_n_6
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.298     7.234 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_4/O
                         net (fo=2, routed)           0.857     8.091    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_4_n_0
    SLICE_X26Y50         LUT4 (Prop_lut4_I3_O)        0.328     8.419 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_8/O
                         net (fo=1, routed)           0.000     8.419    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_8_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.952 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.952    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.069 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.069    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.186 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[109]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.186    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[109]_i_1_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.405 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.405    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__5[110]
    SLICE_X26Y53         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/ap_clk
    SLICE_X26Y53         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[110]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X26Y53         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[110]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 4.386ns (52.096%)  route 4.033ns (47.904%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/P[4]
                         net (fo=2, routed)           1.518     2.925    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2_n_101
    SLICE_X14Y38         LUT3 (Prop_lut3_I0_O)        0.153     3.078 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_173/O
                         net (fo=2, routed)           0.679     3.757    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_173_n_0
    SLICE_X14Y38         LUT4 (Prop_lut4_I3_O)        0.331     4.088 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_177/O
                         net (fo=1, routed)           0.000     4.088    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_177_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.464 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_158/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_158_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.581 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_145/CO[3]
                         net (fo=1, routed)           0.000     4.581    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_145_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.698 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.698    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_131_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.815 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_117/CO[3]
                         net (fo=1, routed)           0.000     4.815    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_117_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.932 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_103/CO[3]
                         net (fo=1, routed)           0.000     4.932    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_103_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.049 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.049    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_88_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.166 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.166    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_72_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.283 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.283    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_58_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.400 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.400    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_44_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.517 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.517    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_30_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.634    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_20_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.957 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]_i_5/O[1]
                         net (fo=2, routed)           0.979     6.936    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]_i_5_n_6
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.298     7.234 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_4/O
                         net (fo=2, routed)           0.857     8.091    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_4_n_0
    SLICE_X26Y50         LUT4 (Prop_lut4_I3_O)        0.328     8.419 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_8/O
                         net (fo=1, routed)           0.000     8.419    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_8_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.952 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.952    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.069 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.069    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.392 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[109]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.392    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__5[107]
    SLICE_X26Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/ap_clk
    SLICE_X26Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[107]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[107]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.411ns  (logic 4.378ns (52.051%)  route 4.033ns (47.949%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/P[4]
                         net (fo=2, routed)           1.518     2.925    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2_n_101
    SLICE_X14Y38         LUT3 (Prop_lut3_I0_O)        0.153     3.078 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_173/O
                         net (fo=2, routed)           0.679     3.757    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_173_n_0
    SLICE_X14Y38         LUT4 (Prop_lut4_I3_O)        0.331     4.088 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_177/O
                         net (fo=1, routed)           0.000     4.088    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_177_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.464 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_158/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_158_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.581 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_145/CO[3]
                         net (fo=1, routed)           0.000     4.581    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_145_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.698 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.698    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_131_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.815 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_117/CO[3]
                         net (fo=1, routed)           0.000     4.815    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_117_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.932 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_103/CO[3]
                         net (fo=1, routed)           0.000     4.932    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_103_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.049 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.049    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_88_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.166 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.166    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_72_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.283 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.283    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_58_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.400 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.400    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_44_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.517 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.517    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_30_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.634    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_20_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.957 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]_i_5/O[1]
                         net (fo=2, routed)           0.979     6.936    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]_i_5_n_6
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.298     7.234 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_4/O
                         net (fo=2, routed)           0.857     8.091    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_4_n_0
    SLICE_X26Y50         LUT4 (Prop_lut4_I3_O)        0.328     8.419 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_8/O
                         net (fo=1, routed)           0.000     8.419    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_8_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.952 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.952    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.069 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.069    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.384 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[109]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.384    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__5[109]
    SLICE_X26Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/ap_clk
    SLICE_X26Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[109]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[109]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 2.909ns (34.864%)  route 5.435ns (65.136%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         3.046     4.537    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.149     4.686 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_mux[14]
    SLICE_X35Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     5.039 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.039    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.153    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.267    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.381    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.495    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.609    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.837    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.951    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.065    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.179    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.293    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.009     6.416    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.638 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.379     9.018    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X34Y65         LUT4 (Prop_lut4_I2_O)        0.299     9.317 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp[26]_i_1/O
                         net (fo=1, routed)           0.000     9.317    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp[26]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X34Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y65         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 2.909ns (34.914%)  route 5.423ns (65.086%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         3.046     4.537    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.149     4.686 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_i_1/O
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_mux[14]
    SLICE_X35Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     5.039 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.039    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.153    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.267    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.381    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.495    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.609    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.723    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.837    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.951    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.065    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.179    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.293    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.009     6.416    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.638 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.367     9.006    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X34Y64         LUT4 (Prop_lut4_I2_O)        0.299     9.305 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp[23]_i_1/O
                         net (fo=1, routed)           0.000     9.305    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp[23]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y64         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 4.302ns (51.614%)  route 4.033ns (48.386%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2/P[4]
                         net (fo=2, routed)           1.518     2.925    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__2_n_101
    SLICE_X14Y38         LUT3 (Prop_lut3_I0_O)        0.153     3.078 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_173/O
                         net (fo=2, routed)           0.679     3.757    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_173_n_0
    SLICE_X14Y38         LUT4 (Prop_lut4_I3_O)        0.331     4.088 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_177/O
                         net (fo=1, routed)           0.000     4.088    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[97]_i_177_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.464 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_158/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_158_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.581 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_145/CO[3]
                         net (fo=1, routed)           0.000     4.581    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_145_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.698 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.698    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_131_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.815 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_117/CO[3]
                         net (fo=1, routed)           0.000     4.815    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_117_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.932 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_103/CO[3]
                         net (fo=1, routed)           0.000     4.932    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_103_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.049 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.049    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_88_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.166 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.166    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_72_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.283 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.283    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_58_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.400 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.400    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_44_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.517 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.517    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_30_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.634 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.634    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[97]_i_20_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.957 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]_i_5/O[1]
                         net (fo=2, routed)           0.979     6.936    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[111]_i_5_n_6
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.298     7.234 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_4/O
                         net (fo=2, routed)           0.857     8.091    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_4_n_0
    SLICE_X26Y50         LUT4 (Prop_lut4_I3_O)        0.328     8.419 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_8/O
                         net (fo=1, routed)           0.000     8.419    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2[101]_i_8_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.952 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.952    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.069 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.069    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.308 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[109]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.308    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__5[108]
    SLICE_X26Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/ap_clk
    SLICE_X26Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[108]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff2_reg[108]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  1.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/ap_clk
    SLICE_X31Y59         FDRE                                         r  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/dividend0_reg[2]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend0_reg[7]_0[2]
    SLICE_X30Y59         FDRE                                         r  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/ap_clk
    SLICE_X30Y59         FDRE                                         r  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend0_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend0_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend0_reg[6]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend0_reg_n_0_[6]
    SLICE_X30Y57         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend_tmp[7]_i_1_n_0
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/ap_clk
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend_tmp_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y57         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/ap_clk
    SLICE_X28Y58         FDRE                                         r  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend0_reg[3]/Q
                         net (fo=1, routed)           0.086     0.637    bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend0_reg_n_0_[3]
    SLICE_X29Y58         LUT3 (Prop_lut3_I0_O)        0.048     0.685 r  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.685    bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend_tmp[4]_i_1_n_0
    SLICE_X29Y58         FDRE                                         r  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/ap_clk
    SLICE_X29Y58         FDRE                                         r  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend_tmp_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y58         FDRE (Hold_fdre_C_D)         0.107     0.539    bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/dividend_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/remd_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/remd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.160%)  route 0.110ns (43.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/ap_clk
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/remd_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/remd_tmp_reg[1]/Q
                         net (fo=2, routed)           0.110     0.661    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0_n_27
    SLICE_X46Y61         FDRE                                         r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/remd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/ap_clk
    SLICE_X46Y61         FDRE                                         r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/remd_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y61         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/remd_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/remd_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/remd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.566%)  route 0.062ns (27.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/ap_clk
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/remd_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/remd_tmp_reg[11]/Q
                         net (fo=2, routed)           0.062     0.636    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0_n_17
    SLICE_X47Y60         FDRE                                         r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/remd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/ap_clk
    SLICE_X47Y60         FDRE                                         r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/remd_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y60         FDRE (Hold_fdre_C_D)         0.046     0.478    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/remd_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/remd_tmp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/remd_tmp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/ap_clk
    SLICE_X44Y62         FDRE                                         r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/remd_tmp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/remd_tmp_reg[26]/Q
                         net (fo=2, routed)           0.121     0.672    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/D[26]
    SLICE_X44Y62         FDRE                                         r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/remd_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/ap_clk
    SLICE_X44Y62         FDRE                                         r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/remd_tmp_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y62         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/remd_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/remd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_ln16_reg_272_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.616%)  route 0.132ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/ap_clk
    SLICE_X37Y62         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/remd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/remd_reg[13]/Q
                         net (fo=1, routed)           0.132     0.683    bd_0_i/hls_inst/inst/remd[13]
    SLICE_X38Y62         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln16_reg_272_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y62         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln16_reg_272_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/srem_ln16_reg_272_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg_r_56/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg_r_57/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg_r_56/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg_r_56/Q
                         net (fo=1, routed)           0.117     0.668    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg_r_56_n_0
    SLICE_X39Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg_r_57/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg_r_57/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg_r_57
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.009%)  route 0.124ns (39.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y67         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[35]/Q
                         net (fo=2, routed)           0.124     0.675    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp[35]
    SLICE_X34Y67         LUT4 (Prop_lut4_I0_O)        0.045     0.720 r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp[36]_i_1/O
                         net (fo=1, routed)           0.000     0.720    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp[36]_i_1_n_0
    SLICE_X34Y67         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X34Y67         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[36]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/remd_tmp_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/dividend_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/dividend_tmp_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/ap_clk
    SLICE_X48Y62         FDRE                                         r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/dividend_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/dividend_tmp_reg[5]/Q
                         net (fo=1, routed)           0.119     0.670    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/dividend_tmp_reg_n_0_[5]
    SLICE_X49Y62         FDSE                                         r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/dividend_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/ap_clk
    SLICE_X49Y62         FDSE                                         r  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/dividend_tmp_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y62         FDSE (Hold_fdse_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/dividend_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y14   bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff0_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y17   bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y12   bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff0_reg__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y16   bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y16   bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y19   bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y18   bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y16   bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/buff1_reg__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y13   bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/tmp_product__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y18   bd_0_i/hls_inst/inst/mul_64ns_66ns_112_5_1_U2/fn1_mul_64ns_66ns_112_5_1_Multiplier_0_U/tmp_product__1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y57  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/r_stage_reg[6]_srl6___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y62  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/r_stage_reg[27]_srl27___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_25/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y57  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/r_stage_reg[6]_srl6___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y62  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/r_stage_reg[27]_srl27___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_25/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X29Y55  bd_0_i/hls_inst/inst/add_ln19_1_reg_302_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X29Y55  bd_0_i/hls_inst/inst/add_ln19_1_reg_302_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y57  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/r_stage_reg[6]_srl6___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y57  bd_0_i/hls_inst/inst/urem_8ns_17ns_9_12_seq_1_U4/fn1_urem_8ns_17ns_9_12_seq_1_div_U/fn1_urem_8ns_17ns_9_12_seq_1_div_u_0/r_stage_reg[6]_srl6___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64  bd_0_i/hls_inst/inst/srem_64ns_33ns_16_68_seq_1_U1/fn1_srem_64ns_33ns_16_68_seq_1_div_U/fn1_srem_64ns_33ns_16_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y62  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/r_stage_reg[27]_srl27___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_25/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y62  bd_0_i/hls_inst/inst/urem_29ns_30ns_28_33_seq_1_U3/fn1_urem_29ns_30ns_28_33_seq_1_div_U/fn1_urem_29ns_30ns_28_33_seq_1_div_u_0/r_stage_reg[27]_srl27___srem_64ns_33ns_16_68_seq_1_U1_fn1_srem_64ns_33ns_16_68_seq_1_div_U_fn1_srem_64ns_33ns_16_68_seq_1_div_u_0_r_stage_reg_r_25/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X29Y55  bd_0_i/hls_inst/inst/add_ln19_1_reg_302_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X29Y55  bd_0_i/hls_inst/inst/add_ln19_1_reg_302_reg[0]/C



