============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Jun 27 2025  10:22:44 am
  Module:                 axis_sa
  Library domain:         wc_timing_condition
    Domain index:         0
    Technology library:   sc9mcpp140z_cln28ht_base_ulvt_c35_ssg_cworstt_max_0p72v_125c 1.0
  Operating conditions:   ssg_cworstt_max_0p72v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                                           0
 Sequential data pins driven by a clock signal                                             0
 Sequential clock pins without clock waveform                                              0
 Sequential clock pins with multiple clock waveforms                                       0
 Generated clocks without clock waveform                                                   0
 Generated clocks with incompatible options                                                0
 Generated clocks with multi-master clock                                                  0
 Generated clocks with master clock not reaching the generated clock target                0
 Paths constrained with different clocks                                                   0
 Loop-breaking cells for combinational feedback                                            0
 Nets with multiple drivers                                                                0
 Timing exceptions with no effect                                                          0
 Suspicious multi_cycle exceptions                                                         0
 Pins/ports with conflicting case constants                                                0
 Inputs without clocked external delays                                                    0
 Outputs without clocked external delays                                                   0
 Inputs without external driver/transition                                                 0
 Outputs without external load                                                             0
 Exceptions with invalid timing start-/endpoints                                           0

                                                                           Total:          0

