{
  "creator": "Yosys 0.10+12 (open-tool-forge build) (git sha1 356ec7bb, gcc 9.3.0-17ubuntu1~20.04 -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2068.1-2352.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$1045": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2163.2-2163.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$1046": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2165.2-2165.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$1047": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2167.2-2167.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$1048": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2169.2-2169.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1049": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2171.2-2171.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1050": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2173.2-2173.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1051": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2175.2-2175.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$1052": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2177.2-2177.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$1053": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2179.2-2179.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$1054": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2181.2-2181.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$1055": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2183.2-2183.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$1056": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2185.2-2185.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$1057": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2187.2-2187.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$1058": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2189.2-2189.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1059": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2191.2-2191.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1060": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2192.2-2192.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1061": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2193.2-2193.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1062": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2195.2-2195.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1063": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2197.2-2197.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1064": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2198.2-2198.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1065": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2199.2-2199.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1066": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2201.2-2201.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1067": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2203.2-2203.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1068": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2204.2-2204.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1069": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2205.2-2205.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1070": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2207.2-2207.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1071": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2209.2-2209.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1072": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2210.2-2210.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1073": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2211.2-2211.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1074": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2213.2-2213.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1075": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2215.2-2215.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1076": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2217.2-2217.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1077": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2219.2-2219.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1078": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2220.2-2220.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1079": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2221.2-2221.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.24-2069.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.29-2069.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2072.9-2072.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.8-2069.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.12-2069.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.16-2069.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.20-2069.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2070.9-2070.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2071.9-2071.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.39-2069.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3099.1-3434.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.135-3105.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.127-3105.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.54-3105.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.45-3105.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.36-3105.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.27-3105.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.18-3105.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.9-3105.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.119-3105.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.111-3105.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.103-3105.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.95-3105.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.87-3105.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.79-3105.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.71-3105.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.63-3105.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.100-3102.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.91-3102.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.9-3102.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.82-3102.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.73-3102.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.64-3102.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.55-3102.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.46-3102.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.37-3102.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.28-3102.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.19-3102.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3101.9-3101.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3101.15-3101.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.150-3100.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.141-3100.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.59-3100.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.49-3100.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.39-3100.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.29-3100.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.19-3100.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.9-3100.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.132-3100.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.123-3100.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.114-3100.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.105-3100.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.96-3100.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.87-3100.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.78-3100.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.69-3100.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3101.22-3101.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.100-3104.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.91-3104.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.9-3104.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.82-3104.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.73-3104.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.64-3104.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.55-3104.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.46-3104.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.37-3104.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.28-3104.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.19-3104.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3103.9-3103.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3103.15-3103.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.150-3106.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.141-3106.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.59-3106.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.49-3106.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.39-3106.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.29-3106.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.19-3106.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.9-3106.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.132-3106.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.123-3106.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.114-3106.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.105-3106.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.96-3106.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.87-3106.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.78-3106.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.69-3106.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3103.22-3103.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:265.1-298.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:301.1-341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:303.8-303.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:303.21-303.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:303.11-303.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:302.13-302.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:634.1-706.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:636.8-636.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:636.24-636.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:636.11-636.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:635.13-635.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:636.21-636.22"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:765.1-837.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:767.8-767.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:767.24-767.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:767.11-767.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:766.13-766.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:767.21-767.22"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:578.1-631.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:580.8-580.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:580.24-580.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:580.11-580.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:579.13-579.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:580.21-580.22"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:709.1-762.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:711.8-711.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:711.24-711.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:711.11-711.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:710.13-710.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:711.21-711.22"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:842.1-875.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:844.8-844.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:844.11-844.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:843.13-843.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:878.1-918.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:880.8-880.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:880.21-880.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:880.11-880.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:879.13-879.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1211.1-1283.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1213.8-1213.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1213.24-1213.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1213.11-1213.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1212.13-1212.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1213.21-1213.22"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1342.1-1415.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1344.8-1344.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1344.24-1344.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1344.11-1344.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1343.13-1343.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1344.21-1344.22"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1155.1-1208.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1157.8-1157.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1157.24-1157.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1157.11-1157.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1156.13-1156.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1157.21-1157.22"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1286.1-1339.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1288.8-1288.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1288.24-1288.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1288.11-1288.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1287.13-1287.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1288.21-1288.22"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:969.1-1035.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:971.8-971.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:971.14-971.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:970.13-970.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:971.11-971.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1086.1-1152.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1088.8-1088.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1088.14-1088.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1087.13-1087.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1088.11-1088.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:921.1-966.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:923.8-923.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:923.14-923.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:922.13-922.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:923.11-923.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1038.1-1083.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1040.8-1040.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1040.14-1040.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1039.13-1039.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1040.11-1040.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:392.1-458.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:394.8-394.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:394.14-394.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:393.13-393.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:394.11-394.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:509.1-575.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:511.8-511.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:511.14-511.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:510.13-510.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:511.11-511.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:344.1-389.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:346.8-346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:346.14-346.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:345.13-345.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:346.11-346.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:461.1-506.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:463.8-463.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:463.14-463.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:462.13-462.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:463.11-463.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2788.1-2792.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2789.8-2789.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2790.9-2790.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2596.1-2613.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2609.9-2609.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2608.8-2608.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2607.8-2607.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2597.8-2597.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2598.8-2598.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2599.8-2599.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2600.8-2600.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2601.8-2601.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2602.8-2602.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2603.8-2603.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2604.8-2604.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2605.8-2605.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2606.8-2606.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2665.1-2705.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2696.9-2696.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2697.9-2697.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2695.9-2695.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2676.9-2676.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2675.9-2675.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2674.9-2674.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2673.9-2673.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2672.9-2672.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2671.9-2671.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2670.9-2670.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2669.9-2669.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2666.9-2666.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2684.9-2684.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2683.9-2683.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2682.9-2682.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2681.9-2681.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2680.9-2680.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2679.9-2679.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2678.9-2678.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2694.9-2694.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2693.9-2693.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2692.9-2692.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2691.9-2691.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2690.9-2690.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2689.9-2689.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2688.9-2688.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2667.9-2667.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2668.9-2668.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2685.9-2685.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2686.9-2686.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2701.9-2701.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2794.1-2861.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2797.9-2797.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2803.9-2803.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2804.9-2804.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2798.9-2798.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2796.9-2796.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2799.9-2799.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2800.9-2800.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2795.9-2795.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2805.9-2805.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2806.9-2806.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2863.1-2925.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2866.9-2866.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2873.9-2873.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2872.9-2872.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2871.9-2871.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2870.9-2870.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2867.9-2867.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2865.9-2865.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2868.9-2868.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2869.9-2869.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2864.9-2864.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2762.1-2785.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2776.8-2776.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2775.8-2775.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2774.8-2774.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2773.8-2773.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2764.8-2764.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2763.8-2763.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2772.8-2772.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2771.8-2771.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2770.8-2770.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2769.8-2769.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2768.8-2768.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2767.8-2767.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2766.8-2766.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2765.8-2765.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2777.8-2777.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2778.8-2778.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2783.9-2783.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2779.8-2779.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2641.1-2645.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2642.8-2642.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2643.9-2643.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2616.1-2621.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2619.9-2619.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2618.8-2618.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2617.8-2617.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2928.1-3096.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2930.18-2930.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2937.12-2937.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2939.13-2939.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2935.19-2935.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2935.8-2935.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2931.8-2931.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2930.21-2930.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2931.15-2931.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2930.15-2930.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2929.13-2929.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2931.22-2931.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2937.8-2937.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2929.8-2929.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2939.9-2939.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2930.24-2930.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2931.29-2931.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2932.17-2932.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2932.8-2932.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2938.16-2938.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2936.18-2936.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2936.8-2936.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2934.18-2934.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2934.8-2934.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2933.17-2933.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2933.8-2933.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2937.21-2937.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2939.22-2939.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2453.1-2485.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2460.16-2460.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2459.10-2459.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2461.10-2461.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2455.10-2455.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2456.10-2456.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2454.10-2454.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2467.10-2467.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2488.1-2520.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2495.16-2495.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2494.10-2494.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2499.10-2499.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2496.10-2496.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2489.10-2489.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2490.10-2490.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2492.10-2492.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2491.10-2491.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2493.10-2493.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2498.10-2498.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2502.10-2502.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2501.10-2501.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2419.1-2450.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2426.16-2426.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2425.10-2425.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2430.10-2430.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2420.10-2420.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2421.10-2421.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2423.10-2423.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2422.10-2422.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2424.10-2424.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2433.10-2433.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2432.10-2432.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2357.1-2385.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2364.10-2364.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2362.16-2362.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2361.10-2361.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2366.10-2366.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2363.10-2363.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2359.10-2359.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2360.10-2360.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2358.10-2358.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2365.10-2365.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2369.10-2369.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2368.10-2368.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2367.10-2367.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2388.1-2416.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2395.10-2395.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2393.16-2393.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2392.10-2392.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2397.10-2397.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2394.10-2394.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2389.10-2389.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2390.10-2390.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2391.10-2391.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2396.10-2396.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2400.10-2400.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2399.10-2399.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2398.10-2398.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1419.1-1656.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1593$1164": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1595$1165": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1601$1166": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1605$1167": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$1009": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1593.3-1593.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1010": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1595.3-1595.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1011": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1597.3-1597.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1012": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1599.3-1599.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1013": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1601.3-1601.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1014": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1603.3-1603.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1015": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1605.3-1605.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1016": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1607.3-1607.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1017": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1609.3-1609.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1593$1164_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1595$1165_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1601$1166_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1605$1167_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1429.16-1429.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1424.16-1424.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1421.16-1421.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1422.16-1422.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1420.16-1420.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1423.16-1423.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1428.16-1428.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1425.16-1425.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1426.16-1426.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1430.16-1430.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1427.16-1427.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1658.1-1792.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1729$1168": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1731$1169": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1737$1170": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1741$1171": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$1018": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1729.3-1729.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1019": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1731.3-1731.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1020": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1733.3-1733.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1021": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1735.3-1735.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1022": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1737.3-1737.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1023": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1739.3-1739.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1024": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1741.3-1741.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1025": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1743.3-1743.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1026": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1745.3-1745.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1729$1168_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1731$1169_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1737$1170_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1741$1171_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1668.16-1668.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1663.16-1663.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1661.16-1661.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1660.16-1660.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1659.16-1659.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1662.16-1662.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1667.16-1667.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1664.16-1664.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1665.16-1665.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1669.16-1669.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1666.16-1666.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1930.1-2064.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2001$1176": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2003$1177": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2009$1178": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2013$1179": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$1036": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2001.3-2001.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1037": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2003.3-2003.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1038": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2005.3-2005.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1039": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2007.3-2007.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1040": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2009.3-2009.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1041": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2011.3-2011.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1042": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2013.3-2013.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1043": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2015.3-2015.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1044": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2017.3-2017.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2001$1176_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2003$1177_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2009$1178_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2013$1179_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1940.16-1940.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1935.16-1935.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1933.16-1933.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1932.16-1932.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1931.16-1931.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1934.16-1934.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1939.16-1939.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1937.16-1937.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1936.16-1936.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1941.16-1941.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1938.16-1938.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1794.1-1928.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1865$1172": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1867$1173": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1873$1174": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1877$1175": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$1027": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1865.3-1865.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1028": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1867.3-1867.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1029": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1869.3-1869.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1030": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1871.3-1871.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1031": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1873.3-1873.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1032": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1875.3-1875.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1033": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1877.3-1877.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1034": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1879.3-1879.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1035": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1881.3-1881.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1865$1172_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1867$1173_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1873$1174_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1877$1175_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1804.16-1804.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1799.16-1799.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1796.16-1796.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1797.16-1797.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1795.16-1795.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1798.16-1798.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1803.16-1803.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1801.16-1801.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1800.16-1800.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1805.16-1805.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1802.16-1802.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2624.1-2638.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2625.8-2625.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2630.9-2630.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2627.8-2627.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2631.9-2631.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2628.8-2628.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2632.9-2632.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2629.8-2629.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2626.8-2626.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2648.1-2662.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2654.9-2654.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2650.8-2650.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2655.9-2655.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2651.8-2651.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2656.9-2656.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2652.8-2652.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2649.8-2649.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2653.8-2653.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2708.1-2759.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2752.9-2752.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2751.9-2751.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2750.9-2750.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2749.9-2749.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2753.9-2753.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2728.9-2728.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2740.9-2740.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2719.9-2719.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2718.9-2718.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2717.9-2717.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2716.9-2716.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2715.9-2715.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2714.9-2714.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2713.9-2713.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2712.9-2712.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2709.9-2709.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2727.9-2727.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2726.9-2726.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2725.9-2725.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2724.9-2724.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2723.9-2723.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2722.9-2722.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2721.9-2721.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2720.9-2720.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2736.9-2736.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2735.9-2735.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2734.9-2734.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2733.9-2733.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2732.9-2732.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2710.9-2710.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2730.9-2730.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2748.9-2748.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2731.9-2731.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2729.9-2729.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2743.9-2743.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2741.9-2741.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2532.1-2593.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2533.15-2533.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2536.14-2536.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2536.26-2536.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2534.15-2534.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2537.20-2537.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2535.14-2535.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2536.49-2536.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2536.42-2536.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2536.33-2536.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2536.8-2536.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2525.1-2530.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2526.8-2526.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2528.8-2528.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2527.8-2527.10"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001"
      },
      "ports": {
        "clk_12M": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "nes_data": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "left": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "right": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "start": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "clk_pxl": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "clk_locked2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "HSYNC1": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "VSYNC1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "led": {
          "direction": "output",
          "bits": [ "z" ]
        },
        "led1": {
          "direction": "output",
          "bits": [ "z" ]
        },
        "nes_latch": {
          "direction": "output",
          "bits": [ "z" ]
        },
        "nes_clock": {
          "direction": "output",
          "bits": [ "z" ]
        },
        "rgb": {
          "direction": "output",
          "bits": [ 11, 12, 13, 14, 15, 16 ]
        }
      },
      "cells": {
        "HSYNC1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 233",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 17 ],
            "E": [ 18 ],
            "Q": [ 9 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 19 ],
            "I2": [ 20 ],
            "I3": [ 21 ],
            "O": [ 17 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 23 ],
            "I2": [ 24 ],
            "I3": [ 25 ],
            "O": [ 19 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 26 ],
            "I1": [ 27 ],
            "I2": [ 28 ],
            "I3": [ 29 ],
            "O": [ 23 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 34 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 35 ],
            "I3": [ 36 ],
            "O": [ 25 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 36 ],
            "I3": [ 38 ],
            "O": [ 39 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 40 ],
            "I2": [ 41 ],
            "I3": [ 42 ],
            "O": [ 43 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 44 ],
            "I3": [ 45 ],
            "O": [ 41 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 38 ],
            "I3": [ 36 ],
            "O": [ 46 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 49 ],
            "O": [ 50 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 33 ],
            "I3": [ 32 ],
            "O": [ 36 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 51 ],
            "CO": [ 20 ],
            "I0": [ 30 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 52 ],
            "CO": [ 51 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 53 ],
            "CO": [ 52 ],
            "I0": [ 32 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 54 ],
            "CO": [ 53 ],
            "I0": [ 33 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 55 ],
            "CO": [ 54 ],
            "I0": [ 22 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 56 ],
            "CO": [ 55 ],
            "I0": [ 24 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 26 ],
            "CO": [ 56 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 57 ],
            "CO": [ 21 ],
            "I0": [ 30 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 58 ],
            "CO": [ 57 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 59 ],
            "CO": [ 58 ],
            "I0": [ 32 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 60 ],
            "CO": [ 59 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 61 ],
            "CO": [ 60 ],
            "I0": [ 22 ],
            "I1": [ "1" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 62 ],
            "CO": [ 61 ],
            "I0": [ 24 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 63 ],
            "CO": [ 62 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 64 ],
            "CO": [ 63 ],
            "I0": [ 26 ],
            "I1": [ "1" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 28 ],
            "CO": [ 64 ],
            "I0": [ 29 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 65 ],
            "I3": [ 66 ],
            "O": [ 18 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 67 ],
            "CO": [ 66 ],
            "I0": [ "1" ],
            "I1": [ 68 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 69 ],
            "CO": [ 67 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 71 ],
            "CO": [ 69 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 73 ],
            "CO": [ 71 ],
            "I0": [ "0" ],
            "I1": [ 74 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 32 ],
            "O": [ 72 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 30 ],
            "O": [ 68 ]
          }
        },
        "VSYNC1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 235",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 75 ],
            "E": [ 76 ],
            "Q": [ 10 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 77 ],
            "I1": [ 78 ],
            "I2": [ 79 ],
            "I3": [ 80 ],
            "O": [ 75 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 81 ],
            "CO": [ 77 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 83 ],
            "CO": [ 81 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 85 ],
            "CO": [ 83 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 87 ],
            "CO": [ 85 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 89 ],
            "CO": [ 87 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 91 ],
            "CO": [ 89 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 93 ],
            "CO": [ 91 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 96 ],
            "I2": [ 97 ],
            "I3": [ 98 ],
            "O": [ 79 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 101 ],
            "O": [ 78 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 101 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 105 ],
            "I2": [ 106 ],
            "I3": [ 42 ],
            "O": [ 96 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 107 ],
            "I1": [ 28 ],
            "I2": [ 105 ],
            "I3": [ 97 ],
            "O": [ 108 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 28 ],
            "I2": [ 105 ],
            "I3": [ 97 ],
            "O": [ 109 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 111 ],
            "I2": [ 112 ],
            "I3": [ 113 ],
            "O": [ 114 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 116 ],
            "I3": [ 117 ],
            "O": [ 118 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 119 ],
            "CO": [ 115 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 120 ],
            "CO": [ 119 ],
            "I0": [ "0" ],
            "I1": [ 70 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 121 ],
            "CO": [ 120 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 122 ],
            "CO": [ 121 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 123 ],
            "CO": [ 122 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 124 ],
            "CO": [ 123 ],
            "I0": [ "0" ],
            "I1": [ 125 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 126 ],
            "CO": [ 124 ],
            "I0": [ "0" ],
            "I1": [ 127 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 128 ],
            "CO": [ 116 ],
            "I0": [ "0" ],
            "I1": [ 129 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 130 ],
            "CO": [ 117 ],
            "I0": [ "0" ],
            "I1": [ 131 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 132 ],
            "CO": [ 131 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ "1" ],
            "I3": [ 132 ],
            "O": [ 133 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ "1" ],
            "I3": [ 134 ],
            "O": [ 135 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 32 ],
            "I2": [ "0" ],
            "I3": [ 136 ],
            "O": [ 137 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 33 ],
            "I2": [ "1" ],
            "I3": [ 138 ],
            "O": [ 139 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 22 ],
            "I2": [ "1" ],
            "I3": [ 140 ],
            "O": [ 141 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 24 ],
            "I2": [ "0" ],
            "I3": [ 142 ],
            "O": [ 143 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 27 ],
            "I2": [ "1" ],
            "I3": [ 144 ],
            "O": [ 145 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 26 ],
            "I2": [ "0" ],
            "I3": [ 29 ],
            "O": [ 146 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 134 ],
            "CO": [ 132 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 136 ],
            "CO": [ 134 ],
            "I0": [ 32 ],
            "I1": [ "0" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 138 ],
            "CO": [ 136 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 140 ],
            "CO": [ 138 ],
            "I0": [ 22 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 142 ],
            "CO": [ 140 ],
            "I0": [ 24 ],
            "I1": [ "0" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 144 ],
            "CO": [ 142 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 29 ],
            "CO": [ 144 ],
            "I0": [ 26 ],
            "I1": [ "0" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 147 ],
            "I2": [ 148 ],
            "I3": [ 149 ],
            "O": [ 150 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 41 ],
            "I1": [ 151 ],
            "I2": [ 152 ],
            "I3": [ 153 ],
            "O": [ 147 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 154 ],
            "I1": [ 40 ],
            "I2": [ 151 ],
            "I3": [ 42 ],
            "O": [ 155 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 156 ],
            "I1": [ 154 ],
            "I2": [ 157 ],
            "I3": [ 158 ],
            "O": [ 159 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 160 ],
            "CO": [ 157 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 161 ],
            "CO": [ 160 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 162 ],
            "CO": [ 161 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 163 ],
            "CO": [ 162 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 164 ],
            "CO": [ 163 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 165 ],
            "CO": [ 164 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 166 ],
            "CO": [ 165 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 167 ],
            "CO": [ 166 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 167 ],
            "I0": [ "0" ],
            "I1": [ 169 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 170 ],
            "CO": [ 158 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 171 ],
            "CO": [ 170 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 172 ],
            "CO": [ 171 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 173 ],
            "CO": [ 172 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 174 ],
            "CO": [ 173 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 175 ],
            "CO": [ 174 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 176 ],
            "CO": [ 175 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 177 ],
            "CO": [ 176 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 177 ],
            "I0": [ "0" ],
            "I1": [ 169 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 104 ],
            "I3": [ 95 ],
            "O": [ 154 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 178 ],
            "I3": [ 179 ],
            "O": [ 180 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 181 ],
            "I1": [ 182 ],
            "I2": [ 183 ],
            "I3": [ 184 ],
            "O": [ 178 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 178 ],
            "I1": [ 179 ],
            "I2": [ 159 ],
            "I3": [ 185 ],
            "O": [ 186 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 187 ],
            "I2": [ 188 ],
            "I3": [ 189 ],
            "O": [ 190 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 185 ],
            "I3": [ 189 ],
            "O": [ 191 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 192 ],
            "I1": [ 191 ],
            "I2": [ 193 ],
            "I3": [ 194 ],
            "O": [ 195 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 196 ],
            "I1": [ 197 ],
            "I2": [ 198 ],
            "I3": [ 188 ],
            "O": [ 192 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 199 ],
            "I1": [ 200 ],
            "I2": [ 201 ],
            "I3": [ 202 ],
            "O": [ 196 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 203 ],
            "I3": [ 204 ],
            "O": [ 189 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 159 ],
            "I3": [ 179 ],
            "O": [ 193 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 159 ],
            "I3": [ 205 ],
            "O": [ 204 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 206 ],
            "I1": [ 34 ],
            "I2": [ 207 ],
            "I3": [ 208 ],
            "O": [ 179 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 105 ],
            "I2": [ 106 ],
            "I3": [ 103 ],
            "O": [ 151 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 209 ],
            "I3": [ 210 ],
            "O": [ 153 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 211 ],
            "I2": [ 104 ],
            "I3": [ 212 ],
            "O": [ 152 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 213 ],
            "CO": [ 209 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 214 ],
            "CO": [ 213 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 215 ],
            "CO": [ 214 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 216 ],
            "CO": [ 215 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 217 ],
            "CO": [ 216 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 218 ],
            "CO": [ 217 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 219 ],
            "CO": [ 218 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 220 ],
            "CO": [ 219 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 220 ],
            "I0": [ "1" ],
            "I1": [ 169 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 221 ],
            "CO": [ 210 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 222 ],
            "CO": [ 221 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 223 ],
            "CO": [ 222 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 224 ],
            "CO": [ 223 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 225 ],
            "CO": [ 224 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 226 ],
            "CO": [ 225 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 227 ],
            "CO": [ 226 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 169 ],
            "CO": [ 227 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 228 ],
            "CO": [ 148 ],
            "I0": [ "0" ],
            "I1": [ 229 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 230 ],
            "CO": [ 149 ],
            "I0": [ "0" ],
            "I1": [ 231 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 232 ],
            "I1": [ 233 ],
            "I2": [ 234 ],
            "I3": [ 235 ],
            "O": [ 113 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 44 ],
            "I2": [ 236 ],
            "I3": [ 237 ],
            "O": [ 112 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 238 ],
            "O": [ 239 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 240 ],
            "O": [ 241 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 242 ],
            "O": [ 243 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 236 ],
            "O": [ 244 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 245 ],
            "O": [ 246 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 247 ],
            "O": [ 248 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 249 ],
            "O": [ 250 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 251 ],
            "O": [ 252 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 253 ],
            "CO": [ 231 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ "1" ],
            "I3": [ 253 ],
            "O": [ 249 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ "1" ],
            "I3": [ 254 ],
            "O": [ 251 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 32 ],
            "I2": [ "0" ],
            "I3": [ 255 ],
            "O": [ 238 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 33 ],
            "I2": [ "1" ],
            "I3": [ 256 ],
            "O": [ 240 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 22 ],
            "I2": [ "1" ],
            "I3": [ 257 ],
            "O": [ 242 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 24 ],
            "I2": [ "1" ],
            "I3": [ 258 ],
            "O": [ 236 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 27 ],
            "I2": [ "1" ],
            "I3": [ 259 ],
            "O": [ 245 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 26 ],
            "I2": [ "0" ],
            "I3": [ 29 ],
            "O": [ 247 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 254 ],
            "CO": [ 253 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 255 ],
            "CO": [ 254 ],
            "I0": [ 32 ],
            "I1": [ "0" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 256 ],
            "CO": [ 255 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 257 ],
            "CO": [ 256 ],
            "I0": [ 22 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 258 ],
            "CO": [ 257 ],
            "I0": [ 24 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 259 ],
            "CO": [ 258 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 29 ],
            "CO": [ 259 ],
            "I0": [ 26 ],
            "I1": [ "0" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000110000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ 211 ],
            "I2": [ 238 ],
            "I3": [ 29 ],
            "O": [ 237 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 260 ],
            "I1": [ 261 ],
            "I2": [ 262 ],
            "I3": [ 263 ],
            "O": [ 111 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 264 ],
            "I1": [ 211 ],
            "I2": [ 265 ],
            "I3": [ 229 ],
            "O": [ 263 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 45 ],
            "I3": [ 266 ],
            "O": [ 260 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 212 ],
            "I3": [ 267 ],
            "O": [ 261 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 268 ],
            "I2": [ 211 ],
            "I3": [ 264 ],
            "O": [ 262 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 269 ],
            "I1": [ 270 ],
            "I2": [ 271 ],
            "I3": [ 272 ],
            "O": [ 110 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 268 ],
            "I1": [ 104 ],
            "I2": [ 106 ],
            "I3": [ 273 ],
            "O": [ 270 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 44 ],
            "I3": [ 274 ],
            "O": [ 272 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 42 ],
            "I3": [ 275 ],
            "O": [ 271 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 212 ],
            "I3": [ 240 ],
            "O": [ 235 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 104 ],
            "I3": [ 247 ],
            "O": [ 232 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 251 ],
            "I2": [ 249 ],
            "I3": [ 231 ],
            "O": [ 233 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 245 ],
            "I2": [ 45 ],
            "I3": [ 242 ],
            "O": [ 234 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 276 ],
            "I1": [ 44 ],
            "I2": [ 277 ],
            "I3": [ 278 ],
            "O": [ 107 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 279 ],
            "I1": [ 280 ],
            "I2": [ 281 ],
            "I3": [ 282 ],
            "O": [ 276 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 283 ],
            "I1": [ 284 ],
            "I2": [ 285 ],
            "I3": [ 286 ],
            "O": [ 278 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 212 ],
            "I2": [ 33 ],
            "I3": [ 27 ],
            "O": [ 284 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 26 ],
            "I2": [ 104 ],
            "I3": [ 31 ],
            "O": [ 283 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 106 ],
            "I2": [ 29 ],
            "I3": [ 22 ],
            "O": [ 286 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 44 ],
            "I2": [ 24 ],
            "I3": [ 211 ],
            "O": [ 285 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ 287 ],
            "I2": [ 211 ],
            "I3": [ 288 ],
            "O": [ 280 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 289 ],
            "I2": [ 212 ],
            "I3": [ 290 ],
            "O": [ 279 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 291 ],
            "I2": [ 292 ],
            "I3": [ 104 ],
            "O": [ 282 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 293 ],
            "I2": [ 294 ],
            "I3": [ 295 ],
            "O": [ 281 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ "1" ],
            "I3": [ 296 ],
            "O": [ 294 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ "0" ],
            "I3": [ 297 ],
            "O": [ 293 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 32 ],
            "I2": [ "1" ],
            "I3": [ 298 ],
            "O": [ 288 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 33 ],
            "I2": [ "0" ],
            "I3": [ 299 ],
            "O": [ 290 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 22 ],
            "I2": [ "1" ],
            "I3": [ 300 ],
            "O": [ 289 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 24 ],
            "I2": [ "0" ],
            "I3": [ 301 ],
            "O": [ 277 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 27 ],
            "I2": [ "1" ],
            "I3": [ 302 ],
            "O": [ 291 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 26 ],
            "I2": [ "1" ],
            "I3": [ 303 ],
            "O": [ 292 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 29 ],
            "I2": [ "0" ],
            "I3": [ 28 ],
            "O": [ 287 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 297 ],
            "CO": [ 296 ],
            "I0": [ 31 ],
            "I1": [ "0" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 298 ],
            "CO": [ 297 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 299 ],
            "CO": [ 298 ],
            "I0": [ 33 ],
            "I1": [ "0" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 300 ],
            "CO": [ 299 ],
            "I0": [ 22 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 301 ],
            "CO": [ 300 ],
            "I0": [ 24 ],
            "I1": [ "0" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 302 ],
            "CO": [ 301 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 303 ],
            "CO": [ 302 ],
            "I0": [ 26 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 28 ],
            "CO": [ 303 ],
            "I0": [ 29 ],
            "I1": [ "0" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 108 ],
            "I1": [ 147 ],
            "I2": [ 304 ],
            "I3": [ 305 ],
            "O": [ 306 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 307 ],
            "CO": [ 304 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 308 ],
            "CO": [ 309 ],
            "I0": [ 211 ],
            "I1": [ 32 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 310 ],
            "CO": [ 308 ],
            "I0": [ 212 ],
            "I1": [ 33 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 311 ],
            "CO": [ 312 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 313 ],
            "CO": [ 311 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 314 ],
            "CO": [ 313 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 315 ],
            "CO": [ 314 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 316 ],
            "CO": [ 315 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 317 ],
            "CO": [ 316 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 318 ],
            "CO": [ 317 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 309 ],
            "CO": [ 318 ],
            "I0": [ "0" ],
            "I1": [ 31 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 319 ],
            "CO": [ 310 ],
            "I0": [ 45 ],
            "I1": [ 22 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 320 ],
            "CO": [ 319 ],
            "I0": [ 44 ],
            "I1": [ 24 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 321 ],
            "CO": [ 320 ],
            "I0": [ 42 ],
            "I1": [ 27 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 322 ],
            "CO": [ 321 ],
            "I0": [ 104 ],
            "I1": [ 26 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 323 ],
            "CO": [ 322 ],
            "I0": [ 106 ],
            "I1": [ 29 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 324 ],
            "CO": [ 323 ],
            "I0": [ 105 ],
            "I1": [ 28 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 103 ],
            "CO": [ 324 ],
            "I0": [ 102 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 312 ],
            "CO": [ 307 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 325 ],
            "CO": [ 305 ],
            "I0": [ "0" ],
            "I1": [ 295 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 326 ],
            "CO": [ 327 ],
            "I0": [ 211 ],
            "I1": [ 328 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 329 ],
            "CO": [ 326 ],
            "I0": [ 212 ],
            "I1": [ 330 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 331 ],
            "CO": [ 332 ],
            "I0": [ "0" ],
            "I1": [ 295 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 333 ],
            "CO": [ 331 ],
            "I0": [ "0" ],
            "I1": [ 295 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 334 ],
            "CO": [ 333 ],
            "I0": [ "0" ],
            "I1": [ 295 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 335 ],
            "CO": [ 334 ],
            "I0": [ "0" ],
            "I1": [ 295 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 336 ],
            "CO": [ 335 ],
            "I0": [ "0" ],
            "I1": [ 295 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 337 ],
            "CO": [ 336 ],
            "I0": [ "0" ],
            "I1": [ 295 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 338 ],
            "CO": [ 337 ],
            "I0": [ "0" ],
            "I1": [ 339 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 327 ],
            "CO": [ 338 ],
            "I0": [ "0" ],
            "I1": [ 340 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 341 ],
            "CO": [ 329 ],
            "I0": [ 45 ],
            "I1": [ 342 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 343 ],
            "CO": [ 341 ],
            "I0": [ 44 ],
            "I1": [ 344 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 345 ],
            "CO": [ 343 ],
            "I0": [ 42 ],
            "I1": [ 346 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 347 ],
            "CO": [ 345 ],
            "I0": [ 104 ],
            "I1": [ 348 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 349 ],
            "CO": [ 347 ],
            "I0": [ 106 ],
            "I1": [ 350 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 351 ],
            "CO": [ 349 ],
            "I0": [ 105 ],
            "I1": [ 28 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 103 ],
            "CO": [ 351 ],
            "I0": [ 102 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 332 ],
            "CO": [ 325 ],
            "I0": [ "0" ],
            "I1": [ 295 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 296 ],
            "CO": [ 295 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 288 ],
            "O": [ 328 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 290 ],
            "O": [ 330 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 289 ],
            "O": [ 342 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 277 ],
            "O": [ 344 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 291 ],
            "O": [ 346 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 292 ],
            "O": [ 348 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 287 ],
            "O": [ 350 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 294 ],
            "O": [ 339 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 293 ],
            "O": [ 340 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 203 ],
            "I1": [ 187 ],
            "I2": [ 352 ],
            "I3": [ 353 ],
            "O": [ 354 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 97 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 355 ],
            "CO": [ 80 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 356 ],
            "CO": [ 355 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 357 ],
            "CO": [ 356 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 358 ],
            "CO": [ 357 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 359 ],
            "CO": [ 358 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 360 ],
            "CO": [ 359 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 361 ],
            "CO": [ 360 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 169 ],
            "CO": [ 361 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 362 ],
            "I2": [ 363 ],
            "I3": [ 65 ],
            "O": [ 76 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 364 ],
            "CO": [ 362 ],
            "I0": [ 211 ],
            "I1": [ "0" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 365 ],
            "CO": [ 364 ],
            "I0": [ 212 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 366 ],
            "CO": [ 365 ],
            "I0": [ 45 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 367 ],
            "CO": [ 366 ],
            "I0": [ 44 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 368 ],
            "CO": [ 367 ],
            "I0": [ 42 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 369 ],
            "CO": [ 368 ],
            "I0": [ 104 ],
            "I1": [ "1" ]
          }
        },
        "VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 105 ],
            "CO": [ 369 ],
            "I0": [ 106 ],
            "I1": [ "0" ]
          }
        },
        "ball_display_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 459",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 370 ],
            "E": [ 371 ],
            "Q": [ 372 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 373 ],
            "I1": [ 374 ],
            "I2": [ 375 ],
            "I3": [ 376 ],
            "O": [ 370 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 460",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 377 ],
            "E": [ 378 ],
            "Q": [ 379 ],
            "R": [ 380 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 460",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 381 ],
            "E": [ 378 ],
            "Q": [ 382 ],
            "R": [ 380 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 383 ],
            "I1": [ 384 ],
            "I2": [ 385 ],
            "I3": [ 386 ],
            "O": [ 381 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 460",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 387 ],
            "E": [ 378 ],
            "Q": [ 388 ],
            "R": [ 380 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 389 ],
            "I1": [ 390 ],
            "I2": [ 385 ],
            "I3": [ 386 ],
            "O": [ 387 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 460",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 391 ],
            "E": [ 378 ],
            "Q": [ 392 ],
            "R": [ 380 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 393 ],
            "I1": [ 394 ],
            "I2": [ 385 ],
            "I3": [ 386 ],
            "O": [ 391 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 460",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 395 ],
            "E": [ 378 ],
            "Q": [ 396 ],
            "R": [ 380 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 397 ],
            "I1": [ 398 ],
            "I2": [ 385 ],
            "I3": [ 386 ],
            "O": [ 395 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 460",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 399 ],
            "E": [ 378 ],
            "Q": [ 400 ],
            "R": [ 380 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 401 ],
            "I1": [ 402 ],
            "I2": [ 385 ],
            "I3": [ 386 ],
            "O": [ 399 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 460",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 403 ],
            "E": [ 378 ],
            "Q": [ 404 ],
            "R": [ 380 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 405 ],
            "I1": [ 406 ],
            "I2": [ 385 ],
            "I3": [ 386 ],
            "O": [ 403 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 407 ],
            "I1": [ 408 ],
            "I2": [ 385 ],
            "I3": [ 386 ],
            "O": [ 377 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 409 ],
            "O": [ 410 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 411 ],
            "O": [ 412 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 413 ],
            "CO": [ 414 ],
            "I0": [ "0" ],
            "I1": [ 409 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 415 ],
            "CO": [ 413 ],
            "I0": [ "0" ],
            "I1": [ 416 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 417 ],
            "CO": [ 418 ],
            "I0": [ "1" ],
            "I1": [ 419 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 379 ],
            "I3": [ 420 ],
            "O": [ 421 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 410 ],
            "I3": [ 422 ],
            "O": [ 423 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 382 ],
            "I3": [ 424 ],
            "O": [ 425 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 412 ],
            "I3": [ 426 ],
            "O": [ 427 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 388 ],
            "I3": [ 428 ],
            "O": [ 429 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 392 ],
            "I3": [ 430 ],
            "O": [ 431 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 396 ],
            "I3": [ 400 ],
            "O": [ 432 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 404 ],
            "O": [ 417 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 422 ],
            "CO": [ 420 ],
            "I0": [ "0" ],
            "I1": [ 410 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 424 ],
            "CO": [ 422 ],
            "I0": [ "0" ],
            "I1": [ 382 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 426 ],
            "CO": [ 424 ],
            "I0": [ "0" ],
            "I1": [ 412 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 428 ],
            "CO": [ 426 ],
            "I0": [ "0" ],
            "I1": [ 388 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 430 ],
            "CO": [ 428 ],
            "I0": [ "0" ],
            "I1": [ 392 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 400 ],
            "CO": [ 430 ],
            "I0": [ "0" ],
            "I1": [ 396 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 433 ],
            "CO": [ 415 ],
            "I0": [ "0" ],
            "I1": [ 411 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 434 ],
            "CO": [ 433 ],
            "I0": [ "0" ],
            "I1": [ 435 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 436 ],
            "CO": [ 434 ],
            "I0": [ "0" ],
            "I1": [ 437 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 418 ],
            "CO": [ 436 ],
            "I0": [ "0" ],
            "I1": [ 438 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 460",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 439 ],
            "E": [ 378 ],
            "Q": [ 409 ],
            "R": [ 380 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 440 ],
            "I1": [ 441 ],
            "I2": [ 385 ],
            "I3": [ 386 ],
            "O": [ 439 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 400 ],
            "O": [ 419 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 382 ],
            "O": [ 416 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 461",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 442 ],
            "E": [ 443 ],
            "Q": [ 444 ],
            "R": [ 380 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 461",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 445 ],
            "E": [ 443 ],
            "Q": [ 446 ],
            "R": [ 380 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 447 ],
            "I1": [ 448 ],
            "I2": [ 385 ],
            "I3": [ 449 ],
            "O": [ 445 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 461",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 450 ],
            "E": [ 443 ],
            "Q": [ 451 ],
            "R": [ 380 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 452 ],
            "I1": [ 453 ],
            "I2": [ 385 ],
            "I3": [ 449 ],
            "O": [ 450 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 461",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 454 ],
            "E": [ 443 ],
            "Q": [ 455 ],
            "R": [ 380 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 457 ],
            "I2": [ 385 ],
            "I3": [ 449 ],
            "O": [ 454 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 461",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 458 ],
            "E": [ 443 ],
            "Q": [ 459 ],
            "R": [ 380 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 385 ],
            "I3": [ 459 ],
            "O": [ 458 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 385 ],
            "I3": [ 449 ],
            "O": [ 442 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 444 ],
            "I2": [ "1" ],
            "I3": [ 462 ],
            "O": [ 460 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 446 ],
            "I2": [ "1" ],
            "I3": [ 463 ],
            "O": [ 447 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 464 ],
            "I2": [ "1" ],
            "I3": [ 465 ],
            "O": [ 466 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 467 ],
            "I2": [ "1" ],
            "I3": [ 468 ],
            "O": [ 469 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 470 ],
            "I2": [ "1" ],
            "I3": [ 471 ],
            "O": [ 472 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 473 ],
            "I2": [ "1" ],
            "I3": [ 474 ],
            "O": [ 475 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 451 ],
            "I2": [ "1" ],
            "I3": [ 476 ],
            "O": [ 452 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 455 ],
            "I2": [ "1" ],
            "I3": [ 459 ],
            "O": [ 456 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 463 ],
            "CO": [ 462 ],
            "I0": [ 446 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 465 ],
            "CO": [ 463 ],
            "I0": [ 464 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 468 ],
            "CO": [ 465 ],
            "I0": [ 467 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 471 ],
            "CO": [ 468 ],
            "I0": [ 470 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 474 ],
            "CO": [ 471 ],
            "I0": [ 473 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 476 ],
            "CO": [ 474 ],
            "I0": [ 451 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 459 ],
            "CO": [ 476 ],
            "I0": [ 455 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 444 ],
            "I3": [ 477 ],
            "O": [ 461 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 446 ],
            "I3": [ 478 ],
            "O": [ 448 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 464 ],
            "I3": [ 479 ],
            "O": [ 480 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 467 ],
            "I3": [ 481 ],
            "O": [ 482 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 470 ],
            "I3": [ 483 ],
            "O": [ 484 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 473 ],
            "I3": [ 485 ],
            "O": [ 486 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 451 ],
            "I3": [ 487 ],
            "O": [ 453 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 455 ],
            "I3": [ 459 ],
            "O": [ 457 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 477 ],
            "I0": [ "0" ],
            "I1": [ 446 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 479 ],
            "CO": [ 478 ],
            "I0": [ "0" ],
            "I1": [ 464 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 481 ],
            "CO": [ 479 ],
            "I0": [ "0" ],
            "I1": [ 467 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 483 ],
            "CO": [ 481 ],
            "I0": [ "0" ],
            "I1": [ 470 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 485 ],
            "CO": [ 483 ],
            "I0": [ "0" ],
            "I1": [ 473 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 487 ],
            "CO": [ 485 ],
            "I0": [ "0" ],
            "I1": [ 451 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 459 ],
            "CO": [ 487 ],
            "I0": [ "0" ],
            "I1": [ 455 ]
          }
        },
        "ballvga.bally_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 488 ],
            "O": [ 464 ]
          }
        },
        "ballvga.bally_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 489 ],
            "O": [ 467 ]
          }
        },
        "ballvga.bally_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 490 ],
            "O": [ 470 ]
          }
        },
        "ballvga.bally_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 491 ],
            "O": [ 473 ]
          }
        },
        "ballvga.changex_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ "0" ],
            "E": [ 492 ],
            "Q": [ 493 ],
            "S": [ 494 ]
          }
        },
        "ballvga.changex_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 495 ],
            "I1": [ 496 ],
            "I2": [ 497 ],
            "I3": [ 498 ],
            "O": [ 492 ]
          }
        },
        "ballvga.changex_SB_DFFESS_Q_S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 496 ],
            "I2": [ 498 ],
            "I3": [ 495 ],
            "O": [ 494 ]
          }
        },
        "ballvga.changex_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 499 ],
            "I2": [ 493 ],
            "I3": [ 500 ],
            "O": [ 501 ]
          }
        },
        "ballvga.changex_SB_LUT4_I2_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 502 ],
            "CO": [ 499 ],
            "I0": [ 379 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.changex_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 503 ],
            "CO": [ 502 ],
            "I0": [ 410 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.changex_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 504 ],
            "CO": [ 503 ],
            "I0": [ 382 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.changex_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 505 ],
            "CO": [ 504 ],
            "I0": [ 412 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.changex_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 506 ],
            "CO": [ 505 ],
            "I0": [ 388 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.changex_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 507 ],
            "CO": [ 506 ],
            "I0": [ 392 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.changex_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 508 ],
            "CO": [ 507 ],
            "I0": [ 396 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.changex_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 404 ],
            "CO": [ 508 ],
            "I0": [ 400 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.changex_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 414 ],
            "CO": [ 500 ],
            "I0": [ "0" ],
            "I1": [ 509 ]
          }
        },
        "ballvga.changex_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 400 ],
            "I1": [ 392 ],
            "I2": [ 379 ],
            "I3": [ 510 ],
            "O": [ 511 ]
          }
        },
        "ballvga.changex_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 411 ],
            "I1": [ 409 ],
            "I2": [ 388 ],
            "I3": [ 396 ],
            "O": [ 510 ]
          }
        },
        "ballvga.changey_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 495 ],
            "E": [ 512 ],
            "Q": [ 513 ],
            "S": [ 497 ]
          }
        },
        "ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 496 ],
            "I1": [ 497 ],
            "I2": [ 498 ],
            "I3": [ 495 ],
            "O": [ 512 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 514 ],
            "I3": [ 513 ],
            "O": [ 515 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 516 ],
            "CO": [ 514 ],
            "I0": [ "0" ],
            "I1": [ 517 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 518 ],
            "CO": [ 516 ],
            "I0": [ "0" ],
            "I1": [ 519 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 520 ],
            "CO": [ 518 ],
            "I0": [ "0" ],
            "I1": [ 488 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 521 ],
            "CO": [ 520 ],
            "I0": [ "0" ],
            "I1": [ 489 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 522 ],
            "CO": [ 521 ],
            "I0": [ "0" ],
            "I1": [ 490 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 523 ],
            "CO": [ 522 ],
            "I0": [ "0" ],
            "I1": [ 491 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 524 ],
            "CO": [ 523 ],
            "I0": [ "0" ],
            "I1": [ 525 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 526 ],
            "CO": [ 524 ],
            "I0": [ "1" ],
            "I1": [ 527 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 466",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 528 ],
            "E": [ 529 ],
            "Q": [ 530 ],
            "R": [ 385 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 531 ],
            "O": [ 528 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 532 ],
            "I3": [ 533 ],
            "O": [ 529 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 462",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 534 ],
            "E": [ 533 ],
            "Q": [ 535 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 536 ],
            "I0": [ 404 ],
            "I1": [ 535 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 537 ],
            "CO": [ 538 ],
            "I0": [ 410 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 539 ],
            "CO": [ 537 ],
            "I0": [ 382 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 540 ],
            "CO": [ 539 ],
            "I0": [ 412 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 541 ],
            "CO": [ 540 ],
            "I0": [ 388 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 542 ],
            "CO": [ 541 ],
            "I0": [ 392 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 543 ],
            "CO": [ 542 ],
            "I0": [ 396 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 536 ],
            "CO": [ 543 ],
            "I0": [ 400 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 535 ],
            "I1": [ 532 ],
            "I2": [ 380 ],
            "I3": [ 544 ],
            "O": [ 443 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 461",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 545 ],
            "E": [ 443 ],
            "Q": [ 488 ],
            "R": [ 380 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 461",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 546 ],
            "E": [ 443 ],
            "Q": [ 489 ],
            "R": [ 380 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 469 ],
            "I1": [ 482 ],
            "I2": [ 385 ],
            "I3": [ 449 ],
            "O": [ 546 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 461",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 547 ],
            "E": [ 443 ],
            "Q": [ 490 ],
            "R": [ 380 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 472 ],
            "I1": [ 484 ],
            "I2": [ 385 ],
            "I3": [ 449 ],
            "O": [ 547 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 461",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 548 ],
            "E": [ 443 ],
            "Q": [ 491 ],
            "R": [ 380 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 475 ],
            "I1": [ 486 ],
            "I2": [ 385 ],
            "I3": [ 449 ],
            "O": [ 548 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 466 ],
            "I1": [ 480 ],
            "I2": [ 385 ],
            "I3": [ 449 ],
            "O": [ 545 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 444 ],
            "O": [ 517 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 455 ],
            "O": [ 527 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 446 ],
            "O": [ 519 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 451 ],
            "O": [ 525 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 404 ],
            "I2": [ 535 ],
            "I3": [ "1" ],
            "O": [ 406 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 379 ],
            "I2": [ "1" ],
            "I3": [ 538 ],
            "O": [ 408 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 410 ],
            "I2": [ "1" ],
            "I3": [ 537 ],
            "O": [ 441 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 382 ],
            "I2": [ "1" ],
            "I3": [ 539 ],
            "O": [ 384 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 412 ],
            "I2": [ "1" ],
            "I3": [ 540 ],
            "O": [ 549 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 388 ],
            "I2": [ "1" ],
            "I3": [ 541 ],
            "O": [ 390 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 392 ],
            "I2": [ "1" ],
            "I3": [ 542 ],
            "O": [ 394 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 396 ],
            "I2": [ "1" ],
            "I3": [ 543 ],
            "O": [ 398 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 400 ],
            "I2": [ "1" ],
            "I3": [ 536 ],
            "O": [ 402 ]
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 380 ],
            "I3": [ 544 ],
            "O": [ 533 ]
          }
        },
        "ballvga.dirx_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 481",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 550 ],
            "D": [ 551 ],
            "Q": [ 386 ]
          }
        },
        "ballvga.dirx_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 386 ],
            "O": [ 551 ]
          }
        },
        "ballvga.diry_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 482",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 552 ],
            "D": [ 553 ],
            "Q": [ 554 ]
          }
        },
        "ballvga.diry_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 554 ],
            "O": [ 553 ]
          }
        },
        "ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 554 ],
            "I3": [ 535 ],
            "O": [ 449 ]
          }
        },
        "ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 555 ],
            "I3": [ 544 ],
            "O": [ 385 ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 463",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 556 ],
            "E": [ 557 ],
            "Q": [ 550 ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 382 ],
            "I1": [ 511 ],
            "I2": [ 404 ],
            "I3": [ 501 ],
            "O": [ 556 ]
          }
        },
        "ballvga.inverty_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 464",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 515 ],
            "E": [ 557 ],
            "Q": [ 552 ]
          }
        },
        "ballvga.play_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 465",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 385 ],
            "E": [ 558 ],
            "Q": [ 544 ],
            "R": [ 380 ]
          }
        },
        "ballvga.play_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 534 ],
            "I2": [ 544 ],
            "I3": [ 559 ],
            "O": [ 558 ]
          }
        },
        "ballvga.play_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 532 ],
            "I2": [ 380 ],
            "I3": [ 544 ],
            "O": [ 378 ]
          }
        },
        "ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 460",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 560 ],
            "E": [ 378 ],
            "Q": [ 411 ],
            "R": [ 380 ]
          }
        },
        "ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 561 ],
            "I1": [ 549 ],
            "I2": [ 385 ],
            "I3": [ 386 ],
            "O": [ 560 ]
          }
        },
        "ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 379 ],
            "O": [ 509 ]
          }
        },
        "ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 392 ],
            "O": [ 437 ]
          }
        },
        "ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 396 ],
            "O": [ 438 ]
          }
        },
        "ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 388 ],
            "O": [ 435 ]
          }
        },
        "ballvga.temp_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 483",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 6 ],
            "D": [ "1" ],
            "Q": [ 562 ],
            "R": [ 530 ]
          }
        },
        "ballvga.temp_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6 ],
            "I3": [ 562 ],
            "O": [ 534 ]
          }
        },
        "ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 531 ],
            "I2": [ 557 ],
            "I3": [ 380 ],
            "O": [ 559 ]
          }
        },
        "ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 563 ],
            "CO": [ 531 ],
            "I0": [ "0" ],
            "I1": [ 517 ]
          }
        },
        "ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 564 ],
            "CO": [ 563 ],
            "I0": [ "1" ],
            "I1": [ 519 ]
          }
        },
        "ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 565 ],
            "CO": [ 564 ],
            "I0": [ "1" ],
            "I1": [ 488 ]
          }
        },
        "ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 566 ],
            "CO": [ 565 ],
            "I0": [ "1" ],
            "I1": [ 489 ]
          }
        },
        "ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 567 ],
            "CO": [ 566 ],
            "I0": [ "0" ],
            "I1": [ 490 ]
          }
        },
        "ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 568 ],
            "CO": [ 567 ],
            "I0": [ "1" ],
            "I1": [ 491 ]
          }
        },
        "ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 527 ],
            "CO": [ 568 ],
            "I0": [ "1" ],
            "I1": [ 525 ]
          }
        },
        "ballvga.velocity_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 569 ],
            "I0": [ 570 ],
            "I1": [ 404 ]
          }
        },
        "ballvga.velocity_SB_CARRY_I0_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 571 ],
            "CO": [ 572 ],
            "I0": [ "0" ],
            "I1": [ 410 ]
          }
        },
        "ballvga.velocity_SB_CARRY_I0_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 573 ],
            "CO": [ 571 ],
            "I0": [ "0" ],
            "I1": [ 382 ]
          }
        },
        "ballvga.velocity_SB_CARRY_I0_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 574 ],
            "CO": [ 573 ],
            "I0": [ "0" ],
            "I1": [ 412 ]
          }
        },
        "ballvga.velocity_SB_CARRY_I0_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 575 ],
            "CO": [ 574 ],
            "I0": [ "0" ],
            "I1": [ 388 ]
          }
        },
        "ballvga.velocity_SB_CARRY_I0_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 576 ],
            "CO": [ 575 ],
            "I0": [ "0" ],
            "I1": [ 392 ]
          }
        },
        "ballvga.velocity_SB_CARRY_I0_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 577 ],
            "CO": [ 576 ],
            "I0": [ "0" ],
            "I1": [ 396 ]
          }
        },
        "ballvga.velocity_SB_CARRY_I0_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 569 ],
            "CO": [ 577 ],
            "I0": [ "0" ],
            "I1": [ 400 ]
          }
        },
        "ballvga.velocity_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 570 ],
            "I2": [ 404 ],
            "I3": [ "0" ],
            "O": [ 405 ]
          }
        },
        "ballvga.velocity_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 379 ],
            "I3": [ 572 ],
            "O": [ 407 ]
          }
        },
        "ballvga.velocity_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 410 ],
            "I3": [ 571 ],
            "O": [ 440 ]
          }
        },
        "ballvga.velocity_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 382 ],
            "I3": [ 573 ],
            "O": [ 383 ]
          }
        },
        "ballvga.velocity_SB_LUT4_I1_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 412 ],
            "I3": [ 574 ],
            "O": [ 561 ]
          }
        },
        "ballvga.velocity_SB_LUT4_I1_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 388 ],
            "I3": [ 575 ],
            "O": [ 389 ]
          }
        },
        "ballvga.velocity_SB_LUT4_I1_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 392 ],
            "I3": [ 576 ],
            "O": [ 393 ]
          }
        },
        "ballvga.velocity_SB_LUT4_I1_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 396 ],
            "I3": [ 577 ],
            "O": [ 397 ]
          }
        },
        "ballvga.velocity_SB_LUT4_I1_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 400 ],
            "I3": [ 569 ],
            "O": [ 401 ]
          }
        },
        "ballvga.velocity_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 535 ],
            "O": [ 570 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 240",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 578 ],
            "E": [ 76 ],
            "Q": [ 211 ],
            "R": [ 363 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 240",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 579 ],
            "E": [ 76 ],
            "Q": [ 212 ],
            "R": [ 363 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 240",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 580 ],
            "E": [ 76 ],
            "Q": [ 45 ],
            "R": [ 363 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 240",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 581 ],
            "E": [ 76 ],
            "Q": [ 44 ],
            "R": [ 363 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 240",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 582 ],
            "E": [ 76 ],
            "Q": [ 42 ],
            "R": [ 363 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 240",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 583 ],
            "E": [ 76 ],
            "Q": [ 104 ],
            "R": [ 363 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 240",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 584 ],
            "E": [ 76 ],
            "Q": [ 106 ],
            "R": [ 363 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 240",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 585 ],
            "E": [ 76 ],
            "Q": [ 105 ],
            "R": [ 363 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 240",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 586 ],
            "E": [ 76 ],
            "Q": [ 102 ],
            "R": [ 363 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 240",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 168 ],
            "E": [ 76 ],
            "Q": [ 103 ],
            "R": [ 363 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 103 ],
            "O": [ 168 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 211 ],
            "I3": [ 587 ],
            "O": [ 578 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 212 ],
            "I3": [ 588 ],
            "O": [ 579 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 45 ],
            "I3": [ 589 ],
            "O": [ 580 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 44 ],
            "I3": [ 590 ],
            "O": [ 581 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 42 ],
            "I3": [ 591 ],
            "O": [ 582 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 104 ],
            "I3": [ 592 ],
            "O": [ 583 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 106 ],
            "I3": [ 593 ],
            "O": [ 584 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 105 ],
            "I3": [ 594 ],
            "O": [ 585 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 586 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 588 ],
            "CO": [ 587 ],
            "I0": [ "0" ],
            "I1": [ 212 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 589 ],
            "CO": [ 588 ],
            "I0": [ "0" ],
            "I1": [ 45 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 590 ],
            "CO": [ 589 ],
            "I0": [ "0" ],
            "I1": [ 44 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 591 ],
            "CO": [ 590 ],
            "I0": [ "0" ],
            "I1": [ 42 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 592 ],
            "CO": [ 591 ],
            "I0": [ "0" ],
            "I1": [ 104 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 593 ],
            "CO": [ 592 ],
            "I0": [ "0" ],
            "I1": [ 106 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 594 ],
            "CO": [ 593 ],
            "I0": [ "0" ],
            "I1": [ 105 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 103 ],
            "CO": [ 594 ],
            "I0": [ "0" ],
            "I1": [ 102 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 105 ],
            "O": [ 93 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 106 ],
            "O": [ 94 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 212 ],
            "O": [ 84 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 42 ],
            "O": [ 90 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 104 ],
            "O": [ 92 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 45 ],
            "O": [ 86 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 44 ],
            "O": [ 88 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 211 ],
            "O": [ 82 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 102 ],
            "O": [ 169 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 238",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 595 ],
            "E": [ 18 ],
            "Q": [ 30 ],
            "R": [ 65 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 238",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 596 ],
            "E": [ 18 ],
            "Q": [ 31 ],
            "R": [ 65 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 238",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 597 ],
            "E": [ 18 ],
            "Q": [ 32 ],
            "R": [ 65 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 238",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 598 ],
            "E": [ 18 ],
            "Q": [ 33 ],
            "R": [ 65 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 238",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 599 ],
            "E": [ 18 ],
            "Q": [ 22 ],
            "R": [ 65 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 238",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 600 ],
            "E": [ 18 ],
            "Q": [ 24 ],
            "R": [ 65 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 238",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 601 ],
            "E": [ 18 ],
            "Q": [ 27 ],
            "R": [ 65 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 238",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 602 ],
            "E": [ 18 ],
            "Q": [ 26 ],
            "R": [ 65 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 238",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 603 ],
            "E": [ 18 ],
            "Q": [ 29 ],
            "R": [ 65 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 238",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 604 ],
            "E": [ 18 ],
            "Q": [ 28 ],
            "R": [ 65 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 604 ],
            "CO": [ 605 ],
            "I0": [ "1" ],
            "I1": [ 606 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 604 ],
            "CO": [ 607 ],
            "I0": [ "1" ],
            "I1": [ 606 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 608 ],
            "CO": [ 609 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 610 ],
            "CO": [ 608 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 611 ],
            "CO": [ 610 ],
            "I0": [ "0" ],
            "I1": [ 74 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 612 ],
            "CO": [ 611 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 613 ],
            "CO": [ 612 ],
            "I0": [ "0" ],
            "I1": [ 125 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 614 ],
            "CO": [ 613 ],
            "I0": [ "0" ],
            "I1": [ 127 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 607 ],
            "CO": [ 614 ],
            "I0": [ "0" ],
            "I1": [ 126 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 604 ],
            "CO": [ 615 ],
            "I0": [ "0" ],
            "I1": [ 606 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 616 ],
            "CO": [ 617 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 618 ],
            "CO": [ 616 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 619 ],
            "CO": [ 618 ],
            "I0": [ "0" ],
            "I1": [ 74 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 620 ],
            "CO": [ 619 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 621 ],
            "CO": [ 620 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 622 ],
            "CO": [ 621 ],
            "I0": [ "1" ],
            "I1": [ 127 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 615 ],
            "CO": [ 622 ],
            "I0": [ "0" ],
            "I1": [ 126 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 623 ],
            "CO": [ 229 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 624 ],
            "CO": [ 623 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 625 ],
            "CO": [ 624 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 626 ],
            "CO": [ 625 ],
            "I0": [ "0" ],
            "I1": [ 74 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 627 ],
            "CO": [ 626 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 628 ],
            "CO": [ 627 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 629 ],
            "CO": [ 628 ],
            "I0": [ "0" ],
            "I1": [ 127 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 605 ],
            "CO": [ 629 ],
            "I0": [ "0" ],
            "I1": [ 126 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 103 ],
            "CO": [ 630 ],
            "I0": [ 102 ],
            "I1": [ 604 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 631 ],
            "I0": [ 102 ],
            "I1": [ 604 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 632 ],
            "CO": [ 633 ],
            "I0": [ "0" ],
            "I1": [ 634 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 635 ],
            "CO": [ 632 ],
            "I0": [ 211 ],
            "I1": [ 636 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 637 ],
            "CO": [ 638 ],
            "I0": [ "0" ],
            "I1": [ 639 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 640 ],
            "CO": [ 637 ],
            "I0": [ "0" ],
            "I1": [ 639 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 641 ],
            "CO": [ 640 ],
            "I0": [ "0" ],
            "I1": [ 639 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 642 ],
            "CO": [ 641 ],
            "I0": [ "0" ],
            "I1": [ 639 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 643 ],
            "CO": [ 642 ],
            "I0": [ "0" ],
            "I1": [ 639 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 644 ],
            "CO": [ 643 ],
            "I0": [ "0" ],
            "I1": [ 639 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 633 ],
            "CO": [ 644 ],
            "I0": [ "0" ],
            "I1": [ 639 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 645 ],
            "CO": [ 635 ],
            "I0": [ 212 ],
            "I1": [ 646 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 647 ],
            "CO": [ 645 ],
            "I0": [ 45 ],
            "I1": [ 648 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 649 ],
            "CO": [ 647 ],
            "I0": [ 44 ],
            "I1": [ 650 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 651 ],
            "CO": [ 649 ],
            "I0": [ 42 ],
            "I1": [ 652 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 653 ],
            "CO": [ 651 ],
            "I0": [ 104 ],
            "I1": [ 654 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 655 ],
            "CO": [ 653 ],
            "I0": [ 106 ],
            "I1": [ 656 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 631 ],
            "CO": [ 655 ],
            "I0": [ 105 ],
            "I1": [ 657 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 638 ],
            "CO": [ 658 ],
            "I0": [ "0" ],
            "I1": [ 639 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 659 ],
            "I0": [ 105 ],
            "I1": [ 604 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 660 ],
            "CO": [ 661 ],
            "I0": [ "0" ],
            "I1": [ 662 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 663 ],
            "CO": [ 660 ],
            "I0": [ "0" ],
            "I1": [ 664 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 665 ],
            "CO": [ 666 ],
            "I0": [ "0" ],
            "I1": [ 129 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 667 ],
            "CO": [ 665 ],
            "I0": [ "0" ],
            "I1": [ 129 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 668 ],
            "CO": [ 667 ],
            "I0": [ "0" ],
            "I1": [ 129 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 669 ],
            "CO": [ 668 ],
            "I0": [ "0" ],
            "I1": [ 129 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 670 ],
            "CO": [ 669 ],
            "I0": [ "0" ],
            "I1": [ 129 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 661 ],
            "CO": [ 670 ],
            "I0": [ "0" ],
            "I1": [ 129 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 671 ],
            "CO": [ 663 ],
            "I0": [ 211 ],
            "I1": [ 672 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 673 ],
            "CO": [ 671 ],
            "I0": [ 212 ],
            "I1": [ 674 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 675 ],
            "CO": [ 673 ],
            "I0": [ 45 ],
            "I1": [ 676 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 677 ],
            "CO": [ 675 ],
            "I0": [ 44 ],
            "I1": [ 678 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 679 ],
            "CO": [ 677 ],
            "I0": [ 42 ],
            "I1": [ 680 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 681 ],
            "CO": [ 679 ],
            "I0": [ 104 ],
            "I1": [ 682 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 659 ],
            "CO": [ 681 ],
            "I0": [ 106 ],
            "I1": [ 683 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 666 ],
            "CO": [ 128 ],
            "I0": [ "0" ],
            "I1": [ 129 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 684 ],
            "I0": [ 105 ],
            "I1": [ 604 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 685 ],
            "CO": [ 686 ],
            "I0": [ "0" ],
            "I1": [ 133 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 687 ],
            "CO": [ 685 ],
            "I0": [ "0" ],
            "I1": [ 135 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 688 ],
            "CO": [ 689 ],
            "I0": [ "0" ],
            "I1": [ 131 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 690 ],
            "CO": [ 688 ],
            "I0": [ "0" ],
            "I1": [ 131 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 691 ],
            "CO": [ 690 ],
            "I0": [ "0" ],
            "I1": [ 131 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 692 ],
            "CO": [ 691 ],
            "I0": [ "0" ],
            "I1": [ 131 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 693 ],
            "CO": [ 692 ],
            "I0": [ "0" ],
            "I1": [ 131 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 686 ],
            "CO": [ 693 ],
            "I0": [ "0" ],
            "I1": [ 131 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 694 ],
            "CO": [ 687 ],
            "I0": [ 211 ],
            "I1": [ 137 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 695 ],
            "CO": [ 694 ],
            "I0": [ 212 ],
            "I1": [ 139 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 696 ],
            "CO": [ 695 ],
            "I0": [ 45 ],
            "I1": [ 141 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 697 ],
            "CO": [ 696 ],
            "I0": [ 44 ],
            "I1": [ 143 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 698 ],
            "CO": [ 697 ],
            "I0": [ 42 ],
            "I1": [ 145 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 699 ],
            "CO": [ 698 ],
            "I0": [ 104 ],
            "I1": [ 146 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 684 ],
            "CO": [ 699 ],
            "I0": [ 106 ],
            "I1": [ 29 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 689 ],
            "CO": [ 130 ],
            "I0": [ "0" ],
            "I1": [ 131 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 700 ],
            "CO": [ 701 ],
            "I0": [ 105 ],
            "I1": [ 604 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 702 ],
            "CO": [ 703 ],
            "I0": [ 211 ],
            "I1": [ 704 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 705 ],
            "CO": [ 702 ],
            "I0": [ 212 ],
            "I1": [ 706 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 707 ],
            "CO": [ 708 ],
            "I0": [ "0" ],
            "I1": [ 229 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 709 ],
            "CO": [ 707 ],
            "I0": [ "0" ],
            "I1": [ 229 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 710 ],
            "CO": [ 709 ],
            "I0": [ "0" ],
            "I1": [ 229 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 711 ],
            "CO": [ 710 ],
            "I0": [ "0" ],
            "I1": [ 229 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 712 ],
            "CO": [ 711 ],
            "I0": [ "0" ],
            "I1": [ 229 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 713 ],
            "CO": [ 712 ],
            "I0": [ "0" ],
            "I1": [ 714 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 703 ],
            "CO": [ 713 ],
            "I0": [ "0" ],
            "I1": [ 715 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 716 ],
            "CO": [ 705 ],
            "I0": [ 45 ],
            "I1": [ 717 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 718 ],
            "CO": [ 716 ],
            "I0": [ 44 ],
            "I1": [ 719 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 720 ],
            "CO": [ 718 ],
            "I0": [ 42 ],
            "I1": [ 721 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 722 ],
            "CO": [ 720 ],
            "I0": [ 104 ],
            "I1": [ 723 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 701 ],
            "CO": [ 722 ],
            "I0": [ 106 ],
            "I1": [ 724 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 103 ],
            "CO": [ 700 ],
            "I0": [ 102 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 725 ],
            "CO": [ 228 ],
            "I0": [ "0" ],
            "I1": [ 229 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 708 ],
            "CO": [ 725 ],
            "I0": [ "0" ],
            "I1": [ 229 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 726 ],
            "CO": [ 727 ],
            "I0": [ 105 ],
            "I1": [ 604 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 728 ],
            "CO": [ 729 ],
            "I0": [ 211 ],
            "I1": [ 239 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 730 ],
            "CO": [ 728 ],
            "I0": [ 212 ],
            "I1": [ 241 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 731 ],
            "CO": [ 732 ],
            "I0": [ "0" ],
            "I1": [ 231 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 733 ],
            "CO": [ 731 ],
            "I0": [ "0" ],
            "I1": [ 231 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 734 ],
            "CO": [ 733 ],
            "I0": [ "0" ],
            "I1": [ 231 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 735 ],
            "CO": [ 734 ],
            "I0": [ "0" ],
            "I1": [ 231 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 736 ],
            "CO": [ 735 ],
            "I0": [ "0" ],
            "I1": [ 231 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 737 ],
            "CO": [ 736 ],
            "I0": [ "0" ],
            "I1": [ 250 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 729 ],
            "CO": [ 737 ],
            "I0": [ "0" ],
            "I1": [ 252 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 738 ],
            "CO": [ 730 ],
            "I0": [ 45 ],
            "I1": [ 243 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 739 ],
            "CO": [ 738 ],
            "I0": [ 44 ],
            "I1": [ 244 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 740 ],
            "CO": [ 739 ],
            "I0": [ 42 ],
            "I1": [ 246 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 741 ],
            "CO": [ 740 ],
            "I0": [ 104 ],
            "I1": [ 248 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 727 ],
            "CO": [ 741 ],
            "I0": [ 106 ],
            "I1": [ 29 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 103 ],
            "CO": [ 726 ],
            "I0": [ 102 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 742 ],
            "CO": [ 230 ],
            "I0": [ "0" ],
            "I1": [ 231 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 732 ],
            "CO": [ 742 ],
            "I0": [ "0" ],
            "I1": [ 231 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 743 ],
            "CO": [ 744 ],
            "I0": [ 104 ],
            "I1": [ 27 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 745 ],
            "CO": [ 743 ],
            "I0": [ 106 ],
            "I1": [ 126 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 630 ],
            "CO": [ 745 ],
            "I0": [ 105 ],
            "I1": [ 606 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 606 ],
            "I3": [ 604 ],
            "O": [ 273 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 606 ],
            "I3": [ 604 ],
            "O": [ 683 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 609 ],
            "CO": [ 129 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 68 ],
            "I3": [ 609 ],
            "O": [ 662 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 70 ],
            "I3": [ 608 ],
            "O": [ 664 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 72 ],
            "I3": [ 610 ],
            "O": [ 672 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 74 ],
            "I3": [ 611 ],
            "O": [ 674 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 73 ],
            "I3": [ 612 ],
            "O": [ 676 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 613 ],
            "O": [ 678 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 127 ],
            "I3": [ 614 ],
            "O": [ 680 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 126 ],
            "I3": [ 607 ],
            "O": [ 682 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 606 ],
            "I3": [ 604 ],
            "O": [ 657 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 617 ],
            "CO": [ 639 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 68 ],
            "I3": [ 617 ],
            "O": [ 634 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 70 ],
            "I3": [ 616 ],
            "O": [ 636 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 72 ],
            "I3": [ 618 ],
            "O": [ 646 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 74 ],
            "I3": [ 619 ],
            "O": [ 648 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 73 ],
            "I3": [ 620 ],
            "O": [ 650 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 125 ],
            "I3": [ 621 ],
            "O": [ 652 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 127 ],
            "I3": [ 622 ],
            "O": [ 654 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 126 ],
            "I3": [ 615 ],
            "O": [ 656 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 29 ],
            "O": [ 606 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 24 ],
            "O": [ 125 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 264 ],
            "O": [ 704 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 267 ],
            "O": [ 706 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 266 ],
            "O": [ 717 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 274 ],
            "O": [ 719 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 275 ],
            "O": [ 721 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 268 ],
            "O": [ 723 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 273 ],
            "O": [ 724 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 265 ],
            "O": [ 714 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 269 ],
            "O": [ 715 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 68 ],
            "I3": [ 623 ],
            "O": [ 265 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 70 ],
            "I3": [ 624 ],
            "O": [ 269 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 72 ],
            "I3": [ 625 ],
            "O": [ 264 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 74 ],
            "I3": [ 626 ],
            "O": [ 267 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 73 ],
            "I3": [ 627 ],
            "O": [ 266 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 125 ],
            "I3": [ 628 ],
            "O": [ 274 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 127 ],
            "I3": [ 629 ],
            "O": [ 275 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 27 ],
            "O": [ 127 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_6_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 31 ],
            "O": [ 70 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 126 ],
            "I3": [ 605 ],
            "O": [ 268 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 26 ],
            "O": [ 126 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_7_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 33 ],
            "O": [ 74 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_7_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 22 ],
            "O": [ 73 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 28 ],
            "O": [ 604 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 30 ],
            "I3": [ 746 ],
            "O": [ 595 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 31 ],
            "I3": [ 747 ],
            "O": [ 596 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 32 ],
            "I3": [ 748 ],
            "O": [ 597 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 33 ],
            "I3": [ 749 ],
            "O": [ 598 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 22 ],
            "I3": [ 750 ],
            "O": [ 599 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 24 ],
            "I3": [ 751 ],
            "O": [ 600 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 27 ],
            "I3": [ 752 ],
            "O": [ 601 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 26 ],
            "I3": [ 753 ],
            "O": [ 602 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 29 ],
            "I3": [ 28 ],
            "O": [ 603 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 747 ],
            "CO": [ 746 ],
            "I0": [ "0" ],
            "I1": [ 31 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 748 ],
            "CO": [ 747 ],
            "I0": [ "0" ],
            "I1": [ 32 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 749 ],
            "CO": [ 748 ],
            "I0": [ "0" ],
            "I1": [ 33 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 750 ],
            "CO": [ 749 ],
            "I0": [ "0" ],
            "I1": [ 22 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 751 ],
            "CO": [ 750 ],
            "I0": [ "0" ],
            "I1": [ 24 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 752 ],
            "CO": [ 751 ],
            "I0": [ "0" ],
            "I1": [ 27 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 753 ],
            "CO": [ 752 ],
            "I0": [ "0" ],
            "I1": [ 26 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 28 ],
            "CO": [ 753 ],
            "I0": [ "0" ],
            "I1": [ 29 ]
          }
        },
        "ballvga:39_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 458",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 754 ],
            "E": [ 559 ],
            "Q": [ 755 ],
            "S": [ 380 ]
          }
        },
        "ballvga:39_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 755 ],
            "O": [ 754 ]
          }
        },
        "ballvga:39_SB_DFFESS_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 755 ],
            "O": [ 757 ]
          }
        },
        "ballvga:39_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 755 ],
            "O": [ 555 ]
          }
        },
        "brick_display_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 744",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 758 ],
            "Q": [ 759 ],
            "R": [ 760 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 95 ],
            "I3": [ 40 ],
            "O": [ 760 ]
          }
        },
        "brick_display_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 759 ],
            "I3": [ 372 ],
            "O": [ 495 ]
          }
        },
        "brick_display_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 761 ],
            "I1": [ 762 ],
            "I2": [ 763 ],
            "I3": [ 764 ],
            "O": [ 496 ]
          }
        },
        "brick_display_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 372 ],
            "I3": [ 765 ],
            "O": [ 497 ]
          }
        },
        "brickvga.529.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 47 ],
            "I3": [ 48 ],
            "O": [ 766 ]
          }
        },
        "brickvga.534.Y_B_SB_DFFE_E": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 754",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ "1" ],
            "E": [ 767 ],
            "Q": [ 47 ]
          }
        },
        "brickvga.534.Y_B_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 767 ],
            "O": [ 768 ]
          }
        },
        "brickvga.534.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 47 ],
            "I3": [ 48 ],
            "O": [ 767 ]
          }
        },
        "brickvga.718.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 769 ],
            "I2": [ 770 ],
            "I3": [ 771 ],
            "O": [ 758 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 772 ],
            "E": [ 773 ],
            "Q": [ 774 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 775 ],
            "E": [ 773 ],
            "Q": [ 776 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 777 ],
            "E": [ 773 ],
            "Q": [ 778 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 779 ],
            "E": [ 773 ],
            "Q": [ 780 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 781 ],
            "E": [ 773 ],
            "Q": [ 782 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 783 ],
            "E": [ 773 ],
            "Q": [ 784 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 785 ],
            "E": [ 773 ],
            "Q": [ 786 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 787 ],
            "E": [ 773 ],
            "Q": [ 788 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 789 ],
            "E": [ 773 ],
            "Q": [ 790 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 791 ],
            "E": [ 773 ],
            "Q": [ 792 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 793 ],
            "E": [ 773 ],
            "Q": [ 794 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 795 ],
            "E": [ 773 ],
            "Q": [ 796 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 797 ],
            "E": [ 773 ],
            "Q": [ 798 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 799 ],
            "E": [ 773 ],
            "Q": [ 800 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 801 ],
            "E": [ 773 ],
            "Q": [ 802 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 803 ],
            "E": [ 773 ],
            "Q": [ 804 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 805 ],
            "E": [ 773 ],
            "Q": [ 806 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 807 ],
            "E": [ 773 ],
            "Q": [ 808 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 809 ],
            "E": [ 773 ],
            "Q": [ 810 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 811 ],
            "E": [ 773 ],
            "Q": [ 812 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 813 ],
            "E": [ 773 ],
            "Q": [ 814 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 815 ],
            "E": [ 773 ],
            "Q": [ 816 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 817 ],
            "E": [ 773 ],
            "Q": [ 818 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 819 ],
            "E": [ 773 ],
            "Q": [ 820 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 821 ],
            "E": [ 773 ],
            "Q": [ 822 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 823 ],
            "E": [ 773 ],
            "Q": [ 824 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 825 ],
            "E": [ 773 ],
            "Q": [ 826 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 827 ],
            "E": [ 773 ],
            "Q": [ 828 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 829 ],
            "E": [ 773 ],
            "Q": [ 830 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 831 ],
            "E": [ 773 ],
            "Q": [ 832 ]
          }
        },
        "brickvga.brick_count_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 833 ],
            "E": [ 773 ],
            "Q": [ 834 ]
          }
        },
        "brickvga.brick_count_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 835 ],
            "O": [ 836 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 745",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 837 ],
            "Q": [ 838 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 745",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 839 ],
            "Q": [ 840 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 840 ],
            "I2": [ 842 ],
            "I3": [ 843 ],
            "O": [ 839 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 844 ],
            "I3": [ 845 ],
            "O": [ 843 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 745",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 846 ],
            "Q": [ 847 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 842 ],
            "I1": [ 848 ],
            "I2": [ 844 ],
            "I3": [ 39 ],
            "O": [ 846 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 847 ],
            "O": [ 848 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 745",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 849 ],
            "Q": [ 850 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 850 ],
            "I2": [ 842 ],
            "I3": [ 851 ],
            "O": [ 849 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 844 ],
            "I3": [ 852 ],
            "O": [ 851 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 745",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 853 ],
            "Q": [ 854 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 842 ],
            "I1": [ 855 ],
            "I2": [ 844 ],
            "I3": [ 856 ],
            "O": [ 853 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 854 ],
            "O": [ 855 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 745",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 857 ],
            "Q": [ 858 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 858 ],
            "I2": [ 842 ],
            "I3": [ 859 ],
            "O": [ 857 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 745",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 860 ],
            "Q": [ 861 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 842 ],
            "I1": [ 862 ],
            "I2": [ 844 ],
            "I3": [ 46 ],
            "O": [ 860 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 861 ],
            "O": [ 862 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 745",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 863 ],
            "Q": [ 864 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 864 ],
            "I2": [ 842 ],
            "I3": [ 865 ],
            "O": [ 863 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 844 ],
            "I3": [ 866 ],
            "O": [ 865 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 745",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 867 ],
            "Q": [ 868 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 842 ],
            "I1": [ 869 ],
            "I2": [ 844 ],
            "I3": [ 870 ],
            "O": [ 867 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 868 ],
            "O": [ 869 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 745",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 871 ],
            "Q": [ 872 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 872 ],
            "I2": [ 842 ],
            "I3": [ 873 ],
            "O": [ 871 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 844 ],
            "I3": [ 874 ],
            "O": [ 873 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 842 ],
            "I1": [ 875 ],
            "I2": [ 844 ],
            "I3": [ 876 ],
            "O": [ 837 ]
          }
        },
        "brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 838 ],
            "O": [ 875 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 746",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 877 ],
            "Q": [ 878 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 746",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 879 ],
            "Q": [ 880 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 881 ],
            "I1": [ 882 ],
            "I2": [ 883 ],
            "I3": [ 845 ],
            "O": [ 879 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 746",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 884 ],
            "Q": [ 885 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 885 ],
            "I2": [ 881 ],
            "I3": [ 886 ],
            "O": [ 884 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 883 ],
            "I3": [ 39 ],
            "O": [ 886 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 746",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 887 ],
            "Q": [ 888 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 881 ],
            "I1": [ 889 ],
            "I2": [ 883 ],
            "I3": [ 852 ],
            "O": [ 887 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 888 ],
            "O": [ 889 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 746",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 890 ],
            "Q": [ 891 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 891 ],
            "I2": [ 881 ],
            "I3": [ 892 ],
            "O": [ 890 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 883 ],
            "I3": [ 856 ],
            "O": [ 892 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 746",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 893 ],
            "Q": [ 894 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 881 ],
            "I1": [ 895 ],
            "I2": [ 883 ],
            "I3": [ 896 ],
            "O": [ 893 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 894 ],
            "O": [ 895 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 746",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 897 ],
            "Q": [ 898 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 898 ],
            "I2": [ 881 ],
            "I3": [ 899 ],
            "O": [ 897 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 883 ],
            "I3": [ 46 ],
            "O": [ 899 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 746",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 900 ],
            "Q": [ 901 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 881 ],
            "I1": [ 902 ],
            "I2": [ 883 ],
            "I3": [ 866 ],
            "O": [ 900 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 901 ],
            "O": [ 902 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 746",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 903 ],
            "Q": [ 904 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 904 ],
            "I2": [ 881 ],
            "I3": [ 905 ],
            "O": [ 903 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 883 ],
            "I3": [ 870 ],
            "O": [ 905 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 746",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 906 ],
            "Q": [ 907 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 881 ],
            "I1": [ 908 ],
            "I2": [ 883 ],
            "I3": [ 874 ],
            "O": [ 906 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 907 ],
            "O": [ 908 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 878 ],
            "I2": [ 881 ],
            "I3": [ 909 ],
            "O": [ 877 ]
          }
        },
        "brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 883 ],
            "I3": [ 876 ],
            "O": [ 909 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 747",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 910 ],
            "Q": [ 911 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 747",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 912 ],
            "Q": [ 913 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 913 ],
            "I2": [ 914 ],
            "I3": [ 915 ],
            "O": [ 912 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 916 ],
            "I3": [ 845 ],
            "O": [ 915 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 747",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 917 ],
            "Q": [ 918 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 914 ],
            "I1": [ 919 ],
            "I2": [ 916 ],
            "I3": [ 39 ],
            "O": [ 917 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 918 ],
            "O": [ 919 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 747",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 920 ],
            "Q": [ 921 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 921 ],
            "I2": [ 914 ],
            "I3": [ 922 ],
            "O": [ 920 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 747",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 923 ],
            "Q": [ 924 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 914 ],
            "I1": [ 925 ],
            "I2": [ 916 ],
            "I3": [ 856 ],
            "O": [ 923 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 924 ],
            "O": [ 925 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 747",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 926 ],
            "Q": [ 927 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 927 ],
            "I2": [ 914 ],
            "I3": [ 928 ],
            "O": [ 926 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 916 ],
            "I3": [ 896 ],
            "O": [ 928 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 747",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 929 ],
            "Q": [ 930 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 914 ],
            "I1": [ 931 ],
            "I2": [ 916 ],
            "I3": [ 46 ],
            "O": [ 929 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 930 ],
            "O": [ 931 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 747",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 932 ],
            "Q": [ 933 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 933 ],
            "I2": [ 914 ],
            "I3": [ 934 ],
            "O": [ 932 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 916 ],
            "I3": [ 866 ],
            "O": [ 934 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 747",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 935 ],
            "Q": [ 936 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 914 ],
            "I1": [ 937 ],
            "I2": [ 916 ],
            "I3": [ 870 ],
            "O": [ 935 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 936 ],
            "O": [ 937 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 747",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 938 ],
            "Q": [ 939 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 939 ],
            "I2": [ 914 ],
            "I3": [ 940 ],
            "O": [ 938 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 916 ],
            "I3": [ 874 ],
            "O": [ 940 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 914 ],
            "I1": [ 941 ],
            "I2": [ 916 ],
            "I3": [ 876 ],
            "O": [ 910 ]
          }
        },
        "brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 911 ],
            "O": [ 941 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 748",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 942 ],
            "Q": [ 943 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 748",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 944 ],
            "Q": [ 945 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 946 ],
            "I1": [ 947 ],
            "I2": [ 948 ],
            "I3": [ 845 ],
            "O": [ 944 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 945 ],
            "O": [ 947 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 748",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 949 ],
            "Q": [ 950 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 950 ],
            "I2": [ 946 ],
            "I3": [ 951 ],
            "O": [ 949 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 948 ],
            "I3": [ 39 ],
            "O": [ 951 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 748",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 952 ],
            "Q": [ 953 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 946 ],
            "I1": [ 954 ],
            "I2": [ 948 ],
            "I3": [ 852 ],
            "O": [ 952 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 953 ],
            "O": [ 954 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 748",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 955 ],
            "Q": [ 956 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 956 ],
            "I2": [ 946 ],
            "I3": [ 957 ],
            "O": [ 955 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 948 ],
            "I3": [ 856 ],
            "O": [ 957 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 748",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 958 ],
            "Q": [ 959 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 946 ],
            "I1": [ 960 ],
            "I2": [ 948 ],
            "I3": [ 896 ],
            "O": [ 958 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 748",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 961 ],
            "Q": [ 962 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 962 ],
            "I2": [ 946 ],
            "I3": [ 963 ],
            "O": [ 961 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 948 ],
            "I3": [ 46 ],
            "O": [ 963 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 748",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 964 ],
            "Q": [ 965 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 946 ],
            "I1": [ 966 ],
            "I2": [ 948 ],
            "I3": [ 866 ],
            "O": [ 964 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 965 ],
            "O": [ 966 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 748",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 967 ],
            "Q": [ 968 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 968 ],
            "I2": [ 946 ],
            "I3": [ 969 ],
            "O": [ 967 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 948 ],
            "I3": [ 870 ],
            "O": [ 969 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 748",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 970 ],
            "Q": [ 971 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 946 ],
            "I1": [ 972 ],
            "I2": [ 948 ],
            "I3": [ 874 ],
            "O": [ 970 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 971 ],
            "O": [ 972 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 973 ],
            "I1": [ 974 ],
            "I2": [ 37 ],
            "I3": [ 975 ],
            "O": [ 976 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 977 ],
            "I2": [ 978 ],
            "I3": [ 38 ],
            "O": [ 975 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 945 ],
            "I2": [ 37 ],
            "I3": [ 33 ],
            "O": [ 974 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 968 ],
            "I1": [ 962 ],
            "I2": [ 38 ],
            "I3": [ 979 ],
            "O": [ 973 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 956 ],
            "I1": [ 950 ],
            "I2": [ 38 ],
            "I3": [ 32 ],
            "O": [ 979 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 959 ],
            "I1": [ 953 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 978 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 971 ],
            "I1": [ 965 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 977 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 943 ],
            "I2": [ 946 ],
            "I3": [ 980 ],
            "O": [ 942 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 959 ],
            "O": [ 960 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 976 ],
            "I3": [ 773 ],
            "O": [ 946 ]
          }
        },
        "brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 948 ],
            "I3": [ 876 ],
            "O": [ 980 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 749",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 981 ],
            "Q": [ 982 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 749",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 983 ],
            "Q": [ 984 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 984 ],
            "I2": [ 985 ],
            "I3": [ 986 ],
            "O": [ 983 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 987 ],
            "I3": [ 845 ],
            "O": [ 986 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 749",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 988 ],
            "Q": [ 989 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 985 ],
            "I1": [ 990 ],
            "I2": [ 987 ],
            "I3": [ 39 ],
            "O": [ 988 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 989 ],
            "O": [ 990 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 749",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 991 ],
            "Q": [ 992 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 992 ],
            "I2": [ 985 ],
            "I3": [ 993 ],
            "O": [ 991 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 987 ],
            "I3": [ 852 ],
            "O": [ 993 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 749",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 994 ],
            "Q": [ 995 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 985 ],
            "I1": [ 996 ],
            "I2": [ 987 ],
            "I3": [ 856 ],
            "O": [ 994 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 997 ],
            "I3": [ 38 ],
            "O": [ 856 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 749",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 998 ],
            "Q": [ 999 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 999 ],
            "I2": [ 985 ],
            "I3": [ 1000 ],
            "O": [ 998 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 987 ],
            "I3": [ 896 ],
            "O": [ 1000 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 749",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1001 ],
            "Q": [ 1002 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 985 ],
            "I1": [ 1003 ],
            "I2": [ 987 ],
            "I3": [ 46 ],
            "O": [ 1001 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 1002 ],
            "O": [ 1003 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 749",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1004 ],
            "Q": [ 1005 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 1005 ],
            "I2": [ 985 ],
            "I3": [ 1006 ],
            "O": [ 1004 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 987 ],
            "I3": [ 866 ],
            "O": [ 1006 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 749",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1007 ],
            "Q": [ 1008 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 985 ],
            "I1": [ 1009 ],
            "I2": [ 987 ],
            "I3": [ 870 ],
            "O": [ 1007 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 1008 ],
            "O": [ 1009 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 38 ],
            "I3": [ 997 ],
            "O": [ 870 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 749",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1010 ],
            "Q": [ 1011 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 1011 ],
            "I2": [ 985 ],
            "I3": [ 1012 ],
            "O": [ 1010 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 987 ],
            "I3": [ 874 ],
            "O": [ 1012 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 985 ],
            "I1": [ 1013 ],
            "I2": [ 987 ],
            "I3": [ 876 ],
            "O": [ 981 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 982 ],
            "O": [ 1013 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 37 ],
            "I3": [ 997 ],
            "O": [ 876 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 68 ],
            "I3": [ 1014 ],
            "O": [ 37 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 70 ],
            "I3": [ 72 ],
            "O": [ 38 ]
          }
        },
        "brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 72 ],
            "CO": [ 1014 ],
            "I0": [ "0" ],
            "I1": [ 70 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 750",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1015 ],
            "Q": [ 1016 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 750",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1017 ],
            "Q": [ 1018 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1019 ],
            "I1": [ 1020 ],
            "I2": [ 43 ],
            "I3": [ 845 ],
            "O": [ 1017 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 1018 ],
            "O": [ 1020 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 750",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1021 ],
            "Q": [ 1022 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 1022 ],
            "I2": [ 1019 ],
            "I3": [ 1023 ],
            "O": [ 1021 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 750",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1024 ],
            "Q": [ 1025 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1019 ],
            "I1": [ 1026 ],
            "I2": [ 43 ],
            "I3": [ 852 ],
            "O": [ 1024 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 1025 ],
            "O": [ 1026 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 750",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1027 ],
            "Q": [ 1028 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 1028 ],
            "I2": [ 1019 ],
            "I3": [ 1029 ],
            "O": [ 1027 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 856 ],
            "O": [ 1029 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 750",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1030 ],
            "Q": [ 1031 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1019 ],
            "I1": [ 1032 ],
            "I2": [ 43 ],
            "I3": [ 896 ],
            "O": [ 1030 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 1031 ],
            "O": [ 1032 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 1033 ],
            "I3": [ 38 ],
            "O": [ 896 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 750",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1034 ],
            "Q": [ 49 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1019 ],
            "I1": [ 50 ],
            "I2": [ 43 ],
            "I3": [ 46 ],
            "O": [ 1034 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 750",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1035 ],
            "Q": [ 1036 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1019 ],
            "I1": [ 1037 ],
            "I2": [ 43 ],
            "I3": [ 866 ],
            "O": [ 1035 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 1036 ],
            "O": [ 1037 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 750",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1038 ],
            "Q": [ 1039 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 1039 ],
            "I2": [ 1019 ],
            "I3": [ 1040 ],
            "O": [ 1038 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 870 ],
            "O": [ 1040 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 750",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1041 ],
            "Q": [ 1042 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1019 ],
            "I1": [ 1043 ],
            "I2": [ 43 ],
            "I3": [ 874 ],
            "O": [ 1041 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 1042 ],
            "O": [ 1043 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 1016 ],
            "I2": [ 1019 ],
            "I3": [ 1044 ],
            "O": [ 1015 ]
          }
        },
        "brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 876 ],
            "O": [ 1044 ]
          }
        },
        "brickvga.del_SB_DFFE_E": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 752",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 836 ],
            "E": [ 773 ],
            "Q": [ 835 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 804 ],
            "I2": [ "1" ],
            "I3": [ 1045 ],
            "O": [ 803 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 806 ],
            "I2": [ "1" ],
            "I3": [ 1046 ],
            "O": [ 805 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 798 ],
            "I2": [ "1" ],
            "I3": [ 1047 ],
            "O": [ 797 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 820 ],
            "I2": [ "1" ],
            "I3": [ 1048 ],
            "O": [ 819 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 824 ],
            "I2": [ "1" ],
            "I3": [ 1049 ],
            "O": [ 823 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 826 ],
            "I2": [ "1" ],
            "I3": [ 1050 ],
            "O": [ 825 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 828 ],
            "I2": [ "1" ],
            "I3": [ 1051 ],
            "O": [ 827 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 830 ],
            "I2": [ "1" ],
            "I3": [ 1052 ],
            "O": [ 829 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 832 ],
            "I2": [ "1" ],
            "I3": [ 1053 ],
            "O": [ 831 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 834 ],
            "I2": [ "1" ],
            "I3": [ 1054 ],
            "O": [ 833 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 778 ],
            "I2": [ "1" ],
            "I3": [ 1055 ],
            "O": [ 777 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 780 ],
            "I2": [ "1" ],
            "I3": [ 1056 ],
            "O": [ 779 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 808 ],
            "I2": [ "1" ],
            "I3": [ 1057 ],
            "O": [ 807 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 822 ],
            "I2": [ "1" ],
            "I3": [ 836 ],
            "O": [ 821 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 782 ],
            "I2": [ "1" ],
            "I3": [ 1058 ],
            "O": [ 781 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 784 ],
            "I2": [ "1" ],
            "I3": [ 1059 ],
            "O": [ 783 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 786 ],
            "I2": [ "1" ],
            "I3": [ 1060 ],
            "O": [ 785 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 788 ],
            "I2": [ "1" ],
            "I3": [ 1061 ],
            "O": [ 787 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 790 ],
            "I2": [ "1" ],
            "I3": [ 1062 ],
            "O": [ 789 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 792 ],
            "I2": [ "1" ],
            "I3": [ 1063 ],
            "O": [ 791 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 794 ],
            "I2": [ "1" ],
            "I3": [ 1064 ],
            "O": [ 793 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 796 ],
            "I2": [ "1" ],
            "I3": [ 1065 ],
            "O": [ 795 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 800 ],
            "I2": [ "1" ],
            "I3": [ 1066 ],
            "O": [ 799 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 810 ],
            "I2": [ "1" ],
            "I3": [ 1067 ],
            "O": [ 809 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 802 ],
            "I2": [ "1" ],
            "I3": [ 1068 ],
            "O": [ 801 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 812 ],
            "I2": [ "1" ],
            "I3": [ 1069 ],
            "O": [ 811 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 814 ],
            "I2": [ "1" ],
            "I3": [ 1070 ],
            "O": [ 813 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 816 ],
            "I2": [ "1" ],
            "I3": [ 1071 ],
            "O": [ 815 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 774 ],
            "I2": [ "1" ],
            "I3": [ 1072 ],
            "O": [ 772 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 776 ],
            "I2": [ "1" ],
            "I3": [ 1073 ],
            "O": [ 775 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 818 ],
            "I2": [ "1" ],
            "I3": [ 1074 ],
            "O": [ 817 ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1045 ],
            "CO": [ 1068 ],
            "I0": [ 804 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1046 ],
            "CO": [ 1045 ],
            "I0": [ 806 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1048 ],
            "CO": [ 1047 ],
            "I0": [ 820 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1049 ],
            "CO": [ 1048 ],
            "I0": [ 824 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1050 ],
            "CO": [ 1049 ],
            "I0": [ 826 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1051 ],
            "CO": [ 1050 ],
            "I0": [ 828 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1052 ],
            "CO": [ 1051 ],
            "I0": [ 830 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1053 ],
            "CO": [ 1052 ],
            "I0": [ 832 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1054 ],
            "CO": [ 1053 ],
            "I0": [ 834 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1055 ],
            "CO": [ 1054 ],
            "I0": [ 778 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1056 ],
            "CO": [ 1055 ],
            "I0": [ 780 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 836 ],
            "CO": [ 1074 ],
            "I0": [ 822 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1057 ],
            "CO": [ 1046 ],
            "I0": [ 808 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1058 ],
            "CO": [ 1056 ],
            "I0": [ 782 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1059 ],
            "CO": [ 1058 ],
            "I0": [ 784 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1060 ],
            "CO": [ 1059 ],
            "I0": [ 786 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1061 ],
            "CO": [ 1060 ],
            "I0": [ 788 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1062 ],
            "CO": [ 1061 ],
            "I0": [ 790 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1063 ],
            "CO": [ 1062 ],
            "I0": [ 792 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1064 ],
            "CO": [ 1063 ],
            "I0": [ 794 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1065 ],
            "CO": [ 1064 ],
            "I0": [ 796 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1066 ],
            "CO": [ 1065 ],
            "I0": [ 800 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1068 ],
            "CO": [ 1066 ],
            "I0": [ 802 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1067 ],
            "CO": [ 1057 ],
            "I0": [ 810 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1069 ],
            "CO": [ 1067 ],
            "I0": [ 812 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1070 ],
            "CO": [ 1069 ],
            "I0": [ 814 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1071 ],
            "CO": [ 1070 ],
            "I0": [ 816 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1073 ],
            "CO": [ 1072 ],
            "I0": [ 776 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1074 ],
            "CO": [ 1071 ],
            "I0": [ 818 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1047 ],
            "CO": [ 1073 ],
            "I0": [ 798 ],
            "I1": [ "1" ]
          }
        },
        "brickvga.del_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1075 ],
            "Q": [ 773 ]
          }
        },
        "brickvga.del_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 773 ],
            "I3": [ 495 ],
            "O": [ 1075 ]
          }
        },
        "brickvga.lvl_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 754",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1076 ],
            "E": [ 768 ],
            "Q": [ 48 ],
            "R": [ 766 ]
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 757",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1077 ],
            "E": [ 841 ],
            "Q": [ 1078 ]
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1079 ],
            "I3": [ 1080 ],
            "O": [ 1077 ]
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1081 ],
            "I1": [ 1082 ],
            "I2": [ 1083 ],
            "I3": [ 1084 ],
            "O": [ 1080 ]
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1085 ],
            "I1": [ 1086 ],
            "I2": [ 1087 ],
            "I3": [ 1088 ],
            "O": [ 1079 ]
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 828 ],
            "I1": [ 826 ],
            "I2": [ 824 ],
            "I3": [ 820 ],
            "O": [ 1088 ]
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 798 ],
            "I1": [ 776 ],
            "I2": [ 774 ],
            "I3": [ 835 ],
            "O": [ 1087 ]
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 786 ],
            "I1": [ 784 ],
            "I2": [ 782 ],
            "I3": [ 780 ],
            "O": [ 1086 ]
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 778 ],
            "I1": [ 834 ],
            "I2": [ 832 ],
            "I3": [ 830 ],
            "O": [ 1085 ]
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 804 ],
            "I1": [ 802 ],
            "I2": [ 800 ],
            "I3": [ 796 ],
            "O": [ 1084 ]
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 794 ],
            "I1": [ 792 ],
            "I2": [ 790 ],
            "I3": [ 788 ],
            "O": [ 1083 ]
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 822 ],
            "I1": [ 818 ],
            "I2": [ 816 ],
            "I3": [ 814 ],
            "O": [ 1082 ]
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 812 ],
            "I1": [ 810 ],
            "I2": [ 808 ],
            "I3": [ 806 ],
            "O": [ 1081 ]
          }
        },
        "brickvga.lvl_store_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 756",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ "1" ],
            "E": [ 766 ],
            "Q": [ 1089 ]
          }
        },
        "brickvga.lvl_store_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1089 ],
            "I3": [ 1078 ],
            "O": [ 1076 ]
          }
        },
        "frame_update_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ "1" ],
            "E": [ 1090 ],
            "Q": [ 498 ],
            "R": [ 1091 ]
          }
        },
        "frame_update_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1091 ],
            "I2": [ 497 ],
            "I3": [ 495 ],
            "O": [ 1090 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1092 ],
            "I1": [ 1093 ],
            "I2": [ 181 ],
            "I3": [ 1094 ],
            "O": [ 1091 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 25 ],
            "I2": [ 207 ],
            "I3": [ 498 ],
            "O": [ 1093 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 28 ],
            "I1": [ 29 ],
            "I2": [ 26 ],
            "I3": [ 27 ],
            "O": [ 206 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 24 ],
            "I3": [ 22 ],
            "O": [ 207 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1095 ],
            "I3": [ 1096 ],
            "O": [ 208 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1097 ],
            "CO": [ 1095 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1098 ],
            "CO": [ 1097 ],
            "I0": [ "0" ],
            "I1": [ 70 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1099 ],
            "CO": [ 1098 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1100 ],
            "CO": [ 1099 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1101 ],
            "CO": [ 1100 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1102 ],
            "CO": [ 1101 ],
            "I0": [ "0" ],
            "I1": [ 125 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1103 ],
            "CO": [ 1102 ],
            "I0": [ "1" ],
            "I1": [ 127 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1104 ],
            "CO": [ 1103 ],
            "I0": [ "0" ],
            "I1": [ 126 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 604 ],
            "CO": [ 1104 ],
            "I0": [ "0" ],
            "I1": [ 606 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1105 ],
            "CO": [ 1096 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1106 ],
            "CO": [ 1105 ],
            "I0": [ "0" ],
            "I1": [ 70 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1107 ],
            "CO": [ 1106 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1108 ],
            "CO": [ 1107 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1109 ],
            "CO": [ 1108 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1110 ],
            "CO": [ 1109 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1111 ],
            "CO": [ 1110 ],
            "I0": [ "0" ],
            "I1": [ 127 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1112 ],
            "CO": [ 1111 ],
            "I0": [ "0" ],
            "I1": [ 126 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 604 ],
            "CO": [ 1112 ],
            "I0": [ "0" ],
            "I1": [ 606 ]
          }
        },
        "left_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1113 ],
            "I1": [ 1114 ],
            "I2": [ 1115 ],
            "I3": [ 4 ],
            "O": [ 1116 ]
          }
        },
        "left_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1117 ],
            "I1": [ 1118 ],
            "I2": [ 1115 ],
            "I3": [ 4 ],
            "O": [ 1119 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1120 ],
            "I2": [ "1" ],
            "I3": [ 1121 ],
            "O": [ 1122 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1123 ],
            "I2": [ "1" ],
            "I3": [ 1124 ],
            "O": [ 1117 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1125 ],
            "I2": [ "1" ],
            "I3": [ 1126 ],
            "O": [ 1127 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1128 ],
            "I2": [ "1" ],
            "I3": [ 1129 ],
            "O": [ 1113 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1130 ],
            "I2": [ "1" ],
            "I3": [ 1131 ],
            "O": [ 1132 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1133 ],
            "I2": [ "1" ],
            "I3": [ 1134 ],
            "O": [ 1135 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1136 ],
            "I2": [ "1" ],
            "I3": [ 1137 ],
            "O": [ 1138 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1139 ],
            "I2": [ "1" ],
            "I3": [ 1140 ],
            "O": [ 1141 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1124 ],
            "CO": [ 1121 ],
            "I0": [ 1123 ],
            "I1": [ "1" ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1126 ],
            "CO": [ 1124 ],
            "I0": [ 1125 ],
            "I1": [ "1" ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1129 ],
            "CO": [ 1126 ],
            "I0": [ 1128 ],
            "I1": [ "1" ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1131 ],
            "CO": [ 1129 ],
            "I0": [ 1130 ],
            "I1": [ "1" ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1134 ],
            "CO": [ 1131 ],
            "I0": [ 1133 ],
            "I1": [ "1" ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1137 ],
            "CO": [ 1134 ],
            "I0": [ 1136 ],
            "I1": [ "1" ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1140 ],
            "CO": [ 1137 ],
            "I0": [ 1139 ],
            "I1": [ "1" ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1120 ],
            "I3": [ 1142 ],
            "O": [ 1143 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1123 ],
            "I3": [ 1144 ],
            "O": [ 1118 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1125 ],
            "I3": [ 1145 ],
            "O": [ 1146 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1128 ],
            "I3": [ 1147 ],
            "O": [ 1114 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1130 ],
            "I3": [ 1148 ],
            "O": [ 1149 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1133 ],
            "I3": [ 1150 ],
            "O": [ 1151 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1136 ],
            "I3": [ 1152 ],
            "O": [ 1153 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1139 ],
            "I3": [ 1140 ],
            "O": [ 1154 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1144 ],
            "CO": [ 1142 ],
            "I0": [ "0" ],
            "I1": [ 1123 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1145 ],
            "CO": [ 1144 ],
            "I0": [ "0" ],
            "I1": [ 1125 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1147 ],
            "CO": [ 1145 ],
            "I0": [ "0" ],
            "I1": [ 1128 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1148 ],
            "CO": [ 1147 ],
            "I0": [ "0" ],
            "I1": [ 1130 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1150 ],
            "CO": [ 1148 ],
            "I0": [ "0" ],
            "I1": [ 1133 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1152 ],
            "CO": [ 1150 ],
            "I0": [ "0" ],
            "I1": [ 1136 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1140 ],
            "CO": [ 1152 ],
            "I0": [ "0" ],
            "I1": [ 1139 ]
          }
        },
        "lives_display_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "livevga 1328",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1155 ],
            "Q": [ 1156 ],
            "R": [ 1157 ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1158 ],
            "I2": [ 1159 ],
            "I3": [ 1160 ],
            "O": [ 1155 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1161 ],
            "I2": [ 1162 ],
            "I3": [ 1163 ],
            "O": [ 1157 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 1164 ],
            "I2": [ 102 ],
            "I3": [ 1165 ],
            "O": [ 1161 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 104 ],
            "I2": [ 103 ],
            "I3": [ 102 ],
            "O": [ 1166 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ 211 ],
            "I2": [ 212 ],
            "I3": [ 105 ],
            "O": [ 1164 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1167 ],
            "CO": [ 1162 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1168 ],
            "CO": [ 1167 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1169 ],
            "CO": [ 1168 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1170 ],
            "CO": [ 1169 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1171 ],
            "CO": [ 1170 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1172 ],
            "CO": [ 1171 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1173 ],
            "CO": [ 1172 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1174 ],
            "CO": [ 1173 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 1174 ],
            "I0": [ "0" ],
            "I1": [ 169 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1175 ],
            "CO": [ 1163 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1176 ],
            "CO": [ 1175 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1177 ],
            "CO": [ 1176 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1178 ],
            "CO": [ 1177 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1179 ],
            "CO": [ 1178 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1180 ],
            "CO": [ 1179 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1181 ],
            "CO": [ 1180 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1182 ],
            "CO": [ 1181 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 1182 ],
            "I0": [ "1" ],
            "I1": [ 169 ]
          }
        },
        "lives_display_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1156 ],
            "I2": [ 759 ],
            "I3": [ 372 ],
            "O": [ 1183 ]
          }
        },
        "lives_display_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 555 ],
            "I2": [ 1183 ],
            "I3": [ 765 ],
            "O": [ 1184 ]
          }
        },
        "lives_display_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 759 ],
            "I2": [ 1156 ],
            "I3": [ 372 ],
            "O": [ 1185 ]
          }
        },
        "livevga.livescount_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 458",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 757 ],
            "E": [ 559 ],
            "Q": [ 756 ],
            "S": [ 380 ]
          }
        },
        "paddle_display_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 289",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1186 ],
            "Q": [ 765 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1187 ],
            "I1": [ 95 ],
            "I2": [ 1188 ],
            "I3": [ 1189 ],
            "O": [ 1186 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 28 ],
            "I1": [ 29 ],
            "I2": [ 1140 ],
            "I3": [ 1190 ],
            "O": [ 1188 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1191 ],
            "I1": [ 1192 ],
            "I2": [ 1193 ],
            "I3": [ 1194 ],
            "O": [ 1189 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1195 ],
            "CO": [ 1191 ],
            "I0": [ 30 ],
            "I1": [ 1196 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1197 ],
            "CO": [ 1195 ],
            "I0": [ 31 ],
            "I1": [ 1198 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1199 ],
            "CO": [ 1197 ],
            "I0": [ 32 ],
            "I1": [ 1200 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1201 ],
            "CO": [ 1199 ],
            "I0": [ 33 ],
            "I1": [ 1202 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1203 ],
            "CO": [ 1201 ],
            "I0": [ 22 ],
            "I1": [ 1204 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1205 ],
            "CO": [ 1203 ],
            "I0": [ 24 ],
            "I1": [ 1206 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1207 ],
            "CO": [ 1205 ],
            "I0": [ 27 ],
            "I1": [ 1208 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1209 ],
            "CO": [ 1207 ],
            "I0": [ 26 ],
            "I1": [ 1210 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1209 ],
            "I0": [ 29 ],
            "I1": [ 1140 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1120 ],
            "I3": [ 1211 ],
            "O": [ 1196 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1123 ],
            "I3": [ 1212 ],
            "O": [ 1198 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1125 ],
            "I3": [ 1213 ],
            "O": [ 1200 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1128 ],
            "I3": [ 1214 ],
            "O": [ 1202 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1130 ],
            "I3": [ 1215 ],
            "O": [ 1204 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1133 ],
            "I3": [ 1216 ],
            "O": [ 1206 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1136 ],
            "I3": [ 1217 ],
            "O": [ 1208 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1139 ],
            "I3": [ 1140 ],
            "O": [ 1210 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1212 ],
            "CO": [ 1211 ],
            "I0": [ "0" ],
            "I1": [ 1123 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1213 ],
            "CO": [ 1212 ],
            "I0": [ "0" ],
            "I1": [ 1125 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1214 ],
            "CO": [ 1213 ],
            "I0": [ "0" ],
            "I1": [ 1128 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1215 ],
            "CO": [ 1214 ],
            "I0": [ "1" ],
            "I1": [ 1130 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1216 ],
            "CO": [ 1215 ],
            "I0": [ "1" ],
            "I1": [ 1133 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1217 ],
            "CO": [ 1216 ],
            "I0": [ "0" ],
            "I1": [ 1136 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1140 ],
            "CO": [ 1217 ],
            "I0": [ "0" ],
            "I1": [ 1139 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1218 ],
            "CO": [ 1192 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1219 ],
            "CO": [ 1218 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1220 ],
            "CO": [ 1219 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1221 ],
            "CO": [ 1220 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1222 ],
            "CO": [ 1221 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1223 ],
            "CO": [ 1222 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1224 ],
            "CO": [ 1223 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1225 ],
            "CO": [ 1224 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 1225 ],
            "I0": [ "0" ],
            "I1": [ 169 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1226 ],
            "CO": [ 1193 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1227 ],
            "CO": [ 1226 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1228 ],
            "CO": [ 1227 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1229 ],
            "CO": [ 1228 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1230 ],
            "CO": [ 1229 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 94 ],
            "CO": [ 1230 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1231 ],
            "CO": [ 1194 ],
            "I0": [ 30 ],
            "I1": [ 1232 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1233 ],
            "CO": [ 1231 ],
            "I0": [ 31 ],
            "I1": [ 1234 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1235 ],
            "CO": [ 1233 ],
            "I0": [ 32 ],
            "I1": [ 1236 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1237 ],
            "CO": [ 1235 ],
            "I0": [ 33 ],
            "I1": [ 1238 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1239 ],
            "CO": [ 1237 ],
            "I0": [ 22 ],
            "I1": [ 1240 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1241 ],
            "CO": [ 1239 ],
            "I0": [ 24 ],
            "I1": [ 1242 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1243 ],
            "CO": [ 1241 ],
            "I0": [ 27 ],
            "I1": [ 1244 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1245 ],
            "CO": [ 1243 ],
            "I0": [ 26 ],
            "I1": [ 1246 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1245 ],
            "I0": [ 29 ],
            "I1": [ 1140 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1247 ],
            "O": [ 1232 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1248 ],
            "O": [ 1234 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1249 ],
            "O": [ 1236 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1250 ],
            "O": [ 1238 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1251 ],
            "O": [ 1240 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1252 ],
            "O": [ 1242 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1253 ],
            "O": [ 1244 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1254 ],
            "O": [ 1246 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1164 ],
            "I3": [ 1166 ],
            "O": [ 1187 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1255 ],
            "I1": [ 1256 ],
            "I2": [ 1257 ],
            "I3": [ 1258 ],
            "O": [ 1190 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 24 ],
            "I1": [ 1252 ],
            "I2": [ 1254 ],
            "I3": [ 26 ],
            "O": [ 1255 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1251 ],
            "I2": [ 1253 ],
            "I3": [ 27 ],
            "O": [ 1258 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 1247 ],
            "I2": [ 1248 ],
            "I3": [ 31 ],
            "O": [ 1257 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 1249 ],
            "I2": [ 1250 ],
            "I3": [ 33 ],
            "O": [ 1256 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1120 ],
            "I2": [ "1" ],
            "I3": [ 1259 ],
            "O": [ 1247 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1123 ],
            "I2": [ "1" ],
            "I3": [ 1260 ],
            "O": [ 1248 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1125 ],
            "I2": [ "1" ],
            "I3": [ 1261 ],
            "O": [ 1249 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1128 ],
            "I2": [ "1" ],
            "I3": [ 1262 ],
            "O": [ 1250 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1130 ],
            "I2": [ "0" ],
            "I3": [ 1263 ],
            "O": [ 1251 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1133 ],
            "I2": [ "0" ],
            "I3": [ 1264 ],
            "O": [ 1252 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1136 ],
            "I2": [ "1" ],
            "I3": [ 1265 ],
            "O": [ 1253 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1139 ],
            "I2": [ "1" ],
            "I3": [ 1140 ],
            "O": [ 1254 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1260 ],
            "CO": [ 1259 ],
            "I0": [ 1123 ],
            "I1": [ "1" ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1261 ],
            "CO": [ 1260 ],
            "I0": [ 1125 ],
            "I1": [ "1" ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1262 ],
            "CO": [ 1261 ],
            "I0": [ 1128 ],
            "I1": [ "1" ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1263 ],
            "CO": [ 1262 ],
            "I0": [ 1130 ],
            "I1": [ "0" ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1264 ],
            "CO": [ 1263 ],
            "I0": [ 1133 ],
            "I1": [ "0" ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1265 ],
            "CO": [ 1264 ],
            "I0": [ 1136 ],
            "I1": [ "1" ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1140 ],
            "CO": [ 1265 ],
            "I0": [ 1139 ],
            "I1": [ "1" ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 42 ],
            "I2": [ 95 ],
            "I3": [ 104 ],
            "O": [ 1165 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 42 ],
            "I2": [ 44 ],
            "I3": [ 40 ],
            "O": [ 948 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1266 ],
            "I1": [ 1267 ],
            "I2": [ 1268 ],
            "I3": [ 1269 ],
            "O": [ 1270 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 212 ],
            "I3": [ 211 ],
            "O": [ 40 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1271 ],
            "I3": [ 1272 ],
            "O": [ 1273 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1274 ],
            "CO": [ 1266 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1275 ],
            "CO": [ 1274 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1276 ],
            "CO": [ 1275 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1277 ],
            "CO": [ 1276 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1278 ],
            "CO": [ 1277 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1279 ],
            "CO": [ 1278 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1280 ],
            "CO": [ 1279 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1281 ],
            "CO": [ 1280 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 1281 ],
            "I0": [ "1" ],
            "I1": [ 169 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1282 ],
            "CO": [ 1267 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1283 ],
            "CO": [ 1282 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1284 ],
            "CO": [ 1283 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1285 ],
            "CO": [ 1284 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1286 ],
            "CO": [ 1285 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1287 ],
            "CO": [ 1286 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1288 ],
            "CO": [ 1287 ],
            "I0": [ "1" ],
            "I1": [ 127 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1289 ],
            "CO": [ 1288 ],
            "I0": [ "1" ],
            "I1": [ 126 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 604 ],
            "CO": [ 1289 ],
            "I0": [ "1" ],
            "I1": [ 606 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1290 ],
            "CO": [ 1268 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1291 ],
            "CO": [ 1290 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1292 ],
            "CO": [ 1291 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1293 ],
            "CO": [ 1292 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1294 ],
            "CO": [ 1293 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1295 ],
            "CO": [ 1294 ],
            "I0": [ "0" ],
            "I1": [ 125 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1296 ],
            "CO": [ 1295 ],
            "I0": [ "1" ],
            "I1": [ 127 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1297 ],
            "CO": [ 1296 ],
            "I0": [ "0" ],
            "I1": [ 126 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 604 ],
            "CO": [ 1297 ],
            "I0": [ "0" ],
            "I1": [ 606 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1298 ],
            "CO": [ 1269 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1299 ],
            "CO": [ 1298 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1300 ],
            "CO": [ 1299 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1301 ],
            "CO": [ 1300 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1302 ],
            "CO": [ 1301 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1303 ],
            "CO": [ 1302 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1304 ],
            "CO": [ 1303 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1305 ],
            "CO": [ 1304 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 1305 ],
            "I0": [ "0" ],
            "I1": [ 169 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 44 ],
            "I3": [ 45 ],
            "O": [ 95 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 291",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1306 ],
            "E": [ 1307 ],
            "Q": [ 1120 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 291",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1308 ],
            "E": [ 1307 ],
            "Q": [ 1125 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1127 ],
            "I1": [ 1146 ],
            "I2": [ 1115 ],
            "I3": [ 4 ],
            "O": [ 1308 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 291",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1309 ],
            "E": [ 1307 ],
            "Q": [ 1130 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1132 ],
            "I1": [ 1149 ],
            "I2": [ 1115 ],
            "I3": [ 4 ],
            "O": [ 1309 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 291",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1310 ],
            "E": [ 1307 ],
            "Q": [ 1133 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1135 ],
            "I1": [ 1151 ],
            "I2": [ 1115 ],
            "I3": [ 4 ],
            "O": [ 1310 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 291",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1311 ],
            "E": [ 1307 ],
            "Q": [ 1136 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1138 ],
            "I1": [ 1153 ],
            "I2": [ 1115 ],
            "I3": [ 4 ],
            "O": [ 1311 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 291",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1312 ],
            "E": [ 1307 ],
            "Q": [ 1139 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1141 ],
            "I1": [ 1154 ],
            "I2": [ 1115 ],
            "I3": [ 4 ],
            "O": [ 1312 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 291",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1313 ],
            "E": [ 1307 ],
            "Q": [ 1140 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1140 ],
            "O": [ 1313 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1122 ],
            "I1": [ 1143 ],
            "I2": [ 1115 ],
            "I3": [ 4 ],
            "O": [ 1306 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1314 ],
            "O": [ 1123 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1315 ],
            "O": [ 1128 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_1_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1316 ],
            "CO": [ 1317 ],
            "I0": [ "0" ],
            "I1": [ 1318 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_1_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1319 ],
            "CO": [ 1320 ],
            "I0": [ "0" ],
            "I1": [ 1315 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1120 ],
            "O": [ 1321 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1136 ],
            "O": [ 1318 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_1_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1139 ],
            "O": [ 1316 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1322 ],
            "CO": [ 1323 ],
            "I0": [ "0" ],
            "I1": [ 1314 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1320 ],
            "CO": [ 1322 ],
            "I0": [ "0" ],
            "I1": [ 1324 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1325 ],
            "CO": [ 1319 ],
            "I0": [ "1" ],
            "I1": [ 1326 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1317 ],
            "CO": [ 1325 ],
            "I0": [ "1" ],
            "I1": [ 1327 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1125 ],
            "O": [ 1324 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1130 ],
            "O": [ 1326 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1133 ],
            "O": [ 1327 ]
          }
        },
        "rgb_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1328 ],
            "Q": [ 16 ],
            "R": [ 1329 ]
          }
        },
        "rgb_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1330 ],
            "Q": [ 15 ],
            "R": [ 1329 ]
          }
        },
        "rgb_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 765 ],
            "I1": [ 1185 ],
            "I2": [ 1331 ],
            "I3": [ 555 ],
            "O": [ 1330 ]
          }
        },
        "rgb_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1332 ],
            "Q": [ 14 ],
            "R": [ 1329 ]
          }
        },
        "rgb_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1185 ],
            "I1": [ 765 ],
            "I2": [ 1333 ],
            "I3": [ 555 ],
            "O": [ 1332 ]
          }
        },
        "rgb_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1334 ],
            "Q": [ 13 ],
            "R": [ 1329 ]
          }
        },
        "rgb_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1185 ],
            "I1": [ 765 ],
            "I2": [ 1335 ],
            "I3": [ 555 ],
            "O": [ 1334 ]
          }
        },
        "rgb_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1336 ],
            "Q": [ 12 ],
            "R": [ 1329 ]
          }
        },
        "rgb_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 555 ],
            "I2": [ 1337 ],
            "I3": [ 1184 ],
            "O": [ 1336 ]
          }
        },
        "rgb_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1338 ],
            "Q": [ 11 ],
            "R": [ 1329 ]
          }
        },
        "rgb_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 555 ],
            "I2": [ 1339 ],
            "I3": [ 1184 ],
            "O": [ 1338 ]
          }
        },
        "rgb_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 765 ],
            "I1": [ 1185 ],
            "I2": [ 1340 ],
            "I3": [ 555 ],
            "O": [ 1328 ]
          }
        },
        "right_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 1341 ],
            "I2": [ 1115 ],
            "I3": [ 4 ],
            "O": [ 1342 ]
          }
        },
        "right_SB_LUT4_I0_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1343 ],
            "CO": [ 1341 ],
            "I0": [ 1120 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1344 ],
            "CO": [ 1343 ],
            "I0": [ 1123 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1345 ],
            "CO": [ 1344 ],
            "I0": [ 1125 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1346 ],
            "CO": [ 1345 ],
            "I0": [ 1128 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1347 ],
            "CO": [ 1346 ],
            "I0": [ 1130 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1348 ],
            "CO": [ 1347 ],
            "I0": [ 1133 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1349 ],
            "CO": [ 1348 ],
            "I0": [ 1136 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1140 ],
            "CO": [ 1349 ],
            "I0": [ 1139 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I0_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1323 ],
            "CO": [ 1115 ],
            "I0": [ "0" ],
            "I1": [ 1321 ]
          }
        },
        "right_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4 ],
            "I1": [ 5 ],
            "I2": [ 181 ],
            "I3": [ 1094 ],
            "O": [ 1350 ]
          }
        },
        "right_SB_LUT4_I1_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1094 ],
            "I2": [ 1351 ],
            "I3": [ 1352 ],
            "O": [ 1353 ]
          }
        },
        "right_SB_LUT4_I1_I3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 159 ],
            "I3": [ 178 ],
            "O": [ 194 ]
          }
        },
        "right_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 28 ],
            "I3": [ 29 ],
            "O": [ 1094 ]
          }
        },
        "right_SB_LUT4_I1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 1354 ],
            "I2": [ 1033 ],
            "I3": [ 31 ],
            "O": [ 1351 ]
          }
        },
        "right_SB_LUT4_I1_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1273 ],
            "I1": [ 1165 ],
            "I2": [ 40 ],
            "I3": [ 1270 ],
            "O": [ 1352 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1342 ],
            "I1": [ 1355 ],
            "I2": [ 1350 ],
            "I3": [ 1092 ],
            "O": [ 1307 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 23 ],
            "I1": [ 1355 ],
            "I2": [ 197 ],
            "I3": [ 1356 ],
            "O": [ 1357 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1358 ],
            "CO": [ 197 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1359 ],
            "CO": [ 1358 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1360 ],
            "CO": [ 1359 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1361 ],
            "CO": [ 1360 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 1361 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1362 ],
            "CO": [ 1356 ],
            "I0": [ 30 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1363 ],
            "CO": [ 1362 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1364 ],
            "CO": [ 1363 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1365 ],
            "CO": [ 1364 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1366 ],
            "CO": [ 1365 ],
            "I0": [ 22 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1367 ],
            "CO": [ 1366 ],
            "I0": [ 24 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1368 ],
            "CO": [ 1367 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1369 ],
            "CO": [ 1368 ],
            "I0": [ 26 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 28 ],
            "CO": [ 1369 ],
            "I0": [ 29 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1357 ],
            "I2": [ 1370 ],
            "I3": [ 1371 ],
            "O": [ 198 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1372 ],
            "I1": [ 1373 ],
            "I2": [ 1374 ],
            "I3": [ 1375 ],
            "O": [ 1370 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 205 ],
            "I2": [ 1376 ],
            "I3": [ 1377 ],
            "O": [ 1371 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1378 ],
            "I2": [ 1379 ],
            "I3": [ 115 ],
            "O": [ 205 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 24 ],
            "I1": [ 22 ],
            "I2": [ 34 ],
            "I3": [ 23 ],
            "O": [ 1378 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1380 ],
            "CO": [ 1379 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1381 ],
            "CO": [ 1380 ],
            "I0": [ "0" ],
            "I1": [ 70 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1382 ],
            "CO": [ 1381 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1383 ],
            "CO": [ 1382 ],
            "I0": [ "0" ],
            "I1": [ 74 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1384 ],
            "CO": [ 1383 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1385 ],
            "CO": [ 1384 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 126 ],
            "CO": [ 1385 ],
            "I0": [ "1" ],
            "I1": [ 127 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1376 ],
            "I3": [ 205 ],
            "O": [ 187 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 155 ],
            "I1": [ 1386 ],
            "I2": [ 1387 ],
            "I3": [ 205 ],
            "O": [ 203 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 188 ],
            "I2": [ 1377 ],
            "I3": [ 197 ],
            "O": [ 352 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1388 ],
            "CO": [ 1386 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1389 ],
            "CO": [ 1388 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1390 ],
            "CO": [ 1389 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1391 ],
            "CO": [ 1390 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1392 ],
            "CO": [ 1391 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1393 ],
            "CO": [ 1392 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1394 ],
            "CO": [ 1393 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 169 ],
            "CO": [ 1394 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 180 ],
            "I1": [ 155 ],
            "I2": [ 1386 ],
            "I3": [ 1387 ],
            "O": [ 185 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 306 ],
            "I1": [ 1395 ],
            "I2": [ 1396 ],
            "I3": [ 354 ],
            "O": [ 1397 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1398 ],
            "I1": [ 1399 ],
            "I2": [ 1400 ],
            "I3": [ 1401 ],
            "O": [ 1402 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 193 ],
            "I3": [ 204 ],
            "O": [ 1403 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1404 ],
            "CO": [ 1387 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1405 ],
            "CO": [ 1404 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1406 ],
            "CO": [ 1405 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1407 ],
            "CO": [ 1406 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1408 ],
            "CO": [ 1407 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1409 ],
            "CO": [ 1408 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1410 ],
            "CO": [ 1409 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 169 ],
            "CO": [ 1410 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1411 ],
            "I2": [ 1412 ],
            "I3": [ 1413 ],
            "O": [ 1376 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 96 ],
            "I2": [ 101 ],
            "I3": [ 41 ],
            "O": [ 1411 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1414 ],
            "CO": [ 1412 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1415 ],
            "CO": [ 1414 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1416 ],
            "CO": [ 1415 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1417 ],
            "CO": [ 1416 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1418 ],
            "CO": [ 1417 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1419 ],
            "CO": [ 1418 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 93 ],
            "CO": [ 1419 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1420 ],
            "CO": [ 1413 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1421 ],
            "CO": [ 1420 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1422 ],
            "CO": [ 1421 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1423 ],
            "CO": [ 1422 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 92 ],
            "CO": [ 1423 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1424 ],
            "CO": [ 1372 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1425 ],
            "CO": [ 1424 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1426 ],
            "CO": [ 1425 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1427 ],
            "CO": [ 1426 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1428 ],
            "CO": [ 1427 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1429 ],
            "CO": [ 1428 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1430 ],
            "CO": [ 1429 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1431 ],
            "CO": [ 1430 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 1431 ],
            "I0": [ "0" ],
            "I1": [ 169 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1271 ],
            "I1": [ 1432 ],
            "I2": [ 1164 ],
            "I3": [ 1433 ],
            "O": [ 1373 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1432 ],
            "I1": [ 1434 ],
            "I2": [ 1435 ],
            "I3": [ 1436 ],
            "O": [ 761 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1437 ],
            "CO": [ 1435 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1438 ],
            "CO": [ 1437 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1439 ],
            "CO": [ 1438 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1440 ],
            "CO": [ 1439 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1441 ],
            "CO": [ 1440 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1442 ],
            "CO": [ 1441 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1443 ],
            "CO": [ 1442 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 169 ],
            "CO": [ 1443 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1444 ],
            "CO": [ 1436 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1445 ],
            "CO": [ 1444 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1446 ],
            "CO": [ 1445 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1447 ],
            "CO": [ 1446 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1448 ],
            "CO": [ 1447 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1449 ],
            "CO": [ 1448 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1450 ],
            "CO": [ 1449 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1451 ],
            "CO": [ 1450 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 1451 ],
            "I0": [ "1" ],
            "I1": [ 169 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 987 ],
            "I1": [ 1452 ],
            "I2": [ 1453 ],
            "I3": [ 1454 ],
            "O": [ 762 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 844 ],
            "I1": [ 1452 ],
            "I2": [ 1455 ],
            "I3": [ 1456 ],
            "O": [ 764 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1457 ],
            "CO": [ 1455 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1458 ],
            "CO": [ 1457 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1459 ],
            "CO": [ 1458 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1460 ],
            "CO": [ 1459 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1461 ],
            "CO": [ 1460 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1462 ],
            "CO": [ 1461 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1463 ],
            "CO": [ 1462 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1464 ],
            "CO": [ 1463 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 1464 ],
            "I0": [ "1" ],
            "I1": [ 169 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1465 ],
            "I1": [ 1466 ],
            "I2": [ 1467 ],
            "I3": [ 1468 ],
            "O": [ 763 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1434 ],
            "I1": [ 41 ],
            "I2": [ 42 ],
            "I3": [ 104 ],
            "O": [ 1465 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1452 ],
            "I1": [ 883 ],
            "I2": [ 1469 ],
            "I3": [ 1470 ],
            "O": [ 1468 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1471 ],
            "CO": [ 1469 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1472 ],
            "CO": [ 1471 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1473 ],
            "CO": [ 1472 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1474 ],
            "CO": [ 1473 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1475 ],
            "CO": [ 1474 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1476 ],
            "CO": [ 1475 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1477 ],
            "CO": [ 1476 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 169 ],
            "CO": [ 1477 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1478 ],
            "CO": [ 1470 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1479 ],
            "CO": [ 1478 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1480 ],
            "CO": [ 1479 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1481 ],
            "CO": [ 1480 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1482 ],
            "CO": [ 1481 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1483 ],
            "CO": [ 1482 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1484 ],
            "CO": [ 1483 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1485 ],
            "CO": [ 1484 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 1485 ],
            "I0": [ "1" ],
            "I1": [ 169 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1486 ],
            "CO": [ 1466 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1487 ],
            "CO": [ 1486 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1488 ],
            "CO": [ 1487 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1489 ],
            "CO": [ 1488 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1490 ],
            "CO": [ 1489 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1491 ],
            "CO": [ 1490 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1492 ],
            "CO": [ 1491 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 169 ],
            "CO": [ 1492 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1493 ],
            "CO": [ 1467 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1494 ],
            "CO": [ 1493 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1495 ],
            "CO": [ 1494 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1496 ],
            "CO": [ 1495 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1497 ],
            "CO": [ 1496 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1498 ],
            "CO": [ 1497 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1499 ],
            "CO": [ 1498 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1500 ],
            "CO": [ 1499 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 1500 ],
            "I0": [ "1" ],
            "I1": [ 169 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1501 ],
            "CO": [ 1453 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1502 ],
            "CO": [ 1501 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1503 ],
            "CO": [ 1502 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1504 ],
            "CO": [ 1503 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1505 ],
            "CO": [ 1504 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1506 ],
            "CO": [ 1505 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1507 ],
            "CO": [ 1506 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 169 ],
            "CO": [ 1507 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1508 ],
            "CO": [ 1454 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1509 ],
            "CO": [ 1508 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1510 ],
            "CO": [ 1509 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1511 ],
            "CO": [ 1510 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1512 ],
            "CO": [ 1511 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1513 ],
            "CO": [ 1512 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1514 ],
            "CO": [ 1513 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1515 ],
            "CO": [ 1514 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 1515 ],
            "I0": [ "1" ],
            "I1": [ 169 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 45 ],
            "I2": [ 44 ],
            "I3": [ 104 ],
            "O": [ 1432 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1516 ],
            "CO": [ 1433 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1517 ],
            "CO": [ 1516 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1518 ],
            "CO": [ 1517 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1519 ],
            "CO": [ 1518 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1520 ],
            "CO": [ 1519 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1521 ],
            "CO": [ 1520 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1522 ],
            "CO": [ 1521 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1523 ],
            "CO": [ 1522 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 1523 ],
            "I0": [ "0" ],
            "I1": [ 169 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1524 ],
            "CO": [ 1374 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1525 ],
            "CO": [ 1524 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1526 ],
            "CO": [ 1525 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1527 ],
            "CO": [ 1526 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1528 ],
            "CO": [ 1527 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1529 ],
            "CO": [ 1528 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1530 ],
            "CO": [ 1529 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1531 ],
            "CO": [ 1530 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 1531 ],
            "I0": [ "0" ],
            "I1": [ 169 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1273 ],
            "I1": [ 98 ],
            "I2": [ 1532 ],
            "I3": [ 1533 ],
            "O": [ 1375 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 44 ],
            "I2": [ 42 ],
            "I3": [ 104 ],
            "O": [ 1532 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 1272 ],
            "I2": [ 102 ],
            "I3": [ 40 ],
            "O": [ 1434 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1534 ],
            "CO": [ 1533 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1535 ],
            "CO": [ 1534 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1536 ],
            "CO": [ 1535 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1537 ],
            "CO": [ 1536 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1538 ],
            "CO": [ 1537 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1539 ],
            "CO": [ 1538 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1540 ],
            "CO": [ 1539 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1541 ],
            "CO": [ 1540 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 1541 ],
            "I0": [ "0" ],
            "I1": [ 169 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 24 ],
            "I1": [ 22 ],
            "I2": [ 997 ],
            "I3": [ 35 ],
            "O": [ 1355 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 997 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 28 ],
            "I2": [ 35 ],
            "I3": [ 29 ],
            "O": [ 1542 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1542 ],
            "I1": [ 183 ],
            "I2": [ 1543 ],
            "I3": [ 1544 ],
            "O": [ 1159 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1545 ],
            "I2": [ 1546 ],
            "I3": [ 756 ],
            "O": [ 1544 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1547 ],
            "CO": [ 1545 ],
            "I0": [ 30 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1548 ],
            "CO": [ 1547 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1549 ],
            "CO": [ 1548 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1550 ],
            "CO": [ 1549 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1551 ],
            "CO": [ 1550 ],
            "I0": [ 22 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1552 ],
            "CO": [ 1551 ],
            "I0": [ 24 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 26 ],
            "CO": [ 1552 ],
            "I0": [ 27 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1553 ],
            "CO": [ 1546 ],
            "I0": [ 30 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1554 ],
            "CO": [ 1553 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1555 ],
            "CO": [ 1554 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1556 ],
            "CO": [ 1555 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1557 ],
            "CO": [ 1556 ],
            "I0": [ 22 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1558 ],
            "CO": [ 1557 ],
            "I0": [ 24 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1559 ],
            "CO": [ 1558 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 29 ],
            "CO": [ 1559 ],
            "I0": [ 26 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1560 ],
            "I1": [ 1561 ],
            "I2": [ 756 ],
            "I3": [ 755 ],
            "O": [ 1160 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1562 ],
            "I1": [ 555 ],
            "I2": [ 1563 ],
            "I3": [ 1564 ],
            "O": [ 1158 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1565 ],
            "CO": [ 1563 ],
            "I0": [ 30 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1566 ],
            "CO": [ 1565 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1567 ],
            "CO": [ 1566 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1568 ],
            "CO": [ 1567 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 24 ],
            "CO": [ 1568 ],
            "I0": [ 22 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1569 ],
            "CO": [ 1564 ],
            "I0": [ 30 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1570 ],
            "CO": [ 1569 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1571 ],
            "CO": [ 1570 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1572 ],
            "CO": [ 1571 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1573 ],
            "CO": [ 1572 ],
            "I0": [ 22 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1574 ],
            "CO": [ 1573 ],
            "I0": [ 24 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1575 ],
            "CO": [ 1574 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 29 ],
            "CO": [ 1575 ],
            "I0": [ 26 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1576 ],
            "CO": [ 1560 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1577 ],
            "CO": [ 1576 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1578 ],
            "CO": [ 1577 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1579 ],
            "CO": [ 1578 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1580 ],
            "CO": [ 1579 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1581 ],
            "CO": [ 1580 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1582 ],
            "CO": [ 1581 ],
            "I0": [ "1" ],
            "I1": [ 127 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1583 ],
            "CO": [ 1582 ],
            "I0": [ "1" ],
            "I1": [ 126 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 604 ],
            "CO": [ 1583 ],
            "I0": [ "1" ],
            "I1": [ 606 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1584 ],
            "CO": [ 1561 ],
            "I0": [ 30 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1585 ],
            "CO": [ 1584 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1586 ],
            "CO": [ 1585 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1587 ],
            "CO": [ 1586 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1588 ],
            "CO": [ 1587 ],
            "I0": [ 22 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 27 ],
            "CO": [ 1588 ],
            "I0": [ 24 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 27 ],
            "I1": [ 1589 ],
            "I2": [ 26 ],
            "I3": [ 1542 ],
            "O": [ 1562 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 31 ],
            "I1": [ 29 ],
            "I2": [ 28 ],
            "I3": [ 30 ],
            "O": [ 1590 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 33 ],
            "I2": [ 24 ],
            "I3": [ 22 ],
            "O": [ 1589 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 31 ],
            "I3": [ 30 ],
            "O": [ 35 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFE_E": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 291",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1119 ],
            "E": [ 1307 ],
            "Q": [ 1314 ]
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFE_E_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 291",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1116 ],
            "E": [ 1307 ],
            "Q": [ 1315 ]
          }
        },
        "start_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 544 ],
            "I2": [ 6 ],
            "I3": [ 555 ],
            "O": [ 371 ]
          }
        },
        "start_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6 ],
            "I3": [ 555 ],
            "O": [ 380 ]
          }
        },
        "start_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 544 ],
            "I3": [ 532 ],
            "O": [ 557 ]
          }
        },
        "start_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 555 ],
            "I1": [ 1591 ],
            "I2": [ 1092 ],
            "I3": [ 1543 ],
            "O": [ 532 ]
          }
        },
        "startdisplay_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "startvga 1711",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1592 ],
            "E": [ 1593 ],
            "Q": [ 1333 ],
            "S": [ 1353 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "startvga 1711",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1594 ],
            "E": [ 1593 ],
            "Q": [ 1335 ],
            "S": [ 1353 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 352 ],
            "I1": [ 1400 ],
            "I2": [ 190 ],
            "I3": [ 186 ],
            "O": [ 1594 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "startvga 1711",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1595 ],
            "E": [ 1593 ],
            "Q": [ 1337 ],
            "S": [ 1353 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1371 ],
            "I1": [ 191 ],
            "I2": [ 1596 ],
            "I3": [ 195 ],
            "O": [ 1595 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "startvga 1711",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 195 ],
            "E": [ 1593 ],
            "Q": [ 1339 ],
            "S": [ 1353 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 194 ],
            "I2": [ 1597 ],
            "I3": [ 1598 ],
            "O": [ 1596 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "startvga 1711",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1599 ],
            "E": [ 1593 ],
            "Q": [ 1340 ],
            "S": [ 1600 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1601 ],
            "I1": [ 354 ],
            "I2": [ 185 ],
            "I3": [ 1403 ],
            "O": [ 1599 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1602 ],
            "I1": [ 1603 ],
            "I2": [ 1604 ],
            "I3": [ 1396 ],
            "O": [ 1601 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 201 ],
            "I2": [ 199 ],
            "I3": [ 1605 ],
            "O": [ 1602 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1606 ],
            "I2": [ 1607 ],
            "I3": [ 1605 ],
            "O": [ 1603 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1608 ],
            "I1": [ 1609 ],
            "I2": [ 1610 ],
            "I3": [ 1611 ],
            "O": [ 1607 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1612 ],
            "I1": [ 1613 ],
            "I2": [ 1614 ],
            "I3": [ 1615 ],
            "O": [ 1606 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1616 ],
            "I2": [ 1617 ],
            "I3": [ 1618 ],
            "O": [ 1612 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1619 ],
            "I1": [ 1620 ],
            "I2": [ 1621 ],
            "I3": [ 1622 ],
            "O": [ 1618 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 211 ],
            "I1": [ 1623 ],
            "I2": [ 1624 ],
            "I3": [ 104 ],
            "O": [ 1617 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 1625 ],
            "I2": [ 1626 ],
            "I3": [ 106 ],
            "O": [ 1616 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1627 ],
            "CO": [ 1613 ],
            "I0": [ "0" ],
            "I1": [ 1628 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1629 ],
            "CO": [ 1628 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1630 ],
            "CO": [ 1631 ],
            "I0": [ 211 ],
            "I1": [ 1632 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1633 ],
            "CO": [ 1630 ],
            "I0": [ 212 ],
            "I1": [ 1634 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1635 ],
            "CO": [ 1636 ],
            "I0": [ "0" ],
            "I1": [ 1628 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1637 ],
            "CO": [ 1635 ],
            "I0": [ "0" ],
            "I1": [ 1628 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1638 ],
            "CO": [ 1637 ],
            "I0": [ "0" ],
            "I1": [ 1628 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1631 ],
            "CO": [ 1638 ],
            "I0": [ "0" ],
            "I1": [ 1639 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1640 ],
            "CO": [ 1633 ],
            "I0": [ 45 ],
            "I1": [ 1641 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1642 ],
            "CO": [ 1640 ],
            "I0": [ 44 ],
            "I1": [ 1643 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 744 ],
            "CO": [ 1642 ],
            "I0": [ 42 ],
            "I1": [ 1644 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1645 ],
            "CO": [ 1627 ],
            "I0": [ "0" ],
            "I1": [ 1628 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1646 ],
            "CO": [ 1645 ],
            "I0": [ "0" ],
            "I1": [ 1628 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1647 ],
            "CO": [ 1646 ],
            "I0": [ "0" ],
            "I1": [ 1628 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1648 ],
            "CO": [ 1647 ],
            "I0": [ "0" ],
            "I1": [ 1628 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1636 ],
            "CO": [ 1648 ],
            "I0": [ "0" ],
            "I1": [ 1628 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ "1" ],
            "I3": [ 1629 ],
            "O": [ 1639 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ "1" ],
            "I3": [ 1649 ],
            "O": [ 1632 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 32 ],
            "I2": [ "1" ],
            "I3": [ 1650 ],
            "O": [ 1634 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 33 ],
            "I2": [ "0" ],
            "I3": [ 1651 ],
            "O": [ 1641 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 22 ],
            "I2": [ "1" ],
            "I3": [ 1652 ],
            "O": [ 1643 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 24 ],
            "I2": [ "0" ],
            "I3": [ 27 ],
            "O": [ 1644 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1649 ],
            "CO": [ 1629 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1650 ],
            "CO": [ 1649 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1651 ],
            "CO": [ 1650 ],
            "I0": [ 33 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1652 ],
            "CO": [ 1651 ],
            "I0": [ 22 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 27 ],
            "CO": [ 1652 ],
            "I0": [ 24 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1653 ],
            "CO": [ 1614 ],
            "I0": [ "0" ],
            "I1": [ 1654 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1655 ],
            "CO": [ 1656 ],
            "I0": [ 211 ],
            "I1": [ 1657 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1658 ],
            "CO": [ 1655 ],
            "I0": [ 212 ],
            "I1": [ 1659 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1660 ],
            "CO": [ 1661 ],
            "I0": [ "0" ],
            "I1": [ 1654 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1662 ],
            "CO": [ 1660 ],
            "I0": [ "0" ],
            "I1": [ 1654 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1663 ],
            "CO": [ 1662 ],
            "I0": [ "0" ],
            "I1": [ 1654 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1664 ],
            "CO": [ 1663 ],
            "I0": [ "0" ],
            "I1": [ 1654 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1665 ],
            "CO": [ 1664 ],
            "I0": [ "0" ],
            "I1": [ 1654 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1666 ],
            "CO": [ 1665 ],
            "I0": [ "0" ],
            "I1": [ 1654 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1667 ],
            "CO": [ 1666 ],
            "I0": [ "0" ],
            "I1": [ 1654 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1656 ],
            "CO": [ 1667 ],
            "I0": [ "0" ],
            "I1": [ 1668 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1669 ],
            "CO": [ 1658 ],
            "I0": [ 45 ],
            "I1": [ 1670 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1671 ],
            "CO": [ 1669 ],
            "I0": [ 44 ],
            "I1": [ 1672 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1673 ],
            "CO": [ 1671 ],
            "I0": [ 42 ],
            "I1": [ 1674 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1675 ],
            "CO": [ 1673 ],
            "I0": [ 104 ],
            "I1": [ 1676 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1677 ],
            "CO": [ 1675 ],
            "I0": [ 106 ],
            "I1": [ 1678 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1679 ],
            "CO": [ 1677 ],
            "I0": [ 105 ],
            "I1": [ 1680 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 103 ],
            "CO": [ 1679 ],
            "I0": [ 102 ],
            "I1": [ 28 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1661 ],
            "CO": [ 1653 ],
            "I0": [ "0" ],
            "I1": [ 1654 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1681 ],
            "CO": [ 1654 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1682 ],
            "CO": [ 1681 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1683 ],
            "CO": [ 1682 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1684 ],
            "CO": [ 1683 ],
            "I0": [ 33 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1685 ],
            "CO": [ 1684 ],
            "I0": [ 22 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1686 ],
            "CO": [ 1685 ],
            "I0": [ 24 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1687 ],
            "CO": [ 1686 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1688 ],
            "CO": [ 1687 ],
            "I0": [ 26 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 28 ],
            "CO": [ 1688 ],
            "I0": [ 29 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1623 ],
            "O": [ 1657 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1689 ],
            "O": [ 1659 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1690 ],
            "O": [ 1670 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1691 ],
            "O": [ 1672 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1625 ],
            "O": [ 1674 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1624 ],
            "O": [ 1676 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1626 ],
            "O": [ 1678 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1692 ],
            "O": [ 1680 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1693 ],
            "O": [ 1668 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 658 ],
            "CO": [ 1615 ],
            "I0": [ "0" ],
            "I1": [ 639 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1619 ],
            "I1": [ 1694 ],
            "I2": [ 1695 ],
            "I3": [ 1696 ],
            "O": [ 1608 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 212 ],
            "I1": [ 1697 ],
            "I2": [ 211 ],
            "I3": [ 1698 ],
            "O": [ 1610 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 68 ],
            "I3": [ 1699 ],
            "O": [ 1700 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 70 ],
            "I3": [ 1701 ],
            "O": [ 1698 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 72 ],
            "I3": [ 1702 ],
            "O": [ 1697 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 74 ],
            "I3": [ 1703 ],
            "O": [ 1704 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 73 ],
            "I3": [ 1705 ],
            "O": [ 1706 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 127 ],
            "O": [ 1707 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1701 ],
            "CO": [ 1699 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1702 ],
            "CO": [ 1701 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1703 ],
            "CO": [ 1702 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1705 ],
            "CO": [ 1703 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 127 ],
            "CO": [ 1705 ],
            "I0": [ "0" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000110000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 105 ],
            "I1": [ 27 ],
            "I2": [ 104 ],
            "I3": [ 29 ],
            "O": [ 1609 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 212 ],
            "I1": [ 1689 ],
            "I2": [ 1692 ],
            "I3": [ 105 ],
            "O": [ 1622 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 44 ],
            "I1": [ 1691 ],
            "I2": [ 45 ],
            "I3": [ 1690 ],
            "O": [ 1621 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1693 ],
            "I2": [ 1654 ],
            "I3": [ 103 ],
            "O": [ 1620 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 102 ],
            "I3": [ 28 ],
            "O": [ 1619 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ "1" ],
            "I3": [ 1681 ],
            "O": [ 1693 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ "1" ],
            "I3": [ 1682 ],
            "O": [ 1623 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 32 ],
            "I2": [ "1" ],
            "I3": [ 1683 ],
            "O": [ 1689 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 33 ],
            "I2": [ "0" ],
            "I3": [ 1684 ],
            "O": [ 1690 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 22 ],
            "I2": [ "0" ],
            "I3": [ 1685 ],
            "O": [ 1691 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 24 ],
            "I2": [ "1" ],
            "I3": [ 1686 ],
            "O": [ 1625 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 27 ],
            "I2": [ "1" ],
            "I3": [ 1687 ],
            "O": [ 1624 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 26 ],
            "I2": [ "0" ],
            "I3": [ 1688 ],
            "O": [ 1626 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 29 ],
            "I2": [ "0" ],
            "I3": [ 28 ],
            "O": [ 1692 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 1704 ],
            "I2": [ 106 ],
            "I3": [ 26 ],
            "O": [ 1694 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 1707 ],
            "I2": [ 44 ],
            "I3": [ 1706 ],
            "O": [ 1695 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 103 ],
            "I2": [ 1700 ],
            "I3": [ 1708 ],
            "O": [ 1696 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1709 ],
            "CO": [ 1611 ],
            "I0": [ "0" ],
            "I1": [ 1708 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1699 ],
            "CO": [ 1708 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1710 ],
            "CO": [ 1711 ],
            "I0": [ "0" ],
            "I1": [ 1712 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1713 ],
            "CO": [ 1710 ],
            "I0": [ 211 ],
            "I1": [ 1714 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1715 ],
            "CO": [ 1716 ],
            "I0": [ "0" ],
            "I1": [ 1708 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1717 ],
            "CO": [ 1715 ],
            "I0": [ "0" ],
            "I1": [ 1708 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1718 ],
            "CO": [ 1717 ],
            "I0": [ "0" ],
            "I1": [ 1708 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1711 ],
            "CO": [ 1718 ],
            "I0": [ "0" ],
            "I1": [ 1708 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1719 ],
            "CO": [ 1713 ],
            "I0": [ 212 ],
            "I1": [ 1720 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1721 ],
            "CO": [ 1719 ],
            "I0": [ 45 ],
            "I1": [ 1722 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1723 ],
            "CO": [ 1721 ],
            "I0": [ 44 ],
            "I1": [ 1724 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1725 ],
            "CO": [ 1723 ],
            "I0": [ 42 ],
            "I1": [ 1726 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1727 ],
            "CO": [ 1709 ],
            "I0": [ "0" ],
            "I1": [ 1708 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1728 ],
            "CO": [ 1727 ],
            "I0": [ "0" ],
            "I1": [ 1708 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1729 ],
            "CO": [ 1728 ],
            "I0": [ "0" ],
            "I1": [ 1708 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1716 ],
            "CO": [ 1729 ],
            "I0": [ "0" ],
            "I1": [ 1708 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1730 ],
            "CO": [ 1725 ],
            "I0": [ 104 ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1731 ],
            "CO": [ 1730 ],
            "I0": [ 106 ],
            "I1": [ 26 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1732 ],
            "CO": [ 1731 ],
            "I0": [ 105 ],
            "I1": [ 29 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1732 ],
            "I0": [ 102 ],
            "I1": [ 28 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1698 ],
            "O": [ 1714 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1697 ],
            "O": [ 1720 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1704 ],
            "O": [ 1722 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1706 ],
            "O": [ 1724 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1707 ],
            "O": [ 1726 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1700 ],
            "O": [ 1712 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1733 ],
            "CO": [ 1605 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1734 ],
            "CO": [ 1733 ],
            "I0": [ "0" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1735 ],
            "CO": [ 1734 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1736 ],
            "CO": [ 1735 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1737 ],
            "CO": [ 1736 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1738 ],
            "CO": [ 1737 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1739 ],
            "CO": [ 1738 ],
            "I0": [ "0" ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 606 ],
            "CO": [ 1739 ],
            "I0": [ "1" ],
            "I1": [ 126 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1605 ],
            "I3": [ 1740 ],
            "O": [ 184 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1741 ],
            "CO": [ 1740 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1742 ],
            "CO": [ 1741 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1743 ],
            "CO": [ 1742 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1744 ],
            "CO": [ 1743 ],
            "I0": [ "0" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1745 ],
            "CO": [ 1744 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1746 ],
            "CO": [ 1745 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1747 ],
            "CO": [ 1746 ],
            "I0": [ "1" ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 606 ],
            "CO": [ 1747 ],
            "I0": [ "1" ],
            "I1": [ 126 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 26 ],
            "I3": [ 27 ],
            "O": [ 181 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 33 ],
            "I2": [ 22 ],
            "I3": [ 24 ],
            "O": [ 183 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 29 ],
            "I2": [ 28 ],
            "I3": [ 31 ],
            "O": [ 182 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1604 ],
            "I3": [ 353 ],
            "O": [ 1748 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1749 ],
            "CO": [ 353 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1750 ],
            "CO": [ 1749 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1751 ],
            "CO": [ 1750 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1752 ],
            "CO": [ 1751 ],
            "I0": [ "0" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1753 ],
            "CO": [ 1752 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1754 ],
            "CO": [ 1753 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1755 ],
            "CO": [ 1754 ],
            "I0": [ "1" ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 606 ],
            "CO": [ 1755 ],
            "I0": [ "1" ],
            "I1": [ 126 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1748 ],
            "I3": [ 1605 ],
            "O": [ 202 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 114 ],
            "I1": [ 109 ],
            "I2": [ 150 ],
            "I3": [ 118 ],
            "O": [ 201 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1756 ],
            "I1": [ 1757 ],
            "I2": [ 1758 ],
            "I3": [ 1759 ],
            "O": [ 200 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1760 ],
            "CO": [ 1757 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1761 ],
            "CO": [ 1760 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1762 ],
            "CO": [ 1761 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1763 ],
            "CO": [ 1762 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1764 ],
            "CO": [ 1763 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1765 ],
            "CO": [ 1764 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1766 ],
            "CO": [ 1765 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 169 ],
            "CO": [ 1766 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1767 ],
            "CO": [ 1758 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1768 ],
            "CO": [ 1767 ],
            "I0": [ "0" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1769 ],
            "CO": [ 1768 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1770 ],
            "CO": [ 1769 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1771 ],
            "CO": [ 1770 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1772 ],
            "CO": [ 1771 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 126 ],
            "CO": [ 1772 ],
            "I0": [ "0" ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1773 ],
            "I1": [ 1375 ],
            "I2": [ 1774 ],
            "I3": [ 115 ],
            "O": [ 199 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1775 ],
            "CO": [ 1773 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1776 ],
            "CO": [ 1775 ],
            "I0": [ "0" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1777 ],
            "CO": [ 1776 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1778 ],
            "CO": [ 1777 ],
            "I0": [ "0" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1779 ],
            "CO": [ 1778 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1780 ],
            "CO": [ 1779 ],
            "I0": [ "0" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1781 ],
            "CO": [ 1780 ],
            "I0": [ "0" ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 606 ],
            "CO": [ 1781 ],
            "I0": [ "1" ],
            "I1": [ 126 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1782 ],
            "CO": [ 1774 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1783 ],
            "CO": [ 1782 ],
            "I0": [ "0" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1784 ],
            "CO": [ 1783 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1785 ],
            "CO": [ 1784 ],
            "I0": [ "0" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1786 ],
            "CO": [ 1785 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1787 ],
            "CO": [ 1786 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1788 ],
            "CO": [ 1787 ],
            "I0": [ "0" ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 606 ],
            "CO": [ 1788 ],
            "I0": [ "0" ],
            "I1": [ 126 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 1774 ],
            "O": [ 1759 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1353 ],
            "I1": [ 202 ],
            "I2": [ 1759 ],
            "I3": [ 1789 ],
            "O": [ 1790 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1791 ],
            "CO": [ 1789 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1792 ],
            "CO": [ 1791 ],
            "I0": [ "0" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1793 ],
            "CO": [ 1792 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 73 ],
            "CO": [ 1793 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1794 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1756 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1797 ],
            "I2": [ 1798 ],
            "I3": [ 1799 ],
            "O": [ 1796 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1800 ],
            "I1": [ 181 ],
            "I2": [ 1033 ],
            "I3": [ 1801 ],
            "O": [ 1795 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 1166 ],
            "I2": [ 44 ],
            "I3": [ 1164 ],
            "O": [ 1794 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1802 ],
            "CO": [ 1797 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1803 ],
            "CO": [ 1802 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1804 ],
            "CO": [ 1803 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1805 ],
            "CO": [ 1804 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1806 ],
            "CO": [ 1805 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1807 ],
            "CO": [ 1806 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1808 ],
            "CO": [ 1807 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 169 ],
            "CO": [ 1808 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1809 ],
            "CO": [ 1798 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1810 ],
            "CO": [ 1809 ],
            "I0": [ "0" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1811 ],
            "CO": [ 1810 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1812 ],
            "CO": [ 1811 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1813 ],
            "CO": [ 1812 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1814 ],
            "CO": [ 1813 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1815 ],
            "CO": [ 1814 ],
            "I0": [ "1" ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 606 ],
            "CO": [ 1815 ],
            "I0": [ "1" ],
            "I1": [ 126 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1816 ],
            "CO": [ 1799 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1817 ],
            "CO": [ 1816 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1818 ],
            "CO": [ 1817 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1819 ],
            "CO": [ 1818 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1820 ],
            "CO": [ 1819 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 94 ],
            "CO": [ 1820 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1606 ],
            "I1": [ 1607 ],
            "I2": [ 1605 ],
            "I3": [ 1748 ],
            "O": [ 1399 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 201 ],
            "I2": [ 200 ],
            "I3": [ 202 ],
            "O": [ 1398 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1821 ],
            "I1": [ 1372 ],
            "I2": [ 1597 ],
            "I3": [ 353 ],
            "O": [ 1400 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1822 ],
            "I1": [ 1823 ],
            "I2": [ 1824 ],
            "I3": [ 1825 ],
            "O": [ 1821 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 22 ],
            "I2": [ 24 ],
            "I3": [ 31 ],
            "O": [ 1822 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 26 ],
            "I1": [ 1826 ],
            "I2": [ 1827 ],
            "I3": [ 27 ],
            "O": [ 1823 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1826 ],
            "I1": [ 404 ],
            "I2": [ 26 ],
            "I3": [ 1828 ],
            "O": [ 375 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 379 ],
            "I2": [ "1" ],
            "I3": [ 1829 ],
            "O": [ 1830 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 410 ],
            "I2": [ "1" ],
            "I3": [ 1831 ],
            "O": [ 1832 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 382 ],
            "I2": [ "1" ],
            "I3": [ 1833 ],
            "O": [ 1834 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 412 ],
            "I2": [ "1" ],
            "I3": [ 1835 ],
            "O": [ 1836 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 388 ],
            "I2": [ "1" ],
            "I3": [ 1837 ],
            "O": [ 1838 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 392 ],
            "I2": [ "1" ],
            "I3": [ 1839 ],
            "O": [ 1840 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 396 ],
            "I2": [ "1" ],
            "I3": [ 1841 ],
            "O": [ 1842 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 400 ],
            "I2": [ "0" ],
            "I3": [ 404 ],
            "O": [ 1828 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1831 ],
            "CO": [ 1829 ],
            "I0": [ 410 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1833 ],
            "CO": [ 1831 ],
            "I0": [ 382 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1835 ],
            "CO": [ 1833 ],
            "I0": [ 412 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1837 ],
            "CO": [ 1835 ],
            "I0": [ 388 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1839 ],
            "CO": [ 1837 ],
            "I0": [ 392 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1841 ],
            "CO": [ 1839 ],
            "I0": [ 396 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 404 ],
            "CO": [ 1841 ],
            "I0": [ 400 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1843 ],
            "I2": [ 1844 ],
            "I3": [ 1845 ],
            "O": [ 373 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 1846 ],
            "I2": [ 1847 ],
            "I3": [ 1848 ],
            "O": [ 376 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1849 ],
            "I1": [ 1850 ],
            "I2": [ 1851 ],
            "I3": [ 1852 ],
            "O": [ 1846 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 1853 ],
            "I2": [ 1854 ],
            "I3": [ 104 ],
            "O": [ 1847 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 444 ],
            "I2": [ "1" ],
            "I3": [ 1855 ],
            "O": [ 1856 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 446 ],
            "I2": [ "1" ],
            "I3": [ 1857 ],
            "O": [ 1858 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 464 ],
            "I2": [ "1" ],
            "I3": [ 1859 ],
            "O": [ 1853 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 467 ],
            "I2": [ "1" ],
            "I3": [ 1860 ],
            "O": [ 1861 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 470 ],
            "I2": [ "1" ],
            "I3": [ 1862 ],
            "O": [ 1863 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 473 ],
            "I2": [ "1" ],
            "I3": [ 1864 ],
            "O": [ 1854 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 451 ],
            "I2": [ "1" ],
            "I3": [ 1865 ],
            "O": [ 1866 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 455 ],
            "I2": [ "0" ],
            "I3": [ 459 ],
            "O": [ 1867 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1857 ],
            "CO": [ 1855 ],
            "I0": [ 446 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1859 ],
            "CO": [ 1857 ],
            "I0": [ 464 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1860 ],
            "CO": [ 1859 ],
            "I0": [ 467 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1862 ],
            "CO": [ 1860 ],
            "I0": [ 470 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1864 ],
            "CO": [ 1862 ],
            "I0": [ 473 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1865 ],
            "CO": [ 1864 ],
            "I0": [ 451 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 459 ],
            "CO": [ 1865 ],
            "I0": [ 455 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1868 ],
            "I1": [ 1869 ],
            "I2": [ 1870 ],
            "I3": [ 1871 ],
            "O": [ 1848 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1872 ],
            "CO": [ 1868 ],
            "I0": [ 211 ],
            "I1": [ 1873 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1874 ],
            "CO": [ 1872 ],
            "I0": [ 212 ],
            "I1": [ 1875 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1876 ],
            "CO": [ 1874 ],
            "I0": [ 45 ],
            "I1": [ 1877 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1878 ],
            "CO": [ 1876 ],
            "I0": [ 44 ],
            "I1": [ 1879 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1880 ],
            "CO": [ 1878 ],
            "I0": [ 42 ],
            "I1": [ 1881 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1882 ],
            "CO": [ 1880 ],
            "I0": [ 104 ],
            "I1": [ 1883 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1884 ],
            "CO": [ 1882 ],
            "I0": [ 106 ],
            "I1": [ 1885 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1886 ],
            "CO": [ 1884 ],
            "I0": [ 105 ],
            "I1": [ 455 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 103 ],
            "CO": [ 1886 ],
            "I0": [ 102 ],
            "I1": [ 526 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 444 ],
            "I3": [ 1887 ],
            "O": [ 1873 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 446 ],
            "I3": [ 1888 ],
            "O": [ 1875 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 464 ],
            "I3": [ 1889 ],
            "O": [ 1877 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 467 ],
            "I3": [ 1890 ],
            "O": [ 1879 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 470 ],
            "I3": [ 1891 ],
            "O": [ 1881 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 473 ],
            "I3": [ 1892 ],
            "O": [ 1883 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 451 ],
            "I3": [ 455 ],
            "O": [ 1885 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 459 ],
            "O": [ 526 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1888 ],
            "CO": [ 1887 ],
            "I0": [ "0" ],
            "I1": [ 446 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1889 ],
            "CO": [ 1888 ],
            "I0": [ "0" ],
            "I1": [ 464 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1890 ],
            "CO": [ 1889 ],
            "I0": [ "0" ],
            "I1": [ 467 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1891 ],
            "CO": [ 1890 ],
            "I0": [ "0" ],
            "I1": [ 470 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1892 ],
            "CO": [ 1891 ],
            "I0": [ "0" ],
            "I1": [ 473 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 455 ],
            "CO": [ 1892 ],
            "I0": [ "0" ],
            "I1": [ 451 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1893 ],
            "CO": [ 1869 ],
            "I0": [ 30 ],
            "I1": [ 421 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1894 ],
            "CO": [ 1893 ],
            "I0": [ 31 ],
            "I1": [ 423 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1895 ],
            "CO": [ 1894 ],
            "I0": [ 32 ],
            "I1": [ 425 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1896 ],
            "CO": [ 1895 ],
            "I0": [ 33 ],
            "I1": [ 427 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1897 ],
            "CO": [ 1896 ],
            "I0": [ 22 ],
            "I1": [ 429 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1898 ],
            "CO": [ 1897 ],
            "I0": [ 24 ],
            "I1": [ 431 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1899 ],
            "CO": [ 1898 ],
            "I0": [ 27 ],
            "I1": [ 432 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1900 ],
            "CO": [ 1899 ],
            "I0": [ 26 ],
            "I1": [ 400 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 28 ],
            "CO": [ 1900 ],
            "I0": [ 29 ],
            "I1": [ 417 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1901 ],
            "CO": [ 1870 ],
            "I0": [ 30 ],
            "I1": [ 1902 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1903 ],
            "CO": [ 1901 ],
            "I0": [ 31 ],
            "I1": [ 1904 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1905 ],
            "CO": [ 1903 ],
            "I0": [ 32 ],
            "I1": [ 1906 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1907 ],
            "CO": [ 1905 ],
            "I0": [ 33 ],
            "I1": [ 1908 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1909 ],
            "CO": [ 1907 ],
            "I0": [ 22 ],
            "I1": [ 1910 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1911 ],
            "CO": [ 1909 ],
            "I0": [ 24 ],
            "I1": [ 1912 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1913 ],
            "CO": [ 1911 ],
            "I0": [ 27 ],
            "I1": [ 1914 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1915 ],
            "CO": [ 1913 ],
            "I0": [ 26 ],
            "I1": [ 1916 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 28 ],
            "CO": [ 1915 ],
            "I0": [ 29 ],
            "I1": [ 404 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1830 ],
            "O": [ 1902 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1832 ],
            "O": [ 1904 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1834 ],
            "O": [ 1906 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1836 ],
            "O": [ 1908 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1838 ],
            "O": [ 1910 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1840 ],
            "O": [ 1912 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1842 ],
            "O": [ 1914 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1828 ],
            "O": [ 1916 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1917 ],
            "CO": [ 1871 ],
            "I0": [ 211 ],
            "I1": [ 1918 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1919 ],
            "CO": [ 1917 ],
            "I0": [ 212 ],
            "I1": [ 1920 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1921 ],
            "CO": [ 1919 ],
            "I0": [ 45 ],
            "I1": [ 1922 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1923 ],
            "CO": [ 1921 ],
            "I0": [ 44 ],
            "I1": [ 1924 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1925 ],
            "CO": [ 1923 ],
            "I0": [ 42 ],
            "I1": [ 1926 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1927 ],
            "CO": [ 1925 ],
            "I0": [ 104 ],
            "I1": [ 1928 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1929 ],
            "CO": [ 1927 ],
            "I0": [ 106 ],
            "I1": [ 1930 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1931 ],
            "CO": [ 1929 ],
            "I0": [ 105 ],
            "I1": [ 1932 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 103 ],
            "CO": [ 1931 ],
            "I0": [ 102 ],
            "I1": [ 459 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1856 ],
            "O": [ 1918 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1858 ],
            "O": [ 1920 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1853 ],
            "O": [ 1922 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1861 ],
            "O": [ 1924 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1863 ],
            "O": [ 1926 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1854 ],
            "O": [ 1928 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1866 ],
            "O": [ 1930 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1867 ],
            "O": [ 1932 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1863 ],
            "I1": [ 42 ],
            "I2": [ 44 ],
            "I3": [ 1861 ],
            "O": [ 1852 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 212 ],
            "I1": [ 1858 ],
            "I2": [ 1867 ],
            "I3": [ 105 ],
            "O": [ 1851 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000110000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 211 ],
            "I2": [ 1856 ],
            "I3": [ 459 ],
            "O": [ 1850 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 1863 ],
            "I2": [ 106 ],
            "I3": [ 1866 ],
            "O": [ 1849 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1800 ],
            "I1": [ 404 ],
            "I2": [ 24 ],
            "I3": [ 1840 ],
            "O": [ 374 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 24 ],
            "I3": [ 22 ],
            "O": [ 1801 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 29 ],
            "I3": [ 28 ],
            "O": [ 1800 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1838 ],
            "I2": [ 1842 ],
            "I3": [ 27 ],
            "O": [ 1845 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 1834 ],
            "I2": [ 1836 ],
            "I3": [ 33 ],
            "O": [ 1844 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 1830 ],
            "I2": [ 1832 ],
            "I3": [ 31 ],
            "O": [ 1843 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1933 ],
            "I2": [ 183 ],
            "I3": [ 1826 ],
            "O": [ 65 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 181 ],
            "I2": [ 30 ],
            "I3": [ 31 ],
            "O": [ 1933 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 104 ],
            "I2": [ 1272 ],
            "I3": [ 1934 ],
            "O": [ 363 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 212 ],
            "I2": [ 1271 ],
            "I3": [ 1935 ],
            "O": [ 1934 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 42 ],
            "I2": [ 44 ],
            "I3": [ 211 ],
            "O": [ 1935 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 28 ],
            "I3": [ 29 ],
            "O": [ 1826 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1936 ],
            "CO": [ 1824 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1937 ],
            "CO": [ 1936 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1938 ],
            "CO": [ 1937 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1939 ],
            "CO": [ 1938 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1940 ],
            "CO": [ 1939 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1941 ],
            "CO": [ 1940 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1942 ],
            "CO": [ 1941 ],
            "I0": [ "0" ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 606 ],
            "CO": [ 1942 ],
            "I0": [ "0" ],
            "I1": [ 126 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1943 ],
            "CO": [ 1825 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1944 ],
            "CO": [ 1943 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1945 ],
            "CO": [ 1944 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1946 ],
            "CO": [ 1945 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1947 ],
            "CO": [ 1946 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1948 ],
            "CO": [ 1947 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 126 ],
            "CO": [ 1948 ],
            "I0": [ "1" ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 353 ],
            "I2": [ 1372 ],
            "I3": [ 197 ],
            "O": [ 1598 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1949 ],
            "I3": [ 1950 ],
            "O": [ 1597 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1951 ],
            "CO": [ 1949 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1952 ],
            "CO": [ 1951 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1953 ],
            "CO": [ 1952 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1954 ],
            "CO": [ 1953 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1955 ],
            "CO": [ 1954 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 127 ],
            "CO": [ 1955 ],
            "I0": [ "0" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 27 ],
            "I1": [ 26 ],
            "I2": [ 1591 ],
            "I3": [ 1956 ],
            "O": [ 1950 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1957 ],
            "CO": [ 1956 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1958 ],
            "CO": [ 1957 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1959 ],
            "CO": [ 1958 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1960 ],
            "CO": [ 1959 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1961 ],
            "CO": [ 1960 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1962 ],
            "CO": [ 1961 ],
            "I0": [ "0" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1963 ],
            "CO": [ 1962 ],
            "I0": [ "0" ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 606 ],
            "CO": [ 1963 ],
            "I0": [ "1" ],
            "I1": [ 126 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 203 ],
            "I2": [ 187 ],
            "I3": [ 352 ],
            "O": [ 1401 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1964 ],
            "I2": [ 1965 ],
            "I3": [ 1966 ],
            "O": [ 1604 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1967 ],
            "CO": [ 1964 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1968 ],
            "CO": [ 1967 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1969 ],
            "CO": [ 1968 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1970 ],
            "CO": [ 1969 ],
            "I0": [ "0" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1971 ],
            "CO": [ 1970 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1972 ],
            "CO": [ 1971 ],
            "I0": [ "0" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 126 ],
            "CO": [ 1972 ],
            "I0": [ "1" ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1964 ],
            "I2": [ 1973 ],
            "I3": [ 1974 ],
            "O": [ 1395 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1975 ],
            "CO": [ 1973 ],
            "I0": [ "0" ],
            "I1": [ 1976 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1977 ],
            "CO": [ 1978 ],
            "I0": [ "0" ],
            "I1": [ 1979 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1980 ],
            "CO": [ 1977 ],
            "I0": [ "0" ],
            "I1": [ 1981 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1982 ],
            "CO": [ 1983 ],
            "I0": [ "0" ],
            "I1": [ 1976 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1984 ],
            "CO": [ 1982 ],
            "I0": [ "0" ],
            "I1": [ 1976 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1985 ],
            "CO": [ 1984 ],
            "I0": [ "0" ],
            "I1": [ 1976 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1986 ],
            "CO": [ 1985 ],
            "I0": [ "0" ],
            "I1": [ 1976 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1987 ],
            "CO": [ 1986 ],
            "I0": [ "0" ],
            "I1": [ 1976 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1978 ],
            "CO": [ 1987 ],
            "I0": [ "0" ],
            "I1": [ 1976 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1988 ],
            "I0": [ 105 ],
            "I1": [ 28 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1989 ],
            "CO": [ 1980 ],
            "I0": [ 211 ],
            "I1": [ 1990 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1991 ],
            "CO": [ 1989 ],
            "I0": [ 212 ],
            "I1": [ 1992 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1993 ],
            "CO": [ 1991 ],
            "I0": [ 45 ],
            "I1": [ 1994 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1995 ],
            "CO": [ 1993 ],
            "I0": [ 44 ],
            "I1": [ 1996 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1997 ],
            "CO": [ 1995 ],
            "I0": [ 42 ],
            "I1": [ 1998 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1999 ],
            "CO": [ 1997 ],
            "I0": [ 104 ],
            "I1": [ 2000 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1988 ],
            "CO": [ 1999 ],
            "I0": [ 106 ],
            "I1": [ 2001 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1983 ],
            "CO": [ 1975 ],
            "I0": [ "0" ],
            "I1": [ 1976 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2002 ],
            "CO": [ 1976 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ "1" ],
            "I3": [ 2002 ],
            "O": [ 1979 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ "0" ],
            "I3": [ 2003 ],
            "O": [ 1981 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 32 ],
            "I2": [ "1" ],
            "I3": [ 2004 ],
            "O": [ 1990 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 33 ],
            "I2": [ "0" ],
            "I3": [ 2005 ],
            "O": [ 1992 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 22 ],
            "I2": [ "0" ],
            "I3": [ 2006 ],
            "O": [ 1994 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 24 ],
            "I2": [ "1" ],
            "I3": [ 2007 ],
            "O": [ 1996 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 27 ],
            "I2": [ "1" ],
            "I3": [ 2008 ],
            "O": [ 1998 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 26 ],
            "I2": [ "1" ],
            "I3": [ 2009 ],
            "O": [ 2000 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 29 ],
            "I2": [ "0" ],
            "I3": [ 28 ],
            "O": [ 2001 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2003 ],
            "CO": [ 2002 ],
            "I0": [ 31 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2004 ],
            "CO": [ 2003 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2005 ],
            "CO": [ 2004 ],
            "I0": [ 33 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2006 ],
            "CO": [ 2005 ],
            "I0": [ 22 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2007 ],
            "CO": [ 2006 ],
            "I0": [ 24 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2008 ],
            "CO": [ 2007 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2009 ],
            "CO": [ 2008 ],
            "I0": [ 26 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 28 ],
            "CO": [ 2009 ],
            "I0": [ 29 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2010 ],
            "CO": [ 1974 ],
            "I0": [ "0" ],
            "I1": [ 2011 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2012 ],
            "CO": [ 2011 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2013 ],
            "CO": [ 2014 ],
            "I0": [ "0" ],
            "I1": [ 2015 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2016 ],
            "CO": [ 2013 ],
            "I0": [ "0" ],
            "I1": [ 2017 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2018 ],
            "CO": [ 2019 ],
            "I0": [ "0" ],
            "I1": [ 2011 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2014 ],
            "CO": [ 2018 ],
            "I0": [ "0" ],
            "I1": [ 2011 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2020 ],
            "CO": [ 2016 ],
            "I0": [ 211 ],
            "I1": [ 2021 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2022 ],
            "CO": [ 2020 ],
            "I0": [ 212 ],
            "I1": [ 2023 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2024 ],
            "CO": [ 2022 ],
            "I0": [ 45 ],
            "I1": [ 2025 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2026 ],
            "CO": [ 2010 ],
            "I0": [ "0" ],
            "I1": [ 2011 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2027 ],
            "CO": [ 2026 ],
            "I0": [ "0" ],
            "I1": [ 2011 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2028 ],
            "CO": [ 2027 ],
            "I0": [ "0" ],
            "I1": [ 2011 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2029 ],
            "CO": [ 2028 ],
            "I0": [ "0" ],
            "I1": [ 2011 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2019 ],
            "CO": [ 2029 ],
            "I0": [ "0" ],
            "I1": [ 2011 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2030 ],
            "CO": [ 2024 ],
            "I0": [ 44 ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2031 ],
            "CO": [ 2030 ],
            "I0": [ 42 ],
            "I1": [ 27 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2032 ],
            "CO": [ 2031 ],
            "I0": [ 104 ],
            "I1": [ 26 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2033 ],
            "CO": [ 2032 ],
            "I0": [ 106 ],
            "I1": [ 29 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 2033 ],
            "I0": [ 105 ],
            "I1": [ 28 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 68 ],
            "I3": [ 2012 ],
            "O": [ 2015 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 70 ],
            "I3": [ 2034 ],
            "O": [ 2017 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 72 ],
            "I3": [ 2035 ],
            "O": [ 2021 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 74 ],
            "I3": [ 2036 ],
            "O": [ 2023 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 73 ],
            "I3": [ 125 ],
            "O": [ 2025 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2034 ],
            "CO": [ 2012 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2035 ],
            "CO": [ 2034 ],
            "I0": [ "1" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2036 ],
            "CO": [ 2035 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 2036 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2037 ],
            "CO": [ 1965 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2038 ],
            "CO": [ 2037 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2039 ],
            "CO": [ 2038 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2040 ],
            "CO": [ 2039 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2041 ],
            "CO": [ 2040 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2042 ],
            "CO": [ 2041 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2043 ],
            "CO": [ 2042 ],
            "I0": [ "1" ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 606 ],
            "CO": [ 2043 ],
            "I0": [ "0" ],
            "I1": [ 126 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2044 ],
            "I1": [ 1375 ],
            "I2": [ 1965 ],
            "I3": [ 1964 ],
            "O": [ 1396 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2045 ],
            "I1": [ 2046 ],
            "I2": [ 1372 ],
            "I3": [ 2047 ],
            "O": [ 2044 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2048 ],
            "CO": [ 2045 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2049 ],
            "CO": [ 2048 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2050 ],
            "CO": [ 2049 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2051 ],
            "CO": [ 2050 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2052 ],
            "CO": [ 2051 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2053 ],
            "CO": [ 2052 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2054 ],
            "CO": [ 2053 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2055 ],
            "CO": [ 2054 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 2055 ],
            "I0": [ "1" ],
            "I1": [ 169 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2056 ],
            "CO": [ 2046 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2057 ],
            "CO": [ 2056 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2058 ],
            "CO": [ 2057 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2059 ],
            "CO": [ 2058 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2060 ],
            "CO": [ 2059 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2061 ],
            "CO": [ 2060 ],
            "I0": [ "1" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2062 ],
            "CO": [ 2061 ],
            "I0": [ "1" ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2063 ],
            "CO": [ 2062 ],
            "I0": [ "1" ],
            "I1": [ 126 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 604 ],
            "CO": [ 2063 ],
            "I0": [ "0" ],
            "I1": [ 606 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2064 ],
            "CO": [ 2047 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2065 ],
            "CO": [ 2064 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2066 ],
            "CO": [ 2065 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2067 ],
            "CO": [ 2066 ],
            "I0": [ "1" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2068 ],
            "CO": [ 2067 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2069 ],
            "CO": [ 2068 ],
            "I0": [ "0" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2070 ],
            "CO": [ 2069 ],
            "I0": [ "1" ],
            "I1": [ 127 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 606 ],
            "CO": [ 2070 ],
            "I0": [ "1" ],
            "I1": [ 126 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2071 ],
            "CO": [ 1966 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2072 ],
            "CO": [ 2071 ],
            "I0": [ "1" ],
            "I1": [ 70 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2073 ],
            "CO": [ 2072 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2074 ],
            "CO": [ 2073 ],
            "I0": [ "0" ],
            "I1": [ 74 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2075 ],
            "CO": [ 2074 ],
            "I0": [ "1" ],
            "I1": [ 73 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 127 ],
            "CO": [ 2075 ],
            "I0": [ "0" ],
            "I1": [ 125 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "startvga 1711",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2076 ],
            "E": [ 1593 ],
            "Q": [ 1331 ],
            "S": [ 1600 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 185 ],
            "I1": [ 1397 ],
            "I2": [ 1402 ],
            "I3": [ 1403 ],
            "O": [ 2076 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 194 ],
            "I3": [ 1353 ],
            "O": [ 1600 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 186 ],
            "I2": [ 1397 ],
            "I3": [ 1594 ],
            "O": [ 1592 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 185 ],
            "I1": [ 1403 ],
            "I2": [ 1790 ],
            "I3": [ 1401 ],
            "O": [ 1593 ]
          }
        },
        "valid1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 236",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2077 ],
            "Q": [ 2078 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 2079 ],
            "I2": [ 2080 ],
            "I3": [ 2081 ],
            "O": [ 2077 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 105 ],
            "I2": [ 98 ],
            "I3": [ 106 ],
            "O": [ 100 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 154 ],
            "I3": [ 42 ],
            "O": [ 99 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2082 ],
            "I3": [ 98 ],
            "O": [ 2079 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2083 ],
            "I1": [ 2082 ],
            "I2": [ 2084 ],
            "I3": [ 2085 ],
            "O": [ 1377 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2086 ],
            "I3": [ 2087 ],
            "O": [ 2085 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 98 ],
            "I2": [ 41 ],
            "I3": [ 104 ],
            "O": [ 2083 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1543 ],
            "I1": [ 1589 ],
            "I2": [ 1590 ],
            "I3": [ 2088 ],
            "O": [ 2084 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2089 ],
            "CO": [ 2088 ],
            "I0": [ 30 ],
            "I1": [ "0" ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2090 ],
            "CO": [ 2089 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2091 ],
            "CO": [ 2090 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2092 ],
            "CO": [ 2091 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2093 ],
            "CO": [ 2092 ],
            "I0": [ 22 ],
            "I1": [ "0" ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2094 ],
            "CO": [ 2093 ],
            "I0": [ 24 ],
            "I1": [ "1" ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2095 ],
            "CO": [ 2094 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2096 ],
            "CO": [ 2095 ],
            "I0": [ 26 ],
            "I1": [ "1" ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 28 ],
            "CO": [ 2096 ],
            "I0": [ 29 ],
            "I1": [ "1" ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2097 ],
            "CO": [ 2086 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2098 ],
            "CO": [ 2097 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2099 ],
            "CO": [ 2098 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2100 ],
            "CO": [ 2099 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2101 ],
            "CO": [ 2100 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2102 ],
            "CO": [ 2101 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2103 ],
            "CO": [ 2102 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2104 ],
            "CO": [ 2103 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 2104 ],
            "I0": [ "0" ],
            "I1": [ 169 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2105 ],
            "CO": [ 2087 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2106 ],
            "CO": [ 2105 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2107 ],
            "CO": [ 2106 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2108 ],
            "CO": [ 2107 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2109 ],
            "CO": [ 2108 ],
            "I0": [ "0" ],
            "I1": [ 90 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2110 ],
            "CO": [ 2109 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2111 ],
            "CO": [ 2110 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2112 ],
            "CO": [ 2111 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 2112 ],
            "I0": [ "0" ],
            "I1": [ 169 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 180 ],
            "I3": [ 1376 ],
            "O": [ 188 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 104 ],
            "I2": [ 2082 ],
            "I3": [ 2113 ],
            "O": [ 1092 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2113 ],
            "I3": [ 42 ],
            "O": [ 883 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 880 ],
            "O": [ 882 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2114 ],
            "I3": [ 773 ],
            "O": [ 881 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2115 ],
            "I1": [ 987 ],
            "I2": [ 2114 ],
            "I3": [ 883 ],
            "O": [ 771 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2115 ],
            "I3": [ 773 ],
            "O": [ 985 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 995 ],
            "O": [ 996 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2116 ],
            "I3": [ 41 ],
            "O": [ 987 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 105 ],
            "I1": [ 1271 ],
            "I2": [ 2116 ],
            "I3": [ 106 ],
            "O": [ 156 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 45 ],
            "I2": [ 44 ],
            "I3": [ 2116 ],
            "O": [ 916 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 1827 ],
            "I3": [ 38 ],
            "O": [ 852 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 42 ],
            "I2": [ 212 ],
            "I3": [ 211 ],
            "O": [ 2116 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2117 ],
            "I1": [ 2118 ],
            "I2": [ 37 ],
            "I3": [ 2119 ],
            "O": [ 2115 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2120 ],
            "I2": [ 2121 ],
            "I3": [ 38 ],
            "O": [ 2119 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 982 ],
            "I1": [ 984 ],
            "I2": [ 37 ],
            "I3": [ 33 ],
            "O": [ 2118 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1008 ],
            "I1": [ 1002 ],
            "I2": [ 38 ],
            "I3": [ 2122 ],
            "O": [ 2117 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 995 ],
            "I1": [ 989 ],
            "I2": [ 38 ],
            "I3": [ 32 ],
            "O": [ 2122 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 999 ],
            "I1": [ 992 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 2121 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1011 ],
            "I1": [ 1005 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 2120 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2123 ],
            "I1": [ 916 ],
            "I2": [ 2124 ],
            "I3": [ 844 ],
            "O": [ 770 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2125 ],
            "I1": [ 43 ],
            "I2": [ 976 ],
            "I3": [ 948 ],
            "O": [ 769 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2125 ],
            "I3": [ 773 ],
            "O": [ 1019 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 39 ],
            "O": [ 1023 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 47 ],
            "I3": [ 48 ],
            "O": [ 841 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2126 ],
            "I1": [ 2127 ],
            "I2": [ 37 ],
            "I3": [ 2128 ],
            "O": [ 2125 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2129 ],
            "I2": [ 2130 ],
            "I3": [ 38 ],
            "O": [ 2128 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1016 ],
            "I1": [ 1018 ],
            "I2": [ 37 ],
            "I3": [ 33 ],
            "O": [ 2127 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1039 ],
            "I1": [ 49 ],
            "I2": [ 38 ],
            "I3": [ 2131 ],
            "O": [ 2126 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1028 ],
            "I1": [ 1022 ],
            "I2": [ 38 ],
            "I3": [ 32 ],
            "O": [ 2131 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1031 ],
            "I1": [ 1025 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 2130 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1042 ],
            "I1": [ 1036 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 2129 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2123 ],
            "I3": [ 773 ],
            "O": [ 914 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 916 ],
            "I3": [ 852 ],
            "O": [ 922 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2132 ],
            "I1": [ 2133 ],
            "I2": [ 37 ],
            "I3": [ 2134 ],
            "O": [ 2123 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2135 ],
            "I2": [ 2136 ],
            "I3": [ 38 ],
            "O": [ 2134 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 911 ],
            "I1": [ 913 ],
            "I2": [ 37 ],
            "I3": [ 33 ],
            "O": [ 2133 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 936 ],
            "I1": [ 930 ],
            "I2": [ 38 ],
            "I3": [ 2137 ],
            "O": [ 2132 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 924 ],
            "I1": [ 918 ],
            "I2": [ 38 ],
            "I3": [ 32 ],
            "O": [ 2137 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 927 ],
            "I1": [ 921 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 2136 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 939 ],
            "I1": [ 933 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 2135 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2124 ],
            "I3": [ 773 ],
            "O": [ 842 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 844 ],
            "I3": [ 896 ],
            "O": [ 859 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2138 ],
            "I1": [ 2139 ],
            "I2": [ 37 ],
            "I3": [ 2140 ],
            "O": [ 2124 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2141 ],
            "I2": [ 2142 ],
            "I3": [ 38 ],
            "O": [ 2140 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 838 ],
            "I1": [ 840 ],
            "I2": [ 37 ],
            "I3": [ 33 ],
            "O": [ 2139 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 868 ],
            "I1": [ 861 ],
            "I2": [ 38 ],
            "I3": [ 2143 ],
            "O": [ 2138 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 854 ],
            "I1": [ 847 ],
            "I2": [ 38 ],
            "I3": [ 32 ],
            "O": [ 2143 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 858 ],
            "I1": [ 850 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 2142 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 872 ],
            "I1": [ 864 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 2141 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2144 ],
            "I1": [ 2145 ],
            "I2": [ 37 ],
            "I3": [ 2146 ],
            "O": [ 2114 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2147 ],
            "I2": [ 2148 ],
            "I3": [ 38 ],
            "O": [ 2146 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 878 ],
            "I1": [ 880 ],
            "I2": [ 37 ],
            "I3": [ 33 ],
            "O": [ 2145 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 904 ],
            "I1": [ 898 ],
            "I2": [ 38 ],
            "I3": [ 2149 ],
            "O": [ 2144 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 891 ],
            "I1": [ 885 ],
            "I2": [ 38 ],
            "I3": [ 32 ],
            "O": [ 2149 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 894 ],
            "I1": [ 888 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 2148 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 907 ],
            "I1": [ 901 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 2147 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 37 ],
            "I3": [ 1033 ],
            "O": [ 845 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 38 ],
            "I3": [ 1033 ],
            "O": [ 874 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 24 ],
            "I1": [ 26 ],
            "I2": [ 22 ],
            "I3": [ 27 ],
            "O": [ 1354 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 1033 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 42 ],
            "I3": [ 2113 ],
            "O": [ 844 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1532 ],
            "I1": [ 1434 ],
            "I2": [ 2150 ],
            "I3": [ 2151 ],
            "O": [ 1456 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 102 ],
            "I2": [ 1272 ],
            "I3": [ 104 ],
            "O": [ 1452 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2152 ],
            "CO": [ 2150 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2153 ],
            "CO": [ 2152 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2154 ],
            "CO": [ 2153 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2155 ],
            "CO": [ 2154 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2156 ],
            "CO": [ 2155 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2157 ],
            "CO": [ 2156 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2158 ],
            "CO": [ 2157 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 169 ],
            "CO": [ 2158 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2159 ],
            "CO": [ 2151 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2160 ],
            "CO": [ 2159 ],
            "I0": [ "0" ],
            "I1": [ 84 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2161 ],
            "CO": [ 2160 ],
            "I0": [ "0" ],
            "I1": [ 86 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2162 ],
            "CO": [ 2161 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2163 ],
            "CO": [ 2162 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2164 ],
            "CO": [ 2163 ],
            "I0": [ "1" ],
            "I1": [ 92 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2165 ],
            "CO": [ 2164 ],
            "I0": [ "1" ],
            "I1": [ 94 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2166 ],
            "CO": [ 2165 ],
            "I0": [ "1" ],
            "I1": [ 93 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 2166 ],
            "I0": [ "1" ],
            "I1": [ 169 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 44 ],
            "I2": [ 45 ],
            "I3": [ 40 ],
            "O": [ 2113 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 24 ],
            "I1": [ 1827 ],
            "I2": [ 182 ],
            "I3": [ 22 ],
            "O": [ 1591 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 26 ],
            "I3": [ 27 ],
            "O": [ 1543 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 38 ],
            "I3": [ 1827 ],
            "O": [ 866 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 1827 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 105 ],
            "I2": [ 106 ],
            "I3": [ 1271 ],
            "O": [ 2082 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 105 ],
            "I3": [ 106 ],
            "O": [ 1272 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 1271 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 211 ],
            "I3": [ 212 ],
            "O": [ 98 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2167 ],
            "CO": [ 2080 ],
            "I0": [ 30 ],
            "I1": [ "0" ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 32 ],
            "CO": [ 2167 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2168 ],
            "CO": [ 2081 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2169 ],
            "CO": [ 2168 ],
            "I0": [ "1" ],
            "I1": [ 84 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2170 ],
            "CO": [ 2169 ],
            "I0": [ "1" ],
            "I1": [ 86 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2171 ],
            "CO": [ 2170 ],
            "I0": [ "1" ],
            "I1": [ 88 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2172 ],
            "CO": [ 2171 ],
            "I0": [ "1" ],
            "I1": [ 90 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2173 ],
            "CO": [ 2172 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2174 ],
            "CO": [ 2173 ],
            "I0": [ "0" ],
            "I1": [ 94 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2175 ],
            "CO": [ 2174 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 168 ],
            "CO": [ 2175 ],
            "I0": [ "0" ],
            "I1": [ 169 ]
          }
        },
        "valid1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2078 ],
            "O": [ 1329 ]
          }
        },
        "vga1.pll1.dut1": {
          "hide_name": 0,
          "type": "SB_PLL40_CORE",
          "parameters": {
            "DIVF": "1000010",
            "DIVQ": "101",
            "DIVR": "0000",
            "FEEDBACK_PATH": "SIMPLE",
            "FILTER_RANGE": "001"
          },
          "attributes": {
            "hdlname": "vga1 pll1 dut1"
          },
          "port_directions": {
            "BYPASS": "input",
            "LOCK": "output",
            "PLLOUTGLOBAL": "output",
            "REFERENCECLK": "input",
            "RESETB": "input"
          },
          "connections": {
            "BYPASS": [ "0" ],
            "LOCK": [ 8 ],
            "PLLOUTGLOBAL": [ 7 ],
            "REFERENCECLK": [ 2 ],
            "RESETB": [ "1" ]
          }
        }
      },
      "netnames": {
        "HSYNC1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "HSYNC1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 19, 20, 21 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 24, 22, 34, 23 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 25, 207, 498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 37, 36, 38 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 43, 39 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 40, 41, 42 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1019, 50, 43, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 26, 56, 55, 54, 53, 52, 51, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 26, 56, 55, 54, 53, 52, 51 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 28, 64, 63, 62, 61, 60, 59, 58, 57, 21 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 28, 64, 63, 62, 61, 60, 59, 58, 57 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 73, 71, 69, 67, 66 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 73, 71, 69, 67 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 73, 74, 72, 70, 68 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "VSYNC1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "VSYNC1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 93, 91, 89, 87, 85, 83, 81, 77 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 93, 91, 89, 87, 85, 83, 81 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 40, 96, 101, 41 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 28, 105, 97 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 114, 109, 150, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 126, 124, 123, 122, 121, 120, 119, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 126, 124, 123, 122, 121, 120, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 659, 681, 679, 677, 675, 673, 671, 663, 660, 661, 670, 669, 668, 667, 665, 666, 128, 116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 684, 699, 698, 697, 696, 695, 694, 687, 685, 686, 693, 692, 691, 690, 688, 689, 130, 117 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 604, 29, 146, 145, 143, 141, 139, 137, 135, 133, 131, 131, 131, 131, 131, 131, 131, 131 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 29, 144, 142, 140, 138, 136, 134, 132, 131 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 147, 148, 149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 154, 40, 151, 42 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 156, 154, 157, 158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 168, 167, 166, 165, 164, 163, 162, 161, 160, 157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 167, 166, 165, 164, 163, 162, 161, 160 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 168, 177, 176, 175, 174, 173, 172, 171, 170, 158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 177, 176, 175, 174, 173, 172, 171, 170 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 180, 155, 1386, 1387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 159, 178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 178, 179 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 352, 1400, 190, 186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 185, 189 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 192, 191, 193, 194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 196, 197, 198, 188 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 193, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 41, 151, 152, 153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 168, 220, 219, 218, 217, 216, 215, 214, 213, 209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 220, 219, 218, 217, 216, 215, 214, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 169, 227, 226, 225, 224, 223, 222, 221, 210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 169, 227, 226, 225, 224, 223, 222, 221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 103, 700, 701, 722, 720, 718, 716, 705, 702, 703, 713, 712, 711, 710, 709, 707, 708, 725, 228, 148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 103, 726, 727, 741, 740, 739, 738, 730, 728, 729, 737, 736, 735, 734, 733, 731, 732, 742, 230, 149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 110, 111, 112, 113 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "1", "0", 28, 606, 247, 245, 236, 242, 240, 238, 251, 249, 2176, 2176, 2176, 2176, 2176, 2176, 2176, 2176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23",
            "unused_bits": "12 13 14 15 16 17 18 19"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", "1", 604, 29, 248, 246, 244, 243, 241, 239, 252, 250, 231, 231, 231, 231, 231, 231, 231, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 29, 259, 258, 257, 256, 255, 254, 253, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 44, 236, 237 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 260, 261, 262, 263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 269, 270, 271, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 232, 233, 234, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 107, 28, 105, 97 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 276, 44, 277, 278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 283, 284, 285, 286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 279, 280, 281, 282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "1", "0", 604, 287, 292, 291, 277, 289, 290, 288, 293, 294, 2177, 2177, 2177, 2177, 2177, 2177, 2177, 2177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23",
            "unused_bits": "12 13 14 15 16 17 18 19"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 28, 303, 302, 301, 300, 299, 298, 297, 296, 295 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 108, 147, 304, 305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 103, 324, 323, 322, 321, 320, 319, 310, 308, 309, 318, 317, 316, 315, 314, 313, 311, 312, 307, 304 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 103, 324, 323, 322, 321, 320, 319, 310, 308, 309, 318, 317, 316, 315, 314, 313, 311, 312, 307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 103, 351, 349, 347, 345, 343, 341, 329, 326, 327, 338, 337, 336, 335, 334, 333, 331, 332, 325, 305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 103, 351, 349, 347, 345, 343, 341, 329, 326, 327, 338, 337, 336, 335, 334, 333, 331, 332, 325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", "1", 28, 350, 348, 346, 344, 342, 330, 328, 340, 339, 295, 295, 295, 295, 295, 295, 295, 295 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 306, 1395, 1396, 354 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 169, 361, 360, 359, 358, 357, 356, 355, 80 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 169, 361, 360, 359, 358, 357, 356, 355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
          }
        },
        "VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 105, 369, 368, 367, 366, 365, 364, 362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 105, 369, 368, 367, 366, 365, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ball_display": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
          }
        },
        "ball_display_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
          }
        },
        "ball_display_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
          }
        },
        "ballvga.ballx": {
          "hide_name": 0,
          "bits": [ "0", 404, 400, 396, 392, 388, 412, 382, 410, 379 ],
          "attributes": {
            "hdlname": "ballvga ballx"
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 404, 419, 396, 392, 388, 412, 416, 409, 379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI": {
          "hide_name": 0,
          "bits": [ "0", 417, 400, 432, 431, 429, 427, 425, 423, 421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 400, 430, 428, 426, 424, 422, 420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 417, 418, 436, 434, 433, 415, 413, 414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
          }
        },
        "ballvga.bally": {
          "hide_name": 0,
          "bits": [ "0", 459, 455, 451, 473, 470, 467, 464, 446, 444 ],
          "attributes": {
            "hdlname": "ballvga bally"
          }
        },
        "ballvga.bally_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
          }
        },
        "ballvga.bally_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
          }
        },
        "ballvga.bally_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 454 ],
          "attributes": {
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 458 ],
          "attributes": {
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 526, 456, 452, 475, 472, 469, 466, 447, 460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 459, 476, 474, 471, 468, 465, 463, 462 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 526, 457, 453, 486, 484, 482, 480, 448, 461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 459, 487, 485, 483, 481, 479, 478, 477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.changex": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
            "hdlname": "ballvga changex"
          }
        },
        "ballvga.changex_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 492 ],
          "attributes": {
          }
        },
        "ballvga.changex_SB_DFFESS_Q_S": {
          "hide_name": 0,
          "bits": [ 494 ],
          "attributes": {
          }
        },
        "ballvga.changex_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 404, 508, 507, 506, 505, 504, 503, 502, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ballvga.changex_SB_LUT4_I2_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 404, 508, 507, 506, 505, 504, 503, 502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.changex_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 417, 418, 436, 434, 433, 415, 413, 414, 500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ballvga.changex_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 382, 511, 404, 501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.changex_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 400, 392, 379, 510 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.changey": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "ballvga changey"
          }
        },
        "ballvga.changey_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 526, 524, 523, 522, 521, 520, 518, 516, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 526, 524, 523, 522, 521, 520, 518, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "ballvga clk"
          }
        },
        "ballvga.die": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
            "hdlname": "ballvga die"
          }
        },
        "ballvga.die_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 528 ],
          "attributes": {
          }
        },
        "ballvga.die_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 529 ],
          "attributes": {
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 532, 533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q": {
          "hide_name": 0,
          "bits": [ 535, "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 536, 543, 542, 541, 540, 539, 537, 538 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_1_D": {
          "hide_name": 0,
          "bits": [ 546 ],
          "attributes": {
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_2_D": {
          "hide_name": 0,
          "bits": [ 547 ],
          "attributes": {
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_3_D": {
          "hide_name": 0,
          "bits": [ 548 ],
          "attributes": {
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_D": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q": {
          "hide_name": 0,
          "bits": [ 527, 525, 491, 490, 489, 488, 519, 517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 406, 402, 398, 394, 390, 549, 384, 441, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "ballvga.dirx": {
          "hide_name": 0,
          "bits": [ 551 ],
          "attributes": {
            "hdlname": "ballvga dirx"
          }
        },
        "ballvga.dirx_SB_DFF_D_Q": {
          "hide_name": 0,
          "bits": [ 440, 441, 385, 386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.diry": {
          "hide_name": 0,
          "bits": [ 553 ],
          "attributes": {
            "hdlname": "ballvga diry"
          }
        },
        "ballvga.diry_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 554, 535 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 466, 480, 385, 449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.display": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "hdlname": "ballvga display"
          }
        },
        "ballvga.invertx": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "hdlname": "ballvga invertx"
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 556 ],
          "attributes": {
          }
        },
        "ballvga.inverty": {
          "hide_name": 0,
          "bits": [ 552 ],
          "attributes": {
            "hdlname": "ballvga inverty"
          }
        },
        "ballvga.inverty_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 515 ],
          "attributes": {
          }
        },
        "ballvga.lives": {
          "hide_name": 0,
          "bits": [ 755, 756 ],
          "attributes": {
            "hdlname": "ballvga lives"
          }
        },
        "ballvga.next_velocity": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "hdlname": "ballvga next_velocity"
          }
        },
        "ballvga.play": {
          "hide_name": 0,
          "bits": [ 544 ],
          "attributes": {
            "hdlname": "ballvga play"
          }
        },
        "ballvga.play_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 558 ],
          "attributes": {
          }
        },
        "ballvga.play_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
          }
        },
        "ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_D": {
          "hide_name": 0,
          "bits": [ 560 ],
          "attributes": {
          }
        },
        "ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q": {
          "hide_name": 0,
          "bits": [ 417, 419, 438, 437, 435, 411, 416, 409, 509 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.start": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "ballvga start"
          }
        },
        "ballvga.temp": {
          "hide_name": 0,
          "bits": [ 562 ],
          "attributes": {
            "hdlname": "ballvga temp"
          }
        },
        "ballvga.temp_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 534, 544, 559 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 527, 568, 567, 566, 565, 564, 563, 531 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 527, 568, 567, 566, 565, 564, 563 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.velocity": {
          "hide_name": 0,
          "bits": [ "0", 570, "0" ],
          "attributes": {
            "hdlname": "ballvga velocity"
          }
        },
        "ballvga.velocity_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", 569, 577, 576, 575, 574, 573, 571, 572 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.velocity_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 405, 401, 397, 393, 389, 561, 383, 440, 407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "ballvga.vga_col": {
          "hide_name": 0,
          "bits": [ 103, 102, 105, 106, 104, 42, 44, 45, 212, 211 ],
          "attributes": {
            "hdlname": "ballvga vga_col"
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 168, 169, 93, 94, 92, 90, 88, 86, 84, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 168, 586, 585, 584, 583, 582, 581, 580, 579, 578 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 103, 594, 593, 592, 591, 590, 589, 588, 587 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row": {
          "hide_name": 0,
          "bits": [ 28, 29, 26, 27, 24, 22, 33, 32, 31, 30 ],
          "attributes": {
            "hdlname": "ballvga vga_row"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 604, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 4 5 6 7 8 9"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO": {
          "hide_name": 0,
          "bits": [ "1", 604, 607, 614, 613, 612, 611, 610, 608, 609, 129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO": {
          "hide_name": 0,
          "bits": [ "1", 604, 615, 622, 621, 620, 619, 618, 616, 617, 639 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ "1", 604, 605, 629, 628, 627, 626, 625, 624, 623, 229 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO": {
          "hide_name": 0,
          "bits": [ "1", 631, 655, 653, 651, 649, 647, 645, 635, 632, 633, 644, 643, 642, 641, 640, 637, 638, 658 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO": {
          "hide_name": 0,
          "bits": [ "1", 659, 681, 679, 677, 675, 673, 671, 663, 660, 661, 670, 669, 668, 667, 665, 666, 128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO": {
          "hide_name": 0,
          "bits": [ "1", 684, 699, 698, 697, 696, 695, 694, 687, 685, 686, 693, 692, 691, 690, 688, 689, 130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO": {
          "hide_name": 0,
          "bits": [ "1", 103, 700, 701, 722, 720, 718, 716, 705, 702, 703, 713, 712, 711, 710, 709, 707, 708, 725, 228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", "1", 604, 724, 723, 721, 719, 717, 706, 704, 715, 714, 229, 229, 229, 229, 229, 229, 229, 229 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO": {
          "hide_name": 0,
          "bits": [ "1", 103, 726, 727, 741, 740, 739, 738, 730, 728, 729, 737, 736, 735, 734, 733, 731, 732, 742, 230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 103, 630, 745, 743, 744, 1642, 1640, 1633, 1630, 1631, 1638, 1637, 1635, 1636, 1648, 1647, 1646, 1645, 1627 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 604, 683, 682, 680, 678, 676, 674, 672, 664, 662, 129, 129, 129, 129, 129, 129, 129, 129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 604, 657, 656, 654, 652, 650, 648, 646, 636, 634, 639, 639, 639, 639, 639, 639, 639, 639, 639 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 606, 126, 127, 125, 73, 74, 72, 70, 68 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "1", "0", 28, 273, 268, 275, 274, 266, 267, 264, 269, 265, 2187, 2187, 2187, 2187, 2187, 2187, 2187, 2187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23",
            "unused_bits": "12 13 14 15 16 17 18 19"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 26, 127, 24, 22, 33, 32, 70, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 28, 29, 126, 127, 24, 73, 74, 32, 70, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 604, 603, 602, 601, 600, 599, 598, 597, 596, 595 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 28, 753, 752, 751, 750, 749, 748, 747, 746 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga:39": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
          }
        },
        "ballvga:39_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 754, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "ballvga:39_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 555, 544 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga:40": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
          }
        },
        "brick_display": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
          }
        },
        "brick_display_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 760 ],
          "attributes": {
          }
        },
        "brick_display_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 496, 497, 498, 495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.529.A": {
          "hide_name": 0,
          "bits": [ 872, 868, 864, 861, 858, 854, 850, 847, 840, 838 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "brickvga.529.B": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "brickvga.529.B_AND_S": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 766, "0", 766, "0", 766, "0", 766, "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:583.28-583.35"
          }
        },
        "brickvga.529.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.529.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.529.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.529.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.529.B_OR[4].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.529.B_OR[5].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.529.B_OR[6].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.529.B_OR[7].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.529.B_OR[8].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.529.B_OR[9].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.529.S": {
          "hide_name": 0,
          "bits": [ 767, 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:573.22-573.23"
          }
        },
        "brickvga.529.Y_B": {
          "hide_name": 0,
          "bits": [ "0", 766, "0", 766, "0", 766, "0", 766, "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "brickvga.530.A": {
          "hide_name": 0,
          "bits": [ 907, 904, 901, 898, 894, 891, 888, 885, 880, 878 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "brickvga.530.B": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "brickvga.530.B_AND_S": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 766, "0", 766, "0", 766, "0", 766, "0", 766, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:583.28-583.35"
          }
        },
        "brickvga.530.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.530.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.530.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.530.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.530.B_OR[4].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.530.B_OR[5].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.530.B_OR[6].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.530.B_OR[7].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.530.B_OR[8].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.530.B_OR[9].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.530.S": {
          "hide_name": 0,
          "bits": [ 767, 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:573.22-573.23"
          }
        },
        "brickvga.530.Y_B": {
          "hide_name": 0,
          "bits": [ 766, "0", 766, "0", 766, "0", 766, "0", 766, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "brickvga.531.A": {
          "hide_name": 0,
          "bits": [ 939, 936, 933, 930, 927, 924, 921, 918, 913, 911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "brickvga.531.B": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "brickvga.531.B_AND_S": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 766, "0", 766, "0", 766, "0", 766, "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:583.28-583.35"
          }
        },
        "brickvga.531.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.531.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.531.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.531.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.531.B_OR[4].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.531.B_OR[5].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.531.B_OR[6].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.531.B_OR[7].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.531.B_OR[8].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.531.B_OR[9].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.531.S": {
          "hide_name": 0,
          "bits": [ 767, 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:573.22-573.23"
          }
        },
        "brickvga.531.Y_B": {
          "hide_name": 0,
          "bits": [ "0", 766, "0", 766, "0", 766, "0", 766, "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "brickvga.532.A": {
          "hide_name": 0,
          "bits": [ 971, 968, 965, 962, 959, 956, 953, 950, 945, 943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "brickvga.532.B": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "brickvga.532.B_AND_S": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 766, "0", 766, "0", 766, "0", 766, "0", 766, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:583.28-583.35"
          }
        },
        "brickvga.532.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.532.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.532.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.532.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.532.B_OR[4].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.532.B_OR[5].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.532.B_OR[6].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.532.B_OR[7].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.532.B_OR[8].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.532.B_OR[9].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.532.S": {
          "hide_name": 0,
          "bits": [ 767, 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:573.22-573.23"
          }
        },
        "brickvga.532.Y_B": {
          "hide_name": 0,
          "bits": [ 766, "0", 766, "0", 766, "0", 766, "0", 766, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "brickvga.533.A": {
          "hide_name": 0,
          "bits": [ 1011, 1008, 1005, 1002, 999, 995, 992, 989, 984, 982 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "brickvga.533.B": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "brickvga.533.B_AND_S": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 766, "0", 766, "0", 766, "0", 766, "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:583.28-583.35"
          }
        },
        "brickvga.533.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.533.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.533.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.533.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.533.B_OR[4].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.533.B_OR[5].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.533.B_OR[6].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.533.B_OR[7].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.533.B_OR[8].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.533.B_OR[9].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.533.S": {
          "hide_name": 0,
          "bits": [ 767, 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:573.22-573.23"
          }
        },
        "brickvga.533.Y_B": {
          "hide_name": 0,
          "bits": [ "0", 766, "0", 766, "0", 766, "0", 766, "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "brickvga.534.A": {
          "hide_name": 0,
          "bits": [ 1042, 1039, 1036, 49, 1031, 1028, 1025, 1022, 1018, 1016 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "brickvga.534.B": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "brickvga.534.B_AND_S": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 767, "0", "0", "0", "0", "0", "0", 766, "0", 766, "0", 766, "0", 766, "0", 766, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:583.28-583.35"
          }
        },
        "brickvga.534.B_OR[0].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.534.B_OR[1].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.534.B_OR[2].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.534.B_OR[3].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ 767, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.534.B_OR[4].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.534.B_OR[5].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.534.B_OR[6].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.534.B_OR[7].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.534.B_OR[8].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.534.B_OR[9].B_AND_BITS": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:589.23-589.33"
          }
        },
        "brickvga.534.S": {
          "hide_name": 0,
          "bits": [ 767, 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:573.22-573.23"
          }
        },
        "brickvga.534.Y_B": {
          "hide_name": 0,
          "bits": [ 766, "0", 766, 767, 766, "0", 766, "0", 766, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "brickvga.534.Y_B_SB_DFFE_E_Q": {
          "hide_name": 0,
          "bits": [ 47, 48 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.718.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "brickvga.718.Y_B": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "brickvga.brick_count": {
          "hide_name": 0,
          "bits": [ 836, 822, 818, 816, 814, 812, 810, 808, 806, 804, 802, 800, 796, 794, 792, 790, 788, 786, 784, 782, 780, 778, 834, 832, 830, 828, 826, 824, 820, 798, 776, 774 ],
          "attributes": {
            "hdlname": "brickvga brick_count"
          }
        },
        "brickvga.check0": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "0", "1", "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "brickvga check0"
          }
        },
        "brickvga.check1": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "0", "1", "0", "1", "0" ],
          "attributes": {
            "hdlname": "brickvga check1"
          }
        },
        "brickvga.check2": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "0", "1", "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "brickvga check2"
          }
        },
        "brickvga.check3": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "0", "1", "0", "1", "0" ],
          "attributes": {
            "hdlname": "brickvga check3"
          }
        },
        "brickvga.check4": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "0", "1", "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "brickvga check4"
          }
        },
        "brickvga.check5": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "0", "1", "0", "1", "0" ],
          "attributes": {
            "hdlname": "brickvga check5"
          }
        },
        "brickvga.clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "brickvga clk"
          }
        },
        "brickvga.col": {
          "hide_name": 0,
          "bits": [ 103, 102, 105, 106, 104, 42, 44, 45, 212, 211 ],
          "attributes": {
            "hdlname": "brickvga col"
          }
        },
        "brickvga.curr0": {
          "hide_name": 0,
          "bits": [ 872, 868, 864, 861, 858, 854, 850, 847, 840, 838 ],
          "attributes": {
            "hdlname": "brickvga curr0"
          }
        },
        "brickvga.curr0_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 839 ],
          "attributes": {
          }
        },
        "brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 840, 842, 843 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr0_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 846 ],
          "attributes": {
          }
        },
        "brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 842, 848, 844, 39 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr0_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 849 ],
          "attributes": {
          }
        },
        "brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 850, 842, 851 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr0_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 853 ],
          "attributes": {
          }
        },
        "brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 842, 855, 844, 856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr0_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 857 ],
          "attributes": {
          }
        },
        "brickvga.curr0_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 860 ],
          "attributes": {
          }
        },
        "brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 842, 862, 844, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr0_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 863 ],
          "attributes": {
          }
        },
        "brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 864, 842, 865 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr0_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 867 ],
          "attributes": {
          }
        },
        "brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 842, 869, 844, 870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr0_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 871 ],
          "attributes": {
          }
        },
        "brickvga.curr0_SB_DFF_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 872, 842, 873 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr0_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
          }
        },
        "brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 842, 875, 844, 876 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr1": {
          "hide_name": 0,
          "bits": [ 907, 904, 901, 898, 894, 891, 888, 885, 880, 878 ],
          "attributes": {
            "hdlname": "brickvga curr1"
          }
        },
        "brickvga.curr1_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 879 ],
          "attributes": {
          }
        },
        "brickvga.curr1_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 884 ],
          "attributes": {
          }
        },
        "brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 885, 881, 886 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr1_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 887 ],
          "attributes": {
          }
        },
        "brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 881, 889, 883, 852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr1_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 890 ],
          "attributes": {
          }
        },
        "brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 891, 881, 892 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr1_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
          }
        },
        "brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 881, 895, 883, 896 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr1_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 897 ],
          "attributes": {
          }
        },
        "brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 898, 881, 899 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr1_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 900 ],
          "attributes": {
          }
        },
        "brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 881, 902, 883, 866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr1_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 903 ],
          "attributes": {
          }
        },
        "brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 904, 881, 905 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr1_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 906 ],
          "attributes": {
          }
        },
        "brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 881, 908, 883, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 877 ],
          "attributes": {
          }
        },
        "brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 878, 881, 909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr2": {
          "hide_name": 0,
          "bits": [ 939, 936, 933, 930, 927, 924, 921, 918, 913, 911 ],
          "attributes": {
            "hdlname": "brickvga curr2"
          }
        },
        "brickvga.curr2_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 912 ],
          "attributes": {
          }
        },
        "brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 913, 914, 915 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr2_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 917 ],
          "attributes": {
          }
        },
        "brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 914, 919, 916, 39 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr2_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 920 ],
          "attributes": {
          }
        },
        "brickvga.curr2_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 923 ],
          "attributes": {
          }
        },
        "brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 914, 925, 916, 856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr2_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 926 ],
          "attributes": {
          }
        },
        "brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 927, 914, 928 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr2_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 929 ],
          "attributes": {
          }
        },
        "brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 914, 931, 916, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr2_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 932 ],
          "attributes": {
          }
        },
        "brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 933, 914, 934 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr2_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
          }
        },
        "brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 914, 937, 916, 870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr2_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 938 ],
          "attributes": {
          }
        },
        "brickvga.curr2_SB_DFF_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 939, 914, 940 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr2_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 910 ],
          "attributes": {
          }
        },
        "brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 914, 941, 916, 876 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr3": {
          "hide_name": 0,
          "bits": [ 971, 968, 965, 962, 959, 956, 953, 950, 945, 943 ],
          "attributes": {
            "hdlname": "brickvga curr3"
          }
        },
        "brickvga.curr3_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
          }
        },
        "brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 946, 947, 948, 845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr3_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 949 ],
          "attributes": {
          }
        },
        "brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 950, 946, 951 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr3_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 952 ],
          "attributes": {
          }
        },
        "brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 946, 954, 948, 852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr3_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 955 ],
          "attributes": {
          }
        },
        "brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 956, 946, 957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr3_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 958 ],
          "attributes": {
          }
        },
        "brickvga.curr3_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 961 ],
          "attributes": {
          }
        },
        "brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 962, 946, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr3_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
          }
        },
        "brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 946, 966, 948, 866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr3_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 967 ],
          "attributes": {
          }
        },
        "brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 968, 946, 969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 970 ],
          "attributes": {
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 946, 972, 948, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2125, 43, 976, 948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 973, 974, 37, 975 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 968, 962, 38, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 977, 978, 38 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr3_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 942 ],
          "attributes": {
          }
        },
        "brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 946, 960, 948, 896 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 943, 946, 980 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr4": {
          "hide_name": 0,
          "bits": [ 1011, 1008, 1005, 1002, 999, 995, 992, 989, 984, 982 ],
          "attributes": {
            "hdlname": "brickvga curr4"
          }
        },
        "brickvga.curr4_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 983 ],
          "attributes": {
          }
        },
        "brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 984, 985, 986 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr4_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 988 ],
          "attributes": {
          }
        },
        "brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 985, 990, 987, 39 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr4_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 991 ],
          "attributes": {
          }
        },
        "brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 992, 985, 993 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr4_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 994 ],
          "attributes": {
          }
        },
        "brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 43, 856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr4_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 998 ],
          "attributes": {
          }
        },
        "brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 999, 985, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr4_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1001 ],
          "attributes": {
          }
        },
        "brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 985, 1003, 987, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr4_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1004 ],
          "attributes": {
          }
        },
        "brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 1005, 985, 1006 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr4_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1007 ],
          "attributes": {
          }
        },
        "brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 985, 1009, 987, 870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 43, 870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr4_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1010 ],
          "attributes": {
          }
        },
        "brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 1011, 985, 1012 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr4_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 981 ],
          "attributes": {
          }
        },
        "brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 985, 1013, 987, 876 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 43, 876 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 32, 38, 37 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 72, 1014 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "brickvga.curr5": {
          "hide_name": 0,
          "bits": [ 1042, 1039, 1036, 49, 1031, 1028, 1025, 1022, 1018, 1016 ],
          "attributes": {
            "hdlname": "brickvga curr5"
          }
        },
        "brickvga.curr5_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1017 ],
          "attributes": {
          }
        },
        "brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1019, 1020, 43, 845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr5_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1021 ],
          "attributes": {
          }
        },
        "brickvga.curr5_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1024 ],
          "attributes": {
          }
        },
        "brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1019, 1026, 43, 852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr5_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1027 ],
          "attributes": {
          }
        },
        "brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 1028, 1019, 1029 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr5_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1030 ],
          "attributes": {
          }
        },
        "brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1019, 1032, 43, 896 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 844, 896 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr5_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1034 ],
          "attributes": {
          }
        },
        "brickvga.curr5_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
          }
        },
        "brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1019, 1037, 43, 866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr5_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1038 ],
          "attributes": {
          }
        },
        "brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 1039, 1019, 1040 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr5_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1041 ],
          "attributes": {
          }
        },
        "brickvga.curr5_SB_DFF_Q_9_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1019, 1043, 43, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.curr5_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1015 ],
          "attributes": {
          }
        },
        "brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 841, 1016, 1019, 1044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
            "hdlname": "brickvga del"
          }
        },
        "brickvga.del_SB_DFFE_E_Q": {
          "hide_name": 0,
          "bits": [ 835, 821, 817, 815, 813, 811, 809, 807, 805, 803, 801, 799, 795, 793, 791, 789, 787, 785, 783, 781, 779, 777, 833, 831, 829, 827, 825, 823, 819, 797, 775, 772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 836, 1074, 1071, 1070, 1069, 1067, 1057, 1046, 1045, 1068, 1066, 1065, 1064, 1063, 1062, 1061, 1060, 1059, 1058, 1056, 1055, 1054, 1053, 1052, 1051, 1050, 1049, 1048, 1047, 1073, 1072 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "brickvga.del_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1075 ],
          "attributes": {
          }
        },
        "brickvga.display": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
            "hdlname": "brickvga display"
          }
        },
        "brickvga.lvl": {
          "hide_name": 0,
          "bits": [ 2188, 48, "z" ],
          "attributes": {
            "hdlname": "brickvga lvl",
            "unused_bits": "0 "
          }
        },
        "brickvga.lvl_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1076 ],
          "attributes": {
          }
        },
        "brickvga.lvl_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 768 ],
          "attributes": {
          }
        },
        "brickvga.lvl_change": {
          "hide_name": 0,
          "bits": [ 1078 ],
          "attributes": {
            "hdlname": "brickvga lvl_change"
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1077 ],
          "attributes": {
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1079, 1080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1085, 1086, 1087, 1088 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1081, 1082, 1083, 1084 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.lvl_store": {
          "hide_name": 0,
          "bits": [ "x", 1089, "z" ],
          "attributes": {
            "hdlname": "brickvga lvl_store"
          }
        },
        "brickvga.row": {
          "hide_name": 0,
          "bits": [ 28, 29, 26, 27, 24, 22, 33, 32, 31, 30 ],
          "attributes": {
            "hdlname": "brickvga row"
          }
        },
        "brickvga.start0": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "brickvga start0"
          }
        },
        "brickvga.start1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "brickvga start1"
          }
        },
        "brickvga.start2": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "brickvga start2"
          }
        },
        "brickvga.start3": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "brickvga start3"
          }
        },
        "brickvga.start4": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "brickvga start4"
          }
        },
        "brickvga.start5": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "brickvga start5"
          }
        },
        "brickvga:45": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
          }
        },
        "changex": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
          }
        },
        "changey": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
          }
        },
        "clk_12M": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "clk_locked2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "clk_pxl": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "col": {
          "hide_name": 0,
          "bits": [ 103, 102, 105, 106, 104, 42, 44, 45, 212, 211 ],
          "attributes": {
          }
        },
        "del": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
          }
        },
        "frame_update": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
          }
        },
        "frame_update_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
          }
        },
        "frame_update_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 1091, 497, 495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1092, 1093, 181, 1094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 206, 34, 207, 208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 604, 1104, 1103, 1102, 1101, 1100, 1099, 1098, 1097, 1095 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 604, 1104, 1103, 1102, 1101, 1100, 1099, 1098, 1097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 604, 1112, 1111, 1110, 1109, 1108, 1107, 1106, 1105, 1096 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 604, 1112, 1111, 1110, 1109, 1108, 1107, 1106, 1105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ "z" ],
          "attributes": {
          }
        },
        "led1": {
          "hide_name": 0,
          "bits": [ "z" ],
          "attributes": {
          }
        },
        "left": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "left_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1119 ],
          "attributes": {
          }
        },
        "left_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 1313, 1141, 1138, 1135, 1132, 1113, 1127, 1117, 1122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 1140, 1137, 1134, 1131, 1129, 1126, 1124, 1121 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "left_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 1313, 1154, 1153, 1151, 1149, 1114, 1146, 1118, 1143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 1140, 1152, 1150, 1148, 1147, 1145, 1144, 1142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "left_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1116 ],
          "attributes": {
          }
        },
        "lives": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
          }
        },
        "lives_display": {
          "hide_name": 0,
          "bits": [ 1156 ],
          "attributes": {
          }
        },
        "lives_display_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1155 ],
          "attributes": {
          }
        },
        "lives_display_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 1157 ],
          "attributes": {
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1161, 1162, 1163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 45, 1166, 44, 1164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 168, 1174, 1173, 1172, 1171, 1170, 1169, 1168, 1167, 1162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 1174, 1173, 1172, 1171, 1170, 1169, 1168, 1167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 168, 1182, 1181, 1180, 1179, 1178, 1177, 1176, 1175, 1163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 1182, 1181, 1180, 1179, 1178, 1177, 1176, 1175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "lives_display_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 555, 1183, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1185, 765, 1335, 555 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "livevga.clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "livevga clk"
          }
        },
        "livevga.display": {
          "hide_name": 0,
          "bits": [ 1156 ],
          "attributes": {
            "hdlname": "livevga display"
          }
        },
        "livevga.lives_col": {
          "hide_name": 0,
          "bits": [ 103, 102, 105, 106, 104, 42, 44, 45, 212, 211 ],
          "attributes": {
            "hdlname": "livevga lives_col"
          }
        },
        "livevga.lives_row": {
          "hide_name": 0,
          "bits": [ 28, 29, 26, 27, 24, 22, 33, 32, 31, 30 ],
          "attributes": {
            "hdlname": "livevga lives_row"
          }
        },
        "livevga.livescount": {
          "hide_name": 0,
          "bits": [ 755, 756 ],
          "attributes": {
            "hdlname": "livevga livescount"
          }
        },
        "livevga:48": {
          "hide_name": 0,
          "bits": [ 1156 ],
          "attributes": {
          }
        },
        "nes_clock": {
          "hide_name": 0,
          "bits": [ "z" ],
          "attributes": {
          }
        },
        "nes_data": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "nes_latch": {
          "hide_name": 0,
          "bits": [ "z" ],
          "attributes": {
          }
        },
        "paddle_display": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
          }
        },
        "paddle_display_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1186 ],
          "attributes": {
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1187, 95, 1188, 1189 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1209, 1207, 1205, 1203, 1201, 1199, 1197, 1195, 1191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 1209, 1207, 1205, 1203, 1201, 1199, 1197, 1195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1140, 1210, 1208, 1206, 1204, 1202, 1200, 1198, 1196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 1140, 1217, 1216, 1215, 1214, 1213, 1212, 1211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 168, 1225, 1224, 1223, 1222, 1221, 1220, 1219, 1218, 1192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 1225, 1224, 1223, 1222, 1221, 1220, 1219, 1218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 94, 1230, 1229, 1228, 1227, 1226, 1193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 94, 1230, 1229, 1228, 1227, 1226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1245, 1243, 1241, 1239, 1237, 1235, 1233, 1231, 1194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 1245, 1243, 1241, 1239, 1237, 1235, 1233, 1231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1140, 1246, 1244, 1242, 1240, 1238, 1236, 1234, 1232 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 28, 29, 1140, 1190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1255, 1256, 1257, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1313, 1254, 1253, 1252, 1251, 1250, 1249, 1248, 1247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 1140, 1265, 1264, 1263, 1262, 1261, 1260, 1259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 42, 95, 104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1273, 1165, 40, 1270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 168, 1281, 1280, 1279, 1278, 1277, 1276, 1275, 1274, 1266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 1281, 1280, 1279, 1278, 1277, 1276, 1275, 1274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 604, 1289, 1288, 1287, 1286, 1285, 1284, 1283, 1282, 1267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 604, 1289, 1288, 1287, 1286, 1285, 1284, 1283, 1282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 604, 1297, 1296, 1295, 1294, 1293, 1292, 1291, 1290, 1268 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 604, 1297, 1296, 1295, 1294, 1293, 1292, 1291, 1290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 168, 1305, 1304, 1303, 1302, 1301, 1300, 1299, 1298, 1269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 1305, 1304, 1303, 1302, 1301, 1300, 1299, 1298 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddlevga.clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "paddlevga clk"
          }
        },
        "paddlevga.display": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
            "hdlname": "paddlevga display"
          }
        },
        "paddlevga.left": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "paddlevga left"
          }
        },
        "paddlevga.paddlex": {
          "hide_name": 0,
          "bits": [ "0", 1140, 1139, 1136, 1133, 1130, 1128, 1125, 1123, 1120 ],
          "attributes": {
            "hdlname": "paddlevga paddlex"
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1308 ],
          "attributes": {
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1309 ],
          "attributes": {
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1310 ],
          "attributes": {
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1311 ],
          "attributes": {
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1312 ],
          "attributes": {
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1313, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 4 5 6 7 8"
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1306 ],
          "attributes": {
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1140, 1316, 1318, 1133, 1130, 1315, 1324, 1314, 1321 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1140, 1139, 1136, 1327, 1326, 1128, 1324, 1314, 1120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "paddlevga.right": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "paddlevga right"
          }
        },
        "paddlevga.vga_col": {
          "hide_name": 0,
          "bits": [ 103, 102, 105, 106, 104, 42, 44, 45, 212, 211 ],
          "attributes": {
            "hdlname": "paddlevga vga_col"
          }
        },
        "paddlevga.vga_row": {
          "hide_name": 0,
          "bits": [ 28, 29, 26, 27, 24, 22, 33, 32, 31, 30 ],
          "attributes": {
            "hdlname": "paddlevga vga_row"
          }
        },
        "paddlevga:36": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
          }
        },
        "rgb": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16 ],
          "attributes": {
          }
        },
        "rgb_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1330 ],
          "attributes": {
          }
        },
        "rgb_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1332 ],
          "attributes": {
          }
        },
        "rgb_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1334 ],
          "attributes": {
          }
        },
        "rgb_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1336 ],
          "attributes": {
          }
        },
        "rgb_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1338 ],
          "attributes": {
          }
        },
        "rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 555, 1337, 1184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1328 ],
          "attributes": {
          }
        },
        "right": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "right_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 1140, 1349, 1348, 1347, 1346, 1345, 1344, 1343, 1341 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I0_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 1140, 1349, 1348, 1347, 1346, 1345, 1344, 1343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 1316, 1317, 1325, 1319, 1320, 1322, 1323, 1115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I0_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 1316, 1317, 1325, 1319, 1320, 1322, 1323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1094, 1351, 1352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 194, 1353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1342, 1355, 1350, 1092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 23, 1355, 197, 1356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 125, 1361, 1360, 1359, 1358, 197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 125, 1361, 1360, 1359, 1358 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 28, 1369, 1368, 1367, 1366, 1365, 1364, 1363, 1362, 1356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 28, 1369, 1368, 1367, 1366, 1365, 1364, 1363, 1362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1357, 1370, 1371 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 159, 205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1378, 1379, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 126, 1385, 1384, 1383, 1382, 1381, 1380, 1379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 126, 1385, 1384, 1383, 1382, 1381, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 180, 1376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 203, 187, 352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 169, 1394, 1393, 1392, 1391, 1390, 1389, 1388, 1386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 169, 1394, 1393, 1392, 1391, 1390, 1389, 1388 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 185, 1397, 1402, 1403 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 169, 1410, 1409, 1408, 1407, 1406, 1405, 1404, 1387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 169, 1410, 1409, 1408, 1407, 1406, 1405, 1404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1411, 1412, 1413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 93, 1419, 1418, 1417, 1416, 1415, 1414, 1412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 93, 1419, 1418, 1417, 1416, 1415, 1414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 92, 1423, 1422, 1421, 1420, 1413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 92, 1423, 1422, 1421, 1420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 168, 1431, 1430, 1429, 1428, 1427, 1426, 1425, 1424, 1372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 1431, 1430, 1429, 1428, 1427, 1426, 1425, 1424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1372, 1373, 1374, 1375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1271, 1432, 1164, 1433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 169, 1443, 1442, 1441, 1440, 1439, 1438, 1437, 1435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 169, 1443, 1442, 1441, 1440, 1439, 1438, 1437 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 168, 1451, 1450, 1449, 1448, 1447, 1446, 1445, 1444, 1436 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 1451, 1450, 1449, 1448, 1447, 1446, 1445, 1444 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 761, 762, 763, 764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 168, 1464, 1463, 1462, 1461, 1460, 1459, 1458, 1457, 1455 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 1464, 1463, 1462, 1461, 1460, 1459, 1458, 1457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1465, 1466, 1467, 1468 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 169, 1477, 1476, 1475, 1474, 1473, 1472, 1471, 1469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 169, 1477, 1476, 1475, 1474, 1473, 1472, 1471 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 168, 1485, 1484, 1483, 1482, 1481, 1480, 1479, 1478, 1470 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 1485, 1484, 1483, 1482, 1481, 1480, 1479, 1478 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 169, 1492, 1491, 1490, 1489, 1488, 1487, 1486, 1466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 169, 1492, 1491, 1490, 1489, 1488, 1487, 1486 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 168, 1500, 1499, 1498, 1497, 1496, 1495, 1494, 1493, 1467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 1500, 1499, 1498, 1497, 1496, 1495, 1494, 1493 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 169, 1507, 1506, 1505, 1504, 1503, 1502, 1501, 1453 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 169, 1507, 1506, 1505, 1504, 1503, 1502, 1501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 168, 1515, 1514, 1513, 1512, 1511, 1510, 1509, 1508, 1454 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 1515, 1514, 1513, 1512, 1511, 1510, 1509, 1508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 168, 1523, 1522, 1521, 1520, 1519, 1518, 1517, 1516, 1433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 1523, 1522, 1521, 1520, 1519, 1518, 1517, 1516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 168, 1531, 1530, 1529, 1528, 1527, 1526, 1525, 1524, 1374 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 1531, 1530, 1529, 1528, 1527, 1526, 1525, 1524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1773, 1375, 1774, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1532, 1434, 2150, 2151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 168, 1541, 1540, 1539, 1538, 1537, 1536, 1535, 1534, 1533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 1541, 1540, 1539, 1538, 1537, 1536, 1535, 1534 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 37, 997, 38 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 24, 22, 997, 35 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 27, 1589, 26, 1542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 1542, 183, 1543, 1544 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 26, 1552, 1551, 1550, 1549, 1548, 1547, 1545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 26, 1552, 1551, 1550, 1549, 1548, 1547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 29, 1559, 1558, 1557, 1556, 1555, 1554, 1553, 1546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 29, 1559, 1558, 1557, 1556, 1555, 1554, 1553 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1158, 1159, 1160 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 24, 1568, 1567, 1566, 1565, 1563 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 24, 1568, 1567, 1566, 1565 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 29, 1575, 1574, 1573, 1572, 1571, 1570, 1569, 1564 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 29, 1575, 1574, 1573, 1572, 1571, 1570, 1569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 604, 1583, 1582, 1581, 1580, 1579, 1578, 1577, 1576, 1560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 604, 1583, 1582, 1581, 1580, 1579, 1578, 1577, 1576 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 27, 1588, 1587, 1586, 1585, 1584, 1561 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 27, 1588, 1587, 1586, 1585, 1584 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 1543, 1589, 1590, 2088 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1562, 555, 1563, 1564 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1307 ],
          "attributes": {
          }
        },
        "row": {
          "hide_name": 0,
          "bits": [ 28, 29, 26, 27, 24, 22, 33, 32, 31, 30 ],
          "attributes": {
          }
        },
        "start": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "start_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 531, 557, 380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "start_SB_LUT4_I2_1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 544, 532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay": {
          "hide_name": 0,
          "bits": [ 1339, 1337, 1335, 1333, 1331, 1340 ],
          "attributes": {
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 186, 1397, 1594 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1595 ],
          "attributes": {
          }
        },
        "startdisplay_SB_DFFESS_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1371, 191, 1596, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1599 ],
          "attributes": {
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1601, 354, 185, 1403 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1602, 1603, 1604, 1396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1606, 1607, 1605, 1748 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1612, 1613, 1614, 1615 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1616, 1617, 1618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 103, 630, 745, 743, 744, 1642, 1640, 1633, 1630, 1631, 1638, 1637, 1635, 1636, 1648, 1647, 1646, 1645, 1627, 1613 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 604, 606, 126, 27, 1644, 1643, 1641, 1634, 1632, 1639, 1628, 1628, 1628, 1628, 1628, 1628, 1628, 1628, 1628 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 27, 1652, 1651, 1650, 1649, 1629, 1628 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 103, 1679, 1677, 1675, 1673, 1671, 1669, 1658, 1655, 1656, 1667, 1666, 1665, 1664, 1663, 1662, 1660, 1661, 1653, 1614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 103, 1679, 1677, 1675, 1673, 1671, 1669, 1658, 1655, 1656, 1667, 1666, 1665, 1664, 1663, 1662, 1660, 1661, 1653 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 28, 1680, 1678, 1676, 1674, 1672, 1670, 1659, 1657, 1668, 1654, 1654, 1654, 1654, 1654, 1654, 1654, 1654, 1654 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "0", 28, 1688, 1687, 1686, 1685, 1684, 1683, 1682, 1681, 1654 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 631, 655, 653, 651, 649, 647, 645, 635, 632, 633, 644, 643, 642, 641, 640, 637, 638, 658, 1615 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1608, 1609, 1610, 1611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 604, 606, 126, 27, 1707, 1706, 1704, 1697, 1698, 1700, 2197, 2197, 2197, 2197, 2197, 2197, 2197, 2197, 2197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23",
            "unused_bits": "10 11 12 13 14 15 16 17 18"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 127, 1705, 1703, 1702, 1701, 1699, 1708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1619, 1620, 1621, 1622 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "1", 604, 1692, 1626, 1624, 1625, 1691, 1690, 1689, 1623, 1693, 2198, 2198, 2198, 2198, 2198, 2198, 2198, 2198, 2198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23",
            "unused_bits": "11 12 13 14 15 16 17 18 19"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1619, 1694, 1695, 1696 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1732, 1731, 1730, 1725, 1723, 1721, 1719, 1713, 1710, 1711, 1718, 1717, 1715, 1716, 1729, 1728, 1727, 1709, 1611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 28, 29, 26, 127, 1726, 1724, 1722, 1720, 1714, 1712, 1708, 1708, 1708, 1708, 1708, 1708, 1708, 1708, 1708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 1732, 1731, 1730, 1725, 1723, 1721, 1719, 1713, 1710, 1711, 1718, 1717, 1715, 1716, 1729, 1728, 1727, 1709 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 606, 1739, 1738, 1737, 1736, 1735, 1734, 1733, 1605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 606, 1739, 1738, 1737, 1736, 1735, 1734, 1733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 606, 1747, 1746, 1745, 1744, 1743, 1742, 1741, 1740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 606, 1747, 1746, 1745, 1744, 1743, 1742, 1741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 181, 182, 183, 184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1604, 353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 606, 1755, 1754, 1753, 1752, 1751, 1750, 1749, 353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 606, 1755, 1754, 1753, 1752, 1751, 1750, 1749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1748, 1605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 199, 200, 201, 202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 169, 1766, 1765, 1764, 1763, 1762, 1761, 1760, 1757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 169, 1766, 1765, 1764, 1763, 1762, 1761, 1760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 126, 1772, 1771, 1770, 1769, 1768, 1767, 1758 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 126, 1772, 1771, 1770, 1769, 1768, 1767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 606, 1781, 1780, 1779, 1778, 1777, 1776, 1775, 1773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 606, 1781, 1780, 1779, 1778, 1777, 1776, 1775 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 606, 1788, 1787, 1786, 1785, 1784, 1783, 1782, 1774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 606, 1788, 1787, 1786, 1785, 1784, 1783, 1782 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1756, 1757, 1758, 1759 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 73, 1793, 1792, 1791, 1789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 73, 1793, 1792, 1791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 185, 1403, 1790, 1401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1794, 1795, 1796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 169, 1808, 1807, 1806, 1805, 1804, 1803, 1802, 1797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 169, 1808, 1807, 1806, 1805, 1804, 1803, 1802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 606, 1815, 1814, 1813, 1812, 1811, 1810, 1809, 1798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 606, 1815, 1814, 1813, 1812, 1811, 1810, 1809 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 94, 1820, 1819, 1818, 1817, 1816, 1799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 94, 1820, 1819, 1818, 1817, 1816 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1398, 1399, 1400, 1401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1821, 1372, 1597, 353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1822, 1823, 1824, 1825 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 26, 1826, 1827, 27 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ "1", 417, 1828, 1842, 1840, 1838, 1836, 1834, 1832, 1830 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 404, 1841, 1839, 1837, 1835, 1833, 1831, 1829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 373, 374, 375, 376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 103, 1846, 1847, 1848 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ "1", 526, 1867, 1866, 1854, 1863, 1861, 1853, 1858, 1856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", "0", 459, 1865, 1864, 1862, 1860, 1859, 1857, 1855 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 103, 1886, 1884, 1882, 1880, 1878, 1876, 1874, 1872, 1868 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 103, 1886, 1884, 1882, 1880, 1878, 1876, 1874, 1872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 526, 455, 1885, 1883, 1881, 1879, 1877, 1875, 1873 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 455, 1892, 1891, 1890, 1889, 1888, 1887 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 28, 1900, 1899, 1898, 1897, 1896, 1895, 1894, 1893, 1869 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 28, 1900, 1899, 1898, 1897, 1896, 1895, 1894, 1893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 28, 1915, 1913, 1911, 1909, 1907, 1905, 1903, 1901, 1870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 28, 1915, 1913, 1911, 1909, 1907, 1905, 1903, 1901 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 404, 1916, 1914, 1912, 1910, 1908, 1906, 1904, 1902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 103, 1931, 1929, 1927, 1925, 1923, 1921, 1919, 1917, 1871 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 103, 1931, 1929, 1927, 1925, 1923, 1921, 1919, 1917 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 459, 1932, 1930, 1928, 1926, 1924, 1922, 1920, 1918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1849, 1850, 1851, 1852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1800, 181, 1033, 1801 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1843, 1844, 1845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 1933, 183, 1826 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 362, 363, 65 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 1272, 1934 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 45, 212, 1271, 1935 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 606, 1942, 1941, 1940, 1939, 1938, 1937, 1936, 1824 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 606, 1942, 1941, 1940, 1939, 1938, 1937, 1936 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 126, 1948, 1947, 1946, 1945, 1944, 1943, 1825 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 126, 1948, 1947, 1946, 1945, 1944, 1943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 194, 1597, 1598 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 127, 1955, 1954, 1953, 1952, 1951, 1949 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 127, 1955, 1954, 1953, 1952, 1951 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1949, 1950 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 606, 1963, 1962, 1961, 1960, 1959, 1958, 1957, 1956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 606, 1963, 1962, 1961, 1960, 1959, 1958, 1957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 126, 1972, 1971, 1970, 1969, 1968, 1967, 1964 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 126, 1972, 1971, 1970, 1969, 1968, 1967 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1988, 1999, 1997, 1995, 1993, 1991, 1989, 1980, 1977, 1978, 1987, 1986, 1985, 1984, 1982, 1983, 1975, 1973 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 1988, 1999, 1997, 1995, 1993, 1991, 1989, 1980, 1977, 1978, 1987, 1986, 1985, 1984, 1982, 1983, 1975 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 28, 2001, 2000, 1998, 1996, 1994, 1992, 1990, 1981, 1979, 1976, 1976, 1976, 1976, 1976, 1976, 1976, 1976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 28, 2009, 2008, 2007, 2006, 2005, 2004, 2003, 2002, 1976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 2033, 2032, 2031, 2030, 2024, 2022, 2020, 2016, 2013, 2014, 2018, 2019, 2029, 2028, 2027, 2026, 2010, 1974 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 28, 29, 26, 27, 125, 2025, 2023, 2021, 2017, 2015, 2011, 2011, 2011, 2011, 2011, 2011, 2011, 2011 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 2033, 2032, 2031, 2030, 2024, 2022, 2020, 2016, 2013, 2014, 2018, 2019, 2029, 2028, 2027, 2026, 2010 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 125, 2036, 2035, 2034, 2012, 2011 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 606, 2043, 2042, 2041, 2040, 2039, 2038, 2037, 1965 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 606, 2043, 2042, 2041, 2040, 2039, 2038, 2037 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 2044, 1375, 1965, 1964 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 168, 2055, 2054, 2053, 2052, 2051, 2050, 2049, 2048, 2045 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 2055, 2054, 2053, 2052, 2051, 2050, 2049, 2048 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 604, 2063, 2062, 2061, 2060, 2059, 2058, 2057, 2056, 2046 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 604, 2063, 2062, 2061, 2060, 2059, 2058, 2057, 2056 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 606, 2070, 2069, 2068, 2067, 2066, 2065, 2064, 2047 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 606, 2070, 2069, 2068, 2067, 2066, 2065, 2064 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 127, 2075, 2074, 2073, 2072, 2071, 1966 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 127, 2075, 2074, 2073, 2072, 2071 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2076 ],
          "attributes": {
          }
        },
        "startdisplay_SB_DFFESS_Q_5_S": {
          "hide_name": 0,
          "bits": [ 1600 ],
          "attributes": {
          }
        },
        "startdisplay_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
          }
        },
        "startdisplay_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 1593 ],
          "attributes": {
          }
        },
        "startvga.clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "startvga clk"
          }
        },
        "startvga.sdisplay": {
          "hide_name": 0,
          "bits": [ 1339, 1337, 1335, 1333, 1331, 1340 ],
          "attributes": {
            "hdlname": "startvga sdisplay"
          }
        },
        "startvga.sscreen_col": {
          "hide_name": 0,
          "bits": [ 103, 102, 105, 106, 104, 42, 44, 45, 212, 211 ],
          "attributes": {
            "hdlname": "startvga sscreen_col"
          }
        },
        "startvga.sscreen_row": {
          "hide_name": 0,
          "bits": [ 28, 29, 26, 27, 24, 22, 33, 32, 31, 30 ],
          "attributes": {
            "hdlname": "startvga sscreen_row"
          }
        },
        "startvga:51": {
          "hide_name": 0,
          "bits": [ 1339, 1337, 1335, 1333, 1331, 1340 ],
          "attributes": {
          }
        },
        "valid1": {
          "hide_name": 0,
          "bits": [ 2078 ],
          "attributes": {
          }
        },
        "valid1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2077 ],
          "attributes": {
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 99, 100, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 99, 2079, 2080, 2081 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 42, 104, 2082, 2113 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 2083, 2082, 2084, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 28, 2096, 2095, 2094, 2093, 2092, 2091, 2090, 2089, 2088 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 28, 2096, 2095, 2094, 2093, 2092, 2091, 2090, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 168, 2104, 2103, 2102, 2101, 2100, 2099, 2098, 2097, 2086 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 2104, 2103, 2102, 2101, 2100, 2099, 2098, 2097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 168, 2112, 2111, 2110, 2109, 2108, 2107, 2106, 2105, 2087 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 2112, 2111, 2110, 2109, 2108, 2107, 2106, 2105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 188, 1377, 197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 42, 2113 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 881, 882, 883, 845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2114, 773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 2115, 773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 985, 996, 987, 856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 105, 1271, 2116, 106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 916, 852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2117, 2118, 37, 2119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1008, 1002, 38, 2122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2120, 2121, 38 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 769, 770, 771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2125, 773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 841, 1022, 1019, 1023 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2126, 2127, 37, 2128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1039, 49, 38, 2131 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2129, 2130, 38 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2123, 773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 841, 921, 914, 922 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2132, 2133, 37, 2134 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 936, 930, 38, 2137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2135, 2136, 38 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2124, 773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 841, 858, 842, 859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2138, 2139, 37, 2140 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 868, 861, 38, 2143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2141, 2142, 38 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2144, 2145, 37, 2146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 904, 898, 38, 2149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2147, 2148, 38 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 30, 1354, 1033, 31 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 844, 1452, 1455, 1456 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 169, 2158, 2157, 2156, 2155, 2154, 2153, 2152, 2150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 169, 2158, 2157, 2156, 2155, 2154, 2153, 2152 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 168, 2166, 2165, 2164, 2163, 2162, 2161, 2160, 2159, 2151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 2166, 2165, 2164, 2163, 2162, 2161, 2160, 2159 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 555, 1591, 1092, 1543 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 24, 1827, 182, 22 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1271, 1272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1273, 98, 1532, 1533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 32, 2167, 2080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 32, 2167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 168, 2175, 2174, 2173, 2172, 2171, 2170, 2169, 2168, 2081 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 168, 2175, 2174, 2173, 2172, 2171, 2170, 2169, 2168 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 169, 93, 94, 92, 90, 88, 86, 84, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "valid1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1329 ],
          "attributes": {
          }
        },
        "vel": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
          }
        },
        "vga1.c": {
          "hide_name": 0,
          "bits": [ 103, 102, 105, 106, 104, 42, 44, 45, 212, 211 ],
          "attributes": {
            "hdlname": "vga1 c"
          }
        },
        "vga1.clk_in1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "vga1 clk_in1"
          }
        },
        "vga1.clk_locked1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "vga1 clk_locked1"
          }
        },
        "vga1.clk_out1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "vga1 clk_out1"
          }
        },
        "vga1.column": {
          "hide_name": 0,
          "bits": [ 103, 102, 105, 106, 104, 42, 44, 45, 212, 211 ],
          "attributes": {
            "hdlname": "vga1 column"
          }
        },
        "vga1.hsync": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "vga1 hsync"
          }
        },
        "vga1.pll1.clk_in": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "vga1 pll1 clk_in"
          }
        },
        "vga1.pll1.clk_locked": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "vga1 pll1 clk_locked"
          }
        },
        "vga1.pll1.clk_out": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "vga1 pll1 clk_out"
          }
        },
        "vga1.pll1:169": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "vga1 pll1:169"
          }
        },
        "vga1.pll1:170": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "vga1 pll1:170"
          }
        },
        "vga1.r": {
          "hide_name": 0,
          "bits": [ 28, 29, 26, 27, 24, 22, 33, 32, 31, 30 ],
          "attributes": {
            "hdlname": "vga1 r"
          }
        },
        "vga1.row": {
          "hide_name": 0,
          "bits": [ 28, 29, 26, 27, 24, 22, 33, 32, 31, 30 ],
          "attributes": {
            "hdlname": "vga1 row"
          }
        },
        "vga1.valid": {
          "hide_name": 0,
          "bits": [ 2078 ],
          "attributes": {
            "hdlname": "vga1 valid"
          }
        },
        "vga1.vsync": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "vga1 vsync"
          }
        },
        "vga1:15": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "vga1:16": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "vga1:17": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "vga1:18": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "vga1:19": {
          "hide_name": 0,
          "bits": [ 2078 ],
          "attributes": {
          }
        },
        "vga1:20": {
          "hide_name": 0,
          "bits": [ 28, 29, 26, 27, 24, 22, 33, 32, 31, 30 ],
          "attributes": {
          }
        },
        "vga1:21": {
          "hide_name": 0,
          "bits": [ 103, 102, 105, 106, 104, 42, 44, 45, 212, 211 ],
          "attributes": {
          }
        }
      }
    }
  }
}
