#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Mon Mar 25 13:19:03 2024
# Process ID: 25828
# Current directory: C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.runs/synth_1
# Command line: vivado.exe -log top_demo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_demo.tcl
# Log file: C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.runs/synth_1/top_demo.vds
# Journal file: C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.runs/synth_1\vivado.jou
# Running On: CEAT-ENDV350-09, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 68426 MB
#-----------------------------------------------------------
source top_demo.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.348 ; gain = 158.996
Command: synth_design -top top_demo -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10304
INFO: [Synth 8-11241] undeclared symbol 'clk', assumed default net type 'wire' [C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:49]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2348.820 ; gain = 410.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_demo' [C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/cumccor/Documents/Lab-3/Lab3/SV/fsm.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (0#1) [C:/Users/cumccor/Documents/Lab-3/Lab3/SV/fsm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/segment_driver.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/segment_driver.sv:63]
INFO: [Synth 8-6157] synthesizing module 'digit2segments' [C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/digit2segments.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'digit2segments' (0#1) [C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (0#1) [C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/segment_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_demo' (0#1) [C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:23]
WARNING: [Synth 8-87] always_comb on 'y_reg' did not result in combinational logic [C:/Users/cumccor/Documents/Lab-3/Lab3/SV/fsm.sv:27]
WARNING: [Synth 8-3848] Net clk in module/entity top_demo does not have driver. [C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:49]
WARNING: [Synth 8-7129] Port led[7] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module top_demo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2439.141 ; gain = 500.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2457.047 ; gain = 518.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2457.047 ; gain = 518.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2457.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2539.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2539.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM'
INFO: [Synth 8-802] inferred FSM for state register 'CURRENT_STATE_reg' in module 'segment_driver'
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [C:/Users/cumccor/Documents/Lab-3/Lab3/SV/fsm.sv:27]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                       0000000001 |                             0000
                      S1 |                       0000000010 |                             0001
                      S2 |                       0000000100 |                             0010
                      S3 |                       0000001000 |                             0011
                      S4 |                       0000010000 |                             0100
                      S5 |                       0000100000 |                             0101
                      S6 |                       0001000000 |                             0110
                      S7 |                       0010000000 |                             0111
                      S8 |                       0100000000 |                             1000
                      S9 |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              DIGIT_ZERO |                               00 |                               00
               DIGIT_ONE |                               01 |                               01
               DIGIT_TWO |                               10 |                               10
             DIGIT_THREE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURRENT_STATE_reg' using encoding 'sequential' in module 'segment_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	  10 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[7] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module top_demo is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (dut/y_reg[5]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/y_reg[4]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/y_reg[3]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/y_reg[2]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/y_reg[1]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/y_reg[0]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/FSM_onehot_state_reg[9]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/FSM_onehot_state_reg[8]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/FSM_onehot_state_reg[7]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/FSM_onehot_state_reg[6]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/FSM_onehot_state_reg[5]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/FSM_onehot_state_reg[4]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/FSM_onehot_state_reg[3]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/FSM_onehot_state_reg[2]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/FSM_onehot_state_reg[1]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (dut/FSM_onehot_state_reg[0]) is unused and will be removed from module top_demo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT3   |     2|
|6     |LUT4   |     3|
|7     |LUT5   |     1|
|8     |LUT6   |     9|
|9     |FDRE   |    19|
|10    |IBUF   |     8|
|11    |OBUF   |    18|
|12    |OBUFT  |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2539.473 ; gain = 601.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2539.473 ; gain = 518.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2539.473 ; gain = 601.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2539.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 15bc95a8
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2539.473 ; gain = 1034.125
INFO: [Common 17-1381] The checkpoint 'C:/Users/cumccor/Documents/Lab-3/Lab3/Vivado/Lab1/Lab1.runs/synth_1/top_demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_demo_utilization_synth.rpt -pb top_demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 13:19:58 2024...
