
STM32L010RBT6_ADC_Vref.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087d4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  08008898  08008898  00009898  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d54  08008d54  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008d54  08008d54  00009d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d5c  08008d5c  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d5c  08008d5c  00009d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008d60  08008d60  00009d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008d64  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000298  200001d4  08008f38  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000046c  08008f38  0000a46c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000099c2  00000000  00000000  0000a1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001acd  00000000  00000000  00013bbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000858  00000000  00000000  00015690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000065e  00000000  00000000  00015ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012311  00000000  00000000  00016546  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ab01  00000000  00000000  00028857  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006bab6  00000000  00000000  00033358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009ee0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e7c  00000000  00000000  0009ee54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000a1cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800887c 	.word	0x0800887c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800887c 	.word	0x0800887c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fb67 	bl	8001b10 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 faab 	bl	80019a8 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fb59 	bl	8001b10 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fb4f 	bl	8001b10 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fad5 	bl	8001a30 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 facb 	bl	8001a30 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	@ (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	@ (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f806 	bl	80004e8 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			@ (mov r8, r8)

080004e8 <__udivmoddi4>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	4657      	mov	r7, sl
 80004ec:	464e      	mov	r6, r9
 80004ee:	4645      	mov	r5, r8
 80004f0:	46de      	mov	lr, fp
 80004f2:	b5e0      	push	{r5, r6, r7, lr}
 80004f4:	0004      	movs	r4, r0
 80004f6:	000d      	movs	r5, r1
 80004f8:	4692      	mov	sl, r2
 80004fa:	4699      	mov	r9, r3
 80004fc:	b083      	sub	sp, #12
 80004fe:	428b      	cmp	r3, r1
 8000500:	d830      	bhi.n	8000564 <__udivmoddi4+0x7c>
 8000502:	d02d      	beq.n	8000560 <__udivmoddi4+0x78>
 8000504:	4649      	mov	r1, r9
 8000506:	4650      	mov	r0, sl
 8000508:	f002 fb76 	bl	8002bf8 <__clzdi2>
 800050c:	0029      	movs	r1, r5
 800050e:	0006      	movs	r6, r0
 8000510:	0020      	movs	r0, r4
 8000512:	f002 fb71 	bl	8002bf8 <__clzdi2>
 8000516:	1a33      	subs	r3, r6, r0
 8000518:	4698      	mov	r8, r3
 800051a:	3b20      	subs	r3, #32
 800051c:	d434      	bmi.n	8000588 <__udivmoddi4+0xa0>
 800051e:	469b      	mov	fp, r3
 8000520:	4653      	mov	r3, sl
 8000522:	465a      	mov	r2, fp
 8000524:	4093      	lsls	r3, r2
 8000526:	4642      	mov	r2, r8
 8000528:	001f      	movs	r7, r3
 800052a:	4653      	mov	r3, sl
 800052c:	4093      	lsls	r3, r2
 800052e:	001e      	movs	r6, r3
 8000530:	42af      	cmp	r7, r5
 8000532:	d83b      	bhi.n	80005ac <__udivmoddi4+0xc4>
 8000534:	42af      	cmp	r7, r5
 8000536:	d100      	bne.n	800053a <__udivmoddi4+0x52>
 8000538:	e079      	b.n	800062e <__udivmoddi4+0x146>
 800053a:	465b      	mov	r3, fp
 800053c:	1ba4      	subs	r4, r4, r6
 800053e:	41bd      	sbcs	r5, r7
 8000540:	2b00      	cmp	r3, #0
 8000542:	da00      	bge.n	8000546 <__udivmoddi4+0x5e>
 8000544:	e076      	b.n	8000634 <__udivmoddi4+0x14c>
 8000546:	2200      	movs	r2, #0
 8000548:	2300      	movs	r3, #0
 800054a:	9200      	str	r2, [sp, #0]
 800054c:	9301      	str	r3, [sp, #4]
 800054e:	2301      	movs	r3, #1
 8000550:	465a      	mov	r2, fp
 8000552:	4093      	lsls	r3, r2
 8000554:	9301      	str	r3, [sp, #4]
 8000556:	2301      	movs	r3, #1
 8000558:	4642      	mov	r2, r8
 800055a:	4093      	lsls	r3, r2
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	e029      	b.n	80005b4 <__udivmoddi4+0xcc>
 8000560:	4282      	cmp	r2, r0
 8000562:	d9cf      	bls.n	8000504 <__udivmoddi4+0x1c>
 8000564:	2200      	movs	r2, #0
 8000566:	2300      	movs	r3, #0
 8000568:	9200      	str	r2, [sp, #0]
 800056a:	9301      	str	r3, [sp, #4]
 800056c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <__udivmoddi4+0x8e>
 8000572:	601c      	str	r4, [r3, #0]
 8000574:	605d      	str	r5, [r3, #4]
 8000576:	9800      	ldr	r0, [sp, #0]
 8000578:	9901      	ldr	r1, [sp, #4]
 800057a:	b003      	add	sp, #12
 800057c:	bcf0      	pop	{r4, r5, r6, r7}
 800057e:	46bb      	mov	fp, r7
 8000580:	46b2      	mov	sl, r6
 8000582:	46a9      	mov	r9, r5
 8000584:	46a0      	mov	r8, r4
 8000586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000588:	4642      	mov	r2, r8
 800058a:	469b      	mov	fp, r3
 800058c:	2320      	movs	r3, #32
 800058e:	1a9b      	subs	r3, r3, r2
 8000590:	4652      	mov	r2, sl
 8000592:	40da      	lsrs	r2, r3
 8000594:	4641      	mov	r1, r8
 8000596:	0013      	movs	r3, r2
 8000598:	464a      	mov	r2, r9
 800059a:	408a      	lsls	r2, r1
 800059c:	0017      	movs	r7, r2
 800059e:	4642      	mov	r2, r8
 80005a0:	431f      	orrs	r7, r3
 80005a2:	4653      	mov	r3, sl
 80005a4:	4093      	lsls	r3, r2
 80005a6:	001e      	movs	r6, r3
 80005a8:	42af      	cmp	r7, r5
 80005aa:	d9c3      	bls.n	8000534 <__udivmoddi4+0x4c>
 80005ac:	2200      	movs	r2, #0
 80005ae:	2300      	movs	r3, #0
 80005b0:	9200      	str	r2, [sp, #0]
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	4643      	mov	r3, r8
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d0d8      	beq.n	800056c <__udivmoddi4+0x84>
 80005ba:	07fb      	lsls	r3, r7, #31
 80005bc:	0872      	lsrs	r2, r6, #1
 80005be:	431a      	orrs	r2, r3
 80005c0:	4646      	mov	r6, r8
 80005c2:	087b      	lsrs	r3, r7, #1
 80005c4:	e00e      	b.n	80005e4 <__udivmoddi4+0xfc>
 80005c6:	42ab      	cmp	r3, r5
 80005c8:	d101      	bne.n	80005ce <__udivmoddi4+0xe6>
 80005ca:	42a2      	cmp	r2, r4
 80005cc:	d80c      	bhi.n	80005e8 <__udivmoddi4+0x100>
 80005ce:	1aa4      	subs	r4, r4, r2
 80005d0:	419d      	sbcs	r5, r3
 80005d2:	2001      	movs	r0, #1
 80005d4:	1924      	adds	r4, r4, r4
 80005d6:	416d      	adcs	r5, r5
 80005d8:	2100      	movs	r1, #0
 80005da:	3e01      	subs	r6, #1
 80005dc:	1824      	adds	r4, r4, r0
 80005de:	414d      	adcs	r5, r1
 80005e0:	2e00      	cmp	r6, #0
 80005e2:	d006      	beq.n	80005f2 <__udivmoddi4+0x10a>
 80005e4:	42ab      	cmp	r3, r5
 80005e6:	d9ee      	bls.n	80005c6 <__udivmoddi4+0xde>
 80005e8:	3e01      	subs	r6, #1
 80005ea:	1924      	adds	r4, r4, r4
 80005ec:	416d      	adcs	r5, r5
 80005ee:	2e00      	cmp	r6, #0
 80005f0:	d1f8      	bne.n	80005e4 <__udivmoddi4+0xfc>
 80005f2:	9800      	ldr	r0, [sp, #0]
 80005f4:	9901      	ldr	r1, [sp, #4]
 80005f6:	465b      	mov	r3, fp
 80005f8:	1900      	adds	r0, r0, r4
 80005fa:	4169      	adcs	r1, r5
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	db24      	blt.n	800064a <__udivmoddi4+0x162>
 8000600:	002b      	movs	r3, r5
 8000602:	465a      	mov	r2, fp
 8000604:	4644      	mov	r4, r8
 8000606:	40d3      	lsrs	r3, r2
 8000608:	002a      	movs	r2, r5
 800060a:	40e2      	lsrs	r2, r4
 800060c:	001c      	movs	r4, r3
 800060e:	465b      	mov	r3, fp
 8000610:	0015      	movs	r5, r2
 8000612:	2b00      	cmp	r3, #0
 8000614:	db2a      	blt.n	800066c <__udivmoddi4+0x184>
 8000616:	0026      	movs	r6, r4
 8000618:	409e      	lsls	r6, r3
 800061a:	0033      	movs	r3, r6
 800061c:	0026      	movs	r6, r4
 800061e:	4647      	mov	r7, r8
 8000620:	40be      	lsls	r6, r7
 8000622:	0032      	movs	r2, r6
 8000624:	1a80      	subs	r0, r0, r2
 8000626:	4199      	sbcs	r1, r3
 8000628:	9000      	str	r0, [sp, #0]
 800062a:	9101      	str	r1, [sp, #4]
 800062c:	e79e      	b.n	800056c <__udivmoddi4+0x84>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d8bc      	bhi.n	80005ac <__udivmoddi4+0xc4>
 8000632:	e782      	b.n	800053a <__udivmoddi4+0x52>
 8000634:	4642      	mov	r2, r8
 8000636:	2320      	movs	r3, #32
 8000638:	2100      	movs	r1, #0
 800063a:	1a9b      	subs	r3, r3, r2
 800063c:	2200      	movs	r2, #0
 800063e:	9100      	str	r1, [sp, #0]
 8000640:	9201      	str	r2, [sp, #4]
 8000642:	2201      	movs	r2, #1
 8000644:	40da      	lsrs	r2, r3
 8000646:	9201      	str	r2, [sp, #4]
 8000648:	e785      	b.n	8000556 <__udivmoddi4+0x6e>
 800064a:	4642      	mov	r2, r8
 800064c:	2320      	movs	r3, #32
 800064e:	1a9b      	subs	r3, r3, r2
 8000650:	002a      	movs	r2, r5
 8000652:	4646      	mov	r6, r8
 8000654:	409a      	lsls	r2, r3
 8000656:	0023      	movs	r3, r4
 8000658:	40f3      	lsrs	r3, r6
 800065a:	4644      	mov	r4, r8
 800065c:	4313      	orrs	r3, r2
 800065e:	002a      	movs	r2, r5
 8000660:	40e2      	lsrs	r2, r4
 8000662:	001c      	movs	r4, r3
 8000664:	465b      	mov	r3, fp
 8000666:	0015      	movs	r5, r2
 8000668:	2b00      	cmp	r3, #0
 800066a:	dad4      	bge.n	8000616 <__udivmoddi4+0x12e>
 800066c:	4642      	mov	r2, r8
 800066e:	002f      	movs	r7, r5
 8000670:	2320      	movs	r3, #32
 8000672:	0026      	movs	r6, r4
 8000674:	4097      	lsls	r7, r2
 8000676:	1a9b      	subs	r3, r3, r2
 8000678:	40de      	lsrs	r6, r3
 800067a:	003b      	movs	r3, r7
 800067c:	4333      	orrs	r3, r6
 800067e:	e7cd      	b.n	800061c <__udivmoddi4+0x134>

08000680 <__aeabi_fdiv>:
 8000680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000682:	4646      	mov	r6, r8
 8000684:	464f      	mov	r7, r9
 8000686:	46d6      	mov	lr, sl
 8000688:	0245      	lsls	r5, r0, #9
 800068a:	b5c0      	push	{r6, r7, lr}
 800068c:	0fc3      	lsrs	r3, r0, #31
 800068e:	0047      	lsls	r7, r0, #1
 8000690:	4698      	mov	r8, r3
 8000692:	1c0e      	adds	r6, r1, #0
 8000694:	0a6d      	lsrs	r5, r5, #9
 8000696:	0e3f      	lsrs	r7, r7, #24
 8000698:	d05b      	beq.n	8000752 <__aeabi_fdiv+0xd2>
 800069a:	2fff      	cmp	r7, #255	@ 0xff
 800069c:	d021      	beq.n	80006e2 <__aeabi_fdiv+0x62>
 800069e:	2380      	movs	r3, #128	@ 0x80
 80006a0:	00ed      	lsls	r5, r5, #3
 80006a2:	04db      	lsls	r3, r3, #19
 80006a4:	431d      	orrs	r5, r3
 80006a6:	2300      	movs	r3, #0
 80006a8:	4699      	mov	r9, r3
 80006aa:	469a      	mov	sl, r3
 80006ac:	3f7f      	subs	r7, #127	@ 0x7f
 80006ae:	0274      	lsls	r4, r6, #9
 80006b0:	0073      	lsls	r3, r6, #1
 80006b2:	0a64      	lsrs	r4, r4, #9
 80006b4:	0e1b      	lsrs	r3, r3, #24
 80006b6:	0ff6      	lsrs	r6, r6, #31
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d020      	beq.n	80006fe <__aeabi_fdiv+0x7e>
 80006bc:	2bff      	cmp	r3, #255	@ 0xff
 80006be:	d043      	beq.n	8000748 <__aeabi_fdiv+0xc8>
 80006c0:	2280      	movs	r2, #128	@ 0x80
 80006c2:	2000      	movs	r0, #0
 80006c4:	00e4      	lsls	r4, r4, #3
 80006c6:	04d2      	lsls	r2, r2, #19
 80006c8:	4314      	orrs	r4, r2
 80006ca:	3b7f      	subs	r3, #127	@ 0x7f
 80006cc:	4642      	mov	r2, r8
 80006ce:	1aff      	subs	r7, r7, r3
 80006d0:	464b      	mov	r3, r9
 80006d2:	4072      	eors	r2, r6
 80006d4:	2b0f      	cmp	r3, #15
 80006d6:	d900      	bls.n	80006da <__aeabi_fdiv+0x5a>
 80006d8:	e09d      	b.n	8000816 <__aeabi_fdiv+0x196>
 80006da:	4971      	ldr	r1, [pc, #452]	@ (80008a0 <__aeabi_fdiv+0x220>)
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	58cb      	ldr	r3, [r1, r3]
 80006e0:	469f      	mov	pc, r3
 80006e2:	2d00      	cmp	r5, #0
 80006e4:	d15a      	bne.n	800079c <__aeabi_fdiv+0x11c>
 80006e6:	2308      	movs	r3, #8
 80006e8:	4699      	mov	r9, r3
 80006ea:	3b06      	subs	r3, #6
 80006ec:	0274      	lsls	r4, r6, #9
 80006ee:	469a      	mov	sl, r3
 80006f0:	0073      	lsls	r3, r6, #1
 80006f2:	27ff      	movs	r7, #255	@ 0xff
 80006f4:	0a64      	lsrs	r4, r4, #9
 80006f6:	0e1b      	lsrs	r3, r3, #24
 80006f8:	0ff6      	lsrs	r6, r6, #31
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d1de      	bne.n	80006bc <__aeabi_fdiv+0x3c>
 80006fe:	2c00      	cmp	r4, #0
 8000700:	d13b      	bne.n	800077a <__aeabi_fdiv+0xfa>
 8000702:	2301      	movs	r3, #1
 8000704:	4642      	mov	r2, r8
 8000706:	4649      	mov	r1, r9
 8000708:	4072      	eors	r2, r6
 800070a:	4319      	orrs	r1, r3
 800070c:	290e      	cmp	r1, #14
 800070e:	d818      	bhi.n	8000742 <__aeabi_fdiv+0xc2>
 8000710:	4864      	ldr	r0, [pc, #400]	@ (80008a4 <__aeabi_fdiv+0x224>)
 8000712:	0089      	lsls	r1, r1, #2
 8000714:	5841      	ldr	r1, [r0, r1]
 8000716:	468f      	mov	pc, r1
 8000718:	4653      	mov	r3, sl
 800071a:	2b02      	cmp	r3, #2
 800071c:	d100      	bne.n	8000720 <__aeabi_fdiv+0xa0>
 800071e:	e0b8      	b.n	8000892 <__aeabi_fdiv+0x212>
 8000720:	2b03      	cmp	r3, #3
 8000722:	d06e      	beq.n	8000802 <__aeabi_fdiv+0x182>
 8000724:	4642      	mov	r2, r8
 8000726:	002c      	movs	r4, r5
 8000728:	2b01      	cmp	r3, #1
 800072a:	d140      	bne.n	80007ae <__aeabi_fdiv+0x12e>
 800072c:	2000      	movs	r0, #0
 800072e:	2400      	movs	r4, #0
 8000730:	05c0      	lsls	r0, r0, #23
 8000732:	4320      	orrs	r0, r4
 8000734:	07d2      	lsls	r2, r2, #31
 8000736:	4310      	orrs	r0, r2
 8000738:	bce0      	pop	{r5, r6, r7}
 800073a:	46ba      	mov	sl, r7
 800073c:	46b1      	mov	r9, r6
 800073e:	46a8      	mov	r8, r5
 8000740:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000742:	20ff      	movs	r0, #255	@ 0xff
 8000744:	2400      	movs	r4, #0
 8000746:	e7f3      	b.n	8000730 <__aeabi_fdiv+0xb0>
 8000748:	2c00      	cmp	r4, #0
 800074a:	d120      	bne.n	800078e <__aeabi_fdiv+0x10e>
 800074c:	2302      	movs	r3, #2
 800074e:	3fff      	subs	r7, #255	@ 0xff
 8000750:	e7d8      	b.n	8000704 <__aeabi_fdiv+0x84>
 8000752:	2d00      	cmp	r5, #0
 8000754:	d105      	bne.n	8000762 <__aeabi_fdiv+0xe2>
 8000756:	2304      	movs	r3, #4
 8000758:	4699      	mov	r9, r3
 800075a:	3b03      	subs	r3, #3
 800075c:	2700      	movs	r7, #0
 800075e:	469a      	mov	sl, r3
 8000760:	e7a5      	b.n	80006ae <__aeabi_fdiv+0x2e>
 8000762:	0028      	movs	r0, r5
 8000764:	f002 fa2a 	bl	8002bbc <__clzsi2>
 8000768:	2776      	movs	r7, #118	@ 0x76
 800076a:	1f43      	subs	r3, r0, #5
 800076c:	409d      	lsls	r5, r3
 800076e:	2300      	movs	r3, #0
 8000770:	427f      	negs	r7, r7
 8000772:	4699      	mov	r9, r3
 8000774:	469a      	mov	sl, r3
 8000776:	1a3f      	subs	r7, r7, r0
 8000778:	e799      	b.n	80006ae <__aeabi_fdiv+0x2e>
 800077a:	0020      	movs	r0, r4
 800077c:	f002 fa1e 	bl	8002bbc <__clzsi2>
 8000780:	1f43      	subs	r3, r0, #5
 8000782:	409c      	lsls	r4, r3
 8000784:	2376      	movs	r3, #118	@ 0x76
 8000786:	425b      	negs	r3, r3
 8000788:	1a1b      	subs	r3, r3, r0
 800078a:	2000      	movs	r0, #0
 800078c:	e79e      	b.n	80006cc <__aeabi_fdiv+0x4c>
 800078e:	2303      	movs	r3, #3
 8000790:	464a      	mov	r2, r9
 8000792:	431a      	orrs	r2, r3
 8000794:	4691      	mov	r9, r2
 8000796:	2003      	movs	r0, #3
 8000798:	33fc      	adds	r3, #252	@ 0xfc
 800079a:	e797      	b.n	80006cc <__aeabi_fdiv+0x4c>
 800079c:	230c      	movs	r3, #12
 800079e:	4699      	mov	r9, r3
 80007a0:	3b09      	subs	r3, #9
 80007a2:	27ff      	movs	r7, #255	@ 0xff
 80007a4:	469a      	mov	sl, r3
 80007a6:	e782      	b.n	80006ae <__aeabi_fdiv+0x2e>
 80007a8:	2803      	cmp	r0, #3
 80007aa:	d02c      	beq.n	8000806 <__aeabi_fdiv+0x186>
 80007ac:	0032      	movs	r2, r6
 80007ae:	0038      	movs	r0, r7
 80007b0:	307f      	adds	r0, #127	@ 0x7f
 80007b2:	2800      	cmp	r0, #0
 80007b4:	dd47      	ble.n	8000846 <__aeabi_fdiv+0x1c6>
 80007b6:	0763      	lsls	r3, r4, #29
 80007b8:	d004      	beq.n	80007c4 <__aeabi_fdiv+0x144>
 80007ba:	230f      	movs	r3, #15
 80007bc:	4023      	ands	r3, r4
 80007be:	2b04      	cmp	r3, #4
 80007c0:	d000      	beq.n	80007c4 <__aeabi_fdiv+0x144>
 80007c2:	3404      	adds	r4, #4
 80007c4:	0123      	lsls	r3, r4, #4
 80007c6:	d503      	bpl.n	80007d0 <__aeabi_fdiv+0x150>
 80007c8:	0038      	movs	r0, r7
 80007ca:	4b37      	ldr	r3, [pc, #220]	@ (80008a8 <__aeabi_fdiv+0x228>)
 80007cc:	3080      	adds	r0, #128	@ 0x80
 80007ce:	401c      	ands	r4, r3
 80007d0:	28fe      	cmp	r0, #254	@ 0xfe
 80007d2:	dcb6      	bgt.n	8000742 <__aeabi_fdiv+0xc2>
 80007d4:	01a4      	lsls	r4, r4, #6
 80007d6:	0a64      	lsrs	r4, r4, #9
 80007d8:	b2c0      	uxtb	r0, r0
 80007da:	e7a9      	b.n	8000730 <__aeabi_fdiv+0xb0>
 80007dc:	2480      	movs	r4, #128	@ 0x80
 80007de:	2200      	movs	r2, #0
 80007e0:	20ff      	movs	r0, #255	@ 0xff
 80007e2:	03e4      	lsls	r4, r4, #15
 80007e4:	e7a4      	b.n	8000730 <__aeabi_fdiv+0xb0>
 80007e6:	2380      	movs	r3, #128	@ 0x80
 80007e8:	03db      	lsls	r3, r3, #15
 80007ea:	421d      	tst	r5, r3
 80007ec:	d001      	beq.n	80007f2 <__aeabi_fdiv+0x172>
 80007ee:	421c      	tst	r4, r3
 80007f0:	d00b      	beq.n	800080a <__aeabi_fdiv+0x18a>
 80007f2:	2480      	movs	r4, #128	@ 0x80
 80007f4:	03e4      	lsls	r4, r4, #15
 80007f6:	432c      	orrs	r4, r5
 80007f8:	0264      	lsls	r4, r4, #9
 80007fa:	4642      	mov	r2, r8
 80007fc:	20ff      	movs	r0, #255	@ 0xff
 80007fe:	0a64      	lsrs	r4, r4, #9
 8000800:	e796      	b.n	8000730 <__aeabi_fdiv+0xb0>
 8000802:	4646      	mov	r6, r8
 8000804:	002c      	movs	r4, r5
 8000806:	2380      	movs	r3, #128	@ 0x80
 8000808:	03db      	lsls	r3, r3, #15
 800080a:	431c      	orrs	r4, r3
 800080c:	0264      	lsls	r4, r4, #9
 800080e:	0032      	movs	r2, r6
 8000810:	20ff      	movs	r0, #255	@ 0xff
 8000812:	0a64      	lsrs	r4, r4, #9
 8000814:	e78c      	b.n	8000730 <__aeabi_fdiv+0xb0>
 8000816:	016d      	lsls	r5, r5, #5
 8000818:	0160      	lsls	r0, r4, #5
 800081a:	4285      	cmp	r5, r0
 800081c:	d22d      	bcs.n	800087a <__aeabi_fdiv+0x1fa>
 800081e:	231b      	movs	r3, #27
 8000820:	2400      	movs	r4, #0
 8000822:	3f01      	subs	r7, #1
 8000824:	2601      	movs	r6, #1
 8000826:	0029      	movs	r1, r5
 8000828:	0064      	lsls	r4, r4, #1
 800082a:	006d      	lsls	r5, r5, #1
 800082c:	2900      	cmp	r1, #0
 800082e:	db01      	blt.n	8000834 <__aeabi_fdiv+0x1b4>
 8000830:	4285      	cmp	r5, r0
 8000832:	d301      	bcc.n	8000838 <__aeabi_fdiv+0x1b8>
 8000834:	1a2d      	subs	r5, r5, r0
 8000836:	4334      	orrs	r4, r6
 8000838:	3b01      	subs	r3, #1
 800083a:	2b00      	cmp	r3, #0
 800083c:	d1f3      	bne.n	8000826 <__aeabi_fdiv+0x1a6>
 800083e:	1e6b      	subs	r3, r5, #1
 8000840:	419d      	sbcs	r5, r3
 8000842:	432c      	orrs	r4, r5
 8000844:	e7b3      	b.n	80007ae <__aeabi_fdiv+0x12e>
 8000846:	2301      	movs	r3, #1
 8000848:	1a1b      	subs	r3, r3, r0
 800084a:	2b1b      	cmp	r3, #27
 800084c:	dd00      	ble.n	8000850 <__aeabi_fdiv+0x1d0>
 800084e:	e76d      	b.n	800072c <__aeabi_fdiv+0xac>
 8000850:	0021      	movs	r1, r4
 8000852:	379e      	adds	r7, #158	@ 0x9e
 8000854:	40d9      	lsrs	r1, r3
 8000856:	40bc      	lsls	r4, r7
 8000858:	000b      	movs	r3, r1
 800085a:	1e61      	subs	r1, r4, #1
 800085c:	418c      	sbcs	r4, r1
 800085e:	4323      	orrs	r3, r4
 8000860:	0759      	lsls	r1, r3, #29
 8000862:	d004      	beq.n	800086e <__aeabi_fdiv+0x1ee>
 8000864:	210f      	movs	r1, #15
 8000866:	4019      	ands	r1, r3
 8000868:	2904      	cmp	r1, #4
 800086a:	d000      	beq.n	800086e <__aeabi_fdiv+0x1ee>
 800086c:	3304      	adds	r3, #4
 800086e:	0159      	lsls	r1, r3, #5
 8000870:	d413      	bmi.n	800089a <__aeabi_fdiv+0x21a>
 8000872:	019b      	lsls	r3, r3, #6
 8000874:	2000      	movs	r0, #0
 8000876:	0a5c      	lsrs	r4, r3, #9
 8000878:	e75a      	b.n	8000730 <__aeabi_fdiv+0xb0>
 800087a:	231a      	movs	r3, #26
 800087c:	2401      	movs	r4, #1
 800087e:	1a2d      	subs	r5, r5, r0
 8000880:	e7d0      	b.n	8000824 <__aeabi_fdiv+0x1a4>
 8000882:	1e98      	subs	r0, r3, #2
 8000884:	4243      	negs	r3, r0
 8000886:	4158      	adcs	r0, r3
 8000888:	4240      	negs	r0, r0
 800088a:	0032      	movs	r2, r6
 800088c:	2400      	movs	r4, #0
 800088e:	b2c0      	uxtb	r0, r0
 8000890:	e74e      	b.n	8000730 <__aeabi_fdiv+0xb0>
 8000892:	4642      	mov	r2, r8
 8000894:	20ff      	movs	r0, #255	@ 0xff
 8000896:	2400      	movs	r4, #0
 8000898:	e74a      	b.n	8000730 <__aeabi_fdiv+0xb0>
 800089a:	2001      	movs	r0, #1
 800089c:	2400      	movs	r4, #0
 800089e:	e747      	b.n	8000730 <__aeabi_fdiv+0xb0>
 80008a0:	080088b4 	.word	0x080088b4
 80008a4:	080088f4 	.word	0x080088f4
 80008a8:	f7ffffff 	.word	0xf7ffffff

080008ac <__aeabi_fmul>:
 80008ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008ae:	464f      	mov	r7, r9
 80008b0:	4646      	mov	r6, r8
 80008b2:	46d6      	mov	lr, sl
 80008b4:	0044      	lsls	r4, r0, #1
 80008b6:	b5c0      	push	{r6, r7, lr}
 80008b8:	0246      	lsls	r6, r0, #9
 80008ba:	1c0f      	adds	r7, r1, #0
 80008bc:	0a76      	lsrs	r6, r6, #9
 80008be:	0e24      	lsrs	r4, r4, #24
 80008c0:	0fc5      	lsrs	r5, r0, #31
 80008c2:	2c00      	cmp	r4, #0
 80008c4:	d100      	bne.n	80008c8 <__aeabi_fmul+0x1c>
 80008c6:	e0da      	b.n	8000a7e <__aeabi_fmul+0x1d2>
 80008c8:	2cff      	cmp	r4, #255	@ 0xff
 80008ca:	d074      	beq.n	80009b6 <__aeabi_fmul+0x10a>
 80008cc:	2380      	movs	r3, #128	@ 0x80
 80008ce:	00f6      	lsls	r6, r6, #3
 80008d0:	04db      	lsls	r3, r3, #19
 80008d2:	431e      	orrs	r6, r3
 80008d4:	2300      	movs	r3, #0
 80008d6:	4699      	mov	r9, r3
 80008d8:	469a      	mov	sl, r3
 80008da:	3c7f      	subs	r4, #127	@ 0x7f
 80008dc:	027b      	lsls	r3, r7, #9
 80008de:	0a5b      	lsrs	r3, r3, #9
 80008e0:	4698      	mov	r8, r3
 80008e2:	007b      	lsls	r3, r7, #1
 80008e4:	0e1b      	lsrs	r3, r3, #24
 80008e6:	0fff      	lsrs	r7, r7, #31
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d074      	beq.n	80009d6 <__aeabi_fmul+0x12a>
 80008ec:	2bff      	cmp	r3, #255	@ 0xff
 80008ee:	d100      	bne.n	80008f2 <__aeabi_fmul+0x46>
 80008f0:	e08e      	b.n	8000a10 <__aeabi_fmul+0x164>
 80008f2:	4642      	mov	r2, r8
 80008f4:	2180      	movs	r1, #128	@ 0x80
 80008f6:	00d2      	lsls	r2, r2, #3
 80008f8:	04c9      	lsls	r1, r1, #19
 80008fa:	4311      	orrs	r1, r2
 80008fc:	3b7f      	subs	r3, #127	@ 0x7f
 80008fe:	002a      	movs	r2, r5
 8000900:	18e4      	adds	r4, r4, r3
 8000902:	464b      	mov	r3, r9
 8000904:	407a      	eors	r2, r7
 8000906:	4688      	mov	r8, r1
 8000908:	b2d2      	uxtb	r2, r2
 800090a:	2b0a      	cmp	r3, #10
 800090c:	dc75      	bgt.n	80009fa <__aeabi_fmul+0x14e>
 800090e:	464b      	mov	r3, r9
 8000910:	2000      	movs	r0, #0
 8000912:	2b02      	cmp	r3, #2
 8000914:	dd0f      	ble.n	8000936 <__aeabi_fmul+0x8a>
 8000916:	4649      	mov	r1, r9
 8000918:	2301      	movs	r3, #1
 800091a:	408b      	lsls	r3, r1
 800091c:	21a6      	movs	r1, #166	@ 0xa6
 800091e:	00c9      	lsls	r1, r1, #3
 8000920:	420b      	tst	r3, r1
 8000922:	d169      	bne.n	80009f8 <__aeabi_fmul+0x14c>
 8000924:	2190      	movs	r1, #144	@ 0x90
 8000926:	0089      	lsls	r1, r1, #2
 8000928:	420b      	tst	r3, r1
 800092a:	d000      	beq.n	800092e <__aeabi_fmul+0x82>
 800092c:	e100      	b.n	8000b30 <__aeabi_fmul+0x284>
 800092e:	2188      	movs	r1, #136	@ 0x88
 8000930:	4219      	tst	r1, r3
 8000932:	d000      	beq.n	8000936 <__aeabi_fmul+0x8a>
 8000934:	e0f5      	b.n	8000b22 <__aeabi_fmul+0x276>
 8000936:	4641      	mov	r1, r8
 8000938:	0409      	lsls	r1, r1, #16
 800093a:	0c09      	lsrs	r1, r1, #16
 800093c:	4643      	mov	r3, r8
 800093e:	0008      	movs	r0, r1
 8000940:	0c35      	lsrs	r5, r6, #16
 8000942:	0436      	lsls	r6, r6, #16
 8000944:	0c1b      	lsrs	r3, r3, #16
 8000946:	0c36      	lsrs	r6, r6, #16
 8000948:	4370      	muls	r0, r6
 800094a:	4369      	muls	r1, r5
 800094c:	435e      	muls	r6, r3
 800094e:	435d      	muls	r5, r3
 8000950:	1876      	adds	r6, r6, r1
 8000952:	0c03      	lsrs	r3, r0, #16
 8000954:	199b      	adds	r3, r3, r6
 8000956:	4299      	cmp	r1, r3
 8000958:	d903      	bls.n	8000962 <__aeabi_fmul+0xb6>
 800095a:	2180      	movs	r1, #128	@ 0x80
 800095c:	0249      	lsls	r1, r1, #9
 800095e:	468c      	mov	ip, r1
 8000960:	4465      	add	r5, ip
 8000962:	0400      	lsls	r0, r0, #16
 8000964:	0419      	lsls	r1, r3, #16
 8000966:	0c00      	lsrs	r0, r0, #16
 8000968:	1809      	adds	r1, r1, r0
 800096a:	018e      	lsls	r6, r1, #6
 800096c:	1e70      	subs	r0, r6, #1
 800096e:	4186      	sbcs	r6, r0
 8000970:	0c1b      	lsrs	r3, r3, #16
 8000972:	0e89      	lsrs	r1, r1, #26
 8000974:	195b      	adds	r3, r3, r5
 8000976:	430e      	orrs	r6, r1
 8000978:	019b      	lsls	r3, r3, #6
 800097a:	431e      	orrs	r6, r3
 800097c:	011b      	lsls	r3, r3, #4
 800097e:	d46c      	bmi.n	8000a5a <__aeabi_fmul+0x1ae>
 8000980:	0023      	movs	r3, r4
 8000982:	337f      	adds	r3, #127	@ 0x7f
 8000984:	2b00      	cmp	r3, #0
 8000986:	dc00      	bgt.n	800098a <__aeabi_fmul+0xde>
 8000988:	e0b1      	b.n	8000aee <__aeabi_fmul+0x242>
 800098a:	0015      	movs	r5, r2
 800098c:	0771      	lsls	r1, r6, #29
 800098e:	d00b      	beq.n	80009a8 <__aeabi_fmul+0xfc>
 8000990:	200f      	movs	r0, #15
 8000992:	0021      	movs	r1, r4
 8000994:	4030      	ands	r0, r6
 8000996:	2804      	cmp	r0, #4
 8000998:	d006      	beq.n	80009a8 <__aeabi_fmul+0xfc>
 800099a:	3604      	adds	r6, #4
 800099c:	0132      	lsls	r2, r6, #4
 800099e:	d503      	bpl.n	80009a8 <__aeabi_fmul+0xfc>
 80009a0:	4b6e      	ldr	r3, [pc, #440]	@ (8000b5c <__aeabi_fmul+0x2b0>)
 80009a2:	401e      	ands	r6, r3
 80009a4:	000b      	movs	r3, r1
 80009a6:	3380      	adds	r3, #128	@ 0x80
 80009a8:	2bfe      	cmp	r3, #254	@ 0xfe
 80009aa:	dd00      	ble.n	80009ae <__aeabi_fmul+0x102>
 80009ac:	e0bd      	b.n	8000b2a <__aeabi_fmul+0x27e>
 80009ae:	01b2      	lsls	r2, r6, #6
 80009b0:	0a52      	lsrs	r2, r2, #9
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	e048      	b.n	8000a48 <__aeabi_fmul+0x19c>
 80009b6:	2e00      	cmp	r6, #0
 80009b8:	d000      	beq.n	80009bc <__aeabi_fmul+0x110>
 80009ba:	e092      	b.n	8000ae2 <__aeabi_fmul+0x236>
 80009bc:	2308      	movs	r3, #8
 80009be:	4699      	mov	r9, r3
 80009c0:	3b06      	subs	r3, #6
 80009c2:	469a      	mov	sl, r3
 80009c4:	027b      	lsls	r3, r7, #9
 80009c6:	0a5b      	lsrs	r3, r3, #9
 80009c8:	4698      	mov	r8, r3
 80009ca:	007b      	lsls	r3, r7, #1
 80009cc:	24ff      	movs	r4, #255	@ 0xff
 80009ce:	0e1b      	lsrs	r3, r3, #24
 80009d0:	0fff      	lsrs	r7, r7, #31
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d18a      	bne.n	80008ec <__aeabi_fmul+0x40>
 80009d6:	4642      	mov	r2, r8
 80009d8:	2a00      	cmp	r2, #0
 80009da:	d164      	bne.n	8000aa6 <__aeabi_fmul+0x1fa>
 80009dc:	4649      	mov	r1, r9
 80009de:	3201      	adds	r2, #1
 80009e0:	4311      	orrs	r1, r2
 80009e2:	4689      	mov	r9, r1
 80009e4:	290a      	cmp	r1, #10
 80009e6:	dc08      	bgt.n	80009fa <__aeabi_fmul+0x14e>
 80009e8:	407d      	eors	r5, r7
 80009ea:	2001      	movs	r0, #1
 80009ec:	b2ea      	uxtb	r2, r5
 80009ee:	2902      	cmp	r1, #2
 80009f0:	dc91      	bgt.n	8000916 <__aeabi_fmul+0x6a>
 80009f2:	0015      	movs	r5, r2
 80009f4:	2200      	movs	r2, #0
 80009f6:	e027      	b.n	8000a48 <__aeabi_fmul+0x19c>
 80009f8:	0015      	movs	r5, r2
 80009fa:	4653      	mov	r3, sl
 80009fc:	2b02      	cmp	r3, #2
 80009fe:	d100      	bne.n	8000a02 <__aeabi_fmul+0x156>
 8000a00:	e093      	b.n	8000b2a <__aeabi_fmul+0x27e>
 8000a02:	2b03      	cmp	r3, #3
 8000a04:	d01a      	beq.n	8000a3c <__aeabi_fmul+0x190>
 8000a06:	2b01      	cmp	r3, #1
 8000a08:	d12c      	bne.n	8000a64 <__aeabi_fmul+0x1b8>
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	e01b      	b.n	8000a48 <__aeabi_fmul+0x19c>
 8000a10:	4643      	mov	r3, r8
 8000a12:	34ff      	adds	r4, #255	@ 0xff
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d055      	beq.n	8000ac4 <__aeabi_fmul+0x218>
 8000a18:	2103      	movs	r1, #3
 8000a1a:	464b      	mov	r3, r9
 8000a1c:	430b      	orrs	r3, r1
 8000a1e:	0019      	movs	r1, r3
 8000a20:	2b0a      	cmp	r3, #10
 8000a22:	dc00      	bgt.n	8000a26 <__aeabi_fmul+0x17a>
 8000a24:	e092      	b.n	8000b4c <__aeabi_fmul+0x2a0>
 8000a26:	2b0f      	cmp	r3, #15
 8000a28:	d000      	beq.n	8000a2c <__aeabi_fmul+0x180>
 8000a2a:	e08c      	b.n	8000b46 <__aeabi_fmul+0x29a>
 8000a2c:	2280      	movs	r2, #128	@ 0x80
 8000a2e:	03d2      	lsls	r2, r2, #15
 8000a30:	4216      	tst	r6, r2
 8000a32:	d003      	beq.n	8000a3c <__aeabi_fmul+0x190>
 8000a34:	4643      	mov	r3, r8
 8000a36:	4213      	tst	r3, r2
 8000a38:	d100      	bne.n	8000a3c <__aeabi_fmul+0x190>
 8000a3a:	e07d      	b.n	8000b38 <__aeabi_fmul+0x28c>
 8000a3c:	2280      	movs	r2, #128	@ 0x80
 8000a3e:	03d2      	lsls	r2, r2, #15
 8000a40:	4332      	orrs	r2, r6
 8000a42:	0252      	lsls	r2, r2, #9
 8000a44:	0a52      	lsrs	r2, r2, #9
 8000a46:	23ff      	movs	r3, #255	@ 0xff
 8000a48:	05d8      	lsls	r0, r3, #23
 8000a4a:	07ed      	lsls	r5, r5, #31
 8000a4c:	4310      	orrs	r0, r2
 8000a4e:	4328      	orrs	r0, r5
 8000a50:	bce0      	pop	{r5, r6, r7}
 8000a52:	46ba      	mov	sl, r7
 8000a54:	46b1      	mov	r9, r6
 8000a56:	46a8      	mov	r8, r5
 8000a58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	0015      	movs	r5, r2
 8000a5e:	0871      	lsrs	r1, r6, #1
 8000a60:	401e      	ands	r6, r3
 8000a62:	430e      	orrs	r6, r1
 8000a64:	0023      	movs	r3, r4
 8000a66:	3380      	adds	r3, #128	@ 0x80
 8000a68:	1c61      	adds	r1, r4, #1
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	dd41      	ble.n	8000af2 <__aeabi_fmul+0x246>
 8000a6e:	0772      	lsls	r2, r6, #29
 8000a70:	d094      	beq.n	800099c <__aeabi_fmul+0xf0>
 8000a72:	220f      	movs	r2, #15
 8000a74:	4032      	ands	r2, r6
 8000a76:	2a04      	cmp	r2, #4
 8000a78:	d000      	beq.n	8000a7c <__aeabi_fmul+0x1d0>
 8000a7a:	e78e      	b.n	800099a <__aeabi_fmul+0xee>
 8000a7c:	e78e      	b.n	800099c <__aeabi_fmul+0xf0>
 8000a7e:	2e00      	cmp	r6, #0
 8000a80:	d105      	bne.n	8000a8e <__aeabi_fmul+0x1e2>
 8000a82:	2304      	movs	r3, #4
 8000a84:	4699      	mov	r9, r3
 8000a86:	3b03      	subs	r3, #3
 8000a88:	2400      	movs	r4, #0
 8000a8a:	469a      	mov	sl, r3
 8000a8c:	e726      	b.n	80008dc <__aeabi_fmul+0x30>
 8000a8e:	0030      	movs	r0, r6
 8000a90:	f002 f894 	bl	8002bbc <__clzsi2>
 8000a94:	2476      	movs	r4, #118	@ 0x76
 8000a96:	1f43      	subs	r3, r0, #5
 8000a98:	409e      	lsls	r6, r3
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	4264      	negs	r4, r4
 8000a9e:	4699      	mov	r9, r3
 8000aa0:	469a      	mov	sl, r3
 8000aa2:	1a24      	subs	r4, r4, r0
 8000aa4:	e71a      	b.n	80008dc <__aeabi_fmul+0x30>
 8000aa6:	4640      	mov	r0, r8
 8000aa8:	f002 f888 	bl	8002bbc <__clzsi2>
 8000aac:	464b      	mov	r3, r9
 8000aae:	1a24      	subs	r4, r4, r0
 8000ab0:	3c76      	subs	r4, #118	@ 0x76
 8000ab2:	2b0a      	cmp	r3, #10
 8000ab4:	dca1      	bgt.n	80009fa <__aeabi_fmul+0x14e>
 8000ab6:	4643      	mov	r3, r8
 8000ab8:	3805      	subs	r0, #5
 8000aba:	4083      	lsls	r3, r0
 8000abc:	407d      	eors	r5, r7
 8000abe:	4698      	mov	r8, r3
 8000ac0:	b2ea      	uxtb	r2, r5
 8000ac2:	e724      	b.n	800090e <__aeabi_fmul+0x62>
 8000ac4:	464a      	mov	r2, r9
 8000ac6:	3302      	adds	r3, #2
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	002a      	movs	r2, r5
 8000acc:	407a      	eors	r2, r7
 8000ace:	b2d2      	uxtb	r2, r2
 8000ad0:	2b0a      	cmp	r3, #10
 8000ad2:	dc92      	bgt.n	80009fa <__aeabi_fmul+0x14e>
 8000ad4:	4649      	mov	r1, r9
 8000ad6:	0015      	movs	r5, r2
 8000ad8:	2900      	cmp	r1, #0
 8000ada:	d026      	beq.n	8000b2a <__aeabi_fmul+0x27e>
 8000adc:	4699      	mov	r9, r3
 8000ade:	2002      	movs	r0, #2
 8000ae0:	e719      	b.n	8000916 <__aeabi_fmul+0x6a>
 8000ae2:	230c      	movs	r3, #12
 8000ae4:	4699      	mov	r9, r3
 8000ae6:	3b09      	subs	r3, #9
 8000ae8:	24ff      	movs	r4, #255	@ 0xff
 8000aea:	469a      	mov	sl, r3
 8000aec:	e6f6      	b.n	80008dc <__aeabi_fmul+0x30>
 8000aee:	0015      	movs	r5, r2
 8000af0:	0021      	movs	r1, r4
 8000af2:	2201      	movs	r2, #1
 8000af4:	1ad3      	subs	r3, r2, r3
 8000af6:	2b1b      	cmp	r3, #27
 8000af8:	dd00      	ble.n	8000afc <__aeabi_fmul+0x250>
 8000afa:	e786      	b.n	8000a0a <__aeabi_fmul+0x15e>
 8000afc:	319e      	adds	r1, #158	@ 0x9e
 8000afe:	0032      	movs	r2, r6
 8000b00:	408e      	lsls	r6, r1
 8000b02:	40da      	lsrs	r2, r3
 8000b04:	1e73      	subs	r3, r6, #1
 8000b06:	419e      	sbcs	r6, r3
 8000b08:	4332      	orrs	r2, r6
 8000b0a:	0753      	lsls	r3, r2, #29
 8000b0c:	d004      	beq.n	8000b18 <__aeabi_fmul+0x26c>
 8000b0e:	230f      	movs	r3, #15
 8000b10:	4013      	ands	r3, r2
 8000b12:	2b04      	cmp	r3, #4
 8000b14:	d000      	beq.n	8000b18 <__aeabi_fmul+0x26c>
 8000b16:	3204      	adds	r2, #4
 8000b18:	0153      	lsls	r3, r2, #5
 8000b1a:	d510      	bpl.n	8000b3e <__aeabi_fmul+0x292>
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	2200      	movs	r2, #0
 8000b20:	e792      	b.n	8000a48 <__aeabi_fmul+0x19c>
 8000b22:	003d      	movs	r5, r7
 8000b24:	4646      	mov	r6, r8
 8000b26:	4682      	mov	sl, r0
 8000b28:	e767      	b.n	80009fa <__aeabi_fmul+0x14e>
 8000b2a:	23ff      	movs	r3, #255	@ 0xff
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	e78b      	b.n	8000a48 <__aeabi_fmul+0x19c>
 8000b30:	2280      	movs	r2, #128	@ 0x80
 8000b32:	2500      	movs	r5, #0
 8000b34:	03d2      	lsls	r2, r2, #15
 8000b36:	e786      	b.n	8000a46 <__aeabi_fmul+0x19a>
 8000b38:	003d      	movs	r5, r7
 8000b3a:	431a      	orrs	r2, r3
 8000b3c:	e783      	b.n	8000a46 <__aeabi_fmul+0x19a>
 8000b3e:	0192      	lsls	r2, r2, #6
 8000b40:	2300      	movs	r3, #0
 8000b42:	0a52      	lsrs	r2, r2, #9
 8000b44:	e780      	b.n	8000a48 <__aeabi_fmul+0x19c>
 8000b46:	003d      	movs	r5, r7
 8000b48:	4646      	mov	r6, r8
 8000b4a:	e777      	b.n	8000a3c <__aeabi_fmul+0x190>
 8000b4c:	002a      	movs	r2, r5
 8000b4e:	2301      	movs	r3, #1
 8000b50:	407a      	eors	r2, r7
 8000b52:	408b      	lsls	r3, r1
 8000b54:	2003      	movs	r0, #3
 8000b56:	b2d2      	uxtb	r2, r2
 8000b58:	e6e9      	b.n	800092e <__aeabi_fmul+0x82>
 8000b5a:	46c0      	nop			@ (mov r8, r8)
 8000b5c:	f7ffffff 	.word	0xf7ffffff

08000b60 <__aeabi_ui2f>:
 8000b60:	b510      	push	{r4, lr}
 8000b62:	1e04      	subs	r4, r0, #0
 8000b64:	d00d      	beq.n	8000b82 <__aeabi_ui2f+0x22>
 8000b66:	f002 f829 	bl	8002bbc <__clzsi2>
 8000b6a:	239e      	movs	r3, #158	@ 0x9e
 8000b6c:	1a1b      	subs	r3, r3, r0
 8000b6e:	2b96      	cmp	r3, #150	@ 0x96
 8000b70:	dc0c      	bgt.n	8000b8c <__aeabi_ui2f+0x2c>
 8000b72:	2808      	cmp	r0, #8
 8000b74:	d034      	beq.n	8000be0 <__aeabi_ui2f+0x80>
 8000b76:	3808      	subs	r0, #8
 8000b78:	4084      	lsls	r4, r0
 8000b7a:	0264      	lsls	r4, r4, #9
 8000b7c:	0a64      	lsrs	r4, r4, #9
 8000b7e:	b2d8      	uxtb	r0, r3
 8000b80:	e001      	b.n	8000b86 <__aeabi_ui2f+0x26>
 8000b82:	2000      	movs	r0, #0
 8000b84:	2400      	movs	r4, #0
 8000b86:	05c0      	lsls	r0, r0, #23
 8000b88:	4320      	orrs	r0, r4
 8000b8a:	bd10      	pop	{r4, pc}
 8000b8c:	2b99      	cmp	r3, #153	@ 0x99
 8000b8e:	dc13      	bgt.n	8000bb8 <__aeabi_ui2f+0x58>
 8000b90:	1f42      	subs	r2, r0, #5
 8000b92:	4094      	lsls	r4, r2
 8000b94:	4a14      	ldr	r2, [pc, #80]	@ (8000be8 <__aeabi_ui2f+0x88>)
 8000b96:	4022      	ands	r2, r4
 8000b98:	0761      	lsls	r1, r4, #29
 8000b9a:	d01c      	beq.n	8000bd6 <__aeabi_ui2f+0x76>
 8000b9c:	210f      	movs	r1, #15
 8000b9e:	4021      	ands	r1, r4
 8000ba0:	2904      	cmp	r1, #4
 8000ba2:	d018      	beq.n	8000bd6 <__aeabi_ui2f+0x76>
 8000ba4:	3204      	adds	r2, #4
 8000ba6:	08d4      	lsrs	r4, r2, #3
 8000ba8:	0152      	lsls	r2, r2, #5
 8000baa:	d515      	bpl.n	8000bd8 <__aeabi_ui2f+0x78>
 8000bac:	239f      	movs	r3, #159	@ 0x9f
 8000bae:	0264      	lsls	r4, r4, #9
 8000bb0:	1a18      	subs	r0, r3, r0
 8000bb2:	0a64      	lsrs	r4, r4, #9
 8000bb4:	b2c0      	uxtb	r0, r0
 8000bb6:	e7e6      	b.n	8000b86 <__aeabi_ui2f+0x26>
 8000bb8:	0002      	movs	r2, r0
 8000bba:	0021      	movs	r1, r4
 8000bbc:	321b      	adds	r2, #27
 8000bbe:	4091      	lsls	r1, r2
 8000bc0:	000a      	movs	r2, r1
 8000bc2:	1e51      	subs	r1, r2, #1
 8000bc4:	418a      	sbcs	r2, r1
 8000bc6:	2105      	movs	r1, #5
 8000bc8:	1a09      	subs	r1, r1, r0
 8000bca:	40cc      	lsrs	r4, r1
 8000bcc:	4314      	orrs	r4, r2
 8000bce:	4a06      	ldr	r2, [pc, #24]	@ (8000be8 <__aeabi_ui2f+0x88>)
 8000bd0:	4022      	ands	r2, r4
 8000bd2:	0761      	lsls	r1, r4, #29
 8000bd4:	d1e2      	bne.n	8000b9c <__aeabi_ui2f+0x3c>
 8000bd6:	08d4      	lsrs	r4, r2, #3
 8000bd8:	0264      	lsls	r4, r4, #9
 8000bda:	0a64      	lsrs	r4, r4, #9
 8000bdc:	b2d8      	uxtb	r0, r3
 8000bde:	e7d2      	b.n	8000b86 <__aeabi_ui2f+0x26>
 8000be0:	0264      	lsls	r4, r4, #9
 8000be2:	0a64      	lsrs	r4, r4, #9
 8000be4:	308e      	adds	r0, #142	@ 0x8e
 8000be6:	e7ce      	b.n	8000b86 <__aeabi_ui2f+0x26>
 8000be8:	fbffffff 	.word	0xfbffffff

08000bec <__aeabi_dadd>:
 8000bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bee:	464f      	mov	r7, r9
 8000bf0:	4646      	mov	r6, r8
 8000bf2:	46d6      	mov	lr, sl
 8000bf4:	b5c0      	push	{r6, r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	9000      	str	r0, [sp, #0]
 8000bfa:	9101      	str	r1, [sp, #4]
 8000bfc:	030e      	lsls	r6, r1, #12
 8000bfe:	004c      	lsls	r4, r1, #1
 8000c00:	0fcd      	lsrs	r5, r1, #31
 8000c02:	0a71      	lsrs	r1, r6, #9
 8000c04:	9e00      	ldr	r6, [sp, #0]
 8000c06:	005f      	lsls	r7, r3, #1
 8000c08:	0f76      	lsrs	r6, r6, #29
 8000c0a:	430e      	orrs	r6, r1
 8000c0c:	9900      	ldr	r1, [sp, #0]
 8000c0e:	9200      	str	r2, [sp, #0]
 8000c10:	9301      	str	r3, [sp, #4]
 8000c12:	00c9      	lsls	r1, r1, #3
 8000c14:	4689      	mov	r9, r1
 8000c16:	0319      	lsls	r1, r3, #12
 8000c18:	0d7b      	lsrs	r3, r7, #21
 8000c1a:	4698      	mov	r8, r3
 8000c1c:	9b01      	ldr	r3, [sp, #4]
 8000c1e:	0a49      	lsrs	r1, r1, #9
 8000c20:	0fdb      	lsrs	r3, r3, #31
 8000c22:	469c      	mov	ip, r3
 8000c24:	9b00      	ldr	r3, [sp, #0]
 8000c26:	9a00      	ldr	r2, [sp, #0]
 8000c28:	0f5b      	lsrs	r3, r3, #29
 8000c2a:	430b      	orrs	r3, r1
 8000c2c:	4641      	mov	r1, r8
 8000c2e:	0d64      	lsrs	r4, r4, #21
 8000c30:	00d2      	lsls	r2, r2, #3
 8000c32:	1a61      	subs	r1, r4, r1
 8000c34:	4565      	cmp	r5, ip
 8000c36:	d100      	bne.n	8000c3a <__aeabi_dadd+0x4e>
 8000c38:	e0a6      	b.n	8000d88 <__aeabi_dadd+0x19c>
 8000c3a:	2900      	cmp	r1, #0
 8000c3c:	dd72      	ble.n	8000d24 <__aeabi_dadd+0x138>
 8000c3e:	4647      	mov	r7, r8
 8000c40:	2f00      	cmp	r7, #0
 8000c42:	d100      	bne.n	8000c46 <__aeabi_dadd+0x5a>
 8000c44:	e0dd      	b.n	8000e02 <__aeabi_dadd+0x216>
 8000c46:	4fcc      	ldr	r7, [pc, #816]	@ (8000f78 <__aeabi_dadd+0x38c>)
 8000c48:	42bc      	cmp	r4, r7
 8000c4a:	d100      	bne.n	8000c4e <__aeabi_dadd+0x62>
 8000c4c:	e19a      	b.n	8000f84 <__aeabi_dadd+0x398>
 8000c4e:	2701      	movs	r7, #1
 8000c50:	2938      	cmp	r1, #56	@ 0x38
 8000c52:	dc17      	bgt.n	8000c84 <__aeabi_dadd+0x98>
 8000c54:	2780      	movs	r7, #128	@ 0x80
 8000c56:	043f      	lsls	r7, r7, #16
 8000c58:	433b      	orrs	r3, r7
 8000c5a:	291f      	cmp	r1, #31
 8000c5c:	dd00      	ble.n	8000c60 <__aeabi_dadd+0x74>
 8000c5e:	e1dd      	b.n	800101c <__aeabi_dadd+0x430>
 8000c60:	2720      	movs	r7, #32
 8000c62:	1a78      	subs	r0, r7, r1
 8000c64:	001f      	movs	r7, r3
 8000c66:	4087      	lsls	r7, r0
 8000c68:	46ba      	mov	sl, r7
 8000c6a:	0017      	movs	r7, r2
 8000c6c:	40cf      	lsrs	r7, r1
 8000c6e:	4684      	mov	ip, r0
 8000c70:	0038      	movs	r0, r7
 8000c72:	4657      	mov	r7, sl
 8000c74:	4307      	orrs	r7, r0
 8000c76:	4660      	mov	r0, ip
 8000c78:	4082      	lsls	r2, r0
 8000c7a:	40cb      	lsrs	r3, r1
 8000c7c:	1e50      	subs	r0, r2, #1
 8000c7e:	4182      	sbcs	r2, r0
 8000c80:	1af6      	subs	r6, r6, r3
 8000c82:	4317      	orrs	r7, r2
 8000c84:	464b      	mov	r3, r9
 8000c86:	1bdf      	subs	r7, r3, r7
 8000c88:	45b9      	cmp	r9, r7
 8000c8a:	4180      	sbcs	r0, r0
 8000c8c:	4240      	negs	r0, r0
 8000c8e:	1a36      	subs	r6, r6, r0
 8000c90:	0233      	lsls	r3, r6, #8
 8000c92:	d400      	bmi.n	8000c96 <__aeabi_dadd+0xaa>
 8000c94:	e0ff      	b.n	8000e96 <__aeabi_dadd+0x2aa>
 8000c96:	0276      	lsls	r6, r6, #9
 8000c98:	0a76      	lsrs	r6, r6, #9
 8000c9a:	2e00      	cmp	r6, #0
 8000c9c:	d100      	bne.n	8000ca0 <__aeabi_dadd+0xb4>
 8000c9e:	e13c      	b.n	8000f1a <__aeabi_dadd+0x32e>
 8000ca0:	0030      	movs	r0, r6
 8000ca2:	f001 ff8b 	bl	8002bbc <__clzsi2>
 8000ca6:	0003      	movs	r3, r0
 8000ca8:	3b08      	subs	r3, #8
 8000caa:	2120      	movs	r1, #32
 8000cac:	0038      	movs	r0, r7
 8000cae:	1aca      	subs	r2, r1, r3
 8000cb0:	40d0      	lsrs	r0, r2
 8000cb2:	409e      	lsls	r6, r3
 8000cb4:	0002      	movs	r2, r0
 8000cb6:	409f      	lsls	r7, r3
 8000cb8:	4332      	orrs	r2, r6
 8000cba:	429c      	cmp	r4, r3
 8000cbc:	dd00      	ble.n	8000cc0 <__aeabi_dadd+0xd4>
 8000cbe:	e1a6      	b.n	800100e <__aeabi_dadd+0x422>
 8000cc0:	1b18      	subs	r0, r3, r4
 8000cc2:	3001      	adds	r0, #1
 8000cc4:	1a09      	subs	r1, r1, r0
 8000cc6:	003e      	movs	r6, r7
 8000cc8:	408f      	lsls	r7, r1
 8000cca:	40c6      	lsrs	r6, r0
 8000ccc:	1e7b      	subs	r3, r7, #1
 8000cce:	419f      	sbcs	r7, r3
 8000cd0:	0013      	movs	r3, r2
 8000cd2:	408b      	lsls	r3, r1
 8000cd4:	4337      	orrs	r7, r6
 8000cd6:	431f      	orrs	r7, r3
 8000cd8:	40c2      	lsrs	r2, r0
 8000cda:	003b      	movs	r3, r7
 8000cdc:	0016      	movs	r6, r2
 8000cde:	2400      	movs	r4, #0
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	d100      	bne.n	8000ce6 <__aeabi_dadd+0xfa>
 8000ce4:	e1df      	b.n	80010a6 <__aeabi_dadd+0x4ba>
 8000ce6:	077b      	lsls	r3, r7, #29
 8000ce8:	d100      	bne.n	8000cec <__aeabi_dadd+0x100>
 8000cea:	e332      	b.n	8001352 <__aeabi_dadd+0x766>
 8000cec:	230f      	movs	r3, #15
 8000cee:	003a      	movs	r2, r7
 8000cf0:	403b      	ands	r3, r7
 8000cf2:	2b04      	cmp	r3, #4
 8000cf4:	d004      	beq.n	8000d00 <__aeabi_dadd+0x114>
 8000cf6:	1d3a      	adds	r2, r7, #4
 8000cf8:	42ba      	cmp	r2, r7
 8000cfa:	41bf      	sbcs	r7, r7
 8000cfc:	427f      	negs	r7, r7
 8000cfe:	19f6      	adds	r6, r6, r7
 8000d00:	0233      	lsls	r3, r6, #8
 8000d02:	d400      	bmi.n	8000d06 <__aeabi_dadd+0x11a>
 8000d04:	e323      	b.n	800134e <__aeabi_dadd+0x762>
 8000d06:	4b9c      	ldr	r3, [pc, #624]	@ (8000f78 <__aeabi_dadd+0x38c>)
 8000d08:	3401      	adds	r4, #1
 8000d0a:	429c      	cmp	r4, r3
 8000d0c:	d100      	bne.n	8000d10 <__aeabi_dadd+0x124>
 8000d0e:	e0b4      	b.n	8000e7a <__aeabi_dadd+0x28e>
 8000d10:	4b9a      	ldr	r3, [pc, #616]	@ (8000f7c <__aeabi_dadd+0x390>)
 8000d12:	0564      	lsls	r4, r4, #21
 8000d14:	401e      	ands	r6, r3
 8000d16:	0d64      	lsrs	r4, r4, #21
 8000d18:	0777      	lsls	r7, r6, #29
 8000d1a:	08d2      	lsrs	r2, r2, #3
 8000d1c:	0276      	lsls	r6, r6, #9
 8000d1e:	4317      	orrs	r7, r2
 8000d20:	0b36      	lsrs	r6, r6, #12
 8000d22:	e0ac      	b.n	8000e7e <__aeabi_dadd+0x292>
 8000d24:	2900      	cmp	r1, #0
 8000d26:	d100      	bne.n	8000d2a <__aeabi_dadd+0x13e>
 8000d28:	e07e      	b.n	8000e28 <__aeabi_dadd+0x23c>
 8000d2a:	4641      	mov	r1, r8
 8000d2c:	1b09      	subs	r1, r1, r4
 8000d2e:	2c00      	cmp	r4, #0
 8000d30:	d000      	beq.n	8000d34 <__aeabi_dadd+0x148>
 8000d32:	e160      	b.n	8000ff6 <__aeabi_dadd+0x40a>
 8000d34:	0034      	movs	r4, r6
 8000d36:	4648      	mov	r0, r9
 8000d38:	4304      	orrs	r4, r0
 8000d3a:	d100      	bne.n	8000d3e <__aeabi_dadd+0x152>
 8000d3c:	e1c9      	b.n	80010d2 <__aeabi_dadd+0x4e6>
 8000d3e:	1e4c      	subs	r4, r1, #1
 8000d40:	2901      	cmp	r1, #1
 8000d42:	d100      	bne.n	8000d46 <__aeabi_dadd+0x15a>
 8000d44:	e22e      	b.n	80011a4 <__aeabi_dadd+0x5b8>
 8000d46:	4d8c      	ldr	r5, [pc, #560]	@ (8000f78 <__aeabi_dadd+0x38c>)
 8000d48:	42a9      	cmp	r1, r5
 8000d4a:	d100      	bne.n	8000d4e <__aeabi_dadd+0x162>
 8000d4c:	e224      	b.n	8001198 <__aeabi_dadd+0x5ac>
 8000d4e:	2701      	movs	r7, #1
 8000d50:	2c38      	cmp	r4, #56	@ 0x38
 8000d52:	dc11      	bgt.n	8000d78 <__aeabi_dadd+0x18c>
 8000d54:	0021      	movs	r1, r4
 8000d56:	291f      	cmp	r1, #31
 8000d58:	dd00      	ble.n	8000d5c <__aeabi_dadd+0x170>
 8000d5a:	e20b      	b.n	8001174 <__aeabi_dadd+0x588>
 8000d5c:	2420      	movs	r4, #32
 8000d5e:	0037      	movs	r7, r6
 8000d60:	4648      	mov	r0, r9
 8000d62:	1a64      	subs	r4, r4, r1
 8000d64:	40a7      	lsls	r7, r4
 8000d66:	40c8      	lsrs	r0, r1
 8000d68:	4307      	orrs	r7, r0
 8000d6a:	4648      	mov	r0, r9
 8000d6c:	40a0      	lsls	r0, r4
 8000d6e:	40ce      	lsrs	r6, r1
 8000d70:	1e44      	subs	r4, r0, #1
 8000d72:	41a0      	sbcs	r0, r4
 8000d74:	1b9b      	subs	r3, r3, r6
 8000d76:	4307      	orrs	r7, r0
 8000d78:	1bd7      	subs	r7, r2, r7
 8000d7a:	42ba      	cmp	r2, r7
 8000d7c:	4192      	sbcs	r2, r2
 8000d7e:	4252      	negs	r2, r2
 8000d80:	4665      	mov	r5, ip
 8000d82:	4644      	mov	r4, r8
 8000d84:	1a9e      	subs	r6, r3, r2
 8000d86:	e783      	b.n	8000c90 <__aeabi_dadd+0xa4>
 8000d88:	2900      	cmp	r1, #0
 8000d8a:	dc00      	bgt.n	8000d8e <__aeabi_dadd+0x1a2>
 8000d8c:	e09c      	b.n	8000ec8 <__aeabi_dadd+0x2dc>
 8000d8e:	4647      	mov	r7, r8
 8000d90:	2f00      	cmp	r7, #0
 8000d92:	d167      	bne.n	8000e64 <__aeabi_dadd+0x278>
 8000d94:	001f      	movs	r7, r3
 8000d96:	4317      	orrs	r7, r2
 8000d98:	d100      	bne.n	8000d9c <__aeabi_dadd+0x1b0>
 8000d9a:	e0e4      	b.n	8000f66 <__aeabi_dadd+0x37a>
 8000d9c:	1e48      	subs	r0, r1, #1
 8000d9e:	2901      	cmp	r1, #1
 8000da0:	d100      	bne.n	8000da4 <__aeabi_dadd+0x1b8>
 8000da2:	e19b      	b.n	80010dc <__aeabi_dadd+0x4f0>
 8000da4:	4f74      	ldr	r7, [pc, #464]	@ (8000f78 <__aeabi_dadd+0x38c>)
 8000da6:	42b9      	cmp	r1, r7
 8000da8:	d100      	bne.n	8000dac <__aeabi_dadd+0x1c0>
 8000daa:	e0eb      	b.n	8000f84 <__aeabi_dadd+0x398>
 8000dac:	2701      	movs	r7, #1
 8000dae:	0001      	movs	r1, r0
 8000db0:	2838      	cmp	r0, #56	@ 0x38
 8000db2:	dc11      	bgt.n	8000dd8 <__aeabi_dadd+0x1ec>
 8000db4:	291f      	cmp	r1, #31
 8000db6:	dd00      	ble.n	8000dba <__aeabi_dadd+0x1ce>
 8000db8:	e1c7      	b.n	800114a <__aeabi_dadd+0x55e>
 8000dba:	2720      	movs	r7, #32
 8000dbc:	1a78      	subs	r0, r7, r1
 8000dbe:	001f      	movs	r7, r3
 8000dc0:	4684      	mov	ip, r0
 8000dc2:	4087      	lsls	r7, r0
 8000dc4:	0010      	movs	r0, r2
 8000dc6:	40c8      	lsrs	r0, r1
 8000dc8:	4307      	orrs	r7, r0
 8000dca:	4660      	mov	r0, ip
 8000dcc:	4082      	lsls	r2, r0
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	1e50      	subs	r0, r2, #1
 8000dd2:	4182      	sbcs	r2, r0
 8000dd4:	18f6      	adds	r6, r6, r3
 8000dd6:	4317      	orrs	r7, r2
 8000dd8:	444f      	add	r7, r9
 8000dda:	454f      	cmp	r7, r9
 8000ddc:	4180      	sbcs	r0, r0
 8000dde:	4240      	negs	r0, r0
 8000de0:	1836      	adds	r6, r6, r0
 8000de2:	0233      	lsls	r3, r6, #8
 8000de4:	d557      	bpl.n	8000e96 <__aeabi_dadd+0x2aa>
 8000de6:	4b64      	ldr	r3, [pc, #400]	@ (8000f78 <__aeabi_dadd+0x38c>)
 8000de8:	3401      	adds	r4, #1
 8000dea:	429c      	cmp	r4, r3
 8000dec:	d045      	beq.n	8000e7a <__aeabi_dadd+0x28e>
 8000dee:	2101      	movs	r1, #1
 8000df0:	4b62      	ldr	r3, [pc, #392]	@ (8000f7c <__aeabi_dadd+0x390>)
 8000df2:	087a      	lsrs	r2, r7, #1
 8000df4:	401e      	ands	r6, r3
 8000df6:	4039      	ands	r1, r7
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	07f7      	lsls	r7, r6, #31
 8000dfc:	4317      	orrs	r7, r2
 8000dfe:	0876      	lsrs	r6, r6, #1
 8000e00:	e771      	b.n	8000ce6 <__aeabi_dadd+0xfa>
 8000e02:	001f      	movs	r7, r3
 8000e04:	4317      	orrs	r7, r2
 8000e06:	d100      	bne.n	8000e0a <__aeabi_dadd+0x21e>
 8000e08:	e0ad      	b.n	8000f66 <__aeabi_dadd+0x37a>
 8000e0a:	1e4f      	subs	r7, r1, #1
 8000e0c:	46bc      	mov	ip, r7
 8000e0e:	2901      	cmp	r1, #1
 8000e10:	d100      	bne.n	8000e14 <__aeabi_dadd+0x228>
 8000e12:	e182      	b.n	800111a <__aeabi_dadd+0x52e>
 8000e14:	4f58      	ldr	r7, [pc, #352]	@ (8000f78 <__aeabi_dadd+0x38c>)
 8000e16:	42b9      	cmp	r1, r7
 8000e18:	d100      	bne.n	8000e1c <__aeabi_dadd+0x230>
 8000e1a:	e190      	b.n	800113e <__aeabi_dadd+0x552>
 8000e1c:	4661      	mov	r1, ip
 8000e1e:	2701      	movs	r7, #1
 8000e20:	2938      	cmp	r1, #56	@ 0x38
 8000e22:	dd00      	ble.n	8000e26 <__aeabi_dadd+0x23a>
 8000e24:	e72e      	b.n	8000c84 <__aeabi_dadd+0x98>
 8000e26:	e718      	b.n	8000c5a <__aeabi_dadd+0x6e>
 8000e28:	4f55      	ldr	r7, [pc, #340]	@ (8000f80 <__aeabi_dadd+0x394>)
 8000e2a:	1c61      	adds	r1, r4, #1
 8000e2c:	4239      	tst	r1, r7
 8000e2e:	d000      	beq.n	8000e32 <__aeabi_dadd+0x246>
 8000e30:	e0d0      	b.n	8000fd4 <__aeabi_dadd+0x3e8>
 8000e32:	0031      	movs	r1, r6
 8000e34:	4648      	mov	r0, r9
 8000e36:	001f      	movs	r7, r3
 8000e38:	4301      	orrs	r1, r0
 8000e3a:	4317      	orrs	r7, r2
 8000e3c:	2c00      	cmp	r4, #0
 8000e3e:	d000      	beq.n	8000e42 <__aeabi_dadd+0x256>
 8000e40:	e13d      	b.n	80010be <__aeabi_dadd+0x4d2>
 8000e42:	2900      	cmp	r1, #0
 8000e44:	d100      	bne.n	8000e48 <__aeabi_dadd+0x25c>
 8000e46:	e1bc      	b.n	80011c2 <__aeabi_dadd+0x5d6>
 8000e48:	2f00      	cmp	r7, #0
 8000e4a:	d000      	beq.n	8000e4e <__aeabi_dadd+0x262>
 8000e4c:	e1bf      	b.n	80011ce <__aeabi_dadd+0x5e2>
 8000e4e:	464b      	mov	r3, r9
 8000e50:	2100      	movs	r1, #0
 8000e52:	08d8      	lsrs	r0, r3, #3
 8000e54:	0777      	lsls	r7, r6, #29
 8000e56:	4307      	orrs	r7, r0
 8000e58:	08f0      	lsrs	r0, r6, #3
 8000e5a:	0306      	lsls	r6, r0, #12
 8000e5c:	054c      	lsls	r4, r1, #21
 8000e5e:	0b36      	lsrs	r6, r6, #12
 8000e60:	0d64      	lsrs	r4, r4, #21
 8000e62:	e00c      	b.n	8000e7e <__aeabi_dadd+0x292>
 8000e64:	4f44      	ldr	r7, [pc, #272]	@ (8000f78 <__aeabi_dadd+0x38c>)
 8000e66:	42bc      	cmp	r4, r7
 8000e68:	d100      	bne.n	8000e6c <__aeabi_dadd+0x280>
 8000e6a:	e08b      	b.n	8000f84 <__aeabi_dadd+0x398>
 8000e6c:	2701      	movs	r7, #1
 8000e6e:	2938      	cmp	r1, #56	@ 0x38
 8000e70:	dcb2      	bgt.n	8000dd8 <__aeabi_dadd+0x1ec>
 8000e72:	2780      	movs	r7, #128	@ 0x80
 8000e74:	043f      	lsls	r7, r7, #16
 8000e76:	433b      	orrs	r3, r7
 8000e78:	e79c      	b.n	8000db4 <__aeabi_dadd+0x1c8>
 8000e7a:	2600      	movs	r6, #0
 8000e7c:	2700      	movs	r7, #0
 8000e7e:	0524      	lsls	r4, r4, #20
 8000e80:	4334      	orrs	r4, r6
 8000e82:	07ed      	lsls	r5, r5, #31
 8000e84:	432c      	orrs	r4, r5
 8000e86:	0038      	movs	r0, r7
 8000e88:	0021      	movs	r1, r4
 8000e8a:	b002      	add	sp, #8
 8000e8c:	bce0      	pop	{r5, r6, r7}
 8000e8e:	46ba      	mov	sl, r7
 8000e90:	46b1      	mov	r9, r6
 8000e92:	46a8      	mov	r8, r5
 8000e94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e96:	077b      	lsls	r3, r7, #29
 8000e98:	d004      	beq.n	8000ea4 <__aeabi_dadd+0x2b8>
 8000e9a:	230f      	movs	r3, #15
 8000e9c:	403b      	ands	r3, r7
 8000e9e:	2b04      	cmp	r3, #4
 8000ea0:	d000      	beq.n	8000ea4 <__aeabi_dadd+0x2b8>
 8000ea2:	e728      	b.n	8000cf6 <__aeabi_dadd+0x10a>
 8000ea4:	08f8      	lsrs	r0, r7, #3
 8000ea6:	4b34      	ldr	r3, [pc, #208]	@ (8000f78 <__aeabi_dadd+0x38c>)
 8000ea8:	0777      	lsls	r7, r6, #29
 8000eaa:	4307      	orrs	r7, r0
 8000eac:	08f0      	lsrs	r0, r6, #3
 8000eae:	429c      	cmp	r4, r3
 8000eb0:	d000      	beq.n	8000eb4 <__aeabi_dadd+0x2c8>
 8000eb2:	e24a      	b.n	800134a <__aeabi_dadd+0x75e>
 8000eb4:	003b      	movs	r3, r7
 8000eb6:	4303      	orrs	r3, r0
 8000eb8:	d059      	beq.n	8000f6e <__aeabi_dadd+0x382>
 8000eba:	2680      	movs	r6, #128	@ 0x80
 8000ebc:	0336      	lsls	r6, r6, #12
 8000ebe:	4306      	orrs	r6, r0
 8000ec0:	0336      	lsls	r6, r6, #12
 8000ec2:	4c2d      	ldr	r4, [pc, #180]	@ (8000f78 <__aeabi_dadd+0x38c>)
 8000ec4:	0b36      	lsrs	r6, r6, #12
 8000ec6:	e7da      	b.n	8000e7e <__aeabi_dadd+0x292>
 8000ec8:	2900      	cmp	r1, #0
 8000eca:	d061      	beq.n	8000f90 <__aeabi_dadd+0x3a4>
 8000ecc:	4641      	mov	r1, r8
 8000ece:	1b09      	subs	r1, r1, r4
 8000ed0:	2c00      	cmp	r4, #0
 8000ed2:	d100      	bne.n	8000ed6 <__aeabi_dadd+0x2ea>
 8000ed4:	e0b9      	b.n	800104a <__aeabi_dadd+0x45e>
 8000ed6:	4c28      	ldr	r4, [pc, #160]	@ (8000f78 <__aeabi_dadd+0x38c>)
 8000ed8:	45a0      	cmp	r8, r4
 8000eda:	d100      	bne.n	8000ede <__aeabi_dadd+0x2f2>
 8000edc:	e1a5      	b.n	800122a <__aeabi_dadd+0x63e>
 8000ede:	2701      	movs	r7, #1
 8000ee0:	2938      	cmp	r1, #56	@ 0x38
 8000ee2:	dc13      	bgt.n	8000f0c <__aeabi_dadd+0x320>
 8000ee4:	2480      	movs	r4, #128	@ 0x80
 8000ee6:	0424      	lsls	r4, r4, #16
 8000ee8:	4326      	orrs	r6, r4
 8000eea:	291f      	cmp	r1, #31
 8000eec:	dd00      	ble.n	8000ef0 <__aeabi_dadd+0x304>
 8000eee:	e1c8      	b.n	8001282 <__aeabi_dadd+0x696>
 8000ef0:	2420      	movs	r4, #32
 8000ef2:	0037      	movs	r7, r6
 8000ef4:	4648      	mov	r0, r9
 8000ef6:	1a64      	subs	r4, r4, r1
 8000ef8:	40a7      	lsls	r7, r4
 8000efa:	40c8      	lsrs	r0, r1
 8000efc:	4307      	orrs	r7, r0
 8000efe:	4648      	mov	r0, r9
 8000f00:	40a0      	lsls	r0, r4
 8000f02:	40ce      	lsrs	r6, r1
 8000f04:	1e44      	subs	r4, r0, #1
 8000f06:	41a0      	sbcs	r0, r4
 8000f08:	199b      	adds	r3, r3, r6
 8000f0a:	4307      	orrs	r7, r0
 8000f0c:	18bf      	adds	r7, r7, r2
 8000f0e:	4297      	cmp	r7, r2
 8000f10:	4192      	sbcs	r2, r2
 8000f12:	4252      	negs	r2, r2
 8000f14:	4644      	mov	r4, r8
 8000f16:	18d6      	adds	r6, r2, r3
 8000f18:	e763      	b.n	8000de2 <__aeabi_dadd+0x1f6>
 8000f1a:	0038      	movs	r0, r7
 8000f1c:	f001 fe4e 	bl	8002bbc <__clzsi2>
 8000f20:	0003      	movs	r3, r0
 8000f22:	3318      	adds	r3, #24
 8000f24:	2b1f      	cmp	r3, #31
 8000f26:	dc00      	bgt.n	8000f2a <__aeabi_dadd+0x33e>
 8000f28:	e6bf      	b.n	8000caa <__aeabi_dadd+0xbe>
 8000f2a:	003a      	movs	r2, r7
 8000f2c:	3808      	subs	r0, #8
 8000f2e:	4082      	lsls	r2, r0
 8000f30:	429c      	cmp	r4, r3
 8000f32:	dd00      	ble.n	8000f36 <__aeabi_dadd+0x34a>
 8000f34:	e083      	b.n	800103e <__aeabi_dadd+0x452>
 8000f36:	1b1b      	subs	r3, r3, r4
 8000f38:	1c58      	adds	r0, r3, #1
 8000f3a:	281f      	cmp	r0, #31
 8000f3c:	dc00      	bgt.n	8000f40 <__aeabi_dadd+0x354>
 8000f3e:	e1b4      	b.n	80012aa <__aeabi_dadd+0x6be>
 8000f40:	0017      	movs	r7, r2
 8000f42:	3b1f      	subs	r3, #31
 8000f44:	40df      	lsrs	r7, r3
 8000f46:	2820      	cmp	r0, #32
 8000f48:	d005      	beq.n	8000f56 <__aeabi_dadd+0x36a>
 8000f4a:	2340      	movs	r3, #64	@ 0x40
 8000f4c:	1a1b      	subs	r3, r3, r0
 8000f4e:	409a      	lsls	r2, r3
 8000f50:	1e53      	subs	r3, r2, #1
 8000f52:	419a      	sbcs	r2, r3
 8000f54:	4317      	orrs	r7, r2
 8000f56:	2400      	movs	r4, #0
 8000f58:	2f00      	cmp	r7, #0
 8000f5a:	d00a      	beq.n	8000f72 <__aeabi_dadd+0x386>
 8000f5c:	077b      	lsls	r3, r7, #29
 8000f5e:	d000      	beq.n	8000f62 <__aeabi_dadd+0x376>
 8000f60:	e6c4      	b.n	8000cec <__aeabi_dadd+0x100>
 8000f62:	0026      	movs	r6, r4
 8000f64:	e79e      	b.n	8000ea4 <__aeabi_dadd+0x2b8>
 8000f66:	464b      	mov	r3, r9
 8000f68:	000c      	movs	r4, r1
 8000f6a:	08d8      	lsrs	r0, r3, #3
 8000f6c:	e79b      	b.n	8000ea6 <__aeabi_dadd+0x2ba>
 8000f6e:	2700      	movs	r7, #0
 8000f70:	4c01      	ldr	r4, [pc, #4]	@ (8000f78 <__aeabi_dadd+0x38c>)
 8000f72:	2600      	movs	r6, #0
 8000f74:	e783      	b.n	8000e7e <__aeabi_dadd+0x292>
 8000f76:	46c0      	nop			@ (mov r8, r8)
 8000f78:	000007ff 	.word	0x000007ff
 8000f7c:	ff7fffff 	.word	0xff7fffff
 8000f80:	000007fe 	.word	0x000007fe
 8000f84:	464b      	mov	r3, r9
 8000f86:	0777      	lsls	r7, r6, #29
 8000f88:	08d8      	lsrs	r0, r3, #3
 8000f8a:	4307      	orrs	r7, r0
 8000f8c:	08f0      	lsrs	r0, r6, #3
 8000f8e:	e791      	b.n	8000eb4 <__aeabi_dadd+0x2c8>
 8000f90:	4fcd      	ldr	r7, [pc, #820]	@ (80012c8 <__aeabi_dadd+0x6dc>)
 8000f92:	1c61      	adds	r1, r4, #1
 8000f94:	4239      	tst	r1, r7
 8000f96:	d16b      	bne.n	8001070 <__aeabi_dadd+0x484>
 8000f98:	0031      	movs	r1, r6
 8000f9a:	4648      	mov	r0, r9
 8000f9c:	4301      	orrs	r1, r0
 8000f9e:	2c00      	cmp	r4, #0
 8000fa0:	d000      	beq.n	8000fa4 <__aeabi_dadd+0x3b8>
 8000fa2:	e14b      	b.n	800123c <__aeabi_dadd+0x650>
 8000fa4:	001f      	movs	r7, r3
 8000fa6:	4317      	orrs	r7, r2
 8000fa8:	2900      	cmp	r1, #0
 8000faa:	d100      	bne.n	8000fae <__aeabi_dadd+0x3c2>
 8000fac:	e181      	b.n	80012b2 <__aeabi_dadd+0x6c6>
 8000fae:	2f00      	cmp	r7, #0
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_dadd+0x3c8>
 8000fb2:	e74c      	b.n	8000e4e <__aeabi_dadd+0x262>
 8000fb4:	444a      	add	r2, r9
 8000fb6:	454a      	cmp	r2, r9
 8000fb8:	4180      	sbcs	r0, r0
 8000fba:	18f6      	adds	r6, r6, r3
 8000fbc:	4240      	negs	r0, r0
 8000fbe:	1836      	adds	r6, r6, r0
 8000fc0:	0233      	lsls	r3, r6, #8
 8000fc2:	d500      	bpl.n	8000fc6 <__aeabi_dadd+0x3da>
 8000fc4:	e1b0      	b.n	8001328 <__aeabi_dadd+0x73c>
 8000fc6:	0017      	movs	r7, r2
 8000fc8:	4691      	mov	r9, r2
 8000fca:	4337      	orrs	r7, r6
 8000fcc:	d000      	beq.n	8000fd0 <__aeabi_dadd+0x3e4>
 8000fce:	e73e      	b.n	8000e4e <__aeabi_dadd+0x262>
 8000fd0:	2600      	movs	r6, #0
 8000fd2:	e754      	b.n	8000e7e <__aeabi_dadd+0x292>
 8000fd4:	4649      	mov	r1, r9
 8000fd6:	1a89      	subs	r1, r1, r2
 8000fd8:	4688      	mov	r8, r1
 8000fda:	45c1      	cmp	r9, r8
 8000fdc:	41bf      	sbcs	r7, r7
 8000fde:	1af1      	subs	r1, r6, r3
 8000fe0:	427f      	negs	r7, r7
 8000fe2:	1bc9      	subs	r1, r1, r7
 8000fe4:	020f      	lsls	r7, r1, #8
 8000fe6:	d461      	bmi.n	80010ac <__aeabi_dadd+0x4c0>
 8000fe8:	4647      	mov	r7, r8
 8000fea:	430f      	orrs	r7, r1
 8000fec:	d100      	bne.n	8000ff0 <__aeabi_dadd+0x404>
 8000fee:	e0bd      	b.n	800116c <__aeabi_dadd+0x580>
 8000ff0:	000e      	movs	r6, r1
 8000ff2:	4647      	mov	r7, r8
 8000ff4:	e651      	b.n	8000c9a <__aeabi_dadd+0xae>
 8000ff6:	4cb5      	ldr	r4, [pc, #724]	@ (80012cc <__aeabi_dadd+0x6e0>)
 8000ff8:	45a0      	cmp	r8, r4
 8000ffa:	d100      	bne.n	8000ffe <__aeabi_dadd+0x412>
 8000ffc:	e100      	b.n	8001200 <__aeabi_dadd+0x614>
 8000ffe:	2701      	movs	r7, #1
 8001000:	2938      	cmp	r1, #56	@ 0x38
 8001002:	dd00      	ble.n	8001006 <__aeabi_dadd+0x41a>
 8001004:	e6b8      	b.n	8000d78 <__aeabi_dadd+0x18c>
 8001006:	2480      	movs	r4, #128	@ 0x80
 8001008:	0424      	lsls	r4, r4, #16
 800100a:	4326      	orrs	r6, r4
 800100c:	e6a3      	b.n	8000d56 <__aeabi_dadd+0x16a>
 800100e:	4eb0      	ldr	r6, [pc, #704]	@ (80012d0 <__aeabi_dadd+0x6e4>)
 8001010:	1ae4      	subs	r4, r4, r3
 8001012:	4016      	ands	r6, r2
 8001014:	077b      	lsls	r3, r7, #29
 8001016:	d000      	beq.n	800101a <__aeabi_dadd+0x42e>
 8001018:	e73f      	b.n	8000e9a <__aeabi_dadd+0x2ae>
 800101a:	e743      	b.n	8000ea4 <__aeabi_dadd+0x2b8>
 800101c:	000f      	movs	r7, r1
 800101e:	0018      	movs	r0, r3
 8001020:	3f20      	subs	r7, #32
 8001022:	40f8      	lsrs	r0, r7
 8001024:	4684      	mov	ip, r0
 8001026:	2920      	cmp	r1, #32
 8001028:	d003      	beq.n	8001032 <__aeabi_dadd+0x446>
 800102a:	2740      	movs	r7, #64	@ 0x40
 800102c:	1a79      	subs	r1, r7, r1
 800102e:	408b      	lsls	r3, r1
 8001030:	431a      	orrs	r2, r3
 8001032:	1e53      	subs	r3, r2, #1
 8001034:	419a      	sbcs	r2, r3
 8001036:	4663      	mov	r3, ip
 8001038:	0017      	movs	r7, r2
 800103a:	431f      	orrs	r7, r3
 800103c:	e622      	b.n	8000c84 <__aeabi_dadd+0x98>
 800103e:	48a4      	ldr	r0, [pc, #656]	@ (80012d0 <__aeabi_dadd+0x6e4>)
 8001040:	1ae1      	subs	r1, r4, r3
 8001042:	4010      	ands	r0, r2
 8001044:	0747      	lsls	r7, r0, #29
 8001046:	08c0      	lsrs	r0, r0, #3
 8001048:	e707      	b.n	8000e5a <__aeabi_dadd+0x26e>
 800104a:	0034      	movs	r4, r6
 800104c:	4648      	mov	r0, r9
 800104e:	4304      	orrs	r4, r0
 8001050:	d100      	bne.n	8001054 <__aeabi_dadd+0x468>
 8001052:	e0fa      	b.n	800124a <__aeabi_dadd+0x65e>
 8001054:	1e4c      	subs	r4, r1, #1
 8001056:	2901      	cmp	r1, #1
 8001058:	d100      	bne.n	800105c <__aeabi_dadd+0x470>
 800105a:	e0d7      	b.n	800120c <__aeabi_dadd+0x620>
 800105c:	4f9b      	ldr	r7, [pc, #620]	@ (80012cc <__aeabi_dadd+0x6e0>)
 800105e:	42b9      	cmp	r1, r7
 8001060:	d100      	bne.n	8001064 <__aeabi_dadd+0x478>
 8001062:	e0e2      	b.n	800122a <__aeabi_dadd+0x63e>
 8001064:	2701      	movs	r7, #1
 8001066:	2c38      	cmp	r4, #56	@ 0x38
 8001068:	dd00      	ble.n	800106c <__aeabi_dadd+0x480>
 800106a:	e74f      	b.n	8000f0c <__aeabi_dadd+0x320>
 800106c:	0021      	movs	r1, r4
 800106e:	e73c      	b.n	8000eea <__aeabi_dadd+0x2fe>
 8001070:	4c96      	ldr	r4, [pc, #600]	@ (80012cc <__aeabi_dadd+0x6e0>)
 8001072:	42a1      	cmp	r1, r4
 8001074:	d100      	bne.n	8001078 <__aeabi_dadd+0x48c>
 8001076:	e0dd      	b.n	8001234 <__aeabi_dadd+0x648>
 8001078:	444a      	add	r2, r9
 800107a:	454a      	cmp	r2, r9
 800107c:	4180      	sbcs	r0, r0
 800107e:	18f3      	adds	r3, r6, r3
 8001080:	4240      	negs	r0, r0
 8001082:	1818      	adds	r0, r3, r0
 8001084:	07c7      	lsls	r7, r0, #31
 8001086:	0852      	lsrs	r2, r2, #1
 8001088:	4317      	orrs	r7, r2
 800108a:	0846      	lsrs	r6, r0, #1
 800108c:	0752      	lsls	r2, r2, #29
 800108e:	d005      	beq.n	800109c <__aeabi_dadd+0x4b0>
 8001090:	220f      	movs	r2, #15
 8001092:	000c      	movs	r4, r1
 8001094:	403a      	ands	r2, r7
 8001096:	2a04      	cmp	r2, #4
 8001098:	d000      	beq.n	800109c <__aeabi_dadd+0x4b0>
 800109a:	e62c      	b.n	8000cf6 <__aeabi_dadd+0x10a>
 800109c:	0776      	lsls	r6, r6, #29
 800109e:	08ff      	lsrs	r7, r7, #3
 80010a0:	4337      	orrs	r7, r6
 80010a2:	0900      	lsrs	r0, r0, #4
 80010a4:	e6d9      	b.n	8000e5a <__aeabi_dadd+0x26e>
 80010a6:	2700      	movs	r7, #0
 80010a8:	2600      	movs	r6, #0
 80010aa:	e6e8      	b.n	8000e7e <__aeabi_dadd+0x292>
 80010ac:	4649      	mov	r1, r9
 80010ae:	1a57      	subs	r7, r2, r1
 80010b0:	42ba      	cmp	r2, r7
 80010b2:	4192      	sbcs	r2, r2
 80010b4:	1b9e      	subs	r6, r3, r6
 80010b6:	4252      	negs	r2, r2
 80010b8:	4665      	mov	r5, ip
 80010ba:	1ab6      	subs	r6, r6, r2
 80010bc:	e5ed      	b.n	8000c9a <__aeabi_dadd+0xae>
 80010be:	2900      	cmp	r1, #0
 80010c0:	d000      	beq.n	80010c4 <__aeabi_dadd+0x4d8>
 80010c2:	e0c6      	b.n	8001252 <__aeabi_dadd+0x666>
 80010c4:	2f00      	cmp	r7, #0
 80010c6:	d167      	bne.n	8001198 <__aeabi_dadd+0x5ac>
 80010c8:	2680      	movs	r6, #128	@ 0x80
 80010ca:	2500      	movs	r5, #0
 80010cc:	4c7f      	ldr	r4, [pc, #508]	@ (80012cc <__aeabi_dadd+0x6e0>)
 80010ce:	0336      	lsls	r6, r6, #12
 80010d0:	e6d5      	b.n	8000e7e <__aeabi_dadd+0x292>
 80010d2:	4665      	mov	r5, ip
 80010d4:	000c      	movs	r4, r1
 80010d6:	001e      	movs	r6, r3
 80010d8:	08d0      	lsrs	r0, r2, #3
 80010da:	e6e4      	b.n	8000ea6 <__aeabi_dadd+0x2ba>
 80010dc:	444a      	add	r2, r9
 80010de:	454a      	cmp	r2, r9
 80010e0:	4180      	sbcs	r0, r0
 80010e2:	18f3      	adds	r3, r6, r3
 80010e4:	4240      	negs	r0, r0
 80010e6:	1818      	adds	r0, r3, r0
 80010e8:	0011      	movs	r1, r2
 80010ea:	0203      	lsls	r3, r0, #8
 80010ec:	d400      	bmi.n	80010f0 <__aeabi_dadd+0x504>
 80010ee:	e096      	b.n	800121e <__aeabi_dadd+0x632>
 80010f0:	4b77      	ldr	r3, [pc, #476]	@ (80012d0 <__aeabi_dadd+0x6e4>)
 80010f2:	0849      	lsrs	r1, r1, #1
 80010f4:	4018      	ands	r0, r3
 80010f6:	07c3      	lsls	r3, r0, #31
 80010f8:	430b      	orrs	r3, r1
 80010fa:	0844      	lsrs	r4, r0, #1
 80010fc:	0749      	lsls	r1, r1, #29
 80010fe:	d100      	bne.n	8001102 <__aeabi_dadd+0x516>
 8001100:	e129      	b.n	8001356 <__aeabi_dadd+0x76a>
 8001102:	220f      	movs	r2, #15
 8001104:	401a      	ands	r2, r3
 8001106:	2a04      	cmp	r2, #4
 8001108:	d100      	bne.n	800110c <__aeabi_dadd+0x520>
 800110a:	e0ea      	b.n	80012e2 <__aeabi_dadd+0x6f6>
 800110c:	1d1f      	adds	r7, r3, #4
 800110e:	429f      	cmp	r7, r3
 8001110:	41b6      	sbcs	r6, r6
 8001112:	4276      	negs	r6, r6
 8001114:	1936      	adds	r6, r6, r4
 8001116:	2402      	movs	r4, #2
 8001118:	e6c4      	b.n	8000ea4 <__aeabi_dadd+0x2b8>
 800111a:	4649      	mov	r1, r9
 800111c:	1a8f      	subs	r7, r1, r2
 800111e:	45b9      	cmp	r9, r7
 8001120:	4180      	sbcs	r0, r0
 8001122:	1af6      	subs	r6, r6, r3
 8001124:	4240      	negs	r0, r0
 8001126:	1a36      	subs	r6, r6, r0
 8001128:	0233      	lsls	r3, r6, #8
 800112a:	d406      	bmi.n	800113a <__aeabi_dadd+0x54e>
 800112c:	0773      	lsls	r3, r6, #29
 800112e:	08ff      	lsrs	r7, r7, #3
 8001130:	2101      	movs	r1, #1
 8001132:	431f      	orrs	r7, r3
 8001134:	08f0      	lsrs	r0, r6, #3
 8001136:	e690      	b.n	8000e5a <__aeabi_dadd+0x26e>
 8001138:	4665      	mov	r5, ip
 800113a:	2401      	movs	r4, #1
 800113c:	e5ab      	b.n	8000c96 <__aeabi_dadd+0xaa>
 800113e:	464b      	mov	r3, r9
 8001140:	0777      	lsls	r7, r6, #29
 8001142:	08d8      	lsrs	r0, r3, #3
 8001144:	4307      	orrs	r7, r0
 8001146:	08f0      	lsrs	r0, r6, #3
 8001148:	e6b4      	b.n	8000eb4 <__aeabi_dadd+0x2c8>
 800114a:	000f      	movs	r7, r1
 800114c:	0018      	movs	r0, r3
 800114e:	3f20      	subs	r7, #32
 8001150:	40f8      	lsrs	r0, r7
 8001152:	4684      	mov	ip, r0
 8001154:	2920      	cmp	r1, #32
 8001156:	d003      	beq.n	8001160 <__aeabi_dadd+0x574>
 8001158:	2740      	movs	r7, #64	@ 0x40
 800115a:	1a79      	subs	r1, r7, r1
 800115c:	408b      	lsls	r3, r1
 800115e:	431a      	orrs	r2, r3
 8001160:	1e53      	subs	r3, r2, #1
 8001162:	419a      	sbcs	r2, r3
 8001164:	4663      	mov	r3, ip
 8001166:	0017      	movs	r7, r2
 8001168:	431f      	orrs	r7, r3
 800116a:	e635      	b.n	8000dd8 <__aeabi_dadd+0x1ec>
 800116c:	2500      	movs	r5, #0
 800116e:	2400      	movs	r4, #0
 8001170:	2600      	movs	r6, #0
 8001172:	e684      	b.n	8000e7e <__aeabi_dadd+0x292>
 8001174:	000c      	movs	r4, r1
 8001176:	0035      	movs	r5, r6
 8001178:	3c20      	subs	r4, #32
 800117a:	40e5      	lsrs	r5, r4
 800117c:	2920      	cmp	r1, #32
 800117e:	d005      	beq.n	800118c <__aeabi_dadd+0x5a0>
 8001180:	2440      	movs	r4, #64	@ 0x40
 8001182:	1a61      	subs	r1, r4, r1
 8001184:	408e      	lsls	r6, r1
 8001186:	4649      	mov	r1, r9
 8001188:	4331      	orrs	r1, r6
 800118a:	4689      	mov	r9, r1
 800118c:	4648      	mov	r0, r9
 800118e:	1e41      	subs	r1, r0, #1
 8001190:	4188      	sbcs	r0, r1
 8001192:	0007      	movs	r7, r0
 8001194:	432f      	orrs	r7, r5
 8001196:	e5ef      	b.n	8000d78 <__aeabi_dadd+0x18c>
 8001198:	08d2      	lsrs	r2, r2, #3
 800119a:	075f      	lsls	r7, r3, #29
 800119c:	4665      	mov	r5, ip
 800119e:	4317      	orrs	r7, r2
 80011a0:	08d8      	lsrs	r0, r3, #3
 80011a2:	e687      	b.n	8000eb4 <__aeabi_dadd+0x2c8>
 80011a4:	1a17      	subs	r7, r2, r0
 80011a6:	42ba      	cmp	r2, r7
 80011a8:	4192      	sbcs	r2, r2
 80011aa:	1b9e      	subs	r6, r3, r6
 80011ac:	4252      	negs	r2, r2
 80011ae:	1ab6      	subs	r6, r6, r2
 80011b0:	0233      	lsls	r3, r6, #8
 80011b2:	d4c1      	bmi.n	8001138 <__aeabi_dadd+0x54c>
 80011b4:	0773      	lsls	r3, r6, #29
 80011b6:	08ff      	lsrs	r7, r7, #3
 80011b8:	4665      	mov	r5, ip
 80011ba:	2101      	movs	r1, #1
 80011bc:	431f      	orrs	r7, r3
 80011be:	08f0      	lsrs	r0, r6, #3
 80011c0:	e64b      	b.n	8000e5a <__aeabi_dadd+0x26e>
 80011c2:	2f00      	cmp	r7, #0
 80011c4:	d07b      	beq.n	80012be <__aeabi_dadd+0x6d2>
 80011c6:	4665      	mov	r5, ip
 80011c8:	001e      	movs	r6, r3
 80011ca:	4691      	mov	r9, r2
 80011cc:	e63f      	b.n	8000e4e <__aeabi_dadd+0x262>
 80011ce:	1a81      	subs	r1, r0, r2
 80011d0:	4688      	mov	r8, r1
 80011d2:	45c1      	cmp	r9, r8
 80011d4:	41a4      	sbcs	r4, r4
 80011d6:	1af1      	subs	r1, r6, r3
 80011d8:	4264      	negs	r4, r4
 80011da:	1b09      	subs	r1, r1, r4
 80011dc:	2480      	movs	r4, #128	@ 0x80
 80011de:	0424      	lsls	r4, r4, #16
 80011e0:	4221      	tst	r1, r4
 80011e2:	d077      	beq.n	80012d4 <__aeabi_dadd+0x6e8>
 80011e4:	1a10      	subs	r0, r2, r0
 80011e6:	4282      	cmp	r2, r0
 80011e8:	4192      	sbcs	r2, r2
 80011ea:	0007      	movs	r7, r0
 80011ec:	1b9e      	subs	r6, r3, r6
 80011ee:	4252      	negs	r2, r2
 80011f0:	1ab6      	subs	r6, r6, r2
 80011f2:	4337      	orrs	r7, r6
 80011f4:	d000      	beq.n	80011f8 <__aeabi_dadd+0x60c>
 80011f6:	e0a0      	b.n	800133a <__aeabi_dadd+0x74e>
 80011f8:	4665      	mov	r5, ip
 80011fa:	2400      	movs	r4, #0
 80011fc:	2600      	movs	r6, #0
 80011fe:	e63e      	b.n	8000e7e <__aeabi_dadd+0x292>
 8001200:	075f      	lsls	r7, r3, #29
 8001202:	08d2      	lsrs	r2, r2, #3
 8001204:	4665      	mov	r5, ip
 8001206:	4317      	orrs	r7, r2
 8001208:	08d8      	lsrs	r0, r3, #3
 800120a:	e653      	b.n	8000eb4 <__aeabi_dadd+0x2c8>
 800120c:	1881      	adds	r1, r0, r2
 800120e:	4291      	cmp	r1, r2
 8001210:	4192      	sbcs	r2, r2
 8001212:	18f0      	adds	r0, r6, r3
 8001214:	4252      	negs	r2, r2
 8001216:	1880      	adds	r0, r0, r2
 8001218:	0203      	lsls	r3, r0, #8
 800121a:	d500      	bpl.n	800121e <__aeabi_dadd+0x632>
 800121c:	e768      	b.n	80010f0 <__aeabi_dadd+0x504>
 800121e:	0747      	lsls	r7, r0, #29
 8001220:	08c9      	lsrs	r1, r1, #3
 8001222:	430f      	orrs	r7, r1
 8001224:	08c0      	lsrs	r0, r0, #3
 8001226:	2101      	movs	r1, #1
 8001228:	e617      	b.n	8000e5a <__aeabi_dadd+0x26e>
 800122a:	08d2      	lsrs	r2, r2, #3
 800122c:	075f      	lsls	r7, r3, #29
 800122e:	4317      	orrs	r7, r2
 8001230:	08d8      	lsrs	r0, r3, #3
 8001232:	e63f      	b.n	8000eb4 <__aeabi_dadd+0x2c8>
 8001234:	000c      	movs	r4, r1
 8001236:	2600      	movs	r6, #0
 8001238:	2700      	movs	r7, #0
 800123a:	e620      	b.n	8000e7e <__aeabi_dadd+0x292>
 800123c:	2900      	cmp	r1, #0
 800123e:	d156      	bne.n	80012ee <__aeabi_dadd+0x702>
 8001240:	075f      	lsls	r7, r3, #29
 8001242:	08d2      	lsrs	r2, r2, #3
 8001244:	4317      	orrs	r7, r2
 8001246:	08d8      	lsrs	r0, r3, #3
 8001248:	e634      	b.n	8000eb4 <__aeabi_dadd+0x2c8>
 800124a:	000c      	movs	r4, r1
 800124c:	001e      	movs	r6, r3
 800124e:	08d0      	lsrs	r0, r2, #3
 8001250:	e629      	b.n	8000ea6 <__aeabi_dadd+0x2ba>
 8001252:	08c1      	lsrs	r1, r0, #3
 8001254:	0770      	lsls	r0, r6, #29
 8001256:	4301      	orrs	r1, r0
 8001258:	08f0      	lsrs	r0, r6, #3
 800125a:	2f00      	cmp	r7, #0
 800125c:	d062      	beq.n	8001324 <__aeabi_dadd+0x738>
 800125e:	2480      	movs	r4, #128	@ 0x80
 8001260:	0324      	lsls	r4, r4, #12
 8001262:	4220      	tst	r0, r4
 8001264:	d007      	beq.n	8001276 <__aeabi_dadd+0x68a>
 8001266:	08de      	lsrs	r6, r3, #3
 8001268:	4226      	tst	r6, r4
 800126a:	d104      	bne.n	8001276 <__aeabi_dadd+0x68a>
 800126c:	4665      	mov	r5, ip
 800126e:	0030      	movs	r0, r6
 8001270:	08d1      	lsrs	r1, r2, #3
 8001272:	075b      	lsls	r3, r3, #29
 8001274:	4319      	orrs	r1, r3
 8001276:	0f4f      	lsrs	r7, r1, #29
 8001278:	00c9      	lsls	r1, r1, #3
 800127a:	08c9      	lsrs	r1, r1, #3
 800127c:	077f      	lsls	r7, r7, #29
 800127e:	430f      	orrs	r7, r1
 8001280:	e618      	b.n	8000eb4 <__aeabi_dadd+0x2c8>
 8001282:	000c      	movs	r4, r1
 8001284:	0030      	movs	r0, r6
 8001286:	3c20      	subs	r4, #32
 8001288:	40e0      	lsrs	r0, r4
 800128a:	4684      	mov	ip, r0
 800128c:	2920      	cmp	r1, #32
 800128e:	d005      	beq.n	800129c <__aeabi_dadd+0x6b0>
 8001290:	2440      	movs	r4, #64	@ 0x40
 8001292:	1a61      	subs	r1, r4, r1
 8001294:	408e      	lsls	r6, r1
 8001296:	4649      	mov	r1, r9
 8001298:	4331      	orrs	r1, r6
 800129a:	4689      	mov	r9, r1
 800129c:	4648      	mov	r0, r9
 800129e:	1e41      	subs	r1, r0, #1
 80012a0:	4188      	sbcs	r0, r1
 80012a2:	4661      	mov	r1, ip
 80012a4:	0007      	movs	r7, r0
 80012a6:	430f      	orrs	r7, r1
 80012a8:	e630      	b.n	8000f0c <__aeabi_dadd+0x320>
 80012aa:	2120      	movs	r1, #32
 80012ac:	2700      	movs	r7, #0
 80012ae:	1a09      	subs	r1, r1, r0
 80012b0:	e50e      	b.n	8000cd0 <__aeabi_dadd+0xe4>
 80012b2:	001e      	movs	r6, r3
 80012b4:	2f00      	cmp	r7, #0
 80012b6:	d000      	beq.n	80012ba <__aeabi_dadd+0x6ce>
 80012b8:	e522      	b.n	8000d00 <__aeabi_dadd+0x114>
 80012ba:	2400      	movs	r4, #0
 80012bc:	e758      	b.n	8001170 <__aeabi_dadd+0x584>
 80012be:	2500      	movs	r5, #0
 80012c0:	2400      	movs	r4, #0
 80012c2:	2600      	movs	r6, #0
 80012c4:	e5db      	b.n	8000e7e <__aeabi_dadd+0x292>
 80012c6:	46c0      	nop			@ (mov r8, r8)
 80012c8:	000007fe 	.word	0x000007fe
 80012cc:	000007ff 	.word	0x000007ff
 80012d0:	ff7fffff 	.word	0xff7fffff
 80012d4:	4647      	mov	r7, r8
 80012d6:	430f      	orrs	r7, r1
 80012d8:	d100      	bne.n	80012dc <__aeabi_dadd+0x6f0>
 80012da:	e747      	b.n	800116c <__aeabi_dadd+0x580>
 80012dc:	000e      	movs	r6, r1
 80012de:	46c1      	mov	r9, r8
 80012e0:	e5b5      	b.n	8000e4e <__aeabi_dadd+0x262>
 80012e2:	08df      	lsrs	r7, r3, #3
 80012e4:	0764      	lsls	r4, r4, #29
 80012e6:	2102      	movs	r1, #2
 80012e8:	4327      	orrs	r7, r4
 80012ea:	0900      	lsrs	r0, r0, #4
 80012ec:	e5b5      	b.n	8000e5a <__aeabi_dadd+0x26e>
 80012ee:	0019      	movs	r1, r3
 80012f0:	08c0      	lsrs	r0, r0, #3
 80012f2:	0777      	lsls	r7, r6, #29
 80012f4:	4307      	orrs	r7, r0
 80012f6:	4311      	orrs	r1, r2
 80012f8:	08f0      	lsrs	r0, r6, #3
 80012fa:	2900      	cmp	r1, #0
 80012fc:	d100      	bne.n	8001300 <__aeabi_dadd+0x714>
 80012fe:	e5d9      	b.n	8000eb4 <__aeabi_dadd+0x2c8>
 8001300:	2180      	movs	r1, #128	@ 0x80
 8001302:	0309      	lsls	r1, r1, #12
 8001304:	4208      	tst	r0, r1
 8001306:	d007      	beq.n	8001318 <__aeabi_dadd+0x72c>
 8001308:	08dc      	lsrs	r4, r3, #3
 800130a:	420c      	tst	r4, r1
 800130c:	d104      	bne.n	8001318 <__aeabi_dadd+0x72c>
 800130e:	08d2      	lsrs	r2, r2, #3
 8001310:	075b      	lsls	r3, r3, #29
 8001312:	431a      	orrs	r2, r3
 8001314:	0017      	movs	r7, r2
 8001316:	0020      	movs	r0, r4
 8001318:	0f7b      	lsrs	r3, r7, #29
 800131a:	00ff      	lsls	r7, r7, #3
 800131c:	08ff      	lsrs	r7, r7, #3
 800131e:	075b      	lsls	r3, r3, #29
 8001320:	431f      	orrs	r7, r3
 8001322:	e5c7      	b.n	8000eb4 <__aeabi_dadd+0x2c8>
 8001324:	000f      	movs	r7, r1
 8001326:	e5c5      	b.n	8000eb4 <__aeabi_dadd+0x2c8>
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <__aeabi_dadd+0x788>)
 800132a:	08d2      	lsrs	r2, r2, #3
 800132c:	4033      	ands	r3, r6
 800132e:	075f      	lsls	r7, r3, #29
 8001330:	025b      	lsls	r3, r3, #9
 8001332:	2401      	movs	r4, #1
 8001334:	4317      	orrs	r7, r2
 8001336:	0b1e      	lsrs	r6, r3, #12
 8001338:	e5a1      	b.n	8000e7e <__aeabi_dadd+0x292>
 800133a:	4226      	tst	r6, r4
 800133c:	d012      	beq.n	8001364 <__aeabi_dadd+0x778>
 800133e:	4b0d      	ldr	r3, [pc, #52]	@ (8001374 <__aeabi_dadd+0x788>)
 8001340:	4665      	mov	r5, ip
 8001342:	0002      	movs	r2, r0
 8001344:	2401      	movs	r4, #1
 8001346:	401e      	ands	r6, r3
 8001348:	e4e6      	b.n	8000d18 <__aeabi_dadd+0x12c>
 800134a:	0021      	movs	r1, r4
 800134c:	e585      	b.n	8000e5a <__aeabi_dadd+0x26e>
 800134e:	0017      	movs	r7, r2
 8001350:	e5a8      	b.n	8000ea4 <__aeabi_dadd+0x2b8>
 8001352:	003a      	movs	r2, r7
 8001354:	e4d4      	b.n	8000d00 <__aeabi_dadd+0x114>
 8001356:	08db      	lsrs	r3, r3, #3
 8001358:	0764      	lsls	r4, r4, #29
 800135a:	431c      	orrs	r4, r3
 800135c:	0027      	movs	r7, r4
 800135e:	2102      	movs	r1, #2
 8001360:	0900      	lsrs	r0, r0, #4
 8001362:	e57a      	b.n	8000e5a <__aeabi_dadd+0x26e>
 8001364:	08c0      	lsrs	r0, r0, #3
 8001366:	0777      	lsls	r7, r6, #29
 8001368:	4307      	orrs	r7, r0
 800136a:	4665      	mov	r5, ip
 800136c:	2100      	movs	r1, #0
 800136e:	08f0      	lsrs	r0, r6, #3
 8001370:	e573      	b.n	8000e5a <__aeabi_dadd+0x26e>
 8001372:	46c0      	nop			@ (mov r8, r8)
 8001374:	ff7fffff 	.word	0xff7fffff

08001378 <__aeabi_ddiv>:
 8001378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800137a:	46de      	mov	lr, fp
 800137c:	4645      	mov	r5, r8
 800137e:	4657      	mov	r7, sl
 8001380:	464e      	mov	r6, r9
 8001382:	b5e0      	push	{r5, r6, r7, lr}
 8001384:	b087      	sub	sp, #28
 8001386:	9200      	str	r2, [sp, #0]
 8001388:	9301      	str	r3, [sp, #4]
 800138a:	030b      	lsls	r3, r1, #12
 800138c:	0b1b      	lsrs	r3, r3, #12
 800138e:	469b      	mov	fp, r3
 8001390:	0fca      	lsrs	r2, r1, #31
 8001392:	004b      	lsls	r3, r1, #1
 8001394:	0004      	movs	r4, r0
 8001396:	4680      	mov	r8, r0
 8001398:	0d5b      	lsrs	r3, r3, #21
 800139a:	9202      	str	r2, [sp, #8]
 800139c:	d100      	bne.n	80013a0 <__aeabi_ddiv+0x28>
 800139e:	e098      	b.n	80014d2 <__aeabi_ddiv+0x15a>
 80013a0:	4a7c      	ldr	r2, [pc, #496]	@ (8001594 <__aeabi_ddiv+0x21c>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d037      	beq.n	8001416 <__aeabi_ddiv+0x9e>
 80013a6:	4659      	mov	r1, fp
 80013a8:	0f42      	lsrs	r2, r0, #29
 80013aa:	00c9      	lsls	r1, r1, #3
 80013ac:	430a      	orrs	r2, r1
 80013ae:	2180      	movs	r1, #128	@ 0x80
 80013b0:	0409      	lsls	r1, r1, #16
 80013b2:	4311      	orrs	r1, r2
 80013b4:	00c2      	lsls	r2, r0, #3
 80013b6:	4690      	mov	r8, r2
 80013b8:	4a77      	ldr	r2, [pc, #476]	@ (8001598 <__aeabi_ddiv+0x220>)
 80013ba:	4689      	mov	r9, r1
 80013bc:	4692      	mov	sl, r2
 80013be:	449a      	add	sl, r3
 80013c0:	2300      	movs	r3, #0
 80013c2:	2400      	movs	r4, #0
 80013c4:	9303      	str	r3, [sp, #12]
 80013c6:	9e00      	ldr	r6, [sp, #0]
 80013c8:	9f01      	ldr	r7, [sp, #4]
 80013ca:	033b      	lsls	r3, r7, #12
 80013cc:	0b1b      	lsrs	r3, r3, #12
 80013ce:	469b      	mov	fp, r3
 80013d0:	007b      	lsls	r3, r7, #1
 80013d2:	0030      	movs	r0, r6
 80013d4:	0d5b      	lsrs	r3, r3, #21
 80013d6:	0ffd      	lsrs	r5, r7, #31
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d059      	beq.n	8001490 <__aeabi_ddiv+0x118>
 80013dc:	4a6d      	ldr	r2, [pc, #436]	@ (8001594 <__aeabi_ddiv+0x21c>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d048      	beq.n	8001474 <__aeabi_ddiv+0xfc>
 80013e2:	4659      	mov	r1, fp
 80013e4:	0f72      	lsrs	r2, r6, #29
 80013e6:	00c9      	lsls	r1, r1, #3
 80013e8:	430a      	orrs	r2, r1
 80013ea:	2180      	movs	r1, #128	@ 0x80
 80013ec:	0409      	lsls	r1, r1, #16
 80013ee:	4311      	orrs	r1, r2
 80013f0:	468b      	mov	fp, r1
 80013f2:	4969      	ldr	r1, [pc, #420]	@ (8001598 <__aeabi_ddiv+0x220>)
 80013f4:	00f2      	lsls	r2, r6, #3
 80013f6:	468c      	mov	ip, r1
 80013f8:	4651      	mov	r1, sl
 80013fa:	4463      	add	r3, ip
 80013fc:	1acb      	subs	r3, r1, r3
 80013fe:	469a      	mov	sl, r3
 8001400:	2100      	movs	r1, #0
 8001402:	9e02      	ldr	r6, [sp, #8]
 8001404:	406e      	eors	r6, r5
 8001406:	b2f6      	uxtb	r6, r6
 8001408:	2c0f      	cmp	r4, #15
 800140a:	d900      	bls.n	800140e <__aeabi_ddiv+0x96>
 800140c:	e0ce      	b.n	80015ac <__aeabi_ddiv+0x234>
 800140e:	4b63      	ldr	r3, [pc, #396]	@ (800159c <__aeabi_ddiv+0x224>)
 8001410:	00a4      	lsls	r4, r4, #2
 8001412:	591b      	ldr	r3, [r3, r4]
 8001414:	469f      	mov	pc, r3
 8001416:	465a      	mov	r2, fp
 8001418:	4302      	orrs	r2, r0
 800141a:	4691      	mov	r9, r2
 800141c:	d000      	beq.n	8001420 <__aeabi_ddiv+0xa8>
 800141e:	e090      	b.n	8001542 <__aeabi_ddiv+0x1ca>
 8001420:	469a      	mov	sl, r3
 8001422:	2302      	movs	r3, #2
 8001424:	4690      	mov	r8, r2
 8001426:	2408      	movs	r4, #8
 8001428:	9303      	str	r3, [sp, #12]
 800142a:	e7cc      	b.n	80013c6 <__aeabi_ddiv+0x4e>
 800142c:	46cb      	mov	fp, r9
 800142e:	4642      	mov	r2, r8
 8001430:	9d02      	ldr	r5, [sp, #8]
 8001432:	9903      	ldr	r1, [sp, #12]
 8001434:	2902      	cmp	r1, #2
 8001436:	d100      	bne.n	800143a <__aeabi_ddiv+0xc2>
 8001438:	e1de      	b.n	80017f8 <__aeabi_ddiv+0x480>
 800143a:	2903      	cmp	r1, #3
 800143c:	d100      	bne.n	8001440 <__aeabi_ddiv+0xc8>
 800143e:	e08d      	b.n	800155c <__aeabi_ddiv+0x1e4>
 8001440:	2901      	cmp	r1, #1
 8001442:	d000      	beq.n	8001446 <__aeabi_ddiv+0xce>
 8001444:	e179      	b.n	800173a <__aeabi_ddiv+0x3c2>
 8001446:	002e      	movs	r6, r5
 8001448:	2200      	movs	r2, #0
 800144a:	2300      	movs	r3, #0
 800144c:	2400      	movs	r4, #0
 800144e:	4690      	mov	r8, r2
 8001450:	051b      	lsls	r3, r3, #20
 8001452:	4323      	orrs	r3, r4
 8001454:	07f6      	lsls	r6, r6, #31
 8001456:	4333      	orrs	r3, r6
 8001458:	4640      	mov	r0, r8
 800145a:	0019      	movs	r1, r3
 800145c:	b007      	add	sp, #28
 800145e:	bcf0      	pop	{r4, r5, r6, r7}
 8001460:	46bb      	mov	fp, r7
 8001462:	46b2      	mov	sl, r6
 8001464:	46a9      	mov	r9, r5
 8001466:	46a0      	mov	r8, r4
 8001468:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800146a:	2200      	movs	r2, #0
 800146c:	2400      	movs	r4, #0
 800146e:	4690      	mov	r8, r2
 8001470:	4b48      	ldr	r3, [pc, #288]	@ (8001594 <__aeabi_ddiv+0x21c>)
 8001472:	e7ed      	b.n	8001450 <__aeabi_ddiv+0xd8>
 8001474:	465a      	mov	r2, fp
 8001476:	9b00      	ldr	r3, [sp, #0]
 8001478:	431a      	orrs	r2, r3
 800147a:	4b49      	ldr	r3, [pc, #292]	@ (80015a0 <__aeabi_ddiv+0x228>)
 800147c:	469c      	mov	ip, r3
 800147e:	44e2      	add	sl, ip
 8001480:	2a00      	cmp	r2, #0
 8001482:	d159      	bne.n	8001538 <__aeabi_ddiv+0x1c0>
 8001484:	2302      	movs	r3, #2
 8001486:	431c      	orrs	r4, r3
 8001488:	2300      	movs	r3, #0
 800148a:	2102      	movs	r1, #2
 800148c:	469b      	mov	fp, r3
 800148e:	e7b8      	b.n	8001402 <__aeabi_ddiv+0x8a>
 8001490:	465a      	mov	r2, fp
 8001492:	9b00      	ldr	r3, [sp, #0]
 8001494:	431a      	orrs	r2, r3
 8001496:	d049      	beq.n	800152c <__aeabi_ddiv+0x1b4>
 8001498:	465b      	mov	r3, fp
 800149a:	2b00      	cmp	r3, #0
 800149c:	d100      	bne.n	80014a0 <__aeabi_ddiv+0x128>
 800149e:	e19c      	b.n	80017da <__aeabi_ddiv+0x462>
 80014a0:	4658      	mov	r0, fp
 80014a2:	f001 fb8b 	bl	8002bbc <__clzsi2>
 80014a6:	0002      	movs	r2, r0
 80014a8:	0003      	movs	r3, r0
 80014aa:	3a0b      	subs	r2, #11
 80014ac:	271d      	movs	r7, #29
 80014ae:	9e00      	ldr	r6, [sp, #0]
 80014b0:	1aba      	subs	r2, r7, r2
 80014b2:	0019      	movs	r1, r3
 80014b4:	4658      	mov	r0, fp
 80014b6:	40d6      	lsrs	r6, r2
 80014b8:	3908      	subs	r1, #8
 80014ba:	4088      	lsls	r0, r1
 80014bc:	0032      	movs	r2, r6
 80014be:	4302      	orrs	r2, r0
 80014c0:	4693      	mov	fp, r2
 80014c2:	9a00      	ldr	r2, [sp, #0]
 80014c4:	408a      	lsls	r2, r1
 80014c6:	4937      	ldr	r1, [pc, #220]	@ (80015a4 <__aeabi_ddiv+0x22c>)
 80014c8:	4453      	add	r3, sl
 80014ca:	468a      	mov	sl, r1
 80014cc:	2100      	movs	r1, #0
 80014ce:	449a      	add	sl, r3
 80014d0:	e797      	b.n	8001402 <__aeabi_ddiv+0x8a>
 80014d2:	465b      	mov	r3, fp
 80014d4:	4303      	orrs	r3, r0
 80014d6:	4699      	mov	r9, r3
 80014d8:	d021      	beq.n	800151e <__aeabi_ddiv+0x1a6>
 80014da:	465b      	mov	r3, fp
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d100      	bne.n	80014e2 <__aeabi_ddiv+0x16a>
 80014e0:	e169      	b.n	80017b6 <__aeabi_ddiv+0x43e>
 80014e2:	4658      	mov	r0, fp
 80014e4:	f001 fb6a 	bl	8002bbc <__clzsi2>
 80014e8:	230b      	movs	r3, #11
 80014ea:	425b      	negs	r3, r3
 80014ec:	469c      	mov	ip, r3
 80014ee:	0002      	movs	r2, r0
 80014f0:	4484      	add	ip, r0
 80014f2:	4666      	mov	r6, ip
 80014f4:	231d      	movs	r3, #29
 80014f6:	1b9b      	subs	r3, r3, r6
 80014f8:	0026      	movs	r6, r4
 80014fa:	0011      	movs	r1, r2
 80014fc:	4658      	mov	r0, fp
 80014fe:	40de      	lsrs	r6, r3
 8001500:	3908      	subs	r1, #8
 8001502:	4088      	lsls	r0, r1
 8001504:	0033      	movs	r3, r6
 8001506:	4303      	orrs	r3, r0
 8001508:	4699      	mov	r9, r3
 800150a:	0023      	movs	r3, r4
 800150c:	408b      	lsls	r3, r1
 800150e:	4698      	mov	r8, r3
 8001510:	4b25      	ldr	r3, [pc, #148]	@ (80015a8 <__aeabi_ddiv+0x230>)
 8001512:	2400      	movs	r4, #0
 8001514:	1a9b      	subs	r3, r3, r2
 8001516:	469a      	mov	sl, r3
 8001518:	2300      	movs	r3, #0
 800151a:	9303      	str	r3, [sp, #12]
 800151c:	e753      	b.n	80013c6 <__aeabi_ddiv+0x4e>
 800151e:	2300      	movs	r3, #0
 8001520:	4698      	mov	r8, r3
 8001522:	469a      	mov	sl, r3
 8001524:	3301      	adds	r3, #1
 8001526:	2404      	movs	r4, #4
 8001528:	9303      	str	r3, [sp, #12]
 800152a:	e74c      	b.n	80013c6 <__aeabi_ddiv+0x4e>
 800152c:	2301      	movs	r3, #1
 800152e:	431c      	orrs	r4, r3
 8001530:	2300      	movs	r3, #0
 8001532:	2101      	movs	r1, #1
 8001534:	469b      	mov	fp, r3
 8001536:	e764      	b.n	8001402 <__aeabi_ddiv+0x8a>
 8001538:	2303      	movs	r3, #3
 800153a:	0032      	movs	r2, r6
 800153c:	2103      	movs	r1, #3
 800153e:	431c      	orrs	r4, r3
 8001540:	e75f      	b.n	8001402 <__aeabi_ddiv+0x8a>
 8001542:	469a      	mov	sl, r3
 8001544:	2303      	movs	r3, #3
 8001546:	46d9      	mov	r9, fp
 8001548:	240c      	movs	r4, #12
 800154a:	9303      	str	r3, [sp, #12]
 800154c:	e73b      	b.n	80013c6 <__aeabi_ddiv+0x4e>
 800154e:	2300      	movs	r3, #0
 8001550:	2480      	movs	r4, #128	@ 0x80
 8001552:	4698      	mov	r8, r3
 8001554:	2600      	movs	r6, #0
 8001556:	4b0f      	ldr	r3, [pc, #60]	@ (8001594 <__aeabi_ddiv+0x21c>)
 8001558:	0324      	lsls	r4, r4, #12
 800155a:	e779      	b.n	8001450 <__aeabi_ddiv+0xd8>
 800155c:	2480      	movs	r4, #128	@ 0x80
 800155e:	465b      	mov	r3, fp
 8001560:	0324      	lsls	r4, r4, #12
 8001562:	431c      	orrs	r4, r3
 8001564:	0324      	lsls	r4, r4, #12
 8001566:	002e      	movs	r6, r5
 8001568:	4690      	mov	r8, r2
 800156a:	4b0a      	ldr	r3, [pc, #40]	@ (8001594 <__aeabi_ddiv+0x21c>)
 800156c:	0b24      	lsrs	r4, r4, #12
 800156e:	e76f      	b.n	8001450 <__aeabi_ddiv+0xd8>
 8001570:	2480      	movs	r4, #128	@ 0x80
 8001572:	464b      	mov	r3, r9
 8001574:	0324      	lsls	r4, r4, #12
 8001576:	4223      	tst	r3, r4
 8001578:	d002      	beq.n	8001580 <__aeabi_ddiv+0x208>
 800157a:	465b      	mov	r3, fp
 800157c:	4223      	tst	r3, r4
 800157e:	d0f0      	beq.n	8001562 <__aeabi_ddiv+0x1ea>
 8001580:	2480      	movs	r4, #128	@ 0x80
 8001582:	464b      	mov	r3, r9
 8001584:	0324      	lsls	r4, r4, #12
 8001586:	431c      	orrs	r4, r3
 8001588:	0324      	lsls	r4, r4, #12
 800158a:	9e02      	ldr	r6, [sp, #8]
 800158c:	4b01      	ldr	r3, [pc, #4]	@ (8001594 <__aeabi_ddiv+0x21c>)
 800158e:	0b24      	lsrs	r4, r4, #12
 8001590:	e75e      	b.n	8001450 <__aeabi_ddiv+0xd8>
 8001592:	46c0      	nop			@ (mov r8, r8)
 8001594:	000007ff 	.word	0x000007ff
 8001598:	fffffc01 	.word	0xfffffc01
 800159c:	08008930 	.word	0x08008930
 80015a0:	fffff801 	.word	0xfffff801
 80015a4:	000003f3 	.word	0x000003f3
 80015a8:	fffffc0d 	.word	0xfffffc0d
 80015ac:	45cb      	cmp	fp, r9
 80015ae:	d200      	bcs.n	80015b2 <__aeabi_ddiv+0x23a>
 80015b0:	e0f8      	b.n	80017a4 <__aeabi_ddiv+0x42c>
 80015b2:	d100      	bne.n	80015b6 <__aeabi_ddiv+0x23e>
 80015b4:	e0f3      	b.n	800179e <__aeabi_ddiv+0x426>
 80015b6:	2301      	movs	r3, #1
 80015b8:	425b      	negs	r3, r3
 80015ba:	469c      	mov	ip, r3
 80015bc:	4644      	mov	r4, r8
 80015be:	4648      	mov	r0, r9
 80015c0:	2500      	movs	r5, #0
 80015c2:	44e2      	add	sl, ip
 80015c4:	465b      	mov	r3, fp
 80015c6:	0e17      	lsrs	r7, r2, #24
 80015c8:	021b      	lsls	r3, r3, #8
 80015ca:	431f      	orrs	r7, r3
 80015cc:	0c19      	lsrs	r1, r3, #16
 80015ce:	043b      	lsls	r3, r7, #16
 80015d0:	0212      	lsls	r2, r2, #8
 80015d2:	9700      	str	r7, [sp, #0]
 80015d4:	0c1f      	lsrs	r7, r3, #16
 80015d6:	4691      	mov	r9, r2
 80015d8:	9102      	str	r1, [sp, #8]
 80015da:	9703      	str	r7, [sp, #12]
 80015dc:	f7fe fe36 	bl	800024c <__aeabi_uidivmod>
 80015e0:	0002      	movs	r2, r0
 80015e2:	437a      	muls	r2, r7
 80015e4:	040b      	lsls	r3, r1, #16
 80015e6:	0c21      	lsrs	r1, r4, #16
 80015e8:	4680      	mov	r8, r0
 80015ea:	4319      	orrs	r1, r3
 80015ec:	428a      	cmp	r2, r1
 80015ee:	d909      	bls.n	8001604 <__aeabi_ddiv+0x28c>
 80015f0:	9f00      	ldr	r7, [sp, #0]
 80015f2:	2301      	movs	r3, #1
 80015f4:	46bc      	mov	ip, r7
 80015f6:	425b      	negs	r3, r3
 80015f8:	4461      	add	r1, ip
 80015fa:	469c      	mov	ip, r3
 80015fc:	44e0      	add	r8, ip
 80015fe:	428f      	cmp	r7, r1
 8001600:	d800      	bhi.n	8001604 <__aeabi_ddiv+0x28c>
 8001602:	e15c      	b.n	80018be <__aeabi_ddiv+0x546>
 8001604:	1a88      	subs	r0, r1, r2
 8001606:	9902      	ldr	r1, [sp, #8]
 8001608:	f7fe fe20 	bl	800024c <__aeabi_uidivmod>
 800160c:	9a03      	ldr	r2, [sp, #12]
 800160e:	0424      	lsls	r4, r4, #16
 8001610:	4342      	muls	r2, r0
 8001612:	0409      	lsls	r1, r1, #16
 8001614:	0c24      	lsrs	r4, r4, #16
 8001616:	0003      	movs	r3, r0
 8001618:	430c      	orrs	r4, r1
 800161a:	42a2      	cmp	r2, r4
 800161c:	d906      	bls.n	800162c <__aeabi_ddiv+0x2b4>
 800161e:	9900      	ldr	r1, [sp, #0]
 8001620:	3b01      	subs	r3, #1
 8001622:	468c      	mov	ip, r1
 8001624:	4464      	add	r4, ip
 8001626:	42a1      	cmp	r1, r4
 8001628:	d800      	bhi.n	800162c <__aeabi_ddiv+0x2b4>
 800162a:	e142      	b.n	80018b2 <__aeabi_ddiv+0x53a>
 800162c:	1aa0      	subs	r0, r4, r2
 800162e:	4642      	mov	r2, r8
 8001630:	0412      	lsls	r2, r2, #16
 8001632:	431a      	orrs	r2, r3
 8001634:	4693      	mov	fp, r2
 8001636:	464b      	mov	r3, r9
 8001638:	4659      	mov	r1, fp
 800163a:	0c1b      	lsrs	r3, r3, #16
 800163c:	001f      	movs	r7, r3
 800163e:	9304      	str	r3, [sp, #16]
 8001640:	040b      	lsls	r3, r1, #16
 8001642:	4649      	mov	r1, r9
 8001644:	0409      	lsls	r1, r1, #16
 8001646:	0c09      	lsrs	r1, r1, #16
 8001648:	000c      	movs	r4, r1
 800164a:	0c1b      	lsrs	r3, r3, #16
 800164c:	435c      	muls	r4, r3
 800164e:	0c12      	lsrs	r2, r2, #16
 8001650:	437b      	muls	r3, r7
 8001652:	4688      	mov	r8, r1
 8001654:	4351      	muls	r1, r2
 8001656:	437a      	muls	r2, r7
 8001658:	0c27      	lsrs	r7, r4, #16
 800165a:	46bc      	mov	ip, r7
 800165c:	185b      	adds	r3, r3, r1
 800165e:	4463      	add	r3, ip
 8001660:	4299      	cmp	r1, r3
 8001662:	d903      	bls.n	800166c <__aeabi_ddiv+0x2f4>
 8001664:	2180      	movs	r1, #128	@ 0x80
 8001666:	0249      	lsls	r1, r1, #9
 8001668:	468c      	mov	ip, r1
 800166a:	4462      	add	r2, ip
 800166c:	0c19      	lsrs	r1, r3, #16
 800166e:	0424      	lsls	r4, r4, #16
 8001670:	041b      	lsls	r3, r3, #16
 8001672:	0c24      	lsrs	r4, r4, #16
 8001674:	188a      	adds	r2, r1, r2
 8001676:	191c      	adds	r4, r3, r4
 8001678:	4290      	cmp	r0, r2
 800167a:	d302      	bcc.n	8001682 <__aeabi_ddiv+0x30a>
 800167c:	d116      	bne.n	80016ac <__aeabi_ddiv+0x334>
 800167e:	42a5      	cmp	r5, r4
 8001680:	d214      	bcs.n	80016ac <__aeabi_ddiv+0x334>
 8001682:	465b      	mov	r3, fp
 8001684:	9f00      	ldr	r7, [sp, #0]
 8001686:	3b01      	subs	r3, #1
 8001688:	444d      	add	r5, r9
 800168a:	9305      	str	r3, [sp, #20]
 800168c:	454d      	cmp	r5, r9
 800168e:	419b      	sbcs	r3, r3
 8001690:	46bc      	mov	ip, r7
 8001692:	425b      	negs	r3, r3
 8001694:	4463      	add	r3, ip
 8001696:	18c0      	adds	r0, r0, r3
 8001698:	4287      	cmp	r7, r0
 800169a:	d300      	bcc.n	800169e <__aeabi_ddiv+0x326>
 800169c:	e102      	b.n	80018a4 <__aeabi_ddiv+0x52c>
 800169e:	4282      	cmp	r2, r0
 80016a0:	d900      	bls.n	80016a4 <__aeabi_ddiv+0x32c>
 80016a2:	e129      	b.n	80018f8 <__aeabi_ddiv+0x580>
 80016a4:	d100      	bne.n	80016a8 <__aeabi_ddiv+0x330>
 80016a6:	e124      	b.n	80018f2 <__aeabi_ddiv+0x57a>
 80016a8:	9b05      	ldr	r3, [sp, #20]
 80016aa:	469b      	mov	fp, r3
 80016ac:	1b2c      	subs	r4, r5, r4
 80016ae:	42a5      	cmp	r5, r4
 80016b0:	41ad      	sbcs	r5, r5
 80016b2:	9b00      	ldr	r3, [sp, #0]
 80016b4:	1a80      	subs	r0, r0, r2
 80016b6:	426d      	negs	r5, r5
 80016b8:	1b40      	subs	r0, r0, r5
 80016ba:	4283      	cmp	r3, r0
 80016bc:	d100      	bne.n	80016c0 <__aeabi_ddiv+0x348>
 80016be:	e10f      	b.n	80018e0 <__aeabi_ddiv+0x568>
 80016c0:	9902      	ldr	r1, [sp, #8]
 80016c2:	f7fe fdc3 	bl	800024c <__aeabi_uidivmod>
 80016c6:	9a03      	ldr	r2, [sp, #12]
 80016c8:	040b      	lsls	r3, r1, #16
 80016ca:	4342      	muls	r2, r0
 80016cc:	0c21      	lsrs	r1, r4, #16
 80016ce:	0005      	movs	r5, r0
 80016d0:	4319      	orrs	r1, r3
 80016d2:	428a      	cmp	r2, r1
 80016d4:	d900      	bls.n	80016d8 <__aeabi_ddiv+0x360>
 80016d6:	e0cb      	b.n	8001870 <__aeabi_ddiv+0x4f8>
 80016d8:	1a88      	subs	r0, r1, r2
 80016da:	9902      	ldr	r1, [sp, #8]
 80016dc:	f7fe fdb6 	bl	800024c <__aeabi_uidivmod>
 80016e0:	9a03      	ldr	r2, [sp, #12]
 80016e2:	0424      	lsls	r4, r4, #16
 80016e4:	4342      	muls	r2, r0
 80016e6:	0409      	lsls	r1, r1, #16
 80016e8:	0c24      	lsrs	r4, r4, #16
 80016ea:	0003      	movs	r3, r0
 80016ec:	430c      	orrs	r4, r1
 80016ee:	42a2      	cmp	r2, r4
 80016f0:	d900      	bls.n	80016f4 <__aeabi_ddiv+0x37c>
 80016f2:	e0ca      	b.n	800188a <__aeabi_ddiv+0x512>
 80016f4:	4641      	mov	r1, r8
 80016f6:	1aa4      	subs	r4, r4, r2
 80016f8:	042a      	lsls	r2, r5, #16
 80016fa:	431a      	orrs	r2, r3
 80016fc:	9f04      	ldr	r7, [sp, #16]
 80016fe:	0413      	lsls	r3, r2, #16
 8001700:	0c1b      	lsrs	r3, r3, #16
 8001702:	4359      	muls	r1, r3
 8001704:	4640      	mov	r0, r8
 8001706:	437b      	muls	r3, r7
 8001708:	469c      	mov	ip, r3
 800170a:	0c15      	lsrs	r5, r2, #16
 800170c:	4368      	muls	r0, r5
 800170e:	0c0b      	lsrs	r3, r1, #16
 8001710:	4484      	add	ip, r0
 8001712:	4463      	add	r3, ip
 8001714:	437d      	muls	r5, r7
 8001716:	4298      	cmp	r0, r3
 8001718:	d903      	bls.n	8001722 <__aeabi_ddiv+0x3aa>
 800171a:	2080      	movs	r0, #128	@ 0x80
 800171c:	0240      	lsls	r0, r0, #9
 800171e:	4684      	mov	ip, r0
 8001720:	4465      	add	r5, ip
 8001722:	0c18      	lsrs	r0, r3, #16
 8001724:	0409      	lsls	r1, r1, #16
 8001726:	041b      	lsls	r3, r3, #16
 8001728:	0c09      	lsrs	r1, r1, #16
 800172a:	1940      	adds	r0, r0, r5
 800172c:	185b      	adds	r3, r3, r1
 800172e:	4284      	cmp	r4, r0
 8001730:	d327      	bcc.n	8001782 <__aeabi_ddiv+0x40a>
 8001732:	d023      	beq.n	800177c <__aeabi_ddiv+0x404>
 8001734:	2301      	movs	r3, #1
 8001736:	0035      	movs	r5, r6
 8001738:	431a      	orrs	r2, r3
 800173a:	4b94      	ldr	r3, [pc, #592]	@ (800198c <__aeabi_ddiv+0x614>)
 800173c:	4453      	add	r3, sl
 800173e:	2b00      	cmp	r3, #0
 8001740:	dd60      	ble.n	8001804 <__aeabi_ddiv+0x48c>
 8001742:	0751      	lsls	r1, r2, #29
 8001744:	d000      	beq.n	8001748 <__aeabi_ddiv+0x3d0>
 8001746:	e086      	b.n	8001856 <__aeabi_ddiv+0x4de>
 8001748:	002e      	movs	r6, r5
 800174a:	08d1      	lsrs	r1, r2, #3
 800174c:	465a      	mov	r2, fp
 800174e:	01d2      	lsls	r2, r2, #7
 8001750:	d506      	bpl.n	8001760 <__aeabi_ddiv+0x3e8>
 8001752:	465a      	mov	r2, fp
 8001754:	4b8e      	ldr	r3, [pc, #568]	@ (8001990 <__aeabi_ddiv+0x618>)
 8001756:	401a      	ands	r2, r3
 8001758:	2380      	movs	r3, #128	@ 0x80
 800175a:	4693      	mov	fp, r2
 800175c:	00db      	lsls	r3, r3, #3
 800175e:	4453      	add	r3, sl
 8001760:	4a8c      	ldr	r2, [pc, #560]	@ (8001994 <__aeabi_ddiv+0x61c>)
 8001762:	4293      	cmp	r3, r2
 8001764:	dd00      	ble.n	8001768 <__aeabi_ddiv+0x3f0>
 8001766:	e680      	b.n	800146a <__aeabi_ddiv+0xf2>
 8001768:	465a      	mov	r2, fp
 800176a:	0752      	lsls	r2, r2, #29
 800176c:	430a      	orrs	r2, r1
 800176e:	4690      	mov	r8, r2
 8001770:	465a      	mov	r2, fp
 8001772:	055b      	lsls	r3, r3, #21
 8001774:	0254      	lsls	r4, r2, #9
 8001776:	0b24      	lsrs	r4, r4, #12
 8001778:	0d5b      	lsrs	r3, r3, #21
 800177a:	e669      	b.n	8001450 <__aeabi_ddiv+0xd8>
 800177c:	0035      	movs	r5, r6
 800177e:	2b00      	cmp	r3, #0
 8001780:	d0db      	beq.n	800173a <__aeabi_ddiv+0x3c2>
 8001782:	9d00      	ldr	r5, [sp, #0]
 8001784:	1e51      	subs	r1, r2, #1
 8001786:	46ac      	mov	ip, r5
 8001788:	4464      	add	r4, ip
 800178a:	42ac      	cmp	r4, r5
 800178c:	d200      	bcs.n	8001790 <__aeabi_ddiv+0x418>
 800178e:	e09e      	b.n	80018ce <__aeabi_ddiv+0x556>
 8001790:	4284      	cmp	r4, r0
 8001792:	d200      	bcs.n	8001796 <__aeabi_ddiv+0x41e>
 8001794:	e0e1      	b.n	800195a <__aeabi_ddiv+0x5e2>
 8001796:	d100      	bne.n	800179a <__aeabi_ddiv+0x422>
 8001798:	e0ee      	b.n	8001978 <__aeabi_ddiv+0x600>
 800179a:	000a      	movs	r2, r1
 800179c:	e7ca      	b.n	8001734 <__aeabi_ddiv+0x3bc>
 800179e:	4542      	cmp	r2, r8
 80017a0:	d900      	bls.n	80017a4 <__aeabi_ddiv+0x42c>
 80017a2:	e708      	b.n	80015b6 <__aeabi_ddiv+0x23e>
 80017a4:	464b      	mov	r3, r9
 80017a6:	07dc      	lsls	r4, r3, #31
 80017a8:	0858      	lsrs	r0, r3, #1
 80017aa:	4643      	mov	r3, r8
 80017ac:	085b      	lsrs	r3, r3, #1
 80017ae:	431c      	orrs	r4, r3
 80017b0:	4643      	mov	r3, r8
 80017b2:	07dd      	lsls	r5, r3, #31
 80017b4:	e706      	b.n	80015c4 <__aeabi_ddiv+0x24c>
 80017b6:	f001 fa01 	bl	8002bbc <__clzsi2>
 80017ba:	2315      	movs	r3, #21
 80017bc:	469c      	mov	ip, r3
 80017be:	4484      	add	ip, r0
 80017c0:	0002      	movs	r2, r0
 80017c2:	4663      	mov	r3, ip
 80017c4:	3220      	adds	r2, #32
 80017c6:	2b1c      	cmp	r3, #28
 80017c8:	dc00      	bgt.n	80017cc <__aeabi_ddiv+0x454>
 80017ca:	e692      	b.n	80014f2 <__aeabi_ddiv+0x17a>
 80017cc:	0023      	movs	r3, r4
 80017ce:	3808      	subs	r0, #8
 80017d0:	4083      	lsls	r3, r0
 80017d2:	4699      	mov	r9, r3
 80017d4:	2300      	movs	r3, #0
 80017d6:	4698      	mov	r8, r3
 80017d8:	e69a      	b.n	8001510 <__aeabi_ddiv+0x198>
 80017da:	f001 f9ef 	bl	8002bbc <__clzsi2>
 80017de:	0002      	movs	r2, r0
 80017e0:	0003      	movs	r3, r0
 80017e2:	3215      	adds	r2, #21
 80017e4:	3320      	adds	r3, #32
 80017e6:	2a1c      	cmp	r2, #28
 80017e8:	dc00      	bgt.n	80017ec <__aeabi_ddiv+0x474>
 80017ea:	e65f      	b.n	80014ac <__aeabi_ddiv+0x134>
 80017ec:	9900      	ldr	r1, [sp, #0]
 80017ee:	3808      	subs	r0, #8
 80017f0:	4081      	lsls	r1, r0
 80017f2:	2200      	movs	r2, #0
 80017f4:	468b      	mov	fp, r1
 80017f6:	e666      	b.n	80014c6 <__aeabi_ddiv+0x14e>
 80017f8:	2200      	movs	r2, #0
 80017fa:	002e      	movs	r6, r5
 80017fc:	2400      	movs	r4, #0
 80017fe:	4690      	mov	r8, r2
 8001800:	4b65      	ldr	r3, [pc, #404]	@ (8001998 <__aeabi_ddiv+0x620>)
 8001802:	e625      	b.n	8001450 <__aeabi_ddiv+0xd8>
 8001804:	002e      	movs	r6, r5
 8001806:	2101      	movs	r1, #1
 8001808:	1ac9      	subs	r1, r1, r3
 800180a:	2938      	cmp	r1, #56	@ 0x38
 800180c:	dd00      	ble.n	8001810 <__aeabi_ddiv+0x498>
 800180e:	e61b      	b.n	8001448 <__aeabi_ddiv+0xd0>
 8001810:	291f      	cmp	r1, #31
 8001812:	dc7e      	bgt.n	8001912 <__aeabi_ddiv+0x59a>
 8001814:	4861      	ldr	r0, [pc, #388]	@ (800199c <__aeabi_ddiv+0x624>)
 8001816:	0014      	movs	r4, r2
 8001818:	4450      	add	r0, sl
 800181a:	465b      	mov	r3, fp
 800181c:	4082      	lsls	r2, r0
 800181e:	4083      	lsls	r3, r0
 8001820:	40cc      	lsrs	r4, r1
 8001822:	1e50      	subs	r0, r2, #1
 8001824:	4182      	sbcs	r2, r0
 8001826:	4323      	orrs	r3, r4
 8001828:	431a      	orrs	r2, r3
 800182a:	465b      	mov	r3, fp
 800182c:	40cb      	lsrs	r3, r1
 800182e:	0751      	lsls	r1, r2, #29
 8001830:	d009      	beq.n	8001846 <__aeabi_ddiv+0x4ce>
 8001832:	210f      	movs	r1, #15
 8001834:	4011      	ands	r1, r2
 8001836:	2904      	cmp	r1, #4
 8001838:	d005      	beq.n	8001846 <__aeabi_ddiv+0x4ce>
 800183a:	1d11      	adds	r1, r2, #4
 800183c:	4291      	cmp	r1, r2
 800183e:	4192      	sbcs	r2, r2
 8001840:	4252      	negs	r2, r2
 8001842:	189b      	adds	r3, r3, r2
 8001844:	000a      	movs	r2, r1
 8001846:	0219      	lsls	r1, r3, #8
 8001848:	d400      	bmi.n	800184c <__aeabi_ddiv+0x4d4>
 800184a:	e09b      	b.n	8001984 <__aeabi_ddiv+0x60c>
 800184c:	2200      	movs	r2, #0
 800184e:	2301      	movs	r3, #1
 8001850:	2400      	movs	r4, #0
 8001852:	4690      	mov	r8, r2
 8001854:	e5fc      	b.n	8001450 <__aeabi_ddiv+0xd8>
 8001856:	210f      	movs	r1, #15
 8001858:	4011      	ands	r1, r2
 800185a:	2904      	cmp	r1, #4
 800185c:	d100      	bne.n	8001860 <__aeabi_ddiv+0x4e8>
 800185e:	e773      	b.n	8001748 <__aeabi_ddiv+0x3d0>
 8001860:	1d11      	adds	r1, r2, #4
 8001862:	4291      	cmp	r1, r2
 8001864:	4192      	sbcs	r2, r2
 8001866:	4252      	negs	r2, r2
 8001868:	002e      	movs	r6, r5
 800186a:	08c9      	lsrs	r1, r1, #3
 800186c:	4493      	add	fp, r2
 800186e:	e76d      	b.n	800174c <__aeabi_ddiv+0x3d4>
 8001870:	9b00      	ldr	r3, [sp, #0]
 8001872:	3d01      	subs	r5, #1
 8001874:	469c      	mov	ip, r3
 8001876:	4461      	add	r1, ip
 8001878:	428b      	cmp	r3, r1
 800187a:	d900      	bls.n	800187e <__aeabi_ddiv+0x506>
 800187c:	e72c      	b.n	80016d8 <__aeabi_ddiv+0x360>
 800187e:	428a      	cmp	r2, r1
 8001880:	d800      	bhi.n	8001884 <__aeabi_ddiv+0x50c>
 8001882:	e729      	b.n	80016d8 <__aeabi_ddiv+0x360>
 8001884:	1e85      	subs	r5, r0, #2
 8001886:	4461      	add	r1, ip
 8001888:	e726      	b.n	80016d8 <__aeabi_ddiv+0x360>
 800188a:	9900      	ldr	r1, [sp, #0]
 800188c:	3b01      	subs	r3, #1
 800188e:	468c      	mov	ip, r1
 8001890:	4464      	add	r4, ip
 8001892:	42a1      	cmp	r1, r4
 8001894:	d900      	bls.n	8001898 <__aeabi_ddiv+0x520>
 8001896:	e72d      	b.n	80016f4 <__aeabi_ddiv+0x37c>
 8001898:	42a2      	cmp	r2, r4
 800189a:	d800      	bhi.n	800189e <__aeabi_ddiv+0x526>
 800189c:	e72a      	b.n	80016f4 <__aeabi_ddiv+0x37c>
 800189e:	1e83      	subs	r3, r0, #2
 80018a0:	4464      	add	r4, ip
 80018a2:	e727      	b.n	80016f4 <__aeabi_ddiv+0x37c>
 80018a4:	4287      	cmp	r7, r0
 80018a6:	d000      	beq.n	80018aa <__aeabi_ddiv+0x532>
 80018a8:	e6fe      	b.n	80016a8 <__aeabi_ddiv+0x330>
 80018aa:	45a9      	cmp	r9, r5
 80018ac:	d900      	bls.n	80018b0 <__aeabi_ddiv+0x538>
 80018ae:	e6fb      	b.n	80016a8 <__aeabi_ddiv+0x330>
 80018b0:	e6f5      	b.n	800169e <__aeabi_ddiv+0x326>
 80018b2:	42a2      	cmp	r2, r4
 80018b4:	d800      	bhi.n	80018b8 <__aeabi_ddiv+0x540>
 80018b6:	e6b9      	b.n	800162c <__aeabi_ddiv+0x2b4>
 80018b8:	1e83      	subs	r3, r0, #2
 80018ba:	4464      	add	r4, ip
 80018bc:	e6b6      	b.n	800162c <__aeabi_ddiv+0x2b4>
 80018be:	428a      	cmp	r2, r1
 80018c0:	d800      	bhi.n	80018c4 <__aeabi_ddiv+0x54c>
 80018c2:	e69f      	b.n	8001604 <__aeabi_ddiv+0x28c>
 80018c4:	46bc      	mov	ip, r7
 80018c6:	1e83      	subs	r3, r0, #2
 80018c8:	4698      	mov	r8, r3
 80018ca:	4461      	add	r1, ip
 80018cc:	e69a      	b.n	8001604 <__aeabi_ddiv+0x28c>
 80018ce:	000a      	movs	r2, r1
 80018d0:	4284      	cmp	r4, r0
 80018d2:	d000      	beq.n	80018d6 <__aeabi_ddiv+0x55e>
 80018d4:	e72e      	b.n	8001734 <__aeabi_ddiv+0x3bc>
 80018d6:	454b      	cmp	r3, r9
 80018d8:	d000      	beq.n	80018dc <__aeabi_ddiv+0x564>
 80018da:	e72b      	b.n	8001734 <__aeabi_ddiv+0x3bc>
 80018dc:	0035      	movs	r5, r6
 80018de:	e72c      	b.n	800173a <__aeabi_ddiv+0x3c2>
 80018e0:	4b2a      	ldr	r3, [pc, #168]	@ (800198c <__aeabi_ddiv+0x614>)
 80018e2:	4a2f      	ldr	r2, [pc, #188]	@ (80019a0 <__aeabi_ddiv+0x628>)
 80018e4:	4453      	add	r3, sl
 80018e6:	4592      	cmp	sl, r2
 80018e8:	db43      	blt.n	8001972 <__aeabi_ddiv+0x5fa>
 80018ea:	2201      	movs	r2, #1
 80018ec:	2100      	movs	r1, #0
 80018ee:	4493      	add	fp, r2
 80018f0:	e72c      	b.n	800174c <__aeabi_ddiv+0x3d4>
 80018f2:	42ac      	cmp	r4, r5
 80018f4:	d800      	bhi.n	80018f8 <__aeabi_ddiv+0x580>
 80018f6:	e6d7      	b.n	80016a8 <__aeabi_ddiv+0x330>
 80018f8:	2302      	movs	r3, #2
 80018fa:	425b      	negs	r3, r3
 80018fc:	469c      	mov	ip, r3
 80018fe:	9900      	ldr	r1, [sp, #0]
 8001900:	444d      	add	r5, r9
 8001902:	454d      	cmp	r5, r9
 8001904:	419b      	sbcs	r3, r3
 8001906:	44e3      	add	fp, ip
 8001908:	468c      	mov	ip, r1
 800190a:	425b      	negs	r3, r3
 800190c:	4463      	add	r3, ip
 800190e:	18c0      	adds	r0, r0, r3
 8001910:	e6cc      	b.n	80016ac <__aeabi_ddiv+0x334>
 8001912:	201f      	movs	r0, #31
 8001914:	4240      	negs	r0, r0
 8001916:	1ac3      	subs	r3, r0, r3
 8001918:	4658      	mov	r0, fp
 800191a:	40d8      	lsrs	r0, r3
 800191c:	2920      	cmp	r1, #32
 800191e:	d004      	beq.n	800192a <__aeabi_ddiv+0x5b2>
 8001920:	4659      	mov	r1, fp
 8001922:	4b20      	ldr	r3, [pc, #128]	@ (80019a4 <__aeabi_ddiv+0x62c>)
 8001924:	4453      	add	r3, sl
 8001926:	4099      	lsls	r1, r3
 8001928:	430a      	orrs	r2, r1
 800192a:	1e53      	subs	r3, r2, #1
 800192c:	419a      	sbcs	r2, r3
 800192e:	2307      	movs	r3, #7
 8001930:	0019      	movs	r1, r3
 8001932:	4302      	orrs	r2, r0
 8001934:	2400      	movs	r4, #0
 8001936:	4011      	ands	r1, r2
 8001938:	4213      	tst	r3, r2
 800193a:	d009      	beq.n	8001950 <__aeabi_ddiv+0x5d8>
 800193c:	3308      	adds	r3, #8
 800193e:	4013      	ands	r3, r2
 8001940:	2b04      	cmp	r3, #4
 8001942:	d01d      	beq.n	8001980 <__aeabi_ddiv+0x608>
 8001944:	1d13      	adds	r3, r2, #4
 8001946:	4293      	cmp	r3, r2
 8001948:	4189      	sbcs	r1, r1
 800194a:	001a      	movs	r2, r3
 800194c:	4249      	negs	r1, r1
 800194e:	0749      	lsls	r1, r1, #29
 8001950:	08d2      	lsrs	r2, r2, #3
 8001952:	430a      	orrs	r2, r1
 8001954:	4690      	mov	r8, r2
 8001956:	2300      	movs	r3, #0
 8001958:	e57a      	b.n	8001450 <__aeabi_ddiv+0xd8>
 800195a:	4649      	mov	r1, r9
 800195c:	9f00      	ldr	r7, [sp, #0]
 800195e:	004d      	lsls	r5, r1, #1
 8001960:	454d      	cmp	r5, r9
 8001962:	4189      	sbcs	r1, r1
 8001964:	46bc      	mov	ip, r7
 8001966:	4249      	negs	r1, r1
 8001968:	4461      	add	r1, ip
 800196a:	46a9      	mov	r9, r5
 800196c:	3a02      	subs	r2, #2
 800196e:	1864      	adds	r4, r4, r1
 8001970:	e7ae      	b.n	80018d0 <__aeabi_ddiv+0x558>
 8001972:	2201      	movs	r2, #1
 8001974:	4252      	negs	r2, r2
 8001976:	e746      	b.n	8001806 <__aeabi_ddiv+0x48e>
 8001978:	4599      	cmp	r9, r3
 800197a:	d3ee      	bcc.n	800195a <__aeabi_ddiv+0x5e2>
 800197c:	000a      	movs	r2, r1
 800197e:	e7aa      	b.n	80018d6 <__aeabi_ddiv+0x55e>
 8001980:	2100      	movs	r1, #0
 8001982:	e7e5      	b.n	8001950 <__aeabi_ddiv+0x5d8>
 8001984:	0759      	lsls	r1, r3, #29
 8001986:	025b      	lsls	r3, r3, #9
 8001988:	0b1c      	lsrs	r4, r3, #12
 800198a:	e7e1      	b.n	8001950 <__aeabi_ddiv+0x5d8>
 800198c:	000003ff 	.word	0x000003ff
 8001990:	feffffff 	.word	0xfeffffff
 8001994:	000007fe 	.word	0x000007fe
 8001998:	000007ff 	.word	0x000007ff
 800199c:	0000041e 	.word	0x0000041e
 80019a0:	fffffc02 	.word	0xfffffc02
 80019a4:	0000043e 	.word	0x0000043e

080019a8 <__eqdf2>:
 80019a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019aa:	4657      	mov	r7, sl
 80019ac:	46de      	mov	lr, fp
 80019ae:	464e      	mov	r6, r9
 80019b0:	4645      	mov	r5, r8
 80019b2:	b5e0      	push	{r5, r6, r7, lr}
 80019b4:	000d      	movs	r5, r1
 80019b6:	0004      	movs	r4, r0
 80019b8:	0fe8      	lsrs	r0, r5, #31
 80019ba:	4683      	mov	fp, r0
 80019bc:	0309      	lsls	r1, r1, #12
 80019be:	0fd8      	lsrs	r0, r3, #31
 80019c0:	0b09      	lsrs	r1, r1, #12
 80019c2:	4682      	mov	sl, r0
 80019c4:	4819      	ldr	r0, [pc, #100]	@ (8001a2c <__eqdf2+0x84>)
 80019c6:	468c      	mov	ip, r1
 80019c8:	031f      	lsls	r7, r3, #12
 80019ca:	0069      	lsls	r1, r5, #1
 80019cc:	005e      	lsls	r6, r3, #1
 80019ce:	0d49      	lsrs	r1, r1, #21
 80019d0:	0b3f      	lsrs	r7, r7, #12
 80019d2:	0d76      	lsrs	r6, r6, #21
 80019d4:	4281      	cmp	r1, r0
 80019d6:	d018      	beq.n	8001a0a <__eqdf2+0x62>
 80019d8:	4286      	cmp	r6, r0
 80019da:	d00f      	beq.n	80019fc <__eqdf2+0x54>
 80019dc:	2001      	movs	r0, #1
 80019de:	42b1      	cmp	r1, r6
 80019e0:	d10d      	bne.n	80019fe <__eqdf2+0x56>
 80019e2:	45bc      	cmp	ip, r7
 80019e4:	d10b      	bne.n	80019fe <__eqdf2+0x56>
 80019e6:	4294      	cmp	r4, r2
 80019e8:	d109      	bne.n	80019fe <__eqdf2+0x56>
 80019ea:	45d3      	cmp	fp, sl
 80019ec:	d01c      	beq.n	8001a28 <__eqdf2+0x80>
 80019ee:	2900      	cmp	r1, #0
 80019f0:	d105      	bne.n	80019fe <__eqdf2+0x56>
 80019f2:	4660      	mov	r0, ip
 80019f4:	4320      	orrs	r0, r4
 80019f6:	1e43      	subs	r3, r0, #1
 80019f8:	4198      	sbcs	r0, r3
 80019fa:	e000      	b.n	80019fe <__eqdf2+0x56>
 80019fc:	2001      	movs	r0, #1
 80019fe:	bcf0      	pop	{r4, r5, r6, r7}
 8001a00:	46bb      	mov	fp, r7
 8001a02:	46b2      	mov	sl, r6
 8001a04:	46a9      	mov	r9, r5
 8001a06:	46a0      	mov	r8, r4
 8001a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a0a:	2001      	movs	r0, #1
 8001a0c:	428e      	cmp	r6, r1
 8001a0e:	d1f6      	bne.n	80019fe <__eqdf2+0x56>
 8001a10:	4661      	mov	r1, ip
 8001a12:	4339      	orrs	r1, r7
 8001a14:	000f      	movs	r7, r1
 8001a16:	4317      	orrs	r7, r2
 8001a18:	4327      	orrs	r7, r4
 8001a1a:	d1f0      	bne.n	80019fe <__eqdf2+0x56>
 8001a1c:	465b      	mov	r3, fp
 8001a1e:	4652      	mov	r2, sl
 8001a20:	1a98      	subs	r0, r3, r2
 8001a22:	1e43      	subs	r3, r0, #1
 8001a24:	4198      	sbcs	r0, r3
 8001a26:	e7ea      	b.n	80019fe <__eqdf2+0x56>
 8001a28:	2000      	movs	r0, #0
 8001a2a:	e7e8      	b.n	80019fe <__eqdf2+0x56>
 8001a2c:	000007ff 	.word	0x000007ff

08001a30 <__gedf2>:
 8001a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a32:	4657      	mov	r7, sl
 8001a34:	464e      	mov	r6, r9
 8001a36:	4645      	mov	r5, r8
 8001a38:	46de      	mov	lr, fp
 8001a3a:	b5e0      	push	{r5, r6, r7, lr}
 8001a3c:	000d      	movs	r5, r1
 8001a3e:	030e      	lsls	r6, r1, #12
 8001a40:	0049      	lsls	r1, r1, #1
 8001a42:	0d49      	lsrs	r1, r1, #21
 8001a44:	468a      	mov	sl, r1
 8001a46:	0fdf      	lsrs	r7, r3, #31
 8001a48:	0fe9      	lsrs	r1, r5, #31
 8001a4a:	46bc      	mov	ip, r7
 8001a4c:	b083      	sub	sp, #12
 8001a4e:	4f2f      	ldr	r7, [pc, #188]	@ (8001b0c <__gedf2+0xdc>)
 8001a50:	0004      	movs	r4, r0
 8001a52:	4680      	mov	r8, r0
 8001a54:	9101      	str	r1, [sp, #4]
 8001a56:	0058      	lsls	r0, r3, #1
 8001a58:	0319      	lsls	r1, r3, #12
 8001a5a:	4691      	mov	r9, r2
 8001a5c:	0b36      	lsrs	r6, r6, #12
 8001a5e:	0b09      	lsrs	r1, r1, #12
 8001a60:	0d40      	lsrs	r0, r0, #21
 8001a62:	45ba      	cmp	sl, r7
 8001a64:	d01d      	beq.n	8001aa2 <__gedf2+0x72>
 8001a66:	42b8      	cmp	r0, r7
 8001a68:	d00d      	beq.n	8001a86 <__gedf2+0x56>
 8001a6a:	4657      	mov	r7, sl
 8001a6c:	2f00      	cmp	r7, #0
 8001a6e:	d12a      	bne.n	8001ac6 <__gedf2+0x96>
 8001a70:	4334      	orrs	r4, r6
 8001a72:	2800      	cmp	r0, #0
 8001a74:	d124      	bne.n	8001ac0 <__gedf2+0x90>
 8001a76:	430a      	orrs	r2, r1
 8001a78:	d036      	beq.n	8001ae8 <__gedf2+0xb8>
 8001a7a:	2c00      	cmp	r4, #0
 8001a7c:	d141      	bne.n	8001b02 <__gedf2+0xd2>
 8001a7e:	4663      	mov	r3, ip
 8001a80:	0058      	lsls	r0, r3, #1
 8001a82:	3801      	subs	r0, #1
 8001a84:	e015      	b.n	8001ab2 <__gedf2+0x82>
 8001a86:	4311      	orrs	r1, r2
 8001a88:	d138      	bne.n	8001afc <__gedf2+0xcc>
 8001a8a:	4653      	mov	r3, sl
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d101      	bne.n	8001a94 <__gedf2+0x64>
 8001a90:	4326      	orrs	r6, r4
 8001a92:	d0f4      	beq.n	8001a7e <__gedf2+0x4e>
 8001a94:	9b01      	ldr	r3, [sp, #4]
 8001a96:	4563      	cmp	r3, ip
 8001a98:	d107      	bne.n	8001aaa <__gedf2+0x7a>
 8001a9a:	9b01      	ldr	r3, [sp, #4]
 8001a9c:	0058      	lsls	r0, r3, #1
 8001a9e:	3801      	subs	r0, #1
 8001aa0:	e007      	b.n	8001ab2 <__gedf2+0x82>
 8001aa2:	4326      	orrs	r6, r4
 8001aa4:	d12a      	bne.n	8001afc <__gedf2+0xcc>
 8001aa6:	4550      	cmp	r0, sl
 8001aa8:	d021      	beq.n	8001aee <__gedf2+0xbe>
 8001aaa:	2001      	movs	r0, #1
 8001aac:	9b01      	ldr	r3, [sp, #4]
 8001aae:	425f      	negs	r7, r3
 8001ab0:	4338      	orrs	r0, r7
 8001ab2:	b003      	add	sp, #12
 8001ab4:	bcf0      	pop	{r4, r5, r6, r7}
 8001ab6:	46bb      	mov	fp, r7
 8001ab8:	46b2      	mov	sl, r6
 8001aba:	46a9      	mov	r9, r5
 8001abc:	46a0      	mov	r8, r4
 8001abe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ac0:	2c00      	cmp	r4, #0
 8001ac2:	d0dc      	beq.n	8001a7e <__gedf2+0x4e>
 8001ac4:	e7e6      	b.n	8001a94 <__gedf2+0x64>
 8001ac6:	2800      	cmp	r0, #0
 8001ac8:	d0ef      	beq.n	8001aaa <__gedf2+0x7a>
 8001aca:	9b01      	ldr	r3, [sp, #4]
 8001acc:	4563      	cmp	r3, ip
 8001ace:	d1ec      	bne.n	8001aaa <__gedf2+0x7a>
 8001ad0:	4582      	cmp	sl, r0
 8001ad2:	dcea      	bgt.n	8001aaa <__gedf2+0x7a>
 8001ad4:	dbe1      	blt.n	8001a9a <__gedf2+0x6a>
 8001ad6:	428e      	cmp	r6, r1
 8001ad8:	d8e7      	bhi.n	8001aaa <__gedf2+0x7a>
 8001ada:	d1de      	bne.n	8001a9a <__gedf2+0x6a>
 8001adc:	45c8      	cmp	r8, r9
 8001ade:	d8e4      	bhi.n	8001aaa <__gedf2+0x7a>
 8001ae0:	2000      	movs	r0, #0
 8001ae2:	45c8      	cmp	r8, r9
 8001ae4:	d2e5      	bcs.n	8001ab2 <__gedf2+0x82>
 8001ae6:	e7d8      	b.n	8001a9a <__gedf2+0x6a>
 8001ae8:	2c00      	cmp	r4, #0
 8001aea:	d0e2      	beq.n	8001ab2 <__gedf2+0x82>
 8001aec:	e7dd      	b.n	8001aaa <__gedf2+0x7a>
 8001aee:	4311      	orrs	r1, r2
 8001af0:	d104      	bne.n	8001afc <__gedf2+0xcc>
 8001af2:	9b01      	ldr	r3, [sp, #4]
 8001af4:	4563      	cmp	r3, ip
 8001af6:	d1d8      	bne.n	8001aaa <__gedf2+0x7a>
 8001af8:	2000      	movs	r0, #0
 8001afa:	e7da      	b.n	8001ab2 <__gedf2+0x82>
 8001afc:	2002      	movs	r0, #2
 8001afe:	4240      	negs	r0, r0
 8001b00:	e7d7      	b.n	8001ab2 <__gedf2+0x82>
 8001b02:	9b01      	ldr	r3, [sp, #4]
 8001b04:	4563      	cmp	r3, ip
 8001b06:	d0e6      	beq.n	8001ad6 <__gedf2+0xa6>
 8001b08:	e7cf      	b.n	8001aaa <__gedf2+0x7a>
 8001b0a:	46c0      	nop			@ (mov r8, r8)
 8001b0c:	000007ff 	.word	0x000007ff

08001b10 <__ledf2>:
 8001b10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b12:	4657      	mov	r7, sl
 8001b14:	464e      	mov	r6, r9
 8001b16:	4645      	mov	r5, r8
 8001b18:	46de      	mov	lr, fp
 8001b1a:	b5e0      	push	{r5, r6, r7, lr}
 8001b1c:	000d      	movs	r5, r1
 8001b1e:	030e      	lsls	r6, r1, #12
 8001b20:	0049      	lsls	r1, r1, #1
 8001b22:	0d49      	lsrs	r1, r1, #21
 8001b24:	468a      	mov	sl, r1
 8001b26:	0fdf      	lsrs	r7, r3, #31
 8001b28:	0fe9      	lsrs	r1, r5, #31
 8001b2a:	46bc      	mov	ip, r7
 8001b2c:	b083      	sub	sp, #12
 8001b2e:	4f2e      	ldr	r7, [pc, #184]	@ (8001be8 <__ledf2+0xd8>)
 8001b30:	0004      	movs	r4, r0
 8001b32:	4680      	mov	r8, r0
 8001b34:	9101      	str	r1, [sp, #4]
 8001b36:	0058      	lsls	r0, r3, #1
 8001b38:	0319      	lsls	r1, r3, #12
 8001b3a:	4691      	mov	r9, r2
 8001b3c:	0b36      	lsrs	r6, r6, #12
 8001b3e:	0b09      	lsrs	r1, r1, #12
 8001b40:	0d40      	lsrs	r0, r0, #21
 8001b42:	45ba      	cmp	sl, r7
 8001b44:	d01e      	beq.n	8001b84 <__ledf2+0x74>
 8001b46:	42b8      	cmp	r0, r7
 8001b48:	d00d      	beq.n	8001b66 <__ledf2+0x56>
 8001b4a:	4657      	mov	r7, sl
 8001b4c:	2f00      	cmp	r7, #0
 8001b4e:	d127      	bne.n	8001ba0 <__ledf2+0x90>
 8001b50:	4334      	orrs	r4, r6
 8001b52:	2800      	cmp	r0, #0
 8001b54:	d133      	bne.n	8001bbe <__ledf2+0xae>
 8001b56:	430a      	orrs	r2, r1
 8001b58:	d034      	beq.n	8001bc4 <__ledf2+0xb4>
 8001b5a:	2c00      	cmp	r4, #0
 8001b5c:	d140      	bne.n	8001be0 <__ledf2+0xd0>
 8001b5e:	4663      	mov	r3, ip
 8001b60:	0058      	lsls	r0, r3, #1
 8001b62:	3801      	subs	r0, #1
 8001b64:	e015      	b.n	8001b92 <__ledf2+0x82>
 8001b66:	4311      	orrs	r1, r2
 8001b68:	d112      	bne.n	8001b90 <__ledf2+0x80>
 8001b6a:	4653      	mov	r3, sl
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d101      	bne.n	8001b74 <__ledf2+0x64>
 8001b70:	4326      	orrs	r6, r4
 8001b72:	d0f4      	beq.n	8001b5e <__ledf2+0x4e>
 8001b74:	9b01      	ldr	r3, [sp, #4]
 8001b76:	4563      	cmp	r3, ip
 8001b78:	d01d      	beq.n	8001bb6 <__ledf2+0xa6>
 8001b7a:	2001      	movs	r0, #1
 8001b7c:	9b01      	ldr	r3, [sp, #4]
 8001b7e:	425f      	negs	r7, r3
 8001b80:	4338      	orrs	r0, r7
 8001b82:	e006      	b.n	8001b92 <__ledf2+0x82>
 8001b84:	4326      	orrs	r6, r4
 8001b86:	d103      	bne.n	8001b90 <__ledf2+0x80>
 8001b88:	4550      	cmp	r0, sl
 8001b8a:	d1f6      	bne.n	8001b7a <__ledf2+0x6a>
 8001b8c:	4311      	orrs	r1, r2
 8001b8e:	d01c      	beq.n	8001bca <__ledf2+0xba>
 8001b90:	2002      	movs	r0, #2
 8001b92:	b003      	add	sp, #12
 8001b94:	bcf0      	pop	{r4, r5, r6, r7}
 8001b96:	46bb      	mov	fp, r7
 8001b98:	46b2      	mov	sl, r6
 8001b9a:	46a9      	mov	r9, r5
 8001b9c:	46a0      	mov	r8, r4
 8001b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ba0:	2800      	cmp	r0, #0
 8001ba2:	d0ea      	beq.n	8001b7a <__ledf2+0x6a>
 8001ba4:	9b01      	ldr	r3, [sp, #4]
 8001ba6:	4563      	cmp	r3, ip
 8001ba8:	d1e7      	bne.n	8001b7a <__ledf2+0x6a>
 8001baa:	4582      	cmp	sl, r0
 8001bac:	dce5      	bgt.n	8001b7a <__ledf2+0x6a>
 8001bae:	db02      	blt.n	8001bb6 <__ledf2+0xa6>
 8001bb0:	428e      	cmp	r6, r1
 8001bb2:	d8e2      	bhi.n	8001b7a <__ledf2+0x6a>
 8001bb4:	d00e      	beq.n	8001bd4 <__ledf2+0xc4>
 8001bb6:	9b01      	ldr	r3, [sp, #4]
 8001bb8:	0058      	lsls	r0, r3, #1
 8001bba:	3801      	subs	r0, #1
 8001bbc:	e7e9      	b.n	8001b92 <__ledf2+0x82>
 8001bbe:	2c00      	cmp	r4, #0
 8001bc0:	d0cd      	beq.n	8001b5e <__ledf2+0x4e>
 8001bc2:	e7d7      	b.n	8001b74 <__ledf2+0x64>
 8001bc4:	2c00      	cmp	r4, #0
 8001bc6:	d0e4      	beq.n	8001b92 <__ledf2+0x82>
 8001bc8:	e7d7      	b.n	8001b7a <__ledf2+0x6a>
 8001bca:	9b01      	ldr	r3, [sp, #4]
 8001bcc:	2000      	movs	r0, #0
 8001bce:	4563      	cmp	r3, ip
 8001bd0:	d0df      	beq.n	8001b92 <__ledf2+0x82>
 8001bd2:	e7d2      	b.n	8001b7a <__ledf2+0x6a>
 8001bd4:	45c8      	cmp	r8, r9
 8001bd6:	d8d0      	bhi.n	8001b7a <__ledf2+0x6a>
 8001bd8:	2000      	movs	r0, #0
 8001bda:	45c8      	cmp	r8, r9
 8001bdc:	d2d9      	bcs.n	8001b92 <__ledf2+0x82>
 8001bde:	e7ea      	b.n	8001bb6 <__ledf2+0xa6>
 8001be0:	9b01      	ldr	r3, [sp, #4]
 8001be2:	4563      	cmp	r3, ip
 8001be4:	d0e4      	beq.n	8001bb0 <__ledf2+0xa0>
 8001be6:	e7c8      	b.n	8001b7a <__ledf2+0x6a>
 8001be8:	000007ff 	.word	0x000007ff

08001bec <__aeabi_dmul>:
 8001bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bee:	4657      	mov	r7, sl
 8001bf0:	464e      	mov	r6, r9
 8001bf2:	46de      	mov	lr, fp
 8001bf4:	4645      	mov	r5, r8
 8001bf6:	b5e0      	push	{r5, r6, r7, lr}
 8001bf8:	001f      	movs	r7, r3
 8001bfa:	030b      	lsls	r3, r1, #12
 8001bfc:	0b1b      	lsrs	r3, r3, #12
 8001bfe:	0016      	movs	r6, r2
 8001c00:	469a      	mov	sl, r3
 8001c02:	0fca      	lsrs	r2, r1, #31
 8001c04:	004b      	lsls	r3, r1, #1
 8001c06:	0004      	movs	r4, r0
 8001c08:	4691      	mov	r9, r2
 8001c0a:	b085      	sub	sp, #20
 8001c0c:	0d5b      	lsrs	r3, r3, #21
 8001c0e:	d100      	bne.n	8001c12 <__aeabi_dmul+0x26>
 8001c10:	e1cf      	b.n	8001fb2 <__aeabi_dmul+0x3c6>
 8001c12:	4acd      	ldr	r2, [pc, #820]	@ (8001f48 <__aeabi_dmul+0x35c>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d055      	beq.n	8001cc4 <__aeabi_dmul+0xd8>
 8001c18:	4651      	mov	r1, sl
 8001c1a:	0f42      	lsrs	r2, r0, #29
 8001c1c:	00c9      	lsls	r1, r1, #3
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	2180      	movs	r1, #128	@ 0x80
 8001c22:	0409      	lsls	r1, r1, #16
 8001c24:	4311      	orrs	r1, r2
 8001c26:	00c2      	lsls	r2, r0, #3
 8001c28:	4690      	mov	r8, r2
 8001c2a:	4ac8      	ldr	r2, [pc, #800]	@ (8001f4c <__aeabi_dmul+0x360>)
 8001c2c:	468a      	mov	sl, r1
 8001c2e:	4693      	mov	fp, r2
 8001c30:	449b      	add	fp, r3
 8001c32:	2300      	movs	r3, #0
 8001c34:	2500      	movs	r5, #0
 8001c36:	9302      	str	r3, [sp, #8]
 8001c38:	033c      	lsls	r4, r7, #12
 8001c3a:	007b      	lsls	r3, r7, #1
 8001c3c:	0ffa      	lsrs	r2, r7, #31
 8001c3e:	9601      	str	r6, [sp, #4]
 8001c40:	0b24      	lsrs	r4, r4, #12
 8001c42:	0d5b      	lsrs	r3, r3, #21
 8001c44:	9200      	str	r2, [sp, #0]
 8001c46:	d100      	bne.n	8001c4a <__aeabi_dmul+0x5e>
 8001c48:	e188      	b.n	8001f5c <__aeabi_dmul+0x370>
 8001c4a:	4abf      	ldr	r2, [pc, #764]	@ (8001f48 <__aeabi_dmul+0x35c>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d100      	bne.n	8001c52 <__aeabi_dmul+0x66>
 8001c50:	e092      	b.n	8001d78 <__aeabi_dmul+0x18c>
 8001c52:	4abe      	ldr	r2, [pc, #760]	@ (8001f4c <__aeabi_dmul+0x360>)
 8001c54:	4694      	mov	ip, r2
 8001c56:	4463      	add	r3, ip
 8001c58:	449b      	add	fp, r3
 8001c5a:	2d0a      	cmp	r5, #10
 8001c5c:	dc42      	bgt.n	8001ce4 <__aeabi_dmul+0xf8>
 8001c5e:	00e4      	lsls	r4, r4, #3
 8001c60:	0f73      	lsrs	r3, r6, #29
 8001c62:	4323      	orrs	r3, r4
 8001c64:	2480      	movs	r4, #128	@ 0x80
 8001c66:	4649      	mov	r1, r9
 8001c68:	0424      	lsls	r4, r4, #16
 8001c6a:	431c      	orrs	r4, r3
 8001c6c:	00f3      	lsls	r3, r6, #3
 8001c6e:	9301      	str	r3, [sp, #4]
 8001c70:	9b00      	ldr	r3, [sp, #0]
 8001c72:	2000      	movs	r0, #0
 8001c74:	4059      	eors	r1, r3
 8001c76:	b2cb      	uxtb	r3, r1
 8001c78:	9303      	str	r3, [sp, #12]
 8001c7a:	2d02      	cmp	r5, #2
 8001c7c:	dc00      	bgt.n	8001c80 <__aeabi_dmul+0x94>
 8001c7e:	e094      	b.n	8001daa <__aeabi_dmul+0x1be>
 8001c80:	2301      	movs	r3, #1
 8001c82:	40ab      	lsls	r3, r5
 8001c84:	001d      	movs	r5, r3
 8001c86:	23a6      	movs	r3, #166	@ 0xa6
 8001c88:	002a      	movs	r2, r5
 8001c8a:	00db      	lsls	r3, r3, #3
 8001c8c:	401a      	ands	r2, r3
 8001c8e:	421d      	tst	r5, r3
 8001c90:	d000      	beq.n	8001c94 <__aeabi_dmul+0xa8>
 8001c92:	e229      	b.n	80020e8 <__aeabi_dmul+0x4fc>
 8001c94:	2390      	movs	r3, #144	@ 0x90
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	421d      	tst	r5, r3
 8001c9a:	d100      	bne.n	8001c9e <__aeabi_dmul+0xb2>
 8001c9c:	e24d      	b.n	800213a <__aeabi_dmul+0x54e>
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	2480      	movs	r4, #128	@ 0x80
 8001ca2:	4699      	mov	r9, r3
 8001ca4:	0324      	lsls	r4, r4, #12
 8001ca6:	4ba8      	ldr	r3, [pc, #672]	@ (8001f48 <__aeabi_dmul+0x35c>)
 8001ca8:	0010      	movs	r0, r2
 8001caa:	464a      	mov	r2, r9
 8001cac:	051b      	lsls	r3, r3, #20
 8001cae:	4323      	orrs	r3, r4
 8001cb0:	07d2      	lsls	r2, r2, #31
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	0019      	movs	r1, r3
 8001cb6:	b005      	add	sp, #20
 8001cb8:	bcf0      	pop	{r4, r5, r6, r7}
 8001cba:	46bb      	mov	fp, r7
 8001cbc:	46b2      	mov	sl, r6
 8001cbe:	46a9      	mov	r9, r5
 8001cc0:	46a0      	mov	r8, r4
 8001cc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cc4:	4652      	mov	r2, sl
 8001cc6:	4302      	orrs	r2, r0
 8001cc8:	4690      	mov	r8, r2
 8001cca:	d000      	beq.n	8001cce <__aeabi_dmul+0xe2>
 8001ccc:	e1ac      	b.n	8002028 <__aeabi_dmul+0x43c>
 8001cce:	469b      	mov	fp, r3
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	4692      	mov	sl, r2
 8001cd4:	2508      	movs	r5, #8
 8001cd6:	9302      	str	r3, [sp, #8]
 8001cd8:	e7ae      	b.n	8001c38 <__aeabi_dmul+0x4c>
 8001cda:	9b00      	ldr	r3, [sp, #0]
 8001cdc:	46a2      	mov	sl, r4
 8001cde:	4699      	mov	r9, r3
 8001ce0:	9b01      	ldr	r3, [sp, #4]
 8001ce2:	4698      	mov	r8, r3
 8001ce4:	9b02      	ldr	r3, [sp, #8]
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d100      	bne.n	8001cec <__aeabi_dmul+0x100>
 8001cea:	e1ca      	b.n	8002082 <__aeabi_dmul+0x496>
 8001cec:	2b03      	cmp	r3, #3
 8001cee:	d100      	bne.n	8001cf2 <__aeabi_dmul+0x106>
 8001cf0:	e192      	b.n	8002018 <__aeabi_dmul+0x42c>
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d110      	bne.n	8001d18 <__aeabi_dmul+0x12c>
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	2400      	movs	r4, #0
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	e7d4      	b.n	8001ca8 <__aeabi_dmul+0xbc>
 8001cfe:	2201      	movs	r2, #1
 8001d00:	087b      	lsrs	r3, r7, #1
 8001d02:	403a      	ands	r2, r7
 8001d04:	4313      	orrs	r3, r2
 8001d06:	4652      	mov	r2, sl
 8001d08:	07d2      	lsls	r2, r2, #31
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	4698      	mov	r8, r3
 8001d0e:	4653      	mov	r3, sl
 8001d10:	085b      	lsrs	r3, r3, #1
 8001d12:	469a      	mov	sl, r3
 8001d14:	9b03      	ldr	r3, [sp, #12]
 8001d16:	4699      	mov	r9, r3
 8001d18:	465b      	mov	r3, fp
 8001d1a:	1c58      	adds	r0, r3, #1
 8001d1c:	2380      	movs	r3, #128	@ 0x80
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	445b      	add	r3, fp
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	dc00      	bgt.n	8001d28 <__aeabi_dmul+0x13c>
 8001d26:	e1b1      	b.n	800208c <__aeabi_dmul+0x4a0>
 8001d28:	4642      	mov	r2, r8
 8001d2a:	0752      	lsls	r2, r2, #29
 8001d2c:	d00b      	beq.n	8001d46 <__aeabi_dmul+0x15a>
 8001d2e:	220f      	movs	r2, #15
 8001d30:	4641      	mov	r1, r8
 8001d32:	400a      	ands	r2, r1
 8001d34:	2a04      	cmp	r2, #4
 8001d36:	d006      	beq.n	8001d46 <__aeabi_dmul+0x15a>
 8001d38:	4642      	mov	r2, r8
 8001d3a:	1d11      	adds	r1, r2, #4
 8001d3c:	4541      	cmp	r1, r8
 8001d3e:	4192      	sbcs	r2, r2
 8001d40:	4688      	mov	r8, r1
 8001d42:	4252      	negs	r2, r2
 8001d44:	4492      	add	sl, r2
 8001d46:	4652      	mov	r2, sl
 8001d48:	01d2      	lsls	r2, r2, #7
 8001d4a:	d506      	bpl.n	8001d5a <__aeabi_dmul+0x16e>
 8001d4c:	4652      	mov	r2, sl
 8001d4e:	4b80      	ldr	r3, [pc, #512]	@ (8001f50 <__aeabi_dmul+0x364>)
 8001d50:	401a      	ands	r2, r3
 8001d52:	2380      	movs	r3, #128	@ 0x80
 8001d54:	4692      	mov	sl, r2
 8001d56:	00db      	lsls	r3, r3, #3
 8001d58:	18c3      	adds	r3, r0, r3
 8001d5a:	4a7e      	ldr	r2, [pc, #504]	@ (8001f54 <__aeabi_dmul+0x368>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	dd00      	ble.n	8001d62 <__aeabi_dmul+0x176>
 8001d60:	e18f      	b.n	8002082 <__aeabi_dmul+0x496>
 8001d62:	4642      	mov	r2, r8
 8001d64:	08d1      	lsrs	r1, r2, #3
 8001d66:	4652      	mov	r2, sl
 8001d68:	0752      	lsls	r2, r2, #29
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	4651      	mov	r1, sl
 8001d6e:	055b      	lsls	r3, r3, #21
 8001d70:	024c      	lsls	r4, r1, #9
 8001d72:	0b24      	lsrs	r4, r4, #12
 8001d74:	0d5b      	lsrs	r3, r3, #21
 8001d76:	e797      	b.n	8001ca8 <__aeabi_dmul+0xbc>
 8001d78:	4b73      	ldr	r3, [pc, #460]	@ (8001f48 <__aeabi_dmul+0x35c>)
 8001d7a:	4326      	orrs	r6, r4
 8001d7c:	469c      	mov	ip, r3
 8001d7e:	44e3      	add	fp, ip
 8001d80:	2e00      	cmp	r6, #0
 8001d82:	d100      	bne.n	8001d86 <__aeabi_dmul+0x19a>
 8001d84:	e16f      	b.n	8002066 <__aeabi_dmul+0x47a>
 8001d86:	2303      	movs	r3, #3
 8001d88:	4649      	mov	r1, r9
 8001d8a:	431d      	orrs	r5, r3
 8001d8c:	9b00      	ldr	r3, [sp, #0]
 8001d8e:	4059      	eors	r1, r3
 8001d90:	b2cb      	uxtb	r3, r1
 8001d92:	9303      	str	r3, [sp, #12]
 8001d94:	2d0a      	cmp	r5, #10
 8001d96:	dd00      	ble.n	8001d9a <__aeabi_dmul+0x1ae>
 8001d98:	e133      	b.n	8002002 <__aeabi_dmul+0x416>
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	40ab      	lsls	r3, r5
 8001d9e:	001d      	movs	r5, r3
 8001da0:	2303      	movs	r3, #3
 8001da2:	9302      	str	r3, [sp, #8]
 8001da4:	2288      	movs	r2, #136	@ 0x88
 8001da6:	422a      	tst	r2, r5
 8001da8:	d197      	bne.n	8001cda <__aeabi_dmul+0xee>
 8001daa:	4642      	mov	r2, r8
 8001dac:	4643      	mov	r3, r8
 8001dae:	0412      	lsls	r2, r2, #16
 8001db0:	0c12      	lsrs	r2, r2, #16
 8001db2:	0016      	movs	r6, r2
 8001db4:	9801      	ldr	r0, [sp, #4]
 8001db6:	0c1d      	lsrs	r5, r3, #16
 8001db8:	0c03      	lsrs	r3, r0, #16
 8001dba:	0400      	lsls	r0, r0, #16
 8001dbc:	0c00      	lsrs	r0, r0, #16
 8001dbe:	4346      	muls	r6, r0
 8001dc0:	46b4      	mov	ip, r6
 8001dc2:	001e      	movs	r6, r3
 8001dc4:	436e      	muls	r6, r5
 8001dc6:	9600      	str	r6, [sp, #0]
 8001dc8:	0016      	movs	r6, r2
 8001dca:	0007      	movs	r7, r0
 8001dcc:	435e      	muls	r6, r3
 8001dce:	4661      	mov	r1, ip
 8001dd0:	46b0      	mov	r8, r6
 8001dd2:	436f      	muls	r7, r5
 8001dd4:	0c0e      	lsrs	r6, r1, #16
 8001dd6:	44b8      	add	r8, r7
 8001dd8:	4446      	add	r6, r8
 8001dda:	42b7      	cmp	r7, r6
 8001ddc:	d905      	bls.n	8001dea <__aeabi_dmul+0x1fe>
 8001dde:	2180      	movs	r1, #128	@ 0x80
 8001de0:	0249      	lsls	r1, r1, #9
 8001de2:	4688      	mov	r8, r1
 8001de4:	9f00      	ldr	r7, [sp, #0]
 8001de6:	4447      	add	r7, r8
 8001de8:	9700      	str	r7, [sp, #0]
 8001dea:	4661      	mov	r1, ip
 8001dec:	0409      	lsls	r1, r1, #16
 8001dee:	0c09      	lsrs	r1, r1, #16
 8001df0:	0c37      	lsrs	r7, r6, #16
 8001df2:	0436      	lsls	r6, r6, #16
 8001df4:	468c      	mov	ip, r1
 8001df6:	0031      	movs	r1, r6
 8001df8:	4461      	add	r1, ip
 8001dfa:	9101      	str	r1, [sp, #4]
 8001dfc:	0011      	movs	r1, r2
 8001dfe:	0c26      	lsrs	r6, r4, #16
 8001e00:	0424      	lsls	r4, r4, #16
 8001e02:	0c24      	lsrs	r4, r4, #16
 8001e04:	4361      	muls	r1, r4
 8001e06:	468c      	mov	ip, r1
 8001e08:	0021      	movs	r1, r4
 8001e0a:	4369      	muls	r1, r5
 8001e0c:	4689      	mov	r9, r1
 8001e0e:	4661      	mov	r1, ip
 8001e10:	0c09      	lsrs	r1, r1, #16
 8001e12:	4688      	mov	r8, r1
 8001e14:	4372      	muls	r2, r6
 8001e16:	444a      	add	r2, r9
 8001e18:	4442      	add	r2, r8
 8001e1a:	4375      	muls	r5, r6
 8001e1c:	4591      	cmp	r9, r2
 8001e1e:	d903      	bls.n	8001e28 <__aeabi_dmul+0x23c>
 8001e20:	2180      	movs	r1, #128	@ 0x80
 8001e22:	0249      	lsls	r1, r1, #9
 8001e24:	4688      	mov	r8, r1
 8001e26:	4445      	add	r5, r8
 8001e28:	0c11      	lsrs	r1, r2, #16
 8001e2a:	4688      	mov	r8, r1
 8001e2c:	4661      	mov	r1, ip
 8001e2e:	0409      	lsls	r1, r1, #16
 8001e30:	0c09      	lsrs	r1, r1, #16
 8001e32:	468c      	mov	ip, r1
 8001e34:	0412      	lsls	r2, r2, #16
 8001e36:	4462      	add	r2, ip
 8001e38:	18b9      	adds	r1, r7, r2
 8001e3a:	9102      	str	r1, [sp, #8]
 8001e3c:	4651      	mov	r1, sl
 8001e3e:	0c09      	lsrs	r1, r1, #16
 8001e40:	468c      	mov	ip, r1
 8001e42:	4651      	mov	r1, sl
 8001e44:	040f      	lsls	r7, r1, #16
 8001e46:	0c3f      	lsrs	r7, r7, #16
 8001e48:	0039      	movs	r1, r7
 8001e4a:	4341      	muls	r1, r0
 8001e4c:	4445      	add	r5, r8
 8001e4e:	4688      	mov	r8, r1
 8001e50:	4661      	mov	r1, ip
 8001e52:	4341      	muls	r1, r0
 8001e54:	468a      	mov	sl, r1
 8001e56:	4641      	mov	r1, r8
 8001e58:	4660      	mov	r0, ip
 8001e5a:	0c09      	lsrs	r1, r1, #16
 8001e5c:	4689      	mov	r9, r1
 8001e5e:	4358      	muls	r0, r3
 8001e60:	437b      	muls	r3, r7
 8001e62:	4453      	add	r3, sl
 8001e64:	444b      	add	r3, r9
 8001e66:	459a      	cmp	sl, r3
 8001e68:	d903      	bls.n	8001e72 <__aeabi_dmul+0x286>
 8001e6a:	2180      	movs	r1, #128	@ 0x80
 8001e6c:	0249      	lsls	r1, r1, #9
 8001e6e:	4689      	mov	r9, r1
 8001e70:	4448      	add	r0, r9
 8001e72:	0c19      	lsrs	r1, r3, #16
 8001e74:	4689      	mov	r9, r1
 8001e76:	4641      	mov	r1, r8
 8001e78:	0409      	lsls	r1, r1, #16
 8001e7a:	0c09      	lsrs	r1, r1, #16
 8001e7c:	4688      	mov	r8, r1
 8001e7e:	0039      	movs	r1, r7
 8001e80:	4361      	muls	r1, r4
 8001e82:	041b      	lsls	r3, r3, #16
 8001e84:	4443      	add	r3, r8
 8001e86:	4688      	mov	r8, r1
 8001e88:	4661      	mov	r1, ip
 8001e8a:	434c      	muls	r4, r1
 8001e8c:	4371      	muls	r1, r6
 8001e8e:	468c      	mov	ip, r1
 8001e90:	4641      	mov	r1, r8
 8001e92:	4377      	muls	r7, r6
 8001e94:	0c0e      	lsrs	r6, r1, #16
 8001e96:	193f      	adds	r7, r7, r4
 8001e98:	19f6      	adds	r6, r6, r7
 8001e9a:	4448      	add	r0, r9
 8001e9c:	42b4      	cmp	r4, r6
 8001e9e:	d903      	bls.n	8001ea8 <__aeabi_dmul+0x2bc>
 8001ea0:	2180      	movs	r1, #128	@ 0x80
 8001ea2:	0249      	lsls	r1, r1, #9
 8001ea4:	4689      	mov	r9, r1
 8001ea6:	44cc      	add	ip, r9
 8001ea8:	9902      	ldr	r1, [sp, #8]
 8001eaa:	9f00      	ldr	r7, [sp, #0]
 8001eac:	4689      	mov	r9, r1
 8001eae:	0431      	lsls	r1, r6, #16
 8001eb0:	444f      	add	r7, r9
 8001eb2:	4689      	mov	r9, r1
 8001eb4:	4641      	mov	r1, r8
 8001eb6:	4297      	cmp	r7, r2
 8001eb8:	4192      	sbcs	r2, r2
 8001eba:	040c      	lsls	r4, r1, #16
 8001ebc:	0c24      	lsrs	r4, r4, #16
 8001ebe:	444c      	add	r4, r9
 8001ec0:	18ff      	adds	r7, r7, r3
 8001ec2:	4252      	negs	r2, r2
 8001ec4:	1964      	adds	r4, r4, r5
 8001ec6:	18a1      	adds	r1, r4, r2
 8001ec8:	429f      	cmp	r7, r3
 8001eca:	419b      	sbcs	r3, r3
 8001ecc:	4688      	mov	r8, r1
 8001ece:	4682      	mov	sl, r0
 8001ed0:	425b      	negs	r3, r3
 8001ed2:	4699      	mov	r9, r3
 8001ed4:	4590      	cmp	r8, r2
 8001ed6:	4192      	sbcs	r2, r2
 8001ed8:	42ac      	cmp	r4, r5
 8001eda:	41a4      	sbcs	r4, r4
 8001edc:	44c2      	add	sl, r8
 8001ede:	44d1      	add	r9, sl
 8001ee0:	4252      	negs	r2, r2
 8001ee2:	4264      	negs	r4, r4
 8001ee4:	4314      	orrs	r4, r2
 8001ee6:	4599      	cmp	r9, r3
 8001ee8:	419b      	sbcs	r3, r3
 8001eea:	4582      	cmp	sl, r0
 8001eec:	4192      	sbcs	r2, r2
 8001eee:	425b      	negs	r3, r3
 8001ef0:	4252      	negs	r2, r2
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	464a      	mov	r2, r9
 8001ef6:	0c36      	lsrs	r6, r6, #16
 8001ef8:	19a4      	adds	r4, r4, r6
 8001efa:	18e3      	adds	r3, r4, r3
 8001efc:	4463      	add	r3, ip
 8001efe:	025b      	lsls	r3, r3, #9
 8001f00:	0dd2      	lsrs	r2, r2, #23
 8001f02:	431a      	orrs	r2, r3
 8001f04:	9901      	ldr	r1, [sp, #4]
 8001f06:	4692      	mov	sl, r2
 8001f08:	027a      	lsls	r2, r7, #9
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	1e50      	subs	r0, r2, #1
 8001f0e:	4182      	sbcs	r2, r0
 8001f10:	0dff      	lsrs	r7, r7, #23
 8001f12:	4317      	orrs	r7, r2
 8001f14:	464a      	mov	r2, r9
 8001f16:	0252      	lsls	r2, r2, #9
 8001f18:	4317      	orrs	r7, r2
 8001f1a:	46b8      	mov	r8, r7
 8001f1c:	01db      	lsls	r3, r3, #7
 8001f1e:	d500      	bpl.n	8001f22 <__aeabi_dmul+0x336>
 8001f20:	e6ed      	b.n	8001cfe <__aeabi_dmul+0x112>
 8001f22:	4b0d      	ldr	r3, [pc, #52]	@ (8001f58 <__aeabi_dmul+0x36c>)
 8001f24:	9a03      	ldr	r2, [sp, #12]
 8001f26:	445b      	add	r3, fp
 8001f28:	4691      	mov	r9, r2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	dc00      	bgt.n	8001f30 <__aeabi_dmul+0x344>
 8001f2e:	e0ac      	b.n	800208a <__aeabi_dmul+0x49e>
 8001f30:	003a      	movs	r2, r7
 8001f32:	0752      	lsls	r2, r2, #29
 8001f34:	d100      	bne.n	8001f38 <__aeabi_dmul+0x34c>
 8001f36:	e710      	b.n	8001d5a <__aeabi_dmul+0x16e>
 8001f38:	220f      	movs	r2, #15
 8001f3a:	4658      	mov	r0, fp
 8001f3c:	403a      	ands	r2, r7
 8001f3e:	2a04      	cmp	r2, #4
 8001f40:	d000      	beq.n	8001f44 <__aeabi_dmul+0x358>
 8001f42:	e6f9      	b.n	8001d38 <__aeabi_dmul+0x14c>
 8001f44:	e709      	b.n	8001d5a <__aeabi_dmul+0x16e>
 8001f46:	46c0      	nop			@ (mov r8, r8)
 8001f48:	000007ff 	.word	0x000007ff
 8001f4c:	fffffc01 	.word	0xfffffc01
 8001f50:	feffffff 	.word	0xfeffffff
 8001f54:	000007fe 	.word	0x000007fe
 8001f58:	000003ff 	.word	0x000003ff
 8001f5c:	0022      	movs	r2, r4
 8001f5e:	4332      	orrs	r2, r6
 8001f60:	d06f      	beq.n	8002042 <__aeabi_dmul+0x456>
 8001f62:	2c00      	cmp	r4, #0
 8001f64:	d100      	bne.n	8001f68 <__aeabi_dmul+0x37c>
 8001f66:	e0c2      	b.n	80020ee <__aeabi_dmul+0x502>
 8001f68:	0020      	movs	r0, r4
 8001f6a:	f000 fe27 	bl	8002bbc <__clzsi2>
 8001f6e:	0002      	movs	r2, r0
 8001f70:	0003      	movs	r3, r0
 8001f72:	3a0b      	subs	r2, #11
 8001f74:	201d      	movs	r0, #29
 8001f76:	1a82      	subs	r2, r0, r2
 8001f78:	0030      	movs	r0, r6
 8001f7a:	0019      	movs	r1, r3
 8001f7c:	40d0      	lsrs	r0, r2
 8001f7e:	3908      	subs	r1, #8
 8001f80:	408c      	lsls	r4, r1
 8001f82:	0002      	movs	r2, r0
 8001f84:	4322      	orrs	r2, r4
 8001f86:	0034      	movs	r4, r6
 8001f88:	408c      	lsls	r4, r1
 8001f8a:	4659      	mov	r1, fp
 8001f8c:	1acb      	subs	r3, r1, r3
 8001f8e:	4986      	ldr	r1, [pc, #536]	@ (80021a8 <__aeabi_dmul+0x5bc>)
 8001f90:	468b      	mov	fp, r1
 8001f92:	449b      	add	fp, r3
 8001f94:	2d0a      	cmp	r5, #10
 8001f96:	dd00      	ble.n	8001f9a <__aeabi_dmul+0x3ae>
 8001f98:	e6a4      	b.n	8001ce4 <__aeabi_dmul+0xf8>
 8001f9a:	4649      	mov	r1, r9
 8001f9c:	9b00      	ldr	r3, [sp, #0]
 8001f9e:	9401      	str	r4, [sp, #4]
 8001fa0:	4059      	eors	r1, r3
 8001fa2:	b2cb      	uxtb	r3, r1
 8001fa4:	0014      	movs	r4, r2
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	9303      	str	r3, [sp, #12]
 8001faa:	2d02      	cmp	r5, #2
 8001fac:	dd00      	ble.n	8001fb0 <__aeabi_dmul+0x3c4>
 8001fae:	e667      	b.n	8001c80 <__aeabi_dmul+0x94>
 8001fb0:	e6fb      	b.n	8001daa <__aeabi_dmul+0x1be>
 8001fb2:	4653      	mov	r3, sl
 8001fb4:	4303      	orrs	r3, r0
 8001fb6:	4698      	mov	r8, r3
 8001fb8:	d03c      	beq.n	8002034 <__aeabi_dmul+0x448>
 8001fba:	4653      	mov	r3, sl
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d100      	bne.n	8001fc2 <__aeabi_dmul+0x3d6>
 8001fc0:	e0a3      	b.n	800210a <__aeabi_dmul+0x51e>
 8001fc2:	4650      	mov	r0, sl
 8001fc4:	f000 fdfa 	bl	8002bbc <__clzsi2>
 8001fc8:	230b      	movs	r3, #11
 8001fca:	425b      	negs	r3, r3
 8001fcc:	469c      	mov	ip, r3
 8001fce:	0002      	movs	r2, r0
 8001fd0:	4484      	add	ip, r0
 8001fd2:	0011      	movs	r1, r2
 8001fd4:	4650      	mov	r0, sl
 8001fd6:	3908      	subs	r1, #8
 8001fd8:	4088      	lsls	r0, r1
 8001fda:	231d      	movs	r3, #29
 8001fdc:	4680      	mov	r8, r0
 8001fde:	4660      	mov	r0, ip
 8001fe0:	1a1b      	subs	r3, r3, r0
 8001fe2:	0020      	movs	r0, r4
 8001fe4:	40d8      	lsrs	r0, r3
 8001fe6:	0003      	movs	r3, r0
 8001fe8:	4640      	mov	r0, r8
 8001fea:	4303      	orrs	r3, r0
 8001fec:	469a      	mov	sl, r3
 8001fee:	0023      	movs	r3, r4
 8001ff0:	408b      	lsls	r3, r1
 8001ff2:	4698      	mov	r8, r3
 8001ff4:	4b6c      	ldr	r3, [pc, #432]	@ (80021a8 <__aeabi_dmul+0x5bc>)
 8001ff6:	2500      	movs	r5, #0
 8001ff8:	1a9b      	subs	r3, r3, r2
 8001ffa:	469b      	mov	fp, r3
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	9302      	str	r3, [sp, #8]
 8002000:	e61a      	b.n	8001c38 <__aeabi_dmul+0x4c>
 8002002:	2d0f      	cmp	r5, #15
 8002004:	d000      	beq.n	8002008 <__aeabi_dmul+0x41c>
 8002006:	e0c9      	b.n	800219c <__aeabi_dmul+0x5b0>
 8002008:	2380      	movs	r3, #128	@ 0x80
 800200a:	4652      	mov	r2, sl
 800200c:	031b      	lsls	r3, r3, #12
 800200e:	421a      	tst	r2, r3
 8002010:	d002      	beq.n	8002018 <__aeabi_dmul+0x42c>
 8002012:	421c      	tst	r4, r3
 8002014:	d100      	bne.n	8002018 <__aeabi_dmul+0x42c>
 8002016:	e092      	b.n	800213e <__aeabi_dmul+0x552>
 8002018:	2480      	movs	r4, #128	@ 0x80
 800201a:	4653      	mov	r3, sl
 800201c:	0324      	lsls	r4, r4, #12
 800201e:	431c      	orrs	r4, r3
 8002020:	0324      	lsls	r4, r4, #12
 8002022:	4642      	mov	r2, r8
 8002024:	0b24      	lsrs	r4, r4, #12
 8002026:	e63e      	b.n	8001ca6 <__aeabi_dmul+0xba>
 8002028:	469b      	mov	fp, r3
 800202a:	2303      	movs	r3, #3
 800202c:	4680      	mov	r8, r0
 800202e:	250c      	movs	r5, #12
 8002030:	9302      	str	r3, [sp, #8]
 8002032:	e601      	b.n	8001c38 <__aeabi_dmul+0x4c>
 8002034:	2300      	movs	r3, #0
 8002036:	469a      	mov	sl, r3
 8002038:	469b      	mov	fp, r3
 800203a:	3301      	adds	r3, #1
 800203c:	2504      	movs	r5, #4
 800203e:	9302      	str	r3, [sp, #8]
 8002040:	e5fa      	b.n	8001c38 <__aeabi_dmul+0x4c>
 8002042:	2101      	movs	r1, #1
 8002044:	430d      	orrs	r5, r1
 8002046:	2d0a      	cmp	r5, #10
 8002048:	dd00      	ble.n	800204c <__aeabi_dmul+0x460>
 800204a:	e64b      	b.n	8001ce4 <__aeabi_dmul+0xf8>
 800204c:	4649      	mov	r1, r9
 800204e:	9800      	ldr	r0, [sp, #0]
 8002050:	4041      	eors	r1, r0
 8002052:	b2c9      	uxtb	r1, r1
 8002054:	9103      	str	r1, [sp, #12]
 8002056:	2d02      	cmp	r5, #2
 8002058:	dc00      	bgt.n	800205c <__aeabi_dmul+0x470>
 800205a:	e096      	b.n	800218a <__aeabi_dmul+0x59e>
 800205c:	2300      	movs	r3, #0
 800205e:	2400      	movs	r4, #0
 8002060:	2001      	movs	r0, #1
 8002062:	9301      	str	r3, [sp, #4]
 8002064:	e60c      	b.n	8001c80 <__aeabi_dmul+0x94>
 8002066:	4649      	mov	r1, r9
 8002068:	2302      	movs	r3, #2
 800206a:	9a00      	ldr	r2, [sp, #0]
 800206c:	432b      	orrs	r3, r5
 800206e:	4051      	eors	r1, r2
 8002070:	b2ca      	uxtb	r2, r1
 8002072:	9203      	str	r2, [sp, #12]
 8002074:	2b0a      	cmp	r3, #10
 8002076:	dd00      	ble.n	800207a <__aeabi_dmul+0x48e>
 8002078:	e634      	b.n	8001ce4 <__aeabi_dmul+0xf8>
 800207a:	2d00      	cmp	r5, #0
 800207c:	d157      	bne.n	800212e <__aeabi_dmul+0x542>
 800207e:	9b03      	ldr	r3, [sp, #12]
 8002080:	4699      	mov	r9, r3
 8002082:	2400      	movs	r4, #0
 8002084:	2200      	movs	r2, #0
 8002086:	4b49      	ldr	r3, [pc, #292]	@ (80021ac <__aeabi_dmul+0x5c0>)
 8002088:	e60e      	b.n	8001ca8 <__aeabi_dmul+0xbc>
 800208a:	4658      	mov	r0, fp
 800208c:	2101      	movs	r1, #1
 800208e:	1ac9      	subs	r1, r1, r3
 8002090:	2938      	cmp	r1, #56	@ 0x38
 8002092:	dd00      	ble.n	8002096 <__aeabi_dmul+0x4aa>
 8002094:	e62f      	b.n	8001cf6 <__aeabi_dmul+0x10a>
 8002096:	291f      	cmp	r1, #31
 8002098:	dd56      	ble.n	8002148 <__aeabi_dmul+0x55c>
 800209a:	221f      	movs	r2, #31
 800209c:	4654      	mov	r4, sl
 800209e:	4252      	negs	r2, r2
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	40dc      	lsrs	r4, r3
 80020a4:	2920      	cmp	r1, #32
 80020a6:	d007      	beq.n	80020b8 <__aeabi_dmul+0x4cc>
 80020a8:	4b41      	ldr	r3, [pc, #260]	@ (80021b0 <__aeabi_dmul+0x5c4>)
 80020aa:	4642      	mov	r2, r8
 80020ac:	469c      	mov	ip, r3
 80020ae:	4653      	mov	r3, sl
 80020b0:	4460      	add	r0, ip
 80020b2:	4083      	lsls	r3, r0
 80020b4:	431a      	orrs	r2, r3
 80020b6:	4690      	mov	r8, r2
 80020b8:	4642      	mov	r2, r8
 80020ba:	2107      	movs	r1, #7
 80020bc:	1e53      	subs	r3, r2, #1
 80020be:	419a      	sbcs	r2, r3
 80020c0:	000b      	movs	r3, r1
 80020c2:	4322      	orrs	r2, r4
 80020c4:	4013      	ands	r3, r2
 80020c6:	2400      	movs	r4, #0
 80020c8:	4211      	tst	r1, r2
 80020ca:	d009      	beq.n	80020e0 <__aeabi_dmul+0x4f4>
 80020cc:	230f      	movs	r3, #15
 80020ce:	4013      	ands	r3, r2
 80020d0:	2b04      	cmp	r3, #4
 80020d2:	d05d      	beq.n	8002190 <__aeabi_dmul+0x5a4>
 80020d4:	1d11      	adds	r1, r2, #4
 80020d6:	4291      	cmp	r1, r2
 80020d8:	419b      	sbcs	r3, r3
 80020da:	000a      	movs	r2, r1
 80020dc:	425b      	negs	r3, r3
 80020de:	075b      	lsls	r3, r3, #29
 80020e0:	08d2      	lsrs	r2, r2, #3
 80020e2:	431a      	orrs	r2, r3
 80020e4:	2300      	movs	r3, #0
 80020e6:	e5df      	b.n	8001ca8 <__aeabi_dmul+0xbc>
 80020e8:	9b03      	ldr	r3, [sp, #12]
 80020ea:	4699      	mov	r9, r3
 80020ec:	e5fa      	b.n	8001ce4 <__aeabi_dmul+0xf8>
 80020ee:	9801      	ldr	r0, [sp, #4]
 80020f0:	f000 fd64 	bl	8002bbc <__clzsi2>
 80020f4:	0002      	movs	r2, r0
 80020f6:	0003      	movs	r3, r0
 80020f8:	3215      	adds	r2, #21
 80020fa:	3320      	adds	r3, #32
 80020fc:	2a1c      	cmp	r2, #28
 80020fe:	dc00      	bgt.n	8002102 <__aeabi_dmul+0x516>
 8002100:	e738      	b.n	8001f74 <__aeabi_dmul+0x388>
 8002102:	9a01      	ldr	r2, [sp, #4]
 8002104:	3808      	subs	r0, #8
 8002106:	4082      	lsls	r2, r0
 8002108:	e73f      	b.n	8001f8a <__aeabi_dmul+0x39e>
 800210a:	f000 fd57 	bl	8002bbc <__clzsi2>
 800210e:	2315      	movs	r3, #21
 8002110:	469c      	mov	ip, r3
 8002112:	4484      	add	ip, r0
 8002114:	0002      	movs	r2, r0
 8002116:	4663      	mov	r3, ip
 8002118:	3220      	adds	r2, #32
 800211a:	2b1c      	cmp	r3, #28
 800211c:	dc00      	bgt.n	8002120 <__aeabi_dmul+0x534>
 800211e:	e758      	b.n	8001fd2 <__aeabi_dmul+0x3e6>
 8002120:	2300      	movs	r3, #0
 8002122:	4698      	mov	r8, r3
 8002124:	0023      	movs	r3, r4
 8002126:	3808      	subs	r0, #8
 8002128:	4083      	lsls	r3, r0
 800212a:	469a      	mov	sl, r3
 800212c:	e762      	b.n	8001ff4 <__aeabi_dmul+0x408>
 800212e:	001d      	movs	r5, r3
 8002130:	2300      	movs	r3, #0
 8002132:	2400      	movs	r4, #0
 8002134:	2002      	movs	r0, #2
 8002136:	9301      	str	r3, [sp, #4]
 8002138:	e5a2      	b.n	8001c80 <__aeabi_dmul+0x94>
 800213a:	9002      	str	r0, [sp, #8]
 800213c:	e632      	b.n	8001da4 <__aeabi_dmul+0x1b8>
 800213e:	431c      	orrs	r4, r3
 8002140:	9b00      	ldr	r3, [sp, #0]
 8002142:	9a01      	ldr	r2, [sp, #4]
 8002144:	4699      	mov	r9, r3
 8002146:	e5ae      	b.n	8001ca6 <__aeabi_dmul+0xba>
 8002148:	4b1a      	ldr	r3, [pc, #104]	@ (80021b4 <__aeabi_dmul+0x5c8>)
 800214a:	4652      	mov	r2, sl
 800214c:	18c3      	adds	r3, r0, r3
 800214e:	4640      	mov	r0, r8
 8002150:	409a      	lsls	r2, r3
 8002152:	40c8      	lsrs	r0, r1
 8002154:	4302      	orrs	r2, r0
 8002156:	4640      	mov	r0, r8
 8002158:	4098      	lsls	r0, r3
 800215a:	0003      	movs	r3, r0
 800215c:	1e58      	subs	r0, r3, #1
 800215e:	4183      	sbcs	r3, r0
 8002160:	4654      	mov	r4, sl
 8002162:	431a      	orrs	r2, r3
 8002164:	40cc      	lsrs	r4, r1
 8002166:	0753      	lsls	r3, r2, #29
 8002168:	d009      	beq.n	800217e <__aeabi_dmul+0x592>
 800216a:	230f      	movs	r3, #15
 800216c:	4013      	ands	r3, r2
 800216e:	2b04      	cmp	r3, #4
 8002170:	d005      	beq.n	800217e <__aeabi_dmul+0x592>
 8002172:	1d13      	adds	r3, r2, #4
 8002174:	4293      	cmp	r3, r2
 8002176:	4192      	sbcs	r2, r2
 8002178:	4252      	negs	r2, r2
 800217a:	18a4      	adds	r4, r4, r2
 800217c:	001a      	movs	r2, r3
 800217e:	0223      	lsls	r3, r4, #8
 8002180:	d508      	bpl.n	8002194 <__aeabi_dmul+0x5a8>
 8002182:	2301      	movs	r3, #1
 8002184:	2400      	movs	r4, #0
 8002186:	2200      	movs	r2, #0
 8002188:	e58e      	b.n	8001ca8 <__aeabi_dmul+0xbc>
 800218a:	4689      	mov	r9, r1
 800218c:	2400      	movs	r4, #0
 800218e:	e58b      	b.n	8001ca8 <__aeabi_dmul+0xbc>
 8002190:	2300      	movs	r3, #0
 8002192:	e7a5      	b.n	80020e0 <__aeabi_dmul+0x4f4>
 8002194:	0763      	lsls	r3, r4, #29
 8002196:	0264      	lsls	r4, r4, #9
 8002198:	0b24      	lsrs	r4, r4, #12
 800219a:	e7a1      	b.n	80020e0 <__aeabi_dmul+0x4f4>
 800219c:	9b00      	ldr	r3, [sp, #0]
 800219e:	46a2      	mov	sl, r4
 80021a0:	4699      	mov	r9, r3
 80021a2:	9b01      	ldr	r3, [sp, #4]
 80021a4:	4698      	mov	r8, r3
 80021a6:	e737      	b.n	8002018 <__aeabi_dmul+0x42c>
 80021a8:	fffffc0d 	.word	0xfffffc0d
 80021ac:	000007ff 	.word	0x000007ff
 80021b0:	0000043e 	.word	0x0000043e
 80021b4:	0000041e 	.word	0x0000041e

080021b8 <__aeabi_dsub>:
 80021b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ba:	4657      	mov	r7, sl
 80021bc:	464e      	mov	r6, r9
 80021be:	4645      	mov	r5, r8
 80021c0:	46de      	mov	lr, fp
 80021c2:	b5e0      	push	{r5, r6, r7, lr}
 80021c4:	b083      	sub	sp, #12
 80021c6:	9000      	str	r0, [sp, #0]
 80021c8:	9101      	str	r1, [sp, #4]
 80021ca:	030c      	lsls	r4, r1, #12
 80021cc:	004d      	lsls	r5, r1, #1
 80021ce:	0fce      	lsrs	r6, r1, #31
 80021d0:	0a61      	lsrs	r1, r4, #9
 80021d2:	9c00      	ldr	r4, [sp, #0]
 80021d4:	005f      	lsls	r7, r3, #1
 80021d6:	0f64      	lsrs	r4, r4, #29
 80021d8:	430c      	orrs	r4, r1
 80021da:	9900      	ldr	r1, [sp, #0]
 80021dc:	9200      	str	r2, [sp, #0]
 80021de:	9301      	str	r3, [sp, #4]
 80021e0:	00c8      	lsls	r0, r1, #3
 80021e2:	0319      	lsls	r1, r3, #12
 80021e4:	0d7b      	lsrs	r3, r7, #21
 80021e6:	4699      	mov	r9, r3
 80021e8:	9b01      	ldr	r3, [sp, #4]
 80021ea:	4fcc      	ldr	r7, [pc, #816]	@ (800251c <__aeabi_dsub+0x364>)
 80021ec:	0fdb      	lsrs	r3, r3, #31
 80021ee:	469c      	mov	ip, r3
 80021f0:	0a4b      	lsrs	r3, r1, #9
 80021f2:	9900      	ldr	r1, [sp, #0]
 80021f4:	4680      	mov	r8, r0
 80021f6:	0f49      	lsrs	r1, r1, #29
 80021f8:	4319      	orrs	r1, r3
 80021fa:	9b00      	ldr	r3, [sp, #0]
 80021fc:	468b      	mov	fp, r1
 80021fe:	00da      	lsls	r2, r3, #3
 8002200:	4692      	mov	sl, r2
 8002202:	0d6d      	lsrs	r5, r5, #21
 8002204:	45b9      	cmp	r9, r7
 8002206:	d100      	bne.n	800220a <__aeabi_dsub+0x52>
 8002208:	e0bf      	b.n	800238a <__aeabi_dsub+0x1d2>
 800220a:	2301      	movs	r3, #1
 800220c:	4661      	mov	r1, ip
 800220e:	4059      	eors	r1, r3
 8002210:	464b      	mov	r3, r9
 8002212:	468c      	mov	ip, r1
 8002214:	1aeb      	subs	r3, r5, r3
 8002216:	428e      	cmp	r6, r1
 8002218:	d075      	beq.n	8002306 <__aeabi_dsub+0x14e>
 800221a:	2b00      	cmp	r3, #0
 800221c:	dc00      	bgt.n	8002220 <__aeabi_dsub+0x68>
 800221e:	e2a3      	b.n	8002768 <__aeabi_dsub+0x5b0>
 8002220:	4649      	mov	r1, r9
 8002222:	2900      	cmp	r1, #0
 8002224:	d100      	bne.n	8002228 <__aeabi_dsub+0x70>
 8002226:	e0ce      	b.n	80023c6 <__aeabi_dsub+0x20e>
 8002228:	42bd      	cmp	r5, r7
 800222a:	d100      	bne.n	800222e <__aeabi_dsub+0x76>
 800222c:	e200      	b.n	8002630 <__aeabi_dsub+0x478>
 800222e:	2701      	movs	r7, #1
 8002230:	2b38      	cmp	r3, #56	@ 0x38
 8002232:	dc19      	bgt.n	8002268 <__aeabi_dsub+0xb0>
 8002234:	2780      	movs	r7, #128	@ 0x80
 8002236:	4659      	mov	r1, fp
 8002238:	043f      	lsls	r7, r7, #16
 800223a:	4339      	orrs	r1, r7
 800223c:	468b      	mov	fp, r1
 800223e:	2b1f      	cmp	r3, #31
 8002240:	dd00      	ble.n	8002244 <__aeabi_dsub+0x8c>
 8002242:	e1fa      	b.n	800263a <__aeabi_dsub+0x482>
 8002244:	2720      	movs	r7, #32
 8002246:	1af9      	subs	r1, r7, r3
 8002248:	468c      	mov	ip, r1
 800224a:	4659      	mov	r1, fp
 800224c:	4667      	mov	r7, ip
 800224e:	40b9      	lsls	r1, r7
 8002250:	000f      	movs	r7, r1
 8002252:	0011      	movs	r1, r2
 8002254:	40d9      	lsrs	r1, r3
 8002256:	430f      	orrs	r7, r1
 8002258:	4661      	mov	r1, ip
 800225a:	408a      	lsls	r2, r1
 800225c:	1e51      	subs	r1, r2, #1
 800225e:	418a      	sbcs	r2, r1
 8002260:	4659      	mov	r1, fp
 8002262:	40d9      	lsrs	r1, r3
 8002264:	4317      	orrs	r7, r2
 8002266:	1a64      	subs	r4, r4, r1
 8002268:	1bc7      	subs	r7, r0, r7
 800226a:	42b8      	cmp	r0, r7
 800226c:	4180      	sbcs	r0, r0
 800226e:	4240      	negs	r0, r0
 8002270:	1a24      	subs	r4, r4, r0
 8002272:	0223      	lsls	r3, r4, #8
 8002274:	d400      	bmi.n	8002278 <__aeabi_dsub+0xc0>
 8002276:	e140      	b.n	80024fa <__aeabi_dsub+0x342>
 8002278:	0264      	lsls	r4, r4, #9
 800227a:	0a64      	lsrs	r4, r4, #9
 800227c:	2c00      	cmp	r4, #0
 800227e:	d100      	bne.n	8002282 <__aeabi_dsub+0xca>
 8002280:	e154      	b.n	800252c <__aeabi_dsub+0x374>
 8002282:	0020      	movs	r0, r4
 8002284:	f000 fc9a 	bl	8002bbc <__clzsi2>
 8002288:	0003      	movs	r3, r0
 800228a:	3b08      	subs	r3, #8
 800228c:	2120      	movs	r1, #32
 800228e:	0038      	movs	r0, r7
 8002290:	1aca      	subs	r2, r1, r3
 8002292:	40d0      	lsrs	r0, r2
 8002294:	409c      	lsls	r4, r3
 8002296:	0002      	movs	r2, r0
 8002298:	409f      	lsls	r7, r3
 800229a:	4322      	orrs	r2, r4
 800229c:	429d      	cmp	r5, r3
 800229e:	dd00      	ble.n	80022a2 <__aeabi_dsub+0xea>
 80022a0:	e1a6      	b.n	80025f0 <__aeabi_dsub+0x438>
 80022a2:	1b58      	subs	r0, r3, r5
 80022a4:	3001      	adds	r0, #1
 80022a6:	1a09      	subs	r1, r1, r0
 80022a8:	003c      	movs	r4, r7
 80022aa:	408f      	lsls	r7, r1
 80022ac:	40c4      	lsrs	r4, r0
 80022ae:	1e7b      	subs	r3, r7, #1
 80022b0:	419f      	sbcs	r7, r3
 80022b2:	0013      	movs	r3, r2
 80022b4:	408b      	lsls	r3, r1
 80022b6:	4327      	orrs	r7, r4
 80022b8:	431f      	orrs	r7, r3
 80022ba:	40c2      	lsrs	r2, r0
 80022bc:	003b      	movs	r3, r7
 80022be:	0014      	movs	r4, r2
 80022c0:	2500      	movs	r5, #0
 80022c2:	4313      	orrs	r3, r2
 80022c4:	d100      	bne.n	80022c8 <__aeabi_dsub+0x110>
 80022c6:	e1f7      	b.n	80026b8 <__aeabi_dsub+0x500>
 80022c8:	077b      	lsls	r3, r7, #29
 80022ca:	d100      	bne.n	80022ce <__aeabi_dsub+0x116>
 80022cc:	e377      	b.n	80029be <__aeabi_dsub+0x806>
 80022ce:	230f      	movs	r3, #15
 80022d0:	0038      	movs	r0, r7
 80022d2:	403b      	ands	r3, r7
 80022d4:	2b04      	cmp	r3, #4
 80022d6:	d004      	beq.n	80022e2 <__aeabi_dsub+0x12a>
 80022d8:	1d38      	adds	r0, r7, #4
 80022da:	42b8      	cmp	r0, r7
 80022dc:	41bf      	sbcs	r7, r7
 80022de:	427f      	negs	r7, r7
 80022e0:	19e4      	adds	r4, r4, r7
 80022e2:	0223      	lsls	r3, r4, #8
 80022e4:	d400      	bmi.n	80022e8 <__aeabi_dsub+0x130>
 80022e6:	e368      	b.n	80029ba <__aeabi_dsub+0x802>
 80022e8:	4b8c      	ldr	r3, [pc, #560]	@ (800251c <__aeabi_dsub+0x364>)
 80022ea:	3501      	adds	r5, #1
 80022ec:	429d      	cmp	r5, r3
 80022ee:	d100      	bne.n	80022f2 <__aeabi_dsub+0x13a>
 80022f0:	e0f4      	b.n	80024dc <__aeabi_dsub+0x324>
 80022f2:	4b8b      	ldr	r3, [pc, #556]	@ (8002520 <__aeabi_dsub+0x368>)
 80022f4:	056d      	lsls	r5, r5, #21
 80022f6:	401c      	ands	r4, r3
 80022f8:	0d6d      	lsrs	r5, r5, #21
 80022fa:	0767      	lsls	r7, r4, #29
 80022fc:	08c0      	lsrs	r0, r0, #3
 80022fe:	0264      	lsls	r4, r4, #9
 8002300:	4307      	orrs	r7, r0
 8002302:	0b24      	lsrs	r4, r4, #12
 8002304:	e0ec      	b.n	80024e0 <__aeabi_dsub+0x328>
 8002306:	2b00      	cmp	r3, #0
 8002308:	dc00      	bgt.n	800230c <__aeabi_dsub+0x154>
 800230a:	e329      	b.n	8002960 <__aeabi_dsub+0x7a8>
 800230c:	4649      	mov	r1, r9
 800230e:	2900      	cmp	r1, #0
 8002310:	d000      	beq.n	8002314 <__aeabi_dsub+0x15c>
 8002312:	e0d6      	b.n	80024c2 <__aeabi_dsub+0x30a>
 8002314:	4659      	mov	r1, fp
 8002316:	4311      	orrs	r1, r2
 8002318:	d100      	bne.n	800231c <__aeabi_dsub+0x164>
 800231a:	e12e      	b.n	800257a <__aeabi_dsub+0x3c2>
 800231c:	1e59      	subs	r1, r3, #1
 800231e:	2b01      	cmp	r3, #1
 8002320:	d100      	bne.n	8002324 <__aeabi_dsub+0x16c>
 8002322:	e1e6      	b.n	80026f2 <__aeabi_dsub+0x53a>
 8002324:	42bb      	cmp	r3, r7
 8002326:	d100      	bne.n	800232a <__aeabi_dsub+0x172>
 8002328:	e182      	b.n	8002630 <__aeabi_dsub+0x478>
 800232a:	2701      	movs	r7, #1
 800232c:	000b      	movs	r3, r1
 800232e:	2938      	cmp	r1, #56	@ 0x38
 8002330:	dc14      	bgt.n	800235c <__aeabi_dsub+0x1a4>
 8002332:	2b1f      	cmp	r3, #31
 8002334:	dd00      	ble.n	8002338 <__aeabi_dsub+0x180>
 8002336:	e23c      	b.n	80027b2 <__aeabi_dsub+0x5fa>
 8002338:	2720      	movs	r7, #32
 800233a:	1af9      	subs	r1, r7, r3
 800233c:	468c      	mov	ip, r1
 800233e:	4659      	mov	r1, fp
 8002340:	4667      	mov	r7, ip
 8002342:	40b9      	lsls	r1, r7
 8002344:	000f      	movs	r7, r1
 8002346:	0011      	movs	r1, r2
 8002348:	40d9      	lsrs	r1, r3
 800234a:	430f      	orrs	r7, r1
 800234c:	4661      	mov	r1, ip
 800234e:	408a      	lsls	r2, r1
 8002350:	1e51      	subs	r1, r2, #1
 8002352:	418a      	sbcs	r2, r1
 8002354:	4659      	mov	r1, fp
 8002356:	40d9      	lsrs	r1, r3
 8002358:	4317      	orrs	r7, r2
 800235a:	1864      	adds	r4, r4, r1
 800235c:	183f      	adds	r7, r7, r0
 800235e:	4287      	cmp	r7, r0
 8002360:	4180      	sbcs	r0, r0
 8002362:	4240      	negs	r0, r0
 8002364:	1824      	adds	r4, r4, r0
 8002366:	0223      	lsls	r3, r4, #8
 8002368:	d400      	bmi.n	800236c <__aeabi_dsub+0x1b4>
 800236a:	e0c6      	b.n	80024fa <__aeabi_dsub+0x342>
 800236c:	4b6b      	ldr	r3, [pc, #428]	@ (800251c <__aeabi_dsub+0x364>)
 800236e:	3501      	adds	r5, #1
 8002370:	429d      	cmp	r5, r3
 8002372:	d100      	bne.n	8002376 <__aeabi_dsub+0x1be>
 8002374:	e0b2      	b.n	80024dc <__aeabi_dsub+0x324>
 8002376:	2101      	movs	r1, #1
 8002378:	4b69      	ldr	r3, [pc, #420]	@ (8002520 <__aeabi_dsub+0x368>)
 800237a:	087a      	lsrs	r2, r7, #1
 800237c:	401c      	ands	r4, r3
 800237e:	4039      	ands	r1, r7
 8002380:	430a      	orrs	r2, r1
 8002382:	07e7      	lsls	r7, r4, #31
 8002384:	4317      	orrs	r7, r2
 8002386:	0864      	lsrs	r4, r4, #1
 8002388:	e79e      	b.n	80022c8 <__aeabi_dsub+0x110>
 800238a:	4b66      	ldr	r3, [pc, #408]	@ (8002524 <__aeabi_dsub+0x36c>)
 800238c:	4311      	orrs	r1, r2
 800238e:	468a      	mov	sl, r1
 8002390:	18eb      	adds	r3, r5, r3
 8002392:	2900      	cmp	r1, #0
 8002394:	d028      	beq.n	80023e8 <__aeabi_dsub+0x230>
 8002396:	4566      	cmp	r6, ip
 8002398:	d02c      	beq.n	80023f4 <__aeabi_dsub+0x23c>
 800239a:	2b00      	cmp	r3, #0
 800239c:	d05b      	beq.n	8002456 <__aeabi_dsub+0x29e>
 800239e:	2d00      	cmp	r5, #0
 80023a0:	d100      	bne.n	80023a4 <__aeabi_dsub+0x1ec>
 80023a2:	e12c      	b.n	80025fe <__aeabi_dsub+0x446>
 80023a4:	465b      	mov	r3, fp
 80023a6:	4666      	mov	r6, ip
 80023a8:	075f      	lsls	r7, r3, #29
 80023aa:	08d2      	lsrs	r2, r2, #3
 80023ac:	4317      	orrs	r7, r2
 80023ae:	08dd      	lsrs	r5, r3, #3
 80023b0:	003b      	movs	r3, r7
 80023b2:	432b      	orrs	r3, r5
 80023b4:	d100      	bne.n	80023b8 <__aeabi_dsub+0x200>
 80023b6:	e0e2      	b.n	800257e <__aeabi_dsub+0x3c6>
 80023b8:	2480      	movs	r4, #128	@ 0x80
 80023ba:	0324      	lsls	r4, r4, #12
 80023bc:	432c      	orrs	r4, r5
 80023be:	0324      	lsls	r4, r4, #12
 80023c0:	4d56      	ldr	r5, [pc, #344]	@ (800251c <__aeabi_dsub+0x364>)
 80023c2:	0b24      	lsrs	r4, r4, #12
 80023c4:	e08c      	b.n	80024e0 <__aeabi_dsub+0x328>
 80023c6:	4659      	mov	r1, fp
 80023c8:	4311      	orrs	r1, r2
 80023ca:	d100      	bne.n	80023ce <__aeabi_dsub+0x216>
 80023cc:	e0d5      	b.n	800257a <__aeabi_dsub+0x3c2>
 80023ce:	1e59      	subs	r1, r3, #1
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d100      	bne.n	80023d6 <__aeabi_dsub+0x21e>
 80023d4:	e1b9      	b.n	800274a <__aeabi_dsub+0x592>
 80023d6:	42bb      	cmp	r3, r7
 80023d8:	d100      	bne.n	80023dc <__aeabi_dsub+0x224>
 80023da:	e1b1      	b.n	8002740 <__aeabi_dsub+0x588>
 80023dc:	2701      	movs	r7, #1
 80023de:	000b      	movs	r3, r1
 80023e0:	2938      	cmp	r1, #56	@ 0x38
 80023e2:	dd00      	ble.n	80023e6 <__aeabi_dsub+0x22e>
 80023e4:	e740      	b.n	8002268 <__aeabi_dsub+0xb0>
 80023e6:	e72a      	b.n	800223e <__aeabi_dsub+0x86>
 80023e8:	4661      	mov	r1, ip
 80023ea:	2701      	movs	r7, #1
 80023ec:	4079      	eors	r1, r7
 80023ee:	468c      	mov	ip, r1
 80023f0:	4566      	cmp	r6, ip
 80023f2:	d1d2      	bne.n	800239a <__aeabi_dsub+0x1e2>
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d100      	bne.n	80023fa <__aeabi_dsub+0x242>
 80023f8:	e0c5      	b.n	8002586 <__aeabi_dsub+0x3ce>
 80023fa:	2d00      	cmp	r5, #0
 80023fc:	d000      	beq.n	8002400 <__aeabi_dsub+0x248>
 80023fe:	e155      	b.n	80026ac <__aeabi_dsub+0x4f4>
 8002400:	464b      	mov	r3, r9
 8002402:	0025      	movs	r5, r4
 8002404:	4305      	orrs	r5, r0
 8002406:	d100      	bne.n	800240a <__aeabi_dsub+0x252>
 8002408:	e212      	b.n	8002830 <__aeabi_dsub+0x678>
 800240a:	1e59      	subs	r1, r3, #1
 800240c:	468c      	mov	ip, r1
 800240e:	2b01      	cmp	r3, #1
 8002410:	d100      	bne.n	8002414 <__aeabi_dsub+0x25c>
 8002412:	e249      	b.n	80028a8 <__aeabi_dsub+0x6f0>
 8002414:	4d41      	ldr	r5, [pc, #260]	@ (800251c <__aeabi_dsub+0x364>)
 8002416:	42ab      	cmp	r3, r5
 8002418:	d100      	bne.n	800241c <__aeabi_dsub+0x264>
 800241a:	e28f      	b.n	800293c <__aeabi_dsub+0x784>
 800241c:	2701      	movs	r7, #1
 800241e:	2938      	cmp	r1, #56	@ 0x38
 8002420:	dc11      	bgt.n	8002446 <__aeabi_dsub+0x28e>
 8002422:	4663      	mov	r3, ip
 8002424:	2b1f      	cmp	r3, #31
 8002426:	dd00      	ble.n	800242a <__aeabi_dsub+0x272>
 8002428:	e25b      	b.n	80028e2 <__aeabi_dsub+0x72a>
 800242a:	4661      	mov	r1, ip
 800242c:	2320      	movs	r3, #32
 800242e:	0027      	movs	r7, r4
 8002430:	1a5b      	subs	r3, r3, r1
 8002432:	0005      	movs	r5, r0
 8002434:	4098      	lsls	r0, r3
 8002436:	409f      	lsls	r7, r3
 8002438:	40cd      	lsrs	r5, r1
 800243a:	1e43      	subs	r3, r0, #1
 800243c:	4198      	sbcs	r0, r3
 800243e:	40cc      	lsrs	r4, r1
 8002440:	432f      	orrs	r7, r5
 8002442:	4307      	orrs	r7, r0
 8002444:	44a3      	add	fp, r4
 8002446:	18bf      	adds	r7, r7, r2
 8002448:	4297      	cmp	r7, r2
 800244a:	4192      	sbcs	r2, r2
 800244c:	4252      	negs	r2, r2
 800244e:	445a      	add	r2, fp
 8002450:	0014      	movs	r4, r2
 8002452:	464d      	mov	r5, r9
 8002454:	e787      	b.n	8002366 <__aeabi_dsub+0x1ae>
 8002456:	4f34      	ldr	r7, [pc, #208]	@ (8002528 <__aeabi_dsub+0x370>)
 8002458:	1c6b      	adds	r3, r5, #1
 800245a:	423b      	tst	r3, r7
 800245c:	d000      	beq.n	8002460 <__aeabi_dsub+0x2a8>
 800245e:	e0b6      	b.n	80025ce <__aeabi_dsub+0x416>
 8002460:	4659      	mov	r1, fp
 8002462:	0023      	movs	r3, r4
 8002464:	4311      	orrs	r1, r2
 8002466:	000f      	movs	r7, r1
 8002468:	4303      	orrs	r3, r0
 800246a:	2d00      	cmp	r5, #0
 800246c:	d000      	beq.n	8002470 <__aeabi_dsub+0x2b8>
 800246e:	e126      	b.n	80026be <__aeabi_dsub+0x506>
 8002470:	2b00      	cmp	r3, #0
 8002472:	d100      	bne.n	8002476 <__aeabi_dsub+0x2be>
 8002474:	e1c0      	b.n	80027f8 <__aeabi_dsub+0x640>
 8002476:	2900      	cmp	r1, #0
 8002478:	d100      	bne.n	800247c <__aeabi_dsub+0x2c4>
 800247a:	e0a1      	b.n	80025c0 <__aeabi_dsub+0x408>
 800247c:	1a83      	subs	r3, r0, r2
 800247e:	4698      	mov	r8, r3
 8002480:	465b      	mov	r3, fp
 8002482:	4540      	cmp	r0, r8
 8002484:	41ad      	sbcs	r5, r5
 8002486:	1ae3      	subs	r3, r4, r3
 8002488:	426d      	negs	r5, r5
 800248a:	1b5b      	subs	r3, r3, r5
 800248c:	2580      	movs	r5, #128	@ 0x80
 800248e:	042d      	lsls	r5, r5, #16
 8002490:	422b      	tst	r3, r5
 8002492:	d100      	bne.n	8002496 <__aeabi_dsub+0x2de>
 8002494:	e14b      	b.n	800272e <__aeabi_dsub+0x576>
 8002496:	465b      	mov	r3, fp
 8002498:	1a10      	subs	r0, r2, r0
 800249a:	4282      	cmp	r2, r0
 800249c:	4192      	sbcs	r2, r2
 800249e:	1b1c      	subs	r4, r3, r4
 80024a0:	0007      	movs	r7, r0
 80024a2:	2601      	movs	r6, #1
 80024a4:	4663      	mov	r3, ip
 80024a6:	4252      	negs	r2, r2
 80024a8:	1aa4      	subs	r4, r4, r2
 80024aa:	4327      	orrs	r7, r4
 80024ac:	401e      	ands	r6, r3
 80024ae:	2f00      	cmp	r7, #0
 80024b0:	d100      	bne.n	80024b4 <__aeabi_dsub+0x2fc>
 80024b2:	e142      	b.n	800273a <__aeabi_dsub+0x582>
 80024b4:	422c      	tst	r4, r5
 80024b6:	d100      	bne.n	80024ba <__aeabi_dsub+0x302>
 80024b8:	e26d      	b.n	8002996 <__aeabi_dsub+0x7de>
 80024ba:	4b19      	ldr	r3, [pc, #100]	@ (8002520 <__aeabi_dsub+0x368>)
 80024bc:	2501      	movs	r5, #1
 80024be:	401c      	ands	r4, r3
 80024c0:	e71b      	b.n	80022fa <__aeabi_dsub+0x142>
 80024c2:	42bd      	cmp	r5, r7
 80024c4:	d100      	bne.n	80024c8 <__aeabi_dsub+0x310>
 80024c6:	e13b      	b.n	8002740 <__aeabi_dsub+0x588>
 80024c8:	2701      	movs	r7, #1
 80024ca:	2b38      	cmp	r3, #56	@ 0x38
 80024cc:	dd00      	ble.n	80024d0 <__aeabi_dsub+0x318>
 80024ce:	e745      	b.n	800235c <__aeabi_dsub+0x1a4>
 80024d0:	2780      	movs	r7, #128	@ 0x80
 80024d2:	4659      	mov	r1, fp
 80024d4:	043f      	lsls	r7, r7, #16
 80024d6:	4339      	orrs	r1, r7
 80024d8:	468b      	mov	fp, r1
 80024da:	e72a      	b.n	8002332 <__aeabi_dsub+0x17a>
 80024dc:	2400      	movs	r4, #0
 80024de:	2700      	movs	r7, #0
 80024e0:	052d      	lsls	r5, r5, #20
 80024e2:	4325      	orrs	r5, r4
 80024e4:	07f6      	lsls	r6, r6, #31
 80024e6:	4335      	orrs	r5, r6
 80024e8:	0038      	movs	r0, r7
 80024ea:	0029      	movs	r1, r5
 80024ec:	b003      	add	sp, #12
 80024ee:	bcf0      	pop	{r4, r5, r6, r7}
 80024f0:	46bb      	mov	fp, r7
 80024f2:	46b2      	mov	sl, r6
 80024f4:	46a9      	mov	r9, r5
 80024f6:	46a0      	mov	r8, r4
 80024f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024fa:	077b      	lsls	r3, r7, #29
 80024fc:	d004      	beq.n	8002508 <__aeabi_dsub+0x350>
 80024fe:	230f      	movs	r3, #15
 8002500:	403b      	ands	r3, r7
 8002502:	2b04      	cmp	r3, #4
 8002504:	d000      	beq.n	8002508 <__aeabi_dsub+0x350>
 8002506:	e6e7      	b.n	80022d8 <__aeabi_dsub+0x120>
 8002508:	002b      	movs	r3, r5
 800250a:	08f8      	lsrs	r0, r7, #3
 800250c:	4a03      	ldr	r2, [pc, #12]	@ (800251c <__aeabi_dsub+0x364>)
 800250e:	0767      	lsls	r7, r4, #29
 8002510:	4307      	orrs	r7, r0
 8002512:	08e5      	lsrs	r5, r4, #3
 8002514:	4293      	cmp	r3, r2
 8002516:	d100      	bne.n	800251a <__aeabi_dsub+0x362>
 8002518:	e74a      	b.n	80023b0 <__aeabi_dsub+0x1f8>
 800251a:	e0a5      	b.n	8002668 <__aeabi_dsub+0x4b0>
 800251c:	000007ff 	.word	0x000007ff
 8002520:	ff7fffff 	.word	0xff7fffff
 8002524:	fffff801 	.word	0xfffff801
 8002528:	000007fe 	.word	0x000007fe
 800252c:	0038      	movs	r0, r7
 800252e:	f000 fb45 	bl	8002bbc <__clzsi2>
 8002532:	0003      	movs	r3, r0
 8002534:	3318      	adds	r3, #24
 8002536:	2b1f      	cmp	r3, #31
 8002538:	dc00      	bgt.n	800253c <__aeabi_dsub+0x384>
 800253a:	e6a7      	b.n	800228c <__aeabi_dsub+0xd4>
 800253c:	003a      	movs	r2, r7
 800253e:	3808      	subs	r0, #8
 8002540:	4082      	lsls	r2, r0
 8002542:	429d      	cmp	r5, r3
 8002544:	dd00      	ble.n	8002548 <__aeabi_dsub+0x390>
 8002546:	e08a      	b.n	800265e <__aeabi_dsub+0x4a6>
 8002548:	1b5b      	subs	r3, r3, r5
 800254a:	1c58      	adds	r0, r3, #1
 800254c:	281f      	cmp	r0, #31
 800254e:	dc00      	bgt.n	8002552 <__aeabi_dsub+0x39a>
 8002550:	e1d8      	b.n	8002904 <__aeabi_dsub+0x74c>
 8002552:	0017      	movs	r7, r2
 8002554:	3b1f      	subs	r3, #31
 8002556:	40df      	lsrs	r7, r3
 8002558:	2820      	cmp	r0, #32
 800255a:	d005      	beq.n	8002568 <__aeabi_dsub+0x3b0>
 800255c:	2340      	movs	r3, #64	@ 0x40
 800255e:	1a1b      	subs	r3, r3, r0
 8002560:	409a      	lsls	r2, r3
 8002562:	1e53      	subs	r3, r2, #1
 8002564:	419a      	sbcs	r2, r3
 8002566:	4317      	orrs	r7, r2
 8002568:	2500      	movs	r5, #0
 800256a:	2f00      	cmp	r7, #0
 800256c:	d100      	bne.n	8002570 <__aeabi_dsub+0x3b8>
 800256e:	e0e5      	b.n	800273c <__aeabi_dsub+0x584>
 8002570:	077b      	lsls	r3, r7, #29
 8002572:	d000      	beq.n	8002576 <__aeabi_dsub+0x3be>
 8002574:	e6ab      	b.n	80022ce <__aeabi_dsub+0x116>
 8002576:	002c      	movs	r4, r5
 8002578:	e7c6      	b.n	8002508 <__aeabi_dsub+0x350>
 800257a:	08c0      	lsrs	r0, r0, #3
 800257c:	e7c6      	b.n	800250c <__aeabi_dsub+0x354>
 800257e:	2700      	movs	r7, #0
 8002580:	2400      	movs	r4, #0
 8002582:	4dd1      	ldr	r5, [pc, #836]	@ (80028c8 <__aeabi_dsub+0x710>)
 8002584:	e7ac      	b.n	80024e0 <__aeabi_dsub+0x328>
 8002586:	4fd1      	ldr	r7, [pc, #836]	@ (80028cc <__aeabi_dsub+0x714>)
 8002588:	1c6b      	adds	r3, r5, #1
 800258a:	423b      	tst	r3, r7
 800258c:	d171      	bne.n	8002672 <__aeabi_dsub+0x4ba>
 800258e:	0023      	movs	r3, r4
 8002590:	4303      	orrs	r3, r0
 8002592:	2d00      	cmp	r5, #0
 8002594:	d000      	beq.n	8002598 <__aeabi_dsub+0x3e0>
 8002596:	e14e      	b.n	8002836 <__aeabi_dsub+0x67e>
 8002598:	4657      	mov	r7, sl
 800259a:	2b00      	cmp	r3, #0
 800259c:	d100      	bne.n	80025a0 <__aeabi_dsub+0x3e8>
 800259e:	e1b5      	b.n	800290c <__aeabi_dsub+0x754>
 80025a0:	2f00      	cmp	r7, #0
 80025a2:	d00d      	beq.n	80025c0 <__aeabi_dsub+0x408>
 80025a4:	1883      	adds	r3, r0, r2
 80025a6:	4283      	cmp	r3, r0
 80025a8:	4180      	sbcs	r0, r0
 80025aa:	445c      	add	r4, fp
 80025ac:	4240      	negs	r0, r0
 80025ae:	1824      	adds	r4, r4, r0
 80025b0:	0222      	lsls	r2, r4, #8
 80025b2:	d500      	bpl.n	80025b6 <__aeabi_dsub+0x3fe>
 80025b4:	e1c8      	b.n	8002948 <__aeabi_dsub+0x790>
 80025b6:	001f      	movs	r7, r3
 80025b8:	4698      	mov	r8, r3
 80025ba:	4327      	orrs	r7, r4
 80025bc:	d100      	bne.n	80025c0 <__aeabi_dsub+0x408>
 80025be:	e0bc      	b.n	800273a <__aeabi_dsub+0x582>
 80025c0:	4643      	mov	r3, r8
 80025c2:	0767      	lsls	r7, r4, #29
 80025c4:	08db      	lsrs	r3, r3, #3
 80025c6:	431f      	orrs	r7, r3
 80025c8:	08e5      	lsrs	r5, r4, #3
 80025ca:	2300      	movs	r3, #0
 80025cc:	e04c      	b.n	8002668 <__aeabi_dsub+0x4b0>
 80025ce:	1a83      	subs	r3, r0, r2
 80025d0:	4698      	mov	r8, r3
 80025d2:	465b      	mov	r3, fp
 80025d4:	4540      	cmp	r0, r8
 80025d6:	41bf      	sbcs	r7, r7
 80025d8:	1ae3      	subs	r3, r4, r3
 80025da:	427f      	negs	r7, r7
 80025dc:	1bdb      	subs	r3, r3, r7
 80025de:	021f      	lsls	r7, r3, #8
 80025e0:	d47c      	bmi.n	80026dc <__aeabi_dsub+0x524>
 80025e2:	4647      	mov	r7, r8
 80025e4:	431f      	orrs	r7, r3
 80025e6:	d100      	bne.n	80025ea <__aeabi_dsub+0x432>
 80025e8:	e0a6      	b.n	8002738 <__aeabi_dsub+0x580>
 80025ea:	001c      	movs	r4, r3
 80025ec:	4647      	mov	r7, r8
 80025ee:	e645      	b.n	800227c <__aeabi_dsub+0xc4>
 80025f0:	4cb7      	ldr	r4, [pc, #732]	@ (80028d0 <__aeabi_dsub+0x718>)
 80025f2:	1aed      	subs	r5, r5, r3
 80025f4:	4014      	ands	r4, r2
 80025f6:	077b      	lsls	r3, r7, #29
 80025f8:	d000      	beq.n	80025fc <__aeabi_dsub+0x444>
 80025fa:	e780      	b.n	80024fe <__aeabi_dsub+0x346>
 80025fc:	e784      	b.n	8002508 <__aeabi_dsub+0x350>
 80025fe:	464b      	mov	r3, r9
 8002600:	0025      	movs	r5, r4
 8002602:	4305      	orrs	r5, r0
 8002604:	d066      	beq.n	80026d4 <__aeabi_dsub+0x51c>
 8002606:	1e5f      	subs	r7, r3, #1
 8002608:	2b01      	cmp	r3, #1
 800260a:	d100      	bne.n	800260e <__aeabi_dsub+0x456>
 800260c:	e0fc      	b.n	8002808 <__aeabi_dsub+0x650>
 800260e:	4dae      	ldr	r5, [pc, #696]	@ (80028c8 <__aeabi_dsub+0x710>)
 8002610:	42ab      	cmp	r3, r5
 8002612:	d100      	bne.n	8002616 <__aeabi_dsub+0x45e>
 8002614:	e15e      	b.n	80028d4 <__aeabi_dsub+0x71c>
 8002616:	4666      	mov	r6, ip
 8002618:	2f38      	cmp	r7, #56	@ 0x38
 800261a:	dc00      	bgt.n	800261e <__aeabi_dsub+0x466>
 800261c:	e0b4      	b.n	8002788 <__aeabi_dsub+0x5d0>
 800261e:	2001      	movs	r0, #1
 8002620:	1a17      	subs	r7, r2, r0
 8002622:	42ba      	cmp	r2, r7
 8002624:	4192      	sbcs	r2, r2
 8002626:	465b      	mov	r3, fp
 8002628:	4252      	negs	r2, r2
 800262a:	464d      	mov	r5, r9
 800262c:	1a9c      	subs	r4, r3, r2
 800262e:	e620      	b.n	8002272 <__aeabi_dsub+0xba>
 8002630:	0767      	lsls	r7, r4, #29
 8002632:	08c0      	lsrs	r0, r0, #3
 8002634:	4307      	orrs	r7, r0
 8002636:	08e5      	lsrs	r5, r4, #3
 8002638:	e6ba      	b.n	80023b0 <__aeabi_dsub+0x1f8>
 800263a:	001f      	movs	r7, r3
 800263c:	4659      	mov	r1, fp
 800263e:	3f20      	subs	r7, #32
 8002640:	40f9      	lsrs	r1, r7
 8002642:	000f      	movs	r7, r1
 8002644:	2b20      	cmp	r3, #32
 8002646:	d005      	beq.n	8002654 <__aeabi_dsub+0x49c>
 8002648:	2140      	movs	r1, #64	@ 0x40
 800264a:	1acb      	subs	r3, r1, r3
 800264c:	4659      	mov	r1, fp
 800264e:	4099      	lsls	r1, r3
 8002650:	430a      	orrs	r2, r1
 8002652:	4692      	mov	sl, r2
 8002654:	4653      	mov	r3, sl
 8002656:	1e5a      	subs	r2, r3, #1
 8002658:	4193      	sbcs	r3, r2
 800265a:	431f      	orrs	r7, r3
 800265c:	e604      	b.n	8002268 <__aeabi_dsub+0xb0>
 800265e:	1aeb      	subs	r3, r5, r3
 8002660:	4d9b      	ldr	r5, [pc, #620]	@ (80028d0 <__aeabi_dsub+0x718>)
 8002662:	4015      	ands	r5, r2
 8002664:	076f      	lsls	r7, r5, #29
 8002666:	08ed      	lsrs	r5, r5, #3
 8002668:	032c      	lsls	r4, r5, #12
 800266a:	055d      	lsls	r5, r3, #21
 800266c:	0b24      	lsrs	r4, r4, #12
 800266e:	0d6d      	lsrs	r5, r5, #21
 8002670:	e736      	b.n	80024e0 <__aeabi_dsub+0x328>
 8002672:	4d95      	ldr	r5, [pc, #596]	@ (80028c8 <__aeabi_dsub+0x710>)
 8002674:	42ab      	cmp	r3, r5
 8002676:	d100      	bne.n	800267a <__aeabi_dsub+0x4c2>
 8002678:	e0d6      	b.n	8002828 <__aeabi_dsub+0x670>
 800267a:	1882      	adds	r2, r0, r2
 800267c:	0021      	movs	r1, r4
 800267e:	4282      	cmp	r2, r0
 8002680:	4180      	sbcs	r0, r0
 8002682:	4459      	add	r1, fp
 8002684:	4240      	negs	r0, r0
 8002686:	1808      	adds	r0, r1, r0
 8002688:	07c7      	lsls	r7, r0, #31
 800268a:	0852      	lsrs	r2, r2, #1
 800268c:	4317      	orrs	r7, r2
 800268e:	0844      	lsrs	r4, r0, #1
 8002690:	0752      	lsls	r2, r2, #29
 8002692:	d400      	bmi.n	8002696 <__aeabi_dsub+0x4de>
 8002694:	e185      	b.n	80029a2 <__aeabi_dsub+0x7ea>
 8002696:	220f      	movs	r2, #15
 8002698:	001d      	movs	r5, r3
 800269a:	403a      	ands	r2, r7
 800269c:	2a04      	cmp	r2, #4
 800269e:	d000      	beq.n	80026a2 <__aeabi_dsub+0x4ea>
 80026a0:	e61a      	b.n	80022d8 <__aeabi_dsub+0x120>
 80026a2:	08ff      	lsrs	r7, r7, #3
 80026a4:	0764      	lsls	r4, r4, #29
 80026a6:	4327      	orrs	r7, r4
 80026a8:	0905      	lsrs	r5, r0, #4
 80026aa:	e7dd      	b.n	8002668 <__aeabi_dsub+0x4b0>
 80026ac:	465b      	mov	r3, fp
 80026ae:	08d2      	lsrs	r2, r2, #3
 80026b0:	075f      	lsls	r7, r3, #29
 80026b2:	4317      	orrs	r7, r2
 80026b4:	08dd      	lsrs	r5, r3, #3
 80026b6:	e67b      	b.n	80023b0 <__aeabi_dsub+0x1f8>
 80026b8:	2700      	movs	r7, #0
 80026ba:	2400      	movs	r4, #0
 80026bc:	e710      	b.n	80024e0 <__aeabi_dsub+0x328>
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d000      	beq.n	80026c4 <__aeabi_dsub+0x50c>
 80026c2:	e0d6      	b.n	8002872 <__aeabi_dsub+0x6ba>
 80026c4:	2900      	cmp	r1, #0
 80026c6:	d000      	beq.n	80026ca <__aeabi_dsub+0x512>
 80026c8:	e12f      	b.n	800292a <__aeabi_dsub+0x772>
 80026ca:	2480      	movs	r4, #128	@ 0x80
 80026cc:	2600      	movs	r6, #0
 80026ce:	4d7e      	ldr	r5, [pc, #504]	@ (80028c8 <__aeabi_dsub+0x710>)
 80026d0:	0324      	lsls	r4, r4, #12
 80026d2:	e705      	b.n	80024e0 <__aeabi_dsub+0x328>
 80026d4:	4666      	mov	r6, ip
 80026d6:	465c      	mov	r4, fp
 80026d8:	08d0      	lsrs	r0, r2, #3
 80026da:	e717      	b.n	800250c <__aeabi_dsub+0x354>
 80026dc:	465b      	mov	r3, fp
 80026de:	1a17      	subs	r7, r2, r0
 80026e0:	42ba      	cmp	r2, r7
 80026e2:	4192      	sbcs	r2, r2
 80026e4:	1b1c      	subs	r4, r3, r4
 80026e6:	2601      	movs	r6, #1
 80026e8:	4663      	mov	r3, ip
 80026ea:	4252      	negs	r2, r2
 80026ec:	1aa4      	subs	r4, r4, r2
 80026ee:	401e      	ands	r6, r3
 80026f0:	e5c4      	b.n	800227c <__aeabi_dsub+0xc4>
 80026f2:	1883      	adds	r3, r0, r2
 80026f4:	4283      	cmp	r3, r0
 80026f6:	4180      	sbcs	r0, r0
 80026f8:	445c      	add	r4, fp
 80026fa:	4240      	negs	r0, r0
 80026fc:	1825      	adds	r5, r4, r0
 80026fe:	022a      	lsls	r2, r5, #8
 8002700:	d400      	bmi.n	8002704 <__aeabi_dsub+0x54c>
 8002702:	e0da      	b.n	80028ba <__aeabi_dsub+0x702>
 8002704:	4a72      	ldr	r2, [pc, #456]	@ (80028d0 <__aeabi_dsub+0x718>)
 8002706:	085b      	lsrs	r3, r3, #1
 8002708:	4015      	ands	r5, r2
 800270a:	07ea      	lsls	r2, r5, #31
 800270c:	431a      	orrs	r2, r3
 800270e:	0869      	lsrs	r1, r5, #1
 8002710:	075b      	lsls	r3, r3, #29
 8002712:	d400      	bmi.n	8002716 <__aeabi_dsub+0x55e>
 8002714:	e14a      	b.n	80029ac <__aeabi_dsub+0x7f4>
 8002716:	230f      	movs	r3, #15
 8002718:	4013      	ands	r3, r2
 800271a:	2b04      	cmp	r3, #4
 800271c:	d100      	bne.n	8002720 <__aeabi_dsub+0x568>
 800271e:	e0fc      	b.n	800291a <__aeabi_dsub+0x762>
 8002720:	1d17      	adds	r7, r2, #4
 8002722:	4297      	cmp	r7, r2
 8002724:	41a4      	sbcs	r4, r4
 8002726:	4264      	negs	r4, r4
 8002728:	2502      	movs	r5, #2
 800272a:	1864      	adds	r4, r4, r1
 800272c:	e6ec      	b.n	8002508 <__aeabi_dsub+0x350>
 800272e:	4647      	mov	r7, r8
 8002730:	001c      	movs	r4, r3
 8002732:	431f      	orrs	r7, r3
 8002734:	d000      	beq.n	8002738 <__aeabi_dsub+0x580>
 8002736:	e743      	b.n	80025c0 <__aeabi_dsub+0x408>
 8002738:	2600      	movs	r6, #0
 800273a:	2500      	movs	r5, #0
 800273c:	2400      	movs	r4, #0
 800273e:	e6cf      	b.n	80024e0 <__aeabi_dsub+0x328>
 8002740:	08c0      	lsrs	r0, r0, #3
 8002742:	0767      	lsls	r7, r4, #29
 8002744:	4307      	orrs	r7, r0
 8002746:	08e5      	lsrs	r5, r4, #3
 8002748:	e632      	b.n	80023b0 <__aeabi_dsub+0x1f8>
 800274a:	1a87      	subs	r7, r0, r2
 800274c:	465b      	mov	r3, fp
 800274e:	42b8      	cmp	r0, r7
 8002750:	4180      	sbcs	r0, r0
 8002752:	1ae4      	subs	r4, r4, r3
 8002754:	4240      	negs	r0, r0
 8002756:	1a24      	subs	r4, r4, r0
 8002758:	0223      	lsls	r3, r4, #8
 800275a:	d428      	bmi.n	80027ae <__aeabi_dsub+0x5f6>
 800275c:	0763      	lsls	r3, r4, #29
 800275e:	08ff      	lsrs	r7, r7, #3
 8002760:	431f      	orrs	r7, r3
 8002762:	08e5      	lsrs	r5, r4, #3
 8002764:	2301      	movs	r3, #1
 8002766:	e77f      	b.n	8002668 <__aeabi_dsub+0x4b0>
 8002768:	2b00      	cmp	r3, #0
 800276a:	d100      	bne.n	800276e <__aeabi_dsub+0x5b6>
 800276c:	e673      	b.n	8002456 <__aeabi_dsub+0x29e>
 800276e:	464b      	mov	r3, r9
 8002770:	1b5f      	subs	r7, r3, r5
 8002772:	003b      	movs	r3, r7
 8002774:	2d00      	cmp	r5, #0
 8002776:	d100      	bne.n	800277a <__aeabi_dsub+0x5c2>
 8002778:	e742      	b.n	8002600 <__aeabi_dsub+0x448>
 800277a:	2f38      	cmp	r7, #56	@ 0x38
 800277c:	dd00      	ble.n	8002780 <__aeabi_dsub+0x5c8>
 800277e:	e0ec      	b.n	800295a <__aeabi_dsub+0x7a2>
 8002780:	2380      	movs	r3, #128	@ 0x80
 8002782:	000e      	movs	r6, r1
 8002784:	041b      	lsls	r3, r3, #16
 8002786:	431c      	orrs	r4, r3
 8002788:	2f1f      	cmp	r7, #31
 800278a:	dc25      	bgt.n	80027d8 <__aeabi_dsub+0x620>
 800278c:	2520      	movs	r5, #32
 800278e:	0023      	movs	r3, r4
 8002790:	1bed      	subs	r5, r5, r7
 8002792:	0001      	movs	r1, r0
 8002794:	40a8      	lsls	r0, r5
 8002796:	40ab      	lsls	r3, r5
 8002798:	40f9      	lsrs	r1, r7
 800279a:	1e45      	subs	r5, r0, #1
 800279c:	41a8      	sbcs	r0, r5
 800279e:	430b      	orrs	r3, r1
 80027a0:	40fc      	lsrs	r4, r7
 80027a2:	4318      	orrs	r0, r3
 80027a4:	465b      	mov	r3, fp
 80027a6:	1b1b      	subs	r3, r3, r4
 80027a8:	469b      	mov	fp, r3
 80027aa:	e739      	b.n	8002620 <__aeabi_dsub+0x468>
 80027ac:	4666      	mov	r6, ip
 80027ae:	2501      	movs	r5, #1
 80027b0:	e562      	b.n	8002278 <__aeabi_dsub+0xc0>
 80027b2:	001f      	movs	r7, r3
 80027b4:	4659      	mov	r1, fp
 80027b6:	3f20      	subs	r7, #32
 80027b8:	40f9      	lsrs	r1, r7
 80027ba:	468c      	mov	ip, r1
 80027bc:	2b20      	cmp	r3, #32
 80027be:	d005      	beq.n	80027cc <__aeabi_dsub+0x614>
 80027c0:	2740      	movs	r7, #64	@ 0x40
 80027c2:	4659      	mov	r1, fp
 80027c4:	1afb      	subs	r3, r7, r3
 80027c6:	4099      	lsls	r1, r3
 80027c8:	430a      	orrs	r2, r1
 80027ca:	4692      	mov	sl, r2
 80027cc:	4657      	mov	r7, sl
 80027ce:	1e7b      	subs	r3, r7, #1
 80027d0:	419f      	sbcs	r7, r3
 80027d2:	4663      	mov	r3, ip
 80027d4:	431f      	orrs	r7, r3
 80027d6:	e5c1      	b.n	800235c <__aeabi_dsub+0x1a4>
 80027d8:	003b      	movs	r3, r7
 80027da:	0025      	movs	r5, r4
 80027dc:	3b20      	subs	r3, #32
 80027de:	40dd      	lsrs	r5, r3
 80027e0:	2f20      	cmp	r7, #32
 80027e2:	d004      	beq.n	80027ee <__aeabi_dsub+0x636>
 80027e4:	2340      	movs	r3, #64	@ 0x40
 80027e6:	1bdb      	subs	r3, r3, r7
 80027e8:	409c      	lsls	r4, r3
 80027ea:	4320      	orrs	r0, r4
 80027ec:	4680      	mov	r8, r0
 80027ee:	4640      	mov	r0, r8
 80027f0:	1e43      	subs	r3, r0, #1
 80027f2:	4198      	sbcs	r0, r3
 80027f4:	4328      	orrs	r0, r5
 80027f6:	e713      	b.n	8002620 <__aeabi_dsub+0x468>
 80027f8:	2900      	cmp	r1, #0
 80027fa:	d09d      	beq.n	8002738 <__aeabi_dsub+0x580>
 80027fc:	2601      	movs	r6, #1
 80027fe:	4663      	mov	r3, ip
 8002800:	465c      	mov	r4, fp
 8002802:	4690      	mov	r8, r2
 8002804:	401e      	ands	r6, r3
 8002806:	e6db      	b.n	80025c0 <__aeabi_dsub+0x408>
 8002808:	1a17      	subs	r7, r2, r0
 800280a:	465b      	mov	r3, fp
 800280c:	42ba      	cmp	r2, r7
 800280e:	4192      	sbcs	r2, r2
 8002810:	1b1c      	subs	r4, r3, r4
 8002812:	4252      	negs	r2, r2
 8002814:	1aa4      	subs	r4, r4, r2
 8002816:	0223      	lsls	r3, r4, #8
 8002818:	d4c8      	bmi.n	80027ac <__aeabi_dsub+0x5f4>
 800281a:	0763      	lsls	r3, r4, #29
 800281c:	08ff      	lsrs	r7, r7, #3
 800281e:	431f      	orrs	r7, r3
 8002820:	4666      	mov	r6, ip
 8002822:	2301      	movs	r3, #1
 8002824:	08e5      	lsrs	r5, r4, #3
 8002826:	e71f      	b.n	8002668 <__aeabi_dsub+0x4b0>
 8002828:	001d      	movs	r5, r3
 800282a:	2400      	movs	r4, #0
 800282c:	2700      	movs	r7, #0
 800282e:	e657      	b.n	80024e0 <__aeabi_dsub+0x328>
 8002830:	465c      	mov	r4, fp
 8002832:	08d0      	lsrs	r0, r2, #3
 8002834:	e66a      	b.n	800250c <__aeabi_dsub+0x354>
 8002836:	2b00      	cmp	r3, #0
 8002838:	d100      	bne.n	800283c <__aeabi_dsub+0x684>
 800283a:	e737      	b.n	80026ac <__aeabi_dsub+0x4f4>
 800283c:	4653      	mov	r3, sl
 800283e:	08c0      	lsrs	r0, r0, #3
 8002840:	0767      	lsls	r7, r4, #29
 8002842:	4307      	orrs	r7, r0
 8002844:	08e5      	lsrs	r5, r4, #3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d100      	bne.n	800284c <__aeabi_dsub+0x694>
 800284a:	e5b1      	b.n	80023b0 <__aeabi_dsub+0x1f8>
 800284c:	2380      	movs	r3, #128	@ 0x80
 800284e:	031b      	lsls	r3, r3, #12
 8002850:	421d      	tst	r5, r3
 8002852:	d008      	beq.n	8002866 <__aeabi_dsub+0x6ae>
 8002854:	4659      	mov	r1, fp
 8002856:	08c8      	lsrs	r0, r1, #3
 8002858:	4218      	tst	r0, r3
 800285a:	d104      	bne.n	8002866 <__aeabi_dsub+0x6ae>
 800285c:	08d2      	lsrs	r2, r2, #3
 800285e:	0749      	lsls	r1, r1, #29
 8002860:	430a      	orrs	r2, r1
 8002862:	0017      	movs	r7, r2
 8002864:	0005      	movs	r5, r0
 8002866:	0f7b      	lsrs	r3, r7, #29
 8002868:	00ff      	lsls	r7, r7, #3
 800286a:	08ff      	lsrs	r7, r7, #3
 800286c:	075b      	lsls	r3, r3, #29
 800286e:	431f      	orrs	r7, r3
 8002870:	e59e      	b.n	80023b0 <__aeabi_dsub+0x1f8>
 8002872:	08c0      	lsrs	r0, r0, #3
 8002874:	0763      	lsls	r3, r4, #29
 8002876:	4318      	orrs	r0, r3
 8002878:	08e5      	lsrs	r5, r4, #3
 800287a:	2900      	cmp	r1, #0
 800287c:	d053      	beq.n	8002926 <__aeabi_dsub+0x76e>
 800287e:	2380      	movs	r3, #128	@ 0x80
 8002880:	031b      	lsls	r3, r3, #12
 8002882:	421d      	tst	r5, r3
 8002884:	d00a      	beq.n	800289c <__aeabi_dsub+0x6e4>
 8002886:	4659      	mov	r1, fp
 8002888:	08cc      	lsrs	r4, r1, #3
 800288a:	421c      	tst	r4, r3
 800288c:	d106      	bne.n	800289c <__aeabi_dsub+0x6e4>
 800288e:	2601      	movs	r6, #1
 8002890:	4663      	mov	r3, ip
 8002892:	0025      	movs	r5, r4
 8002894:	08d0      	lsrs	r0, r2, #3
 8002896:	0749      	lsls	r1, r1, #29
 8002898:	4308      	orrs	r0, r1
 800289a:	401e      	ands	r6, r3
 800289c:	0f47      	lsrs	r7, r0, #29
 800289e:	00c0      	lsls	r0, r0, #3
 80028a0:	08c0      	lsrs	r0, r0, #3
 80028a2:	077f      	lsls	r7, r7, #29
 80028a4:	4307      	orrs	r7, r0
 80028a6:	e583      	b.n	80023b0 <__aeabi_dsub+0x1f8>
 80028a8:	1883      	adds	r3, r0, r2
 80028aa:	4293      	cmp	r3, r2
 80028ac:	4192      	sbcs	r2, r2
 80028ae:	445c      	add	r4, fp
 80028b0:	4252      	negs	r2, r2
 80028b2:	18a5      	adds	r5, r4, r2
 80028b4:	022a      	lsls	r2, r5, #8
 80028b6:	d500      	bpl.n	80028ba <__aeabi_dsub+0x702>
 80028b8:	e724      	b.n	8002704 <__aeabi_dsub+0x54c>
 80028ba:	076f      	lsls	r7, r5, #29
 80028bc:	08db      	lsrs	r3, r3, #3
 80028be:	431f      	orrs	r7, r3
 80028c0:	08ed      	lsrs	r5, r5, #3
 80028c2:	2301      	movs	r3, #1
 80028c4:	e6d0      	b.n	8002668 <__aeabi_dsub+0x4b0>
 80028c6:	46c0      	nop			@ (mov r8, r8)
 80028c8:	000007ff 	.word	0x000007ff
 80028cc:	000007fe 	.word	0x000007fe
 80028d0:	ff7fffff 	.word	0xff7fffff
 80028d4:	465b      	mov	r3, fp
 80028d6:	08d2      	lsrs	r2, r2, #3
 80028d8:	075f      	lsls	r7, r3, #29
 80028da:	4666      	mov	r6, ip
 80028dc:	4317      	orrs	r7, r2
 80028de:	08dd      	lsrs	r5, r3, #3
 80028e0:	e566      	b.n	80023b0 <__aeabi_dsub+0x1f8>
 80028e2:	0025      	movs	r5, r4
 80028e4:	3b20      	subs	r3, #32
 80028e6:	40dd      	lsrs	r5, r3
 80028e8:	4663      	mov	r3, ip
 80028ea:	2b20      	cmp	r3, #32
 80028ec:	d005      	beq.n	80028fa <__aeabi_dsub+0x742>
 80028ee:	2340      	movs	r3, #64	@ 0x40
 80028f0:	4661      	mov	r1, ip
 80028f2:	1a5b      	subs	r3, r3, r1
 80028f4:	409c      	lsls	r4, r3
 80028f6:	4320      	orrs	r0, r4
 80028f8:	4680      	mov	r8, r0
 80028fa:	4647      	mov	r7, r8
 80028fc:	1e7b      	subs	r3, r7, #1
 80028fe:	419f      	sbcs	r7, r3
 8002900:	432f      	orrs	r7, r5
 8002902:	e5a0      	b.n	8002446 <__aeabi_dsub+0x28e>
 8002904:	2120      	movs	r1, #32
 8002906:	2700      	movs	r7, #0
 8002908:	1a09      	subs	r1, r1, r0
 800290a:	e4d2      	b.n	80022b2 <__aeabi_dsub+0xfa>
 800290c:	2f00      	cmp	r7, #0
 800290e:	d100      	bne.n	8002912 <__aeabi_dsub+0x75a>
 8002910:	e713      	b.n	800273a <__aeabi_dsub+0x582>
 8002912:	465c      	mov	r4, fp
 8002914:	0017      	movs	r7, r2
 8002916:	2500      	movs	r5, #0
 8002918:	e5f6      	b.n	8002508 <__aeabi_dsub+0x350>
 800291a:	08d7      	lsrs	r7, r2, #3
 800291c:	0749      	lsls	r1, r1, #29
 800291e:	2302      	movs	r3, #2
 8002920:	430f      	orrs	r7, r1
 8002922:	092d      	lsrs	r5, r5, #4
 8002924:	e6a0      	b.n	8002668 <__aeabi_dsub+0x4b0>
 8002926:	0007      	movs	r7, r0
 8002928:	e542      	b.n	80023b0 <__aeabi_dsub+0x1f8>
 800292a:	465b      	mov	r3, fp
 800292c:	2601      	movs	r6, #1
 800292e:	075f      	lsls	r7, r3, #29
 8002930:	08dd      	lsrs	r5, r3, #3
 8002932:	4663      	mov	r3, ip
 8002934:	08d2      	lsrs	r2, r2, #3
 8002936:	4317      	orrs	r7, r2
 8002938:	401e      	ands	r6, r3
 800293a:	e539      	b.n	80023b0 <__aeabi_dsub+0x1f8>
 800293c:	465b      	mov	r3, fp
 800293e:	08d2      	lsrs	r2, r2, #3
 8002940:	075f      	lsls	r7, r3, #29
 8002942:	4317      	orrs	r7, r2
 8002944:	08dd      	lsrs	r5, r3, #3
 8002946:	e533      	b.n	80023b0 <__aeabi_dsub+0x1f8>
 8002948:	4a1e      	ldr	r2, [pc, #120]	@ (80029c4 <__aeabi_dsub+0x80c>)
 800294a:	08db      	lsrs	r3, r3, #3
 800294c:	4022      	ands	r2, r4
 800294e:	0757      	lsls	r7, r2, #29
 8002950:	0252      	lsls	r2, r2, #9
 8002952:	2501      	movs	r5, #1
 8002954:	431f      	orrs	r7, r3
 8002956:	0b14      	lsrs	r4, r2, #12
 8002958:	e5c2      	b.n	80024e0 <__aeabi_dsub+0x328>
 800295a:	000e      	movs	r6, r1
 800295c:	2001      	movs	r0, #1
 800295e:	e65f      	b.n	8002620 <__aeabi_dsub+0x468>
 8002960:	2b00      	cmp	r3, #0
 8002962:	d00d      	beq.n	8002980 <__aeabi_dsub+0x7c8>
 8002964:	464b      	mov	r3, r9
 8002966:	1b5b      	subs	r3, r3, r5
 8002968:	469c      	mov	ip, r3
 800296a:	2d00      	cmp	r5, #0
 800296c:	d100      	bne.n	8002970 <__aeabi_dsub+0x7b8>
 800296e:	e548      	b.n	8002402 <__aeabi_dsub+0x24a>
 8002970:	2701      	movs	r7, #1
 8002972:	2b38      	cmp	r3, #56	@ 0x38
 8002974:	dd00      	ble.n	8002978 <__aeabi_dsub+0x7c0>
 8002976:	e566      	b.n	8002446 <__aeabi_dsub+0x28e>
 8002978:	2380      	movs	r3, #128	@ 0x80
 800297a:	041b      	lsls	r3, r3, #16
 800297c:	431c      	orrs	r4, r3
 800297e:	e550      	b.n	8002422 <__aeabi_dsub+0x26a>
 8002980:	1c6b      	adds	r3, r5, #1
 8002982:	4d11      	ldr	r5, [pc, #68]	@ (80029c8 <__aeabi_dsub+0x810>)
 8002984:	422b      	tst	r3, r5
 8002986:	d000      	beq.n	800298a <__aeabi_dsub+0x7d2>
 8002988:	e673      	b.n	8002672 <__aeabi_dsub+0x4ba>
 800298a:	4659      	mov	r1, fp
 800298c:	0023      	movs	r3, r4
 800298e:	4311      	orrs	r1, r2
 8002990:	468a      	mov	sl, r1
 8002992:	4303      	orrs	r3, r0
 8002994:	e600      	b.n	8002598 <__aeabi_dsub+0x3e0>
 8002996:	0767      	lsls	r7, r4, #29
 8002998:	08c0      	lsrs	r0, r0, #3
 800299a:	2300      	movs	r3, #0
 800299c:	4307      	orrs	r7, r0
 800299e:	08e5      	lsrs	r5, r4, #3
 80029a0:	e662      	b.n	8002668 <__aeabi_dsub+0x4b0>
 80029a2:	0764      	lsls	r4, r4, #29
 80029a4:	08ff      	lsrs	r7, r7, #3
 80029a6:	4327      	orrs	r7, r4
 80029a8:	0905      	lsrs	r5, r0, #4
 80029aa:	e65d      	b.n	8002668 <__aeabi_dsub+0x4b0>
 80029ac:	08d2      	lsrs	r2, r2, #3
 80029ae:	0749      	lsls	r1, r1, #29
 80029b0:	4311      	orrs	r1, r2
 80029b2:	000f      	movs	r7, r1
 80029b4:	2302      	movs	r3, #2
 80029b6:	092d      	lsrs	r5, r5, #4
 80029b8:	e656      	b.n	8002668 <__aeabi_dsub+0x4b0>
 80029ba:	0007      	movs	r7, r0
 80029bc:	e5a4      	b.n	8002508 <__aeabi_dsub+0x350>
 80029be:	0038      	movs	r0, r7
 80029c0:	e48f      	b.n	80022e2 <__aeabi_dsub+0x12a>
 80029c2:	46c0      	nop			@ (mov r8, r8)
 80029c4:	ff7fffff 	.word	0xff7fffff
 80029c8:	000007fe 	.word	0x000007fe

080029cc <__aeabi_dcmpun>:
 80029cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029ce:	46c6      	mov	lr, r8
 80029d0:	031e      	lsls	r6, r3, #12
 80029d2:	0b36      	lsrs	r6, r6, #12
 80029d4:	46b0      	mov	r8, r6
 80029d6:	4e0d      	ldr	r6, [pc, #52]	@ (8002a0c <__aeabi_dcmpun+0x40>)
 80029d8:	030c      	lsls	r4, r1, #12
 80029da:	004d      	lsls	r5, r1, #1
 80029dc:	005f      	lsls	r7, r3, #1
 80029de:	b500      	push	{lr}
 80029e0:	0b24      	lsrs	r4, r4, #12
 80029e2:	0d6d      	lsrs	r5, r5, #21
 80029e4:	0d7f      	lsrs	r7, r7, #21
 80029e6:	42b5      	cmp	r5, r6
 80029e8:	d00b      	beq.n	8002a02 <__aeabi_dcmpun+0x36>
 80029ea:	4908      	ldr	r1, [pc, #32]	@ (8002a0c <__aeabi_dcmpun+0x40>)
 80029ec:	2000      	movs	r0, #0
 80029ee:	428f      	cmp	r7, r1
 80029f0:	d104      	bne.n	80029fc <__aeabi_dcmpun+0x30>
 80029f2:	4646      	mov	r6, r8
 80029f4:	4316      	orrs	r6, r2
 80029f6:	0030      	movs	r0, r6
 80029f8:	1e43      	subs	r3, r0, #1
 80029fa:	4198      	sbcs	r0, r3
 80029fc:	bc80      	pop	{r7}
 80029fe:	46b8      	mov	r8, r7
 8002a00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a02:	4304      	orrs	r4, r0
 8002a04:	2001      	movs	r0, #1
 8002a06:	2c00      	cmp	r4, #0
 8002a08:	d1f8      	bne.n	80029fc <__aeabi_dcmpun+0x30>
 8002a0a:	e7ee      	b.n	80029ea <__aeabi_dcmpun+0x1e>
 8002a0c:	000007ff 	.word	0x000007ff

08002a10 <__aeabi_d2iz>:
 8002a10:	000b      	movs	r3, r1
 8002a12:	0002      	movs	r2, r0
 8002a14:	b570      	push	{r4, r5, r6, lr}
 8002a16:	4d16      	ldr	r5, [pc, #88]	@ (8002a70 <__aeabi_d2iz+0x60>)
 8002a18:	030c      	lsls	r4, r1, #12
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	0049      	lsls	r1, r1, #1
 8002a1e:	2000      	movs	r0, #0
 8002a20:	9200      	str	r2, [sp, #0]
 8002a22:	9301      	str	r3, [sp, #4]
 8002a24:	0b24      	lsrs	r4, r4, #12
 8002a26:	0d49      	lsrs	r1, r1, #21
 8002a28:	0fde      	lsrs	r6, r3, #31
 8002a2a:	42a9      	cmp	r1, r5
 8002a2c:	dd04      	ble.n	8002a38 <__aeabi_d2iz+0x28>
 8002a2e:	4811      	ldr	r0, [pc, #68]	@ (8002a74 <__aeabi_d2iz+0x64>)
 8002a30:	4281      	cmp	r1, r0
 8002a32:	dd03      	ble.n	8002a3c <__aeabi_d2iz+0x2c>
 8002a34:	4b10      	ldr	r3, [pc, #64]	@ (8002a78 <__aeabi_d2iz+0x68>)
 8002a36:	18f0      	adds	r0, r6, r3
 8002a38:	b002      	add	sp, #8
 8002a3a:	bd70      	pop	{r4, r5, r6, pc}
 8002a3c:	2080      	movs	r0, #128	@ 0x80
 8002a3e:	0340      	lsls	r0, r0, #13
 8002a40:	4320      	orrs	r0, r4
 8002a42:	4c0e      	ldr	r4, [pc, #56]	@ (8002a7c <__aeabi_d2iz+0x6c>)
 8002a44:	1a64      	subs	r4, r4, r1
 8002a46:	2c1f      	cmp	r4, #31
 8002a48:	dd08      	ble.n	8002a5c <__aeabi_d2iz+0x4c>
 8002a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a80 <__aeabi_d2iz+0x70>)
 8002a4c:	1a5b      	subs	r3, r3, r1
 8002a4e:	40d8      	lsrs	r0, r3
 8002a50:	0003      	movs	r3, r0
 8002a52:	4258      	negs	r0, r3
 8002a54:	2e00      	cmp	r6, #0
 8002a56:	d1ef      	bne.n	8002a38 <__aeabi_d2iz+0x28>
 8002a58:	0018      	movs	r0, r3
 8002a5a:	e7ed      	b.n	8002a38 <__aeabi_d2iz+0x28>
 8002a5c:	4b09      	ldr	r3, [pc, #36]	@ (8002a84 <__aeabi_d2iz+0x74>)
 8002a5e:	9a00      	ldr	r2, [sp, #0]
 8002a60:	469c      	mov	ip, r3
 8002a62:	0003      	movs	r3, r0
 8002a64:	4461      	add	r1, ip
 8002a66:	408b      	lsls	r3, r1
 8002a68:	40e2      	lsrs	r2, r4
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	e7f1      	b.n	8002a52 <__aeabi_d2iz+0x42>
 8002a6e:	46c0      	nop			@ (mov r8, r8)
 8002a70:	000003fe 	.word	0x000003fe
 8002a74:	0000041d 	.word	0x0000041d
 8002a78:	7fffffff 	.word	0x7fffffff
 8002a7c:	00000433 	.word	0x00000433
 8002a80:	00000413 	.word	0x00000413
 8002a84:	fffffbed 	.word	0xfffffbed

08002a88 <__aeabi_i2d>:
 8002a88:	b570      	push	{r4, r5, r6, lr}
 8002a8a:	2800      	cmp	r0, #0
 8002a8c:	d016      	beq.n	8002abc <__aeabi_i2d+0x34>
 8002a8e:	17c3      	asrs	r3, r0, #31
 8002a90:	18c5      	adds	r5, r0, r3
 8002a92:	405d      	eors	r5, r3
 8002a94:	0fc4      	lsrs	r4, r0, #31
 8002a96:	0028      	movs	r0, r5
 8002a98:	f000 f890 	bl	8002bbc <__clzsi2>
 8002a9c:	4b10      	ldr	r3, [pc, #64]	@ (8002ae0 <__aeabi_i2d+0x58>)
 8002a9e:	1a1b      	subs	r3, r3, r0
 8002aa0:	055b      	lsls	r3, r3, #21
 8002aa2:	0d5b      	lsrs	r3, r3, #21
 8002aa4:	280a      	cmp	r0, #10
 8002aa6:	dc14      	bgt.n	8002ad2 <__aeabi_i2d+0x4a>
 8002aa8:	0002      	movs	r2, r0
 8002aaa:	002e      	movs	r6, r5
 8002aac:	3215      	adds	r2, #21
 8002aae:	4096      	lsls	r6, r2
 8002ab0:	220b      	movs	r2, #11
 8002ab2:	1a12      	subs	r2, r2, r0
 8002ab4:	40d5      	lsrs	r5, r2
 8002ab6:	032d      	lsls	r5, r5, #12
 8002ab8:	0b2d      	lsrs	r5, r5, #12
 8002aba:	e003      	b.n	8002ac4 <__aeabi_i2d+0x3c>
 8002abc:	2400      	movs	r4, #0
 8002abe:	2300      	movs	r3, #0
 8002ac0:	2500      	movs	r5, #0
 8002ac2:	2600      	movs	r6, #0
 8002ac4:	051b      	lsls	r3, r3, #20
 8002ac6:	432b      	orrs	r3, r5
 8002ac8:	07e4      	lsls	r4, r4, #31
 8002aca:	4323      	orrs	r3, r4
 8002acc:	0030      	movs	r0, r6
 8002ace:	0019      	movs	r1, r3
 8002ad0:	bd70      	pop	{r4, r5, r6, pc}
 8002ad2:	380b      	subs	r0, #11
 8002ad4:	4085      	lsls	r5, r0
 8002ad6:	032d      	lsls	r5, r5, #12
 8002ad8:	2600      	movs	r6, #0
 8002ada:	0b2d      	lsrs	r5, r5, #12
 8002adc:	e7f2      	b.n	8002ac4 <__aeabi_i2d+0x3c>
 8002ade:	46c0      	nop			@ (mov r8, r8)
 8002ae0:	0000041e 	.word	0x0000041e

08002ae4 <__aeabi_ui2d>:
 8002ae4:	b510      	push	{r4, lr}
 8002ae6:	1e04      	subs	r4, r0, #0
 8002ae8:	d010      	beq.n	8002b0c <__aeabi_ui2d+0x28>
 8002aea:	f000 f867 	bl	8002bbc <__clzsi2>
 8002aee:	4b0e      	ldr	r3, [pc, #56]	@ (8002b28 <__aeabi_ui2d+0x44>)
 8002af0:	1a1b      	subs	r3, r3, r0
 8002af2:	055b      	lsls	r3, r3, #21
 8002af4:	0d5b      	lsrs	r3, r3, #21
 8002af6:	280a      	cmp	r0, #10
 8002af8:	dc0f      	bgt.n	8002b1a <__aeabi_ui2d+0x36>
 8002afa:	220b      	movs	r2, #11
 8002afc:	0021      	movs	r1, r4
 8002afe:	1a12      	subs	r2, r2, r0
 8002b00:	40d1      	lsrs	r1, r2
 8002b02:	3015      	adds	r0, #21
 8002b04:	030a      	lsls	r2, r1, #12
 8002b06:	4084      	lsls	r4, r0
 8002b08:	0b12      	lsrs	r2, r2, #12
 8002b0a:	e001      	b.n	8002b10 <__aeabi_ui2d+0x2c>
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	2200      	movs	r2, #0
 8002b10:	051b      	lsls	r3, r3, #20
 8002b12:	4313      	orrs	r3, r2
 8002b14:	0020      	movs	r0, r4
 8002b16:	0019      	movs	r1, r3
 8002b18:	bd10      	pop	{r4, pc}
 8002b1a:	0022      	movs	r2, r4
 8002b1c:	380b      	subs	r0, #11
 8002b1e:	4082      	lsls	r2, r0
 8002b20:	0312      	lsls	r2, r2, #12
 8002b22:	2400      	movs	r4, #0
 8002b24:	0b12      	lsrs	r2, r2, #12
 8002b26:	e7f3      	b.n	8002b10 <__aeabi_ui2d+0x2c>
 8002b28:	0000041e 	.word	0x0000041e

08002b2c <__aeabi_f2d>:
 8002b2c:	b570      	push	{r4, r5, r6, lr}
 8002b2e:	0242      	lsls	r2, r0, #9
 8002b30:	0043      	lsls	r3, r0, #1
 8002b32:	0fc4      	lsrs	r4, r0, #31
 8002b34:	20fe      	movs	r0, #254	@ 0xfe
 8002b36:	0e1b      	lsrs	r3, r3, #24
 8002b38:	1c59      	adds	r1, r3, #1
 8002b3a:	0a55      	lsrs	r5, r2, #9
 8002b3c:	4208      	tst	r0, r1
 8002b3e:	d00c      	beq.n	8002b5a <__aeabi_f2d+0x2e>
 8002b40:	21e0      	movs	r1, #224	@ 0xe0
 8002b42:	0089      	lsls	r1, r1, #2
 8002b44:	468c      	mov	ip, r1
 8002b46:	076d      	lsls	r5, r5, #29
 8002b48:	0b12      	lsrs	r2, r2, #12
 8002b4a:	4463      	add	r3, ip
 8002b4c:	051b      	lsls	r3, r3, #20
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	07e4      	lsls	r4, r4, #31
 8002b52:	4323      	orrs	r3, r4
 8002b54:	0028      	movs	r0, r5
 8002b56:	0019      	movs	r1, r3
 8002b58:	bd70      	pop	{r4, r5, r6, pc}
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d114      	bne.n	8002b88 <__aeabi_f2d+0x5c>
 8002b5e:	2d00      	cmp	r5, #0
 8002b60:	d01b      	beq.n	8002b9a <__aeabi_f2d+0x6e>
 8002b62:	0028      	movs	r0, r5
 8002b64:	f000 f82a 	bl	8002bbc <__clzsi2>
 8002b68:	280a      	cmp	r0, #10
 8002b6a:	dc1c      	bgt.n	8002ba6 <__aeabi_f2d+0x7a>
 8002b6c:	230b      	movs	r3, #11
 8002b6e:	002a      	movs	r2, r5
 8002b70:	1a1b      	subs	r3, r3, r0
 8002b72:	40da      	lsrs	r2, r3
 8002b74:	0003      	movs	r3, r0
 8002b76:	3315      	adds	r3, #21
 8002b78:	409d      	lsls	r5, r3
 8002b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002bb4 <__aeabi_f2d+0x88>)
 8002b7c:	0312      	lsls	r2, r2, #12
 8002b7e:	1a1b      	subs	r3, r3, r0
 8002b80:	055b      	lsls	r3, r3, #21
 8002b82:	0b12      	lsrs	r2, r2, #12
 8002b84:	0d5b      	lsrs	r3, r3, #21
 8002b86:	e7e1      	b.n	8002b4c <__aeabi_f2d+0x20>
 8002b88:	2d00      	cmp	r5, #0
 8002b8a:	d009      	beq.n	8002ba0 <__aeabi_f2d+0x74>
 8002b8c:	0b13      	lsrs	r3, r2, #12
 8002b8e:	2280      	movs	r2, #128	@ 0x80
 8002b90:	0312      	lsls	r2, r2, #12
 8002b92:	431a      	orrs	r2, r3
 8002b94:	076d      	lsls	r5, r5, #29
 8002b96:	4b08      	ldr	r3, [pc, #32]	@ (8002bb8 <__aeabi_f2d+0x8c>)
 8002b98:	e7d8      	b.n	8002b4c <__aeabi_f2d+0x20>
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	e7d5      	b.n	8002b4c <__aeabi_f2d+0x20>
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	4b05      	ldr	r3, [pc, #20]	@ (8002bb8 <__aeabi_f2d+0x8c>)
 8002ba4:	e7d2      	b.n	8002b4c <__aeabi_f2d+0x20>
 8002ba6:	0003      	movs	r3, r0
 8002ba8:	002a      	movs	r2, r5
 8002baa:	3b0b      	subs	r3, #11
 8002bac:	409a      	lsls	r2, r3
 8002bae:	2500      	movs	r5, #0
 8002bb0:	e7e3      	b.n	8002b7a <__aeabi_f2d+0x4e>
 8002bb2:	46c0      	nop			@ (mov r8, r8)
 8002bb4:	00000389 	.word	0x00000389
 8002bb8:	000007ff 	.word	0x000007ff

08002bbc <__clzsi2>:
 8002bbc:	211c      	movs	r1, #28
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	041b      	lsls	r3, r3, #16
 8002bc2:	4298      	cmp	r0, r3
 8002bc4:	d301      	bcc.n	8002bca <__clzsi2+0xe>
 8002bc6:	0c00      	lsrs	r0, r0, #16
 8002bc8:	3910      	subs	r1, #16
 8002bca:	0a1b      	lsrs	r3, r3, #8
 8002bcc:	4298      	cmp	r0, r3
 8002bce:	d301      	bcc.n	8002bd4 <__clzsi2+0x18>
 8002bd0:	0a00      	lsrs	r0, r0, #8
 8002bd2:	3908      	subs	r1, #8
 8002bd4:	091b      	lsrs	r3, r3, #4
 8002bd6:	4298      	cmp	r0, r3
 8002bd8:	d301      	bcc.n	8002bde <__clzsi2+0x22>
 8002bda:	0900      	lsrs	r0, r0, #4
 8002bdc:	3904      	subs	r1, #4
 8002bde:	a202      	add	r2, pc, #8	@ (adr r2, 8002be8 <__clzsi2+0x2c>)
 8002be0:	5c10      	ldrb	r0, [r2, r0]
 8002be2:	1840      	adds	r0, r0, r1
 8002be4:	4770      	bx	lr
 8002be6:	46c0      	nop			@ (mov r8, r8)
 8002be8:	02020304 	.word	0x02020304
 8002bec:	01010101 	.word	0x01010101
	...

08002bf8 <__clzdi2>:
 8002bf8:	b510      	push	{r4, lr}
 8002bfa:	2900      	cmp	r1, #0
 8002bfc:	d103      	bne.n	8002c06 <__clzdi2+0xe>
 8002bfe:	f7ff ffdd 	bl	8002bbc <__clzsi2>
 8002c02:	3020      	adds	r0, #32
 8002c04:	e002      	b.n	8002c0c <__clzdi2+0x14>
 8002c06:	0008      	movs	r0, r1
 8002c08:	f7ff ffd8 	bl	8002bbc <__clzsi2>
 8002c0c:	bd10      	pop	{r4, pc}
 8002c0e:	46c0      	nop			@ (mov r8, r8)

08002c10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c10:	b590      	push	{r4, r7, lr}
 8002c12:	b087      	sub	sp, #28
 8002c14:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c16:	f000 fb2d 	bl	8003274 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c1a:	f000 f87d 	bl	8002d18 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c1e:	f000 f97d 	bl	8002f1c <MX_GPIO_Init>
  MX_ADC_Init();
 8002c22:	f000 f8e5 	bl	8002df0 <MX_ADC_Init>
  MX_USART2_UART_Init();
 8002c26:	f000 f949 	bl	8002ebc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_EnableVREFINT();  // Enable internal reference channel
 8002c2a:	f001 f8a9 	bl	8003d80 <HAL_ADCEx_EnableVREFINT>
  HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED);  // Calibrate ADC
 8002c2e:	4b32      	ldr	r3, [pc, #200]	@ (8002cf8 <main+0xe8>)
 8002c30:	2100      	movs	r1, #0
 8002c32:	0018      	movs	r0, r3
 8002c34:	f001 f806 	bl	8003c44 <HAL_ADCEx_Calibration_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
    {
      ADC_ChannelConfTypeDef sConfig = {0};
 8002c38:	003b      	movs	r3, r7
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	2308      	movs	r3, #8
 8002c3e:	001a      	movs	r2, r3
 8002c40:	2100      	movs	r1, #0
 8002c42:	f003 fcbd 	bl	80065c0 <memset>
      sConfig.Channel = ADC_CHANNEL_VREFINT;
 8002c46:	003b      	movs	r3, r7
 8002c48:	4a2c      	ldr	r2, [pc, #176]	@ (8002cfc <main+0xec>)
 8002c4a:	601a      	str	r2, [r3, #0]
      sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002c4c:	003b      	movs	r3, r7
 8002c4e:	2280      	movs	r2, #128	@ 0x80
 8002c50:	0152      	lsls	r2, r2, #5
 8002c52:	605a      	str	r2, [r3, #4]
      HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8002c54:	003a      	movs	r2, r7
 8002c56:	4b28      	ldr	r3, [pc, #160]	@ (8002cf8 <main+0xe8>)
 8002c58:	0011      	movs	r1, r2
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	f000 fe4e 	bl	80038fc <HAL_ADC_ConfigChannel>

      HAL_ADC_Start(&hadc);
 8002c60:	4b25      	ldr	r3, [pc, #148]	@ (8002cf8 <main+0xe8>)
 8002c62:	0018      	movs	r0, r3
 8002c64:	f000 fd0e 	bl	8003684 <HAL_ADC_Start>
      HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8002c68:	2301      	movs	r3, #1
 8002c6a:	425a      	negs	r2, r3
 8002c6c:	4b22      	ldr	r3, [pc, #136]	@ (8002cf8 <main+0xe8>)
 8002c6e:	0011      	movs	r1, r2
 8002c70:	0018      	movs	r0, r3
 8002c72:	f000 fd9b 	bl	80037ac <HAL_ADC_PollForConversion>
      adc_raw = HAL_ADC_GetValue(&hadc);
 8002c76:	4b20      	ldr	r3, [pc, #128]	@ (8002cf8 <main+0xe8>)
 8002c78:	0018      	movs	r0, r3
 8002c7a:	f000 fe33 	bl	80038e4 <HAL_ADC_GetValue>
 8002c7e:	0003      	movs	r3, r0
 8002c80:	b29a      	uxth	r2, r3
 8002c82:	4b1f      	ldr	r3, [pc, #124]	@ (8002d00 <main+0xf0>)
 8002c84:	801a      	strh	r2, [r3, #0]
      HAL_ADC_Stop(&hadc);
 8002c86:	4b1c      	ldr	r3, [pc, #112]	@ (8002cf8 <main+0xe8>)
 8002c88:	0018      	movs	r0, r3
 8002c8a:	f000 fd4f 	bl	800372c <HAL_ADC_Stop>

      float vref = VREFINT_CAL_VOLTAGE * ((float)(*VREFINT_CAL_ADDR) / (float)adc_raw);
 8002c8e:	4b1d      	ldr	r3, [pc, #116]	@ (8002d04 <main+0xf4>)
 8002c90:	881b      	ldrh	r3, [r3, #0]
 8002c92:	0018      	movs	r0, r3
 8002c94:	f7fd ff64 	bl	8000b60 <__aeabi_ui2f>
 8002c98:	1c04      	adds	r4, r0, #0
 8002c9a:	4b19      	ldr	r3, [pc, #100]	@ (8002d00 <main+0xf0>)
 8002c9c:	881b      	ldrh	r3, [r3, #0]
 8002c9e:	0018      	movs	r0, r3
 8002ca0:	f7fd ff5e 	bl	8000b60 <__aeabi_ui2f>
 8002ca4:	1c03      	adds	r3, r0, #0
 8002ca6:	1c19      	adds	r1, r3, #0
 8002ca8:	1c20      	adds	r0, r4, #0
 8002caa:	f7fd fce9 	bl	8000680 <__aeabi_fdiv>
 8002cae:	1c03      	adds	r3, r0, #0
 8002cb0:	4915      	ldr	r1, [pc, #84]	@ (8002d08 <main+0xf8>)
 8002cb2:	1c18      	adds	r0, r3, #0
 8002cb4:	f7fd fdfa 	bl	80008ac <__aeabi_fmul>
 8002cb8:	1c03      	adds	r3, r0, #0
 8002cba:	60fb      	str	r3, [r7, #12]
      int len = snprintf(msg, sizeof(msg), "VREFINT => VDD: %.3f V\r\n", vref);
 8002cbc:	68f8      	ldr	r0, [r7, #12]
 8002cbe:	f7ff ff35 	bl	8002b2c <__aeabi_f2d>
 8002cc2:	0002      	movs	r2, r0
 8002cc4:	000b      	movs	r3, r1
 8002cc6:	4911      	ldr	r1, [pc, #68]	@ (8002d0c <main+0xfc>)
 8002cc8:	4811      	ldr	r0, [pc, #68]	@ (8002d10 <main+0x100>)
 8002cca:	9200      	str	r2, [sp, #0]
 8002ccc:	9301      	str	r3, [sp, #4]
 8002cce:	000a      	movs	r2, r1
 8002cd0:	2140      	movs	r1, #64	@ 0x40
 8002cd2:	f003 fbf3 	bl	80064bc <sniprintf>
 8002cd6:	0003      	movs	r3, r0
 8002cd8:	60bb      	str	r3, [r7, #8]
      HAL_UART_Transmit(&huart2, (uint8_t*)msg, len, HAL_MAX_DELAY);
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	2301      	movs	r3, #1
 8002ce0:	425b      	negs	r3, r3
 8002ce2:	490b      	ldr	r1, [pc, #44]	@ (8002d10 <main+0x100>)
 8002ce4:	480b      	ldr	r0, [pc, #44]	@ (8002d14 <main+0x104>)
 8002ce6:	f002 f9ab 	bl	8005040 <HAL_UART_Transmit>

      HAL_Delay(1000);
 8002cea:	23fa      	movs	r3, #250	@ 0xfa
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	0018      	movs	r0, r3
 8002cf0:	f000 fb30 	bl	8003354 <HAL_Delay>
    {
 8002cf4:	46c0      	nop			@ (mov r8, r8)
 8002cf6:	e79f      	b.n	8002c38 <main+0x28>
 8002cf8:	200001f0 	.word	0x200001f0
 8002cfc:	44020000 	.word	0x44020000
 8002d00:	20000314 	.word	0x20000314
 8002d04:	1ff80078 	.word	0x1ff80078
 8002d08:	40400000 	.word	0x40400000
 8002d0c:	08008898 	.word	0x08008898
 8002d10:	200002d4 	.word	0x200002d4
 8002d14:	2000024c 	.word	0x2000024c

08002d18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d18:	b590      	push	{r4, r7, lr}
 8002d1a:	b099      	sub	sp, #100	@ 0x64
 8002d1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d1e:	242c      	movs	r4, #44	@ 0x2c
 8002d20:	193b      	adds	r3, r7, r4
 8002d22:	0018      	movs	r0, r3
 8002d24:	2334      	movs	r3, #52	@ 0x34
 8002d26:	001a      	movs	r2, r3
 8002d28:	2100      	movs	r1, #0
 8002d2a:	f003 fc49 	bl	80065c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d2e:	2318      	movs	r3, #24
 8002d30:	18fb      	adds	r3, r7, r3
 8002d32:	0018      	movs	r0, r3
 8002d34:	2314      	movs	r3, #20
 8002d36:	001a      	movs	r2, r3
 8002d38:	2100      	movs	r1, #0
 8002d3a:	f003 fc41 	bl	80065c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d3e:	003b      	movs	r3, r7
 8002d40:	0018      	movs	r0, r3
 8002d42:	2318      	movs	r3, #24
 8002d44:	001a      	movs	r2, r3
 8002d46:	2100      	movs	r1, #0
 8002d48:	f003 fc3a 	bl	80065c0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d4c:	4b26      	ldr	r3, [pc, #152]	@ (8002de8 <SystemClock_Config+0xd0>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a26      	ldr	r2, [pc, #152]	@ (8002dec <SystemClock_Config+0xd4>)
 8002d52:	401a      	ands	r2, r3
 8002d54:	4b24      	ldr	r3, [pc, #144]	@ (8002de8 <SystemClock_Config+0xd0>)
 8002d56:	2180      	movs	r1, #128	@ 0x80
 8002d58:	0109      	lsls	r1, r1, #4
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002d5e:	0021      	movs	r1, r4
 8002d60:	187b      	adds	r3, r7, r1
 8002d62:	2210      	movs	r2, #16
 8002d64:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002d66:	187b      	adds	r3, r7, r1
 8002d68:	2201      	movs	r2, #1
 8002d6a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002d6c:	187b      	adds	r3, r7, r1
 8002d6e:	2200      	movs	r2, #0
 8002d70:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8002d72:	187b      	adds	r3, r7, r1
 8002d74:	22a0      	movs	r2, #160	@ 0xa0
 8002d76:	0212      	lsls	r2, r2, #8
 8002d78:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002d7a:	187b      	adds	r3, r7, r1
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d80:	187b      	adds	r3, r7, r1
 8002d82:	0018      	movs	r0, r3
 8002d84:	f001 fa5c 	bl	8004240 <HAL_RCC_OscConfig>
 8002d88:	1e03      	subs	r3, r0, #0
 8002d8a:	d001      	beq.n	8002d90 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8002d8c:	f000 f8dc 	bl	8002f48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d90:	2118      	movs	r1, #24
 8002d92:	187b      	adds	r3, r7, r1
 8002d94:	220f      	movs	r2, #15
 8002d96:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8002d98:	187b      	adds	r3, r7, r1
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d9e:	187b      	adds	r3, r7, r1
 8002da0:	2200      	movs	r2, #0
 8002da2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002da4:	187b      	adds	r3, r7, r1
 8002da6:	2200      	movs	r2, #0
 8002da8:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002daa:	187b      	adds	r3, r7, r1
 8002dac:	2200      	movs	r2, #0
 8002dae:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002db0:	187b      	adds	r3, r7, r1
 8002db2:	2100      	movs	r1, #0
 8002db4:	0018      	movs	r0, r3
 8002db6:	f001 fdbf 	bl	8004938 <HAL_RCC_ClockConfig>
 8002dba:	1e03      	subs	r3, r0, #0
 8002dbc:	d001      	beq.n	8002dc2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002dbe:	f000 f8c3 	bl	8002f48 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002dc2:	003b      	movs	r3, r7
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002dc8:	003b      	movs	r3, r7
 8002dca:	2200      	movs	r2, #0
 8002dcc:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002dce:	003b      	movs	r3, r7
 8002dd0:	0018      	movs	r0, r3
 8002dd2:	f001 ffb5 	bl	8004d40 <HAL_RCCEx_PeriphCLKConfig>
 8002dd6:	1e03      	subs	r3, r0, #0
 8002dd8:	d001      	beq.n	8002dde <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002dda:	f000 f8b5 	bl	8002f48 <Error_Handler>
  }
}
 8002dde:	46c0      	nop			@ (mov r8, r8)
 8002de0:	46bd      	mov	sp, r7
 8002de2:	b019      	add	sp, #100	@ 0x64
 8002de4:	bd90      	pop	{r4, r7, pc}
 8002de6:	46c0      	nop			@ (mov r8, r8)
 8002de8:	40007000 	.word	0x40007000
 8002dec:	ffffe7ff 	.word	0xffffe7ff

08002df0 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b082      	sub	sp, #8
 8002df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */
  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002df6:	003b      	movs	r3, r7
 8002df8:	0018      	movs	r0, r3
 8002dfa:	2308      	movs	r3, #8
 8002dfc:	001a      	movs	r2, r3
 8002dfe:	2100      	movs	r1, #0
 8002e00:	f003 fbde 	bl	80065c0 <memset>
  /* USER CODE BEGIN ADC_Init 1 */
  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002e04:	4b2a      	ldr	r3, [pc, #168]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e06:	4a2b      	ldr	r2, [pc, #172]	@ (8002eb4 <MX_ADC_Init+0xc4>)
 8002e08:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8002e0a:	4b29      	ldr	r3, [pc, #164]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8002e10:	4b27      	ldr	r3, [pc, #156]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e12:	22c0      	movs	r2, #192	@ 0xc0
 8002e14:	0612      	lsls	r2, r2, #24
 8002e16:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002e18:	4b25      	ldr	r3, [pc, #148]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8002e1e:	4b24      	ldr	r3, [pc, #144]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e20:	2207      	movs	r2, #7
 8002e22:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002e24:	4b22      	ldr	r3, [pc, #136]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e26:	2201      	movs	r2, #1
 8002e28:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e2a:	4b21      	ldr	r3, [pc, #132]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002e30:	4b1f      	ldr	r3, [pc, #124]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e32:	2220      	movs	r2, #32
 8002e34:	2100      	movs	r1, #0
 8002e36:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002e38:	4b1d      	ldr	r3, [pc, #116]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e3a:	2221      	movs	r2, #33	@ 0x21
 8002e3c:	2100      	movs	r1, #0
 8002e3e:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002e40:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e46:	4b1a      	ldr	r3, [pc, #104]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e48:	22c2      	movs	r2, #194	@ 0xc2
 8002e4a:	32ff      	adds	r2, #255	@ 0xff
 8002e4c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002e4e:	4b18      	ldr	r3, [pc, #96]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e50:	222c      	movs	r2, #44	@ 0x2c
 8002e52:	2100      	movs	r1, #0
 8002e54:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002e56:	4b16      	ldr	r3, [pc, #88]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e58:	2204      	movs	r2, #4
 8002e5a:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002e5c:	4b14      	ldr	r3, [pc, #80]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002e62:	4b13      	ldr	r3, [pc, #76]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8002e68:	4b11      	ldr	r3, [pc, #68]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002e6e:	4b10      	ldr	r3, [pc, #64]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002e74:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e76:	0018      	movs	r0, r3
 8002e78:	f000 fa90 	bl	800339c <HAL_ADC_Init>
 8002e7c:	1e03      	subs	r3, r0, #0
 8002e7e:	d001      	beq.n	8002e84 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8002e80:	f000 f862 	bl	8002f48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8002e84:	003b      	movs	r3, r7
 8002e86:	4a0c      	ldr	r2, [pc, #48]	@ (8002eb8 <MX_ADC_Init+0xc8>)
 8002e88:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002e8a:	003b      	movs	r3, r7
 8002e8c:	2280      	movs	r2, #128	@ 0x80
 8002e8e:	0152      	lsls	r2, r2, #5
 8002e90:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002e92:	003a      	movs	r2, r7
 8002e94:	4b06      	ldr	r3, [pc, #24]	@ (8002eb0 <MX_ADC_Init+0xc0>)
 8002e96:	0011      	movs	r1, r2
 8002e98:	0018      	movs	r0, r3
 8002e9a:	f000 fd2f 	bl	80038fc <HAL_ADC_ConfigChannel>
 8002e9e:	1e03      	subs	r3, r0, #0
 8002ea0:	d001      	beq.n	8002ea6 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8002ea2:	f000 f851 	bl	8002f48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */
  /* USER CODE END ADC_Init 2 */

}
 8002ea6:	46c0      	nop			@ (mov r8, r8)
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	b002      	add	sp, #8
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	46c0      	nop			@ (mov r8, r8)
 8002eb0:	200001f0 	.word	0x200001f0
 8002eb4:	40012400 	.word	0x40012400
 8002eb8:	44020000 	.word	0x44020000

08002ebc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 0 */
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002ec0:	4b14      	ldr	r3, [pc, #80]	@ (8002f14 <MX_USART2_UART_Init+0x58>)
 8002ec2:	4a15      	ldr	r2, [pc, #84]	@ (8002f18 <MX_USART2_UART_Init+0x5c>)
 8002ec4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002ec6:	4b13      	ldr	r3, [pc, #76]	@ (8002f14 <MX_USART2_UART_Init+0x58>)
 8002ec8:	22e1      	movs	r2, #225	@ 0xe1
 8002eca:	0252      	lsls	r2, r2, #9
 8002ecc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ece:	4b11      	ldr	r3, [pc, #68]	@ (8002f14 <MX_USART2_UART_Init+0x58>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ed4:	4b0f      	ldr	r3, [pc, #60]	@ (8002f14 <MX_USART2_UART_Init+0x58>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002eda:	4b0e      	ldr	r3, [pc, #56]	@ (8002f14 <MX_USART2_UART_Init+0x58>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8002f14 <MX_USART2_UART_Init+0x58>)
 8002ee2:	220c      	movs	r2, #12
 8002ee4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8002f14 <MX_USART2_UART_Init+0x58>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002eec:	4b09      	ldr	r3, [pc, #36]	@ (8002f14 <MX_USART2_UART_Init+0x58>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ef2:	4b08      	ldr	r3, [pc, #32]	@ (8002f14 <MX_USART2_UART_Init+0x58>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ef8:	4b06      	ldr	r3, [pc, #24]	@ (8002f14 <MX_USART2_UART_Init+0x58>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002efe:	4b05      	ldr	r3, [pc, #20]	@ (8002f14 <MX_USART2_UART_Init+0x58>)
 8002f00:	0018      	movs	r0, r3
 8002f02:	f002 f849 	bl	8004f98 <HAL_UART_Init>
 8002f06:	1e03      	subs	r3, r0, #0
 8002f08:	d001      	beq.n	8002f0e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002f0a:	f000 f81d 	bl	8002f48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 8002f0e:	46c0      	nop			@ (mov r8, r8)
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	2000024c 	.word	0x2000024c
 8002f18:	40004400 	.word	0x40004400

08002f1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f22:	4b08      	ldr	r3, [pc, #32]	@ (8002f44 <MX_GPIO_Init+0x28>)
 8002f24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f26:	4b07      	ldr	r3, [pc, #28]	@ (8002f44 <MX_GPIO_Init+0x28>)
 8002f28:	2101      	movs	r1, #1
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002f2e:	4b05      	ldr	r3, [pc, #20]	@ (8002f44 <MX_GPIO_Init+0x28>)
 8002f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f32:	2201      	movs	r2, #1
 8002f34:	4013      	ands	r3, r2
 8002f36:	607b      	str	r3, [r7, #4]
 8002f38:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002f3a:	46c0      	nop			@ (mov r8, r8)
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	b002      	add	sp, #8
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	46c0      	nop			@ (mov r8, r8)
 8002f44:	40021000 	.word	0x40021000

08002f48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8002f4c:	46c0      	nop			@ (mov r8, r8)
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
	...

08002f54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f58:	4b07      	ldr	r3, [pc, #28]	@ (8002f78 <HAL_MspInit+0x24>)
 8002f5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f5c:	4b06      	ldr	r3, [pc, #24]	@ (8002f78 <HAL_MspInit+0x24>)
 8002f5e:	2101      	movs	r1, #1
 8002f60:	430a      	orrs	r2, r1
 8002f62:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f64:	4b04      	ldr	r3, [pc, #16]	@ (8002f78 <HAL_MspInit+0x24>)
 8002f66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f68:	4b03      	ldr	r3, [pc, #12]	@ (8002f78 <HAL_MspInit+0x24>)
 8002f6a:	2180      	movs	r1, #128	@ 0x80
 8002f6c:	0549      	lsls	r1, r1, #21
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f72:	46c0      	nop			@ (mov r8, r8)
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	40021000 	.word	0x40021000

08002f7c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a06      	ldr	r2, [pc, #24]	@ (8002fa4 <HAL_ADC_MspInit+0x28>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d106      	bne.n	8002f9c <HAL_ADC_MspInit+0x20>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f8e:	4b06      	ldr	r3, [pc, #24]	@ (8002fa8 <HAL_ADC_MspInit+0x2c>)
 8002f90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f92:	4b05      	ldr	r3, [pc, #20]	@ (8002fa8 <HAL_ADC_MspInit+0x2c>)
 8002f94:	2180      	movs	r1, #128	@ 0x80
 8002f96:	0089      	lsls	r1, r1, #2
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002f9c:	46c0      	nop			@ (mov r8, r8)
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	b002      	add	sp, #8
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40012400 	.word	0x40012400
 8002fa8:	40021000 	.word	0x40021000

08002fac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fac:	b590      	push	{r4, r7, lr}
 8002fae:	b089      	sub	sp, #36	@ 0x24
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb4:	240c      	movs	r4, #12
 8002fb6:	193b      	adds	r3, r7, r4
 8002fb8:	0018      	movs	r0, r3
 8002fba:	2314      	movs	r3, #20
 8002fbc:	001a      	movs	r2, r3
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	f003 fafe 	bl	80065c0 <memset>
  if(huart->Instance==USART2)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a18      	ldr	r2, [pc, #96]	@ (800302c <HAL_UART_MspInit+0x80>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d129      	bne.n	8003022 <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002fce:	4b18      	ldr	r3, [pc, #96]	@ (8003030 <HAL_UART_MspInit+0x84>)
 8002fd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002fd2:	4b17      	ldr	r3, [pc, #92]	@ (8003030 <HAL_UART_MspInit+0x84>)
 8002fd4:	2180      	movs	r1, #128	@ 0x80
 8002fd6:	0289      	lsls	r1, r1, #10
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fdc:	4b14      	ldr	r3, [pc, #80]	@ (8003030 <HAL_UART_MspInit+0x84>)
 8002fde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fe0:	4b13      	ldr	r3, [pc, #76]	@ (8003030 <HAL_UART_MspInit+0x84>)
 8002fe2:	2101      	movs	r1, #1
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002fe8:	4b11      	ldr	r3, [pc, #68]	@ (8003030 <HAL_UART_MspInit+0x84>)
 8002fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fec:	2201      	movs	r2, #1
 8002fee:	4013      	ands	r3, r2
 8002ff0:	60bb      	str	r3, [r7, #8]
 8002ff2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002ff4:	0021      	movs	r1, r4
 8002ff6:	187b      	adds	r3, r7, r1
 8002ff8:	220c      	movs	r2, #12
 8002ffa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ffc:	187b      	adds	r3, r7, r1
 8002ffe:	2202      	movs	r2, #2
 8003000:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003002:	187b      	adds	r3, r7, r1
 8003004:	2200      	movs	r2, #0
 8003006:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003008:	187b      	adds	r3, r7, r1
 800300a:	2203      	movs	r2, #3
 800300c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800300e:	187b      	adds	r3, r7, r1
 8003010:	2204      	movs	r2, #4
 8003012:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003014:	187a      	adds	r2, r7, r1
 8003016:	23a0      	movs	r3, #160	@ 0xa0
 8003018:	05db      	lsls	r3, r3, #23
 800301a:	0011      	movs	r1, r2
 800301c:	0018      	movs	r0, r3
 800301e:	f000 ff91 	bl	8003f44 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003022:	46c0      	nop			@ (mov r8, r8)
 8003024:	46bd      	mov	sp, r7
 8003026:	b009      	add	sp, #36	@ 0x24
 8003028:	bd90      	pop	{r4, r7, pc}
 800302a:	46c0      	nop			@ (mov r8, r8)
 800302c:	40004400 	.word	0x40004400
 8003030:	40021000 	.word	0x40021000

08003034 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003038:	46c0      	nop			@ (mov r8, r8)
 800303a:	e7fd      	b.n	8003038 <NMI_Handler+0x4>

0800303c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003040:	46c0      	nop			@ (mov r8, r8)
 8003042:	e7fd      	b.n	8003040 <HardFault_Handler+0x4>

08003044 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003048:	46c0      	nop			@ (mov r8, r8)
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800304e:	b580      	push	{r7, lr}
 8003050:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003052:	46c0      	nop			@ (mov r8, r8)
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}

08003058 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800305c:	f000 f95e 	bl	800331c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003060:	46c0      	nop			@ (mov r8, r8)
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003066:	b580      	push	{r7, lr}
 8003068:	af00      	add	r7, sp, #0
  return 1;
 800306a:	2301      	movs	r3, #1
}
 800306c:	0018      	movs	r0, r3
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <_kill>:

int _kill(int pid, int sig)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b082      	sub	sp, #8
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]
 800307a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800307c:	f003 fafa 	bl	8006674 <__errno>
 8003080:	0003      	movs	r3, r0
 8003082:	2216      	movs	r2, #22
 8003084:	601a      	str	r2, [r3, #0]
  return -1;
 8003086:	2301      	movs	r3, #1
 8003088:	425b      	negs	r3, r3
}
 800308a:	0018      	movs	r0, r3
 800308c:	46bd      	mov	sp, r7
 800308e:	b002      	add	sp, #8
 8003090:	bd80      	pop	{r7, pc}

08003092 <_exit>:

void _exit (int status)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b082      	sub	sp, #8
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800309a:	2301      	movs	r3, #1
 800309c:	425a      	negs	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	0011      	movs	r1, r2
 80030a2:	0018      	movs	r0, r3
 80030a4:	f7ff ffe5 	bl	8003072 <_kill>
  while (1) {}    /* Make sure we hang here */
 80030a8:	46c0      	nop			@ (mov r8, r8)
 80030aa:	e7fd      	b.n	80030a8 <_exit+0x16>

080030ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030b8:	2300      	movs	r3, #0
 80030ba:	617b      	str	r3, [r7, #20]
 80030bc:	e00a      	b.n	80030d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80030be:	e000      	b.n	80030c2 <_read+0x16>
 80030c0:	bf00      	nop
 80030c2:	0001      	movs	r1, r0
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	1c5a      	adds	r2, r3, #1
 80030c8:	60ba      	str	r2, [r7, #8]
 80030ca:	b2ca      	uxtb	r2, r1
 80030cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	3301      	adds	r3, #1
 80030d2:	617b      	str	r3, [r7, #20]
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	429a      	cmp	r2, r3
 80030da:	dbf0      	blt.n	80030be <_read+0x12>
  }

  return len;
 80030dc:	687b      	ldr	r3, [r7, #4]
}
 80030de:	0018      	movs	r0, r3
 80030e0:	46bd      	mov	sp, r7
 80030e2:	b006      	add	sp, #24
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030e6:	b580      	push	{r7, lr}
 80030e8:	b086      	sub	sp, #24
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	60f8      	str	r0, [r7, #12]
 80030ee:	60b9      	str	r1, [r7, #8]
 80030f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030f2:	2300      	movs	r3, #0
 80030f4:	617b      	str	r3, [r7, #20]
 80030f6:	e009      	b.n	800310c <_write+0x26>
  {
    __io_putchar(*ptr++);
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	1c5a      	adds	r2, r3, #1
 80030fc:	60ba      	str	r2, [r7, #8]
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	0018      	movs	r0, r3
 8003102:	e000      	b.n	8003106 <_write+0x20>
 8003104:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	3301      	adds	r3, #1
 800310a:	617b      	str	r3, [r7, #20]
 800310c:	697a      	ldr	r2, [r7, #20]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	429a      	cmp	r2, r3
 8003112:	dbf1      	blt.n	80030f8 <_write+0x12>
  }
  return len;
 8003114:	687b      	ldr	r3, [r7, #4]
}
 8003116:	0018      	movs	r0, r3
 8003118:	46bd      	mov	sp, r7
 800311a:	b006      	add	sp, #24
 800311c:	bd80      	pop	{r7, pc}

0800311e <_close>:

int _close(int file)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b082      	sub	sp, #8
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003126:	2301      	movs	r3, #1
 8003128:	425b      	negs	r3, r3
}
 800312a:	0018      	movs	r0, r3
 800312c:	46bd      	mov	sp, r7
 800312e:	b002      	add	sp, #8
 8003130:	bd80      	pop	{r7, pc}

08003132 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b082      	sub	sp, #8
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
 800313a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	2280      	movs	r2, #128	@ 0x80
 8003140:	0192      	lsls	r2, r2, #6
 8003142:	605a      	str	r2, [r3, #4]
  return 0;
 8003144:	2300      	movs	r3, #0
}
 8003146:	0018      	movs	r0, r3
 8003148:	46bd      	mov	sp, r7
 800314a:	b002      	add	sp, #8
 800314c:	bd80      	pop	{r7, pc}

0800314e <_isatty>:

int _isatty(int file)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b082      	sub	sp, #8
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003156:	2301      	movs	r3, #1
}
 8003158:	0018      	movs	r0, r3
 800315a:	46bd      	mov	sp, r7
 800315c:	b002      	add	sp, #8
 800315e:	bd80      	pop	{r7, pc}

08003160 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800316c:	2300      	movs	r3, #0
}
 800316e:	0018      	movs	r0, r3
 8003170:	46bd      	mov	sp, r7
 8003172:	b004      	add	sp, #16
 8003174:	bd80      	pop	{r7, pc}
	...

08003178 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003180:	4a14      	ldr	r2, [pc, #80]	@ (80031d4 <_sbrk+0x5c>)
 8003182:	4b15      	ldr	r3, [pc, #84]	@ (80031d8 <_sbrk+0x60>)
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800318c:	4b13      	ldr	r3, [pc, #76]	@ (80031dc <_sbrk+0x64>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d102      	bne.n	800319a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003194:	4b11      	ldr	r3, [pc, #68]	@ (80031dc <_sbrk+0x64>)
 8003196:	4a12      	ldr	r2, [pc, #72]	@ (80031e0 <_sbrk+0x68>)
 8003198:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800319a:	4b10      	ldr	r3, [pc, #64]	@ (80031dc <_sbrk+0x64>)
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	18d3      	adds	r3, r2, r3
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d207      	bcs.n	80031b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031a8:	f003 fa64 	bl	8006674 <__errno>
 80031ac:	0003      	movs	r3, r0
 80031ae:	220c      	movs	r2, #12
 80031b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031b2:	2301      	movs	r3, #1
 80031b4:	425b      	negs	r3, r3
 80031b6:	e009      	b.n	80031cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031b8:	4b08      	ldr	r3, [pc, #32]	@ (80031dc <_sbrk+0x64>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031be:	4b07      	ldr	r3, [pc, #28]	@ (80031dc <_sbrk+0x64>)
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	18d2      	adds	r2, r2, r3
 80031c6:	4b05      	ldr	r3, [pc, #20]	@ (80031dc <_sbrk+0x64>)
 80031c8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80031ca:	68fb      	ldr	r3, [r7, #12]
}
 80031cc:	0018      	movs	r0, r3
 80031ce:	46bd      	mov	sp, r7
 80031d0:	b006      	add	sp, #24
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	20005000 	.word	0x20005000
 80031d8:	00000400 	.word	0x00000400
 80031dc:	20000318 	.word	0x20000318
 80031e0:	20000470 	.word	0x20000470

080031e4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031e8:	46c0      	nop			@ (mov r8, r8)
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
	...

080031f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80031f0:	4813      	ldr	r0, [pc, #76]	@ (8003240 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80031f2:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80031f4:	f7ff fff6 	bl	80031e4 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 80031f8:	4812      	ldr	r0, [pc, #72]	@ (8003244 <LoopForever+0x6>)
    LDR R1, [R0]
 80031fa:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80031fc:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80031fe:	4a12      	ldr	r2, [pc, #72]	@ (8003248 <LoopForever+0xa>)
    CMP R1, R2
 8003200:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8003202:	d105      	bne.n	8003210 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8003204:	4811      	ldr	r0, [pc, #68]	@ (800324c <LoopForever+0xe>)
    LDR R1,=0x00000001
 8003206:	4912      	ldr	r1, [pc, #72]	@ (8003250 <LoopForever+0x12>)
    STR R1, [R0]
 8003208:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800320a:	4812      	ldr	r0, [pc, #72]	@ (8003254 <LoopForever+0x16>)
    LDR R1,=0x00000000
 800320c:	4912      	ldr	r1, [pc, #72]	@ (8003258 <LoopForever+0x1a>)
    STR R1, [R0]
 800320e:	6001      	str	r1, [r0, #0]

08003210 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003210:	4812      	ldr	r0, [pc, #72]	@ (800325c <LoopForever+0x1e>)
  ldr r1, =_edata
 8003212:	4913      	ldr	r1, [pc, #76]	@ (8003260 <LoopForever+0x22>)
  ldr r2, =_sidata
 8003214:	4a13      	ldr	r2, [pc, #76]	@ (8003264 <LoopForever+0x26>)
  movs r3, #0
 8003216:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003218:	e002      	b.n	8003220 <LoopCopyDataInit>

0800321a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800321a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800321c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800321e:	3304      	adds	r3, #4

08003220 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003220:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003222:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003224:	d3f9      	bcc.n	800321a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003226:	4a10      	ldr	r2, [pc, #64]	@ (8003268 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8003228:	4c10      	ldr	r4, [pc, #64]	@ (800326c <LoopForever+0x2e>)
  movs r3, #0
 800322a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800322c:	e001      	b.n	8003232 <LoopFillZerobss>

0800322e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800322e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003230:	3204      	adds	r2, #4

08003232 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003232:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003234:	d3fb      	bcc.n	800322e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003236:	f003 fa23 	bl	8006680 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800323a:	f7ff fce9 	bl	8002c10 <main>

0800323e <LoopForever>:

LoopForever:
    b LoopForever
 800323e:	e7fe      	b.n	800323e <LoopForever>
   ldr   r0, =_estack
 8003240:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 8003244:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8003248:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 800324c:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8003250:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8003254:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8003258:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 800325c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003260:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003264:	08008d64 	.word	0x08008d64
  ldr r2, =_sbss
 8003268:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800326c:	2000046c 	.word	0x2000046c

08003270 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003270:	e7fe      	b.n	8003270 <ADC1_IRQHandler>
	...

08003274 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800327a:	1dfb      	adds	r3, r7, #7
 800327c:	2200      	movs	r2, #0
 800327e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003280:	4b0b      	ldr	r3, [pc, #44]	@ (80032b0 <HAL_Init+0x3c>)
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	4b0a      	ldr	r3, [pc, #40]	@ (80032b0 <HAL_Init+0x3c>)
 8003286:	2140      	movs	r1, #64	@ 0x40
 8003288:	430a      	orrs	r2, r1
 800328a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800328c:	2003      	movs	r0, #3
 800328e:	f000 f811 	bl	80032b4 <HAL_InitTick>
 8003292:	1e03      	subs	r3, r0, #0
 8003294:	d003      	beq.n	800329e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8003296:	1dfb      	adds	r3, r7, #7
 8003298:	2201      	movs	r2, #1
 800329a:	701a      	strb	r2, [r3, #0]
 800329c:	e001      	b.n	80032a2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800329e:	f7ff fe59 	bl	8002f54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80032a2:	1dfb      	adds	r3, r7, #7
 80032a4:	781b      	ldrb	r3, [r3, #0]
}
 80032a6:	0018      	movs	r0, r3
 80032a8:	46bd      	mov	sp, r7
 80032aa:	b002      	add	sp, #8
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	46c0      	nop			@ (mov r8, r8)
 80032b0:	40022000 	.word	0x40022000

080032b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032b4:	b590      	push	{r4, r7, lr}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032bc:	4b14      	ldr	r3, [pc, #80]	@ (8003310 <HAL_InitTick+0x5c>)
 80032be:	681c      	ldr	r4, [r3, #0]
 80032c0:	4b14      	ldr	r3, [pc, #80]	@ (8003314 <HAL_InitTick+0x60>)
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	0019      	movs	r1, r3
 80032c6:	23fa      	movs	r3, #250	@ 0xfa
 80032c8:	0098      	lsls	r0, r3, #2
 80032ca:	f7fc ff39 	bl	8000140 <__udivsi3>
 80032ce:	0003      	movs	r3, r0
 80032d0:	0019      	movs	r1, r3
 80032d2:	0020      	movs	r0, r4
 80032d4:	f7fc ff34 	bl	8000140 <__udivsi3>
 80032d8:	0003      	movs	r3, r0
 80032da:	0018      	movs	r0, r3
 80032dc:	f000 fe25 	bl	8003f2a <HAL_SYSTICK_Config>
 80032e0:	1e03      	subs	r3, r0, #0
 80032e2:	d001      	beq.n	80032e8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e00f      	b.n	8003308 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2b03      	cmp	r3, #3
 80032ec:	d80b      	bhi.n	8003306 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032ee:	6879      	ldr	r1, [r7, #4]
 80032f0:	2301      	movs	r3, #1
 80032f2:	425b      	negs	r3, r3
 80032f4:	2200      	movs	r2, #0
 80032f6:	0018      	movs	r0, r3
 80032f8:	f000 fe02 	bl	8003f00 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032fc:	4b06      	ldr	r3, [pc, #24]	@ (8003318 <HAL_InitTick+0x64>)
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003302:	2300      	movs	r3, #0
 8003304:	e000      	b.n	8003308 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
}
 8003308:	0018      	movs	r0, r3
 800330a:	46bd      	mov	sp, r7
 800330c:	b003      	add	sp, #12
 800330e:	bd90      	pop	{r4, r7, pc}
 8003310:	20000000 	.word	0x20000000
 8003314:	20000008 	.word	0x20000008
 8003318:	20000004 	.word	0x20000004

0800331c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003320:	4b05      	ldr	r3, [pc, #20]	@ (8003338 <HAL_IncTick+0x1c>)
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	001a      	movs	r2, r3
 8003326:	4b05      	ldr	r3, [pc, #20]	@ (800333c <HAL_IncTick+0x20>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	18d2      	adds	r2, r2, r3
 800332c:	4b03      	ldr	r3, [pc, #12]	@ (800333c <HAL_IncTick+0x20>)
 800332e:	601a      	str	r2, [r3, #0]
}
 8003330:	46c0      	nop			@ (mov r8, r8)
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	46c0      	nop			@ (mov r8, r8)
 8003338:	20000008 	.word	0x20000008
 800333c:	2000031c 	.word	0x2000031c

08003340 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	af00      	add	r7, sp, #0
  return uwTick;
 8003344:	4b02      	ldr	r3, [pc, #8]	@ (8003350 <HAL_GetTick+0x10>)
 8003346:	681b      	ldr	r3, [r3, #0]
}
 8003348:	0018      	movs	r0, r3
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	46c0      	nop			@ (mov r8, r8)
 8003350:	2000031c 	.word	0x2000031c

08003354 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800335c:	f7ff fff0 	bl	8003340 <HAL_GetTick>
 8003360:	0003      	movs	r3, r0
 8003362:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	3301      	adds	r3, #1
 800336c:	d005      	beq.n	800337a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800336e:	4b0a      	ldr	r3, [pc, #40]	@ (8003398 <HAL_Delay+0x44>)
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	001a      	movs	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	189b      	adds	r3, r3, r2
 8003378:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800337a:	46c0      	nop			@ (mov r8, r8)
 800337c:	f7ff ffe0 	bl	8003340 <HAL_GetTick>
 8003380:	0002      	movs	r2, r0
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	429a      	cmp	r2, r3
 800338a:	d8f7      	bhi.n	800337c <HAL_Delay+0x28>
  {
  }
}
 800338c:	46c0      	nop			@ (mov r8, r8)
 800338e:	46c0      	nop			@ (mov r8, r8)
 8003390:	46bd      	mov	sp, r7
 8003392:	b004      	add	sp, #16
 8003394:	bd80      	pop	{r7, pc}
 8003396:	46c0      	nop			@ (mov r8, r8)
 8003398:	20000008 	.word	0x20000008

0800339c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e159      	b.n	8003662 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d10a      	bne.n	80033cc <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2250      	movs	r2, #80	@ 0x50
 80033c0:	2100      	movs	r1, #0
 80033c2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	0018      	movs	r0, r3
 80033c8:	f7ff fdd8 	bl	8002f7c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033d0:	2210      	movs	r2, #16
 80033d2:	4013      	ands	r3, r2
 80033d4:	2b10      	cmp	r3, #16
 80033d6:	d005      	beq.n	80033e4 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	2204      	movs	r2, #4
 80033e0:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80033e2:	d00b      	beq.n	80033fc <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033e8:	2210      	movs	r2, #16
 80033ea:	431a      	orrs	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2250      	movs	r2, #80	@ 0x50
 80033f4:	2100      	movs	r1, #0
 80033f6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e132      	b.n	8003662 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003400:	4a9a      	ldr	r2, [pc, #616]	@ (800366c <HAL_ADC_Init+0x2d0>)
 8003402:	4013      	ands	r3, r2
 8003404:	2202      	movs	r2, #2
 8003406:	431a      	orrs	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	2203      	movs	r2, #3
 8003414:	4013      	ands	r3, r2
 8003416:	2b01      	cmp	r3, #1
 8003418:	d108      	bne.n	800342c <HAL_ADC_Init+0x90>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2201      	movs	r2, #1
 8003422:	4013      	ands	r3, r2
 8003424:	2b01      	cmp	r3, #1
 8003426:	d101      	bne.n	800342c <HAL_ADC_Init+0x90>
 8003428:	2301      	movs	r3, #1
 800342a:	e000      	b.n	800342e <HAL_ADC_Init+0x92>
 800342c:	2300      	movs	r3, #0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d149      	bne.n	80034c6 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685a      	ldr	r2, [r3, #4]
 8003436:	23c0      	movs	r3, #192	@ 0xc0
 8003438:	061b      	lsls	r3, r3, #24
 800343a:	429a      	cmp	r2, r3
 800343c:	d00b      	beq.n	8003456 <HAL_ADC_Init+0xba>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	2380      	movs	r3, #128	@ 0x80
 8003444:	05db      	lsls	r3, r3, #23
 8003446:	429a      	cmp	r2, r3
 8003448:	d005      	beq.n	8003456 <HAL_ADC_Init+0xba>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	2380      	movs	r3, #128	@ 0x80
 8003450:	061b      	lsls	r3, r3, #24
 8003452:	429a      	cmp	r2, r3
 8003454:	d111      	bne.n	800347a <HAL_ADC_Init+0xde>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	691a      	ldr	r2, [r3, #16]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	0092      	lsls	r2, r2, #2
 8003462:	0892      	lsrs	r2, r2, #2
 8003464:	611a      	str	r2, [r3, #16]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	6919      	ldr	r1, [r3, #16]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685a      	ldr	r2, [r3, #4]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	430a      	orrs	r2, r1
 8003476:	611a      	str	r2, [r3, #16]
 8003478:	e014      	b.n	80034a4 <HAL_ADC_Init+0x108>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	691a      	ldr	r2, [r3, #16]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	0092      	lsls	r2, r2, #2
 8003486:	0892      	lsrs	r2, r2, #2
 8003488:	611a      	str	r2, [r3, #16]
 800348a:	4b79      	ldr	r3, [pc, #484]	@ (8003670 <HAL_ADC_Init+0x2d4>)
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	4b78      	ldr	r3, [pc, #480]	@ (8003670 <HAL_ADC_Init+0x2d4>)
 8003490:	4978      	ldr	r1, [pc, #480]	@ (8003674 <HAL_ADC_Init+0x2d8>)
 8003492:	400a      	ands	r2, r1
 8003494:	601a      	str	r2, [r3, #0]
 8003496:	4b76      	ldr	r3, [pc, #472]	@ (8003670 <HAL_ADC_Init+0x2d4>)
 8003498:	6819      	ldr	r1, [r3, #0]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	4b74      	ldr	r3, [pc, #464]	@ (8003670 <HAL_ADC_Init+0x2d4>)
 80034a0:	430a      	orrs	r2, r1
 80034a2:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68da      	ldr	r2, [r3, #12]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2118      	movs	r1, #24
 80034b0:	438a      	bics	r2, r1
 80034b2:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68d9      	ldr	r1, [r3, #12]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	689a      	ldr	r2, [r3, #8]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	430a      	orrs	r2, r1
 80034c4:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80034c6:	4b6a      	ldr	r3, [pc, #424]	@ (8003670 <HAL_ADC_Init+0x2d4>)
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	4b69      	ldr	r3, [pc, #420]	@ (8003670 <HAL_ADC_Init+0x2d4>)
 80034cc:	496a      	ldr	r1, [pc, #424]	@ (8003678 <HAL_ADC_Init+0x2dc>)
 80034ce:	400a      	ands	r2, r1
 80034d0:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 80034d2:	4b67      	ldr	r3, [pc, #412]	@ (8003670 <HAL_ADC_Init+0x2d4>)
 80034d4:	6819      	ldr	r1, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034da:	065a      	lsls	r2, r3, #25
 80034dc:	4b64      	ldr	r3, [pc, #400]	@ (8003670 <HAL_ADC_Init+0x2d4>)
 80034de:	430a      	orrs	r2, r1
 80034e0:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689a      	ldr	r2, [r3, #8]
 80034e8:	2380      	movs	r3, #128	@ 0x80
 80034ea:	055b      	lsls	r3, r3, #21
 80034ec:	4013      	ands	r3, r2
 80034ee:	d108      	bne.n	8003502 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689a      	ldr	r2, [r3, #8]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2180      	movs	r1, #128	@ 0x80
 80034fc:	0549      	lsls	r1, r1, #21
 80034fe:	430a      	orrs	r2, r1
 8003500:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	68da      	ldr	r2, [r3, #12]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	495b      	ldr	r1, [pc, #364]	@ (800367c <HAL_ADC_Init+0x2e0>)
 800350e:	400a      	ands	r2, r1
 8003510:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68d9      	ldr	r1, [r3, #12]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	691b      	ldr	r3, [r3, #16]
 8003520:	2b02      	cmp	r3, #2
 8003522:	d101      	bne.n	8003528 <HAL_ADC_Init+0x18c>
 8003524:	2304      	movs	r3, #4
 8003526:	e000      	b.n	800352a <HAL_ADC_Init+0x18e>
 8003528:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800352a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2020      	movs	r0, #32
 8003530:	5c1b      	ldrb	r3, [r3, r0]
 8003532:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003534:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	202c      	movs	r0, #44	@ 0x2c
 800353a:	5c1b      	ldrb	r3, [r3, r0]
 800353c:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800353e:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003544:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	699b      	ldr	r3, [r3, #24]
 800354a:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 800354c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	69db      	ldr	r3, [r3, #28]
 8003552:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003554:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	430a      	orrs	r2, r1
 800355c:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003562:	23c2      	movs	r3, #194	@ 0xc2
 8003564:	33ff      	adds	r3, #255	@ 0xff
 8003566:	429a      	cmp	r2, r3
 8003568:	d00b      	beq.n	8003582 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	68d9      	ldr	r1, [r3, #12]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8003578:	431a      	orrs	r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	430a      	orrs	r2, r1
 8003580:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2221      	movs	r2, #33	@ 0x21
 8003586:	5c9b      	ldrb	r3, [r3, r2]
 8003588:	2b01      	cmp	r3, #1
 800358a:	d11a      	bne.n	80035c2 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2220      	movs	r2, #32
 8003590:	5c9b      	ldrb	r3, [r3, r2]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d109      	bne.n	80035aa <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	68da      	ldr	r2, [r3, #12]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2180      	movs	r1, #128	@ 0x80
 80035a2:	0249      	lsls	r1, r1, #9
 80035a4:	430a      	orrs	r2, r1
 80035a6:	60da      	str	r2, [r3, #12]
 80035a8:	e00b      	b.n	80035c2 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ae:	2220      	movs	r2, #32
 80035b0:	431a      	orrs	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035ba:	2201      	movs	r2, #1
 80035bc:	431a      	orrs	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d11f      	bne.n	800360a <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	691a      	ldr	r2, [r3, #16]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	492a      	ldr	r1, [pc, #168]	@ (8003680 <HAL_ADC_Init+0x2e4>)
 80035d6:	400a      	ands	r2, r1
 80035d8:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	6919      	ldr	r1, [r3, #16]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80035e8:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 80035ee:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	430a      	orrs	r2, r1
 80035f6:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	691a      	ldr	r2, [r3, #16]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2101      	movs	r1, #1
 8003604:	430a      	orrs	r2, r1
 8003606:	611a      	str	r2, [r3, #16]
 8003608:	e00e      	b.n	8003628 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	691b      	ldr	r3, [r3, #16]
 8003610:	2201      	movs	r2, #1
 8003612:	4013      	ands	r3, r2
 8003614:	2b01      	cmp	r3, #1
 8003616:	d107      	bne.n	8003628 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	691a      	ldr	r2, [r3, #16]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2101      	movs	r1, #1
 8003624:	438a      	bics	r2, r1
 8003626:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	695a      	ldr	r2, [r3, #20]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2107      	movs	r1, #7
 8003634:	438a      	bics	r2, r1
 8003636:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	6959      	ldr	r1, [r3, #20]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	430a      	orrs	r2, r1
 8003648:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003654:	2203      	movs	r2, #3
 8003656:	4393      	bics	r3, r2
 8003658:	2201      	movs	r2, #1
 800365a:	431a      	orrs	r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	0018      	movs	r0, r3
 8003664:	46bd      	mov	sp, r7
 8003666:	b002      	add	sp, #8
 8003668:	bd80      	pop	{r7, pc}
 800366a:	46c0      	nop			@ (mov r8, r8)
 800366c:	fffffefd 	.word	0xfffffefd
 8003670:	40012708 	.word	0x40012708
 8003674:	ffc3ffff 	.word	0xffc3ffff
 8003678:	fdffffff 	.word	0xfdffffff
 800367c:	fffe0219 	.word	0xfffe0219
 8003680:	fffffc03 	.word	0xfffffc03

08003684 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003684:	b590      	push	{r4, r7, lr}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800368c:	230f      	movs	r3, #15
 800368e:	18fb      	adds	r3, r7, r3
 8003690:	2200      	movs	r2, #0
 8003692:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	2204      	movs	r2, #4
 800369c:	4013      	ands	r3, r2
 800369e:	d138      	bne.n	8003712 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2250      	movs	r2, #80	@ 0x50
 80036a4:	5c9b      	ldrb	r3, [r3, r2]
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d101      	bne.n	80036ae <HAL_ADC_Start+0x2a>
 80036aa:	2302      	movs	r3, #2
 80036ac:	e038      	b.n	8003720 <HAL_ADC_Start+0x9c>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2250      	movs	r2, #80	@ 0x50
 80036b2:	2101      	movs	r1, #1
 80036b4:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	69db      	ldr	r3, [r3, #28]
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d007      	beq.n	80036ce <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80036be:	230f      	movs	r3, #15
 80036c0:	18fc      	adds	r4, r7, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	0018      	movs	r0, r3
 80036c6:	f000 f981 	bl	80039cc <ADC_Enable>
 80036ca:	0003      	movs	r3, r0
 80036cc:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80036ce:	230f      	movs	r3, #15
 80036d0:	18fb      	adds	r3, r7, r3
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d120      	bne.n	800371a <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036dc:	4a12      	ldr	r2, [pc, #72]	@ (8003728 <HAL_ADC_Start+0xa4>)
 80036de:	4013      	ands	r3, r2
 80036e0:	2280      	movs	r2, #128	@ 0x80
 80036e2:	0052      	lsls	r2, r2, #1
 80036e4:	431a      	orrs	r2, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2250      	movs	r2, #80	@ 0x50
 80036f4:	2100      	movs	r1, #0
 80036f6:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	221c      	movs	r2, #28
 80036fe:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689a      	ldr	r2, [r3, #8]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2104      	movs	r1, #4
 800370c:	430a      	orrs	r2, r1
 800370e:	609a      	str	r2, [r3, #8]
 8003710:	e003      	b.n	800371a <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003712:	230f      	movs	r3, #15
 8003714:	18fb      	adds	r3, r7, r3
 8003716:	2202      	movs	r2, #2
 8003718:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800371a:	230f      	movs	r3, #15
 800371c:	18fb      	adds	r3, r7, r3
 800371e:	781b      	ldrb	r3, [r3, #0]
}
 8003720:	0018      	movs	r0, r3
 8003722:	46bd      	mov	sp, r7
 8003724:	b005      	add	sp, #20
 8003726:	bd90      	pop	{r4, r7, pc}
 8003728:	fffff0fe 	.word	0xfffff0fe

0800372c <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800372c:	b5b0      	push	{r4, r5, r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003734:	230f      	movs	r3, #15
 8003736:	18fb      	adds	r3, r7, r3
 8003738:	2200      	movs	r2, #0
 800373a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2250      	movs	r2, #80	@ 0x50
 8003740:	5c9b      	ldrb	r3, [r3, r2]
 8003742:	2b01      	cmp	r3, #1
 8003744:	d101      	bne.n	800374a <HAL_ADC_Stop+0x1e>
 8003746:	2302      	movs	r3, #2
 8003748:	e029      	b.n	800379e <HAL_ADC_Stop+0x72>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2250      	movs	r2, #80	@ 0x50
 800374e:	2101      	movs	r1, #1
 8003750:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003752:	250f      	movs	r5, #15
 8003754:	197c      	adds	r4, r7, r5
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	0018      	movs	r0, r3
 800375a:	f000 fa06 	bl	8003b6a <ADC_ConversionStop>
 800375e:	0003      	movs	r3, r0
 8003760:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003762:	197b      	adds	r3, r7, r5
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d112      	bne.n	8003790 <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800376a:	197c      	adds	r4, r7, r5
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	0018      	movs	r0, r3
 8003770:	f000 f994 	bl	8003a9c <ADC_Disable>
 8003774:	0003      	movs	r3, r0
 8003776:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003778:	197b      	adds	r3, r7, r5
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d107      	bne.n	8003790 <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003784:	4a08      	ldr	r2, [pc, #32]	@ (80037a8 <HAL_ADC_Stop+0x7c>)
 8003786:	4013      	ands	r3, r2
 8003788:	2201      	movs	r2, #1
 800378a:	431a      	orrs	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2250      	movs	r2, #80	@ 0x50
 8003794:	2100      	movs	r1, #0
 8003796:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8003798:	230f      	movs	r3, #15
 800379a:	18fb      	adds	r3, r7, r3
 800379c:	781b      	ldrb	r3, [r3, #0]
}
 800379e:	0018      	movs	r0, r3
 80037a0:	46bd      	mov	sp, r7
 80037a2:	b004      	add	sp, #16
 80037a4:	bdb0      	pop	{r4, r5, r7, pc}
 80037a6:	46c0      	nop			@ (mov r8, r8)
 80037a8:	fffffefe 	.word	0xfffffefe

080037ac <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80037b6:	2300      	movs	r3, #0
 80037b8:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 80037ba:	2300      	movs	r3, #0
 80037bc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	695b      	ldr	r3, [r3, #20]
 80037c2:	2b08      	cmp	r3, #8
 80037c4:	d102      	bne.n	80037cc <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80037c6:	2308      	movs	r3, #8
 80037c8:	60fb      	str	r3, [r7, #12]
 80037ca:	e014      	b.n	80037f6 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	2201      	movs	r2, #1
 80037d4:	4013      	ands	r3, r2
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d10b      	bne.n	80037f2 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037de:	2220      	movs	r2, #32
 80037e0:	431a      	orrs	r2, r3
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2250      	movs	r2, #80	@ 0x50
 80037ea:	2100      	movs	r1, #0
 80037ec:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e072      	b.n	80038d8 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80037f2:	230c      	movs	r3, #12
 80037f4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80037f6:	f7ff fda3 	bl	8003340 <HAL_GetTick>
 80037fa:	0003      	movs	r3, r0
 80037fc:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80037fe:	e01f      	b.n	8003840 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	3301      	adds	r3, #1
 8003804:	d01c      	beq.n	8003840 <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d007      	beq.n	800381c <HAL_ADC_PollForConversion+0x70>
 800380c:	f7ff fd98 	bl	8003340 <HAL_GetTick>
 8003810:	0002      	movs	r2, r0
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	683a      	ldr	r2, [r7, #0]
 8003818:	429a      	cmp	r2, r3
 800381a:	d211      	bcs.n	8003840 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	4013      	ands	r3, r2
 8003826:	d10b      	bne.n	8003840 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800382c:	2204      	movs	r2, #4
 800382e:	431a      	orrs	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2250      	movs	r2, #80	@ 0x50
 8003838:	2100      	movs	r1, #0
 800383a:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e04b      	b.n	80038d8 <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	68fa      	ldr	r2, [r7, #12]
 8003848:	4013      	ands	r3, r2
 800384a:	d0d9      	beq.n	8003800 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003850:	2280      	movs	r2, #128	@ 0x80
 8003852:	0092      	lsls	r2, r2, #2
 8003854:	431a      	orrs	r2, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68da      	ldr	r2, [r3, #12]
 8003860:	23c0      	movs	r3, #192	@ 0xc0
 8003862:	011b      	lsls	r3, r3, #4
 8003864:	4013      	ands	r3, r2
 8003866:	d12e      	bne.n	80038c6 <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2220      	movs	r2, #32
 800386c:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800386e:	2b00      	cmp	r3, #0
 8003870:	d129      	bne.n	80038c6 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2208      	movs	r2, #8
 800387a:	4013      	ands	r3, r2
 800387c:	2b08      	cmp	r3, #8
 800387e:	d122      	bne.n	80038c6 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	2204      	movs	r2, #4
 8003888:	4013      	ands	r3, r2
 800388a:	d110      	bne.n	80038ae <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	685a      	ldr	r2, [r3, #4]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	210c      	movs	r1, #12
 8003898:	438a      	bics	r2, r1
 800389a:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038a0:	4a0f      	ldr	r2, [pc, #60]	@ (80038e0 <HAL_ADC_PollForConversion+0x134>)
 80038a2:	4013      	ands	r3, r2
 80038a4:	2201      	movs	r2, #1
 80038a6:	431a      	orrs	r2, r3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	655a      	str	r2, [r3, #84]	@ 0x54
 80038ac:	e00b      	b.n	80038c6 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038b2:	2220      	movs	r2, #32
 80038b4:	431a      	orrs	r2, r3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038be:	2201      	movs	r2, #1
 80038c0:	431a      	orrs	r2, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d103      	bne.n	80038d6 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	220c      	movs	r2, #12
 80038d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	0018      	movs	r0, r3
 80038da:	46bd      	mov	sp, r7
 80038dc:	b004      	add	sp, #16
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	fffffefe 	.word	0xfffffefe

080038e4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80038f2:	0018      	movs	r0, r3
 80038f4:	46bd      	mov	sp, r7
 80038f6:	b002      	add	sp, #8
 80038f8:	bd80      	pop	{r7, pc}
	...

080038fc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2250      	movs	r2, #80	@ 0x50
 800390a:	5c9b      	ldrb	r3, [r3, r2]
 800390c:	2b01      	cmp	r3, #1
 800390e:	d101      	bne.n	8003914 <HAL_ADC_ConfigChannel+0x18>
 8003910:	2302      	movs	r3, #2
 8003912:	e050      	b.n	80039b6 <HAL_ADC_ConfigChannel+0xba>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2250      	movs	r2, #80	@ 0x50
 8003918:	2101      	movs	r1, #1
 800391a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	2204      	movs	r2, #4
 8003924:	4013      	ands	r3, r2
 8003926:	d00b      	beq.n	8003940 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800392c:	2220      	movs	r2, #32
 800392e:	431a      	orrs	r2, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2250      	movs	r2, #80	@ 0x50
 8003938:	2100      	movs	r1, #0
 800393a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e03a      	b.n	80039b6 <HAL_ADC_ConfigChannel+0xba>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	4a1e      	ldr	r2, [pc, #120]	@ (80039c0 <HAL_ADC_ConfigChannel+0xc4>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d018      	beq.n	800397c <HAL_ADC_ConfigChannel+0x80>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	035b      	lsls	r3, r3, #13
 8003956:	0b5a      	lsrs	r2, r3, #13
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	430a      	orrs	r2, r1
 800395e:	629a      	str	r2, [r3, #40]	@ 0x28
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	2380      	movs	r3, #128	@ 0x80
 8003966:	029b      	lsls	r3, r3, #10
 8003968:	4013      	ands	r3, r2
 800396a:	d01f      	beq.n	80039ac <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 800396c:	4b15      	ldr	r3, [pc, #84]	@ (80039c4 <HAL_ADC_ConfigChannel+0xc8>)
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	4b14      	ldr	r3, [pc, #80]	@ (80039c4 <HAL_ADC_ConfigChannel+0xc8>)
 8003972:	2180      	movs	r1, #128	@ 0x80
 8003974:	03c9      	lsls	r1, r1, #15
 8003976:	430a      	orrs	r2, r1
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	e017      	b.n	80039ac <HAL_ADC_ConfigChannel+0xb0>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	035b      	lsls	r3, r3, #13
 8003988:	0b5b      	lsrs	r3, r3, #13
 800398a:	43d9      	mvns	r1, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	400a      	ands	r2, r1
 8003992:	629a      	str	r2, [r3, #40]	@ 0x28
      ADC->CCR &= ~ADC_CCR_TSEN;
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	2380      	movs	r3, #128	@ 0x80
 800399a:	029b      	lsls	r3, r3, #10
 800399c:	4013      	ands	r3, r2
 800399e:	d005      	beq.n	80039ac <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80039a0:	4b08      	ldr	r3, [pc, #32]	@ (80039c4 <HAL_ADC_ConfigChannel+0xc8>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	4b07      	ldr	r3, [pc, #28]	@ (80039c4 <HAL_ADC_ConfigChannel+0xc8>)
 80039a6:	4908      	ldr	r1, [pc, #32]	@ (80039c8 <HAL_ADC_ConfigChannel+0xcc>)
 80039a8:	400a      	ands	r2, r1
 80039aa:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2250      	movs	r2, #80	@ 0x50
 80039b0:	2100      	movs	r1, #0
 80039b2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	0018      	movs	r0, r3
 80039b8:	46bd      	mov	sp, r7
 80039ba:	b002      	add	sp, #8
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	46c0      	nop			@ (mov r8, r8)
 80039c0:	00001001 	.word	0x00001001
 80039c4:	40012708 	.word	0x40012708
 80039c8:	ffbfffff 	.word	0xffbfffff

080039cc <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b084      	sub	sp, #16
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039d4:	2300      	movs	r3, #0
 80039d6:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	2203      	movs	r2, #3
 80039e0:	4013      	ands	r3, r2
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d108      	bne.n	80039f8 <ADC_Enable+0x2c>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2201      	movs	r2, #1
 80039ee:	4013      	ands	r3, r2
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d101      	bne.n	80039f8 <ADC_Enable+0x2c>
 80039f4:	2301      	movs	r3, #1
 80039f6:	e000      	b.n	80039fa <ADC_Enable+0x2e>
 80039f8:	2300      	movs	r3, #0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d146      	bne.n	8003a8c <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	4a24      	ldr	r2, [pc, #144]	@ (8003a98 <ADC_Enable+0xcc>)
 8003a06:	4013      	ands	r3, r2
 8003a08:	d00d      	beq.n	8003a26 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a0e:	2210      	movs	r2, #16
 8003a10:	431a      	orrs	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	431a      	orrs	r2, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e033      	b.n	8003a8e <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	689a      	ldr	r2, [r3, #8]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2101      	movs	r1, #1
 8003a32:	430a      	orrs	r2, r1
 8003a34:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8003a36:	2001      	movs	r0, #1
 8003a38:	f000 f8e4 	bl	8003c04 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a3c:	f7ff fc80 	bl	8003340 <HAL_GetTick>
 8003a40:	0003      	movs	r3, r0
 8003a42:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003a44:	e01b      	b.n	8003a7e <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a46:	f7ff fc7b 	bl	8003340 <HAL_GetTick>
 8003a4a:	0002      	movs	r2, r0
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	2b0a      	cmp	r3, #10
 8003a52:	d914      	bls.n	8003a7e <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d00d      	beq.n	8003a7e <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a66:	2210      	movs	r2, #16
 8003a68:	431a      	orrs	r2, r3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a72:	2201      	movs	r2, #1
 8003a74:	431a      	orrs	r2, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e007      	b.n	8003a8e <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2201      	movs	r2, #1
 8003a86:	4013      	ands	r3, r2
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d1dc      	bne.n	8003a46 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	0018      	movs	r0, r3
 8003a90:	46bd      	mov	sp, r7
 8003a92:	b004      	add	sp, #16
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	46c0      	nop			@ (mov r8, r8)
 8003a98:	80000017 	.word	0x80000017

08003a9c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	2203      	movs	r2, #3
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d108      	bne.n	8003ac8 <ADC_Disable+0x2c>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2201      	movs	r2, #1
 8003abe:	4013      	ands	r3, r2
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d101      	bne.n	8003ac8 <ADC_Disable+0x2c>
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e000      	b.n	8003aca <ADC_Disable+0x2e>
 8003ac8:	2300      	movs	r3, #0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d048      	beq.n	8003b60 <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	2205      	movs	r2, #5
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d110      	bne.n	8003afe <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	689a      	ldr	r2, [r3, #8]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2102      	movs	r1, #2
 8003ae8:	430a      	orrs	r2, r1
 8003aea:	609a      	str	r2, [r3, #8]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	2203      	movs	r2, #3
 8003af2:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003af4:	f7ff fc24 	bl	8003340 <HAL_GetTick>
 8003af8:	0003      	movs	r3, r0
 8003afa:	60fb      	str	r3, [r7, #12]

    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003afc:	e029      	b.n	8003b52 <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b02:	2210      	movs	r2, #16
 8003b04:	431a      	orrs	r2, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b0e:	2201      	movs	r2, #1
 8003b10:	431a      	orrs	r2, r3
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e023      	b.n	8003b62 <ADC_Disable+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b1a:	f7ff fc11 	bl	8003340 <HAL_GetTick>
 8003b1e:	0002      	movs	r2, r0
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	2b0a      	cmp	r3, #10
 8003b26:	d914      	bls.n	8003b52 <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	4013      	ands	r3, r2
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d10d      	bne.n	8003b52 <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b3a:	2210      	movs	r2, #16
 8003b3c:	431a      	orrs	r2, r3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b46:	2201      	movs	r2, #1
 8003b48:	431a      	orrs	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e007      	b.n	8003b62 <ADC_Disable+0xc6>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	2201      	movs	r2, #1
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d0dc      	beq.n	8003b1a <ADC_Disable+0x7e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	0018      	movs	r0, r3
 8003b64:	46bd      	mov	sp, r7
 8003b66:	b004      	add	sp, #16
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003b6a:	b580      	push	{r7, lr}
 8003b6c:	b084      	sub	sp, #16
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b72:	2300      	movs	r3, #0
 8003b74:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	2204      	movs	r2, #4
 8003b7e:	4013      	ands	r3, r2
 8003b80:	d03a      	beq.n	8003bf8 <ADC_ConversionStop+0x8e>
  {

    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	2204      	movs	r2, #4
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	2b04      	cmp	r3, #4
 8003b8e:	d10d      	bne.n	8003bac <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	2202      	movs	r2, #2
 8003b98:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 8003b9a:	d107      	bne.n	8003bac <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	689a      	ldr	r2, [r3, #8]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2110      	movs	r1, #16
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	609a      	str	r2, [r3, #8]
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003bac:	f7ff fbc8 	bl	8003340 <HAL_GetTick>
 8003bb0:	0003      	movs	r3, r0
 8003bb2:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8003bb4:	e01a      	b.n	8003bec <ADC_ConversionStop+0x82>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003bb6:	f7ff fbc3 	bl	8003340 <HAL_GetTick>
 8003bba:	0002      	movs	r2, r0
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b0a      	cmp	r3, #10
 8003bc2:	d913      	bls.n	8003bec <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	2204      	movs	r2, #4
 8003bcc:	4013      	ands	r3, r2
 8003bce:	d00d      	beq.n	8003bec <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bd4:	2210      	movs	r2, #16
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003be0:	2201      	movs	r2, #1
 8003be2:	431a      	orrs	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e006      	b.n	8003bfa <ADC_ConversionStop+0x90>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	2204      	movs	r2, #4
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	d1de      	bne.n	8003bb6 <ADC_ConversionStop+0x4c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	0018      	movs	r0, r3
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	b004      	add	sp, #16
 8003c00:	bd80      	pop	{r7, pc}
	...

08003c04 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8003c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c3c <ADC_DelayMicroSecond+0x38>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	490b      	ldr	r1, [pc, #44]	@ (8003c40 <ADC_DelayMicroSecond+0x3c>)
 8003c12:	0018      	movs	r0, r3
 8003c14:	f7fc fa94 	bl	8000140 <__udivsi3>
 8003c18:	0003      	movs	r3, r0
 8003c1a:	001a      	movs	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	4353      	muls	r3, r2
 8003c20:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8003c22:	e002      	b.n	8003c2a <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	3b01      	subs	r3, #1
 8003c28:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d1f9      	bne.n	8003c24 <ADC_DelayMicroSecond+0x20>
  }
}
 8003c30:	46c0      	nop			@ (mov r8, r8)
 8003c32:	46c0      	nop			@ (mov r8, r8)
 8003c34:	46bd      	mov	sp, r7
 8003c36:	b004      	add	sp, #16
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	46c0      	nop			@ (mov r8, r8)
 8003c3c:	20000000 	.word	0x20000000
 8003c40:	000f4240 	.word	0x000f4240

08003c44 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c4e:	2317      	movs	r3, #23
 8003c50:	18fb      	adds	r3, r7, r3
 8003c52:	2200      	movs	r2, #0
 8003c54:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8003c56:	2300      	movs	r3, #0
 8003c58:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0U; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	60fb      	str	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SingleDiff);

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2250      	movs	r2, #80	@ 0x50
 8003c62:	5c9b      	ldrb	r3, [r3, r2]
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d101      	bne.n	8003c6c <HAL_ADCEx_Calibration_Start+0x28>
 8003c68:	2302      	movs	r3, #2
 8003c6a:	e083      	b.n	8003d74 <HAL_ADCEx_Calibration_Start+0x130>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2250      	movs	r2, #80	@ 0x50
 8003c70:	2101      	movs	r1, #1
 8003c72:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	2203      	movs	r2, #3
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d108      	bne.n	8003c94 <HAL_ADCEx_Calibration_Start+0x50>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d101      	bne.n	8003c94 <HAL_ADCEx_Calibration_Start+0x50>
 8003c90:	2301      	movs	r3, #1
 8003c92:	e000      	b.n	8003c96 <HAL_ADCEx_Calibration_Start+0x52>
 8003c94:	2300      	movs	r3, #0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d15b      	bne.n	8003d52 <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c9e:	4a37      	ldr	r2, [pc, #220]	@ (8003d7c <HAL_ADCEx_Calibration_Start+0x138>)
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	431a      	orrs	r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	2203      	movs	r2, #3
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	68da      	ldr	r2, [r3, #12]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2103      	movs	r1, #3
 8003cc2:	438a      	bics	r2, r1
 8003cc4:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	689a      	ldr	r2, [r3, #8]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	2180      	movs	r1, #128	@ 0x80
 8003cd2:	0609      	lsls	r1, r1, #24
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8003cd8:	f7ff fb32 	bl	8003340 <HAL_GetTick>
 8003cdc:	0003      	movs	r3, r0
 8003cde:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003ce0:	e01d      	b.n	8003d1e <HAL_ADCEx_Calibration_Start+0xda>
    {
      if ((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003ce2:	f7ff fb2d 	bl	8003340 <HAL_GetTick>
 8003ce6:	0002      	movs	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b0a      	cmp	r3, #10
 8003cee:	d916      	bls.n	8003d1e <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	0fdb      	lsrs	r3, r3, #31
 8003cf8:	07da      	lsls	r2, r3, #31
 8003cfa:	2380      	movs	r3, #128	@ 0x80
 8003cfc:	061b      	lsls	r3, r3, #24
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d10d      	bne.n	8003d1e <HAL_ADCEx_Calibration_Start+0xda>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d06:	2212      	movs	r2, #18
 8003d08:	4393      	bics	r3, r2
 8003d0a:	2210      	movs	r2, #16
 8003d0c:	431a      	orrs	r2, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	655a      	str	r2, [r3, #84]	@ 0x54
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2250      	movs	r2, #80	@ 0x50
 8003d16:	2100      	movs	r1, #0
 8003d18:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e02a      	b.n	8003d74 <HAL_ADCEx_Calibration_Start+0x130>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	0fdb      	lsrs	r3, r3, #31
 8003d26:	07da      	lsls	r2, r3, #31
 8003d28:	2380      	movs	r3, #128	@ 0x80
 8003d2a:	061b      	lsls	r3, r3, #24
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d0d8      	beq.n	8003ce2 <HAL_ADCEx_Calibration_Start+0x9e>
        }
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	68d9      	ldr	r1, [r3, #12]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	68fa      	ldr	r2, [r7, #12]
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d44:	2203      	movs	r2, #3
 8003d46:	4393      	bics	r3, r2
 8003d48:	2201      	movs	r2, #1
 8003d4a:	431a      	orrs	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003d50:	e009      	b.n	8003d66 <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d56:	2220      	movs	r2, #32
 8003d58:	431a      	orrs	r2, r3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003d5e:	2317      	movs	r3, #23
 8003d60:	18fb      	adds	r3, r7, r3
 8003d62:	2201      	movs	r2, #1
 8003d64:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2250      	movs	r2, #80	@ 0x50
 8003d6a:	2100      	movs	r1, #0
 8003d6c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8003d6e:	2317      	movs	r3, #23
 8003d70:	18fb      	adds	r3, r7, r3
 8003d72:	781b      	ldrb	r3, [r3, #0]
}
 8003d74:	0018      	movs	r0, r3
 8003d76:	46bd      	mov	sp, r7
 8003d78:	b006      	add	sp, #24
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	fffffefd 	.word	0xfffffefd

08003d80 <HAL_ADCEx_EnableVREFINT>:
  * @note   This API is obsolete. This equivalent configuration is done in HAL_ADC_ConfigChannel().
            bit fields in ADC_CCR and SYSCFG_CFGR3 control the same signals to VREFINT and TempSensor buffers
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_EnableVREFINT(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	607b      	str	r3, [r7, #4]

  /* Enable the Buffer for the ADC by setting ENBUF_SENSOR_ADC bit in the CFGR3 register */
  SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_VREFINT_ADC);
 8003d8a:	4b13      	ldr	r3, [pc, #76]	@ (8003dd8 <HAL_ADCEx_EnableVREFINT+0x58>)
 8003d8c:	6a1a      	ldr	r2, [r3, #32]
 8003d8e:	4b12      	ldr	r3, [pc, #72]	@ (8003dd8 <HAL_ADCEx_EnableVREFINT+0x58>)
 8003d90:	2180      	movs	r1, #128	@ 0x80
 8003d92:	0049      	lsls	r1, r1, #1
 8003d94:	430a      	orrs	r2, r1
 8003d96:	621a      	str	r2, [r3, #32]

  /* Wait for Vrefint buffer effectively enabled */
  /* Get tick count */
  tickstart = HAL_GetTick();
 8003d98:	f7ff fad2 	bl	8003340 <HAL_GetTick>
 8003d9c:	0003      	movs	r3, r0
 8003d9e:	607b      	str	r3, [r7, #4]

  while (HAL_IS_BIT_CLR(SYSCFG->CFGR3, SYSCFG_CFGR3_VREFINT_RDYF))
 8003da0:	e00e      	b.n	8003dc0 <HAL_ADCEx_EnableVREFINT+0x40>
  {
    if ((HAL_GetTick() - tickstart) > SYSCFG_BUF_VREFINT_ENABLE_TIMEOUT)
 8003da2:	f7ff facd 	bl	8003340 <HAL_GetTick>
 8003da6:	0002      	movs	r2, r0
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	2b03      	cmp	r3, #3
 8003dae:	d907      	bls.n	8003dc0 <HAL_ADCEx_EnableVREFINT+0x40>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (HAL_IS_BIT_CLR(SYSCFG->CFGR3, SYSCFG_CFGR3_VREFINT_RDYF))
 8003db0:	4b09      	ldr	r3, [pc, #36]	@ (8003dd8 <HAL_ADCEx_EnableVREFINT+0x58>)
 8003db2:	6a1a      	ldr	r2, [r3, #32]
 8003db4:	2380      	movs	r3, #128	@ 0x80
 8003db6:	05db      	lsls	r3, r3, #23
 8003db8:	4013      	ands	r3, r2
 8003dba:	d101      	bne.n	8003dc0 <HAL_ADCEx_EnableVREFINT+0x40>
      {
        return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e006      	b.n	8003dce <HAL_ADCEx_EnableVREFINT+0x4e>
  while (HAL_IS_BIT_CLR(SYSCFG->CFGR3, SYSCFG_CFGR3_VREFINT_RDYF))
 8003dc0:	4b05      	ldr	r3, [pc, #20]	@ (8003dd8 <HAL_ADCEx_EnableVREFINT+0x58>)
 8003dc2:	6a1a      	ldr	r2, [r3, #32]
 8003dc4:	2380      	movs	r3, #128	@ 0x80
 8003dc6:	05db      	lsls	r3, r3, #23
 8003dc8:	4013      	ands	r3, r2
 8003dca:	d0ea      	beq.n	8003da2 <HAL_ADCEx_EnableVREFINT+0x22>
      }
    }
  }

  return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	0018      	movs	r0, r3
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	b002      	add	sp, #8
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	46c0      	nop			@ (mov r8, r8)
 8003dd8:	40010000 	.word	0x40010000

08003ddc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ddc:	b590      	push	{r4, r7, lr}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	0002      	movs	r2, r0
 8003de4:	6039      	str	r1, [r7, #0]
 8003de6:	1dfb      	adds	r3, r7, #7
 8003de8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003dea:	1dfb      	adds	r3, r7, #7
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	2b7f      	cmp	r3, #127	@ 0x7f
 8003df0:	d828      	bhi.n	8003e44 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003df2:	4a2f      	ldr	r2, [pc, #188]	@ (8003eb0 <__NVIC_SetPriority+0xd4>)
 8003df4:	1dfb      	adds	r3, r7, #7
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	b25b      	sxtb	r3, r3
 8003dfa:	089b      	lsrs	r3, r3, #2
 8003dfc:	33c0      	adds	r3, #192	@ 0xc0
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	589b      	ldr	r3, [r3, r2]
 8003e02:	1dfa      	adds	r2, r7, #7
 8003e04:	7812      	ldrb	r2, [r2, #0]
 8003e06:	0011      	movs	r1, r2
 8003e08:	2203      	movs	r2, #3
 8003e0a:	400a      	ands	r2, r1
 8003e0c:	00d2      	lsls	r2, r2, #3
 8003e0e:	21ff      	movs	r1, #255	@ 0xff
 8003e10:	4091      	lsls	r1, r2
 8003e12:	000a      	movs	r2, r1
 8003e14:	43d2      	mvns	r2, r2
 8003e16:	401a      	ands	r2, r3
 8003e18:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	019b      	lsls	r3, r3, #6
 8003e1e:	22ff      	movs	r2, #255	@ 0xff
 8003e20:	401a      	ands	r2, r3
 8003e22:	1dfb      	adds	r3, r7, #7
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	0018      	movs	r0, r3
 8003e28:	2303      	movs	r3, #3
 8003e2a:	4003      	ands	r3, r0
 8003e2c:	00db      	lsls	r3, r3, #3
 8003e2e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e30:	481f      	ldr	r0, [pc, #124]	@ (8003eb0 <__NVIC_SetPriority+0xd4>)
 8003e32:	1dfb      	adds	r3, r7, #7
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	b25b      	sxtb	r3, r3
 8003e38:	089b      	lsrs	r3, r3, #2
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	33c0      	adds	r3, #192	@ 0xc0
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003e42:	e031      	b.n	8003ea8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e44:	4a1b      	ldr	r2, [pc, #108]	@ (8003eb4 <__NVIC_SetPriority+0xd8>)
 8003e46:	1dfb      	adds	r3, r7, #7
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	0019      	movs	r1, r3
 8003e4c:	230f      	movs	r3, #15
 8003e4e:	400b      	ands	r3, r1
 8003e50:	3b08      	subs	r3, #8
 8003e52:	089b      	lsrs	r3, r3, #2
 8003e54:	3306      	adds	r3, #6
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	18d3      	adds	r3, r2, r3
 8003e5a:	3304      	adds	r3, #4
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	1dfa      	adds	r2, r7, #7
 8003e60:	7812      	ldrb	r2, [r2, #0]
 8003e62:	0011      	movs	r1, r2
 8003e64:	2203      	movs	r2, #3
 8003e66:	400a      	ands	r2, r1
 8003e68:	00d2      	lsls	r2, r2, #3
 8003e6a:	21ff      	movs	r1, #255	@ 0xff
 8003e6c:	4091      	lsls	r1, r2
 8003e6e:	000a      	movs	r2, r1
 8003e70:	43d2      	mvns	r2, r2
 8003e72:	401a      	ands	r2, r3
 8003e74:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	019b      	lsls	r3, r3, #6
 8003e7a:	22ff      	movs	r2, #255	@ 0xff
 8003e7c:	401a      	ands	r2, r3
 8003e7e:	1dfb      	adds	r3, r7, #7
 8003e80:	781b      	ldrb	r3, [r3, #0]
 8003e82:	0018      	movs	r0, r3
 8003e84:	2303      	movs	r3, #3
 8003e86:	4003      	ands	r3, r0
 8003e88:	00db      	lsls	r3, r3, #3
 8003e8a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e8c:	4809      	ldr	r0, [pc, #36]	@ (8003eb4 <__NVIC_SetPriority+0xd8>)
 8003e8e:	1dfb      	adds	r3, r7, #7
 8003e90:	781b      	ldrb	r3, [r3, #0]
 8003e92:	001c      	movs	r4, r3
 8003e94:	230f      	movs	r3, #15
 8003e96:	4023      	ands	r3, r4
 8003e98:	3b08      	subs	r3, #8
 8003e9a:	089b      	lsrs	r3, r3, #2
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	3306      	adds	r3, #6
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	18c3      	adds	r3, r0, r3
 8003ea4:	3304      	adds	r3, #4
 8003ea6:	601a      	str	r2, [r3, #0]
}
 8003ea8:	46c0      	nop			@ (mov r8, r8)
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	b003      	add	sp, #12
 8003eae:	bd90      	pop	{r4, r7, pc}
 8003eb0:	e000e100 	.word	0xe000e100
 8003eb4:	e000ed00 	.word	0xe000ed00

08003eb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	1e5a      	subs	r2, r3, #1
 8003ec4:	2380      	movs	r3, #128	@ 0x80
 8003ec6:	045b      	lsls	r3, r3, #17
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d301      	bcc.n	8003ed0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e010      	b.n	8003ef2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8003efc <SysTick_Config+0x44>)
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	3a01      	subs	r2, #1
 8003ed6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ed8:	2301      	movs	r3, #1
 8003eda:	425b      	negs	r3, r3
 8003edc:	2103      	movs	r1, #3
 8003ede:	0018      	movs	r0, r3
 8003ee0:	f7ff ff7c 	bl	8003ddc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ee4:	4b05      	ldr	r3, [pc, #20]	@ (8003efc <SysTick_Config+0x44>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003eea:	4b04      	ldr	r3, [pc, #16]	@ (8003efc <SysTick_Config+0x44>)
 8003eec:	2207      	movs	r2, #7
 8003eee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	0018      	movs	r0, r3
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	b002      	add	sp, #8
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	46c0      	nop			@ (mov r8, r8)
 8003efc:	e000e010 	.word	0xe000e010

08003f00 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	60b9      	str	r1, [r7, #8]
 8003f08:	607a      	str	r2, [r7, #4]
 8003f0a:	210f      	movs	r1, #15
 8003f0c:	187b      	adds	r3, r7, r1
 8003f0e:	1c02      	adds	r2, r0, #0
 8003f10:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003f12:	68ba      	ldr	r2, [r7, #8]
 8003f14:	187b      	adds	r3, r7, r1
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	b25b      	sxtb	r3, r3
 8003f1a:	0011      	movs	r1, r2
 8003f1c:	0018      	movs	r0, r3
 8003f1e:	f7ff ff5d 	bl	8003ddc <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8003f22:	46c0      	nop			@ (mov r8, r8)
 8003f24:	46bd      	mov	sp, r7
 8003f26:	b004      	add	sp, #16
 8003f28:	bd80      	pop	{r7, pc}

08003f2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f2a:	b580      	push	{r7, lr}
 8003f2c:	b082      	sub	sp, #8
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	0018      	movs	r0, r3
 8003f36:	f7ff ffbf 	bl	8003eb8 <SysTick_Config>
 8003f3a:	0003      	movs	r3, r0
}
 8003f3c:	0018      	movs	r0, r3
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	b002      	add	sp, #8
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b086      	sub	sp, #24
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f52:	2300      	movs	r3, #0
 8003f54:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003f56:	2300      	movs	r3, #0
 8003f58:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003f5a:	e155      	b.n	8004208 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2101      	movs	r1, #1
 8003f62:	697a      	ldr	r2, [r7, #20]
 8003f64:	4091      	lsls	r1, r2
 8003f66:	000a      	movs	r2, r1
 8003f68:	4013      	ands	r3, r2
 8003f6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d100      	bne.n	8003f74 <HAL_GPIO_Init+0x30>
 8003f72:	e146      	b.n	8004202 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	2203      	movs	r2, #3
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d005      	beq.n	8003f8c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	2203      	movs	r2, #3
 8003f86:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d130      	bne.n	8003fee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	005b      	lsls	r3, r3, #1
 8003f96:	2203      	movs	r2, #3
 8003f98:	409a      	lsls	r2, r3
 8003f9a:	0013      	movs	r3, r2
 8003f9c:	43da      	mvns	r2, r3
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	68da      	ldr	r2, [r3, #12]
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	005b      	lsls	r3, r3, #1
 8003fac:	409a      	lsls	r2, r3
 8003fae:	0013      	movs	r3, r2
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	693a      	ldr	r2, [r7, #16]
 8003fba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	409a      	lsls	r2, r3
 8003fc8:	0013      	movs	r3, r2
 8003fca:	43da      	mvns	r2, r3
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	4013      	ands	r3, r2
 8003fd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	091b      	lsrs	r3, r3, #4
 8003fd8:	2201      	movs	r2, #1
 8003fda:	401a      	ands	r2, r3
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	409a      	lsls	r2, r3
 8003fe0:	0013      	movs	r3, r2
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	2203      	movs	r2, #3
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	2b03      	cmp	r3, #3
 8003ff8:	d017      	beq.n	800402a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	005b      	lsls	r3, r3, #1
 8004004:	2203      	movs	r2, #3
 8004006:	409a      	lsls	r2, r3
 8004008:	0013      	movs	r3, r2
 800400a:	43da      	mvns	r2, r3
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	4013      	ands	r3, r2
 8004010:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	689a      	ldr	r2, [r3, #8]
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	409a      	lsls	r2, r3
 800401c:	0013      	movs	r3, r2
 800401e:	693a      	ldr	r2, [r7, #16]
 8004020:	4313      	orrs	r3, r2
 8004022:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	693a      	ldr	r2, [r7, #16]
 8004028:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	2203      	movs	r2, #3
 8004030:	4013      	ands	r3, r2
 8004032:	2b02      	cmp	r3, #2
 8004034:	d123      	bne.n	800407e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	08da      	lsrs	r2, r3, #3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	3208      	adds	r2, #8
 800403e:	0092      	lsls	r2, r2, #2
 8004040:	58d3      	ldr	r3, [r2, r3]
 8004042:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	2207      	movs	r2, #7
 8004048:	4013      	ands	r3, r2
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	220f      	movs	r2, #15
 800404e:	409a      	lsls	r2, r3
 8004050:	0013      	movs	r3, r2
 8004052:	43da      	mvns	r2, r3
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	4013      	ands	r3, r2
 8004058:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	691a      	ldr	r2, [r3, #16]
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	2107      	movs	r1, #7
 8004062:	400b      	ands	r3, r1
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	409a      	lsls	r2, r3
 8004068:	0013      	movs	r3, r2
 800406a:	693a      	ldr	r2, [r7, #16]
 800406c:	4313      	orrs	r3, r2
 800406e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	08da      	lsrs	r2, r3, #3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	3208      	adds	r2, #8
 8004078:	0092      	lsls	r2, r2, #2
 800407a:	6939      	ldr	r1, [r7, #16]
 800407c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	005b      	lsls	r3, r3, #1
 8004088:	2203      	movs	r2, #3
 800408a:	409a      	lsls	r2, r3
 800408c:	0013      	movs	r3, r2
 800408e:	43da      	mvns	r2, r3
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	4013      	ands	r3, r2
 8004094:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	2203      	movs	r2, #3
 800409c:	401a      	ands	r2, r3
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	005b      	lsls	r3, r3, #1
 80040a2:	409a      	lsls	r2, r3
 80040a4:	0013      	movs	r3, r2
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	693a      	ldr	r2, [r7, #16]
 80040b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685a      	ldr	r2, [r3, #4]
 80040b6:	23c0      	movs	r3, #192	@ 0xc0
 80040b8:	029b      	lsls	r3, r3, #10
 80040ba:	4013      	ands	r3, r2
 80040bc:	d100      	bne.n	80040c0 <HAL_GPIO_Init+0x17c>
 80040be:	e0a0      	b.n	8004202 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040c0:	4b57      	ldr	r3, [pc, #348]	@ (8004220 <HAL_GPIO_Init+0x2dc>)
 80040c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040c4:	4b56      	ldr	r3, [pc, #344]	@ (8004220 <HAL_GPIO_Init+0x2dc>)
 80040c6:	2101      	movs	r1, #1
 80040c8:	430a      	orrs	r2, r1
 80040ca:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80040cc:	4a55      	ldr	r2, [pc, #340]	@ (8004224 <HAL_GPIO_Init+0x2e0>)
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	089b      	lsrs	r3, r3, #2
 80040d2:	3302      	adds	r3, #2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	589b      	ldr	r3, [r3, r2]
 80040d8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	2203      	movs	r2, #3
 80040de:	4013      	ands	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	220f      	movs	r2, #15
 80040e4:	409a      	lsls	r2, r3
 80040e6:	0013      	movs	r3, r2
 80040e8:	43da      	mvns	r2, r3
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	4013      	ands	r3, r2
 80040ee:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	23a0      	movs	r3, #160	@ 0xa0
 80040f4:	05db      	lsls	r3, r3, #23
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d01f      	beq.n	800413a <HAL_GPIO_Init+0x1f6>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a4a      	ldr	r2, [pc, #296]	@ (8004228 <HAL_GPIO_Init+0x2e4>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d019      	beq.n	8004136 <HAL_GPIO_Init+0x1f2>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a49      	ldr	r2, [pc, #292]	@ (800422c <HAL_GPIO_Init+0x2e8>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d013      	beq.n	8004132 <HAL_GPIO_Init+0x1ee>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a48      	ldr	r2, [pc, #288]	@ (8004230 <HAL_GPIO_Init+0x2ec>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d00d      	beq.n	800412e <HAL_GPIO_Init+0x1ea>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a47      	ldr	r2, [pc, #284]	@ (8004234 <HAL_GPIO_Init+0x2f0>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d007      	beq.n	800412a <HAL_GPIO_Init+0x1e6>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a46      	ldr	r2, [pc, #280]	@ (8004238 <HAL_GPIO_Init+0x2f4>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d101      	bne.n	8004126 <HAL_GPIO_Init+0x1e2>
 8004122:	2305      	movs	r3, #5
 8004124:	e00a      	b.n	800413c <HAL_GPIO_Init+0x1f8>
 8004126:	2306      	movs	r3, #6
 8004128:	e008      	b.n	800413c <HAL_GPIO_Init+0x1f8>
 800412a:	2304      	movs	r3, #4
 800412c:	e006      	b.n	800413c <HAL_GPIO_Init+0x1f8>
 800412e:	2303      	movs	r3, #3
 8004130:	e004      	b.n	800413c <HAL_GPIO_Init+0x1f8>
 8004132:	2302      	movs	r3, #2
 8004134:	e002      	b.n	800413c <HAL_GPIO_Init+0x1f8>
 8004136:	2301      	movs	r3, #1
 8004138:	e000      	b.n	800413c <HAL_GPIO_Init+0x1f8>
 800413a:	2300      	movs	r3, #0
 800413c:	697a      	ldr	r2, [r7, #20]
 800413e:	2103      	movs	r1, #3
 8004140:	400a      	ands	r2, r1
 8004142:	0092      	lsls	r2, r2, #2
 8004144:	4093      	lsls	r3, r2
 8004146:	693a      	ldr	r2, [r7, #16]
 8004148:	4313      	orrs	r3, r2
 800414a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800414c:	4935      	ldr	r1, [pc, #212]	@ (8004224 <HAL_GPIO_Init+0x2e0>)
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	089b      	lsrs	r3, r3, #2
 8004152:	3302      	adds	r3, #2
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	693a      	ldr	r2, [r7, #16]
 8004158:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800415a:	4b38      	ldr	r3, [pc, #224]	@ (800423c <HAL_GPIO_Init+0x2f8>)
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	43da      	mvns	r2, r3
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	4013      	ands	r3, r2
 8004168:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	685a      	ldr	r2, [r3, #4]
 800416e:	2380      	movs	r3, #128	@ 0x80
 8004170:	035b      	lsls	r3, r3, #13
 8004172:	4013      	ands	r3, r2
 8004174:	d003      	beq.n	800417e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8004176:	693a      	ldr	r2, [r7, #16]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	4313      	orrs	r3, r2
 800417c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800417e:	4b2f      	ldr	r3, [pc, #188]	@ (800423c <HAL_GPIO_Init+0x2f8>)
 8004180:	693a      	ldr	r2, [r7, #16]
 8004182:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004184:	4b2d      	ldr	r3, [pc, #180]	@ (800423c <HAL_GPIO_Init+0x2f8>)
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	43da      	mvns	r2, r3
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	4013      	ands	r3, r2
 8004192:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	2380      	movs	r3, #128	@ 0x80
 800419a:	039b      	lsls	r3, r3, #14
 800419c:	4013      	ands	r3, r2
 800419e:	d003      	beq.n	80041a8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80041a0:	693a      	ldr	r2, [r7, #16]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	4313      	orrs	r3, r2
 80041a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80041a8:	4b24      	ldr	r3, [pc, #144]	@ (800423c <HAL_GPIO_Init+0x2f8>)
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80041ae:	4b23      	ldr	r3, [pc, #140]	@ (800423c <HAL_GPIO_Init+0x2f8>)
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	43da      	mvns	r2, r3
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	4013      	ands	r3, r2
 80041bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	685a      	ldr	r2, [r3, #4]
 80041c2:	2380      	movs	r3, #128	@ 0x80
 80041c4:	029b      	lsls	r3, r3, #10
 80041c6:	4013      	ands	r3, r2
 80041c8:	d003      	beq.n	80041d2 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80041ca:	693a      	ldr	r2, [r7, #16]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80041d2:	4b1a      	ldr	r3, [pc, #104]	@ (800423c <HAL_GPIO_Init+0x2f8>)
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041d8:	4b18      	ldr	r3, [pc, #96]	@ (800423c <HAL_GPIO_Init+0x2f8>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	43da      	mvns	r2, r3
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	4013      	ands	r3, r2
 80041e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685a      	ldr	r2, [r3, #4]
 80041ec:	2380      	movs	r3, #128	@ 0x80
 80041ee:	025b      	lsls	r3, r3, #9
 80041f0:	4013      	ands	r3, r2
 80041f2:	d003      	beq.n	80041fc <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80041f4:	693a      	ldr	r2, [r7, #16]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80041fc:	4b0f      	ldr	r3, [pc, #60]	@ (800423c <HAL_GPIO_Init+0x2f8>)
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	3301      	adds	r3, #1
 8004206:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	40da      	lsrs	r2, r3
 8004210:	1e13      	subs	r3, r2, #0
 8004212:	d000      	beq.n	8004216 <HAL_GPIO_Init+0x2d2>
 8004214:	e6a2      	b.n	8003f5c <HAL_GPIO_Init+0x18>
  }
}
 8004216:	46c0      	nop			@ (mov r8, r8)
 8004218:	46c0      	nop			@ (mov r8, r8)
 800421a:	46bd      	mov	sp, r7
 800421c:	b006      	add	sp, #24
 800421e:	bd80      	pop	{r7, pc}
 8004220:	40021000 	.word	0x40021000
 8004224:	40010000 	.word	0x40010000
 8004228:	50000400 	.word	0x50000400
 800422c:	50000800 	.word	0x50000800
 8004230:	50000c00 	.word	0x50000c00
 8004234:	50001000 	.word	0x50001000
 8004238:	50001c00 	.word	0x50001c00
 800423c:	40010400 	.word	0x40010400

08004240 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004240:	b5b0      	push	{r4, r5, r7, lr}
 8004242:	b08a      	sub	sp, #40	@ 0x28
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d102      	bne.n	8004254 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	f000 fb6c 	bl	800492c <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004254:	4bc8      	ldr	r3, [pc, #800]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	220c      	movs	r2, #12
 800425a:	4013      	ands	r3, r2
 800425c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800425e:	4bc6      	ldr	r3, [pc, #792]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 8004260:	68da      	ldr	r2, [r3, #12]
 8004262:	2380      	movs	r3, #128	@ 0x80
 8004264:	025b      	lsls	r3, r3, #9
 8004266:	4013      	ands	r3, r2
 8004268:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2201      	movs	r2, #1
 8004270:	4013      	ands	r3, r2
 8004272:	d100      	bne.n	8004276 <HAL_RCC_OscConfig+0x36>
 8004274:	e07d      	b.n	8004372 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	2b08      	cmp	r3, #8
 800427a:	d007      	beq.n	800428c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	2b0c      	cmp	r3, #12
 8004280:	d112      	bne.n	80042a8 <HAL_RCC_OscConfig+0x68>
 8004282:	69ba      	ldr	r2, [r7, #24]
 8004284:	2380      	movs	r3, #128	@ 0x80
 8004286:	025b      	lsls	r3, r3, #9
 8004288:	429a      	cmp	r2, r3
 800428a:	d10d      	bne.n	80042a8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800428c:	4bba      	ldr	r3, [pc, #744]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	2380      	movs	r3, #128	@ 0x80
 8004292:	029b      	lsls	r3, r3, #10
 8004294:	4013      	ands	r3, r2
 8004296:	d100      	bne.n	800429a <HAL_RCC_OscConfig+0x5a>
 8004298:	e06a      	b.n	8004370 <HAL_RCC_OscConfig+0x130>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d166      	bne.n	8004370 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	f000 fb42 	bl	800492c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685a      	ldr	r2, [r3, #4]
 80042ac:	2380      	movs	r3, #128	@ 0x80
 80042ae:	025b      	lsls	r3, r3, #9
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d107      	bne.n	80042c4 <HAL_RCC_OscConfig+0x84>
 80042b4:	4bb0      	ldr	r3, [pc, #704]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	4baf      	ldr	r3, [pc, #700]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80042ba:	2180      	movs	r1, #128	@ 0x80
 80042bc:	0249      	lsls	r1, r1, #9
 80042be:	430a      	orrs	r2, r1
 80042c0:	601a      	str	r2, [r3, #0]
 80042c2:	e027      	b.n	8004314 <HAL_RCC_OscConfig+0xd4>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685a      	ldr	r2, [r3, #4]
 80042c8:	23a0      	movs	r3, #160	@ 0xa0
 80042ca:	02db      	lsls	r3, r3, #11
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d10e      	bne.n	80042ee <HAL_RCC_OscConfig+0xae>
 80042d0:	4ba9      	ldr	r3, [pc, #676]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	4ba8      	ldr	r3, [pc, #672]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80042d6:	2180      	movs	r1, #128	@ 0x80
 80042d8:	02c9      	lsls	r1, r1, #11
 80042da:	430a      	orrs	r2, r1
 80042dc:	601a      	str	r2, [r3, #0]
 80042de:	4ba6      	ldr	r3, [pc, #664]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	4ba5      	ldr	r3, [pc, #660]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80042e4:	2180      	movs	r1, #128	@ 0x80
 80042e6:	0249      	lsls	r1, r1, #9
 80042e8:	430a      	orrs	r2, r1
 80042ea:	601a      	str	r2, [r3, #0]
 80042ec:	e012      	b.n	8004314 <HAL_RCC_OscConfig+0xd4>
 80042ee:	4ba2      	ldr	r3, [pc, #648]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	4ba1      	ldr	r3, [pc, #644]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80042f4:	49a1      	ldr	r1, [pc, #644]	@ (800457c <HAL_RCC_OscConfig+0x33c>)
 80042f6:	400a      	ands	r2, r1
 80042f8:	601a      	str	r2, [r3, #0]
 80042fa:	4b9f      	ldr	r3, [pc, #636]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	2380      	movs	r3, #128	@ 0x80
 8004300:	025b      	lsls	r3, r3, #9
 8004302:	4013      	ands	r3, r2
 8004304:	60fb      	str	r3, [r7, #12]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	4b9b      	ldr	r3, [pc, #620]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	4b9a      	ldr	r3, [pc, #616]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 800430e:	499c      	ldr	r1, [pc, #624]	@ (8004580 <HAL_RCC_OscConfig+0x340>)
 8004310:	400a      	ands	r2, r1
 8004312:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d014      	beq.n	8004346 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800431c:	f7ff f810 	bl	8003340 <HAL_GetTick>
 8004320:	0003      	movs	r3, r0
 8004322:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004324:	e008      	b.n	8004338 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004326:	f7ff f80b 	bl	8003340 <HAL_GetTick>
 800432a:	0002      	movs	r2, r0
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	2b64      	cmp	r3, #100	@ 0x64
 8004332:	d901      	bls.n	8004338 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e2f9      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004338:	4b8f      	ldr	r3, [pc, #572]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	2380      	movs	r3, #128	@ 0x80
 800433e:	029b      	lsls	r3, r3, #10
 8004340:	4013      	ands	r3, r2
 8004342:	d0f0      	beq.n	8004326 <HAL_RCC_OscConfig+0xe6>
 8004344:	e015      	b.n	8004372 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004346:	f7fe fffb 	bl	8003340 <HAL_GetTick>
 800434a:	0003      	movs	r3, r0
 800434c:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800434e:	e008      	b.n	8004362 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004350:	f7fe fff6 	bl	8003340 <HAL_GetTick>
 8004354:	0002      	movs	r2, r0
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b64      	cmp	r3, #100	@ 0x64
 800435c:	d901      	bls.n	8004362 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e2e4      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004362:	4b85      	ldr	r3, [pc, #532]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	2380      	movs	r3, #128	@ 0x80
 8004368:	029b      	lsls	r3, r3, #10
 800436a:	4013      	ands	r3, r2
 800436c:	d1f0      	bne.n	8004350 <HAL_RCC_OscConfig+0x110>
 800436e:	e000      	b.n	8004372 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004370:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2202      	movs	r2, #2
 8004378:	4013      	ands	r3, r2
 800437a:	d100      	bne.n	800437e <HAL_RCC_OscConfig+0x13e>
 800437c:	e099      	b.n	80044b2 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004386:	2220      	movs	r2, #32
 8004388:	4013      	ands	r3, r2
 800438a:	d009      	beq.n	80043a0 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800438c:	4b7a      	ldr	r3, [pc, #488]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	4b79      	ldr	r3, [pc, #484]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 8004392:	2120      	movs	r1, #32
 8004394:	430a      	orrs	r2, r1
 8004396:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8004398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800439a:	2220      	movs	r2, #32
 800439c:	4393      	bics	r3, r2
 800439e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	2b04      	cmp	r3, #4
 80043a4:	d005      	beq.n	80043b2 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	2b0c      	cmp	r3, #12
 80043aa:	d13e      	bne.n	800442a <HAL_RCC_OscConfig+0x1ea>
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d13b      	bne.n	800442a <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80043b2:	4b71      	ldr	r3, [pc, #452]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2204      	movs	r2, #4
 80043b8:	4013      	ands	r3, r2
 80043ba:	d004      	beq.n	80043c6 <HAL_RCC_OscConfig+0x186>
 80043bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d101      	bne.n	80043c6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e2b2      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043c6:	4b6c      	ldr	r3, [pc, #432]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	4a6e      	ldr	r2, [pc, #440]	@ (8004584 <HAL_RCC_OscConfig+0x344>)
 80043cc:	4013      	ands	r3, r2
 80043ce:	0019      	movs	r1, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	691b      	ldr	r3, [r3, #16]
 80043d4:	021a      	lsls	r2, r3, #8
 80043d6:	4b68      	ldr	r3, [pc, #416]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80043d8:	430a      	orrs	r2, r1
 80043da:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80043dc:	4b66      	ldr	r3, [pc, #408]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2209      	movs	r2, #9
 80043e2:	4393      	bics	r3, r2
 80043e4:	0019      	movs	r1, r3
 80043e6:	4b64      	ldr	r3, [pc, #400]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80043e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ea:	430a      	orrs	r2, r1
 80043ec:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80043ee:	f000 fbeb 	bl	8004bc8 <HAL_RCC_GetSysClockFreq>
 80043f2:	0001      	movs	r1, r0
 80043f4:	4b60      	ldr	r3, [pc, #384]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	091b      	lsrs	r3, r3, #4
 80043fa:	220f      	movs	r2, #15
 80043fc:	4013      	ands	r3, r2
 80043fe:	4a62      	ldr	r2, [pc, #392]	@ (8004588 <HAL_RCC_OscConfig+0x348>)
 8004400:	5cd3      	ldrb	r3, [r2, r3]
 8004402:	000a      	movs	r2, r1
 8004404:	40da      	lsrs	r2, r3
 8004406:	4b61      	ldr	r3, [pc, #388]	@ (800458c <HAL_RCC_OscConfig+0x34c>)
 8004408:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800440a:	4b61      	ldr	r3, [pc, #388]	@ (8004590 <HAL_RCC_OscConfig+0x350>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2513      	movs	r5, #19
 8004410:	197c      	adds	r4, r7, r5
 8004412:	0018      	movs	r0, r3
 8004414:	f7fe ff4e 	bl	80032b4 <HAL_InitTick>
 8004418:	0003      	movs	r3, r0
 800441a:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800441c:	197b      	adds	r3, r7, r5
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d046      	beq.n	80044b2 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8004424:	197b      	adds	r3, r7, r5
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	e280      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800442a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442c:	2b00      	cmp	r3, #0
 800442e:	d027      	beq.n	8004480 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004430:	4b51      	ldr	r3, [pc, #324]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2209      	movs	r2, #9
 8004436:	4393      	bics	r3, r2
 8004438:	0019      	movs	r1, r3
 800443a:	4b4f      	ldr	r3, [pc, #316]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 800443c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800443e:	430a      	orrs	r2, r1
 8004440:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004442:	f7fe ff7d 	bl	8003340 <HAL_GetTick>
 8004446:	0003      	movs	r3, r0
 8004448:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800444a:	e008      	b.n	800445e <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800444c:	f7fe ff78 	bl	8003340 <HAL_GetTick>
 8004450:	0002      	movs	r2, r0
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	2b02      	cmp	r3, #2
 8004458:	d901      	bls.n	800445e <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e266      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800445e:	4b46      	ldr	r3, [pc, #280]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	2204      	movs	r2, #4
 8004464:	4013      	ands	r3, r2
 8004466:	d0f1      	beq.n	800444c <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004468:	4b43      	ldr	r3, [pc, #268]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	4a45      	ldr	r2, [pc, #276]	@ (8004584 <HAL_RCC_OscConfig+0x344>)
 800446e:	4013      	ands	r3, r2
 8004470:	0019      	movs	r1, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	021a      	lsls	r2, r3, #8
 8004478:	4b3f      	ldr	r3, [pc, #252]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 800447a:	430a      	orrs	r2, r1
 800447c:	605a      	str	r2, [r3, #4]
 800447e:	e018      	b.n	80044b2 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004480:	4b3d      	ldr	r3, [pc, #244]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	4b3c      	ldr	r3, [pc, #240]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 8004486:	2101      	movs	r1, #1
 8004488:	438a      	bics	r2, r1
 800448a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800448c:	f7fe ff58 	bl	8003340 <HAL_GetTick>
 8004490:	0003      	movs	r3, r0
 8004492:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004494:	e008      	b.n	80044a8 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004496:	f7fe ff53 	bl	8003340 <HAL_GetTick>
 800449a:	0002      	movs	r2, r0
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d901      	bls.n	80044a8 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e241      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80044a8:	4b33      	ldr	r3, [pc, #204]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2204      	movs	r2, #4
 80044ae:	4013      	ands	r3, r2
 80044b0:	d1f1      	bne.n	8004496 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2210      	movs	r2, #16
 80044b8:	4013      	ands	r3, r2
 80044ba:	d100      	bne.n	80044be <HAL_RCC_OscConfig+0x27e>
 80044bc:	e0a1      	b.n	8004602 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d140      	bne.n	8004546 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80044c4:	4b2c      	ldr	r3, [pc, #176]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	2380      	movs	r3, #128	@ 0x80
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	4013      	ands	r3, r2
 80044ce:	d005      	beq.n	80044dc <HAL_RCC_OscConfig+0x29c>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d101      	bne.n	80044dc <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e227      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044dc:	4b26      	ldr	r3, [pc, #152]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	4a2c      	ldr	r2, [pc, #176]	@ (8004594 <HAL_RCC_OscConfig+0x354>)
 80044e2:	4013      	ands	r3, r2
 80044e4:	0019      	movs	r1, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a1a      	ldr	r2, [r3, #32]
 80044ea:	4b23      	ldr	r3, [pc, #140]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80044ec:	430a      	orrs	r2, r1
 80044ee:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044f0:	4b21      	ldr	r3, [pc, #132]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	021b      	lsls	r3, r3, #8
 80044f6:	0a19      	lsrs	r1, r3, #8
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	69db      	ldr	r3, [r3, #28]
 80044fc:	061a      	lsls	r2, r3, #24
 80044fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 8004500:	430a      	orrs	r2, r1
 8004502:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a1b      	ldr	r3, [r3, #32]
 8004508:	0b5b      	lsrs	r3, r3, #13
 800450a:	3301      	adds	r3, #1
 800450c:	2280      	movs	r2, #128	@ 0x80
 800450e:	0212      	lsls	r2, r2, #8
 8004510:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004512:	4b19      	ldr	r3, [pc, #100]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 8004514:	68db      	ldr	r3, [r3, #12]
 8004516:	091b      	lsrs	r3, r3, #4
 8004518:	210f      	movs	r1, #15
 800451a:	400b      	ands	r3, r1
 800451c:	491a      	ldr	r1, [pc, #104]	@ (8004588 <HAL_RCC_OscConfig+0x348>)
 800451e:	5ccb      	ldrb	r3, [r1, r3]
 8004520:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004522:	4b1a      	ldr	r3, [pc, #104]	@ (800458c <HAL_RCC_OscConfig+0x34c>)
 8004524:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004526:	4b1a      	ldr	r3, [pc, #104]	@ (8004590 <HAL_RCC_OscConfig+0x350>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	2513      	movs	r5, #19
 800452c:	197c      	adds	r4, r7, r5
 800452e:	0018      	movs	r0, r3
 8004530:	f7fe fec0 	bl	80032b4 <HAL_InitTick>
 8004534:	0003      	movs	r3, r0
 8004536:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004538:	197b      	adds	r3, r7, r5
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d060      	beq.n	8004602 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8004540:	197b      	adds	r3, r7, r5
 8004542:	781b      	ldrb	r3, [r3, #0]
 8004544:	e1f2      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d03f      	beq.n	80045ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800454e:	4b0a      	ldr	r3, [pc, #40]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	4b09      	ldr	r3, [pc, #36]	@ (8004578 <HAL_RCC_OscConfig+0x338>)
 8004554:	2180      	movs	r1, #128	@ 0x80
 8004556:	0049      	lsls	r1, r1, #1
 8004558:	430a      	orrs	r2, r1
 800455a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800455c:	f7fe fef0 	bl	8003340 <HAL_GetTick>
 8004560:	0003      	movs	r3, r0
 8004562:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004564:	e018      	b.n	8004598 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004566:	f7fe feeb 	bl	8003340 <HAL_GetTick>
 800456a:	0002      	movs	r2, r0
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	2b02      	cmp	r3, #2
 8004572:	d911      	bls.n	8004598 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e1d9      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
 8004578:	40021000 	.word	0x40021000
 800457c:	fffeffff 	.word	0xfffeffff
 8004580:	fffbffff 	.word	0xfffbffff
 8004584:	ffffe0ff 	.word	0xffffe0ff
 8004588:	08008970 	.word	0x08008970
 800458c:	20000000 	.word	0x20000000
 8004590:	20000004 	.word	0x20000004
 8004594:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004598:	4bc9      	ldr	r3, [pc, #804]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	2380      	movs	r3, #128	@ 0x80
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	4013      	ands	r3, r2
 80045a2:	d0e0      	beq.n	8004566 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045a4:	4bc6      	ldr	r3, [pc, #792]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	4ac6      	ldr	r2, [pc, #792]	@ (80048c4 <HAL_RCC_OscConfig+0x684>)
 80045aa:	4013      	ands	r3, r2
 80045ac:	0019      	movs	r1, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a1a      	ldr	r2, [r3, #32]
 80045b2:	4bc3      	ldr	r3, [pc, #780]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 80045b4:	430a      	orrs	r2, r1
 80045b6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045b8:	4bc1      	ldr	r3, [pc, #772]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	021b      	lsls	r3, r3, #8
 80045be:	0a19      	lsrs	r1, r3, #8
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	69db      	ldr	r3, [r3, #28]
 80045c4:	061a      	lsls	r2, r3, #24
 80045c6:	4bbe      	ldr	r3, [pc, #760]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 80045c8:	430a      	orrs	r2, r1
 80045ca:	605a      	str	r2, [r3, #4]
 80045cc:	e019      	b.n	8004602 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80045ce:	4bbc      	ldr	r3, [pc, #752]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	4bbb      	ldr	r3, [pc, #748]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 80045d4:	49bc      	ldr	r1, [pc, #752]	@ (80048c8 <HAL_RCC_OscConfig+0x688>)
 80045d6:	400a      	ands	r2, r1
 80045d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045da:	f7fe feb1 	bl	8003340 <HAL_GetTick>
 80045de:	0003      	movs	r3, r0
 80045e0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80045e2:	e008      	b.n	80045f6 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045e4:	f7fe feac 	bl	8003340 <HAL_GetTick>
 80045e8:	0002      	movs	r2, r0
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	2b02      	cmp	r3, #2
 80045f0:	d901      	bls.n	80045f6 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e19a      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80045f6:	4bb2      	ldr	r3, [pc, #712]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	2380      	movs	r3, #128	@ 0x80
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	4013      	ands	r3, r2
 8004600:	d1f0      	bne.n	80045e4 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	2208      	movs	r2, #8
 8004608:	4013      	ands	r3, r2
 800460a:	d036      	beq.n	800467a <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	695b      	ldr	r3, [r3, #20]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d019      	beq.n	8004648 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004614:	4baa      	ldr	r3, [pc, #680]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004616:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004618:	4ba9      	ldr	r3, [pc, #676]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800461a:	2101      	movs	r1, #1
 800461c:	430a      	orrs	r2, r1
 800461e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004620:	f7fe fe8e 	bl	8003340 <HAL_GetTick>
 8004624:	0003      	movs	r3, r0
 8004626:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004628:	e008      	b.n	800463c <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800462a:	f7fe fe89 	bl	8003340 <HAL_GetTick>
 800462e:	0002      	movs	r2, r0
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	2b02      	cmp	r3, #2
 8004636:	d901      	bls.n	800463c <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e177      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800463c:	4ba0      	ldr	r3, [pc, #640]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800463e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004640:	2202      	movs	r2, #2
 8004642:	4013      	ands	r3, r2
 8004644:	d0f1      	beq.n	800462a <HAL_RCC_OscConfig+0x3ea>
 8004646:	e018      	b.n	800467a <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004648:	4b9d      	ldr	r3, [pc, #628]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800464a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800464c:	4b9c      	ldr	r3, [pc, #624]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800464e:	2101      	movs	r1, #1
 8004650:	438a      	bics	r2, r1
 8004652:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004654:	f7fe fe74 	bl	8003340 <HAL_GetTick>
 8004658:	0003      	movs	r3, r0
 800465a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800465c:	e008      	b.n	8004670 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800465e:	f7fe fe6f 	bl	8003340 <HAL_GetTick>
 8004662:	0002      	movs	r2, r0
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	1ad3      	subs	r3, r2, r3
 8004668:	2b02      	cmp	r3, #2
 800466a:	d901      	bls.n	8004670 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 800466c:	2303      	movs	r3, #3
 800466e:	e15d      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004670:	4b93      	ldr	r3, [pc, #588]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004672:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004674:	2202      	movs	r2, #2
 8004676:	4013      	ands	r3, r2
 8004678:	d1f1      	bne.n	800465e <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2204      	movs	r2, #4
 8004680:	4013      	ands	r3, r2
 8004682:	d100      	bne.n	8004686 <HAL_RCC_OscConfig+0x446>
 8004684:	e0ae      	b.n	80047e4 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004686:	2023      	movs	r0, #35	@ 0x23
 8004688:	183b      	adds	r3, r7, r0
 800468a:	2200      	movs	r2, #0
 800468c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800468e:	4b8c      	ldr	r3, [pc, #560]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004690:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004692:	2380      	movs	r3, #128	@ 0x80
 8004694:	055b      	lsls	r3, r3, #21
 8004696:	4013      	ands	r3, r2
 8004698:	d109      	bne.n	80046ae <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800469a:	4b89      	ldr	r3, [pc, #548]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800469c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800469e:	4b88      	ldr	r3, [pc, #544]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 80046a0:	2180      	movs	r1, #128	@ 0x80
 80046a2:	0549      	lsls	r1, r1, #21
 80046a4:	430a      	orrs	r2, r1
 80046a6:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80046a8:	183b      	adds	r3, r7, r0
 80046aa:	2201      	movs	r2, #1
 80046ac:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046ae:	4b87      	ldr	r3, [pc, #540]	@ (80048cc <HAL_RCC_OscConfig+0x68c>)
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	2380      	movs	r3, #128	@ 0x80
 80046b4:	005b      	lsls	r3, r3, #1
 80046b6:	4013      	ands	r3, r2
 80046b8:	d11a      	bne.n	80046f0 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046ba:	4b84      	ldr	r3, [pc, #528]	@ (80048cc <HAL_RCC_OscConfig+0x68c>)
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	4b83      	ldr	r3, [pc, #524]	@ (80048cc <HAL_RCC_OscConfig+0x68c>)
 80046c0:	2180      	movs	r1, #128	@ 0x80
 80046c2:	0049      	lsls	r1, r1, #1
 80046c4:	430a      	orrs	r2, r1
 80046c6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046c8:	f7fe fe3a 	bl	8003340 <HAL_GetTick>
 80046cc:	0003      	movs	r3, r0
 80046ce:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046d0:	e008      	b.n	80046e4 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046d2:	f7fe fe35 	bl	8003340 <HAL_GetTick>
 80046d6:	0002      	movs	r2, r0
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	1ad3      	subs	r3, r2, r3
 80046dc:	2b64      	cmp	r3, #100	@ 0x64
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e123      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e4:	4b79      	ldr	r3, [pc, #484]	@ (80048cc <HAL_RCC_OscConfig+0x68c>)
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	2380      	movs	r3, #128	@ 0x80
 80046ea:	005b      	lsls	r3, r3, #1
 80046ec:	4013      	ands	r3, r2
 80046ee:	d0f0      	beq.n	80046d2 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689a      	ldr	r2, [r3, #8]
 80046f4:	2380      	movs	r3, #128	@ 0x80
 80046f6:	005b      	lsls	r3, r3, #1
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d107      	bne.n	800470c <HAL_RCC_OscConfig+0x4cc>
 80046fc:	4b70      	ldr	r3, [pc, #448]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 80046fe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004700:	4b6f      	ldr	r3, [pc, #444]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004702:	2180      	movs	r1, #128	@ 0x80
 8004704:	0049      	lsls	r1, r1, #1
 8004706:	430a      	orrs	r2, r1
 8004708:	651a      	str	r2, [r3, #80]	@ 0x50
 800470a:	e031      	b.n	8004770 <HAL_RCC_OscConfig+0x530>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d10c      	bne.n	800472e <HAL_RCC_OscConfig+0x4ee>
 8004714:	4b6a      	ldr	r3, [pc, #424]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004716:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004718:	4b69      	ldr	r3, [pc, #420]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800471a:	496b      	ldr	r1, [pc, #428]	@ (80048c8 <HAL_RCC_OscConfig+0x688>)
 800471c:	400a      	ands	r2, r1
 800471e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004720:	4b67      	ldr	r3, [pc, #412]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004722:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004724:	4b66      	ldr	r3, [pc, #408]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004726:	496a      	ldr	r1, [pc, #424]	@ (80048d0 <HAL_RCC_OscConfig+0x690>)
 8004728:	400a      	ands	r2, r1
 800472a:	651a      	str	r2, [r3, #80]	@ 0x50
 800472c:	e020      	b.n	8004770 <HAL_RCC_OscConfig+0x530>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	689a      	ldr	r2, [r3, #8]
 8004732:	23a0      	movs	r3, #160	@ 0xa0
 8004734:	00db      	lsls	r3, r3, #3
 8004736:	429a      	cmp	r2, r3
 8004738:	d10e      	bne.n	8004758 <HAL_RCC_OscConfig+0x518>
 800473a:	4b61      	ldr	r3, [pc, #388]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800473c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800473e:	4b60      	ldr	r3, [pc, #384]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004740:	2180      	movs	r1, #128	@ 0x80
 8004742:	00c9      	lsls	r1, r1, #3
 8004744:	430a      	orrs	r2, r1
 8004746:	651a      	str	r2, [r3, #80]	@ 0x50
 8004748:	4b5d      	ldr	r3, [pc, #372]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800474a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800474c:	4b5c      	ldr	r3, [pc, #368]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800474e:	2180      	movs	r1, #128	@ 0x80
 8004750:	0049      	lsls	r1, r1, #1
 8004752:	430a      	orrs	r2, r1
 8004754:	651a      	str	r2, [r3, #80]	@ 0x50
 8004756:	e00b      	b.n	8004770 <HAL_RCC_OscConfig+0x530>
 8004758:	4b59      	ldr	r3, [pc, #356]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800475a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800475c:	4b58      	ldr	r3, [pc, #352]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800475e:	495a      	ldr	r1, [pc, #360]	@ (80048c8 <HAL_RCC_OscConfig+0x688>)
 8004760:	400a      	ands	r2, r1
 8004762:	651a      	str	r2, [r3, #80]	@ 0x50
 8004764:	4b56      	ldr	r3, [pc, #344]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004766:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004768:	4b55      	ldr	r3, [pc, #340]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800476a:	4959      	ldr	r1, [pc, #356]	@ (80048d0 <HAL_RCC_OscConfig+0x690>)
 800476c:	400a      	ands	r2, r1
 800476e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d015      	beq.n	80047a4 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004778:	f7fe fde2 	bl	8003340 <HAL_GetTick>
 800477c:	0003      	movs	r3, r0
 800477e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004780:	e009      	b.n	8004796 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004782:	f7fe fddd 	bl	8003340 <HAL_GetTick>
 8004786:	0002      	movs	r2, r0
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	4a51      	ldr	r2, [pc, #324]	@ (80048d4 <HAL_RCC_OscConfig+0x694>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e0ca      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004796:	4b4a      	ldr	r3, [pc, #296]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004798:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800479a:	2380      	movs	r3, #128	@ 0x80
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	4013      	ands	r3, r2
 80047a0:	d0ef      	beq.n	8004782 <HAL_RCC_OscConfig+0x542>
 80047a2:	e014      	b.n	80047ce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047a4:	f7fe fdcc 	bl	8003340 <HAL_GetTick>
 80047a8:	0003      	movs	r3, r0
 80047aa:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80047ac:	e009      	b.n	80047c2 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047ae:	f7fe fdc7 	bl	8003340 <HAL_GetTick>
 80047b2:	0002      	movs	r2, r0
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	4a46      	ldr	r2, [pc, #280]	@ (80048d4 <HAL_RCC_OscConfig+0x694>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e0b4      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80047c2:	4b3f      	ldr	r3, [pc, #252]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 80047c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80047c6:	2380      	movs	r3, #128	@ 0x80
 80047c8:	009b      	lsls	r3, r3, #2
 80047ca:	4013      	ands	r3, r2
 80047cc:	d1ef      	bne.n	80047ae <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80047ce:	2323      	movs	r3, #35	@ 0x23
 80047d0:	18fb      	adds	r3, r7, r3
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d105      	bne.n	80047e4 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047d8:	4b39      	ldr	r3, [pc, #228]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 80047da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047dc:	4b38      	ldr	r3, [pc, #224]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 80047de:	493e      	ldr	r1, [pc, #248]	@ (80048d8 <HAL_RCC_OscConfig+0x698>)
 80047e0:	400a      	ands	r2, r1
 80047e2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d100      	bne.n	80047ee <HAL_RCC_OscConfig+0x5ae>
 80047ec:	e09d      	b.n	800492a <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	2b0c      	cmp	r3, #12
 80047f2:	d100      	bne.n	80047f6 <HAL_RCC_OscConfig+0x5b6>
 80047f4:	e076      	b.n	80048e4 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d145      	bne.n	800488a <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047fe:	4b30      	ldr	r3, [pc, #192]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	4b2f      	ldr	r3, [pc, #188]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004804:	4935      	ldr	r1, [pc, #212]	@ (80048dc <HAL_RCC_OscConfig+0x69c>)
 8004806:	400a      	ands	r2, r1
 8004808:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800480a:	f7fe fd99 	bl	8003340 <HAL_GetTick>
 800480e:	0003      	movs	r3, r0
 8004810:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004814:	f7fe fd94 	bl	8003340 <HAL_GetTick>
 8004818:	0002      	movs	r2, r0
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e082      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004826:	4b26      	ldr	r3, [pc, #152]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	2380      	movs	r3, #128	@ 0x80
 800482c:	049b      	lsls	r3, r3, #18
 800482e:	4013      	ands	r3, r2
 8004830:	d1f0      	bne.n	8004814 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004832:	4b23      	ldr	r3, [pc, #140]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	4a2a      	ldr	r2, [pc, #168]	@ (80048e0 <HAL_RCC_OscConfig+0x6a0>)
 8004838:	4013      	ands	r3, r2
 800483a:	0019      	movs	r1, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004844:	431a      	orrs	r2, r3
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800484a:	431a      	orrs	r2, r3
 800484c:	4b1c      	ldr	r3, [pc, #112]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800484e:	430a      	orrs	r2, r1
 8004850:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004852:	4b1b      	ldr	r3, [pc, #108]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	4b1a      	ldr	r3, [pc, #104]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004858:	2180      	movs	r1, #128	@ 0x80
 800485a:	0449      	lsls	r1, r1, #17
 800485c:	430a      	orrs	r2, r1
 800485e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004860:	f7fe fd6e 	bl	8003340 <HAL_GetTick>
 8004864:	0003      	movs	r3, r0
 8004866:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004868:	e008      	b.n	800487c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800486a:	f7fe fd69 	bl	8003340 <HAL_GetTick>
 800486e:	0002      	movs	r2, r0
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	1ad3      	subs	r3, r2, r3
 8004874:	2b02      	cmp	r3, #2
 8004876:	d901      	bls.n	800487c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004878:	2303      	movs	r3, #3
 800487a:	e057      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800487c:	4b10      	ldr	r3, [pc, #64]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	2380      	movs	r3, #128	@ 0x80
 8004882:	049b      	lsls	r3, r3, #18
 8004884:	4013      	ands	r3, r2
 8004886:	d0f0      	beq.n	800486a <HAL_RCC_OscConfig+0x62a>
 8004888:	e04f      	b.n	800492a <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800488a:	4b0d      	ldr	r3, [pc, #52]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	4b0c      	ldr	r3, [pc, #48]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 8004890:	4912      	ldr	r1, [pc, #72]	@ (80048dc <HAL_RCC_OscConfig+0x69c>)
 8004892:	400a      	ands	r2, r1
 8004894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004896:	f7fe fd53 	bl	8003340 <HAL_GetTick>
 800489a:	0003      	movs	r3, r0
 800489c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800489e:	e008      	b.n	80048b2 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048a0:	f7fe fd4e 	bl	8003340 <HAL_GetTick>
 80048a4:	0002      	movs	r2, r0
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e03c      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80048b2:	4b03      	ldr	r3, [pc, #12]	@ (80048c0 <HAL_RCC_OscConfig+0x680>)
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	2380      	movs	r3, #128	@ 0x80
 80048b8:	049b      	lsls	r3, r3, #18
 80048ba:	4013      	ands	r3, r2
 80048bc:	d1f0      	bne.n	80048a0 <HAL_RCC_OscConfig+0x660>
 80048be:	e034      	b.n	800492a <HAL_RCC_OscConfig+0x6ea>
 80048c0:	40021000 	.word	0x40021000
 80048c4:	ffff1fff 	.word	0xffff1fff
 80048c8:	fffffeff 	.word	0xfffffeff
 80048cc:	40007000 	.word	0x40007000
 80048d0:	fffffbff 	.word	0xfffffbff
 80048d4:	00001388 	.word	0x00001388
 80048d8:	efffffff 	.word	0xefffffff
 80048dc:	feffffff 	.word	0xfeffffff
 80048e0:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d101      	bne.n	80048f0 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e01d      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80048f0:	4b10      	ldr	r3, [pc, #64]	@ (8004934 <HAL_RCC_OscConfig+0x6f4>)
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048f6:	69ba      	ldr	r2, [r7, #24]
 80048f8:	2380      	movs	r3, #128	@ 0x80
 80048fa:	025b      	lsls	r3, r3, #9
 80048fc:	401a      	ands	r2, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004902:	429a      	cmp	r2, r3
 8004904:	d10f      	bne.n	8004926 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004906:	69ba      	ldr	r2, [r7, #24]
 8004908:	23f0      	movs	r3, #240	@ 0xf0
 800490a:	039b      	lsls	r3, r3, #14
 800490c:	401a      	ands	r2, r3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004912:	429a      	cmp	r2, r3
 8004914:	d107      	bne.n	8004926 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004916:	69ba      	ldr	r2, [r7, #24]
 8004918:	23c0      	movs	r3, #192	@ 0xc0
 800491a:	041b      	lsls	r3, r3, #16
 800491c:	401a      	ands	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004922:	429a      	cmp	r2, r3
 8004924:	d001      	beq.n	800492a <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e000      	b.n	800492c <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800492a:	2300      	movs	r3, #0
}
 800492c:	0018      	movs	r0, r3
 800492e:	46bd      	mov	sp, r7
 8004930:	b00a      	add	sp, #40	@ 0x28
 8004932:	bdb0      	pop	{r4, r5, r7, pc}
 8004934:	40021000 	.word	0x40021000

08004938 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004938:	b5b0      	push	{r4, r5, r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d101      	bne.n	800494c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e128      	b.n	8004b9e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800494c:	4b96      	ldr	r3, [pc, #600]	@ (8004ba8 <HAL_RCC_ClockConfig+0x270>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2201      	movs	r2, #1
 8004952:	4013      	ands	r3, r2
 8004954:	683a      	ldr	r2, [r7, #0]
 8004956:	429a      	cmp	r2, r3
 8004958:	d91e      	bls.n	8004998 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800495a:	4b93      	ldr	r3, [pc, #588]	@ (8004ba8 <HAL_RCC_ClockConfig+0x270>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2201      	movs	r2, #1
 8004960:	4393      	bics	r3, r2
 8004962:	0019      	movs	r1, r3
 8004964:	4b90      	ldr	r3, [pc, #576]	@ (8004ba8 <HAL_RCC_ClockConfig+0x270>)
 8004966:	683a      	ldr	r2, [r7, #0]
 8004968:	430a      	orrs	r2, r1
 800496a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800496c:	f7fe fce8 	bl	8003340 <HAL_GetTick>
 8004970:	0003      	movs	r3, r0
 8004972:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004974:	e009      	b.n	800498a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004976:	f7fe fce3 	bl	8003340 <HAL_GetTick>
 800497a:	0002      	movs	r2, r0
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	4a8a      	ldr	r2, [pc, #552]	@ (8004bac <HAL_RCC_ClockConfig+0x274>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d901      	bls.n	800498a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e109      	b.n	8004b9e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800498a:	4b87      	ldr	r3, [pc, #540]	@ (8004ba8 <HAL_RCC_ClockConfig+0x270>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2201      	movs	r2, #1
 8004990:	4013      	ands	r3, r2
 8004992:	683a      	ldr	r2, [r7, #0]
 8004994:	429a      	cmp	r2, r3
 8004996:	d1ee      	bne.n	8004976 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2202      	movs	r2, #2
 800499e:	4013      	ands	r3, r2
 80049a0:	d009      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049a2:	4b83      	ldr	r3, [pc, #524]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	22f0      	movs	r2, #240	@ 0xf0
 80049a8:	4393      	bics	r3, r2
 80049aa:	0019      	movs	r1, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	689a      	ldr	r2, [r3, #8]
 80049b0:	4b7f      	ldr	r3, [pc, #508]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 80049b2:	430a      	orrs	r2, r1
 80049b4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2201      	movs	r2, #1
 80049bc:	4013      	ands	r3, r2
 80049be:	d100      	bne.n	80049c2 <HAL_RCC_ClockConfig+0x8a>
 80049c0:	e089      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d107      	bne.n	80049da <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80049ca:	4b79      	ldr	r3, [pc, #484]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	2380      	movs	r3, #128	@ 0x80
 80049d0:	029b      	lsls	r3, r3, #10
 80049d2:	4013      	ands	r3, r2
 80049d4:	d120      	bne.n	8004a18 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e0e1      	b.n	8004b9e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	2b03      	cmp	r3, #3
 80049e0:	d107      	bne.n	80049f2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80049e2:	4b73      	ldr	r3, [pc, #460]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	2380      	movs	r3, #128	@ 0x80
 80049e8:	049b      	lsls	r3, r3, #18
 80049ea:	4013      	ands	r3, r2
 80049ec:	d114      	bne.n	8004a18 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e0d5      	b.n	8004b9e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d106      	bne.n	8004a08 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80049fa:	4b6d      	ldr	r3, [pc, #436]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2204      	movs	r2, #4
 8004a00:	4013      	ands	r3, r2
 8004a02:	d109      	bne.n	8004a18 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e0ca      	b.n	8004b9e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004a08:	4b69      	ldr	r3, [pc, #420]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	2380      	movs	r3, #128	@ 0x80
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	4013      	ands	r3, r2
 8004a12:	d101      	bne.n	8004a18 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e0c2      	b.n	8004b9e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a18:	4b65      	ldr	r3, [pc, #404]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	2203      	movs	r2, #3
 8004a1e:	4393      	bics	r3, r2
 8004a20:	0019      	movs	r1, r3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685a      	ldr	r2, [r3, #4]
 8004a26:	4b62      	ldr	r3, [pc, #392]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a2c:	f7fe fc88 	bl	8003340 <HAL_GetTick>
 8004a30:	0003      	movs	r3, r0
 8004a32:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d111      	bne.n	8004a60 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a3c:	e009      	b.n	8004a52 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a3e:	f7fe fc7f 	bl	8003340 <HAL_GetTick>
 8004a42:	0002      	movs	r2, r0
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	4a58      	ldr	r2, [pc, #352]	@ (8004bac <HAL_RCC_ClockConfig+0x274>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d901      	bls.n	8004a52 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e0a5      	b.n	8004b9e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a52:	4b57      	ldr	r3, [pc, #348]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	220c      	movs	r2, #12
 8004a58:	4013      	ands	r3, r2
 8004a5a:	2b08      	cmp	r3, #8
 8004a5c:	d1ef      	bne.n	8004a3e <HAL_RCC_ClockConfig+0x106>
 8004a5e:	e03a      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	2b03      	cmp	r3, #3
 8004a66:	d111      	bne.n	8004a8c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a68:	e009      	b.n	8004a7e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a6a:	f7fe fc69 	bl	8003340 <HAL_GetTick>
 8004a6e:	0002      	movs	r2, r0
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	4a4d      	ldr	r2, [pc, #308]	@ (8004bac <HAL_RCC_ClockConfig+0x274>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d901      	bls.n	8004a7e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e08f      	b.n	8004b9e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a7e:	4b4c      	ldr	r3, [pc, #304]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	220c      	movs	r2, #12
 8004a84:	4013      	ands	r3, r2
 8004a86:	2b0c      	cmp	r3, #12
 8004a88:	d1ef      	bne.n	8004a6a <HAL_RCC_ClockConfig+0x132>
 8004a8a:	e024      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d11b      	bne.n	8004acc <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a94:	e009      	b.n	8004aaa <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a96:	f7fe fc53 	bl	8003340 <HAL_GetTick>
 8004a9a:	0002      	movs	r2, r0
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	4a42      	ldr	r2, [pc, #264]	@ (8004bac <HAL_RCC_ClockConfig+0x274>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e079      	b.n	8004b9e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004aaa:	4b41      	ldr	r3, [pc, #260]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	220c      	movs	r2, #12
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	2b04      	cmp	r3, #4
 8004ab4:	d1ef      	bne.n	8004a96 <HAL_RCC_ClockConfig+0x15e>
 8004ab6:	e00e      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ab8:	f7fe fc42 	bl	8003340 <HAL_GetTick>
 8004abc:	0002      	movs	r2, r0
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	4a3a      	ldr	r2, [pc, #232]	@ (8004bac <HAL_RCC_ClockConfig+0x274>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d901      	bls.n	8004acc <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e068      	b.n	8004b9e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004acc:	4b38      	ldr	r3, [pc, #224]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	220c      	movs	r2, #12
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	d1f0      	bne.n	8004ab8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ad6:	4b34      	ldr	r3, [pc, #208]	@ (8004ba8 <HAL_RCC_ClockConfig+0x270>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2201      	movs	r2, #1
 8004adc:	4013      	ands	r3, r2
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d21e      	bcs.n	8004b22 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ae4:	4b30      	ldr	r3, [pc, #192]	@ (8004ba8 <HAL_RCC_ClockConfig+0x270>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	4393      	bics	r3, r2
 8004aec:	0019      	movs	r1, r3
 8004aee:	4b2e      	ldr	r3, [pc, #184]	@ (8004ba8 <HAL_RCC_ClockConfig+0x270>)
 8004af0:	683a      	ldr	r2, [r7, #0]
 8004af2:	430a      	orrs	r2, r1
 8004af4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004af6:	f7fe fc23 	bl	8003340 <HAL_GetTick>
 8004afa:	0003      	movs	r3, r0
 8004afc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004afe:	e009      	b.n	8004b14 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b00:	f7fe fc1e 	bl	8003340 <HAL_GetTick>
 8004b04:	0002      	movs	r2, r0
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	4a28      	ldr	r2, [pc, #160]	@ (8004bac <HAL_RCC_ClockConfig+0x274>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d901      	bls.n	8004b14 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e044      	b.n	8004b9e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b14:	4b24      	ldr	r3, [pc, #144]	@ (8004ba8 <HAL_RCC_ClockConfig+0x270>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	683a      	ldr	r2, [r7, #0]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d1ee      	bne.n	8004b00 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	2204      	movs	r2, #4
 8004b28:	4013      	ands	r3, r2
 8004b2a:	d009      	beq.n	8004b40 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b2c:	4b20      	ldr	r3, [pc, #128]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	4a20      	ldr	r2, [pc, #128]	@ (8004bb4 <HAL_RCC_ClockConfig+0x27c>)
 8004b32:	4013      	ands	r3, r2
 8004b34:	0019      	movs	r1, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	68da      	ldr	r2, [r3, #12]
 8004b3a:	4b1d      	ldr	r3, [pc, #116]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 8004b3c:	430a      	orrs	r2, r1
 8004b3e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2208      	movs	r2, #8
 8004b46:	4013      	ands	r3, r2
 8004b48:	d00a      	beq.n	8004b60 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b4a:	4b19      	ldr	r3, [pc, #100]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	4a1a      	ldr	r2, [pc, #104]	@ (8004bb8 <HAL_RCC_ClockConfig+0x280>)
 8004b50:	4013      	ands	r3, r2
 8004b52:	0019      	movs	r1, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	00da      	lsls	r2, r3, #3
 8004b5a:	4b15      	ldr	r3, [pc, #84]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 8004b5c:	430a      	orrs	r2, r1
 8004b5e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b60:	f000 f832 	bl	8004bc8 <HAL_RCC_GetSysClockFreq>
 8004b64:	0001      	movs	r1, r0
 8004b66:	4b12      	ldr	r3, [pc, #72]	@ (8004bb0 <HAL_RCC_ClockConfig+0x278>)
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	091b      	lsrs	r3, r3, #4
 8004b6c:	220f      	movs	r2, #15
 8004b6e:	4013      	ands	r3, r2
 8004b70:	4a12      	ldr	r2, [pc, #72]	@ (8004bbc <HAL_RCC_ClockConfig+0x284>)
 8004b72:	5cd3      	ldrb	r3, [r2, r3]
 8004b74:	000a      	movs	r2, r1
 8004b76:	40da      	lsrs	r2, r3
 8004b78:	4b11      	ldr	r3, [pc, #68]	@ (8004bc0 <HAL_RCC_ClockConfig+0x288>)
 8004b7a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004b7c:	4b11      	ldr	r3, [pc, #68]	@ (8004bc4 <HAL_RCC_ClockConfig+0x28c>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	250b      	movs	r5, #11
 8004b82:	197c      	adds	r4, r7, r5
 8004b84:	0018      	movs	r0, r3
 8004b86:	f7fe fb95 	bl	80032b4 <HAL_InitTick>
 8004b8a:	0003      	movs	r3, r0
 8004b8c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004b8e:	197b      	adds	r3, r7, r5
 8004b90:	781b      	ldrb	r3, [r3, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d002      	beq.n	8004b9c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8004b96:	197b      	adds	r3, r7, r5
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	e000      	b.n	8004b9e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	0018      	movs	r0, r3
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	b004      	add	sp, #16
 8004ba4:	bdb0      	pop	{r4, r5, r7, pc}
 8004ba6:	46c0      	nop			@ (mov r8, r8)
 8004ba8:	40022000 	.word	0x40022000
 8004bac:	00001388 	.word	0x00001388
 8004bb0:	40021000 	.word	0x40021000
 8004bb4:	fffff8ff 	.word	0xfffff8ff
 8004bb8:	ffffc7ff 	.word	0xffffc7ff
 8004bbc:	08008970 	.word	0x08008970
 8004bc0:	20000000 	.word	0x20000000
 8004bc4:	20000004 	.word	0x20000004

08004bc8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b086      	sub	sp, #24
 8004bcc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004bce:	4b3c      	ldr	r3, [pc, #240]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	220c      	movs	r2, #12
 8004bd8:	4013      	ands	r3, r2
 8004bda:	2b0c      	cmp	r3, #12
 8004bdc:	d013      	beq.n	8004c06 <HAL_RCC_GetSysClockFreq+0x3e>
 8004bde:	d85c      	bhi.n	8004c9a <HAL_RCC_GetSysClockFreq+0xd2>
 8004be0:	2b04      	cmp	r3, #4
 8004be2:	d002      	beq.n	8004bea <HAL_RCC_GetSysClockFreq+0x22>
 8004be4:	2b08      	cmp	r3, #8
 8004be6:	d00b      	beq.n	8004c00 <HAL_RCC_GetSysClockFreq+0x38>
 8004be8:	e057      	b.n	8004c9a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004bea:	4b35      	ldr	r3, [pc, #212]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2210      	movs	r2, #16
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	d002      	beq.n	8004bfa <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8004bf4:	4b33      	ldr	r3, [pc, #204]	@ (8004cc4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004bf6:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8004bf8:	e05d      	b.n	8004cb6 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8004bfa:	4b33      	ldr	r3, [pc, #204]	@ (8004cc8 <HAL_RCC_GetSysClockFreq+0x100>)
 8004bfc:	613b      	str	r3, [r7, #16]
      break;
 8004bfe:	e05a      	b.n	8004cb6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c00:	4b32      	ldr	r3, [pc, #200]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x104>)
 8004c02:	613b      	str	r3, [r7, #16]
      break;
 8004c04:	e057      	b.n	8004cb6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	0c9b      	lsrs	r3, r3, #18
 8004c0a:	220f      	movs	r2, #15
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	4a30      	ldr	r2, [pc, #192]	@ (8004cd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c10:	5cd3      	ldrb	r3, [r2, r3]
 8004c12:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	0d9b      	lsrs	r3, r3, #22
 8004c18:	2203      	movs	r2, #3
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c20:	4b27      	ldr	r3, [pc, #156]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c22:	68da      	ldr	r2, [r3, #12]
 8004c24:	2380      	movs	r3, #128	@ 0x80
 8004c26:	025b      	lsls	r3, r3, #9
 8004c28:	4013      	ands	r3, r2
 8004c2a:	d00f      	beq.n	8004c4c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8004c2c:	68b9      	ldr	r1, [r7, #8]
 8004c2e:	000a      	movs	r2, r1
 8004c30:	0152      	lsls	r2, r2, #5
 8004c32:	1a52      	subs	r2, r2, r1
 8004c34:	0193      	lsls	r3, r2, #6
 8004c36:	1a9b      	subs	r3, r3, r2
 8004c38:	00db      	lsls	r3, r3, #3
 8004c3a:	185b      	adds	r3, r3, r1
 8004c3c:	025b      	lsls	r3, r3, #9
 8004c3e:	6879      	ldr	r1, [r7, #4]
 8004c40:	0018      	movs	r0, r3
 8004c42:	f7fb fa7d 	bl	8000140 <__udivsi3>
 8004c46:	0003      	movs	r3, r0
 8004c48:	617b      	str	r3, [r7, #20]
 8004c4a:	e023      	b.n	8004c94 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004c4c:	4b1c      	ldr	r3, [pc, #112]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2210      	movs	r2, #16
 8004c52:	4013      	ands	r3, r2
 8004c54:	d00f      	beq.n	8004c76 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8004c56:	68b9      	ldr	r1, [r7, #8]
 8004c58:	000a      	movs	r2, r1
 8004c5a:	0152      	lsls	r2, r2, #5
 8004c5c:	1a52      	subs	r2, r2, r1
 8004c5e:	0193      	lsls	r3, r2, #6
 8004c60:	1a9b      	subs	r3, r3, r2
 8004c62:	00db      	lsls	r3, r3, #3
 8004c64:	185b      	adds	r3, r3, r1
 8004c66:	021b      	lsls	r3, r3, #8
 8004c68:	6879      	ldr	r1, [r7, #4]
 8004c6a:	0018      	movs	r0, r3
 8004c6c:	f7fb fa68 	bl	8000140 <__udivsi3>
 8004c70:	0003      	movs	r3, r0
 8004c72:	617b      	str	r3, [r7, #20]
 8004c74:	e00e      	b.n	8004c94 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8004c76:	68b9      	ldr	r1, [r7, #8]
 8004c78:	000a      	movs	r2, r1
 8004c7a:	0152      	lsls	r2, r2, #5
 8004c7c:	1a52      	subs	r2, r2, r1
 8004c7e:	0193      	lsls	r3, r2, #6
 8004c80:	1a9b      	subs	r3, r3, r2
 8004c82:	00db      	lsls	r3, r3, #3
 8004c84:	185b      	adds	r3, r3, r1
 8004c86:	029b      	lsls	r3, r3, #10
 8004c88:	6879      	ldr	r1, [r7, #4]
 8004c8a:	0018      	movs	r0, r3
 8004c8c:	f7fb fa58 	bl	8000140 <__udivsi3>
 8004c90:	0003      	movs	r3, r0
 8004c92:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	613b      	str	r3, [r7, #16]
      break;
 8004c98:	e00d      	b.n	8004cb6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004c9a:	4b09      	ldr	r3, [pc, #36]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	0b5b      	lsrs	r3, r3, #13
 8004ca0:	2207      	movs	r2, #7
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	3301      	adds	r3, #1
 8004caa:	2280      	movs	r2, #128	@ 0x80
 8004cac:	0212      	lsls	r2, r2, #8
 8004cae:	409a      	lsls	r2, r3
 8004cb0:	0013      	movs	r3, r2
 8004cb2:	613b      	str	r3, [r7, #16]
      break;
 8004cb4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004cb6:	693b      	ldr	r3, [r7, #16]
}
 8004cb8:	0018      	movs	r0, r3
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	b006      	add	sp, #24
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	40021000 	.word	0x40021000
 8004cc4:	003d0900 	.word	0x003d0900
 8004cc8:	00f42400 	.word	0x00f42400
 8004ccc:	007a1200 	.word	0x007a1200
 8004cd0:	08008988 	.word	0x08008988

08004cd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cd8:	4b02      	ldr	r3, [pc, #8]	@ (8004ce4 <HAL_RCC_GetHCLKFreq+0x10>)
 8004cda:	681b      	ldr	r3, [r3, #0]
}
 8004cdc:	0018      	movs	r0, r3
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	46c0      	nop			@ (mov r8, r8)
 8004ce4:	20000000 	.word	0x20000000

08004ce8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004cec:	f7ff fff2 	bl	8004cd4 <HAL_RCC_GetHCLKFreq>
 8004cf0:	0001      	movs	r1, r0
 8004cf2:	4b06      	ldr	r3, [pc, #24]	@ (8004d0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cf4:	68db      	ldr	r3, [r3, #12]
 8004cf6:	0a1b      	lsrs	r3, r3, #8
 8004cf8:	2207      	movs	r2, #7
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	4a04      	ldr	r2, [pc, #16]	@ (8004d10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004cfe:	5cd3      	ldrb	r3, [r2, r3]
 8004d00:	40d9      	lsrs	r1, r3
 8004d02:	000b      	movs	r3, r1
}
 8004d04:	0018      	movs	r0, r3
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	46c0      	nop			@ (mov r8, r8)
 8004d0c:	40021000 	.word	0x40021000
 8004d10:	08008980 	.word	0x08008980

08004d14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d18:	f7ff ffdc 	bl	8004cd4 <HAL_RCC_GetHCLKFreq>
 8004d1c:	0001      	movs	r1, r0
 8004d1e:	4b06      	ldr	r3, [pc, #24]	@ (8004d38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	0adb      	lsrs	r3, r3, #11
 8004d24:	2207      	movs	r2, #7
 8004d26:	4013      	ands	r3, r2
 8004d28:	4a04      	ldr	r2, [pc, #16]	@ (8004d3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d2a:	5cd3      	ldrb	r3, [r2, r3]
 8004d2c:	40d9      	lsrs	r1, r3
 8004d2e:	000b      	movs	r3, r1
}
 8004d30:	0018      	movs	r0, r3
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	46c0      	nop			@ (mov r8, r8)
 8004d38:	40021000 	.word	0x40021000
 8004d3c:	08008980 	.word	0x08008980

08004d40 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b086      	sub	sp, #24
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8004d48:	2017      	movs	r0, #23
 8004d4a:	183b      	adds	r3, r7, r0
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2220      	movs	r2, #32
 8004d56:	4013      	ands	r3, r2
 8004d58:	d100      	bne.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8004d5a:	e0c7      	b.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d5c:	4b84      	ldr	r3, [pc, #528]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004d5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d60:	2380      	movs	r3, #128	@ 0x80
 8004d62:	055b      	lsls	r3, r3, #21
 8004d64:	4013      	ands	r3, r2
 8004d66:	d109      	bne.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d68:	4b81      	ldr	r3, [pc, #516]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004d6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d6c:	4b80      	ldr	r3, [pc, #512]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004d6e:	2180      	movs	r1, #128	@ 0x80
 8004d70:	0549      	lsls	r1, r1, #21
 8004d72:	430a      	orrs	r2, r1
 8004d74:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004d76:	183b      	adds	r3, r7, r0
 8004d78:	2201      	movs	r2, #1
 8004d7a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d7c:	4b7d      	ldr	r3, [pc, #500]	@ (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	2380      	movs	r3, #128	@ 0x80
 8004d82:	005b      	lsls	r3, r3, #1
 8004d84:	4013      	ands	r3, r2
 8004d86:	d11a      	bne.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d88:	4b7a      	ldr	r3, [pc, #488]	@ (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	4b79      	ldr	r3, [pc, #484]	@ (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004d8e:	2180      	movs	r1, #128	@ 0x80
 8004d90:	0049      	lsls	r1, r1, #1
 8004d92:	430a      	orrs	r2, r1
 8004d94:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d96:	f7fe fad3 	bl	8003340 <HAL_GetTick>
 8004d9a:	0003      	movs	r3, r0
 8004d9c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d9e:	e008      	b.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004da0:	f7fe face 	bl	8003340 <HAL_GetTick>
 8004da4:	0002      	movs	r2, r0
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	2b64      	cmp	r3, #100	@ 0x64
 8004dac:	d901      	bls.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e0d9      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004db2:	4b70      	ldr	r3, [pc, #448]	@ (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	2380      	movs	r3, #128	@ 0x80
 8004db8:	005b      	lsls	r3, r3, #1
 8004dba:	4013      	ands	r3, r2
 8004dbc:	d0f0      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004dbe:	4b6c      	ldr	r3, [pc, #432]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	23c0      	movs	r3, #192	@ 0xc0
 8004dc4:	039b      	lsls	r3, r3, #14
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685a      	ldr	r2, [r3, #4]
 8004dce:	23c0      	movs	r3, #192	@ 0xc0
 8004dd0:	039b      	lsls	r3, r3, #14
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d013      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	685a      	ldr	r2, [r3, #4]
 8004dde:	23c0      	movs	r3, #192	@ 0xc0
 8004de0:	029b      	lsls	r3, r3, #10
 8004de2:	401a      	ands	r2, r3
 8004de4:	23c0      	movs	r3, #192	@ 0xc0
 8004de6:	029b      	lsls	r3, r3, #10
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d10a      	bne.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004dec:	4b60      	ldr	r3, [pc, #384]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	2380      	movs	r3, #128	@ 0x80
 8004df2:	029b      	lsls	r3, r3, #10
 8004df4:	401a      	ands	r2, r3
 8004df6:	2380      	movs	r3, #128	@ 0x80
 8004df8:	029b      	lsls	r3, r3, #10
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d101      	bne.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e0b1      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004e02:	4b5b      	ldr	r3, [pc, #364]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e04:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e06:	23c0      	movs	r3, #192	@ 0xc0
 8004e08:	029b      	lsls	r3, r3, #10
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d03b      	beq.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	685a      	ldr	r2, [r3, #4]
 8004e18:	23c0      	movs	r3, #192	@ 0xc0
 8004e1a:	029b      	lsls	r3, r3, #10
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d033      	beq.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	d02e      	beq.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004e2e:	4b50      	ldr	r3, [pc, #320]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e32:	4a51      	ldr	r2, [pc, #324]	@ (8004f78 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8004e34:	4013      	ands	r3, r2
 8004e36:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e38:	4b4d      	ldr	r3, [pc, #308]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e3a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e3c:	4b4c      	ldr	r3, [pc, #304]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e3e:	2180      	movs	r1, #128	@ 0x80
 8004e40:	0309      	lsls	r1, r1, #12
 8004e42:	430a      	orrs	r2, r1
 8004e44:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e46:	4b4a      	ldr	r3, [pc, #296]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e4a:	4b49      	ldr	r3, [pc, #292]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e4c:	494b      	ldr	r1, [pc, #300]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e4e:	400a      	ands	r2, r1
 8004e50:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004e52:	4b47      	ldr	r3, [pc, #284]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	2380      	movs	r3, #128	@ 0x80
 8004e5c:	005b      	lsls	r3, r3, #1
 8004e5e:	4013      	ands	r3, r2
 8004e60:	d014      	beq.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e62:	f7fe fa6d 	bl	8003340 <HAL_GetTick>
 8004e66:	0003      	movs	r3, r0
 8004e68:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e6a:	e009      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e6c:	f7fe fa68 	bl	8003340 <HAL_GetTick>
 8004e70:	0002      	movs	r2, r0
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	4a42      	ldr	r2, [pc, #264]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d901      	bls.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	e072      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e80:	4b3b      	ldr	r3, [pc, #236]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004e82:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e84:	2380      	movs	r3, #128	@ 0x80
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	4013      	ands	r3, r2
 8004e8a:	d0ef      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2220      	movs	r2, #32
 8004e92:	4013      	ands	r3, r2
 8004e94:	d01f      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	685a      	ldr	r2, [r3, #4]
 8004e9a:	23c0      	movs	r3, #192	@ 0xc0
 8004e9c:	029b      	lsls	r3, r3, #10
 8004e9e:	401a      	ands	r2, r3
 8004ea0:	23c0      	movs	r3, #192	@ 0xc0
 8004ea2:	029b      	lsls	r3, r3, #10
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d10c      	bne.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8004ea8:	4b31      	ldr	r3, [pc, #196]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a35      	ldr	r2, [pc, #212]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004eae:	4013      	ands	r3, r2
 8004eb0:	0019      	movs	r1, r3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	685a      	ldr	r2, [r3, #4]
 8004eb6:	23c0      	movs	r3, #192	@ 0xc0
 8004eb8:	039b      	lsls	r3, r3, #14
 8004eba:	401a      	ands	r2, r3
 8004ebc:	4b2c      	ldr	r3, [pc, #176]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ebe:	430a      	orrs	r2, r1
 8004ec0:	601a      	str	r2, [r3, #0]
 8004ec2:	4b2b      	ldr	r3, [pc, #172]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ec4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685a      	ldr	r2, [r3, #4]
 8004eca:	23c0      	movs	r3, #192	@ 0xc0
 8004ecc:	029b      	lsls	r3, r3, #10
 8004ece:	401a      	ands	r2, r3
 8004ed0:	4b27      	ldr	r3, [pc, #156]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004ed6:	2317      	movs	r3, #23
 8004ed8:	18fb      	adds	r3, r7, r3
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d105      	bne.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ee0:	4b23      	ldr	r3, [pc, #140]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ee2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ee4:	4b22      	ldr	r3, [pc, #136]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ee6:	4928      	ldr	r1, [pc, #160]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004ee8:	400a      	ands	r2, r1
 8004eea:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	2202      	movs	r2, #2
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	d009      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004efa:	220c      	movs	r2, #12
 8004efc:	4393      	bics	r3, r2
 8004efe:	0019      	movs	r1, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	4b1a      	ldr	r3, [pc, #104]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f06:	430a      	orrs	r2, r1
 8004f08:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2204      	movs	r2, #4
 8004f10:	4013      	ands	r3, r2
 8004f12:	d009      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f14:	4b16      	ldr	r3, [pc, #88]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f18:	4a1c      	ldr	r2, [pc, #112]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	0019      	movs	r1, r3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	68da      	ldr	r2, [r3, #12]
 8004f22:	4b13      	ldr	r3, [pc, #76]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f24:	430a      	orrs	r2, r1
 8004f26:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2208      	movs	r2, #8
 8004f2e:	4013      	ands	r3, r2
 8004f30:	d009      	beq.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f32:	4b0f      	ldr	r3, [pc, #60]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f36:	4a16      	ldr	r2, [pc, #88]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004f38:	4013      	ands	r3, r2
 8004f3a:	0019      	movs	r1, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	691a      	ldr	r2, [r3, #16]
 8004f40:	4b0b      	ldr	r3, [pc, #44]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f42:	430a      	orrs	r2, r1
 8004f44:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	2280      	movs	r2, #128	@ 0x80
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	d009      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004f50:	4b07      	ldr	r3, [pc, #28]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f54:	4a0f      	ldr	r2, [pc, #60]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f56:	4013      	ands	r3, r2
 8004f58:	0019      	movs	r1, r3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	695a      	ldr	r2, [r3, #20]
 8004f5e:	4b04      	ldr	r3, [pc, #16]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f60:	430a      	orrs	r2, r1
 8004f62:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	0018      	movs	r0, r3
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	b006      	add	sp, #24
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	46c0      	nop			@ (mov r8, r8)
 8004f70:	40021000 	.word	0x40021000
 8004f74:	40007000 	.word	0x40007000
 8004f78:	fffcffff 	.word	0xfffcffff
 8004f7c:	fff7ffff 	.word	0xfff7ffff
 8004f80:	00001388 	.word	0x00001388
 8004f84:	ffcfffff 	.word	0xffcfffff
 8004f88:	efffffff 	.word	0xefffffff
 8004f8c:	fffff3ff 	.word	0xfffff3ff
 8004f90:	ffffcfff 	.word	0xffffcfff
 8004f94:	fff3ffff 	.word	0xfff3ffff

08004f98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b082      	sub	sp, #8
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d101      	bne.n	8004faa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e044      	b.n	8005034 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d107      	bne.n	8004fc2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2278      	movs	r2, #120	@ 0x78
 8004fb6:	2100      	movs	r1, #0
 8004fb8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	0018      	movs	r0, r3
 8004fbe:	f7fd fff5 	bl	8002fac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2224      	movs	r2, #36	@ 0x24
 8004fc6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2101      	movs	r1, #1
 8004fd4:	438a      	bics	r2, r1
 8004fd6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d003      	beq.n	8004fe8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	0018      	movs	r0, r3
 8004fe4:	f000 fb16 	bl	8005614 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	0018      	movs	r0, r3
 8004fec:	f000 f8c8 	bl	8005180 <UART_SetConfig>
 8004ff0:	0003      	movs	r3, r0
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d101      	bne.n	8004ffa <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e01c      	b.n	8005034 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	685a      	ldr	r2, [r3, #4]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	490d      	ldr	r1, [pc, #52]	@ (800503c <HAL_UART_Init+0xa4>)
 8005006:	400a      	ands	r2, r1
 8005008:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	689a      	ldr	r2, [r3, #8]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	212a      	movs	r1, #42	@ 0x2a
 8005016:	438a      	bics	r2, r1
 8005018:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2101      	movs	r1, #1
 8005026:	430a      	orrs	r2, r1
 8005028:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	0018      	movs	r0, r3
 800502e:	f000 fba5 	bl	800577c <UART_CheckIdleState>
 8005032:	0003      	movs	r3, r0
}
 8005034:	0018      	movs	r0, r3
 8005036:	46bd      	mov	sp, r7
 8005038:	b002      	add	sp, #8
 800503a:	bd80      	pop	{r7, pc}
 800503c:	ffffb7ff 	.word	0xffffb7ff

08005040 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b08a      	sub	sp, #40	@ 0x28
 8005044:	af02      	add	r7, sp, #8
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	603b      	str	r3, [r7, #0]
 800504c:	1dbb      	adds	r3, r7, #6
 800504e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005054:	2b20      	cmp	r3, #32
 8005056:	d000      	beq.n	800505a <HAL_UART_Transmit+0x1a>
 8005058:	e08c      	b.n	8005174 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d003      	beq.n	8005068 <HAL_UART_Transmit+0x28>
 8005060:	1dbb      	adds	r3, r7, #6
 8005062:	881b      	ldrh	r3, [r3, #0]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d101      	bne.n	800506c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e084      	b.n	8005176 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	689a      	ldr	r2, [r3, #8]
 8005070:	2380      	movs	r3, #128	@ 0x80
 8005072:	015b      	lsls	r3, r3, #5
 8005074:	429a      	cmp	r2, r3
 8005076:	d109      	bne.n	800508c <HAL_UART_Transmit+0x4c>
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	691b      	ldr	r3, [r3, #16]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d105      	bne.n	800508c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	2201      	movs	r2, #1
 8005084:	4013      	ands	r3, r2
 8005086:	d001      	beq.n	800508c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e074      	b.n	8005176 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2284      	movs	r2, #132	@ 0x84
 8005090:	2100      	movs	r1, #0
 8005092:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2221      	movs	r2, #33	@ 0x21
 8005098:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800509a:	f7fe f951 	bl	8003340 <HAL_GetTick>
 800509e:	0003      	movs	r3, r0
 80050a0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	1dba      	adds	r2, r7, #6
 80050a6:	2150      	movs	r1, #80	@ 0x50
 80050a8:	8812      	ldrh	r2, [r2, #0]
 80050aa:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	1dba      	adds	r2, r7, #6
 80050b0:	2152      	movs	r1, #82	@ 0x52
 80050b2:	8812      	ldrh	r2, [r2, #0]
 80050b4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	689a      	ldr	r2, [r3, #8]
 80050ba:	2380      	movs	r3, #128	@ 0x80
 80050bc:	015b      	lsls	r3, r3, #5
 80050be:	429a      	cmp	r2, r3
 80050c0:	d108      	bne.n	80050d4 <HAL_UART_Transmit+0x94>
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	691b      	ldr	r3, [r3, #16]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d104      	bne.n	80050d4 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80050ca:	2300      	movs	r3, #0
 80050cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	61bb      	str	r3, [r7, #24]
 80050d2:	e003      	b.n	80050dc <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050d8:	2300      	movs	r3, #0
 80050da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050dc:	e02f      	b.n	800513e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050de:	697a      	ldr	r2, [r7, #20]
 80050e0:	68f8      	ldr	r0, [r7, #12]
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	9300      	str	r3, [sp, #0]
 80050e6:	0013      	movs	r3, r2
 80050e8:	2200      	movs	r2, #0
 80050ea:	2180      	movs	r1, #128	@ 0x80
 80050ec:	f000 fbee 	bl	80058cc <UART_WaitOnFlagUntilTimeout>
 80050f0:	1e03      	subs	r3, r0, #0
 80050f2:	d004      	beq.n	80050fe <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2220      	movs	r2, #32
 80050f8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e03b      	b.n	8005176 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80050fe:	69fb      	ldr	r3, [r7, #28]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d10b      	bne.n	800511c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005104:	69bb      	ldr	r3, [r7, #24]
 8005106:	881b      	ldrh	r3, [r3, #0]
 8005108:	001a      	movs	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	05d2      	lsls	r2, r2, #23
 8005110:	0dd2      	lsrs	r2, r2, #23
 8005112:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	3302      	adds	r3, #2
 8005118:	61bb      	str	r3, [r7, #24]
 800511a:	e007      	b.n	800512c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	781a      	ldrb	r2, [r3, #0]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005126:	69fb      	ldr	r3, [r7, #28]
 8005128:	3301      	adds	r3, #1
 800512a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2252      	movs	r2, #82	@ 0x52
 8005130:	5a9b      	ldrh	r3, [r3, r2]
 8005132:	b29b      	uxth	r3, r3
 8005134:	3b01      	subs	r3, #1
 8005136:	b299      	uxth	r1, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2252      	movs	r2, #82	@ 0x52
 800513c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2252      	movs	r2, #82	@ 0x52
 8005142:	5a9b      	ldrh	r3, [r3, r2]
 8005144:	b29b      	uxth	r3, r3
 8005146:	2b00      	cmp	r3, #0
 8005148:	d1c9      	bne.n	80050de <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800514a:	697a      	ldr	r2, [r7, #20]
 800514c:	68f8      	ldr	r0, [r7, #12]
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	9300      	str	r3, [sp, #0]
 8005152:	0013      	movs	r3, r2
 8005154:	2200      	movs	r2, #0
 8005156:	2140      	movs	r1, #64	@ 0x40
 8005158:	f000 fbb8 	bl	80058cc <UART_WaitOnFlagUntilTimeout>
 800515c:	1e03      	subs	r3, r0, #0
 800515e:	d004      	beq.n	800516a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2220      	movs	r2, #32
 8005164:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e005      	b.n	8005176 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2220      	movs	r2, #32
 800516e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005170:	2300      	movs	r3, #0
 8005172:	e000      	b.n	8005176 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8005174:	2302      	movs	r3, #2
  }
}
 8005176:	0018      	movs	r0, r3
 8005178:	46bd      	mov	sp, r7
 800517a:	b008      	add	sp, #32
 800517c:	bd80      	pop	{r7, pc}
	...

08005180 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005180:	b5b0      	push	{r4, r5, r7, lr}
 8005182:	b08e      	sub	sp, #56	@ 0x38
 8005184:	af00      	add	r7, sp, #0
 8005186:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005188:	231a      	movs	r3, #26
 800518a:	2218      	movs	r2, #24
 800518c:	189b      	adds	r3, r3, r2
 800518e:	19db      	adds	r3, r3, r7
 8005190:	2200      	movs	r2, #0
 8005192:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	689a      	ldr	r2, [r3, #8]
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	691b      	ldr	r3, [r3, #16]
 800519c:	431a      	orrs	r2, r3
 800519e:	69fb      	ldr	r3, [r7, #28]
 80051a0:	695b      	ldr	r3, [r3, #20]
 80051a2:	431a      	orrs	r2, r3
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	69db      	ldr	r3, [r3, #28]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4ab4      	ldr	r2, [pc, #720]	@ (8005484 <UART_SetConfig+0x304>)
 80051b4:	4013      	ands	r3, r2
 80051b6:	0019      	movs	r1, r3
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80051be:	430a      	orrs	r2, r1
 80051c0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	4aaf      	ldr	r2, [pc, #700]	@ (8005488 <UART_SetConfig+0x308>)
 80051ca:	4013      	ands	r3, r2
 80051cc:	0019      	movs	r1, r3
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	68da      	ldr	r2, [r3, #12]
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	430a      	orrs	r2, r1
 80051d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	699b      	ldr	r3, [r3, #24]
 80051de:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4aa9      	ldr	r2, [pc, #676]	@ (800548c <UART_SetConfig+0x30c>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d004      	beq.n	80051f4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80051f0:	4313      	orrs	r3, r2
 80051f2:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	4aa5      	ldr	r2, [pc, #660]	@ (8005490 <UART_SetConfig+0x310>)
 80051fc:	4013      	ands	r3, r2
 80051fe:	0019      	movs	r1, r3
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005206:	430a      	orrs	r2, r1
 8005208:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4aa1      	ldr	r2, [pc, #644]	@ (8005494 <UART_SetConfig+0x314>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d131      	bne.n	8005278 <UART_SetConfig+0xf8>
 8005214:	4ba0      	ldr	r3, [pc, #640]	@ (8005498 <UART_SetConfig+0x318>)
 8005216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005218:	220c      	movs	r2, #12
 800521a:	4013      	ands	r3, r2
 800521c:	2b0c      	cmp	r3, #12
 800521e:	d01d      	beq.n	800525c <UART_SetConfig+0xdc>
 8005220:	d823      	bhi.n	800526a <UART_SetConfig+0xea>
 8005222:	2b08      	cmp	r3, #8
 8005224:	d00c      	beq.n	8005240 <UART_SetConfig+0xc0>
 8005226:	d820      	bhi.n	800526a <UART_SetConfig+0xea>
 8005228:	2b00      	cmp	r3, #0
 800522a:	d002      	beq.n	8005232 <UART_SetConfig+0xb2>
 800522c:	2b04      	cmp	r3, #4
 800522e:	d00e      	beq.n	800524e <UART_SetConfig+0xce>
 8005230:	e01b      	b.n	800526a <UART_SetConfig+0xea>
 8005232:	231b      	movs	r3, #27
 8005234:	2218      	movs	r2, #24
 8005236:	189b      	adds	r3, r3, r2
 8005238:	19db      	adds	r3, r3, r7
 800523a:	2200      	movs	r2, #0
 800523c:	701a      	strb	r2, [r3, #0]
 800523e:	e065      	b.n	800530c <UART_SetConfig+0x18c>
 8005240:	231b      	movs	r3, #27
 8005242:	2218      	movs	r2, #24
 8005244:	189b      	adds	r3, r3, r2
 8005246:	19db      	adds	r3, r3, r7
 8005248:	2202      	movs	r2, #2
 800524a:	701a      	strb	r2, [r3, #0]
 800524c:	e05e      	b.n	800530c <UART_SetConfig+0x18c>
 800524e:	231b      	movs	r3, #27
 8005250:	2218      	movs	r2, #24
 8005252:	189b      	adds	r3, r3, r2
 8005254:	19db      	adds	r3, r3, r7
 8005256:	2204      	movs	r2, #4
 8005258:	701a      	strb	r2, [r3, #0]
 800525a:	e057      	b.n	800530c <UART_SetConfig+0x18c>
 800525c:	231b      	movs	r3, #27
 800525e:	2218      	movs	r2, #24
 8005260:	189b      	adds	r3, r3, r2
 8005262:	19db      	adds	r3, r3, r7
 8005264:	2208      	movs	r2, #8
 8005266:	701a      	strb	r2, [r3, #0]
 8005268:	e050      	b.n	800530c <UART_SetConfig+0x18c>
 800526a:	231b      	movs	r3, #27
 800526c:	2218      	movs	r2, #24
 800526e:	189b      	adds	r3, r3, r2
 8005270:	19db      	adds	r3, r3, r7
 8005272:	2210      	movs	r2, #16
 8005274:	701a      	strb	r2, [r3, #0]
 8005276:	e049      	b.n	800530c <UART_SetConfig+0x18c>
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a83      	ldr	r2, [pc, #524]	@ (800548c <UART_SetConfig+0x30c>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d13e      	bne.n	8005300 <UART_SetConfig+0x180>
 8005282:	4b85      	ldr	r3, [pc, #532]	@ (8005498 <UART_SetConfig+0x318>)
 8005284:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005286:	23c0      	movs	r3, #192	@ 0xc0
 8005288:	011b      	lsls	r3, r3, #4
 800528a:	4013      	ands	r3, r2
 800528c:	22c0      	movs	r2, #192	@ 0xc0
 800528e:	0112      	lsls	r2, r2, #4
 8005290:	4293      	cmp	r3, r2
 8005292:	d027      	beq.n	80052e4 <UART_SetConfig+0x164>
 8005294:	22c0      	movs	r2, #192	@ 0xc0
 8005296:	0112      	lsls	r2, r2, #4
 8005298:	4293      	cmp	r3, r2
 800529a:	d82a      	bhi.n	80052f2 <UART_SetConfig+0x172>
 800529c:	2280      	movs	r2, #128	@ 0x80
 800529e:	0112      	lsls	r2, r2, #4
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d011      	beq.n	80052c8 <UART_SetConfig+0x148>
 80052a4:	2280      	movs	r2, #128	@ 0x80
 80052a6:	0112      	lsls	r2, r2, #4
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d822      	bhi.n	80052f2 <UART_SetConfig+0x172>
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d004      	beq.n	80052ba <UART_SetConfig+0x13a>
 80052b0:	2280      	movs	r2, #128	@ 0x80
 80052b2:	00d2      	lsls	r2, r2, #3
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d00e      	beq.n	80052d6 <UART_SetConfig+0x156>
 80052b8:	e01b      	b.n	80052f2 <UART_SetConfig+0x172>
 80052ba:	231b      	movs	r3, #27
 80052bc:	2218      	movs	r2, #24
 80052be:	189b      	adds	r3, r3, r2
 80052c0:	19db      	adds	r3, r3, r7
 80052c2:	2200      	movs	r2, #0
 80052c4:	701a      	strb	r2, [r3, #0]
 80052c6:	e021      	b.n	800530c <UART_SetConfig+0x18c>
 80052c8:	231b      	movs	r3, #27
 80052ca:	2218      	movs	r2, #24
 80052cc:	189b      	adds	r3, r3, r2
 80052ce:	19db      	adds	r3, r3, r7
 80052d0:	2202      	movs	r2, #2
 80052d2:	701a      	strb	r2, [r3, #0]
 80052d4:	e01a      	b.n	800530c <UART_SetConfig+0x18c>
 80052d6:	231b      	movs	r3, #27
 80052d8:	2218      	movs	r2, #24
 80052da:	189b      	adds	r3, r3, r2
 80052dc:	19db      	adds	r3, r3, r7
 80052de:	2204      	movs	r2, #4
 80052e0:	701a      	strb	r2, [r3, #0]
 80052e2:	e013      	b.n	800530c <UART_SetConfig+0x18c>
 80052e4:	231b      	movs	r3, #27
 80052e6:	2218      	movs	r2, #24
 80052e8:	189b      	adds	r3, r3, r2
 80052ea:	19db      	adds	r3, r3, r7
 80052ec:	2208      	movs	r2, #8
 80052ee:	701a      	strb	r2, [r3, #0]
 80052f0:	e00c      	b.n	800530c <UART_SetConfig+0x18c>
 80052f2:	231b      	movs	r3, #27
 80052f4:	2218      	movs	r2, #24
 80052f6:	189b      	adds	r3, r3, r2
 80052f8:	19db      	adds	r3, r3, r7
 80052fa:	2210      	movs	r2, #16
 80052fc:	701a      	strb	r2, [r3, #0]
 80052fe:	e005      	b.n	800530c <UART_SetConfig+0x18c>
 8005300:	231b      	movs	r3, #27
 8005302:	2218      	movs	r2, #24
 8005304:	189b      	adds	r3, r3, r2
 8005306:	19db      	adds	r3, r3, r7
 8005308:	2210      	movs	r2, #16
 800530a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a5e      	ldr	r2, [pc, #376]	@ (800548c <UART_SetConfig+0x30c>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d000      	beq.n	8005318 <UART_SetConfig+0x198>
 8005316:	e084      	b.n	8005422 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005318:	231b      	movs	r3, #27
 800531a:	2218      	movs	r2, #24
 800531c:	189b      	adds	r3, r3, r2
 800531e:	19db      	adds	r3, r3, r7
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	2b08      	cmp	r3, #8
 8005324:	d01d      	beq.n	8005362 <UART_SetConfig+0x1e2>
 8005326:	dc20      	bgt.n	800536a <UART_SetConfig+0x1ea>
 8005328:	2b04      	cmp	r3, #4
 800532a:	d015      	beq.n	8005358 <UART_SetConfig+0x1d8>
 800532c:	dc1d      	bgt.n	800536a <UART_SetConfig+0x1ea>
 800532e:	2b00      	cmp	r3, #0
 8005330:	d002      	beq.n	8005338 <UART_SetConfig+0x1b8>
 8005332:	2b02      	cmp	r3, #2
 8005334:	d005      	beq.n	8005342 <UART_SetConfig+0x1c2>
 8005336:	e018      	b.n	800536a <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005338:	f7ff fcd6 	bl	8004ce8 <HAL_RCC_GetPCLK1Freq>
 800533c:	0003      	movs	r3, r0
 800533e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005340:	e01c      	b.n	800537c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005342:	4b55      	ldr	r3, [pc, #340]	@ (8005498 <UART_SetConfig+0x318>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2210      	movs	r2, #16
 8005348:	4013      	ands	r3, r2
 800534a:	d002      	beq.n	8005352 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800534c:	4b53      	ldr	r3, [pc, #332]	@ (800549c <UART_SetConfig+0x31c>)
 800534e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005350:	e014      	b.n	800537c <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8005352:	4b53      	ldr	r3, [pc, #332]	@ (80054a0 <UART_SetConfig+0x320>)
 8005354:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005356:	e011      	b.n	800537c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005358:	f7ff fc36 	bl	8004bc8 <HAL_RCC_GetSysClockFreq>
 800535c:	0003      	movs	r3, r0
 800535e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005360:	e00c      	b.n	800537c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005362:	2380      	movs	r3, #128	@ 0x80
 8005364:	021b      	lsls	r3, r3, #8
 8005366:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005368:	e008      	b.n	800537c <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 800536a:	2300      	movs	r3, #0
 800536c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800536e:	231a      	movs	r3, #26
 8005370:	2218      	movs	r2, #24
 8005372:	189b      	adds	r3, r3, r2
 8005374:	19db      	adds	r3, r3, r7
 8005376:	2201      	movs	r2, #1
 8005378:	701a      	strb	r2, [r3, #0]
        break;
 800537a:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800537c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800537e:	2b00      	cmp	r3, #0
 8005380:	d100      	bne.n	8005384 <UART_SetConfig+0x204>
 8005382:	e12f      	b.n	80055e4 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	0013      	movs	r3, r2
 800538a:	005b      	lsls	r3, r3, #1
 800538c:	189b      	adds	r3, r3, r2
 800538e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005390:	429a      	cmp	r2, r3
 8005392:	d305      	bcc.n	80053a0 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005394:	69fb      	ldr	r3, [r7, #28]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800539a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800539c:	429a      	cmp	r2, r3
 800539e:	d906      	bls.n	80053ae <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 80053a0:	231a      	movs	r3, #26
 80053a2:	2218      	movs	r2, #24
 80053a4:	189b      	adds	r3, r3, r2
 80053a6:	19db      	adds	r3, r3, r7
 80053a8:	2201      	movs	r2, #1
 80053aa:	701a      	strb	r2, [r3, #0]
 80053ac:	e11a      	b.n	80055e4 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80053ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053b0:	613b      	str	r3, [r7, #16]
 80053b2:	2300      	movs	r3, #0
 80053b4:	617b      	str	r3, [r7, #20]
 80053b6:	6939      	ldr	r1, [r7, #16]
 80053b8:	697a      	ldr	r2, [r7, #20]
 80053ba:	000b      	movs	r3, r1
 80053bc:	0e1b      	lsrs	r3, r3, #24
 80053be:	0010      	movs	r0, r2
 80053c0:	0205      	lsls	r5, r0, #8
 80053c2:	431d      	orrs	r5, r3
 80053c4:	000b      	movs	r3, r1
 80053c6:	021c      	lsls	r4, r3, #8
 80053c8:	69fb      	ldr	r3, [r7, #28]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	085b      	lsrs	r3, r3, #1
 80053ce:	60bb      	str	r3, [r7, #8]
 80053d0:	2300      	movs	r3, #0
 80053d2:	60fb      	str	r3, [r7, #12]
 80053d4:	68b8      	ldr	r0, [r7, #8]
 80053d6:	68f9      	ldr	r1, [r7, #12]
 80053d8:	1900      	adds	r0, r0, r4
 80053da:	4169      	adcs	r1, r5
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	603b      	str	r3, [r7, #0]
 80053e2:	2300      	movs	r3, #0
 80053e4:	607b      	str	r3, [r7, #4]
 80053e6:	683a      	ldr	r2, [r7, #0]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f7fb f85d 	bl	80004a8 <__aeabi_uldivmod>
 80053ee:	0002      	movs	r2, r0
 80053f0:	000b      	movs	r3, r1
 80053f2:	0013      	movs	r3, r2
 80053f4:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80053f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053f8:	23c0      	movs	r3, #192	@ 0xc0
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d309      	bcc.n	8005414 <UART_SetConfig+0x294>
 8005400:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005402:	2380      	movs	r3, #128	@ 0x80
 8005404:	035b      	lsls	r3, r3, #13
 8005406:	429a      	cmp	r2, r3
 8005408:	d204      	bcs.n	8005414 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 800540a:	69fb      	ldr	r3, [r7, #28]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005410:	60da      	str	r2, [r3, #12]
 8005412:	e0e7      	b.n	80055e4 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8005414:	231a      	movs	r3, #26
 8005416:	2218      	movs	r2, #24
 8005418:	189b      	adds	r3, r3, r2
 800541a:	19db      	adds	r3, r3, r7
 800541c:	2201      	movs	r2, #1
 800541e:	701a      	strb	r2, [r3, #0]
 8005420:	e0e0      	b.n	80055e4 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	69da      	ldr	r2, [r3, #28]
 8005426:	2380      	movs	r3, #128	@ 0x80
 8005428:	021b      	lsls	r3, r3, #8
 800542a:	429a      	cmp	r2, r3
 800542c:	d000      	beq.n	8005430 <UART_SetConfig+0x2b0>
 800542e:	e082      	b.n	8005536 <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8005430:	231b      	movs	r3, #27
 8005432:	2218      	movs	r2, #24
 8005434:	189b      	adds	r3, r3, r2
 8005436:	19db      	adds	r3, r3, r7
 8005438:	781b      	ldrb	r3, [r3, #0]
 800543a:	2b08      	cmp	r3, #8
 800543c:	d834      	bhi.n	80054a8 <UART_SetConfig+0x328>
 800543e:	009a      	lsls	r2, r3, #2
 8005440:	4b18      	ldr	r3, [pc, #96]	@ (80054a4 <UART_SetConfig+0x324>)
 8005442:	18d3      	adds	r3, r2, r3
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005448:	f7ff fc4e 	bl	8004ce8 <HAL_RCC_GetPCLK1Freq>
 800544c:	0003      	movs	r3, r0
 800544e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005450:	e033      	b.n	80054ba <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005452:	f7ff fc5f 	bl	8004d14 <HAL_RCC_GetPCLK2Freq>
 8005456:	0003      	movs	r3, r0
 8005458:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800545a:	e02e      	b.n	80054ba <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800545c:	4b0e      	ldr	r3, [pc, #56]	@ (8005498 <UART_SetConfig+0x318>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2210      	movs	r2, #16
 8005462:	4013      	ands	r3, r2
 8005464:	d002      	beq.n	800546c <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005466:	4b0d      	ldr	r3, [pc, #52]	@ (800549c <UART_SetConfig+0x31c>)
 8005468:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800546a:	e026      	b.n	80054ba <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 800546c:	4b0c      	ldr	r3, [pc, #48]	@ (80054a0 <UART_SetConfig+0x320>)
 800546e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005470:	e023      	b.n	80054ba <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005472:	f7ff fba9 	bl	8004bc8 <HAL_RCC_GetSysClockFreq>
 8005476:	0003      	movs	r3, r0
 8005478:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800547a:	e01e      	b.n	80054ba <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800547c:	2380      	movs	r3, #128	@ 0x80
 800547e:	021b      	lsls	r3, r3, #8
 8005480:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005482:	e01a      	b.n	80054ba <UART_SetConfig+0x33a>
 8005484:	efff69f3 	.word	0xefff69f3
 8005488:	ffffcfff 	.word	0xffffcfff
 800548c:	40004800 	.word	0x40004800
 8005490:	fffff4ff 	.word	0xfffff4ff
 8005494:	40004400 	.word	0x40004400
 8005498:	40021000 	.word	0x40021000
 800549c:	003d0900 	.word	0x003d0900
 80054a0:	00f42400 	.word	0x00f42400
 80054a4:	08008994 	.word	0x08008994
      default:
        pclk = 0U;
 80054a8:	2300      	movs	r3, #0
 80054aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80054ac:	231a      	movs	r3, #26
 80054ae:	2218      	movs	r2, #24
 80054b0:	189b      	adds	r3, r3, r2
 80054b2:	19db      	adds	r3, r3, r7
 80054b4:	2201      	movs	r2, #1
 80054b6:	701a      	strb	r2, [r3, #0]
        break;
 80054b8:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80054ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d100      	bne.n	80054c2 <UART_SetConfig+0x342>
 80054c0:	e090      	b.n	80055e4 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80054c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054c4:	005a      	lsls	r2, r3, #1
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	085b      	lsrs	r3, r3, #1
 80054cc:	18d2      	adds	r2, r2, r3
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	0019      	movs	r1, r3
 80054d4:	0010      	movs	r0, r2
 80054d6:	f7fa fe33 	bl	8000140 <__udivsi3>
 80054da:	0003      	movs	r3, r0
 80054dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e0:	2b0f      	cmp	r3, #15
 80054e2:	d921      	bls.n	8005528 <UART_SetConfig+0x3a8>
 80054e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054e6:	2380      	movs	r3, #128	@ 0x80
 80054e8:	025b      	lsls	r3, r3, #9
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d21c      	bcs.n	8005528 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80054ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054f0:	b29a      	uxth	r2, r3
 80054f2:	200e      	movs	r0, #14
 80054f4:	2418      	movs	r4, #24
 80054f6:	1903      	adds	r3, r0, r4
 80054f8:	19db      	adds	r3, r3, r7
 80054fa:	210f      	movs	r1, #15
 80054fc:	438a      	bics	r2, r1
 80054fe:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005502:	085b      	lsrs	r3, r3, #1
 8005504:	b29b      	uxth	r3, r3
 8005506:	2207      	movs	r2, #7
 8005508:	4013      	ands	r3, r2
 800550a:	b299      	uxth	r1, r3
 800550c:	1903      	adds	r3, r0, r4
 800550e:	19db      	adds	r3, r3, r7
 8005510:	1902      	adds	r2, r0, r4
 8005512:	19d2      	adds	r2, r2, r7
 8005514:	8812      	ldrh	r2, [r2, #0]
 8005516:	430a      	orrs	r2, r1
 8005518:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	1902      	adds	r2, r0, r4
 8005520:	19d2      	adds	r2, r2, r7
 8005522:	8812      	ldrh	r2, [r2, #0]
 8005524:	60da      	str	r2, [r3, #12]
 8005526:	e05d      	b.n	80055e4 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8005528:	231a      	movs	r3, #26
 800552a:	2218      	movs	r2, #24
 800552c:	189b      	adds	r3, r3, r2
 800552e:	19db      	adds	r3, r3, r7
 8005530:	2201      	movs	r2, #1
 8005532:	701a      	strb	r2, [r3, #0]
 8005534:	e056      	b.n	80055e4 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005536:	231b      	movs	r3, #27
 8005538:	2218      	movs	r2, #24
 800553a:	189b      	adds	r3, r3, r2
 800553c:	19db      	adds	r3, r3, r7
 800553e:	781b      	ldrb	r3, [r3, #0]
 8005540:	2b08      	cmp	r3, #8
 8005542:	d822      	bhi.n	800558a <UART_SetConfig+0x40a>
 8005544:	009a      	lsls	r2, r3, #2
 8005546:	4b2f      	ldr	r3, [pc, #188]	@ (8005604 <UART_SetConfig+0x484>)
 8005548:	18d3      	adds	r3, r2, r3
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800554e:	f7ff fbcb 	bl	8004ce8 <HAL_RCC_GetPCLK1Freq>
 8005552:	0003      	movs	r3, r0
 8005554:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005556:	e021      	b.n	800559c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005558:	f7ff fbdc 	bl	8004d14 <HAL_RCC_GetPCLK2Freq>
 800555c:	0003      	movs	r3, r0
 800555e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005560:	e01c      	b.n	800559c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005562:	4b29      	ldr	r3, [pc, #164]	@ (8005608 <UART_SetConfig+0x488>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	2210      	movs	r2, #16
 8005568:	4013      	ands	r3, r2
 800556a:	d002      	beq.n	8005572 <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800556c:	4b27      	ldr	r3, [pc, #156]	@ (800560c <UART_SetConfig+0x48c>)
 800556e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005570:	e014      	b.n	800559c <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 8005572:	4b27      	ldr	r3, [pc, #156]	@ (8005610 <UART_SetConfig+0x490>)
 8005574:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005576:	e011      	b.n	800559c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005578:	f7ff fb26 	bl	8004bc8 <HAL_RCC_GetSysClockFreq>
 800557c:	0003      	movs	r3, r0
 800557e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005580:	e00c      	b.n	800559c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005582:	2380      	movs	r3, #128	@ 0x80
 8005584:	021b      	lsls	r3, r3, #8
 8005586:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005588:	e008      	b.n	800559c <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 800558a:	2300      	movs	r3, #0
 800558c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800558e:	231a      	movs	r3, #26
 8005590:	2218      	movs	r2, #24
 8005592:	189b      	adds	r3, r3, r2
 8005594:	19db      	adds	r3, r3, r7
 8005596:	2201      	movs	r2, #1
 8005598:	701a      	strb	r2, [r3, #0]
        break;
 800559a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800559c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d020      	beq.n	80055e4 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	085a      	lsrs	r2, r3, #1
 80055a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055aa:	18d2      	adds	r2, r2, r3
 80055ac:	69fb      	ldr	r3, [r7, #28]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	0019      	movs	r1, r3
 80055b2:	0010      	movs	r0, r2
 80055b4:	f7fa fdc4 	bl	8000140 <__udivsi3>
 80055b8:	0003      	movs	r3, r0
 80055ba:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055be:	2b0f      	cmp	r3, #15
 80055c0:	d90a      	bls.n	80055d8 <UART_SetConfig+0x458>
 80055c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80055c4:	2380      	movs	r3, #128	@ 0x80
 80055c6:	025b      	lsls	r3, r3, #9
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d205      	bcs.n	80055d8 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80055cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ce:	b29a      	uxth	r2, r3
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	60da      	str	r2, [r3, #12]
 80055d6:	e005      	b.n	80055e4 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80055d8:	231a      	movs	r3, #26
 80055da:	2218      	movs	r2, #24
 80055dc:	189b      	adds	r3, r3, r2
 80055de:	19db      	adds	r3, r3, r7
 80055e0:	2201      	movs	r2, #1
 80055e2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	2200      	movs	r2, #0
 80055e8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	2200      	movs	r2, #0
 80055ee:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80055f0:	231a      	movs	r3, #26
 80055f2:	2218      	movs	r2, #24
 80055f4:	189b      	adds	r3, r3, r2
 80055f6:	19db      	adds	r3, r3, r7
 80055f8:	781b      	ldrb	r3, [r3, #0]
}
 80055fa:	0018      	movs	r0, r3
 80055fc:	46bd      	mov	sp, r7
 80055fe:	b00e      	add	sp, #56	@ 0x38
 8005600:	bdb0      	pop	{r4, r5, r7, pc}
 8005602:	46c0      	nop			@ (mov r8, r8)
 8005604:	080089b8 	.word	0x080089b8
 8005608:	40021000 	.word	0x40021000
 800560c:	003d0900 	.word	0x003d0900
 8005610:	00f42400 	.word	0x00f42400

08005614 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005620:	2208      	movs	r2, #8
 8005622:	4013      	ands	r3, r2
 8005624:	d00b      	beq.n	800563e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	4a4a      	ldr	r2, [pc, #296]	@ (8005758 <UART_AdvFeatureConfig+0x144>)
 800562e:	4013      	ands	r3, r2
 8005630:	0019      	movs	r1, r3
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	430a      	orrs	r2, r1
 800563c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005642:	2201      	movs	r2, #1
 8005644:	4013      	ands	r3, r2
 8005646:	d00b      	beq.n	8005660 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	4a43      	ldr	r2, [pc, #268]	@ (800575c <UART_AdvFeatureConfig+0x148>)
 8005650:	4013      	ands	r3, r2
 8005652:	0019      	movs	r1, r3
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	430a      	orrs	r2, r1
 800565e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005664:	2202      	movs	r2, #2
 8005666:	4013      	ands	r3, r2
 8005668:	d00b      	beq.n	8005682 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	4a3b      	ldr	r2, [pc, #236]	@ (8005760 <UART_AdvFeatureConfig+0x14c>)
 8005672:	4013      	ands	r3, r2
 8005674:	0019      	movs	r1, r3
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	430a      	orrs	r2, r1
 8005680:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005686:	2204      	movs	r2, #4
 8005688:	4013      	ands	r3, r2
 800568a:	d00b      	beq.n	80056a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	4a34      	ldr	r2, [pc, #208]	@ (8005764 <UART_AdvFeatureConfig+0x150>)
 8005694:	4013      	ands	r3, r2
 8005696:	0019      	movs	r1, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	430a      	orrs	r2, r1
 80056a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a8:	2210      	movs	r2, #16
 80056aa:	4013      	ands	r3, r2
 80056ac:	d00b      	beq.n	80056c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	4a2c      	ldr	r2, [pc, #176]	@ (8005768 <UART_AdvFeatureConfig+0x154>)
 80056b6:	4013      	ands	r3, r2
 80056b8:	0019      	movs	r1, r3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	430a      	orrs	r2, r1
 80056c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ca:	2220      	movs	r2, #32
 80056cc:	4013      	ands	r3, r2
 80056ce:	d00b      	beq.n	80056e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	4a25      	ldr	r2, [pc, #148]	@ (800576c <UART_AdvFeatureConfig+0x158>)
 80056d8:	4013      	ands	r3, r2
 80056da:	0019      	movs	r1, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	430a      	orrs	r2, r1
 80056e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ec:	2240      	movs	r2, #64	@ 0x40
 80056ee:	4013      	ands	r3, r2
 80056f0:	d01d      	beq.n	800572e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005770 <UART_AdvFeatureConfig+0x15c>)
 80056fa:	4013      	ands	r3, r2
 80056fc:	0019      	movs	r1, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	430a      	orrs	r2, r1
 8005708:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800570e:	2380      	movs	r3, #128	@ 0x80
 8005710:	035b      	lsls	r3, r3, #13
 8005712:	429a      	cmp	r2, r3
 8005714:	d10b      	bne.n	800572e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	4a15      	ldr	r2, [pc, #84]	@ (8005774 <UART_AdvFeatureConfig+0x160>)
 800571e:	4013      	ands	r3, r2
 8005720:	0019      	movs	r1, r3
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	430a      	orrs	r2, r1
 800572c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005732:	2280      	movs	r2, #128	@ 0x80
 8005734:	4013      	ands	r3, r2
 8005736:	d00b      	beq.n	8005750 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	4a0e      	ldr	r2, [pc, #56]	@ (8005778 <UART_AdvFeatureConfig+0x164>)
 8005740:	4013      	ands	r3, r2
 8005742:	0019      	movs	r1, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	430a      	orrs	r2, r1
 800574e:	605a      	str	r2, [r3, #4]
  }
}
 8005750:	46c0      	nop			@ (mov r8, r8)
 8005752:	46bd      	mov	sp, r7
 8005754:	b002      	add	sp, #8
 8005756:	bd80      	pop	{r7, pc}
 8005758:	ffff7fff 	.word	0xffff7fff
 800575c:	fffdffff 	.word	0xfffdffff
 8005760:	fffeffff 	.word	0xfffeffff
 8005764:	fffbffff 	.word	0xfffbffff
 8005768:	ffffefff 	.word	0xffffefff
 800576c:	ffffdfff 	.word	0xffffdfff
 8005770:	ffefffff 	.word	0xffefffff
 8005774:	ff9fffff 	.word	0xff9fffff
 8005778:	fff7ffff 	.word	0xfff7ffff

0800577c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b092      	sub	sp, #72	@ 0x48
 8005780:	af02      	add	r7, sp, #8
 8005782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2284      	movs	r2, #132	@ 0x84
 8005788:	2100      	movs	r1, #0
 800578a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800578c:	f7fd fdd8 	bl	8003340 <HAL_GetTick>
 8005790:	0003      	movs	r3, r0
 8005792:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	2208      	movs	r2, #8
 800579c:	4013      	ands	r3, r2
 800579e:	2b08      	cmp	r3, #8
 80057a0:	d12c      	bne.n	80057fc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057a4:	2280      	movs	r2, #128	@ 0x80
 80057a6:	0391      	lsls	r1, r2, #14
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	4a46      	ldr	r2, [pc, #280]	@ (80058c4 <UART_CheckIdleState+0x148>)
 80057ac:	9200      	str	r2, [sp, #0]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f000 f88c 	bl	80058cc <UART_WaitOnFlagUntilTimeout>
 80057b4:	1e03      	subs	r3, r0, #0
 80057b6:	d021      	beq.n	80057fc <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057b8:	f3ef 8310 	mrs	r3, PRIMASK
 80057bc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80057be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80057c0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057c2:	2301      	movs	r3, #1
 80057c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c8:	f383 8810 	msr	PRIMASK, r3
}
 80057cc:	46c0      	nop			@ (mov r8, r8)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	2180      	movs	r1, #128	@ 0x80
 80057da:	438a      	bics	r2, r1
 80057dc:	601a      	str	r2, [r3, #0]
 80057de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057e4:	f383 8810 	msr	PRIMASK, r3
}
 80057e8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2220      	movs	r2, #32
 80057ee:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2278      	movs	r2, #120	@ 0x78
 80057f4:	2100      	movs	r1, #0
 80057f6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057f8:	2303      	movs	r3, #3
 80057fa:	e05f      	b.n	80058bc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	2204      	movs	r2, #4
 8005804:	4013      	ands	r3, r2
 8005806:	2b04      	cmp	r3, #4
 8005808:	d146      	bne.n	8005898 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800580a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800580c:	2280      	movs	r2, #128	@ 0x80
 800580e:	03d1      	lsls	r1, r2, #15
 8005810:	6878      	ldr	r0, [r7, #4]
 8005812:	4a2c      	ldr	r2, [pc, #176]	@ (80058c4 <UART_CheckIdleState+0x148>)
 8005814:	9200      	str	r2, [sp, #0]
 8005816:	2200      	movs	r2, #0
 8005818:	f000 f858 	bl	80058cc <UART_WaitOnFlagUntilTimeout>
 800581c:	1e03      	subs	r3, r0, #0
 800581e:	d03b      	beq.n	8005898 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005820:	f3ef 8310 	mrs	r3, PRIMASK
 8005824:	60fb      	str	r3, [r7, #12]
  return(result);
 8005826:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005828:	637b      	str	r3, [r7, #52]	@ 0x34
 800582a:	2301      	movs	r3, #1
 800582c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	f383 8810 	msr	PRIMASK, r3
}
 8005834:	46c0      	nop			@ (mov r8, r8)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4921      	ldr	r1, [pc, #132]	@ (80058c8 <UART_CheckIdleState+0x14c>)
 8005842:	400a      	ands	r2, r1
 8005844:	601a      	str	r2, [r3, #0]
 8005846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005848:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	f383 8810 	msr	PRIMASK, r3
}
 8005850:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005852:	f3ef 8310 	mrs	r3, PRIMASK
 8005856:	61bb      	str	r3, [r7, #24]
  return(result);
 8005858:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800585a:	633b      	str	r3, [r7, #48]	@ 0x30
 800585c:	2301      	movs	r3, #1
 800585e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	f383 8810 	msr	PRIMASK, r3
}
 8005866:	46c0      	nop			@ (mov r8, r8)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	689a      	ldr	r2, [r3, #8]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2101      	movs	r1, #1
 8005874:	438a      	bics	r2, r1
 8005876:	609a      	str	r2, [r3, #8]
 8005878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800587a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800587c:	6a3b      	ldr	r3, [r7, #32]
 800587e:	f383 8810 	msr	PRIMASK, r3
}
 8005882:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2280      	movs	r2, #128	@ 0x80
 8005888:	2120      	movs	r1, #32
 800588a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2278      	movs	r2, #120	@ 0x78
 8005890:	2100      	movs	r1, #0
 8005892:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e011      	b.n	80058bc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2220      	movs	r2, #32
 800589c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2280      	movs	r2, #128	@ 0x80
 80058a2:	2120      	movs	r1, #32
 80058a4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2278      	movs	r2, #120	@ 0x78
 80058b6:	2100      	movs	r1, #0
 80058b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058ba:	2300      	movs	r3, #0
}
 80058bc:	0018      	movs	r0, r3
 80058be:	46bd      	mov	sp, r7
 80058c0:	b010      	add	sp, #64	@ 0x40
 80058c2:	bd80      	pop	{r7, pc}
 80058c4:	01ffffff 	.word	0x01ffffff
 80058c8:	fffffedf 	.word	0xfffffedf

080058cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	603b      	str	r3, [r7, #0]
 80058d8:	1dfb      	adds	r3, r7, #7
 80058da:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058dc:	e051      	b.n	8005982 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	3301      	adds	r3, #1
 80058e2:	d04e      	beq.n	8005982 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058e4:	f7fd fd2c 	bl	8003340 <HAL_GetTick>
 80058e8:	0002      	movs	r2, r0
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	69ba      	ldr	r2, [r7, #24]
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d302      	bcc.n	80058fa <UART_WaitOnFlagUntilTimeout+0x2e>
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d101      	bne.n	80058fe <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	e051      	b.n	80059a2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2204      	movs	r2, #4
 8005906:	4013      	ands	r3, r2
 8005908:	d03b      	beq.n	8005982 <UART_WaitOnFlagUntilTimeout+0xb6>
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	2b80      	cmp	r3, #128	@ 0x80
 800590e:	d038      	beq.n	8005982 <UART_WaitOnFlagUntilTimeout+0xb6>
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	2b40      	cmp	r3, #64	@ 0x40
 8005914:	d035      	beq.n	8005982 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	69db      	ldr	r3, [r3, #28]
 800591c:	2208      	movs	r2, #8
 800591e:	4013      	ands	r3, r2
 8005920:	2b08      	cmp	r3, #8
 8005922:	d111      	bne.n	8005948 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2208      	movs	r2, #8
 800592a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	0018      	movs	r0, r3
 8005930:	f000 f83c 	bl	80059ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2284      	movs	r2, #132	@ 0x84
 8005938:	2108      	movs	r1, #8
 800593a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2278      	movs	r2, #120	@ 0x78
 8005940:	2100      	movs	r1, #0
 8005942:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e02c      	b.n	80059a2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	69da      	ldr	r2, [r3, #28]
 800594e:	2380      	movs	r3, #128	@ 0x80
 8005950:	011b      	lsls	r3, r3, #4
 8005952:	401a      	ands	r2, r3
 8005954:	2380      	movs	r3, #128	@ 0x80
 8005956:	011b      	lsls	r3, r3, #4
 8005958:	429a      	cmp	r2, r3
 800595a:	d112      	bne.n	8005982 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	2280      	movs	r2, #128	@ 0x80
 8005962:	0112      	lsls	r2, r2, #4
 8005964:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	0018      	movs	r0, r3
 800596a:	f000 f81f 	bl	80059ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2284      	movs	r2, #132	@ 0x84
 8005972:	2120      	movs	r1, #32
 8005974:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2278      	movs	r2, #120	@ 0x78
 800597a:	2100      	movs	r1, #0
 800597c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e00f      	b.n	80059a2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	69db      	ldr	r3, [r3, #28]
 8005988:	68ba      	ldr	r2, [r7, #8]
 800598a:	4013      	ands	r3, r2
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	425a      	negs	r2, r3
 8005992:	4153      	adcs	r3, r2
 8005994:	b2db      	uxtb	r3, r3
 8005996:	001a      	movs	r2, r3
 8005998:	1dfb      	adds	r3, r7, #7
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	429a      	cmp	r2, r3
 800599e:	d09e      	beq.n	80058de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	0018      	movs	r0, r3
 80059a4:	46bd      	mov	sp, r7
 80059a6:	b004      	add	sp, #16
 80059a8:	bd80      	pop	{r7, pc}
	...

080059ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b08e      	sub	sp, #56	@ 0x38
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059b4:	f3ef 8310 	mrs	r3, PRIMASK
 80059b8:	617b      	str	r3, [r7, #20]
  return(result);
 80059ba:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80059be:	2301      	movs	r3, #1
 80059c0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	f383 8810 	msr	PRIMASK, r3
}
 80059c8:	46c0      	nop			@ (mov r8, r8)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4926      	ldr	r1, [pc, #152]	@ (8005a70 <UART_EndRxTransfer+0xc4>)
 80059d6:	400a      	ands	r2, r1
 80059d8:	601a      	str	r2, [r3, #0]
 80059da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	f383 8810 	msr	PRIMASK, r3
}
 80059e4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059e6:	f3ef 8310 	mrs	r3, PRIMASK
 80059ea:	623b      	str	r3, [r7, #32]
  return(result);
 80059ec:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80059f0:	2301      	movs	r3, #1
 80059f2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f6:	f383 8810 	msr	PRIMASK, r3
}
 80059fa:	46c0      	nop			@ (mov r8, r8)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	689a      	ldr	r2, [r3, #8]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2101      	movs	r1, #1
 8005a08:	438a      	bics	r2, r1
 8005a0a:	609a      	str	r2, [r3, #8]
 8005a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a12:	f383 8810 	msr	PRIMASK, r3
}
 8005a16:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d118      	bne.n	8005a52 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a20:	f3ef 8310 	mrs	r3, PRIMASK
 8005a24:	60bb      	str	r3, [r7, #8]
  return(result);
 8005a26:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f383 8810 	msr	PRIMASK, r3
}
 8005a34:	46c0      	nop			@ (mov r8, r8)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	2110      	movs	r1, #16
 8005a42:	438a      	bics	r2, r1
 8005a44:	601a      	str	r2, [r3, #0]
 8005a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a48:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	f383 8810 	msr	PRIMASK, r3
}
 8005a50:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2280      	movs	r2, #128	@ 0x80
 8005a56:	2120      	movs	r1, #32
 8005a58:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005a66:	46c0      	nop			@ (mov r8, r8)
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	b00e      	add	sp, #56	@ 0x38
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	46c0      	nop			@ (mov r8, r8)
 8005a70:	fffffedf 	.word	0xfffffedf

08005a74 <__cvt>:
 8005a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a76:	001f      	movs	r7, r3
 8005a78:	2300      	movs	r3, #0
 8005a7a:	0016      	movs	r6, r2
 8005a7c:	b08b      	sub	sp, #44	@ 0x2c
 8005a7e:	429f      	cmp	r7, r3
 8005a80:	da04      	bge.n	8005a8c <__cvt+0x18>
 8005a82:	2180      	movs	r1, #128	@ 0x80
 8005a84:	0609      	lsls	r1, r1, #24
 8005a86:	187b      	adds	r3, r7, r1
 8005a88:	001f      	movs	r7, r3
 8005a8a:	232d      	movs	r3, #45	@ 0x2d
 8005a8c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005a8e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8005a90:	7013      	strb	r3, [r2, #0]
 8005a92:	2320      	movs	r3, #32
 8005a94:	2203      	movs	r2, #3
 8005a96:	439d      	bics	r5, r3
 8005a98:	2d46      	cmp	r5, #70	@ 0x46
 8005a9a:	d007      	beq.n	8005aac <__cvt+0x38>
 8005a9c:	002b      	movs	r3, r5
 8005a9e:	3b45      	subs	r3, #69	@ 0x45
 8005aa0:	4259      	negs	r1, r3
 8005aa2:	414b      	adcs	r3, r1
 8005aa4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8005aa6:	3a01      	subs	r2, #1
 8005aa8:	18cb      	adds	r3, r1, r3
 8005aaa:	9310      	str	r3, [sp, #64]	@ 0x40
 8005aac:	ab09      	add	r3, sp, #36	@ 0x24
 8005aae:	9304      	str	r3, [sp, #16]
 8005ab0:	ab08      	add	r3, sp, #32
 8005ab2:	9303      	str	r3, [sp, #12]
 8005ab4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005ab6:	9200      	str	r2, [sp, #0]
 8005ab8:	9302      	str	r3, [sp, #8]
 8005aba:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005abc:	0032      	movs	r2, r6
 8005abe:	9301      	str	r3, [sp, #4]
 8005ac0:	003b      	movs	r3, r7
 8005ac2:	f000 fe95 	bl	80067f0 <_dtoa_r>
 8005ac6:	0004      	movs	r4, r0
 8005ac8:	2d47      	cmp	r5, #71	@ 0x47
 8005aca:	d11b      	bne.n	8005b04 <__cvt+0x90>
 8005acc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005ace:	07db      	lsls	r3, r3, #31
 8005ad0:	d511      	bpl.n	8005af6 <__cvt+0x82>
 8005ad2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005ad4:	18c3      	adds	r3, r0, r3
 8005ad6:	9307      	str	r3, [sp, #28]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	2300      	movs	r3, #0
 8005adc:	0030      	movs	r0, r6
 8005ade:	0039      	movs	r1, r7
 8005ae0:	f7fa fcb4 	bl	800044c <__aeabi_dcmpeq>
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	d001      	beq.n	8005aec <__cvt+0x78>
 8005ae8:	9b07      	ldr	r3, [sp, #28]
 8005aea:	9309      	str	r3, [sp, #36]	@ 0x24
 8005aec:	2230      	movs	r2, #48	@ 0x30
 8005aee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005af0:	9907      	ldr	r1, [sp, #28]
 8005af2:	428b      	cmp	r3, r1
 8005af4:	d320      	bcc.n	8005b38 <__cvt+0xc4>
 8005af6:	0020      	movs	r0, r4
 8005af8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005afa:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005afc:	1b1b      	subs	r3, r3, r4
 8005afe:	6013      	str	r3, [r2, #0]
 8005b00:	b00b      	add	sp, #44	@ 0x2c
 8005b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005b06:	18c3      	adds	r3, r0, r3
 8005b08:	9307      	str	r3, [sp, #28]
 8005b0a:	2d46      	cmp	r5, #70	@ 0x46
 8005b0c:	d1e4      	bne.n	8005ad8 <__cvt+0x64>
 8005b0e:	7803      	ldrb	r3, [r0, #0]
 8005b10:	2b30      	cmp	r3, #48	@ 0x30
 8005b12:	d10c      	bne.n	8005b2e <__cvt+0xba>
 8005b14:	2200      	movs	r2, #0
 8005b16:	2300      	movs	r3, #0
 8005b18:	0030      	movs	r0, r6
 8005b1a:	0039      	movs	r1, r7
 8005b1c:	f7fa fc96 	bl	800044c <__aeabi_dcmpeq>
 8005b20:	2800      	cmp	r0, #0
 8005b22:	d104      	bne.n	8005b2e <__cvt+0xba>
 8005b24:	2301      	movs	r3, #1
 8005b26:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8005b28:	1a9b      	subs	r3, r3, r2
 8005b2a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005b2c:	6013      	str	r3, [r2, #0]
 8005b2e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b30:	9a07      	ldr	r2, [sp, #28]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	18d3      	adds	r3, r2, r3
 8005b36:	e7ce      	b.n	8005ad6 <__cvt+0x62>
 8005b38:	1c59      	adds	r1, r3, #1
 8005b3a:	9109      	str	r1, [sp, #36]	@ 0x24
 8005b3c:	701a      	strb	r2, [r3, #0]
 8005b3e:	e7d6      	b.n	8005aee <__cvt+0x7a>

08005b40 <__exponent>:
 8005b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b42:	232b      	movs	r3, #43	@ 0x2b
 8005b44:	b085      	sub	sp, #20
 8005b46:	0005      	movs	r5, r0
 8005b48:	1e0c      	subs	r4, r1, #0
 8005b4a:	7002      	strb	r2, [r0, #0]
 8005b4c:	da01      	bge.n	8005b52 <__exponent+0x12>
 8005b4e:	424c      	negs	r4, r1
 8005b50:	3302      	adds	r3, #2
 8005b52:	706b      	strb	r3, [r5, #1]
 8005b54:	2c09      	cmp	r4, #9
 8005b56:	dd2c      	ble.n	8005bb2 <__exponent+0x72>
 8005b58:	ab02      	add	r3, sp, #8
 8005b5a:	1dde      	adds	r6, r3, #7
 8005b5c:	0020      	movs	r0, r4
 8005b5e:	210a      	movs	r1, #10
 8005b60:	f7fa fc5e 	bl	8000420 <__aeabi_idivmod>
 8005b64:	0037      	movs	r7, r6
 8005b66:	3130      	adds	r1, #48	@ 0x30
 8005b68:	3e01      	subs	r6, #1
 8005b6a:	0020      	movs	r0, r4
 8005b6c:	7031      	strb	r1, [r6, #0]
 8005b6e:	210a      	movs	r1, #10
 8005b70:	9401      	str	r4, [sp, #4]
 8005b72:	f7fa fb6f 	bl	8000254 <__divsi3>
 8005b76:	9b01      	ldr	r3, [sp, #4]
 8005b78:	0004      	movs	r4, r0
 8005b7a:	2b63      	cmp	r3, #99	@ 0x63
 8005b7c:	dcee      	bgt.n	8005b5c <__exponent+0x1c>
 8005b7e:	1eba      	subs	r2, r7, #2
 8005b80:	1ca8      	adds	r0, r5, #2
 8005b82:	0001      	movs	r1, r0
 8005b84:	0013      	movs	r3, r2
 8005b86:	3430      	adds	r4, #48	@ 0x30
 8005b88:	7014      	strb	r4, [r2, #0]
 8005b8a:	ac02      	add	r4, sp, #8
 8005b8c:	3407      	adds	r4, #7
 8005b8e:	429c      	cmp	r4, r3
 8005b90:	d80a      	bhi.n	8005ba8 <__exponent+0x68>
 8005b92:	2300      	movs	r3, #0
 8005b94:	4294      	cmp	r4, r2
 8005b96:	d303      	bcc.n	8005ba0 <__exponent+0x60>
 8005b98:	3309      	adds	r3, #9
 8005b9a:	aa02      	add	r2, sp, #8
 8005b9c:	189b      	adds	r3, r3, r2
 8005b9e:	1bdb      	subs	r3, r3, r7
 8005ba0:	18c0      	adds	r0, r0, r3
 8005ba2:	1b40      	subs	r0, r0, r5
 8005ba4:	b005      	add	sp, #20
 8005ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ba8:	781c      	ldrb	r4, [r3, #0]
 8005baa:	3301      	adds	r3, #1
 8005bac:	700c      	strb	r4, [r1, #0]
 8005bae:	3101      	adds	r1, #1
 8005bb0:	e7eb      	b.n	8005b8a <__exponent+0x4a>
 8005bb2:	2330      	movs	r3, #48	@ 0x30
 8005bb4:	18e4      	adds	r4, r4, r3
 8005bb6:	70ab      	strb	r3, [r5, #2]
 8005bb8:	1d28      	adds	r0, r5, #4
 8005bba:	70ec      	strb	r4, [r5, #3]
 8005bbc:	e7f1      	b.n	8005ba2 <__exponent+0x62>
	...

08005bc0 <_printf_float>:
 8005bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bc2:	b097      	sub	sp, #92	@ 0x5c
 8005bc4:	000d      	movs	r5, r1
 8005bc6:	920a      	str	r2, [sp, #40]	@ 0x28
 8005bc8:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8005bca:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005bcc:	9009      	str	r0, [sp, #36]	@ 0x24
 8005bce:	f000 fcff 	bl	80065d0 <_localeconv_r>
 8005bd2:	6803      	ldr	r3, [r0, #0]
 8005bd4:	0018      	movs	r0, r3
 8005bd6:	930d      	str	r3, [sp, #52]	@ 0x34
 8005bd8:	f7fa fa96 	bl	8000108 <strlen>
 8005bdc:	2300      	movs	r3, #0
 8005bde:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005be0:	9314      	str	r3, [sp, #80]	@ 0x50
 8005be2:	7e2b      	ldrb	r3, [r5, #24]
 8005be4:	2207      	movs	r2, #7
 8005be6:	930c      	str	r3, [sp, #48]	@ 0x30
 8005be8:	682b      	ldr	r3, [r5, #0]
 8005bea:	930e      	str	r3, [sp, #56]	@ 0x38
 8005bec:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005bee:	6823      	ldr	r3, [r4, #0]
 8005bf0:	05c9      	lsls	r1, r1, #23
 8005bf2:	d545      	bpl.n	8005c80 <_printf_float+0xc0>
 8005bf4:	189b      	adds	r3, r3, r2
 8005bf6:	4393      	bics	r3, r2
 8005bf8:	001a      	movs	r2, r3
 8005bfa:	3208      	adds	r2, #8
 8005bfc:	6022      	str	r2, [r4, #0]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	681e      	ldr	r6, [r3, #0]
 8005c02:	685f      	ldr	r7, [r3, #4]
 8005c04:	007b      	lsls	r3, r7, #1
 8005c06:	085b      	lsrs	r3, r3, #1
 8005c08:	9311      	str	r3, [sp, #68]	@ 0x44
 8005c0a:	9610      	str	r6, [sp, #64]	@ 0x40
 8005c0c:	64ae      	str	r6, [r5, #72]	@ 0x48
 8005c0e:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8005c10:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8005c12:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8005c14:	4ba7      	ldr	r3, [pc, #668]	@ (8005eb4 <_printf_float+0x2f4>)
 8005c16:	4252      	negs	r2, r2
 8005c18:	f7fc fed8 	bl	80029cc <__aeabi_dcmpun>
 8005c1c:	2800      	cmp	r0, #0
 8005c1e:	d131      	bne.n	8005c84 <_printf_float+0xc4>
 8005c20:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8005c22:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8005c24:	2201      	movs	r2, #1
 8005c26:	4ba3      	ldr	r3, [pc, #652]	@ (8005eb4 <_printf_float+0x2f4>)
 8005c28:	4252      	negs	r2, r2
 8005c2a:	f7fa fc1f 	bl	800046c <__aeabi_dcmple>
 8005c2e:	2800      	cmp	r0, #0
 8005c30:	d128      	bne.n	8005c84 <_printf_float+0xc4>
 8005c32:	2200      	movs	r2, #0
 8005c34:	2300      	movs	r3, #0
 8005c36:	0030      	movs	r0, r6
 8005c38:	0039      	movs	r1, r7
 8005c3a:	f7fa fc0d 	bl	8000458 <__aeabi_dcmplt>
 8005c3e:	2800      	cmp	r0, #0
 8005c40:	d003      	beq.n	8005c4a <_printf_float+0x8a>
 8005c42:	002b      	movs	r3, r5
 8005c44:	222d      	movs	r2, #45	@ 0x2d
 8005c46:	3343      	adds	r3, #67	@ 0x43
 8005c48:	701a      	strb	r2, [r3, #0]
 8005c4a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005c4c:	4f9a      	ldr	r7, [pc, #616]	@ (8005eb8 <_printf_float+0x2f8>)
 8005c4e:	2b47      	cmp	r3, #71	@ 0x47
 8005c50:	d800      	bhi.n	8005c54 <_printf_float+0x94>
 8005c52:	4f9a      	ldr	r7, [pc, #616]	@ (8005ebc <_printf_float+0x2fc>)
 8005c54:	2303      	movs	r3, #3
 8005c56:	2400      	movs	r4, #0
 8005c58:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c5a:	612b      	str	r3, [r5, #16]
 8005c5c:	3301      	adds	r3, #1
 8005c5e:	439a      	bics	r2, r3
 8005c60:	602a      	str	r2, [r5, #0]
 8005c62:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c64:	0029      	movs	r1, r5
 8005c66:	9300      	str	r3, [sp, #0]
 8005c68:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c6c:	aa15      	add	r2, sp, #84	@ 0x54
 8005c6e:	f000 f9e5 	bl	800603c <_printf_common>
 8005c72:	3001      	adds	r0, #1
 8005c74:	d000      	beq.n	8005c78 <_printf_float+0xb8>
 8005c76:	e09e      	b.n	8005db6 <_printf_float+0x1f6>
 8005c78:	2001      	movs	r0, #1
 8005c7a:	4240      	negs	r0, r0
 8005c7c:	b017      	add	sp, #92	@ 0x5c
 8005c7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c80:	3307      	adds	r3, #7
 8005c82:	e7b8      	b.n	8005bf6 <_printf_float+0x36>
 8005c84:	0032      	movs	r2, r6
 8005c86:	003b      	movs	r3, r7
 8005c88:	0030      	movs	r0, r6
 8005c8a:	0039      	movs	r1, r7
 8005c8c:	f7fc fe9e 	bl	80029cc <__aeabi_dcmpun>
 8005c90:	2800      	cmp	r0, #0
 8005c92:	d00b      	beq.n	8005cac <_printf_float+0xec>
 8005c94:	2f00      	cmp	r7, #0
 8005c96:	da03      	bge.n	8005ca0 <_printf_float+0xe0>
 8005c98:	002b      	movs	r3, r5
 8005c9a:	222d      	movs	r2, #45	@ 0x2d
 8005c9c:	3343      	adds	r3, #67	@ 0x43
 8005c9e:	701a      	strb	r2, [r3, #0]
 8005ca0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005ca2:	4f87      	ldr	r7, [pc, #540]	@ (8005ec0 <_printf_float+0x300>)
 8005ca4:	2b47      	cmp	r3, #71	@ 0x47
 8005ca6:	d8d5      	bhi.n	8005c54 <_printf_float+0x94>
 8005ca8:	4f86      	ldr	r7, [pc, #536]	@ (8005ec4 <_printf_float+0x304>)
 8005caa:	e7d3      	b.n	8005c54 <_printf_float+0x94>
 8005cac:	2220      	movs	r2, #32
 8005cae:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8005cb0:	686b      	ldr	r3, [r5, #4]
 8005cb2:	4394      	bics	r4, r2
 8005cb4:	1c5a      	adds	r2, r3, #1
 8005cb6:	d146      	bne.n	8005d46 <_printf_float+0x186>
 8005cb8:	3307      	adds	r3, #7
 8005cba:	606b      	str	r3, [r5, #4]
 8005cbc:	2380      	movs	r3, #128	@ 0x80
 8005cbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005cc0:	00db      	lsls	r3, r3, #3
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	602b      	str	r3, [r5, #0]
 8005cc8:	9206      	str	r2, [sp, #24]
 8005cca:	aa14      	add	r2, sp, #80	@ 0x50
 8005ccc:	9205      	str	r2, [sp, #20]
 8005cce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005cd0:	a90a      	add	r1, sp, #40	@ 0x28
 8005cd2:	9204      	str	r2, [sp, #16]
 8005cd4:	aa13      	add	r2, sp, #76	@ 0x4c
 8005cd6:	9203      	str	r2, [sp, #12]
 8005cd8:	2223      	movs	r2, #35	@ 0x23
 8005cda:	1852      	adds	r2, r2, r1
 8005cdc:	9202      	str	r2, [sp, #8]
 8005cde:	9301      	str	r3, [sp, #4]
 8005ce0:	686b      	ldr	r3, [r5, #4]
 8005ce2:	0032      	movs	r2, r6
 8005ce4:	9300      	str	r3, [sp, #0]
 8005ce6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ce8:	003b      	movs	r3, r7
 8005cea:	f7ff fec3 	bl	8005a74 <__cvt>
 8005cee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005cf0:	0007      	movs	r7, r0
 8005cf2:	2c47      	cmp	r4, #71	@ 0x47
 8005cf4:	d12d      	bne.n	8005d52 <_printf_float+0x192>
 8005cf6:	1cd3      	adds	r3, r2, #3
 8005cf8:	db02      	blt.n	8005d00 <_printf_float+0x140>
 8005cfa:	686b      	ldr	r3, [r5, #4]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	dd47      	ble.n	8005d90 <_printf_float+0x1d0>
 8005d00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005d02:	3b02      	subs	r3, #2
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	930c      	str	r3, [sp, #48]	@ 0x30
 8005d08:	0028      	movs	r0, r5
 8005d0a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005d0c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005d0e:	3901      	subs	r1, #1
 8005d10:	3050      	adds	r0, #80	@ 0x50
 8005d12:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005d14:	f7ff ff14 	bl	8005b40 <__exponent>
 8005d18:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005d1a:	0004      	movs	r4, r0
 8005d1c:	1813      	adds	r3, r2, r0
 8005d1e:	612b      	str	r3, [r5, #16]
 8005d20:	2a01      	cmp	r2, #1
 8005d22:	dc02      	bgt.n	8005d2a <_printf_float+0x16a>
 8005d24:	682a      	ldr	r2, [r5, #0]
 8005d26:	07d2      	lsls	r2, r2, #31
 8005d28:	d501      	bpl.n	8005d2e <_printf_float+0x16e>
 8005d2a:	3301      	adds	r3, #1
 8005d2c:	612b      	str	r3, [r5, #16]
 8005d2e:	2323      	movs	r3, #35	@ 0x23
 8005d30:	aa0a      	add	r2, sp, #40	@ 0x28
 8005d32:	189b      	adds	r3, r3, r2
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d100      	bne.n	8005d3c <_printf_float+0x17c>
 8005d3a:	e792      	b.n	8005c62 <_printf_float+0xa2>
 8005d3c:	002b      	movs	r3, r5
 8005d3e:	222d      	movs	r2, #45	@ 0x2d
 8005d40:	3343      	adds	r3, #67	@ 0x43
 8005d42:	701a      	strb	r2, [r3, #0]
 8005d44:	e78d      	b.n	8005c62 <_printf_float+0xa2>
 8005d46:	2c47      	cmp	r4, #71	@ 0x47
 8005d48:	d1b8      	bne.n	8005cbc <_printf_float+0xfc>
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1b6      	bne.n	8005cbc <_printf_float+0xfc>
 8005d4e:	3301      	adds	r3, #1
 8005d50:	e7b3      	b.n	8005cba <_printf_float+0xfa>
 8005d52:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005d54:	2b65      	cmp	r3, #101	@ 0x65
 8005d56:	d9d7      	bls.n	8005d08 <_printf_float+0x148>
 8005d58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005d5a:	2b66      	cmp	r3, #102	@ 0x66
 8005d5c:	d11a      	bne.n	8005d94 <_printf_float+0x1d4>
 8005d5e:	686b      	ldr	r3, [r5, #4]
 8005d60:	2a00      	cmp	r2, #0
 8005d62:	dd09      	ble.n	8005d78 <_printf_float+0x1b8>
 8005d64:	612a      	str	r2, [r5, #16]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d102      	bne.n	8005d70 <_printf_float+0x1b0>
 8005d6a:	6829      	ldr	r1, [r5, #0]
 8005d6c:	07c9      	lsls	r1, r1, #31
 8005d6e:	d50b      	bpl.n	8005d88 <_printf_float+0x1c8>
 8005d70:	3301      	adds	r3, #1
 8005d72:	189b      	adds	r3, r3, r2
 8005d74:	612b      	str	r3, [r5, #16]
 8005d76:	e007      	b.n	8005d88 <_printf_float+0x1c8>
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d103      	bne.n	8005d84 <_printf_float+0x1c4>
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	6829      	ldr	r1, [r5, #0]
 8005d80:	4211      	tst	r1, r2
 8005d82:	d000      	beq.n	8005d86 <_printf_float+0x1c6>
 8005d84:	1c9a      	adds	r2, r3, #2
 8005d86:	612a      	str	r2, [r5, #16]
 8005d88:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005d8a:	2400      	movs	r4, #0
 8005d8c:	65ab      	str	r3, [r5, #88]	@ 0x58
 8005d8e:	e7ce      	b.n	8005d2e <_printf_float+0x16e>
 8005d90:	2367      	movs	r3, #103	@ 0x67
 8005d92:	930c      	str	r3, [sp, #48]	@ 0x30
 8005d94:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005d96:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005d98:	4299      	cmp	r1, r3
 8005d9a:	db06      	blt.n	8005daa <_printf_float+0x1ea>
 8005d9c:	682b      	ldr	r3, [r5, #0]
 8005d9e:	6129      	str	r1, [r5, #16]
 8005da0:	07db      	lsls	r3, r3, #31
 8005da2:	d5f1      	bpl.n	8005d88 <_printf_float+0x1c8>
 8005da4:	3101      	adds	r1, #1
 8005da6:	6129      	str	r1, [r5, #16]
 8005da8:	e7ee      	b.n	8005d88 <_printf_float+0x1c8>
 8005daa:	2201      	movs	r2, #1
 8005dac:	2900      	cmp	r1, #0
 8005dae:	dce0      	bgt.n	8005d72 <_printf_float+0x1b2>
 8005db0:	1892      	adds	r2, r2, r2
 8005db2:	1a52      	subs	r2, r2, r1
 8005db4:	e7dd      	b.n	8005d72 <_printf_float+0x1b2>
 8005db6:	682a      	ldr	r2, [r5, #0]
 8005db8:	0553      	lsls	r3, r2, #21
 8005dba:	d408      	bmi.n	8005dce <_printf_float+0x20e>
 8005dbc:	692b      	ldr	r3, [r5, #16]
 8005dbe:	003a      	movs	r2, r7
 8005dc0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005dc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005dc4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005dc6:	47a0      	blx	r4
 8005dc8:	3001      	adds	r0, #1
 8005dca:	d129      	bne.n	8005e20 <_printf_float+0x260>
 8005dcc:	e754      	b.n	8005c78 <_printf_float+0xb8>
 8005dce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005dd0:	2b65      	cmp	r3, #101	@ 0x65
 8005dd2:	d800      	bhi.n	8005dd6 <_printf_float+0x216>
 8005dd4:	e0db      	b.n	8005f8e <_printf_float+0x3ce>
 8005dd6:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8005dd8:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8005dda:	2200      	movs	r2, #0
 8005ddc:	2300      	movs	r3, #0
 8005dde:	f7fa fb35 	bl	800044c <__aeabi_dcmpeq>
 8005de2:	2800      	cmp	r0, #0
 8005de4:	d033      	beq.n	8005e4e <_printf_float+0x28e>
 8005de6:	2301      	movs	r3, #1
 8005de8:	4a37      	ldr	r2, [pc, #220]	@ (8005ec8 <_printf_float+0x308>)
 8005dea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005dec:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005dee:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005df0:	47a0      	blx	r4
 8005df2:	3001      	adds	r0, #1
 8005df4:	d100      	bne.n	8005df8 <_printf_float+0x238>
 8005df6:	e73f      	b.n	8005c78 <_printf_float+0xb8>
 8005df8:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8005dfa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005dfc:	42b3      	cmp	r3, r6
 8005dfe:	db02      	blt.n	8005e06 <_printf_float+0x246>
 8005e00:	682b      	ldr	r3, [r5, #0]
 8005e02:	07db      	lsls	r3, r3, #31
 8005e04:	d50c      	bpl.n	8005e20 <_printf_float+0x260>
 8005e06:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005e08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e0a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005e0c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e10:	47a0      	blx	r4
 8005e12:	2400      	movs	r4, #0
 8005e14:	3001      	adds	r0, #1
 8005e16:	d100      	bne.n	8005e1a <_printf_float+0x25a>
 8005e18:	e72e      	b.n	8005c78 <_printf_float+0xb8>
 8005e1a:	1e73      	subs	r3, r6, #1
 8005e1c:	42a3      	cmp	r3, r4
 8005e1e:	dc0a      	bgt.n	8005e36 <_printf_float+0x276>
 8005e20:	682b      	ldr	r3, [r5, #0]
 8005e22:	079b      	lsls	r3, r3, #30
 8005e24:	d500      	bpl.n	8005e28 <_printf_float+0x268>
 8005e26:	e106      	b.n	8006036 <_printf_float+0x476>
 8005e28:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005e2a:	68e8      	ldr	r0, [r5, #12]
 8005e2c:	4298      	cmp	r0, r3
 8005e2e:	db00      	blt.n	8005e32 <_printf_float+0x272>
 8005e30:	e724      	b.n	8005c7c <_printf_float+0xbc>
 8005e32:	0018      	movs	r0, r3
 8005e34:	e722      	b.n	8005c7c <_printf_float+0xbc>
 8005e36:	002a      	movs	r2, r5
 8005e38:	2301      	movs	r3, #1
 8005e3a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e3c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e3e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005e40:	321a      	adds	r2, #26
 8005e42:	47b8      	blx	r7
 8005e44:	3001      	adds	r0, #1
 8005e46:	d100      	bne.n	8005e4a <_printf_float+0x28a>
 8005e48:	e716      	b.n	8005c78 <_printf_float+0xb8>
 8005e4a:	3401      	adds	r4, #1
 8005e4c:	e7e5      	b.n	8005e1a <_printf_float+0x25a>
 8005e4e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	dc3b      	bgt.n	8005ecc <_printf_float+0x30c>
 8005e54:	2301      	movs	r3, #1
 8005e56:	4a1c      	ldr	r2, [pc, #112]	@ (8005ec8 <_printf_float+0x308>)
 8005e58:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e5c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005e5e:	47a0      	blx	r4
 8005e60:	3001      	adds	r0, #1
 8005e62:	d100      	bne.n	8005e66 <_printf_float+0x2a6>
 8005e64:	e708      	b.n	8005c78 <_printf_float+0xb8>
 8005e66:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8005e68:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005e6a:	4333      	orrs	r3, r6
 8005e6c:	d102      	bne.n	8005e74 <_printf_float+0x2b4>
 8005e6e:	682b      	ldr	r3, [r5, #0]
 8005e70:	07db      	lsls	r3, r3, #31
 8005e72:	d5d5      	bpl.n	8005e20 <_printf_float+0x260>
 8005e74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e76:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005e78:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e7c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005e7e:	47a0      	blx	r4
 8005e80:	2300      	movs	r3, #0
 8005e82:	3001      	adds	r0, #1
 8005e84:	d100      	bne.n	8005e88 <_printf_float+0x2c8>
 8005e86:	e6f7      	b.n	8005c78 <_printf_float+0xb8>
 8005e88:	930c      	str	r3, [sp, #48]	@ 0x30
 8005e8a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005e8c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005e8e:	425b      	negs	r3, r3
 8005e90:	4293      	cmp	r3, r2
 8005e92:	dc01      	bgt.n	8005e98 <_printf_float+0x2d8>
 8005e94:	0033      	movs	r3, r6
 8005e96:	e792      	b.n	8005dbe <_printf_float+0x1fe>
 8005e98:	002a      	movs	r2, r5
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ea0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005ea2:	321a      	adds	r2, #26
 8005ea4:	47a0      	blx	r4
 8005ea6:	3001      	adds	r0, #1
 8005ea8:	d100      	bne.n	8005eac <_printf_float+0x2ec>
 8005eaa:	e6e5      	b.n	8005c78 <_printf_float+0xb8>
 8005eac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005eae:	3301      	adds	r3, #1
 8005eb0:	e7ea      	b.n	8005e88 <_printf_float+0x2c8>
 8005eb2:	46c0      	nop			@ (mov r8, r8)
 8005eb4:	7fefffff 	.word	0x7fefffff
 8005eb8:	080089e0 	.word	0x080089e0
 8005ebc:	080089dc 	.word	0x080089dc
 8005ec0:	080089e8 	.word	0x080089e8
 8005ec4:	080089e4 	.word	0x080089e4
 8005ec8:	080089ec 	.word	0x080089ec
 8005ecc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005ece:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8005ed0:	930c      	str	r3, [sp, #48]	@ 0x30
 8005ed2:	429e      	cmp	r6, r3
 8005ed4:	dd00      	ble.n	8005ed8 <_printf_float+0x318>
 8005ed6:	001e      	movs	r6, r3
 8005ed8:	2e00      	cmp	r6, #0
 8005eda:	dc31      	bgt.n	8005f40 <_printf_float+0x380>
 8005edc:	43f3      	mvns	r3, r6
 8005ede:	2400      	movs	r4, #0
 8005ee0:	17db      	asrs	r3, r3, #31
 8005ee2:	4033      	ands	r3, r6
 8005ee4:	930e      	str	r3, [sp, #56]	@ 0x38
 8005ee6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8005ee8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005eea:	1af3      	subs	r3, r6, r3
 8005eec:	42a3      	cmp	r3, r4
 8005eee:	dc30      	bgt.n	8005f52 <_printf_float+0x392>
 8005ef0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005ef2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	dc38      	bgt.n	8005f6a <_printf_float+0x3aa>
 8005ef8:	682b      	ldr	r3, [r5, #0]
 8005efa:	07db      	lsls	r3, r3, #31
 8005efc:	d435      	bmi.n	8005f6a <_printf_float+0x3aa>
 8005efe:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8005f00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005f02:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005f04:	1b9b      	subs	r3, r3, r6
 8005f06:	1b14      	subs	r4, r2, r4
 8005f08:	429c      	cmp	r4, r3
 8005f0a:	dd00      	ble.n	8005f0e <_printf_float+0x34e>
 8005f0c:	001c      	movs	r4, r3
 8005f0e:	2c00      	cmp	r4, #0
 8005f10:	dc34      	bgt.n	8005f7c <_printf_float+0x3bc>
 8005f12:	43e3      	mvns	r3, r4
 8005f14:	2600      	movs	r6, #0
 8005f16:	17db      	asrs	r3, r3, #31
 8005f18:	401c      	ands	r4, r3
 8005f1a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005f1c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005f1e:	1ad3      	subs	r3, r2, r3
 8005f20:	1b1b      	subs	r3, r3, r4
 8005f22:	42b3      	cmp	r3, r6
 8005f24:	dc00      	bgt.n	8005f28 <_printf_float+0x368>
 8005f26:	e77b      	b.n	8005e20 <_printf_float+0x260>
 8005f28:	002a      	movs	r2, r5
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f30:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005f32:	321a      	adds	r2, #26
 8005f34:	47b8      	blx	r7
 8005f36:	3001      	adds	r0, #1
 8005f38:	d100      	bne.n	8005f3c <_printf_float+0x37c>
 8005f3a:	e69d      	b.n	8005c78 <_printf_float+0xb8>
 8005f3c:	3601      	adds	r6, #1
 8005f3e:	e7ec      	b.n	8005f1a <_printf_float+0x35a>
 8005f40:	0033      	movs	r3, r6
 8005f42:	003a      	movs	r2, r7
 8005f44:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f48:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005f4a:	47a0      	blx	r4
 8005f4c:	3001      	adds	r0, #1
 8005f4e:	d1c5      	bne.n	8005edc <_printf_float+0x31c>
 8005f50:	e692      	b.n	8005c78 <_printf_float+0xb8>
 8005f52:	002a      	movs	r2, r5
 8005f54:	2301      	movs	r3, #1
 8005f56:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f58:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f5a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005f5c:	321a      	adds	r2, #26
 8005f5e:	47b0      	blx	r6
 8005f60:	3001      	adds	r0, #1
 8005f62:	d100      	bne.n	8005f66 <_printf_float+0x3a6>
 8005f64:	e688      	b.n	8005c78 <_printf_float+0xb8>
 8005f66:	3401      	adds	r4, #1
 8005f68:	e7bd      	b.n	8005ee6 <_printf_float+0x326>
 8005f6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005f6e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f70:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f72:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005f74:	47a0      	blx	r4
 8005f76:	3001      	adds	r0, #1
 8005f78:	d1c1      	bne.n	8005efe <_printf_float+0x33e>
 8005f7a:	e67d      	b.n	8005c78 <_printf_float+0xb8>
 8005f7c:	19ba      	adds	r2, r7, r6
 8005f7e:	0023      	movs	r3, r4
 8005f80:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f84:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005f86:	47b0      	blx	r6
 8005f88:	3001      	adds	r0, #1
 8005f8a:	d1c2      	bne.n	8005f12 <_printf_float+0x352>
 8005f8c:	e674      	b.n	8005c78 <_printf_float+0xb8>
 8005f8e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f90:	930c      	str	r3, [sp, #48]	@ 0x30
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	dc02      	bgt.n	8005f9c <_printf_float+0x3dc>
 8005f96:	2301      	movs	r3, #1
 8005f98:	421a      	tst	r2, r3
 8005f9a:	d039      	beq.n	8006010 <_printf_float+0x450>
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	003a      	movs	r2, r7
 8005fa0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005fa2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005fa4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005fa6:	47b0      	blx	r6
 8005fa8:	3001      	adds	r0, #1
 8005faa:	d100      	bne.n	8005fae <_printf_float+0x3ee>
 8005fac:	e664      	b.n	8005c78 <_printf_float+0xb8>
 8005fae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005fb0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005fb2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005fb4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005fb6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005fb8:	47b0      	blx	r6
 8005fba:	3001      	adds	r0, #1
 8005fbc:	d100      	bne.n	8005fc0 <_printf_float+0x400>
 8005fbe:	e65b      	b.n	8005c78 <_printf_float+0xb8>
 8005fc0:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8005fc2:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8005fc4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	3b01      	subs	r3, #1
 8005fca:	930c      	str	r3, [sp, #48]	@ 0x30
 8005fcc:	2300      	movs	r3, #0
 8005fce:	f7fa fa3d 	bl	800044c <__aeabi_dcmpeq>
 8005fd2:	2800      	cmp	r0, #0
 8005fd4:	d11a      	bne.n	800600c <_printf_float+0x44c>
 8005fd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005fd8:	1c7a      	adds	r2, r7, #1
 8005fda:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005fdc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005fde:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005fe0:	47b0      	blx	r6
 8005fe2:	3001      	adds	r0, #1
 8005fe4:	d10e      	bne.n	8006004 <_printf_float+0x444>
 8005fe6:	e647      	b.n	8005c78 <_printf_float+0xb8>
 8005fe8:	002a      	movs	r2, r5
 8005fea:	2301      	movs	r3, #1
 8005fec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005fee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ff0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005ff2:	321a      	adds	r2, #26
 8005ff4:	47b8      	blx	r7
 8005ff6:	3001      	adds	r0, #1
 8005ff8:	d100      	bne.n	8005ffc <_printf_float+0x43c>
 8005ffa:	e63d      	b.n	8005c78 <_printf_float+0xb8>
 8005ffc:	3601      	adds	r6, #1
 8005ffe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006000:	429e      	cmp	r6, r3
 8006002:	dbf1      	blt.n	8005fe8 <_printf_float+0x428>
 8006004:	002a      	movs	r2, r5
 8006006:	0023      	movs	r3, r4
 8006008:	3250      	adds	r2, #80	@ 0x50
 800600a:	e6d9      	b.n	8005dc0 <_printf_float+0x200>
 800600c:	2600      	movs	r6, #0
 800600e:	e7f6      	b.n	8005ffe <_printf_float+0x43e>
 8006010:	003a      	movs	r2, r7
 8006012:	e7e2      	b.n	8005fda <_printf_float+0x41a>
 8006014:	002a      	movs	r2, r5
 8006016:	2301      	movs	r3, #1
 8006018:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800601a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800601c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800601e:	3219      	adds	r2, #25
 8006020:	47b0      	blx	r6
 8006022:	3001      	adds	r0, #1
 8006024:	d100      	bne.n	8006028 <_printf_float+0x468>
 8006026:	e627      	b.n	8005c78 <_printf_float+0xb8>
 8006028:	3401      	adds	r4, #1
 800602a:	68eb      	ldr	r3, [r5, #12]
 800602c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800602e:	1a9b      	subs	r3, r3, r2
 8006030:	42a3      	cmp	r3, r4
 8006032:	dcef      	bgt.n	8006014 <_printf_float+0x454>
 8006034:	e6f8      	b.n	8005e28 <_printf_float+0x268>
 8006036:	2400      	movs	r4, #0
 8006038:	e7f7      	b.n	800602a <_printf_float+0x46a>
 800603a:	46c0      	nop			@ (mov r8, r8)

0800603c <_printf_common>:
 800603c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800603e:	0016      	movs	r6, r2
 8006040:	9301      	str	r3, [sp, #4]
 8006042:	688a      	ldr	r2, [r1, #8]
 8006044:	690b      	ldr	r3, [r1, #16]
 8006046:	000c      	movs	r4, r1
 8006048:	9000      	str	r0, [sp, #0]
 800604a:	4293      	cmp	r3, r2
 800604c:	da00      	bge.n	8006050 <_printf_common+0x14>
 800604e:	0013      	movs	r3, r2
 8006050:	0022      	movs	r2, r4
 8006052:	6033      	str	r3, [r6, #0]
 8006054:	3243      	adds	r2, #67	@ 0x43
 8006056:	7812      	ldrb	r2, [r2, #0]
 8006058:	2a00      	cmp	r2, #0
 800605a:	d001      	beq.n	8006060 <_printf_common+0x24>
 800605c:	3301      	adds	r3, #1
 800605e:	6033      	str	r3, [r6, #0]
 8006060:	6823      	ldr	r3, [r4, #0]
 8006062:	069b      	lsls	r3, r3, #26
 8006064:	d502      	bpl.n	800606c <_printf_common+0x30>
 8006066:	6833      	ldr	r3, [r6, #0]
 8006068:	3302      	adds	r3, #2
 800606a:	6033      	str	r3, [r6, #0]
 800606c:	6822      	ldr	r2, [r4, #0]
 800606e:	2306      	movs	r3, #6
 8006070:	0015      	movs	r5, r2
 8006072:	401d      	ands	r5, r3
 8006074:	421a      	tst	r2, r3
 8006076:	d027      	beq.n	80060c8 <_printf_common+0x8c>
 8006078:	0023      	movs	r3, r4
 800607a:	3343      	adds	r3, #67	@ 0x43
 800607c:	781b      	ldrb	r3, [r3, #0]
 800607e:	1e5a      	subs	r2, r3, #1
 8006080:	4193      	sbcs	r3, r2
 8006082:	6822      	ldr	r2, [r4, #0]
 8006084:	0692      	lsls	r2, r2, #26
 8006086:	d430      	bmi.n	80060ea <_printf_common+0xae>
 8006088:	0022      	movs	r2, r4
 800608a:	9901      	ldr	r1, [sp, #4]
 800608c:	9800      	ldr	r0, [sp, #0]
 800608e:	9d08      	ldr	r5, [sp, #32]
 8006090:	3243      	adds	r2, #67	@ 0x43
 8006092:	47a8      	blx	r5
 8006094:	3001      	adds	r0, #1
 8006096:	d025      	beq.n	80060e4 <_printf_common+0xa8>
 8006098:	2206      	movs	r2, #6
 800609a:	6823      	ldr	r3, [r4, #0]
 800609c:	2500      	movs	r5, #0
 800609e:	4013      	ands	r3, r2
 80060a0:	2b04      	cmp	r3, #4
 80060a2:	d105      	bne.n	80060b0 <_printf_common+0x74>
 80060a4:	6833      	ldr	r3, [r6, #0]
 80060a6:	68e5      	ldr	r5, [r4, #12]
 80060a8:	1aed      	subs	r5, r5, r3
 80060aa:	43eb      	mvns	r3, r5
 80060ac:	17db      	asrs	r3, r3, #31
 80060ae:	401d      	ands	r5, r3
 80060b0:	68a3      	ldr	r3, [r4, #8]
 80060b2:	6922      	ldr	r2, [r4, #16]
 80060b4:	4293      	cmp	r3, r2
 80060b6:	dd01      	ble.n	80060bc <_printf_common+0x80>
 80060b8:	1a9b      	subs	r3, r3, r2
 80060ba:	18ed      	adds	r5, r5, r3
 80060bc:	2600      	movs	r6, #0
 80060be:	42b5      	cmp	r5, r6
 80060c0:	d120      	bne.n	8006104 <_printf_common+0xc8>
 80060c2:	2000      	movs	r0, #0
 80060c4:	e010      	b.n	80060e8 <_printf_common+0xac>
 80060c6:	3501      	adds	r5, #1
 80060c8:	68e3      	ldr	r3, [r4, #12]
 80060ca:	6832      	ldr	r2, [r6, #0]
 80060cc:	1a9b      	subs	r3, r3, r2
 80060ce:	42ab      	cmp	r3, r5
 80060d0:	ddd2      	ble.n	8006078 <_printf_common+0x3c>
 80060d2:	0022      	movs	r2, r4
 80060d4:	2301      	movs	r3, #1
 80060d6:	9901      	ldr	r1, [sp, #4]
 80060d8:	9800      	ldr	r0, [sp, #0]
 80060da:	9f08      	ldr	r7, [sp, #32]
 80060dc:	3219      	adds	r2, #25
 80060de:	47b8      	blx	r7
 80060e0:	3001      	adds	r0, #1
 80060e2:	d1f0      	bne.n	80060c6 <_printf_common+0x8a>
 80060e4:	2001      	movs	r0, #1
 80060e6:	4240      	negs	r0, r0
 80060e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80060ea:	2030      	movs	r0, #48	@ 0x30
 80060ec:	18e1      	adds	r1, r4, r3
 80060ee:	3143      	adds	r1, #67	@ 0x43
 80060f0:	7008      	strb	r0, [r1, #0]
 80060f2:	0021      	movs	r1, r4
 80060f4:	1c5a      	adds	r2, r3, #1
 80060f6:	3145      	adds	r1, #69	@ 0x45
 80060f8:	7809      	ldrb	r1, [r1, #0]
 80060fa:	18a2      	adds	r2, r4, r2
 80060fc:	3243      	adds	r2, #67	@ 0x43
 80060fe:	3302      	adds	r3, #2
 8006100:	7011      	strb	r1, [r2, #0]
 8006102:	e7c1      	b.n	8006088 <_printf_common+0x4c>
 8006104:	0022      	movs	r2, r4
 8006106:	2301      	movs	r3, #1
 8006108:	9901      	ldr	r1, [sp, #4]
 800610a:	9800      	ldr	r0, [sp, #0]
 800610c:	9f08      	ldr	r7, [sp, #32]
 800610e:	321a      	adds	r2, #26
 8006110:	47b8      	blx	r7
 8006112:	3001      	adds	r0, #1
 8006114:	d0e6      	beq.n	80060e4 <_printf_common+0xa8>
 8006116:	3601      	adds	r6, #1
 8006118:	e7d1      	b.n	80060be <_printf_common+0x82>
	...

0800611c <_printf_i>:
 800611c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800611e:	b08b      	sub	sp, #44	@ 0x2c
 8006120:	9206      	str	r2, [sp, #24]
 8006122:	000a      	movs	r2, r1
 8006124:	3243      	adds	r2, #67	@ 0x43
 8006126:	9307      	str	r3, [sp, #28]
 8006128:	9005      	str	r0, [sp, #20]
 800612a:	9203      	str	r2, [sp, #12]
 800612c:	7e0a      	ldrb	r2, [r1, #24]
 800612e:	000c      	movs	r4, r1
 8006130:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006132:	2a78      	cmp	r2, #120	@ 0x78
 8006134:	d809      	bhi.n	800614a <_printf_i+0x2e>
 8006136:	2a62      	cmp	r2, #98	@ 0x62
 8006138:	d80b      	bhi.n	8006152 <_printf_i+0x36>
 800613a:	2a00      	cmp	r2, #0
 800613c:	d100      	bne.n	8006140 <_printf_i+0x24>
 800613e:	e0ba      	b.n	80062b6 <_printf_i+0x19a>
 8006140:	497a      	ldr	r1, [pc, #488]	@ (800632c <_printf_i+0x210>)
 8006142:	9104      	str	r1, [sp, #16]
 8006144:	2a58      	cmp	r2, #88	@ 0x58
 8006146:	d100      	bne.n	800614a <_printf_i+0x2e>
 8006148:	e08e      	b.n	8006268 <_printf_i+0x14c>
 800614a:	0025      	movs	r5, r4
 800614c:	3542      	adds	r5, #66	@ 0x42
 800614e:	702a      	strb	r2, [r5, #0]
 8006150:	e022      	b.n	8006198 <_printf_i+0x7c>
 8006152:	0010      	movs	r0, r2
 8006154:	3863      	subs	r0, #99	@ 0x63
 8006156:	2815      	cmp	r0, #21
 8006158:	d8f7      	bhi.n	800614a <_printf_i+0x2e>
 800615a:	f7f9 ffe7 	bl	800012c <__gnu_thumb1_case_shi>
 800615e:	0016      	.short	0x0016
 8006160:	fff6001f 	.word	0xfff6001f
 8006164:	fff6fff6 	.word	0xfff6fff6
 8006168:	001ffff6 	.word	0x001ffff6
 800616c:	fff6fff6 	.word	0xfff6fff6
 8006170:	fff6fff6 	.word	0xfff6fff6
 8006174:	0036009f 	.word	0x0036009f
 8006178:	fff6007e 	.word	0xfff6007e
 800617c:	00b0fff6 	.word	0x00b0fff6
 8006180:	0036fff6 	.word	0x0036fff6
 8006184:	fff6fff6 	.word	0xfff6fff6
 8006188:	0082      	.short	0x0082
 800618a:	0025      	movs	r5, r4
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	3542      	adds	r5, #66	@ 0x42
 8006190:	1d11      	adds	r1, r2, #4
 8006192:	6019      	str	r1, [r3, #0]
 8006194:	6813      	ldr	r3, [r2, #0]
 8006196:	702b      	strb	r3, [r5, #0]
 8006198:	2301      	movs	r3, #1
 800619a:	e09e      	b.n	80062da <_printf_i+0x1be>
 800619c:	6818      	ldr	r0, [r3, #0]
 800619e:	6809      	ldr	r1, [r1, #0]
 80061a0:	1d02      	adds	r2, r0, #4
 80061a2:	060d      	lsls	r5, r1, #24
 80061a4:	d50b      	bpl.n	80061be <_printf_i+0xa2>
 80061a6:	6806      	ldr	r6, [r0, #0]
 80061a8:	601a      	str	r2, [r3, #0]
 80061aa:	2e00      	cmp	r6, #0
 80061ac:	da03      	bge.n	80061b6 <_printf_i+0x9a>
 80061ae:	232d      	movs	r3, #45	@ 0x2d
 80061b0:	9a03      	ldr	r2, [sp, #12]
 80061b2:	4276      	negs	r6, r6
 80061b4:	7013      	strb	r3, [r2, #0]
 80061b6:	4b5d      	ldr	r3, [pc, #372]	@ (800632c <_printf_i+0x210>)
 80061b8:	270a      	movs	r7, #10
 80061ba:	9304      	str	r3, [sp, #16]
 80061bc:	e018      	b.n	80061f0 <_printf_i+0xd4>
 80061be:	6806      	ldr	r6, [r0, #0]
 80061c0:	601a      	str	r2, [r3, #0]
 80061c2:	0649      	lsls	r1, r1, #25
 80061c4:	d5f1      	bpl.n	80061aa <_printf_i+0x8e>
 80061c6:	b236      	sxth	r6, r6
 80061c8:	e7ef      	b.n	80061aa <_printf_i+0x8e>
 80061ca:	6808      	ldr	r0, [r1, #0]
 80061cc:	6819      	ldr	r1, [r3, #0]
 80061ce:	c940      	ldmia	r1!, {r6}
 80061d0:	0605      	lsls	r5, r0, #24
 80061d2:	d402      	bmi.n	80061da <_printf_i+0xbe>
 80061d4:	0640      	lsls	r0, r0, #25
 80061d6:	d500      	bpl.n	80061da <_printf_i+0xbe>
 80061d8:	b2b6      	uxth	r6, r6
 80061da:	6019      	str	r1, [r3, #0]
 80061dc:	4b53      	ldr	r3, [pc, #332]	@ (800632c <_printf_i+0x210>)
 80061de:	270a      	movs	r7, #10
 80061e0:	9304      	str	r3, [sp, #16]
 80061e2:	2a6f      	cmp	r2, #111	@ 0x6f
 80061e4:	d100      	bne.n	80061e8 <_printf_i+0xcc>
 80061e6:	3f02      	subs	r7, #2
 80061e8:	0023      	movs	r3, r4
 80061ea:	2200      	movs	r2, #0
 80061ec:	3343      	adds	r3, #67	@ 0x43
 80061ee:	701a      	strb	r2, [r3, #0]
 80061f0:	6863      	ldr	r3, [r4, #4]
 80061f2:	60a3      	str	r3, [r4, #8]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	db06      	blt.n	8006206 <_printf_i+0xea>
 80061f8:	2104      	movs	r1, #4
 80061fa:	6822      	ldr	r2, [r4, #0]
 80061fc:	9d03      	ldr	r5, [sp, #12]
 80061fe:	438a      	bics	r2, r1
 8006200:	6022      	str	r2, [r4, #0]
 8006202:	4333      	orrs	r3, r6
 8006204:	d00c      	beq.n	8006220 <_printf_i+0x104>
 8006206:	9d03      	ldr	r5, [sp, #12]
 8006208:	0030      	movs	r0, r6
 800620a:	0039      	movs	r1, r7
 800620c:	f7fa f81e 	bl	800024c <__aeabi_uidivmod>
 8006210:	9b04      	ldr	r3, [sp, #16]
 8006212:	3d01      	subs	r5, #1
 8006214:	5c5b      	ldrb	r3, [r3, r1]
 8006216:	702b      	strb	r3, [r5, #0]
 8006218:	0033      	movs	r3, r6
 800621a:	0006      	movs	r6, r0
 800621c:	429f      	cmp	r7, r3
 800621e:	d9f3      	bls.n	8006208 <_printf_i+0xec>
 8006220:	2f08      	cmp	r7, #8
 8006222:	d109      	bne.n	8006238 <_printf_i+0x11c>
 8006224:	6823      	ldr	r3, [r4, #0]
 8006226:	07db      	lsls	r3, r3, #31
 8006228:	d506      	bpl.n	8006238 <_printf_i+0x11c>
 800622a:	6862      	ldr	r2, [r4, #4]
 800622c:	6923      	ldr	r3, [r4, #16]
 800622e:	429a      	cmp	r2, r3
 8006230:	dc02      	bgt.n	8006238 <_printf_i+0x11c>
 8006232:	2330      	movs	r3, #48	@ 0x30
 8006234:	3d01      	subs	r5, #1
 8006236:	702b      	strb	r3, [r5, #0]
 8006238:	9b03      	ldr	r3, [sp, #12]
 800623a:	1b5b      	subs	r3, r3, r5
 800623c:	6123      	str	r3, [r4, #16]
 800623e:	9b07      	ldr	r3, [sp, #28]
 8006240:	0021      	movs	r1, r4
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	9805      	ldr	r0, [sp, #20]
 8006246:	9b06      	ldr	r3, [sp, #24]
 8006248:	aa09      	add	r2, sp, #36	@ 0x24
 800624a:	f7ff fef7 	bl	800603c <_printf_common>
 800624e:	3001      	adds	r0, #1
 8006250:	d148      	bne.n	80062e4 <_printf_i+0x1c8>
 8006252:	2001      	movs	r0, #1
 8006254:	4240      	negs	r0, r0
 8006256:	b00b      	add	sp, #44	@ 0x2c
 8006258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800625a:	2220      	movs	r2, #32
 800625c:	6809      	ldr	r1, [r1, #0]
 800625e:	430a      	orrs	r2, r1
 8006260:	6022      	str	r2, [r4, #0]
 8006262:	2278      	movs	r2, #120	@ 0x78
 8006264:	4932      	ldr	r1, [pc, #200]	@ (8006330 <_printf_i+0x214>)
 8006266:	9104      	str	r1, [sp, #16]
 8006268:	0021      	movs	r1, r4
 800626a:	3145      	adds	r1, #69	@ 0x45
 800626c:	700a      	strb	r2, [r1, #0]
 800626e:	6819      	ldr	r1, [r3, #0]
 8006270:	6822      	ldr	r2, [r4, #0]
 8006272:	c940      	ldmia	r1!, {r6}
 8006274:	0610      	lsls	r0, r2, #24
 8006276:	d402      	bmi.n	800627e <_printf_i+0x162>
 8006278:	0650      	lsls	r0, r2, #25
 800627a:	d500      	bpl.n	800627e <_printf_i+0x162>
 800627c:	b2b6      	uxth	r6, r6
 800627e:	6019      	str	r1, [r3, #0]
 8006280:	07d3      	lsls	r3, r2, #31
 8006282:	d502      	bpl.n	800628a <_printf_i+0x16e>
 8006284:	2320      	movs	r3, #32
 8006286:	4313      	orrs	r3, r2
 8006288:	6023      	str	r3, [r4, #0]
 800628a:	2e00      	cmp	r6, #0
 800628c:	d001      	beq.n	8006292 <_printf_i+0x176>
 800628e:	2710      	movs	r7, #16
 8006290:	e7aa      	b.n	80061e8 <_printf_i+0xcc>
 8006292:	2220      	movs	r2, #32
 8006294:	6823      	ldr	r3, [r4, #0]
 8006296:	4393      	bics	r3, r2
 8006298:	6023      	str	r3, [r4, #0]
 800629a:	e7f8      	b.n	800628e <_printf_i+0x172>
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	680d      	ldr	r5, [r1, #0]
 80062a0:	1d10      	adds	r0, r2, #4
 80062a2:	6949      	ldr	r1, [r1, #20]
 80062a4:	6018      	str	r0, [r3, #0]
 80062a6:	6813      	ldr	r3, [r2, #0]
 80062a8:	062e      	lsls	r6, r5, #24
 80062aa:	d501      	bpl.n	80062b0 <_printf_i+0x194>
 80062ac:	6019      	str	r1, [r3, #0]
 80062ae:	e002      	b.n	80062b6 <_printf_i+0x19a>
 80062b0:	066d      	lsls	r5, r5, #25
 80062b2:	d5fb      	bpl.n	80062ac <_printf_i+0x190>
 80062b4:	8019      	strh	r1, [r3, #0]
 80062b6:	2300      	movs	r3, #0
 80062b8:	9d03      	ldr	r5, [sp, #12]
 80062ba:	6123      	str	r3, [r4, #16]
 80062bc:	e7bf      	b.n	800623e <_printf_i+0x122>
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	1d11      	adds	r1, r2, #4
 80062c2:	6019      	str	r1, [r3, #0]
 80062c4:	6815      	ldr	r5, [r2, #0]
 80062c6:	2100      	movs	r1, #0
 80062c8:	0028      	movs	r0, r5
 80062ca:	6862      	ldr	r2, [r4, #4]
 80062cc:	f000 f9ff 	bl	80066ce <memchr>
 80062d0:	2800      	cmp	r0, #0
 80062d2:	d001      	beq.n	80062d8 <_printf_i+0x1bc>
 80062d4:	1b40      	subs	r0, r0, r5
 80062d6:	6060      	str	r0, [r4, #4]
 80062d8:	6863      	ldr	r3, [r4, #4]
 80062da:	6123      	str	r3, [r4, #16]
 80062dc:	2300      	movs	r3, #0
 80062de:	9a03      	ldr	r2, [sp, #12]
 80062e0:	7013      	strb	r3, [r2, #0]
 80062e2:	e7ac      	b.n	800623e <_printf_i+0x122>
 80062e4:	002a      	movs	r2, r5
 80062e6:	6923      	ldr	r3, [r4, #16]
 80062e8:	9906      	ldr	r1, [sp, #24]
 80062ea:	9805      	ldr	r0, [sp, #20]
 80062ec:	9d07      	ldr	r5, [sp, #28]
 80062ee:	47a8      	blx	r5
 80062f0:	3001      	adds	r0, #1
 80062f2:	d0ae      	beq.n	8006252 <_printf_i+0x136>
 80062f4:	6823      	ldr	r3, [r4, #0]
 80062f6:	079b      	lsls	r3, r3, #30
 80062f8:	d415      	bmi.n	8006326 <_printf_i+0x20a>
 80062fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062fc:	68e0      	ldr	r0, [r4, #12]
 80062fe:	4298      	cmp	r0, r3
 8006300:	daa9      	bge.n	8006256 <_printf_i+0x13a>
 8006302:	0018      	movs	r0, r3
 8006304:	e7a7      	b.n	8006256 <_printf_i+0x13a>
 8006306:	0022      	movs	r2, r4
 8006308:	2301      	movs	r3, #1
 800630a:	9906      	ldr	r1, [sp, #24]
 800630c:	9805      	ldr	r0, [sp, #20]
 800630e:	9e07      	ldr	r6, [sp, #28]
 8006310:	3219      	adds	r2, #25
 8006312:	47b0      	blx	r6
 8006314:	3001      	adds	r0, #1
 8006316:	d09c      	beq.n	8006252 <_printf_i+0x136>
 8006318:	3501      	adds	r5, #1
 800631a:	68e3      	ldr	r3, [r4, #12]
 800631c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800631e:	1a9b      	subs	r3, r3, r2
 8006320:	42ab      	cmp	r3, r5
 8006322:	dcf0      	bgt.n	8006306 <_printf_i+0x1ea>
 8006324:	e7e9      	b.n	80062fa <_printf_i+0x1de>
 8006326:	2500      	movs	r5, #0
 8006328:	e7f7      	b.n	800631a <_printf_i+0x1fe>
 800632a:	46c0      	nop			@ (mov r8, r8)
 800632c:	080089ee 	.word	0x080089ee
 8006330:	080089ff 	.word	0x080089ff

08006334 <std>:
 8006334:	2300      	movs	r3, #0
 8006336:	b510      	push	{r4, lr}
 8006338:	0004      	movs	r4, r0
 800633a:	6003      	str	r3, [r0, #0]
 800633c:	6043      	str	r3, [r0, #4]
 800633e:	6083      	str	r3, [r0, #8]
 8006340:	8181      	strh	r1, [r0, #12]
 8006342:	6643      	str	r3, [r0, #100]	@ 0x64
 8006344:	81c2      	strh	r2, [r0, #14]
 8006346:	6103      	str	r3, [r0, #16]
 8006348:	6143      	str	r3, [r0, #20]
 800634a:	6183      	str	r3, [r0, #24]
 800634c:	0019      	movs	r1, r3
 800634e:	2208      	movs	r2, #8
 8006350:	305c      	adds	r0, #92	@ 0x5c
 8006352:	f000 f935 	bl	80065c0 <memset>
 8006356:	4b0b      	ldr	r3, [pc, #44]	@ (8006384 <std+0x50>)
 8006358:	6224      	str	r4, [r4, #32]
 800635a:	6263      	str	r3, [r4, #36]	@ 0x24
 800635c:	4b0a      	ldr	r3, [pc, #40]	@ (8006388 <std+0x54>)
 800635e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006360:	4b0a      	ldr	r3, [pc, #40]	@ (800638c <std+0x58>)
 8006362:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006364:	4b0a      	ldr	r3, [pc, #40]	@ (8006390 <std+0x5c>)
 8006366:	6323      	str	r3, [r4, #48]	@ 0x30
 8006368:	4b0a      	ldr	r3, [pc, #40]	@ (8006394 <std+0x60>)
 800636a:	429c      	cmp	r4, r3
 800636c:	d005      	beq.n	800637a <std+0x46>
 800636e:	4b0a      	ldr	r3, [pc, #40]	@ (8006398 <std+0x64>)
 8006370:	429c      	cmp	r4, r3
 8006372:	d002      	beq.n	800637a <std+0x46>
 8006374:	4b09      	ldr	r3, [pc, #36]	@ (800639c <std+0x68>)
 8006376:	429c      	cmp	r4, r3
 8006378:	d103      	bne.n	8006382 <std+0x4e>
 800637a:	0020      	movs	r0, r4
 800637c:	3058      	adds	r0, #88	@ 0x58
 800637e:	f000 f9a3 	bl	80066c8 <__retarget_lock_init_recursive>
 8006382:	bd10      	pop	{r4, pc}
 8006384:	08006529 	.word	0x08006529
 8006388:	08006551 	.word	0x08006551
 800638c:	08006589 	.word	0x08006589
 8006390:	080065b5 	.word	0x080065b5
 8006394:	20000320 	.word	0x20000320
 8006398:	20000388 	.word	0x20000388
 800639c:	200003f0 	.word	0x200003f0

080063a0 <stdio_exit_handler>:
 80063a0:	b510      	push	{r4, lr}
 80063a2:	4a03      	ldr	r2, [pc, #12]	@ (80063b0 <stdio_exit_handler+0x10>)
 80063a4:	4903      	ldr	r1, [pc, #12]	@ (80063b4 <stdio_exit_handler+0x14>)
 80063a6:	4804      	ldr	r0, [pc, #16]	@ (80063b8 <stdio_exit_handler+0x18>)
 80063a8:	f000 f86c 	bl	8006484 <_fwalk_sglue>
 80063ac:	bd10      	pop	{r4, pc}
 80063ae:	46c0      	nop			@ (mov r8, r8)
 80063b0:	2000000c 	.word	0x2000000c
 80063b4:	080080dd 	.word	0x080080dd
 80063b8:	2000001c 	.word	0x2000001c

080063bc <cleanup_stdio>:
 80063bc:	6841      	ldr	r1, [r0, #4]
 80063be:	4b0b      	ldr	r3, [pc, #44]	@ (80063ec <cleanup_stdio+0x30>)
 80063c0:	b510      	push	{r4, lr}
 80063c2:	0004      	movs	r4, r0
 80063c4:	4299      	cmp	r1, r3
 80063c6:	d001      	beq.n	80063cc <cleanup_stdio+0x10>
 80063c8:	f001 fe88 	bl	80080dc <_fflush_r>
 80063cc:	68a1      	ldr	r1, [r4, #8]
 80063ce:	4b08      	ldr	r3, [pc, #32]	@ (80063f0 <cleanup_stdio+0x34>)
 80063d0:	4299      	cmp	r1, r3
 80063d2:	d002      	beq.n	80063da <cleanup_stdio+0x1e>
 80063d4:	0020      	movs	r0, r4
 80063d6:	f001 fe81 	bl	80080dc <_fflush_r>
 80063da:	68e1      	ldr	r1, [r4, #12]
 80063dc:	4b05      	ldr	r3, [pc, #20]	@ (80063f4 <cleanup_stdio+0x38>)
 80063de:	4299      	cmp	r1, r3
 80063e0:	d002      	beq.n	80063e8 <cleanup_stdio+0x2c>
 80063e2:	0020      	movs	r0, r4
 80063e4:	f001 fe7a 	bl	80080dc <_fflush_r>
 80063e8:	bd10      	pop	{r4, pc}
 80063ea:	46c0      	nop			@ (mov r8, r8)
 80063ec:	20000320 	.word	0x20000320
 80063f0:	20000388 	.word	0x20000388
 80063f4:	200003f0 	.word	0x200003f0

080063f8 <global_stdio_init.part.0>:
 80063f8:	b510      	push	{r4, lr}
 80063fa:	4b09      	ldr	r3, [pc, #36]	@ (8006420 <global_stdio_init.part.0+0x28>)
 80063fc:	4a09      	ldr	r2, [pc, #36]	@ (8006424 <global_stdio_init.part.0+0x2c>)
 80063fe:	2104      	movs	r1, #4
 8006400:	601a      	str	r2, [r3, #0]
 8006402:	4809      	ldr	r0, [pc, #36]	@ (8006428 <global_stdio_init.part.0+0x30>)
 8006404:	2200      	movs	r2, #0
 8006406:	f7ff ff95 	bl	8006334 <std>
 800640a:	2201      	movs	r2, #1
 800640c:	2109      	movs	r1, #9
 800640e:	4807      	ldr	r0, [pc, #28]	@ (800642c <global_stdio_init.part.0+0x34>)
 8006410:	f7ff ff90 	bl	8006334 <std>
 8006414:	2202      	movs	r2, #2
 8006416:	2112      	movs	r1, #18
 8006418:	4805      	ldr	r0, [pc, #20]	@ (8006430 <global_stdio_init.part.0+0x38>)
 800641a:	f7ff ff8b 	bl	8006334 <std>
 800641e:	bd10      	pop	{r4, pc}
 8006420:	20000458 	.word	0x20000458
 8006424:	080063a1 	.word	0x080063a1
 8006428:	20000320 	.word	0x20000320
 800642c:	20000388 	.word	0x20000388
 8006430:	200003f0 	.word	0x200003f0

08006434 <__sfp_lock_acquire>:
 8006434:	b510      	push	{r4, lr}
 8006436:	4802      	ldr	r0, [pc, #8]	@ (8006440 <__sfp_lock_acquire+0xc>)
 8006438:	f000 f947 	bl	80066ca <__retarget_lock_acquire_recursive>
 800643c:	bd10      	pop	{r4, pc}
 800643e:	46c0      	nop			@ (mov r8, r8)
 8006440:	20000461 	.word	0x20000461

08006444 <__sfp_lock_release>:
 8006444:	b510      	push	{r4, lr}
 8006446:	4802      	ldr	r0, [pc, #8]	@ (8006450 <__sfp_lock_release+0xc>)
 8006448:	f000 f940 	bl	80066cc <__retarget_lock_release_recursive>
 800644c:	bd10      	pop	{r4, pc}
 800644e:	46c0      	nop			@ (mov r8, r8)
 8006450:	20000461 	.word	0x20000461

08006454 <__sinit>:
 8006454:	b510      	push	{r4, lr}
 8006456:	0004      	movs	r4, r0
 8006458:	f7ff ffec 	bl	8006434 <__sfp_lock_acquire>
 800645c:	6a23      	ldr	r3, [r4, #32]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d002      	beq.n	8006468 <__sinit+0x14>
 8006462:	f7ff ffef 	bl	8006444 <__sfp_lock_release>
 8006466:	bd10      	pop	{r4, pc}
 8006468:	4b04      	ldr	r3, [pc, #16]	@ (800647c <__sinit+0x28>)
 800646a:	6223      	str	r3, [r4, #32]
 800646c:	4b04      	ldr	r3, [pc, #16]	@ (8006480 <__sinit+0x2c>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d1f6      	bne.n	8006462 <__sinit+0xe>
 8006474:	f7ff ffc0 	bl	80063f8 <global_stdio_init.part.0>
 8006478:	e7f3      	b.n	8006462 <__sinit+0xe>
 800647a:	46c0      	nop			@ (mov r8, r8)
 800647c:	080063bd 	.word	0x080063bd
 8006480:	20000458 	.word	0x20000458

08006484 <_fwalk_sglue>:
 8006484:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006486:	0014      	movs	r4, r2
 8006488:	2600      	movs	r6, #0
 800648a:	9000      	str	r0, [sp, #0]
 800648c:	9101      	str	r1, [sp, #4]
 800648e:	68a5      	ldr	r5, [r4, #8]
 8006490:	6867      	ldr	r7, [r4, #4]
 8006492:	3f01      	subs	r7, #1
 8006494:	d504      	bpl.n	80064a0 <_fwalk_sglue+0x1c>
 8006496:	6824      	ldr	r4, [r4, #0]
 8006498:	2c00      	cmp	r4, #0
 800649a:	d1f8      	bne.n	800648e <_fwalk_sglue+0xa>
 800649c:	0030      	movs	r0, r6
 800649e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80064a0:	89ab      	ldrh	r3, [r5, #12]
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d908      	bls.n	80064b8 <_fwalk_sglue+0x34>
 80064a6:	220e      	movs	r2, #14
 80064a8:	5eab      	ldrsh	r3, [r5, r2]
 80064aa:	3301      	adds	r3, #1
 80064ac:	d004      	beq.n	80064b8 <_fwalk_sglue+0x34>
 80064ae:	0029      	movs	r1, r5
 80064b0:	9800      	ldr	r0, [sp, #0]
 80064b2:	9b01      	ldr	r3, [sp, #4]
 80064b4:	4798      	blx	r3
 80064b6:	4306      	orrs	r6, r0
 80064b8:	3568      	adds	r5, #104	@ 0x68
 80064ba:	e7ea      	b.n	8006492 <_fwalk_sglue+0xe>

080064bc <sniprintf>:
 80064bc:	b40c      	push	{r2, r3}
 80064be:	b530      	push	{r4, r5, lr}
 80064c0:	4b18      	ldr	r3, [pc, #96]	@ (8006524 <sniprintf+0x68>)
 80064c2:	000c      	movs	r4, r1
 80064c4:	681d      	ldr	r5, [r3, #0]
 80064c6:	b09d      	sub	sp, #116	@ 0x74
 80064c8:	2900      	cmp	r1, #0
 80064ca:	da08      	bge.n	80064de <sniprintf+0x22>
 80064cc:	238b      	movs	r3, #139	@ 0x8b
 80064ce:	2001      	movs	r0, #1
 80064d0:	602b      	str	r3, [r5, #0]
 80064d2:	4240      	negs	r0, r0
 80064d4:	b01d      	add	sp, #116	@ 0x74
 80064d6:	bc30      	pop	{r4, r5}
 80064d8:	bc08      	pop	{r3}
 80064da:	b002      	add	sp, #8
 80064dc:	4718      	bx	r3
 80064de:	2382      	movs	r3, #130	@ 0x82
 80064e0:	466a      	mov	r2, sp
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	8293      	strh	r3, [r2, #20]
 80064e6:	2300      	movs	r3, #0
 80064e8:	9002      	str	r0, [sp, #8]
 80064ea:	931b      	str	r3, [sp, #108]	@ 0x6c
 80064ec:	9006      	str	r0, [sp, #24]
 80064ee:	4299      	cmp	r1, r3
 80064f0:	d000      	beq.n	80064f4 <sniprintf+0x38>
 80064f2:	1e4b      	subs	r3, r1, #1
 80064f4:	9304      	str	r3, [sp, #16]
 80064f6:	9307      	str	r3, [sp, #28]
 80064f8:	2301      	movs	r3, #1
 80064fa:	466a      	mov	r2, sp
 80064fc:	425b      	negs	r3, r3
 80064fe:	82d3      	strh	r3, [r2, #22]
 8006500:	0028      	movs	r0, r5
 8006502:	ab21      	add	r3, sp, #132	@ 0x84
 8006504:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006506:	a902      	add	r1, sp, #8
 8006508:	9301      	str	r3, [sp, #4]
 800650a:	f001 fc63 	bl	8007dd4 <_svfiprintf_r>
 800650e:	1c43      	adds	r3, r0, #1
 8006510:	da01      	bge.n	8006516 <sniprintf+0x5a>
 8006512:	238b      	movs	r3, #139	@ 0x8b
 8006514:	602b      	str	r3, [r5, #0]
 8006516:	2c00      	cmp	r4, #0
 8006518:	d0dc      	beq.n	80064d4 <sniprintf+0x18>
 800651a:	2200      	movs	r2, #0
 800651c:	9b02      	ldr	r3, [sp, #8]
 800651e:	701a      	strb	r2, [r3, #0]
 8006520:	e7d8      	b.n	80064d4 <sniprintf+0x18>
 8006522:	46c0      	nop			@ (mov r8, r8)
 8006524:	20000018 	.word	0x20000018

08006528 <__sread>:
 8006528:	b570      	push	{r4, r5, r6, lr}
 800652a:	000c      	movs	r4, r1
 800652c:	250e      	movs	r5, #14
 800652e:	5f49      	ldrsh	r1, [r1, r5]
 8006530:	f000 f878 	bl	8006624 <_read_r>
 8006534:	2800      	cmp	r0, #0
 8006536:	db03      	blt.n	8006540 <__sread+0x18>
 8006538:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800653a:	181b      	adds	r3, r3, r0
 800653c:	6563      	str	r3, [r4, #84]	@ 0x54
 800653e:	bd70      	pop	{r4, r5, r6, pc}
 8006540:	89a3      	ldrh	r3, [r4, #12]
 8006542:	4a02      	ldr	r2, [pc, #8]	@ (800654c <__sread+0x24>)
 8006544:	4013      	ands	r3, r2
 8006546:	81a3      	strh	r3, [r4, #12]
 8006548:	e7f9      	b.n	800653e <__sread+0x16>
 800654a:	46c0      	nop			@ (mov r8, r8)
 800654c:	ffffefff 	.word	0xffffefff

08006550 <__swrite>:
 8006550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006552:	001f      	movs	r7, r3
 8006554:	898b      	ldrh	r3, [r1, #12]
 8006556:	0005      	movs	r5, r0
 8006558:	000c      	movs	r4, r1
 800655a:	0016      	movs	r6, r2
 800655c:	05db      	lsls	r3, r3, #23
 800655e:	d505      	bpl.n	800656c <__swrite+0x1c>
 8006560:	230e      	movs	r3, #14
 8006562:	5ec9      	ldrsh	r1, [r1, r3]
 8006564:	2200      	movs	r2, #0
 8006566:	2302      	movs	r3, #2
 8006568:	f000 f848 	bl	80065fc <_lseek_r>
 800656c:	89a3      	ldrh	r3, [r4, #12]
 800656e:	4a05      	ldr	r2, [pc, #20]	@ (8006584 <__swrite+0x34>)
 8006570:	0028      	movs	r0, r5
 8006572:	4013      	ands	r3, r2
 8006574:	81a3      	strh	r3, [r4, #12]
 8006576:	0032      	movs	r2, r6
 8006578:	230e      	movs	r3, #14
 800657a:	5ee1      	ldrsh	r1, [r4, r3]
 800657c:	003b      	movs	r3, r7
 800657e:	f000 f865 	bl	800664c <_write_r>
 8006582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006584:	ffffefff 	.word	0xffffefff

08006588 <__sseek>:
 8006588:	b570      	push	{r4, r5, r6, lr}
 800658a:	000c      	movs	r4, r1
 800658c:	250e      	movs	r5, #14
 800658e:	5f49      	ldrsh	r1, [r1, r5]
 8006590:	f000 f834 	bl	80065fc <_lseek_r>
 8006594:	89a3      	ldrh	r3, [r4, #12]
 8006596:	1c42      	adds	r2, r0, #1
 8006598:	d103      	bne.n	80065a2 <__sseek+0x1a>
 800659a:	4a05      	ldr	r2, [pc, #20]	@ (80065b0 <__sseek+0x28>)
 800659c:	4013      	ands	r3, r2
 800659e:	81a3      	strh	r3, [r4, #12]
 80065a0:	bd70      	pop	{r4, r5, r6, pc}
 80065a2:	2280      	movs	r2, #128	@ 0x80
 80065a4:	0152      	lsls	r2, r2, #5
 80065a6:	4313      	orrs	r3, r2
 80065a8:	81a3      	strh	r3, [r4, #12]
 80065aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80065ac:	e7f8      	b.n	80065a0 <__sseek+0x18>
 80065ae:	46c0      	nop			@ (mov r8, r8)
 80065b0:	ffffefff 	.word	0xffffefff

080065b4 <__sclose>:
 80065b4:	b510      	push	{r4, lr}
 80065b6:	230e      	movs	r3, #14
 80065b8:	5ec9      	ldrsh	r1, [r1, r3]
 80065ba:	f000 f80d 	bl	80065d8 <_close_r>
 80065be:	bd10      	pop	{r4, pc}

080065c0 <memset>:
 80065c0:	0003      	movs	r3, r0
 80065c2:	1882      	adds	r2, r0, r2
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d100      	bne.n	80065ca <memset+0xa>
 80065c8:	4770      	bx	lr
 80065ca:	7019      	strb	r1, [r3, #0]
 80065cc:	3301      	adds	r3, #1
 80065ce:	e7f9      	b.n	80065c4 <memset+0x4>

080065d0 <_localeconv_r>:
 80065d0:	4800      	ldr	r0, [pc, #0]	@ (80065d4 <_localeconv_r+0x4>)
 80065d2:	4770      	bx	lr
 80065d4:	20000158 	.word	0x20000158

080065d8 <_close_r>:
 80065d8:	2300      	movs	r3, #0
 80065da:	b570      	push	{r4, r5, r6, lr}
 80065dc:	4d06      	ldr	r5, [pc, #24]	@ (80065f8 <_close_r+0x20>)
 80065de:	0004      	movs	r4, r0
 80065e0:	0008      	movs	r0, r1
 80065e2:	602b      	str	r3, [r5, #0]
 80065e4:	f7fc fd9b 	bl	800311e <_close>
 80065e8:	1c43      	adds	r3, r0, #1
 80065ea:	d103      	bne.n	80065f4 <_close_r+0x1c>
 80065ec:	682b      	ldr	r3, [r5, #0]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d000      	beq.n	80065f4 <_close_r+0x1c>
 80065f2:	6023      	str	r3, [r4, #0]
 80065f4:	bd70      	pop	{r4, r5, r6, pc}
 80065f6:	46c0      	nop			@ (mov r8, r8)
 80065f8:	2000045c 	.word	0x2000045c

080065fc <_lseek_r>:
 80065fc:	b570      	push	{r4, r5, r6, lr}
 80065fe:	0004      	movs	r4, r0
 8006600:	0008      	movs	r0, r1
 8006602:	0011      	movs	r1, r2
 8006604:	001a      	movs	r2, r3
 8006606:	2300      	movs	r3, #0
 8006608:	4d05      	ldr	r5, [pc, #20]	@ (8006620 <_lseek_r+0x24>)
 800660a:	602b      	str	r3, [r5, #0]
 800660c:	f7fc fda8 	bl	8003160 <_lseek>
 8006610:	1c43      	adds	r3, r0, #1
 8006612:	d103      	bne.n	800661c <_lseek_r+0x20>
 8006614:	682b      	ldr	r3, [r5, #0]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d000      	beq.n	800661c <_lseek_r+0x20>
 800661a:	6023      	str	r3, [r4, #0]
 800661c:	bd70      	pop	{r4, r5, r6, pc}
 800661e:	46c0      	nop			@ (mov r8, r8)
 8006620:	2000045c 	.word	0x2000045c

08006624 <_read_r>:
 8006624:	b570      	push	{r4, r5, r6, lr}
 8006626:	0004      	movs	r4, r0
 8006628:	0008      	movs	r0, r1
 800662a:	0011      	movs	r1, r2
 800662c:	001a      	movs	r2, r3
 800662e:	2300      	movs	r3, #0
 8006630:	4d05      	ldr	r5, [pc, #20]	@ (8006648 <_read_r+0x24>)
 8006632:	602b      	str	r3, [r5, #0]
 8006634:	f7fc fd3a 	bl	80030ac <_read>
 8006638:	1c43      	adds	r3, r0, #1
 800663a:	d103      	bne.n	8006644 <_read_r+0x20>
 800663c:	682b      	ldr	r3, [r5, #0]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d000      	beq.n	8006644 <_read_r+0x20>
 8006642:	6023      	str	r3, [r4, #0]
 8006644:	bd70      	pop	{r4, r5, r6, pc}
 8006646:	46c0      	nop			@ (mov r8, r8)
 8006648:	2000045c 	.word	0x2000045c

0800664c <_write_r>:
 800664c:	b570      	push	{r4, r5, r6, lr}
 800664e:	0004      	movs	r4, r0
 8006650:	0008      	movs	r0, r1
 8006652:	0011      	movs	r1, r2
 8006654:	001a      	movs	r2, r3
 8006656:	2300      	movs	r3, #0
 8006658:	4d05      	ldr	r5, [pc, #20]	@ (8006670 <_write_r+0x24>)
 800665a:	602b      	str	r3, [r5, #0]
 800665c:	f7fc fd43 	bl	80030e6 <_write>
 8006660:	1c43      	adds	r3, r0, #1
 8006662:	d103      	bne.n	800666c <_write_r+0x20>
 8006664:	682b      	ldr	r3, [r5, #0]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d000      	beq.n	800666c <_write_r+0x20>
 800666a:	6023      	str	r3, [r4, #0]
 800666c:	bd70      	pop	{r4, r5, r6, pc}
 800666e:	46c0      	nop			@ (mov r8, r8)
 8006670:	2000045c 	.word	0x2000045c

08006674 <__errno>:
 8006674:	4b01      	ldr	r3, [pc, #4]	@ (800667c <__errno+0x8>)
 8006676:	6818      	ldr	r0, [r3, #0]
 8006678:	4770      	bx	lr
 800667a:	46c0      	nop			@ (mov r8, r8)
 800667c:	20000018 	.word	0x20000018

08006680 <__libc_init_array>:
 8006680:	b570      	push	{r4, r5, r6, lr}
 8006682:	2600      	movs	r6, #0
 8006684:	4c0c      	ldr	r4, [pc, #48]	@ (80066b8 <__libc_init_array+0x38>)
 8006686:	4d0d      	ldr	r5, [pc, #52]	@ (80066bc <__libc_init_array+0x3c>)
 8006688:	1b64      	subs	r4, r4, r5
 800668a:	10a4      	asrs	r4, r4, #2
 800668c:	42a6      	cmp	r6, r4
 800668e:	d109      	bne.n	80066a4 <__libc_init_array+0x24>
 8006690:	2600      	movs	r6, #0
 8006692:	f002 f8f3 	bl	800887c <_init>
 8006696:	4c0a      	ldr	r4, [pc, #40]	@ (80066c0 <__libc_init_array+0x40>)
 8006698:	4d0a      	ldr	r5, [pc, #40]	@ (80066c4 <__libc_init_array+0x44>)
 800669a:	1b64      	subs	r4, r4, r5
 800669c:	10a4      	asrs	r4, r4, #2
 800669e:	42a6      	cmp	r6, r4
 80066a0:	d105      	bne.n	80066ae <__libc_init_array+0x2e>
 80066a2:	bd70      	pop	{r4, r5, r6, pc}
 80066a4:	00b3      	lsls	r3, r6, #2
 80066a6:	58eb      	ldr	r3, [r5, r3]
 80066a8:	4798      	blx	r3
 80066aa:	3601      	adds	r6, #1
 80066ac:	e7ee      	b.n	800668c <__libc_init_array+0xc>
 80066ae:	00b3      	lsls	r3, r6, #2
 80066b0:	58eb      	ldr	r3, [r5, r3]
 80066b2:	4798      	blx	r3
 80066b4:	3601      	adds	r6, #1
 80066b6:	e7f2      	b.n	800669e <__libc_init_array+0x1e>
 80066b8:	08008d5c 	.word	0x08008d5c
 80066bc:	08008d5c 	.word	0x08008d5c
 80066c0:	08008d60 	.word	0x08008d60
 80066c4:	08008d5c 	.word	0x08008d5c

080066c8 <__retarget_lock_init_recursive>:
 80066c8:	4770      	bx	lr

080066ca <__retarget_lock_acquire_recursive>:
 80066ca:	4770      	bx	lr

080066cc <__retarget_lock_release_recursive>:
 80066cc:	4770      	bx	lr

080066ce <memchr>:
 80066ce:	b2c9      	uxtb	r1, r1
 80066d0:	1882      	adds	r2, r0, r2
 80066d2:	4290      	cmp	r0, r2
 80066d4:	d101      	bne.n	80066da <memchr+0xc>
 80066d6:	2000      	movs	r0, #0
 80066d8:	4770      	bx	lr
 80066da:	7803      	ldrb	r3, [r0, #0]
 80066dc:	428b      	cmp	r3, r1
 80066de:	d0fb      	beq.n	80066d8 <memchr+0xa>
 80066e0:	3001      	adds	r0, #1
 80066e2:	e7f6      	b.n	80066d2 <memchr+0x4>

080066e4 <quorem>:
 80066e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066e6:	6903      	ldr	r3, [r0, #16]
 80066e8:	690c      	ldr	r4, [r1, #16]
 80066ea:	b089      	sub	sp, #36	@ 0x24
 80066ec:	9003      	str	r0, [sp, #12]
 80066ee:	9106      	str	r1, [sp, #24]
 80066f0:	2000      	movs	r0, #0
 80066f2:	42a3      	cmp	r3, r4
 80066f4:	db63      	blt.n	80067be <quorem+0xda>
 80066f6:	000b      	movs	r3, r1
 80066f8:	3c01      	subs	r4, #1
 80066fa:	3314      	adds	r3, #20
 80066fc:	00a5      	lsls	r5, r4, #2
 80066fe:	9304      	str	r3, [sp, #16]
 8006700:	195b      	adds	r3, r3, r5
 8006702:	9305      	str	r3, [sp, #20]
 8006704:	9b03      	ldr	r3, [sp, #12]
 8006706:	3314      	adds	r3, #20
 8006708:	9301      	str	r3, [sp, #4]
 800670a:	195d      	adds	r5, r3, r5
 800670c:	9b05      	ldr	r3, [sp, #20]
 800670e:	682f      	ldr	r7, [r5, #0]
 8006710:	681e      	ldr	r6, [r3, #0]
 8006712:	0038      	movs	r0, r7
 8006714:	3601      	adds	r6, #1
 8006716:	0031      	movs	r1, r6
 8006718:	f7f9 fd12 	bl	8000140 <__udivsi3>
 800671c:	9002      	str	r0, [sp, #8]
 800671e:	42b7      	cmp	r7, r6
 8006720:	d327      	bcc.n	8006772 <quorem+0x8e>
 8006722:	9b04      	ldr	r3, [sp, #16]
 8006724:	2700      	movs	r7, #0
 8006726:	469c      	mov	ip, r3
 8006728:	9e01      	ldr	r6, [sp, #4]
 800672a:	9707      	str	r7, [sp, #28]
 800672c:	4662      	mov	r2, ip
 800672e:	ca08      	ldmia	r2!, {r3}
 8006730:	6830      	ldr	r0, [r6, #0]
 8006732:	4694      	mov	ip, r2
 8006734:	9a02      	ldr	r2, [sp, #8]
 8006736:	b299      	uxth	r1, r3
 8006738:	4351      	muls	r1, r2
 800673a:	0c1b      	lsrs	r3, r3, #16
 800673c:	4353      	muls	r3, r2
 800673e:	19c9      	adds	r1, r1, r7
 8006740:	0c0a      	lsrs	r2, r1, #16
 8006742:	189b      	adds	r3, r3, r2
 8006744:	b289      	uxth	r1, r1
 8006746:	b282      	uxth	r2, r0
 8006748:	1a52      	subs	r2, r2, r1
 800674a:	9907      	ldr	r1, [sp, #28]
 800674c:	0c1f      	lsrs	r7, r3, #16
 800674e:	1852      	adds	r2, r2, r1
 8006750:	0c00      	lsrs	r0, r0, #16
 8006752:	b29b      	uxth	r3, r3
 8006754:	1411      	asrs	r1, r2, #16
 8006756:	1ac3      	subs	r3, r0, r3
 8006758:	185b      	adds	r3, r3, r1
 800675a:	1419      	asrs	r1, r3, #16
 800675c:	b292      	uxth	r2, r2
 800675e:	041b      	lsls	r3, r3, #16
 8006760:	431a      	orrs	r2, r3
 8006762:	9b05      	ldr	r3, [sp, #20]
 8006764:	9107      	str	r1, [sp, #28]
 8006766:	c604      	stmia	r6!, {r2}
 8006768:	4563      	cmp	r3, ip
 800676a:	d2df      	bcs.n	800672c <quorem+0x48>
 800676c:	682b      	ldr	r3, [r5, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d02b      	beq.n	80067ca <quorem+0xe6>
 8006772:	9906      	ldr	r1, [sp, #24]
 8006774:	9803      	ldr	r0, [sp, #12]
 8006776:	f001 f9b7 	bl	8007ae8 <__mcmp>
 800677a:	2800      	cmp	r0, #0
 800677c:	db1e      	blt.n	80067bc <quorem+0xd8>
 800677e:	2600      	movs	r6, #0
 8006780:	9d01      	ldr	r5, [sp, #4]
 8006782:	9904      	ldr	r1, [sp, #16]
 8006784:	c901      	ldmia	r1!, {r0}
 8006786:	682b      	ldr	r3, [r5, #0]
 8006788:	b287      	uxth	r7, r0
 800678a:	b29a      	uxth	r2, r3
 800678c:	1bd2      	subs	r2, r2, r7
 800678e:	1992      	adds	r2, r2, r6
 8006790:	0c00      	lsrs	r0, r0, #16
 8006792:	0c1b      	lsrs	r3, r3, #16
 8006794:	1a1b      	subs	r3, r3, r0
 8006796:	1410      	asrs	r0, r2, #16
 8006798:	181b      	adds	r3, r3, r0
 800679a:	141e      	asrs	r6, r3, #16
 800679c:	b292      	uxth	r2, r2
 800679e:	041b      	lsls	r3, r3, #16
 80067a0:	431a      	orrs	r2, r3
 80067a2:	9b05      	ldr	r3, [sp, #20]
 80067a4:	c504      	stmia	r5!, {r2}
 80067a6:	428b      	cmp	r3, r1
 80067a8:	d2ec      	bcs.n	8006784 <quorem+0xa0>
 80067aa:	9a01      	ldr	r2, [sp, #4]
 80067ac:	00a3      	lsls	r3, r4, #2
 80067ae:	18d3      	adds	r3, r2, r3
 80067b0:	681a      	ldr	r2, [r3, #0]
 80067b2:	2a00      	cmp	r2, #0
 80067b4:	d014      	beq.n	80067e0 <quorem+0xfc>
 80067b6:	9b02      	ldr	r3, [sp, #8]
 80067b8:	3301      	adds	r3, #1
 80067ba:	9302      	str	r3, [sp, #8]
 80067bc:	9802      	ldr	r0, [sp, #8]
 80067be:	b009      	add	sp, #36	@ 0x24
 80067c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067c2:	682b      	ldr	r3, [r5, #0]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d104      	bne.n	80067d2 <quorem+0xee>
 80067c8:	3c01      	subs	r4, #1
 80067ca:	9b01      	ldr	r3, [sp, #4]
 80067cc:	3d04      	subs	r5, #4
 80067ce:	42ab      	cmp	r3, r5
 80067d0:	d3f7      	bcc.n	80067c2 <quorem+0xde>
 80067d2:	9b03      	ldr	r3, [sp, #12]
 80067d4:	611c      	str	r4, [r3, #16]
 80067d6:	e7cc      	b.n	8006772 <quorem+0x8e>
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	2a00      	cmp	r2, #0
 80067dc:	d104      	bne.n	80067e8 <quorem+0x104>
 80067de:	3c01      	subs	r4, #1
 80067e0:	9a01      	ldr	r2, [sp, #4]
 80067e2:	3b04      	subs	r3, #4
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d3f7      	bcc.n	80067d8 <quorem+0xf4>
 80067e8:	9b03      	ldr	r3, [sp, #12]
 80067ea:	611c      	str	r4, [r3, #16]
 80067ec:	e7e3      	b.n	80067b6 <quorem+0xd2>
	...

080067f0 <_dtoa_r>:
 80067f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067f2:	0014      	movs	r4, r2
 80067f4:	001d      	movs	r5, r3
 80067f6:	69c6      	ldr	r6, [r0, #28]
 80067f8:	b09d      	sub	sp, #116	@ 0x74
 80067fa:	940a      	str	r4, [sp, #40]	@ 0x28
 80067fc:	950b      	str	r5, [sp, #44]	@ 0x2c
 80067fe:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8006800:	9003      	str	r0, [sp, #12]
 8006802:	2e00      	cmp	r6, #0
 8006804:	d10f      	bne.n	8006826 <_dtoa_r+0x36>
 8006806:	2010      	movs	r0, #16
 8006808:	f000 fe2c 	bl	8007464 <malloc>
 800680c:	9b03      	ldr	r3, [sp, #12]
 800680e:	1e02      	subs	r2, r0, #0
 8006810:	61d8      	str	r0, [r3, #28]
 8006812:	d104      	bne.n	800681e <_dtoa_r+0x2e>
 8006814:	21ef      	movs	r1, #239	@ 0xef
 8006816:	4bc7      	ldr	r3, [pc, #796]	@ (8006b34 <_dtoa_r+0x344>)
 8006818:	48c7      	ldr	r0, [pc, #796]	@ (8006b38 <_dtoa_r+0x348>)
 800681a:	f001 fcb9 	bl	8008190 <__assert_func>
 800681e:	6046      	str	r6, [r0, #4]
 8006820:	6086      	str	r6, [r0, #8]
 8006822:	6006      	str	r6, [r0, #0]
 8006824:	60c6      	str	r6, [r0, #12]
 8006826:	9b03      	ldr	r3, [sp, #12]
 8006828:	69db      	ldr	r3, [r3, #28]
 800682a:	6819      	ldr	r1, [r3, #0]
 800682c:	2900      	cmp	r1, #0
 800682e:	d00b      	beq.n	8006848 <_dtoa_r+0x58>
 8006830:	685a      	ldr	r2, [r3, #4]
 8006832:	2301      	movs	r3, #1
 8006834:	4093      	lsls	r3, r2
 8006836:	604a      	str	r2, [r1, #4]
 8006838:	608b      	str	r3, [r1, #8]
 800683a:	9803      	ldr	r0, [sp, #12]
 800683c:	f000 ff12 	bl	8007664 <_Bfree>
 8006840:	2200      	movs	r2, #0
 8006842:	9b03      	ldr	r3, [sp, #12]
 8006844:	69db      	ldr	r3, [r3, #28]
 8006846:	601a      	str	r2, [r3, #0]
 8006848:	2d00      	cmp	r5, #0
 800684a:	da1e      	bge.n	800688a <_dtoa_r+0x9a>
 800684c:	2301      	movs	r3, #1
 800684e:	603b      	str	r3, [r7, #0]
 8006850:	006b      	lsls	r3, r5, #1
 8006852:	085b      	lsrs	r3, r3, #1
 8006854:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006856:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006858:	4bb8      	ldr	r3, [pc, #736]	@ (8006b3c <_dtoa_r+0x34c>)
 800685a:	4ab8      	ldr	r2, [pc, #736]	@ (8006b3c <_dtoa_r+0x34c>)
 800685c:	403b      	ands	r3, r7
 800685e:	4293      	cmp	r3, r2
 8006860:	d116      	bne.n	8006890 <_dtoa_r+0xa0>
 8006862:	4bb7      	ldr	r3, [pc, #732]	@ (8006b40 <_dtoa_r+0x350>)
 8006864:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006866:	6013      	str	r3, [r2, #0]
 8006868:	033b      	lsls	r3, r7, #12
 800686a:	0b1b      	lsrs	r3, r3, #12
 800686c:	4323      	orrs	r3, r4
 800686e:	d101      	bne.n	8006874 <_dtoa_r+0x84>
 8006870:	f000 fd80 	bl	8007374 <_dtoa_r+0xb84>
 8006874:	4bb3      	ldr	r3, [pc, #716]	@ (8006b44 <_dtoa_r+0x354>)
 8006876:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8006878:	9308      	str	r3, [sp, #32]
 800687a:	2a00      	cmp	r2, #0
 800687c:	d002      	beq.n	8006884 <_dtoa_r+0x94>
 800687e:	4bb2      	ldr	r3, [pc, #712]	@ (8006b48 <_dtoa_r+0x358>)
 8006880:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8006882:	6013      	str	r3, [r2, #0]
 8006884:	9808      	ldr	r0, [sp, #32]
 8006886:	b01d      	add	sp, #116	@ 0x74
 8006888:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800688a:	2300      	movs	r3, #0
 800688c:	603b      	str	r3, [r7, #0]
 800688e:	e7e2      	b.n	8006856 <_dtoa_r+0x66>
 8006890:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006892:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006894:	9212      	str	r2, [sp, #72]	@ 0x48
 8006896:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006898:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800689a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800689c:	2200      	movs	r2, #0
 800689e:	2300      	movs	r3, #0
 80068a0:	f7f9 fdd4 	bl	800044c <__aeabi_dcmpeq>
 80068a4:	1e06      	subs	r6, r0, #0
 80068a6:	d00b      	beq.n	80068c0 <_dtoa_r+0xd0>
 80068a8:	2301      	movs	r3, #1
 80068aa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80068ac:	6013      	str	r3, [r2, #0]
 80068ae:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d002      	beq.n	80068ba <_dtoa_r+0xca>
 80068b4:	4ba5      	ldr	r3, [pc, #660]	@ (8006b4c <_dtoa_r+0x35c>)
 80068b6:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80068b8:	6013      	str	r3, [r2, #0]
 80068ba:	4ba5      	ldr	r3, [pc, #660]	@ (8006b50 <_dtoa_r+0x360>)
 80068bc:	9308      	str	r3, [sp, #32]
 80068be:	e7e1      	b.n	8006884 <_dtoa_r+0x94>
 80068c0:	ab1a      	add	r3, sp, #104	@ 0x68
 80068c2:	9301      	str	r3, [sp, #4]
 80068c4:	ab1b      	add	r3, sp, #108	@ 0x6c
 80068c6:	9300      	str	r3, [sp, #0]
 80068c8:	9803      	ldr	r0, [sp, #12]
 80068ca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80068cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80068ce:	f001 f9c1 	bl	8007c54 <__d2b>
 80068d2:	007a      	lsls	r2, r7, #1
 80068d4:	9005      	str	r0, [sp, #20]
 80068d6:	0d52      	lsrs	r2, r2, #21
 80068d8:	d100      	bne.n	80068dc <_dtoa_r+0xec>
 80068da:	e07b      	b.n	80069d4 <_dtoa_r+0x1e4>
 80068dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80068de:	9618      	str	r6, [sp, #96]	@ 0x60
 80068e0:	0319      	lsls	r1, r3, #12
 80068e2:	4b9c      	ldr	r3, [pc, #624]	@ (8006b54 <_dtoa_r+0x364>)
 80068e4:	0b09      	lsrs	r1, r1, #12
 80068e6:	430b      	orrs	r3, r1
 80068e8:	499b      	ldr	r1, [pc, #620]	@ (8006b58 <_dtoa_r+0x368>)
 80068ea:	1857      	adds	r7, r2, r1
 80068ec:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80068ee:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80068f0:	0019      	movs	r1, r3
 80068f2:	2200      	movs	r2, #0
 80068f4:	4b99      	ldr	r3, [pc, #612]	@ (8006b5c <_dtoa_r+0x36c>)
 80068f6:	f7fb fc5f 	bl	80021b8 <__aeabi_dsub>
 80068fa:	4a99      	ldr	r2, [pc, #612]	@ (8006b60 <_dtoa_r+0x370>)
 80068fc:	4b99      	ldr	r3, [pc, #612]	@ (8006b64 <_dtoa_r+0x374>)
 80068fe:	f7fb f975 	bl	8001bec <__aeabi_dmul>
 8006902:	4a99      	ldr	r2, [pc, #612]	@ (8006b68 <_dtoa_r+0x378>)
 8006904:	4b99      	ldr	r3, [pc, #612]	@ (8006b6c <_dtoa_r+0x37c>)
 8006906:	f7fa f971 	bl	8000bec <__aeabi_dadd>
 800690a:	0004      	movs	r4, r0
 800690c:	0038      	movs	r0, r7
 800690e:	000d      	movs	r5, r1
 8006910:	f7fc f8ba 	bl	8002a88 <__aeabi_i2d>
 8006914:	4a96      	ldr	r2, [pc, #600]	@ (8006b70 <_dtoa_r+0x380>)
 8006916:	4b97      	ldr	r3, [pc, #604]	@ (8006b74 <_dtoa_r+0x384>)
 8006918:	f7fb f968 	bl	8001bec <__aeabi_dmul>
 800691c:	0002      	movs	r2, r0
 800691e:	000b      	movs	r3, r1
 8006920:	0020      	movs	r0, r4
 8006922:	0029      	movs	r1, r5
 8006924:	f7fa f962 	bl	8000bec <__aeabi_dadd>
 8006928:	0004      	movs	r4, r0
 800692a:	000d      	movs	r5, r1
 800692c:	f7fc f870 	bl	8002a10 <__aeabi_d2iz>
 8006930:	2200      	movs	r2, #0
 8006932:	9004      	str	r0, [sp, #16]
 8006934:	2300      	movs	r3, #0
 8006936:	0020      	movs	r0, r4
 8006938:	0029      	movs	r1, r5
 800693a:	f7f9 fd8d 	bl	8000458 <__aeabi_dcmplt>
 800693e:	2800      	cmp	r0, #0
 8006940:	d00b      	beq.n	800695a <_dtoa_r+0x16a>
 8006942:	9804      	ldr	r0, [sp, #16]
 8006944:	f7fc f8a0 	bl	8002a88 <__aeabi_i2d>
 8006948:	002b      	movs	r3, r5
 800694a:	0022      	movs	r2, r4
 800694c:	f7f9 fd7e 	bl	800044c <__aeabi_dcmpeq>
 8006950:	4243      	negs	r3, r0
 8006952:	4158      	adcs	r0, r3
 8006954:	9b04      	ldr	r3, [sp, #16]
 8006956:	1a1b      	subs	r3, r3, r0
 8006958:	9304      	str	r3, [sp, #16]
 800695a:	2301      	movs	r3, #1
 800695c:	9315      	str	r3, [sp, #84]	@ 0x54
 800695e:	9b04      	ldr	r3, [sp, #16]
 8006960:	2b16      	cmp	r3, #22
 8006962:	d810      	bhi.n	8006986 <_dtoa_r+0x196>
 8006964:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006966:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006968:	9a04      	ldr	r2, [sp, #16]
 800696a:	4b83      	ldr	r3, [pc, #524]	@ (8006b78 <_dtoa_r+0x388>)
 800696c:	00d2      	lsls	r2, r2, #3
 800696e:	189b      	adds	r3, r3, r2
 8006970:	681a      	ldr	r2, [r3, #0]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	f7f9 fd70 	bl	8000458 <__aeabi_dcmplt>
 8006978:	2800      	cmp	r0, #0
 800697a:	d047      	beq.n	8006a0c <_dtoa_r+0x21c>
 800697c:	9b04      	ldr	r3, [sp, #16]
 800697e:	3b01      	subs	r3, #1
 8006980:	9304      	str	r3, [sp, #16]
 8006982:	2300      	movs	r3, #0
 8006984:	9315      	str	r3, [sp, #84]	@ 0x54
 8006986:	2200      	movs	r2, #0
 8006988:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800698a:	9206      	str	r2, [sp, #24]
 800698c:	1bdb      	subs	r3, r3, r7
 800698e:	1e5a      	subs	r2, r3, #1
 8006990:	d53e      	bpl.n	8006a10 <_dtoa_r+0x220>
 8006992:	2201      	movs	r2, #1
 8006994:	1ad3      	subs	r3, r2, r3
 8006996:	9306      	str	r3, [sp, #24]
 8006998:	2300      	movs	r3, #0
 800699a:	930d      	str	r3, [sp, #52]	@ 0x34
 800699c:	9b04      	ldr	r3, [sp, #16]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	db38      	blt.n	8006a14 <_dtoa_r+0x224>
 80069a2:	9a04      	ldr	r2, [sp, #16]
 80069a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069a6:	4694      	mov	ip, r2
 80069a8:	4463      	add	r3, ip
 80069aa:	930d      	str	r3, [sp, #52]	@ 0x34
 80069ac:	2300      	movs	r3, #0
 80069ae:	9214      	str	r2, [sp, #80]	@ 0x50
 80069b0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80069b2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80069b4:	2401      	movs	r4, #1
 80069b6:	2b09      	cmp	r3, #9
 80069b8:	d862      	bhi.n	8006a80 <_dtoa_r+0x290>
 80069ba:	2b05      	cmp	r3, #5
 80069bc:	dd02      	ble.n	80069c4 <_dtoa_r+0x1d4>
 80069be:	2400      	movs	r4, #0
 80069c0:	3b04      	subs	r3, #4
 80069c2:	9322      	str	r3, [sp, #136]	@ 0x88
 80069c4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80069c6:	1e98      	subs	r0, r3, #2
 80069c8:	2803      	cmp	r0, #3
 80069ca:	d863      	bhi.n	8006a94 <_dtoa_r+0x2a4>
 80069cc:	f7f9 fba4 	bl	8000118 <__gnu_thumb1_case_uqi>
 80069d0:	2b385654 	.word	0x2b385654
 80069d4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80069d6:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80069d8:	18f6      	adds	r6, r6, r3
 80069da:	4b68      	ldr	r3, [pc, #416]	@ (8006b7c <_dtoa_r+0x38c>)
 80069dc:	18f2      	adds	r2, r6, r3
 80069de:	2a20      	cmp	r2, #32
 80069e0:	dd0f      	ble.n	8006a02 <_dtoa_r+0x212>
 80069e2:	2340      	movs	r3, #64	@ 0x40
 80069e4:	1a9b      	subs	r3, r3, r2
 80069e6:	409f      	lsls	r7, r3
 80069e8:	4b65      	ldr	r3, [pc, #404]	@ (8006b80 <_dtoa_r+0x390>)
 80069ea:	0038      	movs	r0, r7
 80069ec:	18f3      	adds	r3, r6, r3
 80069ee:	40dc      	lsrs	r4, r3
 80069f0:	4320      	orrs	r0, r4
 80069f2:	f7fc f877 	bl	8002ae4 <__aeabi_ui2d>
 80069f6:	2201      	movs	r2, #1
 80069f8:	4b62      	ldr	r3, [pc, #392]	@ (8006b84 <_dtoa_r+0x394>)
 80069fa:	1e77      	subs	r7, r6, #1
 80069fc:	18cb      	adds	r3, r1, r3
 80069fe:	9218      	str	r2, [sp, #96]	@ 0x60
 8006a00:	e776      	b.n	80068f0 <_dtoa_r+0x100>
 8006a02:	2320      	movs	r3, #32
 8006a04:	0020      	movs	r0, r4
 8006a06:	1a9b      	subs	r3, r3, r2
 8006a08:	4098      	lsls	r0, r3
 8006a0a:	e7f2      	b.n	80069f2 <_dtoa_r+0x202>
 8006a0c:	9015      	str	r0, [sp, #84]	@ 0x54
 8006a0e:	e7ba      	b.n	8006986 <_dtoa_r+0x196>
 8006a10:	920d      	str	r2, [sp, #52]	@ 0x34
 8006a12:	e7c3      	b.n	800699c <_dtoa_r+0x1ac>
 8006a14:	9b06      	ldr	r3, [sp, #24]
 8006a16:	9a04      	ldr	r2, [sp, #16]
 8006a18:	1a9b      	subs	r3, r3, r2
 8006a1a:	9306      	str	r3, [sp, #24]
 8006a1c:	4253      	negs	r3, r2
 8006a1e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006a20:	2300      	movs	r3, #0
 8006a22:	9314      	str	r3, [sp, #80]	@ 0x50
 8006a24:	e7c5      	b.n	80069b2 <_dtoa_r+0x1c2>
 8006a26:	2301      	movs	r3, #1
 8006a28:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006a2a:	9310      	str	r3, [sp, #64]	@ 0x40
 8006a2c:	4694      	mov	ip, r2
 8006a2e:	9b04      	ldr	r3, [sp, #16]
 8006a30:	4463      	add	r3, ip
 8006a32:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a34:	3301      	adds	r3, #1
 8006a36:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	dc08      	bgt.n	8006a4e <_dtoa_r+0x25e>
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	e006      	b.n	8006a4e <_dtoa_r+0x25e>
 8006a40:	2301      	movs	r3, #1
 8006a42:	9310      	str	r3, [sp, #64]	@ 0x40
 8006a44:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	dd28      	ble.n	8006a9c <_dtoa_r+0x2ac>
 8006a4a:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a4e:	9a03      	ldr	r2, [sp, #12]
 8006a50:	2100      	movs	r1, #0
 8006a52:	69d0      	ldr	r0, [r2, #28]
 8006a54:	2204      	movs	r2, #4
 8006a56:	0015      	movs	r5, r2
 8006a58:	3514      	adds	r5, #20
 8006a5a:	429d      	cmp	r5, r3
 8006a5c:	d923      	bls.n	8006aa6 <_dtoa_r+0x2b6>
 8006a5e:	6041      	str	r1, [r0, #4]
 8006a60:	9803      	ldr	r0, [sp, #12]
 8006a62:	f000 fdbb 	bl	80075dc <_Balloc>
 8006a66:	9008      	str	r0, [sp, #32]
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	d11f      	bne.n	8006aac <_dtoa_r+0x2bc>
 8006a6c:	21b0      	movs	r1, #176	@ 0xb0
 8006a6e:	4b46      	ldr	r3, [pc, #280]	@ (8006b88 <_dtoa_r+0x398>)
 8006a70:	4831      	ldr	r0, [pc, #196]	@ (8006b38 <_dtoa_r+0x348>)
 8006a72:	9a08      	ldr	r2, [sp, #32]
 8006a74:	31ff      	adds	r1, #255	@ 0xff
 8006a76:	e6d0      	b.n	800681a <_dtoa_r+0x2a>
 8006a78:	2300      	movs	r3, #0
 8006a7a:	e7e2      	b.n	8006a42 <_dtoa_r+0x252>
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	e7d3      	b.n	8006a28 <_dtoa_r+0x238>
 8006a80:	2300      	movs	r3, #0
 8006a82:	9410      	str	r4, [sp, #64]	@ 0x40
 8006a84:	9322      	str	r3, [sp, #136]	@ 0x88
 8006a86:	3b01      	subs	r3, #1
 8006a88:	2200      	movs	r2, #0
 8006a8a:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a8e:	3313      	adds	r3, #19
 8006a90:	9223      	str	r2, [sp, #140]	@ 0x8c
 8006a92:	e7dc      	b.n	8006a4e <_dtoa_r+0x25e>
 8006a94:	2301      	movs	r3, #1
 8006a96:	9310      	str	r3, [sp, #64]	@ 0x40
 8006a98:	3b02      	subs	r3, #2
 8006a9a:	e7f5      	b.n	8006a88 <_dtoa_r+0x298>
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	001a      	movs	r2, r3
 8006aa0:	930e      	str	r3, [sp, #56]	@ 0x38
 8006aa2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006aa4:	e7f4      	b.n	8006a90 <_dtoa_r+0x2a0>
 8006aa6:	3101      	adds	r1, #1
 8006aa8:	0052      	lsls	r2, r2, #1
 8006aaa:	e7d4      	b.n	8006a56 <_dtoa_r+0x266>
 8006aac:	9b03      	ldr	r3, [sp, #12]
 8006aae:	9a08      	ldr	r2, [sp, #32]
 8006ab0:	69db      	ldr	r3, [r3, #28]
 8006ab2:	601a      	str	r2, [r3, #0]
 8006ab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ab6:	2b0e      	cmp	r3, #14
 8006ab8:	d900      	bls.n	8006abc <_dtoa_r+0x2cc>
 8006aba:	e0d6      	b.n	8006c6a <_dtoa_r+0x47a>
 8006abc:	2c00      	cmp	r4, #0
 8006abe:	d100      	bne.n	8006ac2 <_dtoa_r+0x2d2>
 8006ac0:	e0d3      	b.n	8006c6a <_dtoa_r+0x47a>
 8006ac2:	9b04      	ldr	r3, [sp, #16]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	dd63      	ble.n	8006b90 <_dtoa_r+0x3a0>
 8006ac8:	210f      	movs	r1, #15
 8006aca:	9a04      	ldr	r2, [sp, #16]
 8006acc:	4b2a      	ldr	r3, [pc, #168]	@ (8006b78 <_dtoa_r+0x388>)
 8006ace:	400a      	ands	r2, r1
 8006ad0:	00d2      	lsls	r2, r2, #3
 8006ad2:	189b      	adds	r3, r3, r2
 8006ad4:	681e      	ldr	r6, [r3, #0]
 8006ad6:	685f      	ldr	r7, [r3, #4]
 8006ad8:	9b04      	ldr	r3, [sp, #16]
 8006ada:	2402      	movs	r4, #2
 8006adc:	111d      	asrs	r5, r3, #4
 8006ade:	05db      	lsls	r3, r3, #23
 8006ae0:	d50a      	bpl.n	8006af8 <_dtoa_r+0x308>
 8006ae2:	4b2a      	ldr	r3, [pc, #168]	@ (8006b8c <_dtoa_r+0x39c>)
 8006ae4:	400d      	ands	r5, r1
 8006ae6:	6a1a      	ldr	r2, [r3, #32]
 8006ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aea:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006aec:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006aee:	f7fa fc43 	bl	8001378 <__aeabi_ddiv>
 8006af2:	900a      	str	r0, [sp, #40]	@ 0x28
 8006af4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006af6:	3401      	adds	r4, #1
 8006af8:	4b24      	ldr	r3, [pc, #144]	@ (8006b8c <_dtoa_r+0x39c>)
 8006afa:	930c      	str	r3, [sp, #48]	@ 0x30
 8006afc:	2d00      	cmp	r5, #0
 8006afe:	d108      	bne.n	8006b12 <_dtoa_r+0x322>
 8006b00:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006b02:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b04:	0032      	movs	r2, r6
 8006b06:	003b      	movs	r3, r7
 8006b08:	f7fa fc36 	bl	8001378 <__aeabi_ddiv>
 8006b0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b0e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006b10:	e059      	b.n	8006bc6 <_dtoa_r+0x3d6>
 8006b12:	2301      	movs	r3, #1
 8006b14:	421d      	tst	r5, r3
 8006b16:	d009      	beq.n	8006b2c <_dtoa_r+0x33c>
 8006b18:	18e4      	adds	r4, r4, r3
 8006b1a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b1c:	0030      	movs	r0, r6
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	0039      	movs	r1, r7
 8006b24:	f7fb f862 	bl	8001bec <__aeabi_dmul>
 8006b28:	0006      	movs	r6, r0
 8006b2a:	000f      	movs	r7, r1
 8006b2c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b2e:	106d      	asrs	r5, r5, #1
 8006b30:	3308      	adds	r3, #8
 8006b32:	e7e2      	b.n	8006afa <_dtoa_r+0x30a>
 8006b34:	08008a1d 	.word	0x08008a1d
 8006b38:	08008a34 	.word	0x08008a34
 8006b3c:	7ff00000 	.word	0x7ff00000
 8006b40:	0000270f 	.word	0x0000270f
 8006b44:	08008a19 	.word	0x08008a19
 8006b48:	08008a1c 	.word	0x08008a1c
 8006b4c:	080089ed 	.word	0x080089ed
 8006b50:	080089ec 	.word	0x080089ec
 8006b54:	3ff00000 	.word	0x3ff00000
 8006b58:	fffffc01 	.word	0xfffffc01
 8006b5c:	3ff80000 	.word	0x3ff80000
 8006b60:	636f4361 	.word	0x636f4361
 8006b64:	3fd287a7 	.word	0x3fd287a7
 8006b68:	8b60c8b3 	.word	0x8b60c8b3
 8006b6c:	3fc68a28 	.word	0x3fc68a28
 8006b70:	509f79fb 	.word	0x509f79fb
 8006b74:	3fd34413 	.word	0x3fd34413
 8006b78:	08008b88 	.word	0x08008b88
 8006b7c:	00000432 	.word	0x00000432
 8006b80:	00000412 	.word	0x00000412
 8006b84:	fe100000 	.word	0xfe100000
 8006b88:	08008a8c 	.word	0x08008a8c
 8006b8c:	08008b60 	.word	0x08008b60
 8006b90:	9b04      	ldr	r3, [sp, #16]
 8006b92:	2402      	movs	r4, #2
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d016      	beq.n	8006bc6 <_dtoa_r+0x3d6>
 8006b98:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006b9a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006b9c:	220f      	movs	r2, #15
 8006b9e:	425d      	negs	r5, r3
 8006ba0:	402a      	ands	r2, r5
 8006ba2:	4bd5      	ldr	r3, [pc, #852]	@ (8006ef8 <_dtoa_r+0x708>)
 8006ba4:	00d2      	lsls	r2, r2, #3
 8006ba6:	189b      	adds	r3, r3, r2
 8006ba8:	681a      	ldr	r2, [r3, #0]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	f7fb f81e 	bl	8001bec <__aeabi_dmul>
 8006bb0:	2701      	movs	r7, #1
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	900a      	str	r0, [sp, #40]	@ 0x28
 8006bb6:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006bb8:	4ed0      	ldr	r6, [pc, #832]	@ (8006efc <_dtoa_r+0x70c>)
 8006bba:	112d      	asrs	r5, r5, #4
 8006bbc:	2d00      	cmp	r5, #0
 8006bbe:	d000      	beq.n	8006bc2 <_dtoa_r+0x3d2>
 8006bc0:	e095      	b.n	8006cee <_dtoa_r+0x4fe>
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d1a2      	bne.n	8006b0c <_dtoa_r+0x31c>
 8006bc6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006bc8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006bca:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d100      	bne.n	8006bd2 <_dtoa_r+0x3e2>
 8006bd0:	e098      	b.n	8006d04 <_dtoa_r+0x514>
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	0030      	movs	r0, r6
 8006bd6:	0039      	movs	r1, r7
 8006bd8:	4bc9      	ldr	r3, [pc, #804]	@ (8006f00 <_dtoa_r+0x710>)
 8006bda:	f7f9 fc3d 	bl	8000458 <__aeabi_dcmplt>
 8006bde:	2800      	cmp	r0, #0
 8006be0:	d100      	bne.n	8006be4 <_dtoa_r+0x3f4>
 8006be2:	e08f      	b.n	8006d04 <_dtoa_r+0x514>
 8006be4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d100      	bne.n	8006bec <_dtoa_r+0x3fc>
 8006bea:	e08b      	b.n	8006d04 <_dtoa_r+0x514>
 8006bec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	dd37      	ble.n	8006c62 <_dtoa_r+0x472>
 8006bf2:	9b04      	ldr	r3, [sp, #16]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	3b01      	subs	r3, #1
 8006bf8:	930c      	str	r3, [sp, #48]	@ 0x30
 8006bfa:	0030      	movs	r0, r6
 8006bfc:	4bc1      	ldr	r3, [pc, #772]	@ (8006f04 <_dtoa_r+0x714>)
 8006bfe:	0039      	movs	r1, r7
 8006c00:	f7fa fff4 	bl	8001bec <__aeabi_dmul>
 8006c04:	900a      	str	r0, [sp, #40]	@ 0x28
 8006c06:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006c08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c0a:	3401      	adds	r4, #1
 8006c0c:	0020      	movs	r0, r4
 8006c0e:	9311      	str	r3, [sp, #68]	@ 0x44
 8006c10:	f7fb ff3a 	bl	8002a88 <__aeabi_i2d>
 8006c14:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c18:	f7fa ffe8 	bl	8001bec <__aeabi_dmul>
 8006c1c:	4bba      	ldr	r3, [pc, #744]	@ (8006f08 <_dtoa_r+0x718>)
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f7f9 ffe4 	bl	8000bec <__aeabi_dadd>
 8006c24:	4bb9      	ldr	r3, [pc, #740]	@ (8006f0c <_dtoa_r+0x71c>)
 8006c26:	0006      	movs	r6, r0
 8006c28:	18cf      	adds	r7, r1, r3
 8006c2a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d16d      	bne.n	8006d0c <_dtoa_r+0x51c>
 8006c30:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006c32:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c34:	2200      	movs	r2, #0
 8006c36:	4bb6      	ldr	r3, [pc, #728]	@ (8006f10 <_dtoa_r+0x720>)
 8006c38:	f7fb fabe 	bl	80021b8 <__aeabi_dsub>
 8006c3c:	0032      	movs	r2, r6
 8006c3e:	003b      	movs	r3, r7
 8006c40:	0004      	movs	r4, r0
 8006c42:	000d      	movs	r5, r1
 8006c44:	f7f9 fc1c 	bl	8000480 <__aeabi_dcmpgt>
 8006c48:	2800      	cmp	r0, #0
 8006c4a:	d000      	beq.n	8006c4e <_dtoa_r+0x45e>
 8006c4c:	e2b6      	b.n	80071bc <_dtoa_r+0x9cc>
 8006c4e:	2180      	movs	r1, #128	@ 0x80
 8006c50:	0609      	lsls	r1, r1, #24
 8006c52:	187b      	adds	r3, r7, r1
 8006c54:	0032      	movs	r2, r6
 8006c56:	0020      	movs	r0, r4
 8006c58:	0029      	movs	r1, r5
 8006c5a:	f7f9 fbfd 	bl	8000458 <__aeabi_dcmplt>
 8006c5e:	2800      	cmp	r0, #0
 8006c60:	d128      	bne.n	8006cb4 <_dtoa_r+0x4c4>
 8006c62:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006c64:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8006c66:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c68:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006c6a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	da00      	bge.n	8006c72 <_dtoa_r+0x482>
 8006c70:	e174      	b.n	8006f5c <_dtoa_r+0x76c>
 8006c72:	9a04      	ldr	r2, [sp, #16]
 8006c74:	2a0e      	cmp	r2, #14
 8006c76:	dd00      	ble.n	8006c7a <_dtoa_r+0x48a>
 8006c78:	e170      	b.n	8006f5c <_dtoa_r+0x76c>
 8006c7a:	4b9f      	ldr	r3, [pc, #636]	@ (8006ef8 <_dtoa_r+0x708>)
 8006c7c:	00d2      	lsls	r2, r2, #3
 8006c7e:	189b      	adds	r3, r3, r2
 8006c80:	685c      	ldr	r4, [r3, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	9306      	str	r3, [sp, #24]
 8006c86:	9407      	str	r4, [sp, #28]
 8006c88:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	db00      	blt.n	8006c90 <_dtoa_r+0x4a0>
 8006c8e:	e0e7      	b.n	8006e60 <_dtoa_r+0x670>
 8006c90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	dd00      	ble.n	8006c98 <_dtoa_r+0x4a8>
 8006c96:	e0e3      	b.n	8006e60 <_dtoa_r+0x670>
 8006c98:	d10c      	bne.n	8006cb4 <_dtoa_r+0x4c4>
 8006c9a:	9806      	ldr	r0, [sp, #24]
 8006c9c:	9907      	ldr	r1, [sp, #28]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	4b9b      	ldr	r3, [pc, #620]	@ (8006f10 <_dtoa_r+0x720>)
 8006ca2:	f7fa ffa3 	bl	8001bec <__aeabi_dmul>
 8006ca6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ca8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006caa:	f7f9 fbf3 	bl	8000494 <__aeabi_dcmpge>
 8006cae:	2800      	cmp	r0, #0
 8006cb0:	d100      	bne.n	8006cb4 <_dtoa_r+0x4c4>
 8006cb2:	e286      	b.n	80071c2 <_dtoa_r+0x9d2>
 8006cb4:	2600      	movs	r6, #0
 8006cb6:	0037      	movs	r7, r6
 8006cb8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006cba:	9c08      	ldr	r4, [sp, #32]
 8006cbc:	43db      	mvns	r3, r3
 8006cbe:	930c      	str	r3, [sp, #48]	@ 0x30
 8006cc0:	9704      	str	r7, [sp, #16]
 8006cc2:	2700      	movs	r7, #0
 8006cc4:	0031      	movs	r1, r6
 8006cc6:	9803      	ldr	r0, [sp, #12]
 8006cc8:	f000 fccc 	bl	8007664 <_Bfree>
 8006ccc:	9b04      	ldr	r3, [sp, #16]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d100      	bne.n	8006cd4 <_dtoa_r+0x4e4>
 8006cd2:	e0bb      	b.n	8006e4c <_dtoa_r+0x65c>
 8006cd4:	2f00      	cmp	r7, #0
 8006cd6:	d005      	beq.n	8006ce4 <_dtoa_r+0x4f4>
 8006cd8:	429f      	cmp	r7, r3
 8006cda:	d003      	beq.n	8006ce4 <_dtoa_r+0x4f4>
 8006cdc:	0039      	movs	r1, r7
 8006cde:	9803      	ldr	r0, [sp, #12]
 8006ce0:	f000 fcc0 	bl	8007664 <_Bfree>
 8006ce4:	9904      	ldr	r1, [sp, #16]
 8006ce6:	9803      	ldr	r0, [sp, #12]
 8006ce8:	f000 fcbc 	bl	8007664 <_Bfree>
 8006cec:	e0ae      	b.n	8006e4c <_dtoa_r+0x65c>
 8006cee:	423d      	tst	r5, r7
 8006cf0:	d005      	beq.n	8006cfe <_dtoa_r+0x50e>
 8006cf2:	6832      	ldr	r2, [r6, #0]
 8006cf4:	6873      	ldr	r3, [r6, #4]
 8006cf6:	f7fa ff79 	bl	8001bec <__aeabi_dmul>
 8006cfa:	003b      	movs	r3, r7
 8006cfc:	3401      	adds	r4, #1
 8006cfe:	106d      	asrs	r5, r5, #1
 8006d00:	3608      	adds	r6, #8
 8006d02:	e75b      	b.n	8006bbc <_dtoa_r+0x3cc>
 8006d04:	9b04      	ldr	r3, [sp, #16]
 8006d06:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d0a:	e77f      	b.n	8006c0c <_dtoa_r+0x41c>
 8006d0c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d0e:	4b7a      	ldr	r3, [pc, #488]	@ (8006ef8 <_dtoa_r+0x708>)
 8006d10:	3a01      	subs	r2, #1
 8006d12:	00d2      	lsls	r2, r2, #3
 8006d14:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8006d16:	189b      	adds	r3, r3, r2
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	2900      	cmp	r1, #0
 8006d1e:	d04c      	beq.n	8006dba <_dtoa_r+0x5ca>
 8006d20:	2000      	movs	r0, #0
 8006d22:	497c      	ldr	r1, [pc, #496]	@ (8006f14 <_dtoa_r+0x724>)
 8006d24:	f7fa fb28 	bl	8001378 <__aeabi_ddiv>
 8006d28:	0032      	movs	r2, r6
 8006d2a:	003b      	movs	r3, r7
 8006d2c:	f7fb fa44 	bl	80021b8 <__aeabi_dsub>
 8006d30:	9a08      	ldr	r2, [sp, #32]
 8006d32:	0006      	movs	r6, r0
 8006d34:	4694      	mov	ip, r2
 8006d36:	000f      	movs	r7, r1
 8006d38:	9b08      	ldr	r3, [sp, #32]
 8006d3a:	9316      	str	r3, [sp, #88]	@ 0x58
 8006d3c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006d3e:	4463      	add	r3, ip
 8006d40:	9311      	str	r3, [sp, #68]	@ 0x44
 8006d42:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006d44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d46:	f7fb fe63 	bl	8002a10 <__aeabi_d2iz>
 8006d4a:	0005      	movs	r5, r0
 8006d4c:	f7fb fe9c 	bl	8002a88 <__aeabi_i2d>
 8006d50:	0002      	movs	r2, r0
 8006d52:	000b      	movs	r3, r1
 8006d54:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006d56:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d58:	f7fb fa2e 	bl	80021b8 <__aeabi_dsub>
 8006d5c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006d5e:	3530      	adds	r5, #48	@ 0x30
 8006d60:	1c5c      	adds	r4, r3, #1
 8006d62:	701d      	strb	r5, [r3, #0]
 8006d64:	0032      	movs	r2, r6
 8006d66:	003b      	movs	r3, r7
 8006d68:	900a      	str	r0, [sp, #40]	@ 0x28
 8006d6a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006d6c:	f7f9 fb74 	bl	8000458 <__aeabi_dcmplt>
 8006d70:	2800      	cmp	r0, #0
 8006d72:	d16b      	bne.n	8006e4c <_dtoa_r+0x65c>
 8006d74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d78:	2000      	movs	r0, #0
 8006d7a:	4961      	ldr	r1, [pc, #388]	@ (8006f00 <_dtoa_r+0x710>)
 8006d7c:	f7fb fa1c 	bl	80021b8 <__aeabi_dsub>
 8006d80:	0032      	movs	r2, r6
 8006d82:	003b      	movs	r3, r7
 8006d84:	f7f9 fb68 	bl	8000458 <__aeabi_dcmplt>
 8006d88:	2800      	cmp	r0, #0
 8006d8a:	d000      	beq.n	8006d8e <_dtoa_r+0x59e>
 8006d8c:	e0c6      	b.n	8006f1c <_dtoa_r+0x72c>
 8006d8e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006d90:	42a3      	cmp	r3, r4
 8006d92:	d100      	bne.n	8006d96 <_dtoa_r+0x5a6>
 8006d94:	e765      	b.n	8006c62 <_dtoa_r+0x472>
 8006d96:	2200      	movs	r2, #0
 8006d98:	0030      	movs	r0, r6
 8006d9a:	0039      	movs	r1, r7
 8006d9c:	4b59      	ldr	r3, [pc, #356]	@ (8006f04 <_dtoa_r+0x714>)
 8006d9e:	f7fa ff25 	bl	8001bec <__aeabi_dmul>
 8006da2:	2200      	movs	r2, #0
 8006da4:	0006      	movs	r6, r0
 8006da6:	000f      	movs	r7, r1
 8006da8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006daa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006dac:	4b55      	ldr	r3, [pc, #340]	@ (8006f04 <_dtoa_r+0x714>)
 8006dae:	f7fa ff1d 	bl	8001bec <__aeabi_dmul>
 8006db2:	9416      	str	r4, [sp, #88]	@ 0x58
 8006db4:	900a      	str	r0, [sp, #40]	@ 0x28
 8006db6:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006db8:	e7c3      	b.n	8006d42 <_dtoa_r+0x552>
 8006dba:	0030      	movs	r0, r6
 8006dbc:	0039      	movs	r1, r7
 8006dbe:	f7fa ff15 	bl	8001bec <__aeabi_dmul>
 8006dc2:	9d08      	ldr	r5, [sp, #32]
 8006dc4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006dc6:	002b      	movs	r3, r5
 8006dc8:	4694      	mov	ip, r2
 8006dca:	9016      	str	r0, [sp, #88]	@ 0x58
 8006dcc:	9117      	str	r1, [sp, #92]	@ 0x5c
 8006dce:	4463      	add	r3, ip
 8006dd0:	9319      	str	r3, [sp, #100]	@ 0x64
 8006dd2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006dd4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006dd6:	f7fb fe1b 	bl	8002a10 <__aeabi_d2iz>
 8006dda:	0004      	movs	r4, r0
 8006ddc:	f7fb fe54 	bl	8002a88 <__aeabi_i2d>
 8006de0:	000b      	movs	r3, r1
 8006de2:	0002      	movs	r2, r0
 8006de4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006de6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006de8:	f7fb f9e6 	bl	80021b8 <__aeabi_dsub>
 8006dec:	3430      	adds	r4, #48	@ 0x30
 8006dee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006df0:	702c      	strb	r4, [r5, #0]
 8006df2:	3501      	adds	r5, #1
 8006df4:	0006      	movs	r6, r0
 8006df6:	000f      	movs	r7, r1
 8006df8:	42ab      	cmp	r3, r5
 8006dfa:	d12a      	bne.n	8006e52 <_dtoa_r+0x662>
 8006dfc:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8006dfe:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8006e00:	9b08      	ldr	r3, [sp, #32]
 8006e02:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8006e04:	469c      	mov	ip, r3
 8006e06:	2200      	movs	r2, #0
 8006e08:	4b42      	ldr	r3, [pc, #264]	@ (8006f14 <_dtoa_r+0x724>)
 8006e0a:	4464      	add	r4, ip
 8006e0c:	f7f9 feee 	bl	8000bec <__aeabi_dadd>
 8006e10:	0002      	movs	r2, r0
 8006e12:	000b      	movs	r3, r1
 8006e14:	0030      	movs	r0, r6
 8006e16:	0039      	movs	r1, r7
 8006e18:	f7f9 fb32 	bl	8000480 <__aeabi_dcmpgt>
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	d000      	beq.n	8006e22 <_dtoa_r+0x632>
 8006e20:	e07c      	b.n	8006f1c <_dtoa_r+0x72c>
 8006e22:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006e24:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006e26:	2000      	movs	r0, #0
 8006e28:	493a      	ldr	r1, [pc, #232]	@ (8006f14 <_dtoa_r+0x724>)
 8006e2a:	f7fb f9c5 	bl	80021b8 <__aeabi_dsub>
 8006e2e:	0002      	movs	r2, r0
 8006e30:	000b      	movs	r3, r1
 8006e32:	0030      	movs	r0, r6
 8006e34:	0039      	movs	r1, r7
 8006e36:	f7f9 fb0f 	bl	8000458 <__aeabi_dcmplt>
 8006e3a:	2800      	cmp	r0, #0
 8006e3c:	d100      	bne.n	8006e40 <_dtoa_r+0x650>
 8006e3e:	e710      	b.n	8006c62 <_dtoa_r+0x472>
 8006e40:	0023      	movs	r3, r4
 8006e42:	3c01      	subs	r4, #1
 8006e44:	7822      	ldrb	r2, [r4, #0]
 8006e46:	2a30      	cmp	r2, #48	@ 0x30
 8006e48:	d0fa      	beq.n	8006e40 <_dtoa_r+0x650>
 8006e4a:	001c      	movs	r4, r3
 8006e4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e4e:	9304      	str	r3, [sp, #16]
 8006e50:	e042      	b.n	8006ed8 <_dtoa_r+0x6e8>
 8006e52:	2200      	movs	r2, #0
 8006e54:	4b2b      	ldr	r3, [pc, #172]	@ (8006f04 <_dtoa_r+0x714>)
 8006e56:	f7fa fec9 	bl	8001bec <__aeabi_dmul>
 8006e5a:	900a      	str	r0, [sp, #40]	@ 0x28
 8006e5c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006e5e:	e7b8      	b.n	8006dd2 <_dtoa_r+0x5e2>
 8006e60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e62:	9d08      	ldr	r5, [sp, #32]
 8006e64:	3b01      	subs	r3, #1
 8006e66:	195b      	adds	r3, r3, r5
 8006e68:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006e6a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006e6c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e6e:	9a06      	ldr	r2, [sp, #24]
 8006e70:	9b07      	ldr	r3, [sp, #28]
 8006e72:	0030      	movs	r0, r6
 8006e74:	0039      	movs	r1, r7
 8006e76:	f7fa fa7f 	bl	8001378 <__aeabi_ddiv>
 8006e7a:	f7fb fdc9 	bl	8002a10 <__aeabi_d2iz>
 8006e7e:	9009      	str	r0, [sp, #36]	@ 0x24
 8006e80:	f7fb fe02 	bl	8002a88 <__aeabi_i2d>
 8006e84:	9a06      	ldr	r2, [sp, #24]
 8006e86:	9b07      	ldr	r3, [sp, #28]
 8006e88:	f7fa feb0 	bl	8001bec <__aeabi_dmul>
 8006e8c:	0002      	movs	r2, r0
 8006e8e:	000b      	movs	r3, r1
 8006e90:	0030      	movs	r0, r6
 8006e92:	0039      	movs	r1, r7
 8006e94:	f7fb f990 	bl	80021b8 <__aeabi_dsub>
 8006e98:	002b      	movs	r3, r5
 8006e9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e9c:	3501      	adds	r5, #1
 8006e9e:	3230      	adds	r2, #48	@ 0x30
 8006ea0:	701a      	strb	r2, [r3, #0]
 8006ea2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ea4:	002c      	movs	r4, r5
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	d14b      	bne.n	8006f42 <_dtoa_r+0x752>
 8006eaa:	0002      	movs	r2, r0
 8006eac:	000b      	movs	r3, r1
 8006eae:	f7f9 fe9d 	bl	8000bec <__aeabi_dadd>
 8006eb2:	9a06      	ldr	r2, [sp, #24]
 8006eb4:	9b07      	ldr	r3, [sp, #28]
 8006eb6:	0006      	movs	r6, r0
 8006eb8:	000f      	movs	r7, r1
 8006eba:	f7f9 fae1 	bl	8000480 <__aeabi_dcmpgt>
 8006ebe:	2800      	cmp	r0, #0
 8006ec0:	d12a      	bne.n	8006f18 <_dtoa_r+0x728>
 8006ec2:	9a06      	ldr	r2, [sp, #24]
 8006ec4:	9b07      	ldr	r3, [sp, #28]
 8006ec6:	0030      	movs	r0, r6
 8006ec8:	0039      	movs	r1, r7
 8006eca:	f7f9 fabf 	bl	800044c <__aeabi_dcmpeq>
 8006ece:	2800      	cmp	r0, #0
 8006ed0:	d002      	beq.n	8006ed8 <_dtoa_r+0x6e8>
 8006ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ed4:	07dd      	lsls	r5, r3, #31
 8006ed6:	d41f      	bmi.n	8006f18 <_dtoa_r+0x728>
 8006ed8:	9905      	ldr	r1, [sp, #20]
 8006eda:	9803      	ldr	r0, [sp, #12]
 8006edc:	f000 fbc2 	bl	8007664 <_Bfree>
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	7023      	strb	r3, [r4, #0]
 8006ee4:	9b04      	ldr	r3, [sp, #16]
 8006ee6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006ee8:	3301      	adds	r3, #1
 8006eea:	6013      	str	r3, [r2, #0]
 8006eec:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d100      	bne.n	8006ef4 <_dtoa_r+0x704>
 8006ef2:	e4c7      	b.n	8006884 <_dtoa_r+0x94>
 8006ef4:	601c      	str	r4, [r3, #0]
 8006ef6:	e4c5      	b.n	8006884 <_dtoa_r+0x94>
 8006ef8:	08008b88 	.word	0x08008b88
 8006efc:	08008b60 	.word	0x08008b60
 8006f00:	3ff00000 	.word	0x3ff00000
 8006f04:	40240000 	.word	0x40240000
 8006f08:	401c0000 	.word	0x401c0000
 8006f0c:	fcc00000 	.word	0xfcc00000
 8006f10:	40140000 	.word	0x40140000
 8006f14:	3fe00000 	.word	0x3fe00000
 8006f18:	9b04      	ldr	r3, [sp, #16]
 8006f1a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006f1c:	0023      	movs	r3, r4
 8006f1e:	001c      	movs	r4, r3
 8006f20:	3b01      	subs	r3, #1
 8006f22:	781a      	ldrb	r2, [r3, #0]
 8006f24:	2a39      	cmp	r2, #57	@ 0x39
 8006f26:	d108      	bne.n	8006f3a <_dtoa_r+0x74a>
 8006f28:	9a08      	ldr	r2, [sp, #32]
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d1f7      	bne.n	8006f1e <_dtoa_r+0x72e>
 8006f2e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006f30:	9908      	ldr	r1, [sp, #32]
 8006f32:	3201      	adds	r2, #1
 8006f34:	920c      	str	r2, [sp, #48]	@ 0x30
 8006f36:	2230      	movs	r2, #48	@ 0x30
 8006f38:	700a      	strb	r2, [r1, #0]
 8006f3a:	781a      	ldrb	r2, [r3, #0]
 8006f3c:	3201      	adds	r2, #1
 8006f3e:	701a      	strb	r2, [r3, #0]
 8006f40:	e784      	b.n	8006e4c <_dtoa_r+0x65c>
 8006f42:	2200      	movs	r2, #0
 8006f44:	4bc6      	ldr	r3, [pc, #792]	@ (8007260 <_dtoa_r+0xa70>)
 8006f46:	f7fa fe51 	bl	8001bec <__aeabi_dmul>
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	0006      	movs	r6, r0
 8006f50:	000f      	movs	r7, r1
 8006f52:	f7f9 fa7b 	bl	800044c <__aeabi_dcmpeq>
 8006f56:	2800      	cmp	r0, #0
 8006f58:	d089      	beq.n	8006e6e <_dtoa_r+0x67e>
 8006f5a:	e7bd      	b.n	8006ed8 <_dtoa_r+0x6e8>
 8006f5c:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8006f5e:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8006f60:	9c06      	ldr	r4, [sp, #24]
 8006f62:	2f00      	cmp	r7, #0
 8006f64:	d014      	beq.n	8006f90 <_dtoa_r+0x7a0>
 8006f66:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006f68:	2a01      	cmp	r2, #1
 8006f6a:	dd00      	ble.n	8006f6e <_dtoa_r+0x77e>
 8006f6c:	e0e4      	b.n	8007138 <_dtoa_r+0x948>
 8006f6e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8006f70:	2a00      	cmp	r2, #0
 8006f72:	d100      	bne.n	8006f76 <_dtoa_r+0x786>
 8006f74:	e0da      	b.n	800712c <_dtoa_r+0x93c>
 8006f76:	4abb      	ldr	r2, [pc, #748]	@ (8007264 <_dtoa_r+0xa74>)
 8006f78:	189b      	adds	r3, r3, r2
 8006f7a:	9a06      	ldr	r2, [sp, #24]
 8006f7c:	2101      	movs	r1, #1
 8006f7e:	18d2      	adds	r2, r2, r3
 8006f80:	9206      	str	r2, [sp, #24]
 8006f82:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f84:	9803      	ldr	r0, [sp, #12]
 8006f86:	18d3      	adds	r3, r2, r3
 8006f88:	930d      	str	r3, [sp, #52]	@ 0x34
 8006f8a:	f000 fc23 	bl	80077d4 <__i2b>
 8006f8e:	0007      	movs	r7, r0
 8006f90:	2c00      	cmp	r4, #0
 8006f92:	d00e      	beq.n	8006fb2 <_dtoa_r+0x7c2>
 8006f94:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	dd0b      	ble.n	8006fb2 <_dtoa_r+0x7c2>
 8006f9a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f9c:	0023      	movs	r3, r4
 8006f9e:	4294      	cmp	r4, r2
 8006fa0:	dd00      	ble.n	8006fa4 <_dtoa_r+0x7b4>
 8006fa2:	0013      	movs	r3, r2
 8006fa4:	9a06      	ldr	r2, [sp, #24]
 8006fa6:	1ae4      	subs	r4, r4, r3
 8006fa8:	1ad2      	subs	r2, r2, r3
 8006faa:	9206      	str	r2, [sp, #24]
 8006fac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006fae:	1ad3      	subs	r3, r2, r3
 8006fb0:	930d      	str	r3, [sp, #52]	@ 0x34
 8006fb2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d021      	beq.n	8006ffc <_dtoa_r+0x80c>
 8006fb8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d100      	bne.n	8006fc0 <_dtoa_r+0x7d0>
 8006fbe:	e0d3      	b.n	8007168 <_dtoa_r+0x978>
 8006fc0:	9e05      	ldr	r6, [sp, #20]
 8006fc2:	2d00      	cmp	r5, #0
 8006fc4:	d014      	beq.n	8006ff0 <_dtoa_r+0x800>
 8006fc6:	0039      	movs	r1, r7
 8006fc8:	002a      	movs	r2, r5
 8006fca:	9803      	ldr	r0, [sp, #12]
 8006fcc:	f000 fcc4 	bl	8007958 <__pow5mult>
 8006fd0:	9a05      	ldr	r2, [sp, #20]
 8006fd2:	0001      	movs	r1, r0
 8006fd4:	0007      	movs	r7, r0
 8006fd6:	9803      	ldr	r0, [sp, #12]
 8006fd8:	f000 fc14 	bl	8007804 <__multiply>
 8006fdc:	0006      	movs	r6, r0
 8006fde:	9905      	ldr	r1, [sp, #20]
 8006fe0:	9803      	ldr	r0, [sp, #12]
 8006fe2:	f000 fb3f 	bl	8007664 <_Bfree>
 8006fe6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fe8:	9605      	str	r6, [sp, #20]
 8006fea:	1b5b      	subs	r3, r3, r5
 8006fec:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006fee:	d005      	beq.n	8006ffc <_dtoa_r+0x80c>
 8006ff0:	0031      	movs	r1, r6
 8006ff2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006ff4:	9803      	ldr	r0, [sp, #12]
 8006ff6:	f000 fcaf 	bl	8007958 <__pow5mult>
 8006ffa:	9005      	str	r0, [sp, #20]
 8006ffc:	2101      	movs	r1, #1
 8006ffe:	9803      	ldr	r0, [sp, #12]
 8007000:	f000 fbe8 	bl	80077d4 <__i2b>
 8007004:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007006:	0006      	movs	r6, r0
 8007008:	2b00      	cmp	r3, #0
 800700a:	d100      	bne.n	800700e <_dtoa_r+0x81e>
 800700c:	e1bc      	b.n	8007388 <_dtoa_r+0xb98>
 800700e:	001a      	movs	r2, r3
 8007010:	0001      	movs	r1, r0
 8007012:	9803      	ldr	r0, [sp, #12]
 8007014:	f000 fca0 	bl	8007958 <__pow5mult>
 8007018:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800701a:	0006      	movs	r6, r0
 800701c:	2500      	movs	r5, #0
 800701e:	2b01      	cmp	r3, #1
 8007020:	dc16      	bgt.n	8007050 <_dtoa_r+0x860>
 8007022:	2500      	movs	r5, #0
 8007024:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007026:	42ab      	cmp	r3, r5
 8007028:	d10e      	bne.n	8007048 <_dtoa_r+0x858>
 800702a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800702c:	031b      	lsls	r3, r3, #12
 800702e:	42ab      	cmp	r3, r5
 8007030:	d10a      	bne.n	8007048 <_dtoa_r+0x858>
 8007032:	4b8d      	ldr	r3, [pc, #564]	@ (8007268 <_dtoa_r+0xa78>)
 8007034:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007036:	4213      	tst	r3, r2
 8007038:	d006      	beq.n	8007048 <_dtoa_r+0x858>
 800703a:	9b06      	ldr	r3, [sp, #24]
 800703c:	3501      	adds	r5, #1
 800703e:	3301      	adds	r3, #1
 8007040:	9306      	str	r3, [sp, #24]
 8007042:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007044:	3301      	adds	r3, #1
 8007046:	930d      	str	r3, [sp, #52]	@ 0x34
 8007048:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800704a:	2001      	movs	r0, #1
 800704c:	2b00      	cmp	r3, #0
 800704e:	d008      	beq.n	8007062 <_dtoa_r+0x872>
 8007050:	6933      	ldr	r3, [r6, #16]
 8007052:	3303      	adds	r3, #3
 8007054:	009b      	lsls	r3, r3, #2
 8007056:	18f3      	adds	r3, r6, r3
 8007058:	6858      	ldr	r0, [r3, #4]
 800705a:	f000 fb6b 	bl	8007734 <__hi0bits>
 800705e:	2320      	movs	r3, #32
 8007060:	1a18      	subs	r0, r3, r0
 8007062:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007064:	1818      	adds	r0, r3, r0
 8007066:	0002      	movs	r2, r0
 8007068:	231f      	movs	r3, #31
 800706a:	401a      	ands	r2, r3
 800706c:	4218      	tst	r0, r3
 800706e:	d100      	bne.n	8007072 <_dtoa_r+0x882>
 8007070:	e081      	b.n	8007176 <_dtoa_r+0x986>
 8007072:	3301      	adds	r3, #1
 8007074:	1a9b      	subs	r3, r3, r2
 8007076:	2b04      	cmp	r3, #4
 8007078:	dd79      	ble.n	800716e <_dtoa_r+0x97e>
 800707a:	231c      	movs	r3, #28
 800707c:	1a9b      	subs	r3, r3, r2
 800707e:	9a06      	ldr	r2, [sp, #24]
 8007080:	18e4      	adds	r4, r4, r3
 8007082:	18d2      	adds	r2, r2, r3
 8007084:	9206      	str	r2, [sp, #24]
 8007086:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007088:	18d3      	adds	r3, r2, r3
 800708a:	930d      	str	r3, [sp, #52]	@ 0x34
 800708c:	9b06      	ldr	r3, [sp, #24]
 800708e:	2b00      	cmp	r3, #0
 8007090:	dd05      	ble.n	800709e <_dtoa_r+0x8ae>
 8007092:	001a      	movs	r2, r3
 8007094:	9905      	ldr	r1, [sp, #20]
 8007096:	9803      	ldr	r0, [sp, #12]
 8007098:	f000 fcba 	bl	8007a10 <__lshift>
 800709c:	9005      	str	r0, [sp, #20]
 800709e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	dd05      	ble.n	80070b0 <_dtoa_r+0x8c0>
 80070a4:	0031      	movs	r1, r6
 80070a6:	001a      	movs	r2, r3
 80070a8:	9803      	ldr	r0, [sp, #12]
 80070aa:	f000 fcb1 	bl	8007a10 <__lshift>
 80070ae:	0006      	movs	r6, r0
 80070b0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d061      	beq.n	800717a <_dtoa_r+0x98a>
 80070b6:	0031      	movs	r1, r6
 80070b8:	9805      	ldr	r0, [sp, #20]
 80070ba:	f000 fd15 	bl	8007ae8 <__mcmp>
 80070be:	2800      	cmp	r0, #0
 80070c0:	da5b      	bge.n	800717a <_dtoa_r+0x98a>
 80070c2:	9b04      	ldr	r3, [sp, #16]
 80070c4:	220a      	movs	r2, #10
 80070c6:	3b01      	subs	r3, #1
 80070c8:	930c      	str	r3, [sp, #48]	@ 0x30
 80070ca:	9905      	ldr	r1, [sp, #20]
 80070cc:	2300      	movs	r3, #0
 80070ce:	9803      	ldr	r0, [sp, #12]
 80070d0:	f000 faec 	bl	80076ac <__multadd>
 80070d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80070d6:	9005      	str	r0, [sp, #20]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d100      	bne.n	80070de <_dtoa_r+0x8ee>
 80070dc:	e15b      	b.n	8007396 <_dtoa_r+0xba6>
 80070de:	2300      	movs	r3, #0
 80070e0:	0039      	movs	r1, r7
 80070e2:	220a      	movs	r2, #10
 80070e4:	9803      	ldr	r0, [sp, #12]
 80070e6:	f000 fae1 	bl	80076ac <__multadd>
 80070ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070ec:	0007      	movs	r7, r0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	dc4d      	bgt.n	800718e <_dtoa_r+0x99e>
 80070f2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80070f4:	2b02      	cmp	r3, #2
 80070f6:	dd46      	ble.n	8007186 <_dtoa_r+0x996>
 80070f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d000      	beq.n	8007100 <_dtoa_r+0x910>
 80070fe:	e5db      	b.n	8006cb8 <_dtoa_r+0x4c8>
 8007100:	0031      	movs	r1, r6
 8007102:	2205      	movs	r2, #5
 8007104:	9803      	ldr	r0, [sp, #12]
 8007106:	f000 fad1 	bl	80076ac <__multadd>
 800710a:	0006      	movs	r6, r0
 800710c:	0001      	movs	r1, r0
 800710e:	9805      	ldr	r0, [sp, #20]
 8007110:	f000 fcea 	bl	8007ae8 <__mcmp>
 8007114:	2800      	cmp	r0, #0
 8007116:	dc00      	bgt.n	800711a <_dtoa_r+0x92a>
 8007118:	e5ce      	b.n	8006cb8 <_dtoa_r+0x4c8>
 800711a:	9b08      	ldr	r3, [sp, #32]
 800711c:	9a08      	ldr	r2, [sp, #32]
 800711e:	1c5c      	adds	r4, r3, #1
 8007120:	2331      	movs	r3, #49	@ 0x31
 8007122:	7013      	strb	r3, [r2, #0]
 8007124:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007126:	3301      	adds	r3, #1
 8007128:	930c      	str	r3, [sp, #48]	@ 0x30
 800712a:	e5c9      	b.n	8006cc0 <_dtoa_r+0x4d0>
 800712c:	2336      	movs	r3, #54	@ 0x36
 800712e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007130:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8007132:	1a9b      	subs	r3, r3, r2
 8007134:	9c06      	ldr	r4, [sp, #24]
 8007136:	e720      	b.n	8006f7a <_dtoa_r+0x78a>
 8007138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800713a:	1e5d      	subs	r5, r3, #1
 800713c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800713e:	42ab      	cmp	r3, r5
 8007140:	db08      	blt.n	8007154 <_dtoa_r+0x964>
 8007142:	1b5d      	subs	r5, r3, r5
 8007144:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007146:	2b00      	cmp	r3, #0
 8007148:	daf4      	bge.n	8007134 <_dtoa_r+0x944>
 800714a:	9b06      	ldr	r3, [sp, #24]
 800714c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800714e:	1a9c      	subs	r4, r3, r2
 8007150:	2300      	movs	r3, #0
 8007152:	e712      	b.n	8006f7a <_dtoa_r+0x78a>
 8007154:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007156:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007158:	1aeb      	subs	r3, r5, r3
 800715a:	18d3      	adds	r3, r2, r3
 800715c:	9314      	str	r3, [sp, #80]	@ 0x50
 800715e:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007160:	9c06      	ldr	r4, [sp, #24]
 8007162:	2500      	movs	r5, #0
 8007164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007166:	e708      	b.n	8006f7a <_dtoa_r+0x78a>
 8007168:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800716a:	9905      	ldr	r1, [sp, #20]
 800716c:	e742      	b.n	8006ff4 <_dtoa_r+0x804>
 800716e:	2b04      	cmp	r3, #4
 8007170:	d08c      	beq.n	800708c <_dtoa_r+0x89c>
 8007172:	331c      	adds	r3, #28
 8007174:	e783      	b.n	800707e <_dtoa_r+0x88e>
 8007176:	0013      	movs	r3, r2
 8007178:	e7fb      	b.n	8007172 <_dtoa_r+0x982>
 800717a:	9b04      	ldr	r3, [sp, #16]
 800717c:	930c      	str	r3, [sp, #48]	@ 0x30
 800717e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007180:	930e      	str	r3, [sp, #56]	@ 0x38
 8007182:	2b00      	cmp	r3, #0
 8007184:	ddb5      	ble.n	80070f2 <_dtoa_r+0x902>
 8007186:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007188:	2b00      	cmp	r3, #0
 800718a:	d100      	bne.n	800718e <_dtoa_r+0x99e>
 800718c:	e107      	b.n	800739e <_dtoa_r+0xbae>
 800718e:	2c00      	cmp	r4, #0
 8007190:	dd05      	ble.n	800719e <_dtoa_r+0x9ae>
 8007192:	0039      	movs	r1, r7
 8007194:	0022      	movs	r2, r4
 8007196:	9803      	ldr	r0, [sp, #12]
 8007198:	f000 fc3a 	bl	8007a10 <__lshift>
 800719c:	0007      	movs	r7, r0
 800719e:	9704      	str	r7, [sp, #16]
 80071a0:	2d00      	cmp	r5, #0
 80071a2:	d020      	beq.n	80071e6 <_dtoa_r+0x9f6>
 80071a4:	6879      	ldr	r1, [r7, #4]
 80071a6:	9803      	ldr	r0, [sp, #12]
 80071a8:	f000 fa18 	bl	80075dc <_Balloc>
 80071ac:	1e04      	subs	r4, r0, #0
 80071ae:	d10c      	bne.n	80071ca <_dtoa_r+0x9da>
 80071b0:	0022      	movs	r2, r4
 80071b2:	4b2e      	ldr	r3, [pc, #184]	@ (800726c <_dtoa_r+0xa7c>)
 80071b4:	482e      	ldr	r0, [pc, #184]	@ (8007270 <_dtoa_r+0xa80>)
 80071b6:	492f      	ldr	r1, [pc, #188]	@ (8007274 <_dtoa_r+0xa84>)
 80071b8:	f7ff fb2f 	bl	800681a <_dtoa_r+0x2a>
 80071bc:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 80071be:	0037      	movs	r7, r6
 80071c0:	e7ab      	b.n	800711a <_dtoa_r+0x92a>
 80071c2:	9b04      	ldr	r3, [sp, #16]
 80071c4:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80071c6:	930c      	str	r3, [sp, #48]	@ 0x30
 80071c8:	e7f9      	b.n	80071be <_dtoa_r+0x9ce>
 80071ca:	0039      	movs	r1, r7
 80071cc:	693a      	ldr	r2, [r7, #16]
 80071ce:	310c      	adds	r1, #12
 80071d0:	3202      	adds	r2, #2
 80071d2:	0092      	lsls	r2, r2, #2
 80071d4:	300c      	adds	r0, #12
 80071d6:	f000 ffd1 	bl	800817c <memcpy>
 80071da:	2201      	movs	r2, #1
 80071dc:	0021      	movs	r1, r4
 80071de:	9803      	ldr	r0, [sp, #12]
 80071e0:	f000 fc16 	bl	8007a10 <__lshift>
 80071e4:	9004      	str	r0, [sp, #16]
 80071e6:	9b08      	ldr	r3, [sp, #32]
 80071e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80071ea:	9306      	str	r3, [sp, #24]
 80071ec:	3b01      	subs	r3, #1
 80071ee:	189b      	adds	r3, r3, r2
 80071f0:	2201      	movs	r2, #1
 80071f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80071f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071f6:	4013      	ands	r3, r2
 80071f8:	930e      	str	r3, [sp, #56]	@ 0x38
 80071fa:	0031      	movs	r1, r6
 80071fc:	9805      	ldr	r0, [sp, #20]
 80071fe:	f7ff fa71 	bl	80066e4 <quorem>
 8007202:	0039      	movs	r1, r7
 8007204:	0005      	movs	r5, r0
 8007206:	900a      	str	r0, [sp, #40]	@ 0x28
 8007208:	9805      	ldr	r0, [sp, #20]
 800720a:	f000 fc6d 	bl	8007ae8 <__mcmp>
 800720e:	9a04      	ldr	r2, [sp, #16]
 8007210:	900d      	str	r0, [sp, #52]	@ 0x34
 8007212:	0031      	movs	r1, r6
 8007214:	9803      	ldr	r0, [sp, #12]
 8007216:	f000 fc83 	bl	8007b20 <__mdiff>
 800721a:	2201      	movs	r2, #1
 800721c:	68c3      	ldr	r3, [r0, #12]
 800721e:	0004      	movs	r4, r0
 8007220:	3530      	adds	r5, #48	@ 0x30
 8007222:	9209      	str	r2, [sp, #36]	@ 0x24
 8007224:	2b00      	cmp	r3, #0
 8007226:	d104      	bne.n	8007232 <_dtoa_r+0xa42>
 8007228:	0001      	movs	r1, r0
 800722a:	9805      	ldr	r0, [sp, #20]
 800722c:	f000 fc5c 	bl	8007ae8 <__mcmp>
 8007230:	9009      	str	r0, [sp, #36]	@ 0x24
 8007232:	0021      	movs	r1, r4
 8007234:	9803      	ldr	r0, [sp, #12]
 8007236:	f000 fa15 	bl	8007664 <_Bfree>
 800723a:	9b06      	ldr	r3, [sp, #24]
 800723c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800723e:	1c5c      	adds	r4, r3, #1
 8007240:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007242:	4313      	orrs	r3, r2
 8007244:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007246:	4313      	orrs	r3, r2
 8007248:	d116      	bne.n	8007278 <_dtoa_r+0xa88>
 800724a:	2d39      	cmp	r5, #57	@ 0x39
 800724c:	d02f      	beq.n	80072ae <_dtoa_r+0xabe>
 800724e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007250:	2b00      	cmp	r3, #0
 8007252:	dd01      	ble.n	8007258 <_dtoa_r+0xa68>
 8007254:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8007256:	3531      	adds	r5, #49	@ 0x31
 8007258:	9b06      	ldr	r3, [sp, #24]
 800725a:	701d      	strb	r5, [r3, #0]
 800725c:	e532      	b.n	8006cc4 <_dtoa_r+0x4d4>
 800725e:	46c0      	nop			@ (mov r8, r8)
 8007260:	40240000 	.word	0x40240000
 8007264:	00000433 	.word	0x00000433
 8007268:	7ff00000 	.word	0x7ff00000
 800726c:	08008a8c 	.word	0x08008a8c
 8007270:	08008a34 	.word	0x08008a34
 8007274:	000002ef 	.word	0x000002ef
 8007278:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800727a:	2b00      	cmp	r3, #0
 800727c:	db04      	blt.n	8007288 <_dtoa_r+0xa98>
 800727e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007280:	4313      	orrs	r3, r2
 8007282:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007284:	4313      	orrs	r3, r2
 8007286:	d11e      	bne.n	80072c6 <_dtoa_r+0xad6>
 8007288:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800728a:	2b00      	cmp	r3, #0
 800728c:	dde4      	ble.n	8007258 <_dtoa_r+0xa68>
 800728e:	9905      	ldr	r1, [sp, #20]
 8007290:	2201      	movs	r2, #1
 8007292:	9803      	ldr	r0, [sp, #12]
 8007294:	f000 fbbc 	bl	8007a10 <__lshift>
 8007298:	0031      	movs	r1, r6
 800729a:	9005      	str	r0, [sp, #20]
 800729c:	f000 fc24 	bl	8007ae8 <__mcmp>
 80072a0:	2800      	cmp	r0, #0
 80072a2:	dc02      	bgt.n	80072aa <_dtoa_r+0xaba>
 80072a4:	d1d8      	bne.n	8007258 <_dtoa_r+0xa68>
 80072a6:	07eb      	lsls	r3, r5, #31
 80072a8:	d5d6      	bpl.n	8007258 <_dtoa_r+0xa68>
 80072aa:	2d39      	cmp	r5, #57	@ 0x39
 80072ac:	d1d2      	bne.n	8007254 <_dtoa_r+0xa64>
 80072ae:	2339      	movs	r3, #57	@ 0x39
 80072b0:	9a06      	ldr	r2, [sp, #24]
 80072b2:	7013      	strb	r3, [r2, #0]
 80072b4:	0023      	movs	r3, r4
 80072b6:	001c      	movs	r4, r3
 80072b8:	3b01      	subs	r3, #1
 80072ba:	781a      	ldrb	r2, [r3, #0]
 80072bc:	2a39      	cmp	r2, #57	@ 0x39
 80072be:	d050      	beq.n	8007362 <_dtoa_r+0xb72>
 80072c0:	3201      	adds	r2, #1
 80072c2:	701a      	strb	r2, [r3, #0]
 80072c4:	e4fe      	b.n	8006cc4 <_dtoa_r+0x4d4>
 80072c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	dd03      	ble.n	80072d4 <_dtoa_r+0xae4>
 80072cc:	2d39      	cmp	r5, #57	@ 0x39
 80072ce:	d0ee      	beq.n	80072ae <_dtoa_r+0xabe>
 80072d0:	3501      	adds	r5, #1
 80072d2:	e7c1      	b.n	8007258 <_dtoa_r+0xa68>
 80072d4:	9b06      	ldr	r3, [sp, #24]
 80072d6:	9a06      	ldr	r2, [sp, #24]
 80072d8:	701d      	strb	r5, [r3, #0]
 80072da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072dc:	4293      	cmp	r3, r2
 80072de:	d02b      	beq.n	8007338 <_dtoa_r+0xb48>
 80072e0:	2300      	movs	r3, #0
 80072e2:	220a      	movs	r2, #10
 80072e4:	9905      	ldr	r1, [sp, #20]
 80072e6:	9803      	ldr	r0, [sp, #12]
 80072e8:	f000 f9e0 	bl	80076ac <__multadd>
 80072ec:	9b04      	ldr	r3, [sp, #16]
 80072ee:	9005      	str	r0, [sp, #20]
 80072f0:	429f      	cmp	r7, r3
 80072f2:	d109      	bne.n	8007308 <_dtoa_r+0xb18>
 80072f4:	0039      	movs	r1, r7
 80072f6:	2300      	movs	r3, #0
 80072f8:	220a      	movs	r2, #10
 80072fa:	9803      	ldr	r0, [sp, #12]
 80072fc:	f000 f9d6 	bl	80076ac <__multadd>
 8007300:	0007      	movs	r7, r0
 8007302:	9004      	str	r0, [sp, #16]
 8007304:	9406      	str	r4, [sp, #24]
 8007306:	e778      	b.n	80071fa <_dtoa_r+0xa0a>
 8007308:	0039      	movs	r1, r7
 800730a:	2300      	movs	r3, #0
 800730c:	220a      	movs	r2, #10
 800730e:	9803      	ldr	r0, [sp, #12]
 8007310:	f000 f9cc 	bl	80076ac <__multadd>
 8007314:	2300      	movs	r3, #0
 8007316:	0007      	movs	r7, r0
 8007318:	220a      	movs	r2, #10
 800731a:	9904      	ldr	r1, [sp, #16]
 800731c:	9803      	ldr	r0, [sp, #12]
 800731e:	f000 f9c5 	bl	80076ac <__multadd>
 8007322:	9004      	str	r0, [sp, #16]
 8007324:	e7ee      	b.n	8007304 <_dtoa_r+0xb14>
 8007326:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007328:	2401      	movs	r4, #1
 800732a:	2b00      	cmp	r3, #0
 800732c:	dd00      	ble.n	8007330 <_dtoa_r+0xb40>
 800732e:	001c      	movs	r4, r3
 8007330:	9704      	str	r7, [sp, #16]
 8007332:	2700      	movs	r7, #0
 8007334:	9b08      	ldr	r3, [sp, #32]
 8007336:	191c      	adds	r4, r3, r4
 8007338:	9905      	ldr	r1, [sp, #20]
 800733a:	2201      	movs	r2, #1
 800733c:	9803      	ldr	r0, [sp, #12]
 800733e:	f000 fb67 	bl	8007a10 <__lshift>
 8007342:	0031      	movs	r1, r6
 8007344:	9005      	str	r0, [sp, #20]
 8007346:	f000 fbcf 	bl	8007ae8 <__mcmp>
 800734a:	2800      	cmp	r0, #0
 800734c:	dcb2      	bgt.n	80072b4 <_dtoa_r+0xac4>
 800734e:	d101      	bne.n	8007354 <_dtoa_r+0xb64>
 8007350:	07ed      	lsls	r5, r5, #31
 8007352:	d4af      	bmi.n	80072b4 <_dtoa_r+0xac4>
 8007354:	0023      	movs	r3, r4
 8007356:	001c      	movs	r4, r3
 8007358:	3b01      	subs	r3, #1
 800735a:	781a      	ldrb	r2, [r3, #0]
 800735c:	2a30      	cmp	r2, #48	@ 0x30
 800735e:	d0fa      	beq.n	8007356 <_dtoa_r+0xb66>
 8007360:	e4b0      	b.n	8006cc4 <_dtoa_r+0x4d4>
 8007362:	9a08      	ldr	r2, [sp, #32]
 8007364:	429a      	cmp	r2, r3
 8007366:	d1a6      	bne.n	80072b6 <_dtoa_r+0xac6>
 8007368:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800736a:	3301      	adds	r3, #1
 800736c:	930c      	str	r3, [sp, #48]	@ 0x30
 800736e:	2331      	movs	r3, #49	@ 0x31
 8007370:	7013      	strb	r3, [r2, #0]
 8007372:	e4a7      	b.n	8006cc4 <_dtoa_r+0x4d4>
 8007374:	4b14      	ldr	r3, [pc, #80]	@ (80073c8 <_dtoa_r+0xbd8>)
 8007376:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007378:	9308      	str	r3, [sp, #32]
 800737a:	4b14      	ldr	r3, [pc, #80]	@ (80073cc <_dtoa_r+0xbdc>)
 800737c:	2a00      	cmp	r2, #0
 800737e:	d001      	beq.n	8007384 <_dtoa_r+0xb94>
 8007380:	f7ff fa7e 	bl	8006880 <_dtoa_r+0x90>
 8007384:	f7ff fa7e 	bl	8006884 <_dtoa_r+0x94>
 8007388:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800738a:	2b01      	cmp	r3, #1
 800738c:	dc00      	bgt.n	8007390 <_dtoa_r+0xba0>
 800738e:	e648      	b.n	8007022 <_dtoa_r+0x832>
 8007390:	2001      	movs	r0, #1
 8007392:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8007394:	e665      	b.n	8007062 <_dtoa_r+0x872>
 8007396:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007398:	2b00      	cmp	r3, #0
 800739a:	dc00      	bgt.n	800739e <_dtoa_r+0xbae>
 800739c:	e6a9      	b.n	80070f2 <_dtoa_r+0x902>
 800739e:	2400      	movs	r4, #0
 80073a0:	0031      	movs	r1, r6
 80073a2:	9805      	ldr	r0, [sp, #20]
 80073a4:	f7ff f99e 	bl	80066e4 <quorem>
 80073a8:	9b08      	ldr	r3, [sp, #32]
 80073aa:	3030      	adds	r0, #48	@ 0x30
 80073ac:	5518      	strb	r0, [r3, r4]
 80073ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073b0:	3401      	adds	r4, #1
 80073b2:	0005      	movs	r5, r0
 80073b4:	42a3      	cmp	r3, r4
 80073b6:	ddb6      	ble.n	8007326 <_dtoa_r+0xb36>
 80073b8:	2300      	movs	r3, #0
 80073ba:	220a      	movs	r2, #10
 80073bc:	9905      	ldr	r1, [sp, #20]
 80073be:	9803      	ldr	r0, [sp, #12]
 80073c0:	f000 f974 	bl	80076ac <__multadd>
 80073c4:	9005      	str	r0, [sp, #20]
 80073c6:	e7eb      	b.n	80073a0 <_dtoa_r+0xbb0>
 80073c8:	08008a10 	.word	0x08008a10
 80073cc:	08008a18 	.word	0x08008a18

080073d0 <_free_r>:
 80073d0:	b570      	push	{r4, r5, r6, lr}
 80073d2:	0005      	movs	r5, r0
 80073d4:	1e0c      	subs	r4, r1, #0
 80073d6:	d010      	beq.n	80073fa <_free_r+0x2a>
 80073d8:	3c04      	subs	r4, #4
 80073da:	6823      	ldr	r3, [r4, #0]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	da00      	bge.n	80073e2 <_free_r+0x12>
 80073e0:	18e4      	adds	r4, r4, r3
 80073e2:	0028      	movs	r0, r5
 80073e4:	f000 f8ea 	bl	80075bc <__malloc_lock>
 80073e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007460 <_free_r+0x90>)
 80073ea:	6813      	ldr	r3, [r2, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d105      	bne.n	80073fc <_free_r+0x2c>
 80073f0:	6063      	str	r3, [r4, #4]
 80073f2:	6014      	str	r4, [r2, #0]
 80073f4:	0028      	movs	r0, r5
 80073f6:	f000 f8e9 	bl	80075cc <__malloc_unlock>
 80073fa:	bd70      	pop	{r4, r5, r6, pc}
 80073fc:	42a3      	cmp	r3, r4
 80073fe:	d908      	bls.n	8007412 <_free_r+0x42>
 8007400:	6820      	ldr	r0, [r4, #0]
 8007402:	1821      	adds	r1, r4, r0
 8007404:	428b      	cmp	r3, r1
 8007406:	d1f3      	bne.n	80073f0 <_free_r+0x20>
 8007408:	6819      	ldr	r1, [r3, #0]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	1809      	adds	r1, r1, r0
 800740e:	6021      	str	r1, [r4, #0]
 8007410:	e7ee      	b.n	80073f0 <_free_r+0x20>
 8007412:	001a      	movs	r2, r3
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d001      	beq.n	800741e <_free_r+0x4e>
 800741a:	42a3      	cmp	r3, r4
 800741c:	d9f9      	bls.n	8007412 <_free_r+0x42>
 800741e:	6811      	ldr	r1, [r2, #0]
 8007420:	1850      	adds	r0, r2, r1
 8007422:	42a0      	cmp	r0, r4
 8007424:	d10b      	bne.n	800743e <_free_r+0x6e>
 8007426:	6820      	ldr	r0, [r4, #0]
 8007428:	1809      	adds	r1, r1, r0
 800742a:	1850      	adds	r0, r2, r1
 800742c:	6011      	str	r1, [r2, #0]
 800742e:	4283      	cmp	r3, r0
 8007430:	d1e0      	bne.n	80073f4 <_free_r+0x24>
 8007432:	6818      	ldr	r0, [r3, #0]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	1841      	adds	r1, r0, r1
 8007438:	6011      	str	r1, [r2, #0]
 800743a:	6053      	str	r3, [r2, #4]
 800743c:	e7da      	b.n	80073f4 <_free_r+0x24>
 800743e:	42a0      	cmp	r0, r4
 8007440:	d902      	bls.n	8007448 <_free_r+0x78>
 8007442:	230c      	movs	r3, #12
 8007444:	602b      	str	r3, [r5, #0]
 8007446:	e7d5      	b.n	80073f4 <_free_r+0x24>
 8007448:	6820      	ldr	r0, [r4, #0]
 800744a:	1821      	adds	r1, r4, r0
 800744c:	428b      	cmp	r3, r1
 800744e:	d103      	bne.n	8007458 <_free_r+0x88>
 8007450:	6819      	ldr	r1, [r3, #0]
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	1809      	adds	r1, r1, r0
 8007456:	6021      	str	r1, [r4, #0]
 8007458:	6063      	str	r3, [r4, #4]
 800745a:	6054      	str	r4, [r2, #4]
 800745c:	e7ca      	b.n	80073f4 <_free_r+0x24>
 800745e:	46c0      	nop			@ (mov r8, r8)
 8007460:	20000468 	.word	0x20000468

08007464 <malloc>:
 8007464:	b510      	push	{r4, lr}
 8007466:	4b03      	ldr	r3, [pc, #12]	@ (8007474 <malloc+0x10>)
 8007468:	0001      	movs	r1, r0
 800746a:	6818      	ldr	r0, [r3, #0]
 800746c:	f000 f826 	bl	80074bc <_malloc_r>
 8007470:	bd10      	pop	{r4, pc}
 8007472:	46c0      	nop			@ (mov r8, r8)
 8007474:	20000018 	.word	0x20000018

08007478 <sbrk_aligned>:
 8007478:	b570      	push	{r4, r5, r6, lr}
 800747a:	4e0f      	ldr	r6, [pc, #60]	@ (80074b8 <sbrk_aligned+0x40>)
 800747c:	000d      	movs	r5, r1
 800747e:	6831      	ldr	r1, [r6, #0]
 8007480:	0004      	movs	r4, r0
 8007482:	2900      	cmp	r1, #0
 8007484:	d102      	bne.n	800748c <sbrk_aligned+0x14>
 8007486:	f000 fe67 	bl	8008158 <_sbrk_r>
 800748a:	6030      	str	r0, [r6, #0]
 800748c:	0029      	movs	r1, r5
 800748e:	0020      	movs	r0, r4
 8007490:	f000 fe62 	bl	8008158 <_sbrk_r>
 8007494:	1c43      	adds	r3, r0, #1
 8007496:	d103      	bne.n	80074a0 <sbrk_aligned+0x28>
 8007498:	2501      	movs	r5, #1
 800749a:	426d      	negs	r5, r5
 800749c:	0028      	movs	r0, r5
 800749e:	bd70      	pop	{r4, r5, r6, pc}
 80074a0:	2303      	movs	r3, #3
 80074a2:	1cc5      	adds	r5, r0, #3
 80074a4:	439d      	bics	r5, r3
 80074a6:	42a8      	cmp	r0, r5
 80074a8:	d0f8      	beq.n	800749c <sbrk_aligned+0x24>
 80074aa:	1a29      	subs	r1, r5, r0
 80074ac:	0020      	movs	r0, r4
 80074ae:	f000 fe53 	bl	8008158 <_sbrk_r>
 80074b2:	3001      	adds	r0, #1
 80074b4:	d1f2      	bne.n	800749c <sbrk_aligned+0x24>
 80074b6:	e7ef      	b.n	8007498 <sbrk_aligned+0x20>
 80074b8:	20000464 	.word	0x20000464

080074bc <_malloc_r>:
 80074bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074be:	2203      	movs	r2, #3
 80074c0:	1ccb      	adds	r3, r1, #3
 80074c2:	4393      	bics	r3, r2
 80074c4:	3308      	adds	r3, #8
 80074c6:	0005      	movs	r5, r0
 80074c8:	001f      	movs	r7, r3
 80074ca:	2b0c      	cmp	r3, #12
 80074cc:	d234      	bcs.n	8007538 <_malloc_r+0x7c>
 80074ce:	270c      	movs	r7, #12
 80074d0:	42b9      	cmp	r1, r7
 80074d2:	d833      	bhi.n	800753c <_malloc_r+0x80>
 80074d4:	0028      	movs	r0, r5
 80074d6:	f000 f871 	bl	80075bc <__malloc_lock>
 80074da:	4e37      	ldr	r6, [pc, #220]	@ (80075b8 <_malloc_r+0xfc>)
 80074dc:	6833      	ldr	r3, [r6, #0]
 80074de:	001c      	movs	r4, r3
 80074e0:	2c00      	cmp	r4, #0
 80074e2:	d12f      	bne.n	8007544 <_malloc_r+0x88>
 80074e4:	0039      	movs	r1, r7
 80074e6:	0028      	movs	r0, r5
 80074e8:	f7ff ffc6 	bl	8007478 <sbrk_aligned>
 80074ec:	0004      	movs	r4, r0
 80074ee:	1c43      	adds	r3, r0, #1
 80074f0:	d15f      	bne.n	80075b2 <_malloc_r+0xf6>
 80074f2:	6834      	ldr	r4, [r6, #0]
 80074f4:	9400      	str	r4, [sp, #0]
 80074f6:	9b00      	ldr	r3, [sp, #0]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d14a      	bne.n	8007592 <_malloc_r+0xd6>
 80074fc:	2c00      	cmp	r4, #0
 80074fe:	d052      	beq.n	80075a6 <_malloc_r+0xea>
 8007500:	6823      	ldr	r3, [r4, #0]
 8007502:	0028      	movs	r0, r5
 8007504:	18e3      	adds	r3, r4, r3
 8007506:	9900      	ldr	r1, [sp, #0]
 8007508:	9301      	str	r3, [sp, #4]
 800750a:	f000 fe25 	bl	8008158 <_sbrk_r>
 800750e:	9b01      	ldr	r3, [sp, #4]
 8007510:	4283      	cmp	r3, r0
 8007512:	d148      	bne.n	80075a6 <_malloc_r+0xea>
 8007514:	6823      	ldr	r3, [r4, #0]
 8007516:	0028      	movs	r0, r5
 8007518:	1aff      	subs	r7, r7, r3
 800751a:	0039      	movs	r1, r7
 800751c:	f7ff ffac 	bl	8007478 <sbrk_aligned>
 8007520:	3001      	adds	r0, #1
 8007522:	d040      	beq.n	80075a6 <_malloc_r+0xea>
 8007524:	6823      	ldr	r3, [r4, #0]
 8007526:	19db      	adds	r3, r3, r7
 8007528:	6023      	str	r3, [r4, #0]
 800752a:	6833      	ldr	r3, [r6, #0]
 800752c:	685a      	ldr	r2, [r3, #4]
 800752e:	2a00      	cmp	r2, #0
 8007530:	d133      	bne.n	800759a <_malloc_r+0xde>
 8007532:	9b00      	ldr	r3, [sp, #0]
 8007534:	6033      	str	r3, [r6, #0]
 8007536:	e019      	b.n	800756c <_malloc_r+0xb0>
 8007538:	2b00      	cmp	r3, #0
 800753a:	dac9      	bge.n	80074d0 <_malloc_r+0x14>
 800753c:	230c      	movs	r3, #12
 800753e:	602b      	str	r3, [r5, #0]
 8007540:	2000      	movs	r0, #0
 8007542:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007544:	6821      	ldr	r1, [r4, #0]
 8007546:	1bc9      	subs	r1, r1, r7
 8007548:	d420      	bmi.n	800758c <_malloc_r+0xd0>
 800754a:	290b      	cmp	r1, #11
 800754c:	d90a      	bls.n	8007564 <_malloc_r+0xa8>
 800754e:	19e2      	adds	r2, r4, r7
 8007550:	6027      	str	r7, [r4, #0]
 8007552:	42a3      	cmp	r3, r4
 8007554:	d104      	bne.n	8007560 <_malloc_r+0xa4>
 8007556:	6032      	str	r2, [r6, #0]
 8007558:	6863      	ldr	r3, [r4, #4]
 800755a:	6011      	str	r1, [r2, #0]
 800755c:	6053      	str	r3, [r2, #4]
 800755e:	e005      	b.n	800756c <_malloc_r+0xb0>
 8007560:	605a      	str	r2, [r3, #4]
 8007562:	e7f9      	b.n	8007558 <_malloc_r+0x9c>
 8007564:	6862      	ldr	r2, [r4, #4]
 8007566:	42a3      	cmp	r3, r4
 8007568:	d10e      	bne.n	8007588 <_malloc_r+0xcc>
 800756a:	6032      	str	r2, [r6, #0]
 800756c:	0028      	movs	r0, r5
 800756e:	f000 f82d 	bl	80075cc <__malloc_unlock>
 8007572:	0020      	movs	r0, r4
 8007574:	2207      	movs	r2, #7
 8007576:	300b      	adds	r0, #11
 8007578:	1d23      	adds	r3, r4, #4
 800757a:	4390      	bics	r0, r2
 800757c:	1ac2      	subs	r2, r0, r3
 800757e:	4298      	cmp	r0, r3
 8007580:	d0df      	beq.n	8007542 <_malloc_r+0x86>
 8007582:	1a1b      	subs	r3, r3, r0
 8007584:	50a3      	str	r3, [r4, r2]
 8007586:	e7dc      	b.n	8007542 <_malloc_r+0x86>
 8007588:	605a      	str	r2, [r3, #4]
 800758a:	e7ef      	b.n	800756c <_malloc_r+0xb0>
 800758c:	0023      	movs	r3, r4
 800758e:	6864      	ldr	r4, [r4, #4]
 8007590:	e7a6      	b.n	80074e0 <_malloc_r+0x24>
 8007592:	9c00      	ldr	r4, [sp, #0]
 8007594:	6863      	ldr	r3, [r4, #4]
 8007596:	9300      	str	r3, [sp, #0]
 8007598:	e7ad      	b.n	80074f6 <_malloc_r+0x3a>
 800759a:	001a      	movs	r2, r3
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	42a3      	cmp	r3, r4
 80075a0:	d1fb      	bne.n	800759a <_malloc_r+0xde>
 80075a2:	2300      	movs	r3, #0
 80075a4:	e7da      	b.n	800755c <_malloc_r+0xa0>
 80075a6:	230c      	movs	r3, #12
 80075a8:	0028      	movs	r0, r5
 80075aa:	602b      	str	r3, [r5, #0]
 80075ac:	f000 f80e 	bl	80075cc <__malloc_unlock>
 80075b0:	e7c6      	b.n	8007540 <_malloc_r+0x84>
 80075b2:	6007      	str	r7, [r0, #0]
 80075b4:	e7da      	b.n	800756c <_malloc_r+0xb0>
 80075b6:	46c0      	nop			@ (mov r8, r8)
 80075b8:	20000468 	.word	0x20000468

080075bc <__malloc_lock>:
 80075bc:	b510      	push	{r4, lr}
 80075be:	4802      	ldr	r0, [pc, #8]	@ (80075c8 <__malloc_lock+0xc>)
 80075c0:	f7ff f883 	bl	80066ca <__retarget_lock_acquire_recursive>
 80075c4:	bd10      	pop	{r4, pc}
 80075c6:	46c0      	nop			@ (mov r8, r8)
 80075c8:	20000460 	.word	0x20000460

080075cc <__malloc_unlock>:
 80075cc:	b510      	push	{r4, lr}
 80075ce:	4802      	ldr	r0, [pc, #8]	@ (80075d8 <__malloc_unlock+0xc>)
 80075d0:	f7ff f87c 	bl	80066cc <__retarget_lock_release_recursive>
 80075d4:	bd10      	pop	{r4, pc}
 80075d6:	46c0      	nop			@ (mov r8, r8)
 80075d8:	20000460 	.word	0x20000460

080075dc <_Balloc>:
 80075dc:	b570      	push	{r4, r5, r6, lr}
 80075de:	69c5      	ldr	r5, [r0, #28]
 80075e0:	0006      	movs	r6, r0
 80075e2:	000c      	movs	r4, r1
 80075e4:	2d00      	cmp	r5, #0
 80075e6:	d10e      	bne.n	8007606 <_Balloc+0x2a>
 80075e8:	2010      	movs	r0, #16
 80075ea:	f7ff ff3b 	bl	8007464 <malloc>
 80075ee:	1e02      	subs	r2, r0, #0
 80075f0:	61f0      	str	r0, [r6, #28]
 80075f2:	d104      	bne.n	80075fe <_Balloc+0x22>
 80075f4:	216b      	movs	r1, #107	@ 0x6b
 80075f6:	4b19      	ldr	r3, [pc, #100]	@ (800765c <_Balloc+0x80>)
 80075f8:	4819      	ldr	r0, [pc, #100]	@ (8007660 <_Balloc+0x84>)
 80075fa:	f000 fdc9 	bl	8008190 <__assert_func>
 80075fe:	6045      	str	r5, [r0, #4]
 8007600:	6085      	str	r5, [r0, #8]
 8007602:	6005      	str	r5, [r0, #0]
 8007604:	60c5      	str	r5, [r0, #12]
 8007606:	69f5      	ldr	r5, [r6, #28]
 8007608:	68eb      	ldr	r3, [r5, #12]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d013      	beq.n	8007636 <_Balloc+0x5a>
 800760e:	69f3      	ldr	r3, [r6, #28]
 8007610:	00a2      	lsls	r2, r4, #2
 8007612:	68db      	ldr	r3, [r3, #12]
 8007614:	189b      	adds	r3, r3, r2
 8007616:	6818      	ldr	r0, [r3, #0]
 8007618:	2800      	cmp	r0, #0
 800761a:	d118      	bne.n	800764e <_Balloc+0x72>
 800761c:	2101      	movs	r1, #1
 800761e:	000d      	movs	r5, r1
 8007620:	40a5      	lsls	r5, r4
 8007622:	1d6a      	adds	r2, r5, #5
 8007624:	0030      	movs	r0, r6
 8007626:	0092      	lsls	r2, r2, #2
 8007628:	f000 fdd0 	bl	80081cc <_calloc_r>
 800762c:	2800      	cmp	r0, #0
 800762e:	d00c      	beq.n	800764a <_Balloc+0x6e>
 8007630:	6044      	str	r4, [r0, #4]
 8007632:	6085      	str	r5, [r0, #8]
 8007634:	e00d      	b.n	8007652 <_Balloc+0x76>
 8007636:	2221      	movs	r2, #33	@ 0x21
 8007638:	2104      	movs	r1, #4
 800763a:	0030      	movs	r0, r6
 800763c:	f000 fdc6 	bl	80081cc <_calloc_r>
 8007640:	69f3      	ldr	r3, [r6, #28]
 8007642:	60e8      	str	r0, [r5, #12]
 8007644:	68db      	ldr	r3, [r3, #12]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d1e1      	bne.n	800760e <_Balloc+0x32>
 800764a:	2000      	movs	r0, #0
 800764c:	bd70      	pop	{r4, r5, r6, pc}
 800764e:	6802      	ldr	r2, [r0, #0]
 8007650:	601a      	str	r2, [r3, #0]
 8007652:	2300      	movs	r3, #0
 8007654:	6103      	str	r3, [r0, #16]
 8007656:	60c3      	str	r3, [r0, #12]
 8007658:	e7f8      	b.n	800764c <_Balloc+0x70>
 800765a:	46c0      	nop			@ (mov r8, r8)
 800765c:	08008a1d 	.word	0x08008a1d
 8007660:	08008a9d 	.word	0x08008a9d

08007664 <_Bfree>:
 8007664:	b570      	push	{r4, r5, r6, lr}
 8007666:	69c6      	ldr	r6, [r0, #28]
 8007668:	0005      	movs	r5, r0
 800766a:	000c      	movs	r4, r1
 800766c:	2e00      	cmp	r6, #0
 800766e:	d10e      	bne.n	800768e <_Bfree+0x2a>
 8007670:	2010      	movs	r0, #16
 8007672:	f7ff fef7 	bl	8007464 <malloc>
 8007676:	1e02      	subs	r2, r0, #0
 8007678:	61e8      	str	r0, [r5, #28]
 800767a:	d104      	bne.n	8007686 <_Bfree+0x22>
 800767c:	218f      	movs	r1, #143	@ 0x8f
 800767e:	4b09      	ldr	r3, [pc, #36]	@ (80076a4 <_Bfree+0x40>)
 8007680:	4809      	ldr	r0, [pc, #36]	@ (80076a8 <_Bfree+0x44>)
 8007682:	f000 fd85 	bl	8008190 <__assert_func>
 8007686:	6046      	str	r6, [r0, #4]
 8007688:	6086      	str	r6, [r0, #8]
 800768a:	6006      	str	r6, [r0, #0]
 800768c:	60c6      	str	r6, [r0, #12]
 800768e:	2c00      	cmp	r4, #0
 8007690:	d007      	beq.n	80076a2 <_Bfree+0x3e>
 8007692:	69eb      	ldr	r3, [r5, #28]
 8007694:	6862      	ldr	r2, [r4, #4]
 8007696:	68db      	ldr	r3, [r3, #12]
 8007698:	0092      	lsls	r2, r2, #2
 800769a:	189b      	adds	r3, r3, r2
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	6022      	str	r2, [r4, #0]
 80076a0:	601c      	str	r4, [r3, #0]
 80076a2:	bd70      	pop	{r4, r5, r6, pc}
 80076a4:	08008a1d 	.word	0x08008a1d
 80076a8:	08008a9d 	.word	0x08008a9d

080076ac <__multadd>:
 80076ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076ae:	000f      	movs	r7, r1
 80076b0:	9001      	str	r0, [sp, #4]
 80076b2:	000c      	movs	r4, r1
 80076b4:	001e      	movs	r6, r3
 80076b6:	2000      	movs	r0, #0
 80076b8:	690d      	ldr	r5, [r1, #16]
 80076ba:	3714      	adds	r7, #20
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	3001      	adds	r0, #1
 80076c0:	b299      	uxth	r1, r3
 80076c2:	4351      	muls	r1, r2
 80076c4:	0c1b      	lsrs	r3, r3, #16
 80076c6:	4353      	muls	r3, r2
 80076c8:	1989      	adds	r1, r1, r6
 80076ca:	0c0e      	lsrs	r6, r1, #16
 80076cc:	199b      	adds	r3, r3, r6
 80076ce:	0c1e      	lsrs	r6, r3, #16
 80076d0:	b289      	uxth	r1, r1
 80076d2:	041b      	lsls	r3, r3, #16
 80076d4:	185b      	adds	r3, r3, r1
 80076d6:	c708      	stmia	r7!, {r3}
 80076d8:	4285      	cmp	r5, r0
 80076da:	dcef      	bgt.n	80076bc <__multadd+0x10>
 80076dc:	2e00      	cmp	r6, #0
 80076de:	d022      	beq.n	8007726 <__multadd+0x7a>
 80076e0:	68a3      	ldr	r3, [r4, #8]
 80076e2:	42ab      	cmp	r3, r5
 80076e4:	dc19      	bgt.n	800771a <__multadd+0x6e>
 80076e6:	6861      	ldr	r1, [r4, #4]
 80076e8:	9801      	ldr	r0, [sp, #4]
 80076ea:	3101      	adds	r1, #1
 80076ec:	f7ff ff76 	bl	80075dc <_Balloc>
 80076f0:	1e07      	subs	r7, r0, #0
 80076f2:	d105      	bne.n	8007700 <__multadd+0x54>
 80076f4:	003a      	movs	r2, r7
 80076f6:	21ba      	movs	r1, #186	@ 0xba
 80076f8:	4b0c      	ldr	r3, [pc, #48]	@ (800772c <__multadd+0x80>)
 80076fa:	480d      	ldr	r0, [pc, #52]	@ (8007730 <__multadd+0x84>)
 80076fc:	f000 fd48 	bl	8008190 <__assert_func>
 8007700:	0021      	movs	r1, r4
 8007702:	6922      	ldr	r2, [r4, #16]
 8007704:	310c      	adds	r1, #12
 8007706:	3202      	adds	r2, #2
 8007708:	0092      	lsls	r2, r2, #2
 800770a:	300c      	adds	r0, #12
 800770c:	f000 fd36 	bl	800817c <memcpy>
 8007710:	0021      	movs	r1, r4
 8007712:	9801      	ldr	r0, [sp, #4]
 8007714:	f7ff ffa6 	bl	8007664 <_Bfree>
 8007718:	003c      	movs	r4, r7
 800771a:	1d2b      	adds	r3, r5, #4
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	18e3      	adds	r3, r4, r3
 8007720:	3501      	adds	r5, #1
 8007722:	605e      	str	r6, [r3, #4]
 8007724:	6125      	str	r5, [r4, #16]
 8007726:	0020      	movs	r0, r4
 8007728:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800772a:	46c0      	nop			@ (mov r8, r8)
 800772c:	08008a8c 	.word	0x08008a8c
 8007730:	08008a9d 	.word	0x08008a9d

08007734 <__hi0bits>:
 8007734:	2280      	movs	r2, #128	@ 0x80
 8007736:	0003      	movs	r3, r0
 8007738:	0252      	lsls	r2, r2, #9
 800773a:	2000      	movs	r0, #0
 800773c:	4293      	cmp	r3, r2
 800773e:	d201      	bcs.n	8007744 <__hi0bits+0x10>
 8007740:	041b      	lsls	r3, r3, #16
 8007742:	3010      	adds	r0, #16
 8007744:	2280      	movs	r2, #128	@ 0x80
 8007746:	0452      	lsls	r2, r2, #17
 8007748:	4293      	cmp	r3, r2
 800774a:	d201      	bcs.n	8007750 <__hi0bits+0x1c>
 800774c:	3008      	adds	r0, #8
 800774e:	021b      	lsls	r3, r3, #8
 8007750:	2280      	movs	r2, #128	@ 0x80
 8007752:	0552      	lsls	r2, r2, #21
 8007754:	4293      	cmp	r3, r2
 8007756:	d201      	bcs.n	800775c <__hi0bits+0x28>
 8007758:	3004      	adds	r0, #4
 800775a:	011b      	lsls	r3, r3, #4
 800775c:	2280      	movs	r2, #128	@ 0x80
 800775e:	05d2      	lsls	r2, r2, #23
 8007760:	4293      	cmp	r3, r2
 8007762:	d201      	bcs.n	8007768 <__hi0bits+0x34>
 8007764:	3002      	adds	r0, #2
 8007766:	009b      	lsls	r3, r3, #2
 8007768:	2b00      	cmp	r3, #0
 800776a:	db03      	blt.n	8007774 <__hi0bits+0x40>
 800776c:	3001      	adds	r0, #1
 800776e:	4213      	tst	r3, r2
 8007770:	d100      	bne.n	8007774 <__hi0bits+0x40>
 8007772:	2020      	movs	r0, #32
 8007774:	4770      	bx	lr

08007776 <__lo0bits>:
 8007776:	6803      	ldr	r3, [r0, #0]
 8007778:	0001      	movs	r1, r0
 800777a:	2207      	movs	r2, #7
 800777c:	0018      	movs	r0, r3
 800777e:	4010      	ands	r0, r2
 8007780:	4213      	tst	r3, r2
 8007782:	d00d      	beq.n	80077a0 <__lo0bits+0x2a>
 8007784:	3a06      	subs	r2, #6
 8007786:	2000      	movs	r0, #0
 8007788:	4213      	tst	r3, r2
 800778a:	d105      	bne.n	8007798 <__lo0bits+0x22>
 800778c:	3002      	adds	r0, #2
 800778e:	4203      	tst	r3, r0
 8007790:	d003      	beq.n	800779a <__lo0bits+0x24>
 8007792:	40d3      	lsrs	r3, r2
 8007794:	0010      	movs	r0, r2
 8007796:	600b      	str	r3, [r1, #0]
 8007798:	4770      	bx	lr
 800779a:	089b      	lsrs	r3, r3, #2
 800779c:	600b      	str	r3, [r1, #0]
 800779e:	e7fb      	b.n	8007798 <__lo0bits+0x22>
 80077a0:	b29a      	uxth	r2, r3
 80077a2:	2a00      	cmp	r2, #0
 80077a4:	d101      	bne.n	80077aa <__lo0bits+0x34>
 80077a6:	2010      	movs	r0, #16
 80077a8:	0c1b      	lsrs	r3, r3, #16
 80077aa:	b2da      	uxtb	r2, r3
 80077ac:	2a00      	cmp	r2, #0
 80077ae:	d101      	bne.n	80077b4 <__lo0bits+0x3e>
 80077b0:	3008      	adds	r0, #8
 80077b2:	0a1b      	lsrs	r3, r3, #8
 80077b4:	071a      	lsls	r2, r3, #28
 80077b6:	d101      	bne.n	80077bc <__lo0bits+0x46>
 80077b8:	3004      	adds	r0, #4
 80077ba:	091b      	lsrs	r3, r3, #4
 80077bc:	079a      	lsls	r2, r3, #30
 80077be:	d101      	bne.n	80077c4 <__lo0bits+0x4e>
 80077c0:	3002      	adds	r0, #2
 80077c2:	089b      	lsrs	r3, r3, #2
 80077c4:	07da      	lsls	r2, r3, #31
 80077c6:	d4e9      	bmi.n	800779c <__lo0bits+0x26>
 80077c8:	3001      	adds	r0, #1
 80077ca:	085b      	lsrs	r3, r3, #1
 80077cc:	d1e6      	bne.n	800779c <__lo0bits+0x26>
 80077ce:	2020      	movs	r0, #32
 80077d0:	e7e2      	b.n	8007798 <__lo0bits+0x22>
	...

080077d4 <__i2b>:
 80077d4:	b510      	push	{r4, lr}
 80077d6:	000c      	movs	r4, r1
 80077d8:	2101      	movs	r1, #1
 80077da:	f7ff feff 	bl	80075dc <_Balloc>
 80077de:	2800      	cmp	r0, #0
 80077e0:	d107      	bne.n	80077f2 <__i2b+0x1e>
 80077e2:	2146      	movs	r1, #70	@ 0x46
 80077e4:	4c05      	ldr	r4, [pc, #20]	@ (80077fc <__i2b+0x28>)
 80077e6:	0002      	movs	r2, r0
 80077e8:	4b05      	ldr	r3, [pc, #20]	@ (8007800 <__i2b+0x2c>)
 80077ea:	0020      	movs	r0, r4
 80077ec:	31ff      	adds	r1, #255	@ 0xff
 80077ee:	f000 fccf 	bl	8008190 <__assert_func>
 80077f2:	2301      	movs	r3, #1
 80077f4:	6144      	str	r4, [r0, #20]
 80077f6:	6103      	str	r3, [r0, #16]
 80077f8:	bd10      	pop	{r4, pc}
 80077fa:	46c0      	nop			@ (mov r8, r8)
 80077fc:	08008a9d 	.word	0x08008a9d
 8007800:	08008a8c 	.word	0x08008a8c

08007804 <__multiply>:
 8007804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007806:	0014      	movs	r4, r2
 8007808:	690a      	ldr	r2, [r1, #16]
 800780a:	6923      	ldr	r3, [r4, #16]
 800780c:	000d      	movs	r5, r1
 800780e:	b089      	sub	sp, #36	@ 0x24
 8007810:	429a      	cmp	r2, r3
 8007812:	db02      	blt.n	800781a <__multiply+0x16>
 8007814:	0023      	movs	r3, r4
 8007816:	000c      	movs	r4, r1
 8007818:	001d      	movs	r5, r3
 800781a:	6927      	ldr	r7, [r4, #16]
 800781c:	692e      	ldr	r6, [r5, #16]
 800781e:	6861      	ldr	r1, [r4, #4]
 8007820:	19bb      	adds	r3, r7, r6
 8007822:	9300      	str	r3, [sp, #0]
 8007824:	68a3      	ldr	r3, [r4, #8]
 8007826:	19ba      	adds	r2, r7, r6
 8007828:	4293      	cmp	r3, r2
 800782a:	da00      	bge.n	800782e <__multiply+0x2a>
 800782c:	3101      	adds	r1, #1
 800782e:	f7ff fed5 	bl	80075dc <_Balloc>
 8007832:	4684      	mov	ip, r0
 8007834:	2800      	cmp	r0, #0
 8007836:	d106      	bne.n	8007846 <__multiply+0x42>
 8007838:	21b1      	movs	r1, #177	@ 0xb1
 800783a:	4662      	mov	r2, ip
 800783c:	4b44      	ldr	r3, [pc, #272]	@ (8007950 <__multiply+0x14c>)
 800783e:	4845      	ldr	r0, [pc, #276]	@ (8007954 <__multiply+0x150>)
 8007840:	0049      	lsls	r1, r1, #1
 8007842:	f000 fca5 	bl	8008190 <__assert_func>
 8007846:	0002      	movs	r2, r0
 8007848:	19bb      	adds	r3, r7, r6
 800784a:	3214      	adds	r2, #20
 800784c:	009b      	lsls	r3, r3, #2
 800784e:	18d3      	adds	r3, r2, r3
 8007850:	9301      	str	r3, [sp, #4]
 8007852:	2100      	movs	r1, #0
 8007854:	0013      	movs	r3, r2
 8007856:	9801      	ldr	r0, [sp, #4]
 8007858:	4283      	cmp	r3, r0
 800785a:	d328      	bcc.n	80078ae <__multiply+0xaa>
 800785c:	0023      	movs	r3, r4
 800785e:	00bf      	lsls	r7, r7, #2
 8007860:	3314      	adds	r3, #20
 8007862:	9304      	str	r3, [sp, #16]
 8007864:	3514      	adds	r5, #20
 8007866:	19db      	adds	r3, r3, r7
 8007868:	00b6      	lsls	r6, r6, #2
 800786a:	9302      	str	r3, [sp, #8]
 800786c:	19ab      	adds	r3, r5, r6
 800786e:	9307      	str	r3, [sp, #28]
 8007870:	2304      	movs	r3, #4
 8007872:	9305      	str	r3, [sp, #20]
 8007874:	0023      	movs	r3, r4
 8007876:	9902      	ldr	r1, [sp, #8]
 8007878:	3315      	adds	r3, #21
 800787a:	4299      	cmp	r1, r3
 800787c:	d305      	bcc.n	800788a <__multiply+0x86>
 800787e:	1b0c      	subs	r4, r1, r4
 8007880:	3c15      	subs	r4, #21
 8007882:	08a4      	lsrs	r4, r4, #2
 8007884:	3401      	adds	r4, #1
 8007886:	00a3      	lsls	r3, r4, #2
 8007888:	9305      	str	r3, [sp, #20]
 800788a:	9b07      	ldr	r3, [sp, #28]
 800788c:	429d      	cmp	r5, r3
 800788e:	d310      	bcc.n	80078b2 <__multiply+0xae>
 8007890:	9b00      	ldr	r3, [sp, #0]
 8007892:	2b00      	cmp	r3, #0
 8007894:	dd05      	ble.n	80078a2 <__multiply+0x9e>
 8007896:	9b01      	ldr	r3, [sp, #4]
 8007898:	3b04      	subs	r3, #4
 800789a:	9301      	str	r3, [sp, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d052      	beq.n	8007948 <__multiply+0x144>
 80078a2:	4663      	mov	r3, ip
 80078a4:	4660      	mov	r0, ip
 80078a6:	9a00      	ldr	r2, [sp, #0]
 80078a8:	611a      	str	r2, [r3, #16]
 80078aa:	b009      	add	sp, #36	@ 0x24
 80078ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078ae:	c302      	stmia	r3!, {r1}
 80078b0:	e7d1      	b.n	8007856 <__multiply+0x52>
 80078b2:	682c      	ldr	r4, [r5, #0]
 80078b4:	b2a4      	uxth	r4, r4
 80078b6:	2c00      	cmp	r4, #0
 80078b8:	d01f      	beq.n	80078fa <__multiply+0xf6>
 80078ba:	2300      	movs	r3, #0
 80078bc:	0017      	movs	r7, r2
 80078be:	9e04      	ldr	r6, [sp, #16]
 80078c0:	9303      	str	r3, [sp, #12]
 80078c2:	ce08      	ldmia	r6!, {r3}
 80078c4:	6839      	ldr	r1, [r7, #0]
 80078c6:	9306      	str	r3, [sp, #24]
 80078c8:	466b      	mov	r3, sp
 80078ca:	8b1b      	ldrh	r3, [r3, #24]
 80078cc:	b288      	uxth	r0, r1
 80078ce:	4363      	muls	r3, r4
 80078d0:	181b      	adds	r3, r3, r0
 80078d2:	9803      	ldr	r0, [sp, #12]
 80078d4:	0c09      	lsrs	r1, r1, #16
 80078d6:	181b      	adds	r3, r3, r0
 80078d8:	9806      	ldr	r0, [sp, #24]
 80078da:	0c00      	lsrs	r0, r0, #16
 80078dc:	4360      	muls	r0, r4
 80078de:	1840      	adds	r0, r0, r1
 80078e0:	0c19      	lsrs	r1, r3, #16
 80078e2:	1841      	adds	r1, r0, r1
 80078e4:	0c08      	lsrs	r0, r1, #16
 80078e6:	b29b      	uxth	r3, r3
 80078e8:	0409      	lsls	r1, r1, #16
 80078ea:	4319      	orrs	r1, r3
 80078ec:	9b02      	ldr	r3, [sp, #8]
 80078ee:	9003      	str	r0, [sp, #12]
 80078f0:	c702      	stmia	r7!, {r1}
 80078f2:	42b3      	cmp	r3, r6
 80078f4:	d8e5      	bhi.n	80078c2 <__multiply+0xbe>
 80078f6:	9b05      	ldr	r3, [sp, #20]
 80078f8:	50d0      	str	r0, [r2, r3]
 80078fa:	682c      	ldr	r4, [r5, #0]
 80078fc:	0c24      	lsrs	r4, r4, #16
 80078fe:	d020      	beq.n	8007942 <__multiply+0x13e>
 8007900:	2100      	movs	r1, #0
 8007902:	0010      	movs	r0, r2
 8007904:	6813      	ldr	r3, [r2, #0]
 8007906:	9e04      	ldr	r6, [sp, #16]
 8007908:	9103      	str	r1, [sp, #12]
 800790a:	6831      	ldr	r1, [r6, #0]
 800790c:	6807      	ldr	r7, [r0, #0]
 800790e:	b289      	uxth	r1, r1
 8007910:	4361      	muls	r1, r4
 8007912:	0c3f      	lsrs	r7, r7, #16
 8007914:	19c9      	adds	r1, r1, r7
 8007916:	9f03      	ldr	r7, [sp, #12]
 8007918:	b29b      	uxth	r3, r3
 800791a:	19c9      	adds	r1, r1, r7
 800791c:	040f      	lsls	r7, r1, #16
 800791e:	431f      	orrs	r7, r3
 8007920:	6007      	str	r7, [r0, #0]
 8007922:	ce80      	ldmia	r6!, {r7}
 8007924:	6843      	ldr	r3, [r0, #4]
 8007926:	0c3f      	lsrs	r7, r7, #16
 8007928:	4367      	muls	r7, r4
 800792a:	b29b      	uxth	r3, r3
 800792c:	0c09      	lsrs	r1, r1, #16
 800792e:	18fb      	adds	r3, r7, r3
 8007930:	185b      	adds	r3, r3, r1
 8007932:	0c19      	lsrs	r1, r3, #16
 8007934:	9103      	str	r1, [sp, #12]
 8007936:	9902      	ldr	r1, [sp, #8]
 8007938:	3004      	adds	r0, #4
 800793a:	42b1      	cmp	r1, r6
 800793c:	d8e5      	bhi.n	800790a <__multiply+0x106>
 800793e:	9905      	ldr	r1, [sp, #20]
 8007940:	5053      	str	r3, [r2, r1]
 8007942:	3504      	adds	r5, #4
 8007944:	3204      	adds	r2, #4
 8007946:	e7a0      	b.n	800788a <__multiply+0x86>
 8007948:	9b00      	ldr	r3, [sp, #0]
 800794a:	3b01      	subs	r3, #1
 800794c:	9300      	str	r3, [sp, #0]
 800794e:	e79f      	b.n	8007890 <__multiply+0x8c>
 8007950:	08008a8c 	.word	0x08008a8c
 8007954:	08008a9d 	.word	0x08008a9d

08007958 <__pow5mult>:
 8007958:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800795a:	2303      	movs	r3, #3
 800795c:	0015      	movs	r5, r2
 800795e:	0007      	movs	r7, r0
 8007960:	000e      	movs	r6, r1
 8007962:	401a      	ands	r2, r3
 8007964:	421d      	tst	r5, r3
 8007966:	d008      	beq.n	800797a <__pow5mult+0x22>
 8007968:	4925      	ldr	r1, [pc, #148]	@ (8007a00 <__pow5mult+0xa8>)
 800796a:	3a01      	subs	r2, #1
 800796c:	0092      	lsls	r2, r2, #2
 800796e:	5852      	ldr	r2, [r2, r1]
 8007970:	2300      	movs	r3, #0
 8007972:	0031      	movs	r1, r6
 8007974:	f7ff fe9a 	bl	80076ac <__multadd>
 8007978:	0006      	movs	r6, r0
 800797a:	10ad      	asrs	r5, r5, #2
 800797c:	d03d      	beq.n	80079fa <__pow5mult+0xa2>
 800797e:	69fc      	ldr	r4, [r7, #28]
 8007980:	2c00      	cmp	r4, #0
 8007982:	d10f      	bne.n	80079a4 <__pow5mult+0x4c>
 8007984:	2010      	movs	r0, #16
 8007986:	f7ff fd6d 	bl	8007464 <malloc>
 800798a:	1e02      	subs	r2, r0, #0
 800798c:	61f8      	str	r0, [r7, #28]
 800798e:	d105      	bne.n	800799c <__pow5mult+0x44>
 8007990:	21b4      	movs	r1, #180	@ 0xb4
 8007992:	4b1c      	ldr	r3, [pc, #112]	@ (8007a04 <__pow5mult+0xac>)
 8007994:	481c      	ldr	r0, [pc, #112]	@ (8007a08 <__pow5mult+0xb0>)
 8007996:	31ff      	adds	r1, #255	@ 0xff
 8007998:	f000 fbfa 	bl	8008190 <__assert_func>
 800799c:	6044      	str	r4, [r0, #4]
 800799e:	6084      	str	r4, [r0, #8]
 80079a0:	6004      	str	r4, [r0, #0]
 80079a2:	60c4      	str	r4, [r0, #12]
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	689c      	ldr	r4, [r3, #8]
 80079a8:	9301      	str	r3, [sp, #4]
 80079aa:	2c00      	cmp	r4, #0
 80079ac:	d108      	bne.n	80079c0 <__pow5mult+0x68>
 80079ae:	0038      	movs	r0, r7
 80079b0:	4916      	ldr	r1, [pc, #88]	@ (8007a0c <__pow5mult+0xb4>)
 80079b2:	f7ff ff0f 	bl	80077d4 <__i2b>
 80079b6:	9b01      	ldr	r3, [sp, #4]
 80079b8:	0004      	movs	r4, r0
 80079ba:	6098      	str	r0, [r3, #8]
 80079bc:	2300      	movs	r3, #0
 80079be:	6003      	str	r3, [r0, #0]
 80079c0:	2301      	movs	r3, #1
 80079c2:	421d      	tst	r5, r3
 80079c4:	d00a      	beq.n	80079dc <__pow5mult+0x84>
 80079c6:	0031      	movs	r1, r6
 80079c8:	0022      	movs	r2, r4
 80079ca:	0038      	movs	r0, r7
 80079cc:	f7ff ff1a 	bl	8007804 <__multiply>
 80079d0:	0031      	movs	r1, r6
 80079d2:	9001      	str	r0, [sp, #4]
 80079d4:	0038      	movs	r0, r7
 80079d6:	f7ff fe45 	bl	8007664 <_Bfree>
 80079da:	9e01      	ldr	r6, [sp, #4]
 80079dc:	106d      	asrs	r5, r5, #1
 80079de:	d00c      	beq.n	80079fa <__pow5mult+0xa2>
 80079e0:	6820      	ldr	r0, [r4, #0]
 80079e2:	2800      	cmp	r0, #0
 80079e4:	d107      	bne.n	80079f6 <__pow5mult+0x9e>
 80079e6:	0022      	movs	r2, r4
 80079e8:	0021      	movs	r1, r4
 80079ea:	0038      	movs	r0, r7
 80079ec:	f7ff ff0a 	bl	8007804 <__multiply>
 80079f0:	2300      	movs	r3, #0
 80079f2:	6020      	str	r0, [r4, #0]
 80079f4:	6003      	str	r3, [r0, #0]
 80079f6:	0004      	movs	r4, r0
 80079f8:	e7e2      	b.n	80079c0 <__pow5mult+0x68>
 80079fa:	0030      	movs	r0, r6
 80079fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80079fe:	46c0      	nop			@ (mov r8, r8)
 8007a00:	08008b50 	.word	0x08008b50
 8007a04:	08008a1d 	.word	0x08008a1d
 8007a08:	08008a9d 	.word	0x08008a9d
 8007a0c:	00000271 	.word	0x00000271

08007a10 <__lshift>:
 8007a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a12:	000c      	movs	r4, r1
 8007a14:	0016      	movs	r6, r2
 8007a16:	6923      	ldr	r3, [r4, #16]
 8007a18:	1157      	asrs	r7, r2, #5
 8007a1a:	b085      	sub	sp, #20
 8007a1c:	18fb      	adds	r3, r7, r3
 8007a1e:	9301      	str	r3, [sp, #4]
 8007a20:	3301      	adds	r3, #1
 8007a22:	9300      	str	r3, [sp, #0]
 8007a24:	6849      	ldr	r1, [r1, #4]
 8007a26:	68a3      	ldr	r3, [r4, #8]
 8007a28:	9002      	str	r0, [sp, #8]
 8007a2a:	9a00      	ldr	r2, [sp, #0]
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	db10      	blt.n	8007a52 <__lshift+0x42>
 8007a30:	9802      	ldr	r0, [sp, #8]
 8007a32:	f7ff fdd3 	bl	80075dc <_Balloc>
 8007a36:	2300      	movs	r3, #0
 8007a38:	0001      	movs	r1, r0
 8007a3a:	0005      	movs	r5, r0
 8007a3c:	001a      	movs	r2, r3
 8007a3e:	3114      	adds	r1, #20
 8007a40:	4298      	cmp	r0, r3
 8007a42:	d10c      	bne.n	8007a5e <__lshift+0x4e>
 8007a44:	21ef      	movs	r1, #239	@ 0xef
 8007a46:	002a      	movs	r2, r5
 8007a48:	4b25      	ldr	r3, [pc, #148]	@ (8007ae0 <__lshift+0xd0>)
 8007a4a:	4826      	ldr	r0, [pc, #152]	@ (8007ae4 <__lshift+0xd4>)
 8007a4c:	0049      	lsls	r1, r1, #1
 8007a4e:	f000 fb9f 	bl	8008190 <__assert_func>
 8007a52:	3101      	adds	r1, #1
 8007a54:	005b      	lsls	r3, r3, #1
 8007a56:	e7e8      	b.n	8007a2a <__lshift+0x1a>
 8007a58:	0098      	lsls	r0, r3, #2
 8007a5a:	500a      	str	r2, [r1, r0]
 8007a5c:	3301      	adds	r3, #1
 8007a5e:	42bb      	cmp	r3, r7
 8007a60:	dbfa      	blt.n	8007a58 <__lshift+0x48>
 8007a62:	43fb      	mvns	r3, r7
 8007a64:	17db      	asrs	r3, r3, #31
 8007a66:	401f      	ands	r7, r3
 8007a68:	00bf      	lsls	r7, r7, #2
 8007a6a:	0023      	movs	r3, r4
 8007a6c:	201f      	movs	r0, #31
 8007a6e:	19c9      	adds	r1, r1, r7
 8007a70:	0037      	movs	r7, r6
 8007a72:	6922      	ldr	r2, [r4, #16]
 8007a74:	3314      	adds	r3, #20
 8007a76:	0092      	lsls	r2, r2, #2
 8007a78:	189a      	adds	r2, r3, r2
 8007a7a:	4007      	ands	r7, r0
 8007a7c:	4206      	tst	r6, r0
 8007a7e:	d029      	beq.n	8007ad4 <__lshift+0xc4>
 8007a80:	3001      	adds	r0, #1
 8007a82:	1bc0      	subs	r0, r0, r7
 8007a84:	9003      	str	r0, [sp, #12]
 8007a86:	468c      	mov	ip, r1
 8007a88:	2000      	movs	r0, #0
 8007a8a:	681e      	ldr	r6, [r3, #0]
 8007a8c:	40be      	lsls	r6, r7
 8007a8e:	4306      	orrs	r6, r0
 8007a90:	4660      	mov	r0, ip
 8007a92:	c040      	stmia	r0!, {r6}
 8007a94:	4684      	mov	ip, r0
 8007a96:	9e03      	ldr	r6, [sp, #12]
 8007a98:	cb01      	ldmia	r3!, {r0}
 8007a9a:	40f0      	lsrs	r0, r6
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d8f4      	bhi.n	8007a8a <__lshift+0x7a>
 8007aa0:	0026      	movs	r6, r4
 8007aa2:	3615      	adds	r6, #21
 8007aa4:	2304      	movs	r3, #4
 8007aa6:	42b2      	cmp	r2, r6
 8007aa8:	d304      	bcc.n	8007ab4 <__lshift+0xa4>
 8007aaa:	1b13      	subs	r3, r2, r4
 8007aac:	3b15      	subs	r3, #21
 8007aae:	089b      	lsrs	r3, r3, #2
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	009b      	lsls	r3, r3, #2
 8007ab4:	50c8      	str	r0, [r1, r3]
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	d002      	beq.n	8007ac0 <__lshift+0xb0>
 8007aba:	9b01      	ldr	r3, [sp, #4]
 8007abc:	3302      	adds	r3, #2
 8007abe:	9300      	str	r3, [sp, #0]
 8007ac0:	9b00      	ldr	r3, [sp, #0]
 8007ac2:	9802      	ldr	r0, [sp, #8]
 8007ac4:	3b01      	subs	r3, #1
 8007ac6:	0021      	movs	r1, r4
 8007ac8:	612b      	str	r3, [r5, #16]
 8007aca:	f7ff fdcb 	bl	8007664 <_Bfree>
 8007ace:	0028      	movs	r0, r5
 8007ad0:	b005      	add	sp, #20
 8007ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ad4:	cb01      	ldmia	r3!, {r0}
 8007ad6:	c101      	stmia	r1!, {r0}
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d8fb      	bhi.n	8007ad4 <__lshift+0xc4>
 8007adc:	e7f0      	b.n	8007ac0 <__lshift+0xb0>
 8007ade:	46c0      	nop			@ (mov r8, r8)
 8007ae0:	08008a8c 	.word	0x08008a8c
 8007ae4:	08008a9d 	.word	0x08008a9d

08007ae8 <__mcmp>:
 8007ae8:	b530      	push	{r4, r5, lr}
 8007aea:	690b      	ldr	r3, [r1, #16]
 8007aec:	6904      	ldr	r4, [r0, #16]
 8007aee:	0002      	movs	r2, r0
 8007af0:	1ae0      	subs	r0, r4, r3
 8007af2:	429c      	cmp	r4, r3
 8007af4:	d10f      	bne.n	8007b16 <__mcmp+0x2e>
 8007af6:	3214      	adds	r2, #20
 8007af8:	009b      	lsls	r3, r3, #2
 8007afa:	3114      	adds	r1, #20
 8007afc:	0014      	movs	r4, r2
 8007afe:	18c9      	adds	r1, r1, r3
 8007b00:	18d2      	adds	r2, r2, r3
 8007b02:	3a04      	subs	r2, #4
 8007b04:	3904      	subs	r1, #4
 8007b06:	6815      	ldr	r5, [r2, #0]
 8007b08:	680b      	ldr	r3, [r1, #0]
 8007b0a:	429d      	cmp	r5, r3
 8007b0c:	d004      	beq.n	8007b18 <__mcmp+0x30>
 8007b0e:	2001      	movs	r0, #1
 8007b10:	429d      	cmp	r5, r3
 8007b12:	d200      	bcs.n	8007b16 <__mcmp+0x2e>
 8007b14:	3802      	subs	r0, #2
 8007b16:	bd30      	pop	{r4, r5, pc}
 8007b18:	4294      	cmp	r4, r2
 8007b1a:	d3f2      	bcc.n	8007b02 <__mcmp+0x1a>
 8007b1c:	e7fb      	b.n	8007b16 <__mcmp+0x2e>
	...

08007b20 <__mdiff>:
 8007b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b22:	000c      	movs	r4, r1
 8007b24:	b087      	sub	sp, #28
 8007b26:	9000      	str	r0, [sp, #0]
 8007b28:	0011      	movs	r1, r2
 8007b2a:	0020      	movs	r0, r4
 8007b2c:	0017      	movs	r7, r2
 8007b2e:	f7ff ffdb 	bl	8007ae8 <__mcmp>
 8007b32:	1e05      	subs	r5, r0, #0
 8007b34:	d110      	bne.n	8007b58 <__mdiff+0x38>
 8007b36:	0001      	movs	r1, r0
 8007b38:	9800      	ldr	r0, [sp, #0]
 8007b3a:	f7ff fd4f 	bl	80075dc <_Balloc>
 8007b3e:	1e02      	subs	r2, r0, #0
 8007b40:	d104      	bne.n	8007b4c <__mdiff+0x2c>
 8007b42:	4b40      	ldr	r3, [pc, #256]	@ (8007c44 <__mdiff+0x124>)
 8007b44:	4840      	ldr	r0, [pc, #256]	@ (8007c48 <__mdiff+0x128>)
 8007b46:	4941      	ldr	r1, [pc, #260]	@ (8007c4c <__mdiff+0x12c>)
 8007b48:	f000 fb22 	bl	8008190 <__assert_func>
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	6145      	str	r5, [r0, #20]
 8007b50:	6103      	str	r3, [r0, #16]
 8007b52:	0010      	movs	r0, r2
 8007b54:	b007      	add	sp, #28
 8007b56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b58:	2600      	movs	r6, #0
 8007b5a:	42b0      	cmp	r0, r6
 8007b5c:	da03      	bge.n	8007b66 <__mdiff+0x46>
 8007b5e:	0023      	movs	r3, r4
 8007b60:	003c      	movs	r4, r7
 8007b62:	001f      	movs	r7, r3
 8007b64:	3601      	adds	r6, #1
 8007b66:	6861      	ldr	r1, [r4, #4]
 8007b68:	9800      	ldr	r0, [sp, #0]
 8007b6a:	f7ff fd37 	bl	80075dc <_Balloc>
 8007b6e:	1e02      	subs	r2, r0, #0
 8007b70:	d103      	bne.n	8007b7a <__mdiff+0x5a>
 8007b72:	4b34      	ldr	r3, [pc, #208]	@ (8007c44 <__mdiff+0x124>)
 8007b74:	4834      	ldr	r0, [pc, #208]	@ (8007c48 <__mdiff+0x128>)
 8007b76:	4936      	ldr	r1, [pc, #216]	@ (8007c50 <__mdiff+0x130>)
 8007b78:	e7e6      	b.n	8007b48 <__mdiff+0x28>
 8007b7a:	6923      	ldr	r3, [r4, #16]
 8007b7c:	3414      	adds	r4, #20
 8007b7e:	9300      	str	r3, [sp, #0]
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	18e3      	adds	r3, r4, r3
 8007b84:	0021      	movs	r1, r4
 8007b86:	9401      	str	r4, [sp, #4]
 8007b88:	003c      	movs	r4, r7
 8007b8a:	9302      	str	r3, [sp, #8]
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	3414      	adds	r4, #20
 8007b90:	009b      	lsls	r3, r3, #2
 8007b92:	18e3      	adds	r3, r4, r3
 8007b94:	9303      	str	r3, [sp, #12]
 8007b96:	0003      	movs	r3, r0
 8007b98:	60c6      	str	r6, [r0, #12]
 8007b9a:	468c      	mov	ip, r1
 8007b9c:	2000      	movs	r0, #0
 8007b9e:	3314      	adds	r3, #20
 8007ba0:	9304      	str	r3, [sp, #16]
 8007ba2:	9305      	str	r3, [sp, #20]
 8007ba4:	4663      	mov	r3, ip
 8007ba6:	cb20      	ldmia	r3!, {r5}
 8007ba8:	b2a9      	uxth	r1, r5
 8007baa:	000e      	movs	r6, r1
 8007bac:	469c      	mov	ip, r3
 8007bae:	cc08      	ldmia	r4!, {r3}
 8007bb0:	0c2d      	lsrs	r5, r5, #16
 8007bb2:	b299      	uxth	r1, r3
 8007bb4:	1a71      	subs	r1, r6, r1
 8007bb6:	1809      	adds	r1, r1, r0
 8007bb8:	0c1b      	lsrs	r3, r3, #16
 8007bba:	1408      	asrs	r0, r1, #16
 8007bbc:	1aeb      	subs	r3, r5, r3
 8007bbe:	181b      	adds	r3, r3, r0
 8007bc0:	1418      	asrs	r0, r3, #16
 8007bc2:	b289      	uxth	r1, r1
 8007bc4:	041b      	lsls	r3, r3, #16
 8007bc6:	4319      	orrs	r1, r3
 8007bc8:	9b05      	ldr	r3, [sp, #20]
 8007bca:	c302      	stmia	r3!, {r1}
 8007bcc:	9305      	str	r3, [sp, #20]
 8007bce:	9b03      	ldr	r3, [sp, #12]
 8007bd0:	42a3      	cmp	r3, r4
 8007bd2:	d8e7      	bhi.n	8007ba4 <__mdiff+0x84>
 8007bd4:	0039      	movs	r1, r7
 8007bd6:	9c03      	ldr	r4, [sp, #12]
 8007bd8:	3115      	adds	r1, #21
 8007bda:	2304      	movs	r3, #4
 8007bdc:	428c      	cmp	r4, r1
 8007bde:	d304      	bcc.n	8007bea <__mdiff+0xca>
 8007be0:	1be3      	subs	r3, r4, r7
 8007be2:	3b15      	subs	r3, #21
 8007be4:	089b      	lsrs	r3, r3, #2
 8007be6:	3301      	adds	r3, #1
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	9901      	ldr	r1, [sp, #4]
 8007bec:	18cd      	adds	r5, r1, r3
 8007bee:	9904      	ldr	r1, [sp, #16]
 8007bf0:	002e      	movs	r6, r5
 8007bf2:	18cb      	adds	r3, r1, r3
 8007bf4:	001f      	movs	r7, r3
 8007bf6:	9902      	ldr	r1, [sp, #8]
 8007bf8:	428e      	cmp	r6, r1
 8007bfa:	d311      	bcc.n	8007c20 <__mdiff+0x100>
 8007bfc:	9c02      	ldr	r4, [sp, #8]
 8007bfe:	1ee9      	subs	r1, r5, #3
 8007c00:	2000      	movs	r0, #0
 8007c02:	428c      	cmp	r4, r1
 8007c04:	d304      	bcc.n	8007c10 <__mdiff+0xf0>
 8007c06:	0021      	movs	r1, r4
 8007c08:	3103      	adds	r1, #3
 8007c0a:	1b49      	subs	r1, r1, r5
 8007c0c:	0889      	lsrs	r1, r1, #2
 8007c0e:	0088      	lsls	r0, r1, #2
 8007c10:	181b      	adds	r3, r3, r0
 8007c12:	3b04      	subs	r3, #4
 8007c14:	6819      	ldr	r1, [r3, #0]
 8007c16:	2900      	cmp	r1, #0
 8007c18:	d010      	beq.n	8007c3c <__mdiff+0x11c>
 8007c1a:	9b00      	ldr	r3, [sp, #0]
 8007c1c:	6113      	str	r3, [r2, #16]
 8007c1e:	e798      	b.n	8007b52 <__mdiff+0x32>
 8007c20:	4684      	mov	ip, r0
 8007c22:	ce02      	ldmia	r6!, {r1}
 8007c24:	b288      	uxth	r0, r1
 8007c26:	4460      	add	r0, ip
 8007c28:	1400      	asrs	r0, r0, #16
 8007c2a:	0c0c      	lsrs	r4, r1, #16
 8007c2c:	1904      	adds	r4, r0, r4
 8007c2e:	4461      	add	r1, ip
 8007c30:	1420      	asrs	r0, r4, #16
 8007c32:	b289      	uxth	r1, r1
 8007c34:	0424      	lsls	r4, r4, #16
 8007c36:	4321      	orrs	r1, r4
 8007c38:	c702      	stmia	r7!, {r1}
 8007c3a:	e7dc      	b.n	8007bf6 <__mdiff+0xd6>
 8007c3c:	9900      	ldr	r1, [sp, #0]
 8007c3e:	3901      	subs	r1, #1
 8007c40:	9100      	str	r1, [sp, #0]
 8007c42:	e7e6      	b.n	8007c12 <__mdiff+0xf2>
 8007c44:	08008a8c 	.word	0x08008a8c
 8007c48:	08008a9d 	.word	0x08008a9d
 8007c4c:	00000237 	.word	0x00000237
 8007c50:	00000245 	.word	0x00000245

08007c54 <__d2b>:
 8007c54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c56:	2101      	movs	r1, #1
 8007c58:	0016      	movs	r6, r2
 8007c5a:	001f      	movs	r7, r3
 8007c5c:	f7ff fcbe 	bl	80075dc <_Balloc>
 8007c60:	1e04      	subs	r4, r0, #0
 8007c62:	d105      	bne.n	8007c70 <__d2b+0x1c>
 8007c64:	0022      	movs	r2, r4
 8007c66:	4b25      	ldr	r3, [pc, #148]	@ (8007cfc <__d2b+0xa8>)
 8007c68:	4825      	ldr	r0, [pc, #148]	@ (8007d00 <__d2b+0xac>)
 8007c6a:	4926      	ldr	r1, [pc, #152]	@ (8007d04 <__d2b+0xb0>)
 8007c6c:	f000 fa90 	bl	8008190 <__assert_func>
 8007c70:	033b      	lsls	r3, r7, #12
 8007c72:	007d      	lsls	r5, r7, #1
 8007c74:	0b1b      	lsrs	r3, r3, #12
 8007c76:	0d6d      	lsrs	r5, r5, #21
 8007c78:	d002      	beq.n	8007c80 <__d2b+0x2c>
 8007c7a:	2280      	movs	r2, #128	@ 0x80
 8007c7c:	0352      	lsls	r2, r2, #13
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	9301      	str	r3, [sp, #4]
 8007c82:	2e00      	cmp	r6, #0
 8007c84:	d025      	beq.n	8007cd2 <__d2b+0x7e>
 8007c86:	4668      	mov	r0, sp
 8007c88:	9600      	str	r6, [sp, #0]
 8007c8a:	f7ff fd74 	bl	8007776 <__lo0bits>
 8007c8e:	9b01      	ldr	r3, [sp, #4]
 8007c90:	9900      	ldr	r1, [sp, #0]
 8007c92:	2800      	cmp	r0, #0
 8007c94:	d01b      	beq.n	8007cce <__d2b+0x7a>
 8007c96:	2220      	movs	r2, #32
 8007c98:	001e      	movs	r6, r3
 8007c9a:	1a12      	subs	r2, r2, r0
 8007c9c:	4096      	lsls	r6, r2
 8007c9e:	0032      	movs	r2, r6
 8007ca0:	40c3      	lsrs	r3, r0
 8007ca2:	430a      	orrs	r2, r1
 8007ca4:	6162      	str	r2, [r4, #20]
 8007ca6:	9301      	str	r3, [sp, #4]
 8007ca8:	9e01      	ldr	r6, [sp, #4]
 8007caa:	61a6      	str	r6, [r4, #24]
 8007cac:	1e73      	subs	r3, r6, #1
 8007cae:	419e      	sbcs	r6, r3
 8007cb0:	3601      	adds	r6, #1
 8007cb2:	6126      	str	r6, [r4, #16]
 8007cb4:	2d00      	cmp	r5, #0
 8007cb6:	d014      	beq.n	8007ce2 <__d2b+0x8e>
 8007cb8:	2635      	movs	r6, #53	@ 0x35
 8007cba:	4b13      	ldr	r3, [pc, #76]	@ (8007d08 <__d2b+0xb4>)
 8007cbc:	18ed      	adds	r5, r5, r3
 8007cbe:	9b08      	ldr	r3, [sp, #32]
 8007cc0:	182d      	adds	r5, r5, r0
 8007cc2:	601d      	str	r5, [r3, #0]
 8007cc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cc6:	1a36      	subs	r6, r6, r0
 8007cc8:	601e      	str	r6, [r3, #0]
 8007cca:	0020      	movs	r0, r4
 8007ccc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007cce:	6161      	str	r1, [r4, #20]
 8007cd0:	e7ea      	b.n	8007ca8 <__d2b+0x54>
 8007cd2:	a801      	add	r0, sp, #4
 8007cd4:	f7ff fd4f 	bl	8007776 <__lo0bits>
 8007cd8:	9b01      	ldr	r3, [sp, #4]
 8007cda:	2601      	movs	r6, #1
 8007cdc:	6163      	str	r3, [r4, #20]
 8007cde:	3020      	adds	r0, #32
 8007ce0:	e7e7      	b.n	8007cb2 <__d2b+0x5e>
 8007ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8007d0c <__d2b+0xb8>)
 8007ce4:	18c0      	adds	r0, r0, r3
 8007ce6:	9b08      	ldr	r3, [sp, #32]
 8007ce8:	6018      	str	r0, [r3, #0]
 8007cea:	4b09      	ldr	r3, [pc, #36]	@ (8007d10 <__d2b+0xbc>)
 8007cec:	18f3      	adds	r3, r6, r3
 8007cee:	009b      	lsls	r3, r3, #2
 8007cf0:	18e3      	adds	r3, r4, r3
 8007cf2:	6958      	ldr	r0, [r3, #20]
 8007cf4:	f7ff fd1e 	bl	8007734 <__hi0bits>
 8007cf8:	0176      	lsls	r6, r6, #5
 8007cfa:	e7e3      	b.n	8007cc4 <__d2b+0x70>
 8007cfc:	08008a8c 	.word	0x08008a8c
 8007d00:	08008a9d 	.word	0x08008a9d
 8007d04:	0000030f 	.word	0x0000030f
 8007d08:	fffffbcd 	.word	0xfffffbcd
 8007d0c:	fffffbce 	.word	0xfffffbce
 8007d10:	3fffffff 	.word	0x3fffffff

08007d14 <__ssputs_r>:
 8007d14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d16:	688e      	ldr	r6, [r1, #8]
 8007d18:	b085      	sub	sp, #20
 8007d1a:	001f      	movs	r7, r3
 8007d1c:	000c      	movs	r4, r1
 8007d1e:	680b      	ldr	r3, [r1, #0]
 8007d20:	9002      	str	r0, [sp, #8]
 8007d22:	9203      	str	r2, [sp, #12]
 8007d24:	42be      	cmp	r6, r7
 8007d26:	d830      	bhi.n	8007d8a <__ssputs_r+0x76>
 8007d28:	210c      	movs	r1, #12
 8007d2a:	5e62      	ldrsh	r2, [r4, r1]
 8007d2c:	2190      	movs	r1, #144	@ 0x90
 8007d2e:	00c9      	lsls	r1, r1, #3
 8007d30:	420a      	tst	r2, r1
 8007d32:	d028      	beq.n	8007d86 <__ssputs_r+0x72>
 8007d34:	2003      	movs	r0, #3
 8007d36:	6921      	ldr	r1, [r4, #16]
 8007d38:	1a5b      	subs	r3, r3, r1
 8007d3a:	9301      	str	r3, [sp, #4]
 8007d3c:	6963      	ldr	r3, [r4, #20]
 8007d3e:	4343      	muls	r3, r0
 8007d40:	9801      	ldr	r0, [sp, #4]
 8007d42:	0fdd      	lsrs	r5, r3, #31
 8007d44:	18ed      	adds	r5, r5, r3
 8007d46:	1c7b      	adds	r3, r7, #1
 8007d48:	181b      	adds	r3, r3, r0
 8007d4a:	106d      	asrs	r5, r5, #1
 8007d4c:	42ab      	cmp	r3, r5
 8007d4e:	d900      	bls.n	8007d52 <__ssputs_r+0x3e>
 8007d50:	001d      	movs	r5, r3
 8007d52:	0552      	lsls	r2, r2, #21
 8007d54:	d528      	bpl.n	8007da8 <__ssputs_r+0x94>
 8007d56:	0029      	movs	r1, r5
 8007d58:	9802      	ldr	r0, [sp, #8]
 8007d5a:	f7ff fbaf 	bl	80074bc <_malloc_r>
 8007d5e:	1e06      	subs	r6, r0, #0
 8007d60:	d02c      	beq.n	8007dbc <__ssputs_r+0xa8>
 8007d62:	9a01      	ldr	r2, [sp, #4]
 8007d64:	6921      	ldr	r1, [r4, #16]
 8007d66:	f000 fa09 	bl	800817c <memcpy>
 8007d6a:	89a2      	ldrh	r2, [r4, #12]
 8007d6c:	4b18      	ldr	r3, [pc, #96]	@ (8007dd0 <__ssputs_r+0xbc>)
 8007d6e:	401a      	ands	r2, r3
 8007d70:	2380      	movs	r3, #128	@ 0x80
 8007d72:	4313      	orrs	r3, r2
 8007d74:	81a3      	strh	r3, [r4, #12]
 8007d76:	9b01      	ldr	r3, [sp, #4]
 8007d78:	6126      	str	r6, [r4, #16]
 8007d7a:	18f6      	adds	r6, r6, r3
 8007d7c:	6026      	str	r6, [r4, #0]
 8007d7e:	003e      	movs	r6, r7
 8007d80:	6165      	str	r5, [r4, #20]
 8007d82:	1aed      	subs	r5, r5, r3
 8007d84:	60a5      	str	r5, [r4, #8]
 8007d86:	42be      	cmp	r6, r7
 8007d88:	d900      	bls.n	8007d8c <__ssputs_r+0x78>
 8007d8a:	003e      	movs	r6, r7
 8007d8c:	0032      	movs	r2, r6
 8007d8e:	9903      	ldr	r1, [sp, #12]
 8007d90:	6820      	ldr	r0, [r4, #0]
 8007d92:	f000 f9ce 	bl	8008132 <memmove>
 8007d96:	2000      	movs	r0, #0
 8007d98:	68a3      	ldr	r3, [r4, #8]
 8007d9a:	1b9b      	subs	r3, r3, r6
 8007d9c:	60a3      	str	r3, [r4, #8]
 8007d9e:	6823      	ldr	r3, [r4, #0]
 8007da0:	199b      	adds	r3, r3, r6
 8007da2:	6023      	str	r3, [r4, #0]
 8007da4:	b005      	add	sp, #20
 8007da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007da8:	002a      	movs	r2, r5
 8007daa:	9802      	ldr	r0, [sp, #8]
 8007dac:	f000 fa4d 	bl	800824a <_realloc_r>
 8007db0:	1e06      	subs	r6, r0, #0
 8007db2:	d1e0      	bne.n	8007d76 <__ssputs_r+0x62>
 8007db4:	6921      	ldr	r1, [r4, #16]
 8007db6:	9802      	ldr	r0, [sp, #8]
 8007db8:	f7ff fb0a 	bl	80073d0 <_free_r>
 8007dbc:	230c      	movs	r3, #12
 8007dbe:	2001      	movs	r0, #1
 8007dc0:	9a02      	ldr	r2, [sp, #8]
 8007dc2:	4240      	negs	r0, r0
 8007dc4:	6013      	str	r3, [r2, #0]
 8007dc6:	89a2      	ldrh	r2, [r4, #12]
 8007dc8:	3334      	adds	r3, #52	@ 0x34
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	81a3      	strh	r3, [r4, #12]
 8007dce:	e7e9      	b.n	8007da4 <__ssputs_r+0x90>
 8007dd0:	fffffb7f 	.word	0xfffffb7f

08007dd4 <_svfiprintf_r>:
 8007dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007dd6:	b0a1      	sub	sp, #132	@ 0x84
 8007dd8:	9003      	str	r0, [sp, #12]
 8007dda:	001d      	movs	r5, r3
 8007ddc:	898b      	ldrh	r3, [r1, #12]
 8007dde:	000f      	movs	r7, r1
 8007de0:	0016      	movs	r6, r2
 8007de2:	061b      	lsls	r3, r3, #24
 8007de4:	d511      	bpl.n	8007e0a <_svfiprintf_r+0x36>
 8007de6:	690b      	ldr	r3, [r1, #16]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d10e      	bne.n	8007e0a <_svfiprintf_r+0x36>
 8007dec:	2140      	movs	r1, #64	@ 0x40
 8007dee:	f7ff fb65 	bl	80074bc <_malloc_r>
 8007df2:	6038      	str	r0, [r7, #0]
 8007df4:	6138      	str	r0, [r7, #16]
 8007df6:	2800      	cmp	r0, #0
 8007df8:	d105      	bne.n	8007e06 <_svfiprintf_r+0x32>
 8007dfa:	230c      	movs	r3, #12
 8007dfc:	9a03      	ldr	r2, [sp, #12]
 8007dfe:	6013      	str	r3, [r2, #0]
 8007e00:	2001      	movs	r0, #1
 8007e02:	4240      	negs	r0, r0
 8007e04:	e0cf      	b.n	8007fa6 <_svfiprintf_r+0x1d2>
 8007e06:	2340      	movs	r3, #64	@ 0x40
 8007e08:	617b      	str	r3, [r7, #20]
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	ac08      	add	r4, sp, #32
 8007e0e:	6163      	str	r3, [r4, #20]
 8007e10:	3320      	adds	r3, #32
 8007e12:	7663      	strb	r3, [r4, #25]
 8007e14:	3310      	adds	r3, #16
 8007e16:	76a3      	strb	r3, [r4, #26]
 8007e18:	9507      	str	r5, [sp, #28]
 8007e1a:	0035      	movs	r5, r6
 8007e1c:	782b      	ldrb	r3, [r5, #0]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d001      	beq.n	8007e26 <_svfiprintf_r+0x52>
 8007e22:	2b25      	cmp	r3, #37	@ 0x25
 8007e24:	d148      	bne.n	8007eb8 <_svfiprintf_r+0xe4>
 8007e26:	1bab      	subs	r3, r5, r6
 8007e28:	9305      	str	r3, [sp, #20]
 8007e2a:	42b5      	cmp	r5, r6
 8007e2c:	d00b      	beq.n	8007e46 <_svfiprintf_r+0x72>
 8007e2e:	0032      	movs	r2, r6
 8007e30:	0039      	movs	r1, r7
 8007e32:	9803      	ldr	r0, [sp, #12]
 8007e34:	f7ff ff6e 	bl	8007d14 <__ssputs_r>
 8007e38:	3001      	adds	r0, #1
 8007e3a:	d100      	bne.n	8007e3e <_svfiprintf_r+0x6a>
 8007e3c:	e0ae      	b.n	8007f9c <_svfiprintf_r+0x1c8>
 8007e3e:	6963      	ldr	r3, [r4, #20]
 8007e40:	9a05      	ldr	r2, [sp, #20]
 8007e42:	189b      	adds	r3, r3, r2
 8007e44:	6163      	str	r3, [r4, #20]
 8007e46:	782b      	ldrb	r3, [r5, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d100      	bne.n	8007e4e <_svfiprintf_r+0x7a>
 8007e4c:	e0a6      	b.n	8007f9c <_svfiprintf_r+0x1c8>
 8007e4e:	2201      	movs	r2, #1
 8007e50:	2300      	movs	r3, #0
 8007e52:	4252      	negs	r2, r2
 8007e54:	6062      	str	r2, [r4, #4]
 8007e56:	a904      	add	r1, sp, #16
 8007e58:	3254      	adds	r2, #84	@ 0x54
 8007e5a:	1852      	adds	r2, r2, r1
 8007e5c:	1c6e      	adds	r6, r5, #1
 8007e5e:	6023      	str	r3, [r4, #0]
 8007e60:	60e3      	str	r3, [r4, #12]
 8007e62:	60a3      	str	r3, [r4, #8]
 8007e64:	7013      	strb	r3, [r2, #0]
 8007e66:	65a3      	str	r3, [r4, #88]	@ 0x58
 8007e68:	4b54      	ldr	r3, [pc, #336]	@ (8007fbc <_svfiprintf_r+0x1e8>)
 8007e6a:	2205      	movs	r2, #5
 8007e6c:	0018      	movs	r0, r3
 8007e6e:	7831      	ldrb	r1, [r6, #0]
 8007e70:	9305      	str	r3, [sp, #20]
 8007e72:	f7fe fc2c 	bl	80066ce <memchr>
 8007e76:	1c75      	adds	r5, r6, #1
 8007e78:	2800      	cmp	r0, #0
 8007e7a:	d11f      	bne.n	8007ebc <_svfiprintf_r+0xe8>
 8007e7c:	6822      	ldr	r2, [r4, #0]
 8007e7e:	06d3      	lsls	r3, r2, #27
 8007e80:	d504      	bpl.n	8007e8c <_svfiprintf_r+0xb8>
 8007e82:	2353      	movs	r3, #83	@ 0x53
 8007e84:	a904      	add	r1, sp, #16
 8007e86:	185b      	adds	r3, r3, r1
 8007e88:	2120      	movs	r1, #32
 8007e8a:	7019      	strb	r1, [r3, #0]
 8007e8c:	0713      	lsls	r3, r2, #28
 8007e8e:	d504      	bpl.n	8007e9a <_svfiprintf_r+0xc6>
 8007e90:	2353      	movs	r3, #83	@ 0x53
 8007e92:	a904      	add	r1, sp, #16
 8007e94:	185b      	adds	r3, r3, r1
 8007e96:	212b      	movs	r1, #43	@ 0x2b
 8007e98:	7019      	strb	r1, [r3, #0]
 8007e9a:	7833      	ldrb	r3, [r6, #0]
 8007e9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e9e:	d016      	beq.n	8007ece <_svfiprintf_r+0xfa>
 8007ea0:	0035      	movs	r5, r6
 8007ea2:	2100      	movs	r1, #0
 8007ea4:	200a      	movs	r0, #10
 8007ea6:	68e3      	ldr	r3, [r4, #12]
 8007ea8:	782a      	ldrb	r2, [r5, #0]
 8007eaa:	1c6e      	adds	r6, r5, #1
 8007eac:	3a30      	subs	r2, #48	@ 0x30
 8007eae:	2a09      	cmp	r2, #9
 8007eb0:	d950      	bls.n	8007f54 <_svfiprintf_r+0x180>
 8007eb2:	2900      	cmp	r1, #0
 8007eb4:	d111      	bne.n	8007eda <_svfiprintf_r+0x106>
 8007eb6:	e017      	b.n	8007ee8 <_svfiprintf_r+0x114>
 8007eb8:	3501      	adds	r5, #1
 8007eba:	e7af      	b.n	8007e1c <_svfiprintf_r+0x48>
 8007ebc:	9b05      	ldr	r3, [sp, #20]
 8007ebe:	6822      	ldr	r2, [r4, #0]
 8007ec0:	1ac0      	subs	r0, r0, r3
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	4083      	lsls	r3, r0
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	002e      	movs	r6, r5
 8007eca:	6023      	str	r3, [r4, #0]
 8007ecc:	e7cc      	b.n	8007e68 <_svfiprintf_r+0x94>
 8007ece:	9b07      	ldr	r3, [sp, #28]
 8007ed0:	1d19      	adds	r1, r3, #4
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	9107      	str	r1, [sp, #28]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	db01      	blt.n	8007ede <_svfiprintf_r+0x10a>
 8007eda:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007edc:	e004      	b.n	8007ee8 <_svfiprintf_r+0x114>
 8007ede:	425b      	negs	r3, r3
 8007ee0:	60e3      	str	r3, [r4, #12]
 8007ee2:	2302      	movs	r3, #2
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	6023      	str	r3, [r4, #0]
 8007ee8:	782b      	ldrb	r3, [r5, #0]
 8007eea:	2b2e      	cmp	r3, #46	@ 0x2e
 8007eec:	d10c      	bne.n	8007f08 <_svfiprintf_r+0x134>
 8007eee:	786b      	ldrb	r3, [r5, #1]
 8007ef0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ef2:	d134      	bne.n	8007f5e <_svfiprintf_r+0x18a>
 8007ef4:	9b07      	ldr	r3, [sp, #28]
 8007ef6:	3502      	adds	r5, #2
 8007ef8:	1d1a      	adds	r2, r3, #4
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	9207      	str	r2, [sp, #28]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	da01      	bge.n	8007f06 <_svfiprintf_r+0x132>
 8007f02:	2301      	movs	r3, #1
 8007f04:	425b      	negs	r3, r3
 8007f06:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f08:	4e2d      	ldr	r6, [pc, #180]	@ (8007fc0 <_svfiprintf_r+0x1ec>)
 8007f0a:	2203      	movs	r2, #3
 8007f0c:	0030      	movs	r0, r6
 8007f0e:	7829      	ldrb	r1, [r5, #0]
 8007f10:	f7fe fbdd 	bl	80066ce <memchr>
 8007f14:	2800      	cmp	r0, #0
 8007f16:	d006      	beq.n	8007f26 <_svfiprintf_r+0x152>
 8007f18:	2340      	movs	r3, #64	@ 0x40
 8007f1a:	1b80      	subs	r0, r0, r6
 8007f1c:	4083      	lsls	r3, r0
 8007f1e:	6822      	ldr	r2, [r4, #0]
 8007f20:	3501      	adds	r5, #1
 8007f22:	4313      	orrs	r3, r2
 8007f24:	6023      	str	r3, [r4, #0]
 8007f26:	7829      	ldrb	r1, [r5, #0]
 8007f28:	2206      	movs	r2, #6
 8007f2a:	4826      	ldr	r0, [pc, #152]	@ (8007fc4 <_svfiprintf_r+0x1f0>)
 8007f2c:	1c6e      	adds	r6, r5, #1
 8007f2e:	7621      	strb	r1, [r4, #24]
 8007f30:	f7fe fbcd 	bl	80066ce <memchr>
 8007f34:	2800      	cmp	r0, #0
 8007f36:	d038      	beq.n	8007faa <_svfiprintf_r+0x1d6>
 8007f38:	4b23      	ldr	r3, [pc, #140]	@ (8007fc8 <_svfiprintf_r+0x1f4>)
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d122      	bne.n	8007f84 <_svfiprintf_r+0x1b0>
 8007f3e:	2207      	movs	r2, #7
 8007f40:	9b07      	ldr	r3, [sp, #28]
 8007f42:	3307      	adds	r3, #7
 8007f44:	4393      	bics	r3, r2
 8007f46:	3308      	adds	r3, #8
 8007f48:	9307      	str	r3, [sp, #28]
 8007f4a:	6963      	ldr	r3, [r4, #20]
 8007f4c:	9a04      	ldr	r2, [sp, #16]
 8007f4e:	189b      	adds	r3, r3, r2
 8007f50:	6163      	str	r3, [r4, #20]
 8007f52:	e762      	b.n	8007e1a <_svfiprintf_r+0x46>
 8007f54:	4343      	muls	r3, r0
 8007f56:	0035      	movs	r5, r6
 8007f58:	2101      	movs	r1, #1
 8007f5a:	189b      	adds	r3, r3, r2
 8007f5c:	e7a4      	b.n	8007ea8 <_svfiprintf_r+0xd4>
 8007f5e:	2300      	movs	r3, #0
 8007f60:	200a      	movs	r0, #10
 8007f62:	0019      	movs	r1, r3
 8007f64:	3501      	adds	r5, #1
 8007f66:	6063      	str	r3, [r4, #4]
 8007f68:	782a      	ldrb	r2, [r5, #0]
 8007f6a:	1c6e      	adds	r6, r5, #1
 8007f6c:	3a30      	subs	r2, #48	@ 0x30
 8007f6e:	2a09      	cmp	r2, #9
 8007f70:	d903      	bls.n	8007f7a <_svfiprintf_r+0x1a6>
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d0c8      	beq.n	8007f08 <_svfiprintf_r+0x134>
 8007f76:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f78:	e7c6      	b.n	8007f08 <_svfiprintf_r+0x134>
 8007f7a:	4341      	muls	r1, r0
 8007f7c:	0035      	movs	r5, r6
 8007f7e:	2301      	movs	r3, #1
 8007f80:	1889      	adds	r1, r1, r2
 8007f82:	e7f1      	b.n	8007f68 <_svfiprintf_r+0x194>
 8007f84:	aa07      	add	r2, sp, #28
 8007f86:	9200      	str	r2, [sp, #0]
 8007f88:	0021      	movs	r1, r4
 8007f8a:	003a      	movs	r2, r7
 8007f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8007fcc <_svfiprintf_r+0x1f8>)
 8007f8e:	9803      	ldr	r0, [sp, #12]
 8007f90:	f7fd fe16 	bl	8005bc0 <_printf_float>
 8007f94:	9004      	str	r0, [sp, #16]
 8007f96:	9b04      	ldr	r3, [sp, #16]
 8007f98:	3301      	adds	r3, #1
 8007f9a:	d1d6      	bne.n	8007f4a <_svfiprintf_r+0x176>
 8007f9c:	89bb      	ldrh	r3, [r7, #12]
 8007f9e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007fa0:	065b      	lsls	r3, r3, #25
 8007fa2:	d500      	bpl.n	8007fa6 <_svfiprintf_r+0x1d2>
 8007fa4:	e72c      	b.n	8007e00 <_svfiprintf_r+0x2c>
 8007fa6:	b021      	add	sp, #132	@ 0x84
 8007fa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007faa:	aa07      	add	r2, sp, #28
 8007fac:	9200      	str	r2, [sp, #0]
 8007fae:	0021      	movs	r1, r4
 8007fb0:	003a      	movs	r2, r7
 8007fb2:	4b06      	ldr	r3, [pc, #24]	@ (8007fcc <_svfiprintf_r+0x1f8>)
 8007fb4:	9803      	ldr	r0, [sp, #12]
 8007fb6:	f7fe f8b1 	bl	800611c <_printf_i>
 8007fba:	e7eb      	b.n	8007f94 <_svfiprintf_r+0x1c0>
 8007fbc:	08008af6 	.word	0x08008af6
 8007fc0:	08008afc 	.word	0x08008afc
 8007fc4:	08008b00 	.word	0x08008b00
 8007fc8:	08005bc1 	.word	0x08005bc1
 8007fcc:	08007d15 	.word	0x08007d15

08007fd0 <__sflush_r>:
 8007fd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007fd2:	220c      	movs	r2, #12
 8007fd4:	5e8b      	ldrsh	r3, [r1, r2]
 8007fd6:	0005      	movs	r5, r0
 8007fd8:	000c      	movs	r4, r1
 8007fda:	071a      	lsls	r2, r3, #28
 8007fdc:	d456      	bmi.n	800808c <__sflush_r+0xbc>
 8007fde:	684a      	ldr	r2, [r1, #4]
 8007fe0:	2a00      	cmp	r2, #0
 8007fe2:	dc02      	bgt.n	8007fea <__sflush_r+0x1a>
 8007fe4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8007fe6:	2a00      	cmp	r2, #0
 8007fe8:	dd4e      	ble.n	8008088 <__sflush_r+0xb8>
 8007fea:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8007fec:	2f00      	cmp	r7, #0
 8007fee:	d04b      	beq.n	8008088 <__sflush_r+0xb8>
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	2080      	movs	r0, #128	@ 0x80
 8007ff4:	682e      	ldr	r6, [r5, #0]
 8007ff6:	602a      	str	r2, [r5, #0]
 8007ff8:	001a      	movs	r2, r3
 8007ffa:	0140      	lsls	r0, r0, #5
 8007ffc:	6a21      	ldr	r1, [r4, #32]
 8007ffe:	4002      	ands	r2, r0
 8008000:	4203      	tst	r3, r0
 8008002:	d033      	beq.n	800806c <__sflush_r+0x9c>
 8008004:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008006:	89a3      	ldrh	r3, [r4, #12]
 8008008:	075b      	lsls	r3, r3, #29
 800800a:	d506      	bpl.n	800801a <__sflush_r+0x4a>
 800800c:	6863      	ldr	r3, [r4, #4]
 800800e:	1ad2      	subs	r2, r2, r3
 8008010:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008012:	2b00      	cmp	r3, #0
 8008014:	d001      	beq.n	800801a <__sflush_r+0x4a>
 8008016:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008018:	1ad2      	subs	r2, r2, r3
 800801a:	2300      	movs	r3, #0
 800801c:	0028      	movs	r0, r5
 800801e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8008020:	6a21      	ldr	r1, [r4, #32]
 8008022:	47b8      	blx	r7
 8008024:	89a2      	ldrh	r2, [r4, #12]
 8008026:	1c43      	adds	r3, r0, #1
 8008028:	d106      	bne.n	8008038 <__sflush_r+0x68>
 800802a:	6829      	ldr	r1, [r5, #0]
 800802c:	291d      	cmp	r1, #29
 800802e:	d846      	bhi.n	80080be <__sflush_r+0xee>
 8008030:	4b29      	ldr	r3, [pc, #164]	@ (80080d8 <__sflush_r+0x108>)
 8008032:	40cb      	lsrs	r3, r1
 8008034:	07db      	lsls	r3, r3, #31
 8008036:	d542      	bpl.n	80080be <__sflush_r+0xee>
 8008038:	2300      	movs	r3, #0
 800803a:	6063      	str	r3, [r4, #4]
 800803c:	6923      	ldr	r3, [r4, #16]
 800803e:	6023      	str	r3, [r4, #0]
 8008040:	04d2      	lsls	r2, r2, #19
 8008042:	d505      	bpl.n	8008050 <__sflush_r+0x80>
 8008044:	1c43      	adds	r3, r0, #1
 8008046:	d102      	bne.n	800804e <__sflush_r+0x7e>
 8008048:	682b      	ldr	r3, [r5, #0]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d100      	bne.n	8008050 <__sflush_r+0x80>
 800804e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008050:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008052:	602e      	str	r6, [r5, #0]
 8008054:	2900      	cmp	r1, #0
 8008056:	d017      	beq.n	8008088 <__sflush_r+0xb8>
 8008058:	0023      	movs	r3, r4
 800805a:	3344      	adds	r3, #68	@ 0x44
 800805c:	4299      	cmp	r1, r3
 800805e:	d002      	beq.n	8008066 <__sflush_r+0x96>
 8008060:	0028      	movs	r0, r5
 8008062:	f7ff f9b5 	bl	80073d0 <_free_r>
 8008066:	2300      	movs	r3, #0
 8008068:	6363      	str	r3, [r4, #52]	@ 0x34
 800806a:	e00d      	b.n	8008088 <__sflush_r+0xb8>
 800806c:	2301      	movs	r3, #1
 800806e:	0028      	movs	r0, r5
 8008070:	47b8      	blx	r7
 8008072:	0002      	movs	r2, r0
 8008074:	1c43      	adds	r3, r0, #1
 8008076:	d1c6      	bne.n	8008006 <__sflush_r+0x36>
 8008078:	682b      	ldr	r3, [r5, #0]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d0c3      	beq.n	8008006 <__sflush_r+0x36>
 800807e:	2b1d      	cmp	r3, #29
 8008080:	d001      	beq.n	8008086 <__sflush_r+0xb6>
 8008082:	2b16      	cmp	r3, #22
 8008084:	d11a      	bne.n	80080bc <__sflush_r+0xec>
 8008086:	602e      	str	r6, [r5, #0]
 8008088:	2000      	movs	r0, #0
 800808a:	e01e      	b.n	80080ca <__sflush_r+0xfa>
 800808c:	690e      	ldr	r6, [r1, #16]
 800808e:	2e00      	cmp	r6, #0
 8008090:	d0fa      	beq.n	8008088 <__sflush_r+0xb8>
 8008092:	680f      	ldr	r7, [r1, #0]
 8008094:	600e      	str	r6, [r1, #0]
 8008096:	1bba      	subs	r2, r7, r6
 8008098:	9201      	str	r2, [sp, #4]
 800809a:	2200      	movs	r2, #0
 800809c:	079b      	lsls	r3, r3, #30
 800809e:	d100      	bne.n	80080a2 <__sflush_r+0xd2>
 80080a0:	694a      	ldr	r2, [r1, #20]
 80080a2:	60a2      	str	r2, [r4, #8]
 80080a4:	9b01      	ldr	r3, [sp, #4]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	ddee      	ble.n	8008088 <__sflush_r+0xb8>
 80080aa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80080ac:	0032      	movs	r2, r6
 80080ae:	001f      	movs	r7, r3
 80080b0:	0028      	movs	r0, r5
 80080b2:	9b01      	ldr	r3, [sp, #4]
 80080b4:	6a21      	ldr	r1, [r4, #32]
 80080b6:	47b8      	blx	r7
 80080b8:	2800      	cmp	r0, #0
 80080ba:	dc07      	bgt.n	80080cc <__sflush_r+0xfc>
 80080bc:	89a2      	ldrh	r2, [r4, #12]
 80080be:	2340      	movs	r3, #64	@ 0x40
 80080c0:	2001      	movs	r0, #1
 80080c2:	4313      	orrs	r3, r2
 80080c4:	b21b      	sxth	r3, r3
 80080c6:	81a3      	strh	r3, [r4, #12]
 80080c8:	4240      	negs	r0, r0
 80080ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80080cc:	9b01      	ldr	r3, [sp, #4]
 80080ce:	1836      	adds	r6, r6, r0
 80080d0:	1a1b      	subs	r3, r3, r0
 80080d2:	9301      	str	r3, [sp, #4]
 80080d4:	e7e6      	b.n	80080a4 <__sflush_r+0xd4>
 80080d6:	46c0      	nop			@ (mov r8, r8)
 80080d8:	20400001 	.word	0x20400001

080080dc <_fflush_r>:
 80080dc:	690b      	ldr	r3, [r1, #16]
 80080de:	b570      	push	{r4, r5, r6, lr}
 80080e0:	0005      	movs	r5, r0
 80080e2:	000c      	movs	r4, r1
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d102      	bne.n	80080ee <_fflush_r+0x12>
 80080e8:	2500      	movs	r5, #0
 80080ea:	0028      	movs	r0, r5
 80080ec:	bd70      	pop	{r4, r5, r6, pc}
 80080ee:	2800      	cmp	r0, #0
 80080f0:	d004      	beq.n	80080fc <_fflush_r+0x20>
 80080f2:	6a03      	ldr	r3, [r0, #32]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d101      	bne.n	80080fc <_fflush_r+0x20>
 80080f8:	f7fe f9ac 	bl	8006454 <__sinit>
 80080fc:	220c      	movs	r2, #12
 80080fe:	5ea3      	ldrsh	r3, [r4, r2]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d0f1      	beq.n	80080e8 <_fflush_r+0xc>
 8008104:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008106:	07d2      	lsls	r2, r2, #31
 8008108:	d404      	bmi.n	8008114 <_fflush_r+0x38>
 800810a:	059b      	lsls	r3, r3, #22
 800810c:	d402      	bmi.n	8008114 <_fflush_r+0x38>
 800810e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008110:	f7fe fadb 	bl	80066ca <__retarget_lock_acquire_recursive>
 8008114:	0028      	movs	r0, r5
 8008116:	0021      	movs	r1, r4
 8008118:	f7ff ff5a 	bl	8007fd0 <__sflush_r>
 800811c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800811e:	0005      	movs	r5, r0
 8008120:	07db      	lsls	r3, r3, #31
 8008122:	d4e2      	bmi.n	80080ea <_fflush_r+0xe>
 8008124:	89a3      	ldrh	r3, [r4, #12]
 8008126:	059b      	lsls	r3, r3, #22
 8008128:	d4df      	bmi.n	80080ea <_fflush_r+0xe>
 800812a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800812c:	f7fe face 	bl	80066cc <__retarget_lock_release_recursive>
 8008130:	e7db      	b.n	80080ea <_fflush_r+0xe>

08008132 <memmove>:
 8008132:	b510      	push	{r4, lr}
 8008134:	4288      	cmp	r0, r1
 8008136:	d902      	bls.n	800813e <memmove+0xc>
 8008138:	188b      	adds	r3, r1, r2
 800813a:	4298      	cmp	r0, r3
 800813c:	d308      	bcc.n	8008150 <memmove+0x1e>
 800813e:	2300      	movs	r3, #0
 8008140:	429a      	cmp	r2, r3
 8008142:	d007      	beq.n	8008154 <memmove+0x22>
 8008144:	5ccc      	ldrb	r4, [r1, r3]
 8008146:	54c4      	strb	r4, [r0, r3]
 8008148:	3301      	adds	r3, #1
 800814a:	e7f9      	b.n	8008140 <memmove+0xe>
 800814c:	5c8b      	ldrb	r3, [r1, r2]
 800814e:	5483      	strb	r3, [r0, r2]
 8008150:	3a01      	subs	r2, #1
 8008152:	d2fb      	bcs.n	800814c <memmove+0x1a>
 8008154:	bd10      	pop	{r4, pc}
	...

08008158 <_sbrk_r>:
 8008158:	2300      	movs	r3, #0
 800815a:	b570      	push	{r4, r5, r6, lr}
 800815c:	4d06      	ldr	r5, [pc, #24]	@ (8008178 <_sbrk_r+0x20>)
 800815e:	0004      	movs	r4, r0
 8008160:	0008      	movs	r0, r1
 8008162:	602b      	str	r3, [r5, #0]
 8008164:	f7fb f808 	bl	8003178 <_sbrk>
 8008168:	1c43      	adds	r3, r0, #1
 800816a:	d103      	bne.n	8008174 <_sbrk_r+0x1c>
 800816c:	682b      	ldr	r3, [r5, #0]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d000      	beq.n	8008174 <_sbrk_r+0x1c>
 8008172:	6023      	str	r3, [r4, #0]
 8008174:	bd70      	pop	{r4, r5, r6, pc}
 8008176:	46c0      	nop			@ (mov r8, r8)
 8008178:	2000045c 	.word	0x2000045c

0800817c <memcpy>:
 800817c:	2300      	movs	r3, #0
 800817e:	b510      	push	{r4, lr}
 8008180:	429a      	cmp	r2, r3
 8008182:	d100      	bne.n	8008186 <memcpy+0xa>
 8008184:	bd10      	pop	{r4, pc}
 8008186:	5ccc      	ldrb	r4, [r1, r3]
 8008188:	54c4      	strb	r4, [r0, r3]
 800818a:	3301      	adds	r3, #1
 800818c:	e7f8      	b.n	8008180 <memcpy+0x4>
	...

08008190 <__assert_func>:
 8008190:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8008192:	0014      	movs	r4, r2
 8008194:	001a      	movs	r2, r3
 8008196:	4b09      	ldr	r3, [pc, #36]	@ (80081bc <__assert_func+0x2c>)
 8008198:	0005      	movs	r5, r0
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	000e      	movs	r6, r1
 800819e:	68d8      	ldr	r0, [r3, #12]
 80081a0:	4b07      	ldr	r3, [pc, #28]	@ (80081c0 <__assert_func+0x30>)
 80081a2:	2c00      	cmp	r4, #0
 80081a4:	d101      	bne.n	80081aa <__assert_func+0x1a>
 80081a6:	4b07      	ldr	r3, [pc, #28]	@ (80081c4 <__assert_func+0x34>)
 80081a8:	001c      	movs	r4, r3
 80081aa:	4907      	ldr	r1, [pc, #28]	@ (80081c8 <__assert_func+0x38>)
 80081ac:	9301      	str	r3, [sp, #4]
 80081ae:	9402      	str	r4, [sp, #8]
 80081b0:	002b      	movs	r3, r5
 80081b2:	9600      	str	r6, [sp, #0]
 80081b4:	f000 f886 	bl	80082c4 <fiprintf>
 80081b8:	f000 f894 	bl	80082e4 <abort>
 80081bc:	20000018 	.word	0x20000018
 80081c0:	08008b11 	.word	0x08008b11
 80081c4:	08008b4c 	.word	0x08008b4c
 80081c8:	08008b1e 	.word	0x08008b1e

080081cc <_calloc_r>:
 80081cc:	b570      	push	{r4, r5, r6, lr}
 80081ce:	0c0b      	lsrs	r3, r1, #16
 80081d0:	0c15      	lsrs	r5, r2, #16
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d11e      	bne.n	8008214 <_calloc_r+0x48>
 80081d6:	2d00      	cmp	r5, #0
 80081d8:	d10c      	bne.n	80081f4 <_calloc_r+0x28>
 80081da:	b289      	uxth	r1, r1
 80081dc:	b294      	uxth	r4, r2
 80081de:	434c      	muls	r4, r1
 80081e0:	0021      	movs	r1, r4
 80081e2:	f7ff f96b 	bl	80074bc <_malloc_r>
 80081e6:	1e05      	subs	r5, r0, #0
 80081e8:	d01b      	beq.n	8008222 <_calloc_r+0x56>
 80081ea:	0022      	movs	r2, r4
 80081ec:	2100      	movs	r1, #0
 80081ee:	f7fe f9e7 	bl	80065c0 <memset>
 80081f2:	e016      	b.n	8008222 <_calloc_r+0x56>
 80081f4:	1c2b      	adds	r3, r5, #0
 80081f6:	1c0c      	adds	r4, r1, #0
 80081f8:	b289      	uxth	r1, r1
 80081fa:	b292      	uxth	r2, r2
 80081fc:	434a      	muls	r2, r1
 80081fe:	b29b      	uxth	r3, r3
 8008200:	b2a1      	uxth	r1, r4
 8008202:	4359      	muls	r1, r3
 8008204:	0c14      	lsrs	r4, r2, #16
 8008206:	190c      	adds	r4, r1, r4
 8008208:	0c23      	lsrs	r3, r4, #16
 800820a:	d107      	bne.n	800821c <_calloc_r+0x50>
 800820c:	0424      	lsls	r4, r4, #16
 800820e:	b292      	uxth	r2, r2
 8008210:	4314      	orrs	r4, r2
 8008212:	e7e5      	b.n	80081e0 <_calloc_r+0x14>
 8008214:	2d00      	cmp	r5, #0
 8008216:	d101      	bne.n	800821c <_calloc_r+0x50>
 8008218:	1c14      	adds	r4, r2, #0
 800821a:	e7ed      	b.n	80081f8 <_calloc_r+0x2c>
 800821c:	230c      	movs	r3, #12
 800821e:	2500      	movs	r5, #0
 8008220:	6003      	str	r3, [r0, #0]
 8008222:	0028      	movs	r0, r5
 8008224:	bd70      	pop	{r4, r5, r6, pc}

08008226 <__ascii_mbtowc>:
 8008226:	b082      	sub	sp, #8
 8008228:	2900      	cmp	r1, #0
 800822a:	d100      	bne.n	800822e <__ascii_mbtowc+0x8>
 800822c:	a901      	add	r1, sp, #4
 800822e:	1e10      	subs	r0, r2, #0
 8008230:	d006      	beq.n	8008240 <__ascii_mbtowc+0x1a>
 8008232:	2b00      	cmp	r3, #0
 8008234:	d006      	beq.n	8008244 <__ascii_mbtowc+0x1e>
 8008236:	7813      	ldrb	r3, [r2, #0]
 8008238:	600b      	str	r3, [r1, #0]
 800823a:	7810      	ldrb	r0, [r2, #0]
 800823c:	1e43      	subs	r3, r0, #1
 800823e:	4198      	sbcs	r0, r3
 8008240:	b002      	add	sp, #8
 8008242:	4770      	bx	lr
 8008244:	2002      	movs	r0, #2
 8008246:	4240      	negs	r0, r0
 8008248:	e7fa      	b.n	8008240 <__ascii_mbtowc+0x1a>

0800824a <_realloc_r>:
 800824a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800824c:	0006      	movs	r6, r0
 800824e:	000c      	movs	r4, r1
 8008250:	0015      	movs	r5, r2
 8008252:	2900      	cmp	r1, #0
 8008254:	d105      	bne.n	8008262 <_realloc_r+0x18>
 8008256:	0011      	movs	r1, r2
 8008258:	f7ff f930 	bl	80074bc <_malloc_r>
 800825c:	0004      	movs	r4, r0
 800825e:	0020      	movs	r0, r4
 8008260:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008262:	2a00      	cmp	r2, #0
 8008264:	d103      	bne.n	800826e <_realloc_r+0x24>
 8008266:	f7ff f8b3 	bl	80073d0 <_free_r>
 800826a:	002c      	movs	r4, r5
 800826c:	e7f7      	b.n	800825e <_realloc_r+0x14>
 800826e:	f000 f840 	bl	80082f2 <_malloc_usable_size_r>
 8008272:	0007      	movs	r7, r0
 8008274:	4285      	cmp	r5, r0
 8008276:	d802      	bhi.n	800827e <_realloc_r+0x34>
 8008278:	0843      	lsrs	r3, r0, #1
 800827a:	42ab      	cmp	r3, r5
 800827c:	d3ef      	bcc.n	800825e <_realloc_r+0x14>
 800827e:	0029      	movs	r1, r5
 8008280:	0030      	movs	r0, r6
 8008282:	f7ff f91b 	bl	80074bc <_malloc_r>
 8008286:	9001      	str	r0, [sp, #4]
 8008288:	2800      	cmp	r0, #0
 800828a:	d101      	bne.n	8008290 <_realloc_r+0x46>
 800828c:	9c01      	ldr	r4, [sp, #4]
 800828e:	e7e6      	b.n	800825e <_realloc_r+0x14>
 8008290:	002a      	movs	r2, r5
 8008292:	42bd      	cmp	r5, r7
 8008294:	d900      	bls.n	8008298 <_realloc_r+0x4e>
 8008296:	003a      	movs	r2, r7
 8008298:	0021      	movs	r1, r4
 800829a:	9801      	ldr	r0, [sp, #4]
 800829c:	f7ff ff6e 	bl	800817c <memcpy>
 80082a0:	0021      	movs	r1, r4
 80082a2:	0030      	movs	r0, r6
 80082a4:	f7ff f894 	bl	80073d0 <_free_r>
 80082a8:	e7f0      	b.n	800828c <_realloc_r+0x42>

080082aa <__ascii_wctomb>:
 80082aa:	0003      	movs	r3, r0
 80082ac:	1e08      	subs	r0, r1, #0
 80082ae:	d005      	beq.n	80082bc <__ascii_wctomb+0x12>
 80082b0:	2aff      	cmp	r2, #255	@ 0xff
 80082b2:	d904      	bls.n	80082be <__ascii_wctomb+0x14>
 80082b4:	228a      	movs	r2, #138	@ 0x8a
 80082b6:	2001      	movs	r0, #1
 80082b8:	601a      	str	r2, [r3, #0]
 80082ba:	4240      	negs	r0, r0
 80082bc:	4770      	bx	lr
 80082be:	2001      	movs	r0, #1
 80082c0:	700a      	strb	r2, [r1, #0]
 80082c2:	e7fb      	b.n	80082bc <__ascii_wctomb+0x12>

080082c4 <fiprintf>:
 80082c4:	b40e      	push	{r1, r2, r3}
 80082c6:	b517      	push	{r0, r1, r2, r4, lr}
 80082c8:	4c05      	ldr	r4, [pc, #20]	@ (80082e0 <fiprintf+0x1c>)
 80082ca:	ab05      	add	r3, sp, #20
 80082cc:	cb04      	ldmia	r3!, {r2}
 80082ce:	0001      	movs	r1, r0
 80082d0:	6820      	ldr	r0, [r4, #0]
 80082d2:	9301      	str	r3, [sp, #4]
 80082d4:	f000 f83c 	bl	8008350 <_vfiprintf_r>
 80082d8:	bc1e      	pop	{r1, r2, r3, r4}
 80082da:	bc08      	pop	{r3}
 80082dc:	b003      	add	sp, #12
 80082de:	4718      	bx	r3
 80082e0:	20000018 	.word	0x20000018

080082e4 <abort>:
 80082e4:	2006      	movs	r0, #6
 80082e6:	b510      	push	{r4, lr}
 80082e8:	f000 fa18 	bl	800871c <raise>
 80082ec:	2001      	movs	r0, #1
 80082ee:	f7fa fed0 	bl	8003092 <_exit>

080082f2 <_malloc_usable_size_r>:
 80082f2:	1f0b      	subs	r3, r1, #4
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	1f18      	subs	r0, r3, #4
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	da01      	bge.n	8008300 <_malloc_usable_size_r+0xe>
 80082fc:	580b      	ldr	r3, [r1, r0]
 80082fe:	18c0      	adds	r0, r0, r3
 8008300:	4770      	bx	lr

08008302 <__sfputc_r>:
 8008302:	6893      	ldr	r3, [r2, #8]
 8008304:	b510      	push	{r4, lr}
 8008306:	3b01      	subs	r3, #1
 8008308:	6093      	str	r3, [r2, #8]
 800830a:	2b00      	cmp	r3, #0
 800830c:	da04      	bge.n	8008318 <__sfputc_r+0x16>
 800830e:	6994      	ldr	r4, [r2, #24]
 8008310:	42a3      	cmp	r3, r4
 8008312:	db07      	blt.n	8008324 <__sfputc_r+0x22>
 8008314:	290a      	cmp	r1, #10
 8008316:	d005      	beq.n	8008324 <__sfputc_r+0x22>
 8008318:	6813      	ldr	r3, [r2, #0]
 800831a:	1c58      	adds	r0, r3, #1
 800831c:	6010      	str	r0, [r2, #0]
 800831e:	7019      	strb	r1, [r3, #0]
 8008320:	0008      	movs	r0, r1
 8008322:	bd10      	pop	{r4, pc}
 8008324:	f000 f930 	bl	8008588 <__swbuf_r>
 8008328:	0001      	movs	r1, r0
 800832a:	e7f9      	b.n	8008320 <__sfputc_r+0x1e>

0800832c <__sfputs_r>:
 800832c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800832e:	0006      	movs	r6, r0
 8008330:	000f      	movs	r7, r1
 8008332:	0014      	movs	r4, r2
 8008334:	18d5      	adds	r5, r2, r3
 8008336:	42ac      	cmp	r4, r5
 8008338:	d101      	bne.n	800833e <__sfputs_r+0x12>
 800833a:	2000      	movs	r0, #0
 800833c:	e007      	b.n	800834e <__sfputs_r+0x22>
 800833e:	7821      	ldrb	r1, [r4, #0]
 8008340:	003a      	movs	r2, r7
 8008342:	0030      	movs	r0, r6
 8008344:	f7ff ffdd 	bl	8008302 <__sfputc_r>
 8008348:	3401      	adds	r4, #1
 800834a:	1c43      	adds	r3, r0, #1
 800834c:	d1f3      	bne.n	8008336 <__sfputs_r+0xa>
 800834e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008350 <_vfiprintf_r>:
 8008350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008352:	b0a1      	sub	sp, #132	@ 0x84
 8008354:	000f      	movs	r7, r1
 8008356:	0015      	movs	r5, r2
 8008358:	001e      	movs	r6, r3
 800835a:	9003      	str	r0, [sp, #12]
 800835c:	2800      	cmp	r0, #0
 800835e:	d004      	beq.n	800836a <_vfiprintf_r+0x1a>
 8008360:	6a03      	ldr	r3, [r0, #32]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d101      	bne.n	800836a <_vfiprintf_r+0x1a>
 8008366:	f7fe f875 	bl	8006454 <__sinit>
 800836a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800836c:	07db      	lsls	r3, r3, #31
 800836e:	d405      	bmi.n	800837c <_vfiprintf_r+0x2c>
 8008370:	89bb      	ldrh	r3, [r7, #12]
 8008372:	059b      	lsls	r3, r3, #22
 8008374:	d402      	bmi.n	800837c <_vfiprintf_r+0x2c>
 8008376:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008378:	f7fe f9a7 	bl	80066ca <__retarget_lock_acquire_recursive>
 800837c:	89bb      	ldrh	r3, [r7, #12]
 800837e:	071b      	lsls	r3, r3, #28
 8008380:	d502      	bpl.n	8008388 <_vfiprintf_r+0x38>
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d113      	bne.n	80083b0 <_vfiprintf_r+0x60>
 8008388:	0039      	movs	r1, r7
 800838a:	9803      	ldr	r0, [sp, #12]
 800838c:	f000 f93e 	bl	800860c <__swsetup_r>
 8008390:	2800      	cmp	r0, #0
 8008392:	d00d      	beq.n	80083b0 <_vfiprintf_r+0x60>
 8008394:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008396:	07db      	lsls	r3, r3, #31
 8008398:	d503      	bpl.n	80083a2 <_vfiprintf_r+0x52>
 800839a:	2001      	movs	r0, #1
 800839c:	4240      	negs	r0, r0
 800839e:	b021      	add	sp, #132	@ 0x84
 80083a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083a2:	89bb      	ldrh	r3, [r7, #12]
 80083a4:	059b      	lsls	r3, r3, #22
 80083a6:	d4f8      	bmi.n	800839a <_vfiprintf_r+0x4a>
 80083a8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80083aa:	f7fe f98f 	bl	80066cc <__retarget_lock_release_recursive>
 80083ae:	e7f4      	b.n	800839a <_vfiprintf_r+0x4a>
 80083b0:	2300      	movs	r3, #0
 80083b2:	ac08      	add	r4, sp, #32
 80083b4:	6163      	str	r3, [r4, #20]
 80083b6:	3320      	adds	r3, #32
 80083b8:	7663      	strb	r3, [r4, #25]
 80083ba:	3310      	adds	r3, #16
 80083bc:	76a3      	strb	r3, [r4, #26]
 80083be:	9607      	str	r6, [sp, #28]
 80083c0:	002e      	movs	r6, r5
 80083c2:	7833      	ldrb	r3, [r6, #0]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d001      	beq.n	80083cc <_vfiprintf_r+0x7c>
 80083c8:	2b25      	cmp	r3, #37	@ 0x25
 80083ca:	d148      	bne.n	800845e <_vfiprintf_r+0x10e>
 80083cc:	1b73      	subs	r3, r6, r5
 80083ce:	9305      	str	r3, [sp, #20]
 80083d0:	42ae      	cmp	r6, r5
 80083d2:	d00b      	beq.n	80083ec <_vfiprintf_r+0x9c>
 80083d4:	002a      	movs	r2, r5
 80083d6:	0039      	movs	r1, r7
 80083d8:	9803      	ldr	r0, [sp, #12]
 80083da:	f7ff ffa7 	bl	800832c <__sfputs_r>
 80083de:	3001      	adds	r0, #1
 80083e0:	d100      	bne.n	80083e4 <_vfiprintf_r+0x94>
 80083e2:	e0ae      	b.n	8008542 <_vfiprintf_r+0x1f2>
 80083e4:	6963      	ldr	r3, [r4, #20]
 80083e6:	9a05      	ldr	r2, [sp, #20]
 80083e8:	189b      	adds	r3, r3, r2
 80083ea:	6163      	str	r3, [r4, #20]
 80083ec:	7833      	ldrb	r3, [r6, #0]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d100      	bne.n	80083f4 <_vfiprintf_r+0xa4>
 80083f2:	e0a6      	b.n	8008542 <_vfiprintf_r+0x1f2>
 80083f4:	2201      	movs	r2, #1
 80083f6:	2300      	movs	r3, #0
 80083f8:	4252      	negs	r2, r2
 80083fa:	6062      	str	r2, [r4, #4]
 80083fc:	a904      	add	r1, sp, #16
 80083fe:	3254      	adds	r2, #84	@ 0x54
 8008400:	1852      	adds	r2, r2, r1
 8008402:	1c75      	adds	r5, r6, #1
 8008404:	6023      	str	r3, [r4, #0]
 8008406:	60e3      	str	r3, [r4, #12]
 8008408:	60a3      	str	r3, [r4, #8]
 800840a:	7013      	strb	r3, [r2, #0]
 800840c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800840e:	4b59      	ldr	r3, [pc, #356]	@ (8008574 <_vfiprintf_r+0x224>)
 8008410:	2205      	movs	r2, #5
 8008412:	0018      	movs	r0, r3
 8008414:	7829      	ldrb	r1, [r5, #0]
 8008416:	9305      	str	r3, [sp, #20]
 8008418:	f7fe f959 	bl	80066ce <memchr>
 800841c:	1c6e      	adds	r6, r5, #1
 800841e:	2800      	cmp	r0, #0
 8008420:	d11f      	bne.n	8008462 <_vfiprintf_r+0x112>
 8008422:	6822      	ldr	r2, [r4, #0]
 8008424:	06d3      	lsls	r3, r2, #27
 8008426:	d504      	bpl.n	8008432 <_vfiprintf_r+0xe2>
 8008428:	2353      	movs	r3, #83	@ 0x53
 800842a:	a904      	add	r1, sp, #16
 800842c:	185b      	adds	r3, r3, r1
 800842e:	2120      	movs	r1, #32
 8008430:	7019      	strb	r1, [r3, #0]
 8008432:	0713      	lsls	r3, r2, #28
 8008434:	d504      	bpl.n	8008440 <_vfiprintf_r+0xf0>
 8008436:	2353      	movs	r3, #83	@ 0x53
 8008438:	a904      	add	r1, sp, #16
 800843a:	185b      	adds	r3, r3, r1
 800843c:	212b      	movs	r1, #43	@ 0x2b
 800843e:	7019      	strb	r1, [r3, #0]
 8008440:	782b      	ldrb	r3, [r5, #0]
 8008442:	2b2a      	cmp	r3, #42	@ 0x2a
 8008444:	d016      	beq.n	8008474 <_vfiprintf_r+0x124>
 8008446:	002e      	movs	r6, r5
 8008448:	2100      	movs	r1, #0
 800844a:	200a      	movs	r0, #10
 800844c:	68e3      	ldr	r3, [r4, #12]
 800844e:	7832      	ldrb	r2, [r6, #0]
 8008450:	1c75      	adds	r5, r6, #1
 8008452:	3a30      	subs	r2, #48	@ 0x30
 8008454:	2a09      	cmp	r2, #9
 8008456:	d950      	bls.n	80084fa <_vfiprintf_r+0x1aa>
 8008458:	2900      	cmp	r1, #0
 800845a:	d111      	bne.n	8008480 <_vfiprintf_r+0x130>
 800845c:	e017      	b.n	800848e <_vfiprintf_r+0x13e>
 800845e:	3601      	adds	r6, #1
 8008460:	e7af      	b.n	80083c2 <_vfiprintf_r+0x72>
 8008462:	9b05      	ldr	r3, [sp, #20]
 8008464:	6822      	ldr	r2, [r4, #0]
 8008466:	1ac0      	subs	r0, r0, r3
 8008468:	2301      	movs	r3, #1
 800846a:	4083      	lsls	r3, r0
 800846c:	4313      	orrs	r3, r2
 800846e:	0035      	movs	r5, r6
 8008470:	6023      	str	r3, [r4, #0]
 8008472:	e7cc      	b.n	800840e <_vfiprintf_r+0xbe>
 8008474:	9b07      	ldr	r3, [sp, #28]
 8008476:	1d19      	adds	r1, r3, #4
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	9107      	str	r1, [sp, #28]
 800847c:	2b00      	cmp	r3, #0
 800847e:	db01      	blt.n	8008484 <_vfiprintf_r+0x134>
 8008480:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008482:	e004      	b.n	800848e <_vfiprintf_r+0x13e>
 8008484:	425b      	negs	r3, r3
 8008486:	60e3      	str	r3, [r4, #12]
 8008488:	2302      	movs	r3, #2
 800848a:	4313      	orrs	r3, r2
 800848c:	6023      	str	r3, [r4, #0]
 800848e:	7833      	ldrb	r3, [r6, #0]
 8008490:	2b2e      	cmp	r3, #46	@ 0x2e
 8008492:	d10c      	bne.n	80084ae <_vfiprintf_r+0x15e>
 8008494:	7873      	ldrb	r3, [r6, #1]
 8008496:	2b2a      	cmp	r3, #42	@ 0x2a
 8008498:	d134      	bne.n	8008504 <_vfiprintf_r+0x1b4>
 800849a:	9b07      	ldr	r3, [sp, #28]
 800849c:	3602      	adds	r6, #2
 800849e:	1d1a      	adds	r2, r3, #4
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	9207      	str	r2, [sp, #28]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	da01      	bge.n	80084ac <_vfiprintf_r+0x15c>
 80084a8:	2301      	movs	r3, #1
 80084aa:	425b      	negs	r3, r3
 80084ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80084ae:	4d32      	ldr	r5, [pc, #200]	@ (8008578 <_vfiprintf_r+0x228>)
 80084b0:	2203      	movs	r2, #3
 80084b2:	0028      	movs	r0, r5
 80084b4:	7831      	ldrb	r1, [r6, #0]
 80084b6:	f7fe f90a 	bl	80066ce <memchr>
 80084ba:	2800      	cmp	r0, #0
 80084bc:	d006      	beq.n	80084cc <_vfiprintf_r+0x17c>
 80084be:	2340      	movs	r3, #64	@ 0x40
 80084c0:	1b40      	subs	r0, r0, r5
 80084c2:	4083      	lsls	r3, r0
 80084c4:	6822      	ldr	r2, [r4, #0]
 80084c6:	3601      	adds	r6, #1
 80084c8:	4313      	orrs	r3, r2
 80084ca:	6023      	str	r3, [r4, #0]
 80084cc:	7831      	ldrb	r1, [r6, #0]
 80084ce:	2206      	movs	r2, #6
 80084d0:	482a      	ldr	r0, [pc, #168]	@ (800857c <_vfiprintf_r+0x22c>)
 80084d2:	1c75      	adds	r5, r6, #1
 80084d4:	7621      	strb	r1, [r4, #24]
 80084d6:	f7fe f8fa 	bl	80066ce <memchr>
 80084da:	2800      	cmp	r0, #0
 80084dc:	d040      	beq.n	8008560 <_vfiprintf_r+0x210>
 80084de:	4b28      	ldr	r3, [pc, #160]	@ (8008580 <_vfiprintf_r+0x230>)
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d122      	bne.n	800852a <_vfiprintf_r+0x1da>
 80084e4:	2207      	movs	r2, #7
 80084e6:	9b07      	ldr	r3, [sp, #28]
 80084e8:	3307      	adds	r3, #7
 80084ea:	4393      	bics	r3, r2
 80084ec:	3308      	adds	r3, #8
 80084ee:	9307      	str	r3, [sp, #28]
 80084f0:	6963      	ldr	r3, [r4, #20]
 80084f2:	9a04      	ldr	r2, [sp, #16]
 80084f4:	189b      	adds	r3, r3, r2
 80084f6:	6163      	str	r3, [r4, #20]
 80084f8:	e762      	b.n	80083c0 <_vfiprintf_r+0x70>
 80084fa:	4343      	muls	r3, r0
 80084fc:	002e      	movs	r6, r5
 80084fe:	2101      	movs	r1, #1
 8008500:	189b      	adds	r3, r3, r2
 8008502:	e7a4      	b.n	800844e <_vfiprintf_r+0xfe>
 8008504:	2300      	movs	r3, #0
 8008506:	200a      	movs	r0, #10
 8008508:	0019      	movs	r1, r3
 800850a:	3601      	adds	r6, #1
 800850c:	6063      	str	r3, [r4, #4]
 800850e:	7832      	ldrb	r2, [r6, #0]
 8008510:	1c75      	adds	r5, r6, #1
 8008512:	3a30      	subs	r2, #48	@ 0x30
 8008514:	2a09      	cmp	r2, #9
 8008516:	d903      	bls.n	8008520 <_vfiprintf_r+0x1d0>
 8008518:	2b00      	cmp	r3, #0
 800851a:	d0c8      	beq.n	80084ae <_vfiprintf_r+0x15e>
 800851c:	9109      	str	r1, [sp, #36]	@ 0x24
 800851e:	e7c6      	b.n	80084ae <_vfiprintf_r+0x15e>
 8008520:	4341      	muls	r1, r0
 8008522:	002e      	movs	r6, r5
 8008524:	2301      	movs	r3, #1
 8008526:	1889      	adds	r1, r1, r2
 8008528:	e7f1      	b.n	800850e <_vfiprintf_r+0x1be>
 800852a:	aa07      	add	r2, sp, #28
 800852c:	9200      	str	r2, [sp, #0]
 800852e:	0021      	movs	r1, r4
 8008530:	003a      	movs	r2, r7
 8008532:	4b14      	ldr	r3, [pc, #80]	@ (8008584 <_vfiprintf_r+0x234>)
 8008534:	9803      	ldr	r0, [sp, #12]
 8008536:	f7fd fb43 	bl	8005bc0 <_printf_float>
 800853a:	9004      	str	r0, [sp, #16]
 800853c:	9b04      	ldr	r3, [sp, #16]
 800853e:	3301      	adds	r3, #1
 8008540:	d1d6      	bne.n	80084f0 <_vfiprintf_r+0x1a0>
 8008542:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008544:	07db      	lsls	r3, r3, #31
 8008546:	d405      	bmi.n	8008554 <_vfiprintf_r+0x204>
 8008548:	89bb      	ldrh	r3, [r7, #12]
 800854a:	059b      	lsls	r3, r3, #22
 800854c:	d402      	bmi.n	8008554 <_vfiprintf_r+0x204>
 800854e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008550:	f7fe f8bc 	bl	80066cc <__retarget_lock_release_recursive>
 8008554:	89bb      	ldrh	r3, [r7, #12]
 8008556:	065b      	lsls	r3, r3, #25
 8008558:	d500      	bpl.n	800855c <_vfiprintf_r+0x20c>
 800855a:	e71e      	b.n	800839a <_vfiprintf_r+0x4a>
 800855c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800855e:	e71e      	b.n	800839e <_vfiprintf_r+0x4e>
 8008560:	aa07      	add	r2, sp, #28
 8008562:	9200      	str	r2, [sp, #0]
 8008564:	0021      	movs	r1, r4
 8008566:	003a      	movs	r2, r7
 8008568:	4b06      	ldr	r3, [pc, #24]	@ (8008584 <_vfiprintf_r+0x234>)
 800856a:	9803      	ldr	r0, [sp, #12]
 800856c:	f7fd fdd6 	bl	800611c <_printf_i>
 8008570:	e7e3      	b.n	800853a <_vfiprintf_r+0x1ea>
 8008572:	46c0      	nop			@ (mov r8, r8)
 8008574:	08008af6 	.word	0x08008af6
 8008578:	08008afc 	.word	0x08008afc
 800857c:	08008b00 	.word	0x08008b00
 8008580:	08005bc1 	.word	0x08005bc1
 8008584:	0800832d 	.word	0x0800832d

08008588 <__swbuf_r>:
 8008588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800858a:	0006      	movs	r6, r0
 800858c:	000d      	movs	r5, r1
 800858e:	0014      	movs	r4, r2
 8008590:	2800      	cmp	r0, #0
 8008592:	d004      	beq.n	800859e <__swbuf_r+0x16>
 8008594:	6a03      	ldr	r3, [r0, #32]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d101      	bne.n	800859e <__swbuf_r+0x16>
 800859a:	f7fd ff5b 	bl	8006454 <__sinit>
 800859e:	69a3      	ldr	r3, [r4, #24]
 80085a0:	60a3      	str	r3, [r4, #8]
 80085a2:	89a3      	ldrh	r3, [r4, #12]
 80085a4:	071b      	lsls	r3, r3, #28
 80085a6:	d502      	bpl.n	80085ae <__swbuf_r+0x26>
 80085a8:	6923      	ldr	r3, [r4, #16]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d109      	bne.n	80085c2 <__swbuf_r+0x3a>
 80085ae:	0021      	movs	r1, r4
 80085b0:	0030      	movs	r0, r6
 80085b2:	f000 f82b 	bl	800860c <__swsetup_r>
 80085b6:	2800      	cmp	r0, #0
 80085b8:	d003      	beq.n	80085c2 <__swbuf_r+0x3a>
 80085ba:	2501      	movs	r5, #1
 80085bc:	426d      	negs	r5, r5
 80085be:	0028      	movs	r0, r5
 80085c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085c2:	6923      	ldr	r3, [r4, #16]
 80085c4:	6820      	ldr	r0, [r4, #0]
 80085c6:	b2ef      	uxtb	r7, r5
 80085c8:	1ac0      	subs	r0, r0, r3
 80085ca:	6963      	ldr	r3, [r4, #20]
 80085cc:	b2ed      	uxtb	r5, r5
 80085ce:	4283      	cmp	r3, r0
 80085d0:	dc05      	bgt.n	80085de <__swbuf_r+0x56>
 80085d2:	0021      	movs	r1, r4
 80085d4:	0030      	movs	r0, r6
 80085d6:	f7ff fd81 	bl	80080dc <_fflush_r>
 80085da:	2800      	cmp	r0, #0
 80085dc:	d1ed      	bne.n	80085ba <__swbuf_r+0x32>
 80085de:	68a3      	ldr	r3, [r4, #8]
 80085e0:	3001      	adds	r0, #1
 80085e2:	3b01      	subs	r3, #1
 80085e4:	60a3      	str	r3, [r4, #8]
 80085e6:	6823      	ldr	r3, [r4, #0]
 80085e8:	1c5a      	adds	r2, r3, #1
 80085ea:	6022      	str	r2, [r4, #0]
 80085ec:	701f      	strb	r7, [r3, #0]
 80085ee:	6963      	ldr	r3, [r4, #20]
 80085f0:	4283      	cmp	r3, r0
 80085f2:	d004      	beq.n	80085fe <__swbuf_r+0x76>
 80085f4:	89a3      	ldrh	r3, [r4, #12]
 80085f6:	07db      	lsls	r3, r3, #31
 80085f8:	d5e1      	bpl.n	80085be <__swbuf_r+0x36>
 80085fa:	2d0a      	cmp	r5, #10
 80085fc:	d1df      	bne.n	80085be <__swbuf_r+0x36>
 80085fe:	0021      	movs	r1, r4
 8008600:	0030      	movs	r0, r6
 8008602:	f7ff fd6b 	bl	80080dc <_fflush_r>
 8008606:	2800      	cmp	r0, #0
 8008608:	d0d9      	beq.n	80085be <__swbuf_r+0x36>
 800860a:	e7d6      	b.n	80085ba <__swbuf_r+0x32>

0800860c <__swsetup_r>:
 800860c:	4b2d      	ldr	r3, [pc, #180]	@ (80086c4 <__swsetup_r+0xb8>)
 800860e:	b570      	push	{r4, r5, r6, lr}
 8008610:	0005      	movs	r5, r0
 8008612:	6818      	ldr	r0, [r3, #0]
 8008614:	000c      	movs	r4, r1
 8008616:	2800      	cmp	r0, #0
 8008618:	d004      	beq.n	8008624 <__swsetup_r+0x18>
 800861a:	6a03      	ldr	r3, [r0, #32]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d101      	bne.n	8008624 <__swsetup_r+0x18>
 8008620:	f7fd ff18 	bl	8006454 <__sinit>
 8008624:	220c      	movs	r2, #12
 8008626:	5ea3      	ldrsh	r3, [r4, r2]
 8008628:	071a      	lsls	r2, r3, #28
 800862a:	d423      	bmi.n	8008674 <__swsetup_r+0x68>
 800862c:	06da      	lsls	r2, r3, #27
 800862e:	d407      	bmi.n	8008640 <__swsetup_r+0x34>
 8008630:	2209      	movs	r2, #9
 8008632:	602a      	str	r2, [r5, #0]
 8008634:	2240      	movs	r2, #64	@ 0x40
 8008636:	2001      	movs	r0, #1
 8008638:	4313      	orrs	r3, r2
 800863a:	81a3      	strh	r3, [r4, #12]
 800863c:	4240      	negs	r0, r0
 800863e:	e03a      	b.n	80086b6 <__swsetup_r+0xaa>
 8008640:	075b      	lsls	r3, r3, #29
 8008642:	d513      	bpl.n	800866c <__swsetup_r+0x60>
 8008644:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008646:	2900      	cmp	r1, #0
 8008648:	d008      	beq.n	800865c <__swsetup_r+0x50>
 800864a:	0023      	movs	r3, r4
 800864c:	3344      	adds	r3, #68	@ 0x44
 800864e:	4299      	cmp	r1, r3
 8008650:	d002      	beq.n	8008658 <__swsetup_r+0x4c>
 8008652:	0028      	movs	r0, r5
 8008654:	f7fe febc 	bl	80073d0 <_free_r>
 8008658:	2300      	movs	r3, #0
 800865a:	6363      	str	r3, [r4, #52]	@ 0x34
 800865c:	2224      	movs	r2, #36	@ 0x24
 800865e:	89a3      	ldrh	r3, [r4, #12]
 8008660:	4393      	bics	r3, r2
 8008662:	81a3      	strh	r3, [r4, #12]
 8008664:	2300      	movs	r3, #0
 8008666:	6063      	str	r3, [r4, #4]
 8008668:	6923      	ldr	r3, [r4, #16]
 800866a:	6023      	str	r3, [r4, #0]
 800866c:	2308      	movs	r3, #8
 800866e:	89a2      	ldrh	r2, [r4, #12]
 8008670:	4313      	orrs	r3, r2
 8008672:	81a3      	strh	r3, [r4, #12]
 8008674:	6923      	ldr	r3, [r4, #16]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d10b      	bne.n	8008692 <__swsetup_r+0x86>
 800867a:	21a0      	movs	r1, #160	@ 0xa0
 800867c:	2280      	movs	r2, #128	@ 0x80
 800867e:	89a3      	ldrh	r3, [r4, #12]
 8008680:	0089      	lsls	r1, r1, #2
 8008682:	0092      	lsls	r2, r2, #2
 8008684:	400b      	ands	r3, r1
 8008686:	4293      	cmp	r3, r2
 8008688:	d003      	beq.n	8008692 <__swsetup_r+0x86>
 800868a:	0021      	movs	r1, r4
 800868c:	0028      	movs	r0, r5
 800868e:	f000 f88f 	bl	80087b0 <__smakebuf_r>
 8008692:	220c      	movs	r2, #12
 8008694:	5ea3      	ldrsh	r3, [r4, r2]
 8008696:	2101      	movs	r1, #1
 8008698:	001a      	movs	r2, r3
 800869a:	400a      	ands	r2, r1
 800869c:	420b      	tst	r3, r1
 800869e:	d00b      	beq.n	80086b8 <__swsetup_r+0xac>
 80086a0:	2200      	movs	r2, #0
 80086a2:	60a2      	str	r2, [r4, #8]
 80086a4:	6962      	ldr	r2, [r4, #20]
 80086a6:	4252      	negs	r2, r2
 80086a8:	61a2      	str	r2, [r4, #24]
 80086aa:	2000      	movs	r0, #0
 80086ac:	6922      	ldr	r2, [r4, #16]
 80086ae:	4282      	cmp	r2, r0
 80086b0:	d101      	bne.n	80086b6 <__swsetup_r+0xaa>
 80086b2:	061a      	lsls	r2, r3, #24
 80086b4:	d4be      	bmi.n	8008634 <__swsetup_r+0x28>
 80086b6:	bd70      	pop	{r4, r5, r6, pc}
 80086b8:	0799      	lsls	r1, r3, #30
 80086ba:	d400      	bmi.n	80086be <__swsetup_r+0xb2>
 80086bc:	6962      	ldr	r2, [r4, #20]
 80086be:	60a2      	str	r2, [r4, #8]
 80086c0:	e7f3      	b.n	80086aa <__swsetup_r+0x9e>
 80086c2:	46c0      	nop			@ (mov r8, r8)
 80086c4:	20000018 	.word	0x20000018

080086c8 <_raise_r>:
 80086c8:	b570      	push	{r4, r5, r6, lr}
 80086ca:	0004      	movs	r4, r0
 80086cc:	000d      	movs	r5, r1
 80086ce:	291f      	cmp	r1, #31
 80086d0:	d904      	bls.n	80086dc <_raise_r+0x14>
 80086d2:	2316      	movs	r3, #22
 80086d4:	6003      	str	r3, [r0, #0]
 80086d6:	2001      	movs	r0, #1
 80086d8:	4240      	negs	r0, r0
 80086da:	bd70      	pop	{r4, r5, r6, pc}
 80086dc:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d004      	beq.n	80086ec <_raise_r+0x24>
 80086e2:	008a      	lsls	r2, r1, #2
 80086e4:	189b      	adds	r3, r3, r2
 80086e6:	681a      	ldr	r2, [r3, #0]
 80086e8:	2a00      	cmp	r2, #0
 80086ea:	d108      	bne.n	80086fe <_raise_r+0x36>
 80086ec:	0020      	movs	r0, r4
 80086ee:	f000 f831 	bl	8008754 <_getpid_r>
 80086f2:	002a      	movs	r2, r5
 80086f4:	0001      	movs	r1, r0
 80086f6:	0020      	movs	r0, r4
 80086f8:	f000 f81a 	bl	8008730 <_kill_r>
 80086fc:	e7ed      	b.n	80086da <_raise_r+0x12>
 80086fe:	2a01      	cmp	r2, #1
 8008700:	d009      	beq.n	8008716 <_raise_r+0x4e>
 8008702:	1c51      	adds	r1, r2, #1
 8008704:	d103      	bne.n	800870e <_raise_r+0x46>
 8008706:	2316      	movs	r3, #22
 8008708:	6003      	str	r3, [r0, #0]
 800870a:	2001      	movs	r0, #1
 800870c:	e7e5      	b.n	80086da <_raise_r+0x12>
 800870e:	2100      	movs	r1, #0
 8008710:	0028      	movs	r0, r5
 8008712:	6019      	str	r1, [r3, #0]
 8008714:	4790      	blx	r2
 8008716:	2000      	movs	r0, #0
 8008718:	e7df      	b.n	80086da <_raise_r+0x12>
	...

0800871c <raise>:
 800871c:	b510      	push	{r4, lr}
 800871e:	4b03      	ldr	r3, [pc, #12]	@ (800872c <raise+0x10>)
 8008720:	0001      	movs	r1, r0
 8008722:	6818      	ldr	r0, [r3, #0]
 8008724:	f7ff ffd0 	bl	80086c8 <_raise_r>
 8008728:	bd10      	pop	{r4, pc}
 800872a:	46c0      	nop			@ (mov r8, r8)
 800872c:	20000018 	.word	0x20000018

08008730 <_kill_r>:
 8008730:	2300      	movs	r3, #0
 8008732:	b570      	push	{r4, r5, r6, lr}
 8008734:	4d06      	ldr	r5, [pc, #24]	@ (8008750 <_kill_r+0x20>)
 8008736:	0004      	movs	r4, r0
 8008738:	0008      	movs	r0, r1
 800873a:	0011      	movs	r1, r2
 800873c:	602b      	str	r3, [r5, #0]
 800873e:	f7fa fc98 	bl	8003072 <_kill>
 8008742:	1c43      	adds	r3, r0, #1
 8008744:	d103      	bne.n	800874e <_kill_r+0x1e>
 8008746:	682b      	ldr	r3, [r5, #0]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d000      	beq.n	800874e <_kill_r+0x1e>
 800874c:	6023      	str	r3, [r4, #0]
 800874e:	bd70      	pop	{r4, r5, r6, pc}
 8008750:	2000045c 	.word	0x2000045c

08008754 <_getpid_r>:
 8008754:	b510      	push	{r4, lr}
 8008756:	f7fa fc86 	bl	8003066 <_getpid>
 800875a:	bd10      	pop	{r4, pc}

0800875c <__swhatbuf_r>:
 800875c:	b570      	push	{r4, r5, r6, lr}
 800875e:	000e      	movs	r6, r1
 8008760:	001d      	movs	r5, r3
 8008762:	230e      	movs	r3, #14
 8008764:	5ec9      	ldrsh	r1, [r1, r3]
 8008766:	0014      	movs	r4, r2
 8008768:	b096      	sub	sp, #88	@ 0x58
 800876a:	2900      	cmp	r1, #0
 800876c:	da0c      	bge.n	8008788 <__swhatbuf_r+0x2c>
 800876e:	89b2      	ldrh	r2, [r6, #12]
 8008770:	2380      	movs	r3, #128	@ 0x80
 8008772:	0011      	movs	r1, r2
 8008774:	4019      	ands	r1, r3
 8008776:	421a      	tst	r2, r3
 8008778:	d114      	bne.n	80087a4 <__swhatbuf_r+0x48>
 800877a:	2380      	movs	r3, #128	@ 0x80
 800877c:	00db      	lsls	r3, r3, #3
 800877e:	2000      	movs	r0, #0
 8008780:	6029      	str	r1, [r5, #0]
 8008782:	6023      	str	r3, [r4, #0]
 8008784:	b016      	add	sp, #88	@ 0x58
 8008786:	bd70      	pop	{r4, r5, r6, pc}
 8008788:	466a      	mov	r2, sp
 800878a:	f000 f853 	bl	8008834 <_fstat_r>
 800878e:	2800      	cmp	r0, #0
 8008790:	dbed      	blt.n	800876e <__swhatbuf_r+0x12>
 8008792:	23f0      	movs	r3, #240	@ 0xf0
 8008794:	9901      	ldr	r1, [sp, #4]
 8008796:	021b      	lsls	r3, r3, #8
 8008798:	4019      	ands	r1, r3
 800879a:	4b04      	ldr	r3, [pc, #16]	@ (80087ac <__swhatbuf_r+0x50>)
 800879c:	18c9      	adds	r1, r1, r3
 800879e:	424b      	negs	r3, r1
 80087a0:	4159      	adcs	r1, r3
 80087a2:	e7ea      	b.n	800877a <__swhatbuf_r+0x1e>
 80087a4:	2100      	movs	r1, #0
 80087a6:	2340      	movs	r3, #64	@ 0x40
 80087a8:	e7e9      	b.n	800877e <__swhatbuf_r+0x22>
 80087aa:	46c0      	nop			@ (mov r8, r8)
 80087ac:	ffffe000 	.word	0xffffe000

080087b0 <__smakebuf_r>:
 80087b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087b2:	2602      	movs	r6, #2
 80087b4:	898b      	ldrh	r3, [r1, #12]
 80087b6:	0005      	movs	r5, r0
 80087b8:	000c      	movs	r4, r1
 80087ba:	b085      	sub	sp, #20
 80087bc:	4233      	tst	r3, r6
 80087be:	d007      	beq.n	80087d0 <__smakebuf_r+0x20>
 80087c0:	0023      	movs	r3, r4
 80087c2:	3347      	adds	r3, #71	@ 0x47
 80087c4:	6023      	str	r3, [r4, #0]
 80087c6:	6123      	str	r3, [r4, #16]
 80087c8:	2301      	movs	r3, #1
 80087ca:	6163      	str	r3, [r4, #20]
 80087cc:	b005      	add	sp, #20
 80087ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087d0:	ab03      	add	r3, sp, #12
 80087d2:	aa02      	add	r2, sp, #8
 80087d4:	f7ff ffc2 	bl	800875c <__swhatbuf_r>
 80087d8:	9f02      	ldr	r7, [sp, #8]
 80087da:	9001      	str	r0, [sp, #4]
 80087dc:	0039      	movs	r1, r7
 80087de:	0028      	movs	r0, r5
 80087e0:	f7fe fe6c 	bl	80074bc <_malloc_r>
 80087e4:	2800      	cmp	r0, #0
 80087e6:	d108      	bne.n	80087fa <__smakebuf_r+0x4a>
 80087e8:	220c      	movs	r2, #12
 80087ea:	5ea3      	ldrsh	r3, [r4, r2]
 80087ec:	059a      	lsls	r2, r3, #22
 80087ee:	d4ed      	bmi.n	80087cc <__smakebuf_r+0x1c>
 80087f0:	2203      	movs	r2, #3
 80087f2:	4393      	bics	r3, r2
 80087f4:	431e      	orrs	r6, r3
 80087f6:	81a6      	strh	r6, [r4, #12]
 80087f8:	e7e2      	b.n	80087c0 <__smakebuf_r+0x10>
 80087fa:	2380      	movs	r3, #128	@ 0x80
 80087fc:	89a2      	ldrh	r2, [r4, #12]
 80087fe:	6020      	str	r0, [r4, #0]
 8008800:	4313      	orrs	r3, r2
 8008802:	81a3      	strh	r3, [r4, #12]
 8008804:	9b03      	ldr	r3, [sp, #12]
 8008806:	6120      	str	r0, [r4, #16]
 8008808:	6167      	str	r7, [r4, #20]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d00c      	beq.n	8008828 <__smakebuf_r+0x78>
 800880e:	0028      	movs	r0, r5
 8008810:	230e      	movs	r3, #14
 8008812:	5ee1      	ldrsh	r1, [r4, r3]
 8008814:	f000 f820 	bl	8008858 <_isatty_r>
 8008818:	2800      	cmp	r0, #0
 800881a:	d005      	beq.n	8008828 <__smakebuf_r+0x78>
 800881c:	2303      	movs	r3, #3
 800881e:	89a2      	ldrh	r2, [r4, #12]
 8008820:	439a      	bics	r2, r3
 8008822:	3b02      	subs	r3, #2
 8008824:	4313      	orrs	r3, r2
 8008826:	81a3      	strh	r3, [r4, #12]
 8008828:	89a3      	ldrh	r3, [r4, #12]
 800882a:	9a01      	ldr	r2, [sp, #4]
 800882c:	4313      	orrs	r3, r2
 800882e:	81a3      	strh	r3, [r4, #12]
 8008830:	e7cc      	b.n	80087cc <__smakebuf_r+0x1c>
	...

08008834 <_fstat_r>:
 8008834:	2300      	movs	r3, #0
 8008836:	b570      	push	{r4, r5, r6, lr}
 8008838:	4d06      	ldr	r5, [pc, #24]	@ (8008854 <_fstat_r+0x20>)
 800883a:	0004      	movs	r4, r0
 800883c:	0008      	movs	r0, r1
 800883e:	0011      	movs	r1, r2
 8008840:	602b      	str	r3, [r5, #0]
 8008842:	f7fa fc76 	bl	8003132 <_fstat>
 8008846:	1c43      	adds	r3, r0, #1
 8008848:	d103      	bne.n	8008852 <_fstat_r+0x1e>
 800884a:	682b      	ldr	r3, [r5, #0]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d000      	beq.n	8008852 <_fstat_r+0x1e>
 8008850:	6023      	str	r3, [r4, #0]
 8008852:	bd70      	pop	{r4, r5, r6, pc}
 8008854:	2000045c 	.word	0x2000045c

08008858 <_isatty_r>:
 8008858:	2300      	movs	r3, #0
 800885a:	b570      	push	{r4, r5, r6, lr}
 800885c:	4d06      	ldr	r5, [pc, #24]	@ (8008878 <_isatty_r+0x20>)
 800885e:	0004      	movs	r4, r0
 8008860:	0008      	movs	r0, r1
 8008862:	602b      	str	r3, [r5, #0]
 8008864:	f7fa fc73 	bl	800314e <_isatty>
 8008868:	1c43      	adds	r3, r0, #1
 800886a:	d103      	bne.n	8008874 <_isatty_r+0x1c>
 800886c:	682b      	ldr	r3, [r5, #0]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d000      	beq.n	8008874 <_isatty_r+0x1c>
 8008872:	6023      	str	r3, [r4, #0]
 8008874:	bd70      	pop	{r4, r5, r6, pc}
 8008876:	46c0      	nop			@ (mov r8, r8)
 8008878:	2000045c 	.word	0x2000045c

0800887c <_init>:
 800887c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800887e:	46c0      	nop			@ (mov r8, r8)
 8008880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008882:	bc08      	pop	{r3}
 8008884:	469e      	mov	lr, r3
 8008886:	4770      	bx	lr

08008888 <_fini>:
 8008888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800888a:	46c0      	nop			@ (mov r8, r8)
 800888c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800888e:	bc08      	pop	{r3}
 8008890:	469e      	mov	lr, r3
 8008892:	4770      	bx	lr
