{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1631672005861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1631672005861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 14 21:13:25 2021 " "Processing started: Tue Sep 14 21:13:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1631672005861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1631672005861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_Test -c LCD_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_Test -c LCD_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1631672005861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1631672006305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lcd_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Test-Data " "Found design unit 1: LCD_Test-Data" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1631672006785 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Test " "Found entity 1: LCD_Test" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1631672006785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1631672006785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD " "Found design unit 1: LCD" {  } { { "src/LCD.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1631672006788 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 LCD-body " "Found design unit 2: LCD-body" {  } { { "src/LCD.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1631672006788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1631672006788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/delay.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DELAY " "Found design unit 1: DELAY" {  } { { "src/delay.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/delay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1631672006791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DELAY-body " "Found design unit 2: DELAY-body" {  } { { "src/delay.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/delay.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1631672006791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1631672006791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_Test " "Elaborating entity \"LCD_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1631672006828 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "E " "Inserted always-enabled tri-state buffer between \"E\" and its non-tri-state driver." {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1631672007263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RS " "Inserted always-enabled tri-state buffer between \"RS\" and its non-tri-state driver." {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1631672007263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RW " "Inserted always-enabled tri-state buffer between \"RW\" and its non-tri-state driver." {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1631672007263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "D\[0\] " "Inserted always-enabled tri-state buffer between \"D\[0\]\" and its non-tri-state driver." {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1631672007263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "D\[1\] " "Inserted always-enabled tri-state buffer between \"D\[1\]\" and its non-tri-state driver." {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1631672007263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "D\[2\] " "Inserted always-enabled tri-state buffer between \"D\[2\]\" and its non-tri-state driver." {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1631672007263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "D\[3\] " "Inserted always-enabled tri-state buffer between \"D\[3\]\" and its non-tri-state driver." {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1631672007263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "D\[4\] " "Inserted always-enabled tri-state buffer between \"D\[4\]\" and its non-tri-state driver." {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1631672007263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "D\[5\] " "Inserted always-enabled tri-state buffer between \"D\[5\]\" and its non-tri-state driver." {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1631672007263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "D\[6\] " "Inserted always-enabled tri-state buffer between \"D\[6\]\" and its non-tri-state driver." {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1631672007263 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1631672007263 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "D\[7\] GND pin " "The pin \"D\[7\]\" is fed by GND" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1631672007264 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1 1631672007264 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "E " "Fan-out of permanently enabled tri-state buffer feeding bidir \"E\" is moved to its source" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1631672007269 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "RS " "Fan-out of permanently enabled tri-state buffer feeding bidir \"RS\" is moved to its source" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 21 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1631672007269 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "RW " "Fan-out of permanently enabled tri-state buffer feeding bidir \"RW\" is moved to its source" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 22 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1631672007269 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1 1631672007269 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "E~synth " "Node \"E~synth\"" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1631672007291 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RS~synth " "Node \"RS~synth\"" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1631672007291 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RW~synth " "Node \"RW~synth\"" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1631672007291 ""} { "Warning" "WMLS_MLS_NODE_NAME" "D\[0\]~synth " "Node \"D\[0\]~synth\"" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1631672007291 ""} { "Warning" "WMLS_MLS_NODE_NAME" "D\[1\]~synth " "Node \"D\[1\]~synth\"" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1631672007291 ""} { "Warning" "WMLS_MLS_NODE_NAME" "D\[2\]~synth " "Node \"D\[2\]~synth\"" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1631672007291 ""} { "Warning" "WMLS_MLS_NODE_NAME" "D\[3\]~synth " "Node \"D\[3\]~synth\"" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1631672007291 ""} { "Warning" "WMLS_MLS_NODE_NAME" "D\[4\]~synth " "Node \"D\[4\]~synth\"" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1631672007291 ""} { "Warning" "WMLS_MLS_NODE_NAME" "D\[5\]~synth " "Node \"D\[5\]~synth\"" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1631672007291 ""} { "Warning" "WMLS_MLS_NODE_NAME" "D\[6\]~synth " "Node \"D\[6\]~synth\"" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1631672007291 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1631672007291 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1631672007400 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1631672007632 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1631672007632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1631672007654 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1631672007654 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "11 " "Implemented 11 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1631672007654 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1631672007654 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1631672007654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1631672007682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 14 21:13:27 2021 " "Processing ended: Tue Sep 14 21:13:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1631672007682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1631672007682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1631672007682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1631672007682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1631672008876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1631672008876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 14 21:13:28 2021 " "Processing started: Tue Sep 14 21:13:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1631672008876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1631672008876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD_Test -c LCD_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD_Test -c LCD_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1631672008876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1631672009031 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD_Test EP4CE115F29I7 " "Selected device EP4CE115F29I7 for design \"LCD_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1631672009048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1631672009101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1631672009101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1631672009101 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1631672009349 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1631672009366 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1631672009908 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1631672009908 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1631672009908 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1631672009908 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1631672009908 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1631672009908 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1631672009908 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1631672009908 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C7 " "Device EP4CE115F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1631672009908 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1631672009908 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1631672009910 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1631672009910 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1631672009910 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1631672009910 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1631672009910 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1631672009910 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1631672009911 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "No exact pin location assignment(s) for 13 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E " "Pin E not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { E } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 20 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1631672011563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS " "Pin RS not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { RS } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 21 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1631672011563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RW " "Pin RW not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { RW } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 22 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1631672011563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[0\] " "Pin D\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[0] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1631672011563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[1\] " "Pin D\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[1] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 10 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1631672011563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[2\] " "Pin D\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[2] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 9 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1631672011563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[3\] " "Pin D\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[3] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 8 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1631672011563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[4\] " "Pin D\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[4] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 7 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1631672011563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[5\] " "Pin D\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[5] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 6 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1631672011563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[6\] " "Pin D\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[6] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 5 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1631672011563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[7\] " "Pin D\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[7] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 4 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1631672011563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 19 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1631672011563 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr " "Pin clr not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { clr } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 19 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1631672011563 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1631672011563 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_Test.sdc " "Synopsys Design Constraints File file not found: 'LCD_Test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1631672011880 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1631672011880 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1631672011881 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1631672011881 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1631672011881 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1631672011906 ""}  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 19 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1631672011906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clr~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clr~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1631672011906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temp\[0\]~0 " "Destination node temp\[0\]~0" {  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1631672011906 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1631672011906 ""}  } { { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 19 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clr~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1631672011906 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1631672012205 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1631672012205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1631672012205 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1631672012206 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1631672012206 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1631672012206 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1631672012206 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1631672012206 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1631672012212 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1631672012212 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1631672012212 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 0 0 11 " "Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 11 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1631672012214 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1631672012214 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1631672012214 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1631672012215 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1631672012215 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1631672012215 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1631672012215 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1631672012215 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1631672012215 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1631672012215 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1631672012215 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1631672012215 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1631672012215 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1631672012229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1631672014222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1631672014256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1631672014260 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1631672018018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1631672018019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1631672018659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1631672020963 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1631672020963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1631672021722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1631672021724 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1631672021724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1631672021792 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1631672022071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1631672022122 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1631672022401 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1631672022740 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "11 " "Following 11 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E a permanently enabled " "Pin E has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { E } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 20 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1631672024025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RS a permanently enabled " "Pin RS has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { RS } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 21 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1631672024025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RW a permanently enabled " "Pin RW has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { RW } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 22 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1631672024025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[0\] a permanently enabled " "Pin D\[0\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[0] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1631672024025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[1\] a permanently enabled " "Pin D\[1\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[1] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 10 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1631672024025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[2\] a permanently enabled " "Pin D\[2\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[2] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 9 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1631672024025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[3\] a permanently enabled " "Pin D\[3\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[3] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 8 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1631672024025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[4\] a permanently enabled " "Pin D\[4\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[4] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 7 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1631672024025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[5\] a permanently enabled " "Pin D\[5\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[5] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 6 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1631672024025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[6\] a permanently enabled " "Pin D\[6\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[6] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 5 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1631672024025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[7\] a permanently enabled " "Pin D\[7\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { D[7] } } } { "src/LCD_Test.vhd" "" { Text "C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd" 40 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Nueva carpeta (3)/" { { 0 { 0 ""} 0 4 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1631672024025 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1631672024025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/payan/Desktop/Nueva carpeta (3)/output_files/LCD_Test.fit.smsg " "Generated suppressed messages file C:/Users/payan/Desktop/Nueva carpeta (3)/output_files/LCD_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1631672024134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5306 " "Peak virtual memory: 5306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1631672024397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 14 21:13:44 2021 " "Processing ended: Tue Sep 14 21:13:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1631672024397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1631672024397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1631672024397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1631672024397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1631672025624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1631672025624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 14 21:13:45 2021 " "Processing started: Tue Sep 14 21:13:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1631672025624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1631672025624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LCD_Test -c LCD_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LCD_Test -c LCD_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1631672025624 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1631672028757 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1631672028846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1631672029878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 14 21:13:49 2021 " "Processing ended: Tue Sep 14 21:13:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1631672029878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1631672029878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1631672029878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1631672029878 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1631672030440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1631672031181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1631672031181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 14 21:13:50 2021 " "Processing started: Tue Sep 14 21:13:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1631672031181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1631672031181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LCD_Test -c LCD_Test " "Command: quartus_sta LCD_Test -c LCD_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1631672031182 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1631672031273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1631672031544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1631672031544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1631672031603 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1631672031603 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_Test.sdc " "Synopsys Design Constraints File file not found: 'LCD_Test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1631672031929 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1631672031929 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1631672031930 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1631672031930 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1631672032237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1631672032238 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1631672032238 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "" 0 0 1631672032247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.047 " "Worst-case setup slack is 0.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047         0.000 clk  " "    0.047         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1631672032252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.407 " "Worst-case hold slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407         0.000 clk  " "    0.407         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1631672032255 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1631672032259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1631672032261 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1631672032261 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1631672032261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.280 clk  " "   -3.000       -13.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1631672032263 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "" 0 0 1631672032283 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1631672032297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1631672032716 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1631672032743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.183 " "Worst-case setup slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183         0.000 clk  " "    0.183         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1631672032749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335         0.000 clk  " "    0.335         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1631672032751 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1631672032754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1631672032757 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1631672032757 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1631672032757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.280 clk  " "   -3.000       -13.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1631672032760 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "" 0 0 1631672032780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1631672032894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.548 " "Worst-case setup slack is 0.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548         0.000 clk  " "    0.548         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1631672032897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 clk  " "    0.173         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1631672032900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1631672032903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1631672032906 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1631672032906 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1631672032906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.424 clk  " "   -3.000       -11.424 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1631672032909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1631672032909 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1631672033231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1631672033231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1631672033293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 14 21:13:53 2021 " "Processing ended: Tue Sep 14 21:13:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1631672033293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1631672033293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1631672033293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1631672033293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1631672034525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1631672034525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 14 21:13:54 2021 " "Processing started: Tue Sep 14 21:13:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1631672034525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1631672034525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LCD_Test -c LCD_Test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LCD_Test -c LCD_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1631672034525 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_Test_7_1200mv_100c_slow.vho C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/ simulation " "Generated file LCD_Test_7_1200mv_100c_slow.vho in folder \"C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1631672035033 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_Test_7_1200mv_-40c_slow.vho C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/ simulation " "Generated file LCD_Test_7_1200mv_-40c_slow.vho in folder \"C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1631672035051 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_Test_min_1200mv_-40c_fast.vho C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/ simulation " "Generated file LCD_Test_min_1200mv_-40c_fast.vho in folder \"C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1631672035067 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_Test.vho C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/ simulation " "Generated file LCD_Test.vho in folder \"C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1631672035086 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_Test_7_1200mv_100c_vhd_slow.sdo C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/ simulation " "Generated file LCD_Test_7_1200mv_100c_vhd_slow.sdo in folder \"C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1631672035104 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_Test_7_1200mv_-40c_vhd_slow.sdo C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/ simulation " "Generated file LCD_Test_7_1200mv_-40c_vhd_slow.sdo in folder \"C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1631672035123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_Test_min_1200mv_-40c_vhd_fast.sdo C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/ simulation " "Generated file LCD_Test_min_1200mv_-40c_vhd_fast.sdo in folder \"C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1631672035140 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_Test_vhd.sdo C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/ simulation " "Generated file LCD_Test_vhd.sdo in folder \"C:/Users/payan/Desktop/Nueva carpeta (3)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1631672035160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1631672035217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 14 21:13:55 2021 " "Processing ended: Tue Sep 14 21:13:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1631672035217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1631672035217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1631672035217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1631672035217 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1631672035789 ""}
