ARM GAS  /tmp/cctOdyb3.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 2
  13              		.file	"stspin32g4.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.STSPIN32G4_init,"ax",%progbits
  18              		.align	1
  19              		.global	STSPIN32G4_init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	STSPIN32G4_init:
  27              	.LVL0:
  28              	.LFB502:
  29              		.file 1 "MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c"
   1:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** /**
   2:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   ******************************************************************************
   3:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * @file    stspin32g4.c
   4:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * @author  P. Lombardi, IPC Application Team
   5:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * @brief   Implementation of STSPIN32G4 driver library
   6:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   ******************************************************************************
   7:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * @attention
   8:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *
   9:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * <h2><center>&copy; Copyright (c) 2024 STMicroelectronics.
  10:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * All rights reserved.</center></h2>
  11:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *
  12:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * the License. You may obtain a copy of the License at:
  15:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *                             www.st.com/SLA0044
  16:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *
  17:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   ******************************************************************************
  18:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   **/
  19:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
  20:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  21:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_ll_i2c.h>
  22:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_ll_gpio.h>
  23:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_ll_bus.h>
  24:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_ll_cortex.h>
  25:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_ll_rcc.h>
  26:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_ll_utils.h>
  27:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  28:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
  29:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/cctOdyb3.s 			page 2


  30:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_hal.h>
  31:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_hal_def.h>
  32:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_hal_i2c.h>
  33:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  34:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
  35:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  36:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stdint.h>
  37:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stdbool.h>
  38:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  39:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stspin32g4.h>
  40:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  41:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define STSPIN32G4_I2C_TIMEOUT      (100u)
  42:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define STSPIN32G4_I2C_LOCKCODE     (0xDu)
  43:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  44:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
  45:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  46:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_READY_GPIO_Port GPIOE
  47:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_READY_Pin LL_GPIO_PIN_14
  48:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_NFAULT_GPIO_Port GPIOE
  49:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_NFAULT_Pin LL_GPIO_PIN_15
  50:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_WAKE_GPIO_Port GPIOE
  51:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_WAKE_Pin LL_GPIO_PIN_7
  52:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  53:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
  54:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  55:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_READY_GPIO_Port GPIOE
  56:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_READY_Pin GPIO_PIN_14
  57:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_NFAULT_GPIO_Port GPIOE
  58:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_NFAULT_Pin GPIO_PIN_15
  59:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_WAKE_GPIO_Port GPIOE
  60:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_WAKE_Pin GPIO_PIN_7
  61:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  62:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
  63:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  64:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** static uint8_t STSPIN32G4_bkupREADY;
  65:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  66:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if !defined(USE_FULL_LL_DRIVER)
  67:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  68:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** extern I2C_HandleTypeDef hi2c3;
  69:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  70:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
  71:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  72:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** void SystemClock_Config(void);
  73:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  74:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_init(STSPIN32G4_HandleTypeDef *hdl)
  75:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
  30              		.loc 1 75 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  76:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status = STSPIN32G4_OK;
  35              		.loc 1 76 3 view .LVU1
  77:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  78:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
  36              		.loc 1 78 3 view .LVU2
  37              		.loc 1 78 6 is_stmt 0 view .LVU3
ARM GAS  /tmp/cctOdyb3.s 			page 3


  38 0000 18B1     		cbz	r0, .L3
  79:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
  80:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
  81:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
  82:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  83:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
  84:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  85:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   hdl->i2cHdl = I2C3;
  39              		.loc 1 85 3 is_stmt 1 view .LVU4
  40              		.loc 1 85 15 is_stmt 0 view .LVU5
  41 0002 034A     		ldr	r2, .L4
  42 0004 0260     		str	r2, [r0]
  86:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  87:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
  88:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  89:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   hdl->i2cHdl = &hi2c3;
  90:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  91:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
  92:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  93:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status != STSPIN32G4_OK)
  43              		.loc 1 93 3 is_stmt 1 view .LVU6
  94:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
  95:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
  96:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
  97:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  98:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
  44              		.loc 1 98 3 view .LVU7
  45              		.loc 1 98 10 is_stmt 0 view .LVU8
  46 0006 0020     		movs	r0, #0
  47              	.LVL1:
  48              		.loc 1 98 10 view .LVU9
  49 0008 7047     		bx	lr
  50              	.LVL2:
  51              	.L3:
  80:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
  52              		.loc 1 80 12 view .LVU10
  53 000a 0120     		movs	r0, #1
  54              	.LVL3:
  99:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
  55              		.loc 1 99 1 view .LVU11
  56 000c 7047     		bx	lr
  57              	.L5:
  58 000e 00BF     		.align	2
  59              	.L4:
  60 0010 00780040 		.word	1073772544
  61              		.cfi_endproc
  62              	.LFE502:
  64              		.section	.text.STSPIN32G4_deInit,"ax",%progbits
  65              		.align	1
  66              		.global	STSPIN32G4_deInit
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  70              		.fpu fpv4-sp-d16
  72              	STSPIN32G4_deInit:
  73              	.LVL4:
  74              	.LFB503:
ARM GAS  /tmp/cctOdyb3.s 			page 4


 100:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 101:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_deInit(STSPIN32G4_HandleTypeDef *hdl)
 102:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
  75              		.loc 1 102 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 0
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		@ link register save eliminated.
  80              		.loc 1 102 1 is_stmt 0 view .LVU13
  81 0000 0346     		mov	r3, r0
 103:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status = STSPIN32G4_OK;
  82              		.loc 1 103 3 is_stmt 1 view .LVU14
  83              	.LVL5:
 104:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 105:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   hdl->i2cHdl = NULL;
  84              		.loc 1 105 3 view .LVU15
  85              		.loc 1 105 15 is_stmt 0 view .LVU16
  86 0002 0020     		movs	r0, #0
  87              	.LVL6:
  88              		.loc 1 105 15 view .LVU17
  89 0004 1860     		str	r0, [r3]
 106:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 107:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
  90              		.loc 1 107 3 is_stmt 1 view .LVU18
 108:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
  91              		.loc 1 108 1 is_stmt 0 view .LVU19
  92 0006 7047     		bx	lr
  93              		.cfi_endproc
  94              	.LFE503:
  96              		.section	.text.STSPIN32G4_readReg,"ax",%progbits
  97              		.align	1
  98              		.global	STSPIN32G4_readReg
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu fpv4-sp-d16
 104              	STSPIN32G4_readReg:
 105              	.LVL7:
 106              	.LFB506:
 109:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_lockReg(STSPIN32G4_HandleTypeDef *hdl)
 111:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 115:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 117:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 118:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 119:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 120:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   i2cReg = ((STSPIN32G4_I2C_LOCKCODE << 4) & 0xf0) | (STSPIN32G4_I2C_LOCKCODE & 0x0f);
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 123:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 124:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #ifdef STSPIN32G4_I2C_LOCKUSEPARANOID
 125:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
ARM GAS  /tmp/cctOdyb3.s 			page 5


 127:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_getStatus(hdl, &statusReg);
 129:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 130:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 132:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (statusReg.lock != 1)
 134:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_ERROR;
 136:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 137:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 138:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 139:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
 140:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 141:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 142:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 143:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 144:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_unlockReg(STSPIN32G4_HandleTypeDef *hdl)
 145:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 147:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 149:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 151:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 152:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 153:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 154:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   i2cReg = (((~STSPIN32G4_I2C_LOCKCODE) << 4) & 0xf0) | (STSPIN32G4_I2C_LOCKCODE & 0x0f);
 156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 157:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 158:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #ifdef STSPIN32G4_I2C_LOCKUSEPARANOID
 159:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 161:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_getStatus(hdl, &statusReg);
 163:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 164:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 166:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (statusReg.lock == 1)
 168:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 169:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_ERROR;
 170:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 171:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 172:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 173:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
 174:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 175:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 176:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 177:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_readReg(STSPIN32G4_HandleTypeDef *hdl, uint8_t regAddr, uint8_t
 179:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 107              		.loc 1 179 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 16
 110              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cctOdyb3.s 			page 6


 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status = STSPIN32G4_OK;
 111              		.loc 1 180 3 view .LVU21
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 112              		.loc 1 181 3 view .LVU22
 113              		.loc 1 181 6 is_stmt 0 view .LVU23
 114 0000 0028     		cmp	r0, #0
 115 0002 00F0A180 		beq	.L24
 179:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status = STSPIN32G4_OK;
 116              		.loc 1 179 1 view .LVU24
 117 0006 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 118              	.LCFI0:
 119              		.cfi_def_cfa_offset 32
 120              		.cfi_offset 4, -32
 121              		.cfi_offset 5, -28
 122              		.cfi_offset 6, -24
 123              		.cfi_offset 7, -20
 124              		.cfi_offset 8, -16
 125              		.cfi_offset 9, -12
 126              		.cfi_offset 10, -8
 127              		.cfi_offset 14, -4
 128 000a 84B0     		sub	sp, sp, #16
 129              	.LCFI1:
 130              		.cfi_def_cfa_offset 48
 131 000c 0E46     		mov	r6, r1
 132 000e 1446     		mov	r4, r2
 133 0010 0546     		mov	r5, r0
 182:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 183:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 		status = STSPIN32G4_ERROR;
 184:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 185:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 186:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl->i2cHdl == NULL)
 134              		.loc 1 187 3 is_stmt 1 view .LVU25
 135              		.loc 1 187 6 is_stmt 0 view .LVU26
 136 0012 0368     		ldr	r3, [r0]
 137 0014 002B     		cmp	r3, #0
 138 0016 00F09980 		beq	.L25
 188:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 189:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 		status = STSPIN32G4_ERROR;
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 191:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 192:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (value == NULL)
 139              		.loc 1 193 3 is_stmt 1 view .LVU27
 140              		.loc 1 193 6 is_stmt 0 view .LVU28
 141 001a 002A     		cmp	r2, #0
 142 001c 00F09880 		beq	.L26
 194:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 195:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 		status = STSPIN32G4_ERROR;
 196:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 197:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 198:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 199:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
 200:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 201:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_ClocksTypeDef RCC_Clocks;
 143              		.loc 1 201 3 is_stmt 1 view .LVU29
 202:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
ARM GAS  /tmp/cctOdyb3.s 			page 7


 144              		.loc 1 202 3 view .LVU30
 145 0020 6846     		mov	r0, sp
 146              	.LVL8:
 147              		.loc 1 202 3 is_stmt 0 view .LVU31
 148 0022 FFF7FEFF 		bl	LL_RCC_GetSystemClocksFreq
 149              	.LVL9:
 203:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 204:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickFreq = RCC_Clocks.HCLK_Frequency /  (SysTick->LOAD + 1);
 150              		.loc 1 204 3 is_stmt 1 view .LVU32
 151              		.loc 1 204 60 is_stmt 0 view .LVU33
 152 0026 4FF0E021 		mov	r1, #-536813568
 153 002a 4A69     		ldr	r2, [r1, #20]
 154              		.loc 1 204 67 view .LVU34
 155 002c 0132     		adds	r2, r2, #1
 156              		.loc 1 204 12 view .LVU35
 157 002e 019B     		ldr	r3, [sp, #4]
 158 0030 B3FBF2F3 		udiv	r3, r3, r2
 159              	.LVL10:
 205:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 206:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (LL_SYSTICK_GetClkSource() == LL_SYSTICK_CLKSOURCE_HCLK_DIV8)
 160              		.loc 1 206 3 is_stmt 1 view .LVU36
 161              	.LBB78:
 162              	.LBI78:
 163              		.file 2 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @file    stm32g4xx_ll_cortex.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @brief   Header file of CORTEX LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * All rights reserved.
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * in the root directory of this software component.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ******************************************************************************
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   @verbatim
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ==============================================================================
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****                      ##### How to use this driver #####
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ==============================================================================
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     [..]
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     The LL CORTEX driver contains a set of generic APIs that can be
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     used by user:
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) SYSTICK configuration used by LL_mDelay and LL_Init1msTick
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****           functions
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) Low power mode configuration (SCB register of Cortex-MCU)
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) MPU API to configure and enable regions
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) API to access to MCU info (CPUID register)
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) API to enable fault handler (SHCSR accesses)
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   @endverbatim
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
ARM GAS  /tmp/cctOdyb3.s 			page 8


  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #ifndef __STM32G4xx_LL_CORTEX_H
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define __STM32G4xx_LL_CORTEX_H
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #ifdef __cplusplus
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** extern "C" {
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #endif
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Includes ------------------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #include "stm32g4xx.h"
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @addtogroup STM32G4xx_LL_Driver
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL CORTEX
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private types -------------------------------------------------------------*/
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private variables ---------------------------------------------------------*/
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private constants ---------------------------------------------------------*/
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private macros ------------------------------------------------------------*/
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported types ------------------------------------------------------------*/
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported constants --------------------------------------------------------*/
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK_DIV8     0x00000000U                 /*!< AHB clock divided by 8 
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK          SysTick_CTRL_CLKSOURCE_Msk  /*!< AHB clock selected as S
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_FAULT Handler Fault type
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_USG               SCB_SHCSR_USGFAULTENA_Msk              /*!< Usage fault 
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_BUS               SCB_SHCSR_BUSFAULTENA_Msk              /*!< Bus fault */
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_MEM               SCB_SHCSR_MEMFAULTENA_Msk              /*!< Memory manag
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #if __MPU_PRESENT
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE     0x00000000U                                       /*!< D
ARM GAS  /tmp/cctOdyb3.s 			page 9


  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_HARDFAULT_NMI          MPU_CTRL_HFNMIENA_Msk                             /*!< E
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_PRIVILEGED_DEFAULT     MPU_CTRL_PRIVDEFENA_Msk                           /*!< E
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF          (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< E
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION MPU Region Number
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER0              0x00U /*!< REGION Number 0 */
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER1              0x01U /*!< REGION Number 1 */
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER2              0x02U /*!< REGION Number 2 */
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER3              0x03U /*!< REGION Number 3 */
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER4              0x04U /*!< REGION Number 4 */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER5              0x05U /*!< REGION Number 5 */
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER6              0x06U /*!< REGION Number 6 */
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER7              0x07U /*!< REGION Number 7 */
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32B             (0x04U << MPU_RASR_SIZE_Pos) /*!< 32B Size of the MPU pr
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64B             (0x05U << MPU_RASR_SIZE_Pos) /*!< 64B Size of the MPU pr
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128B            (0x06U << MPU_RASR_SIZE_Pos) /*!< 128B Size of the MPU p
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256B            (0x07U << MPU_RASR_SIZE_Pos) /*!< 256B Size of the MPU p
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512B            (0x08U << MPU_RASR_SIZE_Pos) /*!< 512B Size of the MPU p
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1KB             (0x09U << MPU_RASR_SIZE_Pos) /*!< 1KB Size of the MPU pr
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2KB             (0x0AU << MPU_RASR_SIZE_Pos) /*!< 2KB Size of the MPU pr
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4KB             (0x0BU << MPU_RASR_SIZE_Pos) /*!< 4KB Size of the MPU pr
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8KB             (0x0CU << MPU_RASR_SIZE_Pos) /*!< 8KB Size of the MPU pr
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16KB            (0x0DU << MPU_RASR_SIZE_Pos) /*!< 16KB Size of the MPU p
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32KB            (0x0EU << MPU_RASR_SIZE_Pos) /*!< 32KB Size of the MPU p
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64KB            (0x0FU << MPU_RASR_SIZE_Pos) /*!< 64KB Size of the MPU p
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128KB           (0x10U << MPU_RASR_SIZE_Pos) /*!< 128KB Size of the MPU 
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256KB           (0x11U << MPU_RASR_SIZE_Pos) /*!< 256KB Size of the MPU 
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512KB           (0x12U << MPU_RASR_SIZE_Pos) /*!< 512KB Size of the MPU 
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1MB             (0x13U << MPU_RASR_SIZE_Pos) /*!< 1MB Size of the MPU pr
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2MB             (0x14U << MPU_RASR_SIZE_Pos) /*!< 2MB Size of the MPU pr
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4MB             (0x15U << MPU_RASR_SIZE_Pos) /*!< 4MB Size of the MPU pr
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8MB             (0x16U << MPU_RASR_SIZE_Pos) /*!< 8MB Size of the MPU pr
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16MB            (0x17U << MPU_RASR_SIZE_Pos) /*!< 16MB Size of the MPU p
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32MB            (0x18U << MPU_RASR_SIZE_Pos) /*!< 32MB Size of the MPU p
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64MB            (0x19U << MPU_RASR_SIZE_Pos) /*!< 64MB Size of the MPU p
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128MB           (0x1AU << MPU_RASR_SIZE_Pos) /*!< 128MB Size of the MPU 
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256MB           (0x1BU << MPU_RASR_SIZE_Pos) /*!< 256MB Size of the MPU 
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512MB           (0x1CU << MPU_RASR_SIZE_Pos) /*!< 512MB Size of the MPU 
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1GB             (0x1DU << MPU_RASR_SIZE_Pos) /*!< 1GB Size of the MPU pr
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2GB             (0x1EU << MPU_RASR_SIZE_Pos) /*!< 2GB Size of the MPU pr
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4GB             (0x1FU << MPU_RASR_SIZE_Pos) /*!< 4GB Size of the MPU pr
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
ARM GAS  /tmp/cctOdyb3.s 			page 10


 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NO_ACCESS            (0x00U << MPU_RASR_AP_Pos) /*!< No access*/
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW              (0x01U << MPU_RASR_AP_Pos) /*!< RW privileged (privilege
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW_URO          (0x02U << MPU_RASR_AP_Pos) /*!< RW privileged - RO user 
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_FULL_ACCESS          (0x03U << MPU_RASR_AP_Pos) /*!< RW privileged & user (Fu
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO              (0x05U << MPU_RASR_AP_Pos) /*!< RO privileged (privilege
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO_URO          (0x06U << MPU_RASR_AP_Pos) /*!< RO privileged & user (re
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_TEX MPU TEX Level
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL0                  (0x00U << MPU_RASR_TEX_Pos) /*!< b000 for TEX bits */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL1                  (0x01U << MPU_RASR_TEX_Pos) /*!< b001 for TEX bits */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL2                  (0x02U << MPU_RASR_TEX_Pos) /*!< b010 for TEX bits */
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL4                  (0x04U << MPU_RASR_TEX_Pos) /*!< b100 for TEX bits */
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_ENABLE   0x00U            /*!< Instruction fetches enabled */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_DISABLE  MPU_RASR_XN_Msk  /*!< Instruction fetches disabled*/
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_SHAREABLE            MPU_RASR_S_Msk   /*!< Shareable memory attribute */
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_SHAREABLE        0x00U            /*!< Not Shareable memory attribute */
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_CACHEABLE            MPU_RASR_C_Msk   /*!< Cacheable memory attribute */
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_CACHEABLE        0x00U            /*!< Not Cacheable memory attribute */
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_BUFFERABLE           MPU_RASR_B_Msk   /*!< Bufferable memory attribute */
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_BUFFERABLE       0x00U            /*!< Not Bufferable memory attribute */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
ARM GAS  /tmp/cctOdyb3.s 			page 11


 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #endif /* __MPU_PRESENT */
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported macro ------------------------------------------------------------*/
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported functions --------------------------------------------------------*/
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @brief  This function checks if the Systick counter flag is active or not.
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @note   It can be used in timeout function on application side.
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @retval State of bit (1 or 0).
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   return (((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk)) ? 1UL : 0U
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @brief  Configures the SysTick clock source
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_SetClkSource
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @param  Source This parameter can be one of the following values:
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @retval None
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** __STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   {
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   }
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   else
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   {
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   }
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @brief  Get the SysTick clock source
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_GetClkSource
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @retval Returned value can be one of the following values:
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(void)
ARM GAS  /tmp/cctOdyb3.s 			page 12


 164              		.loc 2 261 26 view .LVU37
 165              	.LBB79:
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   return READ_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 166              		.loc 2 263 3 view .LVU38
 167              		.loc 2 263 10 is_stmt 0 view .LVU39
 168 0034 0A69     		ldr	r2, [r1, #16]
 169              	.LBE79:
 170              	.LBE78:
 171              		.loc 1 206 6 view .LVU40
 172 0036 12F0040F 		tst	r2, #4
 207:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 208:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     tickFreq /= 8;
 173              		.loc 1 208 5 is_stmt 1 view .LVU41
 174              		.loc 1 208 14 is_stmt 0 view .LVU42
 175 003a 08BF     		it	eq
 176 003c DB08     		lsreq	r3, r3, #3
 177              	.LVL11:
 209:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 210:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 211:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t stat = 0;
 178              		.loc 1 211 3 is_stmt 1 view .LVU43
 212:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks = (STSPIN32G4_I2C_TIMEOUT * tickFreq) / 1000 + 1;
 179              		.loc 1 212 3 view .LVU44
 180              		.loc 1 212 44 is_stmt 0 view .LVU45
 181 003e 6422     		movs	r2, #100
 182 0040 02FB03F3 		mul	r3, r2, r3
 183              	.LVL12:
 184              		.loc 1 212 56 view .LVU46
 185 0044 454A     		ldr	r2, .L34
 186 0046 A2FB0323 		umull	r2, r3, r2, r3
 187 004a 9B09     		lsrs	r3, r3, #6
 188              		.loc 1 212 12 view .LVU47
 189 004c 0133     		adds	r3, r3, #1
 190              	.LVL13:
 211:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks = (STSPIN32G4_I2C_TIMEOUT * tickFreq) / 1000 + 1;
 191              		.loc 1 211 11 view .LVU48
 192 004e 4FF00009 		mov	r9, #0
 213:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 214:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   while (true)
 215:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 216:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     switch (stat)
 217:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 218:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 0:
 219:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += !LL_I2C_IsActiveFlag_BUSY(hdl->i2cHdl);
 220:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 221:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 222:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 1:
 223:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_HandleTransfer(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE
 224:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 225:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 226:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 227:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 2:
 228:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_TXIS(hdl->i2cHdl);
 229:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 230:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 231:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 3:
ARM GAS  /tmp/cctOdyb3.s 			page 13


 232:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_TransmitData8(hdl->i2cHdl, regAddr);
 233:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 234:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 235:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 236:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 4:
 237:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_TC(hdl->i2cHdl);
 238:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 239:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 240:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 5:
 241:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_HandleTransfer(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, LL_I2C_ADDRSLAVE_7BIT, 1, I2C_CR2_AUT
 242:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 243:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 244:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 245:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 6:
 246:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_RXNE(hdl->i2cHdl);
 247:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 248:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 249:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 7:
 250:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       *value = LL_I2C_ReceiveData8(hdl->i2cHdl);
 251:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 193              		.loc 1 251 11 view .LVU49
 194 0052 4FF0080C 		mov	ip, #8
 195              	.LBB80:
 196              	.LBB81:
 197              		.file 3 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @file    stm32g4xx_ll_i2c.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief   Header file of I2C LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * All rights reserved.
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * in the root directory of this software component.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   ******************************************************************************
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #ifndef STM32G4xx_LL_I2C_H
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define STM32G4xx_LL_I2C_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #ifdef __cplusplus
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** extern "C" {
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #endif
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #include "stm32g4xx.h"
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @addtogroup STM32G4xx_LL_Driver
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
ARM GAS  /tmp/cctOdyb3.s 			page 14


  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #if defined (I2C1) || defined (I2C2) || defined (I2C3) || defined (I2C4)
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL I2C
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_Private_Constants I2C Private Constants
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Private macros ------------------------------------------------------------*/
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #if defined(USE_FULL_LL_DRIVER)
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_Private_Macros I2C Private Macros
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #endif /*USE_FULL_LL_DRIVER*/
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Exported types ------------------------------------------------------------*/
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #if defined(USE_FULL_LL_DRIVER)
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_ES_INIT I2C Exported Init structure
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** typedef struct
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t PeripheralMode;      /*!< Specifies the peripheral mode.
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_PERIPHERAL_MOD
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      @ref LL_I2C_SetMode(). */
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t Timing;              /*!< Specifies the SDA setup, hold time and the SCL high, low perio
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This parameter must be set by referring to the STM32CubeMX Too
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      the helper macro @ref __LL_I2C_CONVERT_TIMINGS().
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      @ref LL_I2C_SetTiming(). */
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t AnalogFilter;        /*!< Enables or disables analog noise filter.
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_ANALOGFILTER_S
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      @ref LL_I2C_EnableAnalogFilter() or LL_I2C_DisableAnalogFilter
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t DigitalFilter;       /*!< Configures the digital noise filter.
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This parameter can be a number between Min_Data = 0x00 and Max
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
ARM GAS  /tmp/cctOdyb3.s 			page 15


  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      @ref LL_I2C_SetDigitalFilter(). */
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t OwnAddress1;         /*!< Specifies the device own address 1.
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This parameter must be a value between Min_Data = 0x00 and Max
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      @ref LL_I2C_SetOwnAddress1(). */
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t TypeAcknowledge;     /*!< Specifies the ACKnowledge or Non ACKnowledge condition after t
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      match code or next received byte.
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_I2C_ACKNOWLEDG
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      @ref LL_I2C_AcknowledgeNextData(). */
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t OwnAddrSize;         /*!< Specifies the device own address 1 size (7-bit or 10-bit).
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_OWNADDRESS1.
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      @ref LL_I2C_SetOwnAddress1(). */
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** } LL_I2C_InitTypeDef;
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #endif /*USE_FULL_LL_DRIVER*/
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Exported constants --------------------------------------------------------*/
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Constants I2C Exported Constants
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_CLEAR_FLAG Clear Flags Defines
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief    Flags defines which can be used with LL_I2C_WriteReg function
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_ADDRCF                   I2C_ICR_ADDRCF          /*!< Address Matched flag   */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_NACKCF                   I2C_ICR_NACKCF          /*!< Not Acknowledge flag   */
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_STOPCF                   I2C_ICR_STOPCF          /*!< Stop detection flag    */
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_BERRCF                   I2C_ICR_BERRCF          /*!< Bus error flag         */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_ARLOCF                   I2C_ICR_ARLOCF          /*!< Arbitration Lost flag  */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_OVRCF                    I2C_ICR_OVRCF           /*!< Overrun/Underrun flag  */
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_PECCF                    I2C_ICR_PECCF           /*!< PEC error flag         */
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_TIMOUTCF                 I2C_ICR_TIMOUTCF        /*!< Timeout detection flag */
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_ALERTCF                  I2C_ICR_ALERTCF         /*!< Alert flag             */
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_GET_FLAG Get Flags Defines
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief    Flags defines which can be used with LL_I2C_ReadReg function
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_TXE                      I2C_ISR_TXE             /*!< Transmit data register emp
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_TXIS                     I2C_ISR_TXIS            /*!< Transmit interrupt status 
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_RXNE                     I2C_ISR_RXNE            /*!< Receive data register not 
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_ADDR                     I2C_ISR_ADDR            /*!< Address matched (slave mod
ARM GAS  /tmp/cctOdyb3.s 			page 16


 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_NACKF                    I2C_ISR_NACKF           /*!< Not Acknowledge received f
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_STOPF                    I2C_ISR_STOPF           /*!< Stop detection flag       
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_TC                       I2C_ISR_TC              /*!< Transfer Complete (master 
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_TCR                      I2C_ISR_TCR             /*!< Transfer Complete Reload  
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_BERR                     I2C_ISR_BERR            /*!< Bus error                 
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_ARLO                     I2C_ISR_ARLO            /*!< Arbitration lost          
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_OVR                      I2C_ISR_OVR             /*!< Overrun/Underrun (slave mo
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_PECERR                   I2C_ISR_PECERR          /*!< PEC Error in reception (SM
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_TIMEOUT                  I2C_ISR_TIMEOUT         /*!< Timeout detection flag (SM
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_ALERT                    I2C_ISR_ALERT           /*!< SMBus alert (SMBus mode)  
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_BUSY                     I2C_ISR_BUSY            /*!< Bus busy                  
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_IT IT Defines
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief    IT defines which can be used with LL_I2C_ReadReg and  LL_I2C_WriteReg functions
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_CR1_TXIE                     I2C_CR1_TXIE            /*!< TX Interrupt enable       
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_CR1_RXIE                     I2C_CR1_RXIE            /*!< RX Interrupt enable       
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_CR1_ADDRIE                   I2C_CR1_ADDRIE          /*!< Address match Interrupt en
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_CR1_NACKIE                   I2C_CR1_NACKIE          /*!< Not acknowledge received I
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_CR1_STOPIE                   I2C_CR1_STOPIE          /*!< STOP detection Interrupt e
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_CR1_TCIE                     I2C_CR1_TCIE            /*!< Transfer Complete interrup
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_CR1_ERRIE                    I2C_CR1_ERRIE           /*!< Error interrupts enable   
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_PERIPHERAL_MODE Peripheral Mode
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_I2C                    0x00000000U              /*!< I2C Master or Slave mode  
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_HOST             I2C_CR1_SMBHEN           /*!< SMBus Host address acknowl
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_DEVICE           0x00000000U              /*!< SMBus Device default mode
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                          (Default address not ackno
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_DEVICE_ARP       I2C_CR1_SMBDEN           /*!< SMBus Device Default addre
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_ANALOGFILTER_SELECTION Analog Filter Selection
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ANALOGFILTER_ENABLE          0x00000000U             /*!< Analog filter is enabled. 
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ANALOGFILTER_DISABLE         I2C_CR1_ANFOFF          /*!< Analog filter is disabled.
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_ADDRESSING_MODE Master Addressing Mode
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ADDRESSING_MODE_7BIT         0x00000000U              /*!< Master operates in 7-bit 
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ADDRESSING_MODE_10BIT        I2C_CR2_ADD10            /*!< Master operates in 10-bit
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
ARM GAS  /tmp/cctOdyb3.s 			page 17


 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_OWNADDRESS1 Own Address 1 Length
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS1_7BIT             0x00000000U             /*!< Own address 1 is a 7-bit a
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS1_10BIT            I2C_OAR1_OA1MODE        /*!< Own address 1 is a 10-bit 
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_OWNADDRESS2 Own Address 2 Masks
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_NOMASK           I2C_OAR2_OA2NOMASK      /*!< Own Address2 No mask.     
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK01           I2C_OAR2_OA2MASK01      /*!< Only Address2 bits[7:2] ar
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK02           I2C_OAR2_OA2MASK02      /*!< Only Address2 bits[7:3] ar
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK03           I2C_OAR2_OA2MASK03      /*!< Only Address2 bits[7:4] ar
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK04           I2C_OAR2_OA2MASK04      /*!< Only Address2 bits[7:5] ar
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK05           I2C_OAR2_OA2MASK05      /*!< Only Address2 bits[7:6] ar
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK06           I2C_OAR2_OA2MASK06      /*!< Only Address2 bits[7] are 
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK07           I2C_OAR2_OA2MASK07      /*!< No comparison is done.
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                          All Address2 are acknowled
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_I2C_ACKNOWLEDGE Acknowledge Generation
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ACK                          0x00000000U              /*!< ACK is sent after current
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_NACK                         I2C_CR2_NACK             /*!< NACK is sent after curren
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_ADDRSLAVE Slave Address Length
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ADDRSLAVE_7BIT               0x00000000U              /*!< Slave Address in 7-bit. *
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ADDRSLAVE_10BIT              I2C_CR2_ADD10            /*!< Slave Address in 10-bit.*
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_REQUEST Transfer Request Direction
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_REQUEST_WRITE                0x00000000U              /*!< Master request a write tr
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_REQUEST_READ                 I2C_CR2_RD_WRN           /*!< Master request a read tra
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_MODE Transfer End Mode
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
ARM GAS  /tmp/cctOdyb3.s 			page 18


 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_RELOAD                  I2C_CR2_RELOAD           /*!< Enable I2C Reload mode.  
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_AUTOEND                 I2C_CR2_AUTOEND          /*!< Enable I2C Automatic end 
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           with no HW PEC comparison
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SOFTEND                 0x00000000U              /*!< Enable I2C Software end m
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           with no HW PEC comparison
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_RELOAD            LL_I2C_MODE_RELOAD       /*!< Enable SMBUS Automatic en
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           with HW PEC comparison.  
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC    LL_I2C_MODE_AUTOEND      /*!< Enable SMBUS Automatic en
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           with HW PEC comparison.  
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC    LL_I2C_MODE_SOFTEND      /*!< Enable SMBUS Software end
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           with HW PEC comparison.  
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC  (uint32_t)(LL_I2C_MODE_AUTOEND | I2C_CR2_PECBYTE)
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Enable SMBUS Automatic end mode with HW PEC comparison.   */
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC  (uint32_t)(LL_I2C_MODE_SOFTEND | I2C_CR2_PECBYTE)
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Enable SMBUS Software end mode with HW PEC comparison.    */
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_GENERATE Start And Stop Generation
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_NOSTARTSTOP         0x00000000U
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Don't Generate Stop and Start condition. */
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_STOP                (uint32_t)(0x80000000U | I2C_CR2_STOP)
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Generate Stop condition (Size should be set to 0).      */
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_START_READ          (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Generate Start for read request. */
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_START_WRITE         (uint32_t)(0x80000000U | I2C_CR2_START)
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Generate Start for write request. */
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_RESTART_7BIT_READ   (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Generate Restart for read request, slave 7Bit address.  */
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_RESTART_7BIT_WRITE  (uint32_t)(0x80000000U | I2C_CR2_START)
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Generate Restart for write request, slave 7Bit address. */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_RESTART_10BIT_READ  (uint32_t)(0x80000000U | I2C_CR2_START | \
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                        I2C_CR2_RD_WRN | I2C_CR2_HEAD10R)
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Generate Restart for read request, slave 10Bit address. */
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_RESTART_10BIT_WRITE (uint32_t)(0x80000000U | I2C_CR2_START)
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Generate Restart for write request, slave 10Bit address.*/
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_DIRECTION Read Write Direction
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_DIRECTION_WRITE              0x00000000U              /*!< Write transfer request by
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           slave enters receiver mod
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_DIRECTION_READ               I2C_ISR_DIR              /*!< Read transfer request by 
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           slave enters transmitter 
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_DMA_REG_DATA DMA Register Data
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
ARM GAS  /tmp/cctOdyb3.s 			page 19


 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_DMA_REG_DATA_TRANSMIT        0x00000000U              /*!< Get address of data regis
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           transmission */
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_DMA_REG_DATA_RECEIVE         0x00000001U              /*!< Get address of data regis
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           reception */
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_SMBUS_TIMEOUTA_MODE SMBus TimeoutA Mode SCL SDA Timeout
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW      0x00000000U          /*!< TimeoutA is used to detec
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           SCL low level timeout.   
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH I2C_TIMEOUTR_TIDLE   /*!< TimeoutA is used to detec
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           both SCL and SDA high lev
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_SMBUS_TIMEOUT_SELECTION SMBus Timeout Selection
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_SMBUS_TIMEOUTA               I2C_TIMEOUTR_TIMOUTEN                 /*!< TimeoutA ena
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_SMBUS_TIMEOUTB               I2C_TIMEOUTR_TEXTEN                   /*!< TimeoutB (ex
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                                        enable bit  
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_SMBUS_ALL_TIMEOUT            (uint32_t)(I2C_TIMEOUTR_TIMOUTEN | \
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                        I2C_TIMEOUTR_TEXTEN)       /*!< TimeoutA and
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** (extended clock) enable bits */
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Exported macro ------------------------------------------------------------*/
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Macros I2C Exported Macros
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EM_WRITE_READ Common Write and read registers Macros
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Write a value in I2C register
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __INSTANCE__ I2C Instance
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __REG__ Register to be written
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __VALUE__ Value to be written in the register
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Read a value in I2C register
ARM GAS  /tmp/cctOdyb3.s 			page 20


 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __INSTANCE__ I2C Instance
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __REG__ Register to be read
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Register value
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EM_CONVERT_TIMINGS Convert SDA SCL timings
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the SDA setup, hold time and the SCL high, low period.
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __PRESCALER__ This parameter must be a value between  Min_Data=0 and Max_Data=0xF.
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __SETUP_TIME__ This parameter must be a value between Min_Data=0 and Max_Data=0xF.
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                            (tscldel = (SCLDEL+1)xtpresc)
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __HOLD_TIME__  This parameter must be a value between Min_Data=0 and Max_Data=0xF.
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                            (tsdadel = SDADELxtpresc)
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __SCLH_PERIOD__ This parameter must be a value between Min_Data=0 and Max_Data=0xFF.
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                             (tsclh = (SCLH+1)xtpresc)
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __SCLL_PERIOD__ This parameter must be a value between  Min_Data=0 and Max_Data=0xFF.
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                             (tscll = (SCLL+1)xtpresc)
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0 and Max_Data=0xFFFFFFFF
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define __LL_I2C_CONVERT_TIMINGS(__PRESCALER__, __SETUP_TIME__, __HOLD_TIME__, __SCLH_PERIOD__, __S
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   ((((uint32_t)(__PRESCALER__)    << I2C_TIMINGR_PRESC_Pos)  & I2C_TIMINGR_PRESC)   | \
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****    (((uint32_t)(__SETUP_TIME__)   << I2C_TIMINGR_SCLDEL_Pos) & I2C_TIMINGR_SCLDEL)  | \
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****    (((uint32_t)(__HOLD_TIME__)    << I2C_TIMINGR_SDADEL_Pos) & I2C_TIMINGR_SDADEL)  | \
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****    (((uint32_t)(__SCLH_PERIOD__)  << I2C_TIMINGR_SCLH_Pos)   & I2C_TIMINGR_SCLH)    | \
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****    (((uint32_t)(__SCLL_PERIOD__)  << I2C_TIMINGR_SCLL_Pos)   & I2C_TIMINGR_SCLL))
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Exported functions --------------------------------------------------------*/
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Functions I2C Exported Functions
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_Configuration Configuration
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable I2C peripheral (PE = 1).
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_Enable
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_PE);
ARM GAS  /tmp/cctOdyb3.s 			page 21


 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable I2C peripheral (PE = 0).
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   When PE = 0, the I2C SCL and SDA lines are released.
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Internal state machines and status bits are put back to their reset value.
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         When cleared, PE must be kept low for at least 3 APB clock cycles.
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_Disable
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if the I2C peripheral is enabled or disabled.
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_IsEnabled
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabled(const I2C_TypeDef *I2Cx)
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_PE) == (I2C_CR1_PE)) ? 1UL : 0UL);
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure Noise Filters (Analog and Digital).
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   If the analog filter is also enabled, the digital filter is added to analog filter.
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         The filters can only be programmed when the I2C is disabled (PE = 0).
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ANFOFF        LL_I2C_ConfigFilters\n
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR1          DNF           LL_I2C_ConfigFilters
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  AnalogFilter This parameter can be one of the following values:
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ANALOGFILTER_ENABLE
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ANALOGFILTER_DISABLE
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disa
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                           and Max_Data=0x0F (Digital filter enabled and filtering capability up to 
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         This parameter is used to configure the digital noise filter on SDA and SCL input.
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t Digita
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure Digital Noise Filter.
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   If the analog filter is also enabled, the digital filter is added to analog filter.
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         This filter can only be programmed when the I2C is disabled (PE = 0).
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          DNF           LL_I2C_SetDigitalFilter
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disa
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                           and Max_Data=0x0F (Digital filter enabled and filtering capability up to 
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         This parameter is used to configure the digital noise filter on SDA and SCL input.
ARM GAS  /tmp/cctOdyb3.s 			page 22


 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetDigitalFilter(I2C_TypeDef *I2Cx, uint32_t DigitalFilter)
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR1, I2C_CR1_DNF, DigitalFilter << I2C_CR1_DNF_Pos);
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the current Digital Noise Filter configuration.
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          DNF           LL_I2C_GetDigitalFilter
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xF
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetDigitalFilter(const I2C_TypeDef *I2Cx)
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_DNF) >> I2C_CR1_DNF_Pos);
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable Analog Noise Filter.
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This filter can only be programmed when the I2C is disabled (PE = 0).
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ANFOFF        LL_I2C_EnableAnalogFilter
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableAnalogFilter(I2C_TypeDef *I2Cx)
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ANFOFF);
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable Analog Noise Filter.
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This filter can only be programmed when the I2C is disabled (PE = 0).
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ANFOFF        LL_I2C_DisableAnalogFilter
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableAnalogFilter(I2C_TypeDef *I2Cx)
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ANFOFF);
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Analog Noise Filter is enabled or disabled.
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ANFOFF        LL_I2C_IsEnabledAnalogFilter
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledAnalogFilter(const I2C_TypeDef *I2Cx)
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_ANFOFF) != (I2C_CR1_ANFOFF)) ? 1UL : 0UL);
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable DMA transmission requests.
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TXDMAEN       LL_I2C_EnableDMAReq_TX
ARM GAS  /tmp/cctOdyb3.s 			page 23


 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableDMAReq_TX(I2C_TypeDef *I2Cx)
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN);
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable DMA transmission requests.
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TXDMAEN       LL_I2C_DisableDMAReq_TX
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableDMAReq_TX(I2C_TypeDef *I2Cx)
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN);
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if DMA transmission requests are enabled or disabled.
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TXDMAEN       LL_I2C_IsEnabledDMAReq_TX
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_TX(const I2C_TypeDef *I2Cx)
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN) == (I2C_CR1_TXDMAEN)) ? 1UL : 0UL);
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable DMA reception requests.
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          RXDMAEN       LL_I2C_EnableDMAReq_RX
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableDMAReq_RX(I2C_TypeDef *I2Cx)
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN);
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable DMA reception requests.
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          RXDMAEN       LL_I2C_DisableDMAReq_RX
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableDMAReq_RX(I2C_TypeDef *I2Cx)
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN);
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if DMA reception requests are enabled or disabled.
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          RXDMAEN       LL_I2C_IsEnabledDMAReq_RX
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
ARM GAS  /tmp/cctOdyb3.s 			page 24


 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_RX(const I2C_TypeDef *I2Cx)
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN) == (I2C_CR1_RXDMAEN)) ? 1UL : 0UL);
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the data register address used for DMA transfer
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TXDR         TXDATA        LL_I2C_DMA_GetRegAddr\n
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         RXDR         RXDATA        LL_I2C_DMA_GetRegAddr
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  Direction This parameter can be one of the following values:
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DMA_REG_DATA_TRANSMIT
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DMA_REG_DATA_RECEIVE
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Address of data register
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_DMA_GetRegAddr(const I2C_TypeDef *I2Cx, uint32_t Direction)
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t data_reg_addr;
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   if (Direction == LL_I2C_DMA_REG_DATA_TRANSMIT)
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   {
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****     /* return address of TXDR register */
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****     data_reg_addr = (uint32_t) &(I2Cx->TXDR);
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   }
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   else
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   {
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****     /* return address of RXDR register */
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****     data_reg_addr = (uint32_t) &(I2Cx->RXDR);
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   }
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return data_reg_addr;
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable Clock stretching.
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable Clock stretching.
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_DisableClockStretching
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableClockStretching(I2C_TypeDef *I2Cx)
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
ARM GAS  /tmp/cctOdyb3.s 			page 25


 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Clock stretching is enabled or disabled.
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_IsEnabledClockStretching
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledClockStretching(const I2C_TypeDef *I2Cx)
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH) != (I2C_CR1_NOSTRETCH)) ? 1UL : 0UL);
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable hardware byte control in slave mode.
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          SBC           LL_I2C_EnableSlaveByteControl
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSlaveByteControl(I2C_TypeDef *I2Cx)
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_SBC);
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable hardware byte control in slave mode.
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          SBC           LL_I2C_DisableSlaveByteControl
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSlaveByteControl(I2C_TypeDef *I2Cx)
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_SBC);
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if hardware byte control in slave mode is enabled or disabled.
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          SBC           LL_I2C_IsEnabledSlaveByteControl
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSlaveByteControl(const I2C_TypeDef *I2Cx)
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_SBC) == (I2C_CR1_SBC)) ? 1UL : 0UL);
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable Wakeup from STOP.
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         WakeUpFromStop feature is supported by the I2Cx Instance.
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This bit can only be programmed when Digital Filter is disabled.
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          WUPEN         LL_I2C_EnableWakeUpFromStop
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableWakeUpFromStop(I2C_TypeDef *I2Cx)
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_WUPEN);
ARM GAS  /tmp/cctOdyb3.s 			page 26


 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable Wakeup from STOP.
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         WakeUpFromStop feature is supported by the I2Cx Instance.
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          WUPEN         LL_I2C_DisableWakeUpFromStop
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableWakeUpFromStop(I2C_TypeDef *I2Cx)
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_WUPEN);
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Wakeup from STOP is enabled or disabled.
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         WakeUpFromStop feature is supported by the I2Cx Instance.
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          WUPEN         LL_I2C_IsEnabledWakeUpFromStop
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledWakeUpFromStop(const I2C_TypeDef *I2Cx)
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_WUPEN) == (I2C_CR1_WUPEN)) ? 1UL : 0UL);
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable General Call.
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   When enabled the Address 0x00 is ACKed.
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          GCEN          LL_I2C_EnableGeneralCall
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableGeneralCall(I2C_TypeDef *I2Cx)
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable General Call.
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   When disabled the Address 0x00 is NACKed.
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if General Call is enabled or disabled.
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          GCEN          LL_I2C_IsEnabledGeneralCall
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
ARM GAS  /tmp/cctOdyb3.s 			page 27


 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledGeneralCall(const I2C_TypeDef *I2Cx)
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_GCEN) == (I2C_CR1_GCEN)) ? 1UL : 0UL);
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the Master to operate in 7-bit or 10-bit addressing mode.
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Changing this bit is not allowed, when the START bit is set.
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          ADD10         LL_I2C_SetMasterAddressingMode
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  AddressingMode This parameter can be one of the following values:
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRESSING_MODE_7BIT
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRESSING_MODE_10BIT
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetMasterAddressingMode(I2C_TypeDef *I2Cx, uint32_t AddressingMode)
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_ADD10, AddressingMode);
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the Master addressing mode.
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          ADD10         LL_I2C_GetMasterAddressingMode
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRESSING_MODE_7BIT
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRESSING_MODE_10BIT
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetMasterAddressingMode(const I2C_TypeDef *I2Cx)
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_ADD10));
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Set the Own Address1.
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR1         OA1           LL_I2C_SetOwnAddress1\n
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         OAR1         OA1MODE       LL_I2C_SetOwnAddress1
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  OwnAddress1 This parameter must be a value between Min_Data=0 and Max_Data=0x3FF.
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  OwnAddrSize This parameter can be one of the following values:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAdd
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable acknowledge on Own Address1 match address.
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
ARM GAS  /tmp/cctOdyb3.s 			page 28


 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable acknowledge on Own Address1 match address.
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Own Address1 acknowledge is enabled or disabled.
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR1         OA1EN         LL_I2C_IsEnabledOwnAddress1
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress1(const I2C_TypeDef *I2Cx)
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN) == (I2C_OAR1_OA1EN)) ? 1UL : 0UL);
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Set the 7bits Own Address2.
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This action has no effect if own address2 is enabled.
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR2         OA2           LL_I2C_SetOwnAddress2\n
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         OAR2         OA2MSK        LL_I2C_SetOwnAddress2
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  OwnAddress2 Value between Min_Data=0 and Max_Data=0x7F.
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  OwnAddrMask This parameter can be one of the following values:
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_NOMASK
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK01
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK02
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK03
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK04
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK05
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAdd
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable acknowledge on Own Address2 match address.
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR2         OA2EN         LL_I2C_EnableOwnAddress2
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableOwnAddress2(I2C_TypeDef *I2Cx)
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
ARM GAS  /tmp/cctOdyb3.s 			page 29


 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable  acknowledge on Own Address2 match address.
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Own Address1 acknowledge is enabled or disabled.
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR2         OA2EN         LL_I2C_IsEnabledOwnAddress2
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress2(const I2C_TypeDef *I2Cx)
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN) == (I2C_OAR2_OA2EN)) ? 1UL : 0UL);
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the SDA setup, hold time and the SCL high, low period.
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMINGR      TIMINGR       LL_I2C_SetTiming
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This parameter is computed with the STM32CubeMX Tool.
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   WRITE_REG(I2Cx->TIMINGR, Timing);
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the Timing Prescaler setting.
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMINGR      PRESC         LL_I2C_GetTimingPrescaler
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xF
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetTimingPrescaler(const I2C_TypeDef *I2Cx)
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_PRESC) >> I2C_TIMINGR_PRESC_Pos);
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SCL low period setting.
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMINGR      SCLL          LL_I2C_GetClockLowPeriod
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetClockLowPeriod(const I2C_TypeDef *I2Cx)
ARM GAS  /tmp/cctOdyb3.s 			page 30


 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLL) >> I2C_TIMINGR_SCLL_Pos);
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SCL high period setting.
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMINGR      SCLH          LL_I2C_GetClockHighPeriod
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetClockHighPeriod(const I2C_TypeDef *I2Cx)
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLH) >> I2C_TIMINGR_SCLH_Pos);
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SDA hold time.
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMINGR      SDADEL        LL_I2C_GetDataHoldTime
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xF
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetDataHoldTime(const I2C_TypeDef *I2Cx)
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SDADEL) >> I2C_TIMINGR_SDADEL_Pos);
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SDA setup time.
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMINGR      SCLDEL        LL_I2C_GetDataSetupTime
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xF
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetDataSetupTime(const I2C_TypeDef *I2Cx)
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLDEL) >> I2C_TIMINGR_SCLDEL_Pos);
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure peripheral mode.
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          SMBHEN        LL_I2C_SetMode\n
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR1          SMBDEN        LL_I2C_SetMode
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  PeripheralMode This parameter can be one of the following values:
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_I2C
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_HOST
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
ARM GAS  /tmp/cctOdyb3.s 			page 31


1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get peripheral mode.
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          SMBHEN        LL_I2C_GetMode\n
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR1          SMBDEN        LL_I2C_GetMode
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_I2C
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_HOST
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetMode(const I2C_TypeDef *I2Cx)
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN));
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable SMBus alert (Host or Device mode)
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   SMBus Device mode:
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         - SMBus Alert pin is drived low and
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *           Alert Response Address Header acknowledge is enabled.
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus Host mode:
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         - SMBus Alert pin management is supported.
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ALERTEN       LL_I2C_EnableSMBusAlert
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusAlert(I2C_TypeDef *I2Cx)
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ALERTEN);
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable SMBus alert (Host or Device mode)
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   SMBus Device mode:
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         - SMBus Alert pin is not drived (can be used as a standard GPIO) and
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *           Alert Response Address Header acknowledge is disabled.
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus Host mode:
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         - SMBus Alert pin management is not supported.
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ALERTEN       LL_I2C_DisableSMBusAlert
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusAlert(I2C_TypeDef *I2Cx)
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ALERTEN);
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if SMBus alert (Host or Device mode) is enabled or disabled.
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
ARM GAS  /tmp/cctOdyb3.s 			page 32


1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ALERTEN       LL_I2C_IsEnabledSMBusAlert
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusAlert(const I2C_TypeDef *I2Cx)
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_ALERTEN) == (I2C_CR1_ALERTEN)) ? 1UL : 0UL);
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable SMBus Packet Error Calculation (PEC).
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          PECEN         LL_I2C_EnableSMBusPEC
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusPEC(I2C_TypeDef *I2Cx)
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_PECEN);
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable SMBus Packet Error Calculation (PEC).
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          PECEN         LL_I2C_DisableSMBusPEC
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusPEC(I2C_TypeDef *I2Cx)
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN);
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if SMBus Packet Error Calculation (PEC) is enabled or disabled.
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          PECEN         LL_I2C_IsEnabledSMBusPEC
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPEC(const I2C_TypeDef *I2Cx)
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL);
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the SMBus Clock Timeout.
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This configuration can only be programmed when associated Timeout is disabled (TimeoutA
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTA      LL_I2C_ConfigSMBusTimeout\n
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         TIMEOUTR     TIDLE         LL_I2C_ConfigSMBusTimeout\n
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         TIMEOUTR     TIMEOUTB      LL_I2C_ConfigSMBusTimeout
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
ARM GAS  /tmp/cctOdyb3.s 			page 33


1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TimeoutA This parameter must be a value between  Min_Data=0 and Max_Data=0xFFF.
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TimeoutAMode This parameter can be one of the following values:
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TimeoutB
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ConfigSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t TimeoutA, uint32_t Timeo
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                uint32_t TimeoutB)
1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTA | I2C_TIMEOUTR_TIDLE | I2C_TIMEOUTR_TIMEOUTB,
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              TimeoutA | TimeoutAMode | (TimeoutB << I2C_TIMEOUTR_TIMEOUTB_Pos));
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the SMBus Clock TimeoutA (SCL low timeout or SCL and SDA high timeout depends
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   These bits can only be programmed when TimeoutA is disabled.
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTA      LL_I2C_SetSMBusTimeoutA
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TimeoutA This parameter must be a value between  Min_Data=0 and Max_Data=0xFFF.
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetSMBusTimeoutA(I2C_TypeDef *I2Cx, uint32_t TimeoutA)
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   WRITE_REG(I2Cx->TIMEOUTR, TimeoutA);
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SMBus Clock TimeoutA setting.
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTA      LL_I2C_GetSMBusTimeoutA
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0 and Max_Data=0xFFF
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutA(const I2C_TypeDef *I2Cx)
1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTA));
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Set the SMBus Clock TimeoutA mode.
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This bit can only be programmed when TimeoutA is disabled.
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIDLE         LL_I2C_SetSMBusTimeoutAMode
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TimeoutAMode This parameter can be one of the following values:
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW
1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetSMBusTimeoutAMode(I2C_TypeDef *I2Cx, uint32_t TimeoutAMode)
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   WRITE_REG(I2Cx->TIMEOUTR, TimeoutAMode);
ARM GAS  /tmp/cctOdyb3.s 			page 34


1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SMBus Clock TimeoutA mode.
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIDLE         LL_I2C_GetSMBusTimeoutAMode
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutAMode(const I2C_TypeDef *I2Cx)
1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIDLE));
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the SMBus Extended Cumulative Clock TimeoutB (Master or Slave mode).
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   These bits can only be programmed when TimeoutB is disabled.
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTB      LL_I2C_SetSMBusTimeoutB
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TimeoutB This parameter must be a value between  Min_Data=0 and Max_Data=0xFFF.
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetSMBusTimeoutB(I2C_TypeDef *I2Cx, uint32_t TimeoutB)
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   WRITE_REG(I2Cx->TIMEOUTR, TimeoutB << I2C_TIMEOUTR_TIMEOUTB_Pos);
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SMBus Extended Cumulative Clock TimeoutB setting.
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTB      LL_I2C_GetSMBusTimeoutB
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0 and Max_Data=0xFFF
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutB(const I2C_TypeDef *I2Cx)
1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTB) >> I2C_TIMEOUTR_TIMEOUTB_Pos);
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable the SMBus Clock Timeout.
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMOUTEN      LL_I2C_EnableSMBusTimeout\n
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         TIMEOUTR     TEXTEN        LL_I2C_EnableSMBusTimeout
1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  ClockTimeout This parameter can be one of the following values:
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTB
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
ARM GAS  /tmp/cctOdyb3.s 			page 35


1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->TIMEOUTR, ClockTimeout);
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable the SMBus Clock Timeout.
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMOUTEN      LL_I2C_DisableSMBusTimeout\n
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         TIMEOUTR     TEXTEN        LL_I2C_DisableSMBusTimeout
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  ClockTimeout This parameter can be one of the following values:
1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTB
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->TIMEOUTR, ClockTimeout);
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if the SMBus Clock Timeout is enabled or disabled.
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMOUTEN      LL_I2C_IsEnabledSMBusTimeout\n
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         TIMEOUTR     TEXTEN        LL_I2C_IsEnabledSMBusTimeout
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  ClockTimeout This parameter can be one of the following values:
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTB
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusTimeout(const I2C_TypeDef *I2Cx, uint32_t ClockTimeou
1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->TIMEOUTR, (I2C_TIMEOUTR_TIMOUTEN | I2C_TIMEOUTR_TEXTEN)) == \
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****            (ClockTimeout)) ? 1UL : 0UL);
1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_IT_Management IT_Management
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable TXIS interrupt.
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TXIE          LL_I2C_EnableIT_TX
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
ARM GAS  /tmp/cctOdyb3.s 			page 36


1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_TX(I2C_TypeDef *I2Cx)
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_TXIE);
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable TXIS interrupt.
1294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TXIE          LL_I2C_DisableIT_TX
1295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_TX(I2C_TypeDef *I2Cx)
1299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_TXIE);
1301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if the TXIS Interrupt is enabled or disabled.
1305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TXIE          LL_I2C_IsEnabledIT_TX
1306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TX(const I2C_TypeDef *I2Cx)
1310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_TXIE) == (I2C_CR1_TXIE)) ? 1UL : 0UL);
1312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable RXNE interrupt.
1316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          RXIE          LL_I2C_EnableIT_RX
1317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)
1321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
1323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable RXNE interrupt.
1327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          RXIE          LL_I2C_DisableIT_RX
1328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)
1332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
1334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if the RXNE Interrupt is enabled or disabled.
1338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          RXIE          LL_I2C_IsEnabledIT_RX
1339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_RX(const I2C_TypeDef *I2Cx)
1343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
ARM GAS  /tmp/cctOdyb3.s 			page 37


1344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_RXIE) == (I2C_CR1_RXIE)) ? 1UL : 0UL);
1345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable Address match interrupt (slave mode only).
1349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ADDRIE        LL_I2C_EnableIT_ADDR
1350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_ADDR(I2C_TypeDef *I2Cx)
1354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ADDRIE);
1356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable Address match interrupt (slave mode only).
1360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ADDRIE        LL_I2C_DisableIT_ADDR
1361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_ADDR(I2C_TypeDef *I2Cx)
1365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ADDRIE);
1367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Address match interrupt is enabled or disabled.
1371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ADDRIE        LL_I2C_IsEnabledIT_ADDR
1372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ADDR(const I2C_TypeDef *I2Cx)
1376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_ADDRIE) == (I2C_CR1_ADDRIE)) ? 1UL : 0UL);
1378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable Not acknowledge received interrupt.
1382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          NACKIE        LL_I2C_EnableIT_NACK
1383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_NACK(I2C_TypeDef *I2Cx)
1387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_NACKIE);
1389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable Not acknowledge received interrupt.
1393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          NACKIE        LL_I2C_DisableIT_NACK
1394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_NACK(I2C_TypeDef *I2Cx)
1398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_NACKIE);
1400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
ARM GAS  /tmp/cctOdyb3.s 			page 38


1401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Not acknowledge received interrupt is enabled or disabled.
1404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          NACKIE        LL_I2C_IsEnabledIT_NACK
1405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_NACK(const I2C_TypeDef *I2Cx)
1409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_NACKIE) == (I2C_CR1_NACKIE)) ? 1UL : 0UL);
1411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable STOP detection interrupt.
1415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          STOPIE        LL_I2C_EnableIT_STOP
1416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_STOP(I2C_TypeDef *I2Cx)
1420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_STOPIE);
1422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable STOP detection interrupt.
1426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          STOPIE        LL_I2C_DisableIT_STOP
1427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_STOP(I2C_TypeDef *I2Cx)
1431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_STOPIE);
1433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if STOP detection interrupt is enabled or disabled.
1437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          STOPIE        LL_I2C_IsEnabledIT_STOP
1438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_STOP(const I2C_TypeDef *I2Cx)
1442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_STOPIE) == (I2C_CR1_STOPIE)) ? 1UL : 0UL);
1444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable Transfer Complete interrupt.
1448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Any of these events will generate interrupt :
1449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Transfer Complete (TC)
1450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Transfer Complete Reload (TCR)
1451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TCIE          LL_I2C_EnableIT_TC
1452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_TC(I2C_TypeDef *I2Cx)
1456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_TCIE);
ARM GAS  /tmp/cctOdyb3.s 			page 39


1458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable Transfer Complete interrupt.
1462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Any of these events will generate interrupt :
1463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Transfer Complete (TC)
1464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Transfer Complete Reload (TCR)
1465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TCIE          LL_I2C_DisableIT_TC
1466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_TC(I2C_TypeDef *I2Cx)
1470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_TCIE);
1472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Transfer Complete interrupt is enabled or disabled.
1476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TCIE          LL_I2C_IsEnabledIT_TC
1477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TC(const I2C_TypeDef *I2Cx)
1481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_TCIE) == (I2C_CR1_TCIE)) ? 1UL : 0UL);
1483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable Error interrupts.
1487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Any of these errors will generate interrupt :
1490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Arbitration Loss (ARLO)
1491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Bus Error detection (BERR)
1492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Overrun/Underrun (OVR)
1493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus Timeout detection (TIMEOUT)
1494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus PEC error detection (PECERR)
1495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus Alert pin event detection (ALERT)
1496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ERRIE         LL_I2C_EnableIT_ERR
1497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_ERR(I2C_TypeDef *I2Cx)
1501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ERRIE);
1503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable Error interrupts.
1507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Any of these errors will generate interrupt :
1510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Arbitration Loss (ARLO)
1511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Bus Error detection (BERR)
1512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Overrun/Underrun (OVR)
1513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus Timeout detection (TIMEOUT)
1514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus PEC error detection (PECERR)
ARM GAS  /tmp/cctOdyb3.s 			page 40


1515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus Alert pin event detection (ALERT)
1516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ERRIE         LL_I2C_DisableIT_ERR
1517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_ERR(I2C_TypeDef *I2Cx)
1521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ERRIE);
1523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Error interrupts are enabled or disabled.
1527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ERRIE         LL_I2C_IsEnabledIT_ERR
1528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ERR(const I2C_TypeDef *I2Cx)
1532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_ERRIE) == (I2C_CR1_ERRIE)) ? 1UL : 0UL);
1534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
1538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_FLAG_management FLAG_management
1541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
1542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Transmit data register empty flag.
1546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: When next data is written in Transmit data register.
1547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When Transmit data register is empty.
1548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          TXE           LL_I2C_IsActiveFlag_TXE
1549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(const I2C_TypeDef *I2Cx)
1553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE)) ? 1UL : 0UL);
1555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Transmit interrupt flag.
1559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: When next data is written in Transmit data register.
1560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When Transmit data register is empty.
1561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
1562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(const I2C_TypeDef *I2Cx)
1566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
1568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Receive data register not empty flag.
ARM GAS  /tmp/cctOdyb3.s 			page 41


1572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: When Receive data register is read.
1573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When the received data is copied in Receive data register.
1574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
1575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(const I2C_TypeDef *I2Cx)
1579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
1581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Address matched flag (slave mode).
1585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When the received slave address matched with one of the enabled slave address.
1587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          ADDR          LL_I2C_IsActiveFlag_ADDR
1588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(const I2C_TypeDef *I2Cx)
1592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_ADDR) == (I2C_ISR_ADDR)) ? 1UL : 0UL);
1594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Not Acknowledge received flag.
1598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When a NACK is received after a byte transmission.
1600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          NACKF         LL_I2C_IsActiveFlag_NACK
1601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_NACK(const I2C_TypeDef *I2Cx)
1605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_NACKF) == (I2C_ISR_NACKF)) ? 1UL : 0UL);
1607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Stop detection flag.
1611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When a Stop condition is detected.
1613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
1614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(const I2C_TypeDef *I2Cx)
1618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
1620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Transfer complete flag (master mode).
1624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When RELOAD=0, AUTOEND=0 and NBYTES date have been transferred.
1626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          TC            LL_I2C_IsActiveFlag_TC
1627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
ARM GAS  /tmp/cctOdyb3.s 			page 42


1629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TC(const I2C_TypeDef *I2Cx)
1631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC)) ? 1UL : 0UL);
1633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Transfer complete flag (master mode).
1637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When RELOAD=1 and NBYTES date have been transferred.
1639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          TCR           LL_I2C_IsActiveFlag_TCR
1640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TCR(const I2C_TypeDef *I2Cx)
1644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TCR) == (I2C_ISR_TCR)) ? 1UL : 0UL);
1646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Bus error flag.
1650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When a misplaced Start or Stop condition is detected.
1652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          BERR          LL_I2C_IsActiveFlag_BERR
1653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BERR(const I2C_TypeDef *I2Cx)
1657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_BERR) == (I2C_ISR_BERR)) ? 1UL : 0UL);
1659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Arbitration lost flag.
1663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When arbitration lost.
1665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          ARLO          LL_I2C_IsActiveFlag_ARLO
1666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ARLO(const I2C_TypeDef *I2Cx)
1670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_ARLO) == (I2C_ISR_ARLO)) ? 1UL : 0UL);
1672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Overrun/Underrun flag (slave mode).
1676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When an overrun/underrun error occurs (Clock Stretching Disabled).
1678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          OVR           LL_I2C_IsActiveFlag_OVR
1679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_OVR(const I2C_TypeDef *I2Cx)
1683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_OVR) == (I2C_ISR_OVR)) ? 1UL : 0UL);
1685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
ARM GAS  /tmp/cctOdyb3.s 			page 43


1686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus PEC error flag in reception.
1689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When the received PEC does not match with the PEC register content.
1693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          PECERR        LL_I2C_IsActiveSMBusFlag_PECERR
1694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_PECERR(const I2C_TypeDef *I2Cx)
1698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_PECERR) == (I2C_ISR_PECERR)) ? 1UL : 0UL);
1700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus Timeout detection flag.
1704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When a timeout or extended clock timeout occurs.
1708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          TIMEOUT       LL_I2C_IsActiveSMBusFlag_TIMEOUT
1709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_TIMEOUT(const I2C_TypeDef *I2Cx)
1713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TIMEOUT) == (I2C_ISR_TIMEOUT)) ? 1UL : 0UL);
1715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus alert flag.
1719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When SMBus host configuration, SMBus alert enabled and
1723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *              a falling edge event occurs on SMBA pin.
1724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          ALERT         LL_I2C_IsActiveSMBusFlag_ALERT
1725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_ALERT(const I2C_TypeDef *I2Cx)
1729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_ALERT) == (I2C_ISR_ALERT)) ? 1UL : 0UL);
1731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Bus Busy flag.
1735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When a Start condition is detected.
1737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          BUSY          LL_I2C_IsActiveFlag_BUSY
1738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(const I2C_TypeDef *I2Cx)
1742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
ARM GAS  /tmp/cctOdyb3.s 			page 44


1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_BUSY) == (I2C_ISR_BUSY)) ? 1UL : 0UL);
1744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear Address Matched flag.
1748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          ADDRCF        LL_I2C_ClearFlag_ADDR
1749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx)
1753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_ADDRCF);
1755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear Not Acknowledge flag.
1759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          NACKCF        LL_I2C_ClearFlag_NACK
1760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_NACK(I2C_TypeDef *I2Cx)
1764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_NACKCF);
1766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear Stop detection flag.
1770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
1771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
1775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
1777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear Transmit data register empty flag (TXE).
1781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This bit can be clear by software in order to flush the transmit data register (TXDR).
1782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          TXE           LL_I2C_ClearFlag_TXE
1783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_TXE(I2C_TypeDef *I2Cx)
1787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   WRITE_REG(I2Cx->ISR, I2C_ISR_TXE);
1789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear Bus error flag.
1793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          BERRCF        LL_I2C_ClearFlag_BERR
1794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_BERR(I2C_TypeDef *I2Cx)
1798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_BERRCF);
ARM GAS  /tmp/cctOdyb3.s 			page 45


1800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear Arbitration lost flag.
1804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          ARLOCF        LL_I2C_ClearFlag_ARLO
1805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_ARLO(I2C_TypeDef *I2Cx)
1809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_ARLOCF);
1811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear Overrun/Underrun flag.
1815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          OVRCF         LL_I2C_ClearFlag_OVR
1816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_OVR(I2C_TypeDef *I2Cx)
1820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_OVRCF);
1822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear SMBus PEC error flag.
1826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          PECCF         LL_I2C_ClearSMBusFlag_PECERR
1829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_PECERR(I2C_TypeDef *I2Cx)
1833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_PECCF);
1835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear SMBus Timeout detection flag.
1839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          TIMOUTCF      LL_I2C_ClearSMBusFlag_TIMEOUT
1842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)
1846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_TIMOUTCF);
1848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear SMBus Alert flag.
1852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          ALERTCF       LL_I2C_ClearSMBusFlag_ALERT
1855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
ARM GAS  /tmp/cctOdyb3.s 			page 46


1857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_ALERT(I2C_TypeDef *I2Cx)
1859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_ALERTCF);
1861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
1865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_Data_Management Data_Management
1868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
1869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable automatic STOP condition generation (master mode).
1873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Automatic end mode : a STOP condition is automatically sent when NBYTES data are transf
1874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         This bit has no effect in slave mode or when RELOAD bit is set.
1875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
1876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
1880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
1882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable automatic STOP condition generation (master mode).
1886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Software end mode : TC flag is set when NBYTES data are transferre, stretching SCL low.
1887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          AUTOEND       LL_I2C_DisableAutoEndMode
1888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableAutoEndMode(I2C_TypeDef *I2Cx)
1892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
1894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if automatic STOP condition is enabled or disabled.
1898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          AUTOEND       LL_I2C_IsEnabledAutoEndMode
1899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledAutoEndMode(const I2C_TypeDef *I2Cx)
1903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR2, I2C_CR2_AUTOEND) == (I2C_CR2_AUTOEND)) ? 1UL : 0UL);
1905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable reload mode (master mode).
1909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The transfer is not completed after the NBYTES data transfer, NBYTES will be reloaded w
1910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          RELOAD       LL_I2C_EnableReloadMode
1911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
ARM GAS  /tmp/cctOdyb3.s 			page 47


1914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableReloadMode(I2C_TypeDef *I2Cx)
1915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_RELOAD);
1917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable reload mode (master mode).
1921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The transfer is completed after the NBYTES data transfer(STOP or RESTART will follow).
1922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          RELOAD       LL_I2C_DisableReloadMode
1923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableReloadMode(I2C_TypeDef *I2Cx)
1927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_RELOAD);
1929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if reload mode is enabled or disabled.
1933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          RELOAD       LL_I2C_IsEnabledReloadMode
1934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledReloadMode(const I2C_TypeDef *I2Cx)
1938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR2, I2C_CR2_RELOAD) == (I2C_CR2_RELOAD)) ? 1UL : 0UL);
1940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the number of bytes for transfer.
1944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Changing these bits when START bit is set is not allowed.
1945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          NBYTES           LL_I2C_SetTransferSize
1946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TransferSize This parameter must be a value between Min_Data=0x00 and Max_Data=0xFF.
1948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetTransferSize(I2C_TypeDef *I2Cx, uint32_t TransferSize)
1951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
1953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the number of bytes configured for transfer.
1957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          NBYTES           LL_I2C_GetTransferSize
1958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xFF
1960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetTransferSize(const I2C_TypeDef *I2Cx)
1962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_NBYTES) >> I2C_CR2_NBYTES_Pos);
1964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Prepare the generation of a ACKnowledge or Non ACKnowledge condition after the address 
1968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****             or next received byte.
1969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Usage in Slave mode only.
1970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          NACK          LL_I2C_AcknowledgeNextData
ARM GAS  /tmp/cctOdyb3.s 			page 48


1971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TypeAcknowledge This parameter can be one of the following values:
1973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ACK
1974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_NACK
1975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
1978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
1980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Generate a START or RESTART condition
1984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The START bit can be set even if bus is BUSY or I2C is in slave mode.
1985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         This action has no effect when RELOAD is set.
1986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          START           LL_I2C_GenerateStartCondition
1987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
1991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_START);
1993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Generate a STOP condition after the current byte transfer (master mode).
1997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          STOP          LL_I2C_GenerateStopCondition
1998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)
2002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_STOP);
2004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable automatic RESTART Read request condition for 10bit address header (master mode).
2008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The master sends the complete 10bit slave address read sequence :
2009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Start + 2 bytes 10bit address in Write direction + Restart + first 7 bits of 10bit addr
2010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****             in Read direction.
2011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          HEAD10R       LL_I2C_EnableAuto10BitRead
2012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableAuto10BitRead(I2C_TypeDef *I2Cx)
2016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_HEAD10R);
2018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable automatic RESTART Read request condition for 10bit address header (master mode)
2022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The master only sends the first 7 bits of 10bit address in Read direction.
2023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          HEAD10R       LL_I2C_DisableAuto10BitRead
2024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableAuto10BitRead(I2C_TypeDef *I2Cx)
ARM GAS  /tmp/cctOdyb3.s 			page 49


2028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_HEAD10R);
2030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if automatic RESTART Read request condition for 10bit address header is enabled o
2034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          HEAD10R       LL_I2C_IsEnabledAuto10BitRead
2035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
2037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledAuto10BitRead(const I2C_TypeDef *I2Cx)
2039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR2, I2C_CR2_HEAD10R) != (I2C_CR2_HEAD10R)) ? 1UL : 0UL);
2041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the transfer direction (master mode).
2045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Changing these bits when START bit is set is not allowed.
2046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          RD_WRN           LL_I2C_SetTransferRequest
2047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TransferRequest This parameter can be one of the following values:
2049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_REQUEST_WRITE
2050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_REQUEST_READ
2051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest)
2054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
2056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the transfer direction requested (master mode).
2060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          RD_WRN           LL_I2C_GetTransferRequest
2061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
2063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_REQUEST_WRITE
2064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_REQUEST_READ
2065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetTransferRequest(const I2C_TypeDef *I2Cx)
2067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_RD_WRN));
2069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the slave address for transfer (master mode).
2073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Changing these bits when START bit is set is not allowed.
2074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          SADD           LL_I2C_SetSlaveAddr
2075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F.
2077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr)
2080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr);
2082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
ARM GAS  /tmp/cctOdyb3.s 			page 50


2085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the slave address programmed for transfer.
2086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          SADD           LL_I2C_GetSlaveAddr
2087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0x3F
2089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSlaveAddr(const I2C_TypeDef *I2Cx)
2091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_SADD));
2093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Handles I2Cx communication when starting transfer or during transfer (TC or TCR flag ar
2097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          SADD          LL_I2C_HandleTransfer\n
2098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          ADD10         LL_I2C_HandleTransfer\n
2099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          RD_WRN        LL_I2C_HandleTransfer\n
2100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          START         LL_I2C_HandleTransfer\n
2101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          STOP          LL_I2C_HandleTransfer\n
2102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          RELOAD        LL_I2C_HandleTransfer\n
2103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          NBYTES        LL_I2C_HandleTransfer\n
2104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          AUTOEND       LL_I2C_HandleTransfer\n
2105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          HEAD10R       LL_I2C_HandleTransfer
2106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  SlaveAddr Specifies the slave address to be programmed.
2108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  SlaveAddrSize This parameter can be one of the following values:
2109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRSLAVE_7BIT
2110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRSLAVE_10BIT
2111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TransferSize Specifies the number of bytes to be programmed.
2112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *                       This parameter must be a value between Min_Data=0 and Max_Data=255.
2113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  EndMode This parameter can be one of the following values:
2114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_RELOAD
2115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_AUTOEND
2116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SOFTEND
2117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_RELOAD
2118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC
2119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC
2120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC
2121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC
2122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  Request This parameter can be one of the following values:
2123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_NOSTARTSTOP
2124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_STOP
2125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_START_READ
2126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_START_WRITE
2127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_RESTART_7BIT_READ
2128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_RESTART_7BIT_WRITE
2129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_READ
2130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
2131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAdd
2134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                            uint32_t TransferSize, uint32_t EndMode, uint32_t Reques
2135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   /* Declaration of tmp to prevent undefined behavior of volatile usage */
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
2138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                              ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
2139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                              (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
2140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                              (uint32_t)EndMode | (uint32_t)Request) & (~0x80000000U));
2141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
ARM GAS  /tmp/cctOdyb3.s 			page 51


2142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   /* update CR2 register */
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 198              		.loc 3 2143 3 view .LVU50
 199 0056 4249     		ldr	r1, .L34+4
 200 0058 4248     		ldr	r0, .L34+8
 201              	.LBE81:
 202              	.LBE80:
 242:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 203              		.loc 1 242 11 view .LVU51
 204 005a 4FF0060E 		mov	lr, #6
 233:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 205              		.loc 1 233 11 view .LVU52
 206 005e 4FF0040A 		mov	r10, #4
 224:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 207              		.loc 1 224 11 view .LVU53
 208 0062 4FF00208 		mov	r8, #2
 209              	.LBB83:
 210              	.LBB84:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 211              		.loc 2 231 20 view .LVU54
 212 0066 4FF0E022 		mov	r2, #-536813568
 213 006a 0DE0     		b	.L23
 214              	.LVL14:
 215              	.L20:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 216              		.loc 2 231 20 view .LVU55
 217              	.LBE84:
 218              	.LBE83:
 219:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 219              		.loc 1 219 7 is_stmt 1 view .LVU56
 220              	.LBB86:
 221              	.LBI86:
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 222              		.loc 3 1741 26 view .LVU57
 223              	.LBB87:
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 224              		.loc 3 1743 3 view .LVU58
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 225              		.loc 3 1743 12 is_stmt 0 view .LVU59
 226 006c 2F68     		ldr	r7, [r5]
 227 006e BF69     		ldr	r7, [r7, #24]
 228              	.LVL15:
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 229              		.loc 3 1743 12 view .LVU60
 230              	.LBE87:
 231              	.LBE86:
 219:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 232              		.loc 1 219 15 view .LVU61
 233 0070 87F40049 		eor	r9, r7, #32768
 219:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 234              		.loc 1 219 12 view .LVU62
 235 0074 C9F3C039 		ubfx	r9, r9, #15, #1
 236              	.LVL16:
 220:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 237              		.loc 1 220 7 is_stmt 1 view .LVU63
 238              	.L21:
 252:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
ARM GAS  /tmp/cctOdyb3.s 			page 52


 253:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 254:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 8:
 255:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_STOP(hdl->i2cHdl);
 256:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 257:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 258:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 9:
 259:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_ClearFlag_STOP(hdl->i2cHdl);
 260:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_OK;
 261:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 262:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 263:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       default:
 264:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_ERROR;
 265:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 266:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 267:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 268:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 269:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (LL_SYSTICK_IsActiveCounterFlag())
 239              		.loc 1 269 5 view .LVU64
 240              	.LBB88:
 241              	.LBI83:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 242              		.loc 2 229 26 view .LVU65
 243              	.LBB85:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 244              		.loc 2 231 3 view .LVU66
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 245              		.loc 2 231 20 is_stmt 0 view .LVU67
 246 0078 1769     		ldr	r7, [r2, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 247              		.loc 2 231 96 view .LVU68
 248 007a 17F4803F 		tst	r7, #65536
 249              	.LBE85:
 250              	.LBE88:
 270:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 271:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       ticks--;
 251              		.loc 1 271 7 is_stmt 1 view .LVU69
 252              		.loc 1 271 12 is_stmt 0 view .LVU70
 253 007e 18BF     		it	ne
 254 0080 03F1FF33 		addne	r3, r3, #-1
 255              	.LVL17:
 272:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 273:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 274:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if(ticks == 0)
 256              		.loc 1 274 5 is_stmt 1 view .LVU71
 257              		.loc 1 274 7 is_stmt 0 view .LVU72
 258 0084 002B     		cmp	r3, #0
 259 0086 5DD0     		beq	.L33
 260              	.LVL18:
 261              	.L23:
 214:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 262              		.loc 1 214 3 is_stmt 1 view .LVU73
 216:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 263              		.loc 1 216 5 view .LVU74
 264 0088 B9F1090F 		cmp	r9, #9
 265 008c 64D8     		bhi	.L27
 266 008e 01A7     		adr	r7, .L11
 267 0090 57F829F0 		ldr	pc, [r7, r9, lsl #2]
ARM GAS  /tmp/cctOdyb3.s 			page 53


 268              		.p2align 2
 269              	.L11:
 270 0094 6D000000 		.word	.L20+1
 271 0098 BD000000 		.word	.L19+1
 272 009c D7000000 		.word	.L18+1
 273 00a0 E5000000 		.word	.L17+1
 274 00a4 ED000000 		.word	.L16+1
 275 00a8 FB000000 		.word	.L15+1
 276 00ac 11010000 		.word	.L14+1
 277 00b0 1F010000 		.word	.L13+1
 278 00b4 29010000 		.word	.L12+1
 279 00b8 37010000 		.word	.L10+1
 280              		.p2align 1
 281              	.L19:
 223:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 282              		.loc 1 223 7 view .LVU75
 283 00bc 2F68     		ldr	r7, [r5]
 284              	.LVL19:
 285              	.LBB89:
 286              	.LBI89:
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                            uint32_t TransferSize, uint32_t EndMode, uint32_t Reques
 287              		.loc 3 2133 22 view .LVU76
 288              	.LBB90:
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                              ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 289              		.loc 3 2137 3 view .LVU77
 290              		.loc 3 2143 3 view .LVU78
 291 00be D7F80490 		ldr	r9, [r7, #4]
 292              	.LVL20:
 293              		.loc 3 2143 3 is_stmt 0 view .LVU79
 294 00c2 09EA0109 		and	r9, r9, r1
 295 00c6 49F49039 		orr	r9, r9, #73728
 296 00ca 49F08E09 		orr	r9, r9, #142
 297 00ce C7F80490 		str	r9, [r7, #4]
 298              	.LVL21:
 299              		.loc 3 2143 3 view .LVU80
 300              	.LBE90:
 301              	.LBE89:
 224:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 302              		.loc 1 224 7 is_stmt 1 view .LVU81
 225:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 303              		.loc 1 225 7 view .LVU82
 224:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 304              		.loc 1 224 11 is_stmt 0 view .LVU83
 305 00d2 C146     		mov	r9, r8
 225:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 306              		.loc 1 225 7 view .LVU84
 307 00d4 D0E7     		b	.L21
 308              	.LVL22:
 309              	.L18:
 228:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 310              		.loc 1 228 7 is_stmt 1 view .LVU85
 311              	.LBB91:
 312              	.LBI91:
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 313              		.loc 3 1565 26 view .LVU86
 314              	.LBB92:
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
ARM GAS  /tmp/cctOdyb3.s 			page 54


 315              		.loc 3 1567 3 view .LVU87
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 316              		.loc 3 1567 12 is_stmt 0 view .LVU88
 317 00d6 2F68     		ldr	r7, [r5]
 318 00d8 BF69     		ldr	r7, [r7, #24]
 319              	.LVL23:
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 320              		.loc 3 1567 71 view .LVU89
 321 00da C7F34009 		ubfx	r9, r7, #1, #1
 322              	.LVL24:
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 323              		.loc 3 1567 71 view .LVU90
 324              	.LBE92:
 325              	.LBE91:
 228:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 326              		.loc 1 228 12 view .LVU91
 327 00de 09F10209 		add	r9, r9, #2
 328              	.LVL25:
 229:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 329              		.loc 1 229 7 is_stmt 1 view .LVU92
 330 00e2 C9E7     		b	.L21
 331              	.L17:
 232:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 332              		.loc 1 232 7 view .LVU93
 333              	.LVL26:
 334              	.LBB93:
 335              	.LBI93:
2144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
2145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
2146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
2147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              tmp);
2148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the value of transfer direction (slave mode).
2152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Write transfer, Slave enters in receiver mode.
2153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: Read transfer, Slave enters in transmitter mode.
2154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          DIR           LL_I2C_GetTransferDirection
2155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
2157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DIRECTION_WRITE
2158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DIRECTION_READ
2159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetTransferDirection(const I2C_TypeDef *I2Cx)
2161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->ISR, I2C_ISR_DIR));
2163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Return the slave matched address.
2167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          ADDCODE       LL_I2C_GetAddressMatchCode
2168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x3F
2170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetAddressMatchCode(const I2C_TypeDef *I2Cx)
2172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->ISR, I2C_ISR_ADDCODE) >> I2C_ISR_ADDCODE_Pos << 1);
ARM GAS  /tmp/cctOdyb3.s 			page 55


2174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable internal comparison of the SMBus Packet Error byte (transmission or reception mo
2178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
2179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
2180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This feature is cleared by hardware when the PEC byte is transferred, or when a STOP co
2181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****             or an Address Matched is received.
2182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         This bit has no effect when RELOAD bit is set.
2183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         This bit has no effect in device mode when SBC bit is not set.
2184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          PECBYTE       LL_I2C_EnableSMBusPECCompare
2185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusPECCompare(I2C_TypeDef *I2Cx)
2189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_PECBYTE);
2191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if the SMBus Packet Error byte internal comparison is requested or not.
2195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
2196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
2197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          PECBYTE       LL_I2C_IsEnabledSMBusPECCompare
2198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
2200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPECCompare(const I2C_TypeDef *I2Cx)
2202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR2, I2C_CR2_PECBYTE) == (I2C_CR2_PECBYTE)) ? 1UL : 0UL);
2204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SMBus Packet Error byte calculated.
2208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
2209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
2210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll PECR         PEC           LL_I2C_GetSMBusPEC
2211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
2213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSMBusPEC(const I2C_TypeDef *I2Cx)
2215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->PECR, I2C_PECR_PEC));
2217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Read Receive Data register.
2221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
2222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
2224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint8_t LL_I2C_ReceiveData8(const I2C_TypeDef *I2Cx)
2226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
2228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
ARM GAS  /tmp/cctOdyb3.s 			page 56


2231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Write in Transmit Data Register .
2232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TXDR         TXDATA        LL_I2C_TransmitData8
2233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
2235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
 336              		.loc 3 2237 22 view .LVU94
 337              	.LBB94:
2238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   WRITE_REG(I2Cx->TXDR, Data);
 338              		.loc 3 2239 3 view .LVU95
 339 00e4 2F68     		ldr	r7, [r5]
 340 00e6 BE62     		str	r6, [r7, #40]
 341              	.LVL27:
 342              		.loc 3 2239 3 is_stmt 0 view .LVU96
 343              	.LBE94:
 344              	.LBE93:
 233:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 345              		.loc 1 233 7 is_stmt 1 view .LVU97
 234:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 346              		.loc 1 234 7 view .LVU98
 233:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 347              		.loc 1 233 11 is_stmt 0 view .LVU99
 348 00e8 D146     		mov	r9, r10
 234:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 349              		.loc 1 234 7 view .LVU100
 350 00ea C5E7     		b	.L21
 351              	.LVL28:
 352              	.L16:
 237:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 353              		.loc 1 237 7 is_stmt 1 view .LVU101
 354              	.LBB95:
 355              	.LBI95:
1630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 356              		.loc 3 1630 26 view .LVU102
 357              	.LBB96:
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 358              		.loc 3 1632 3 view .LVU103
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 359              		.loc 3 1632 12 is_stmt 0 view .LVU104
 360 00ec 2F68     		ldr	r7, [r5]
 361 00ee BF69     		ldr	r7, [r7, #24]
 362              	.LVL29:
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 363              		.loc 3 1632 67 view .LVU105
 364 00f0 C7F38019 		ubfx	r9, r7, #6, #1
 365              	.LVL30:
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 366              		.loc 3 1632 67 view .LVU106
 367              	.LBE96:
 368              	.LBE95:
 237:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 369              		.loc 1 237 12 view .LVU107
 370 00f4 09F10409 		add	r9, r9, #4
 371              	.LVL31:
 238:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/cctOdyb3.s 			page 57


 372              		.loc 1 238 7 is_stmt 1 view .LVU108
 373 00f8 BEE7     		b	.L21
 374              	.L15:
 241:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 375              		.loc 1 241 7 view .LVU109
 376 00fa 2F68     		ldr	r7, [r5]
 377              	.LVL32:
 378              	.LBB97:
 379              	.LBI80:
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                            uint32_t TransferSize, uint32_t EndMode, uint32_t Reques
 380              		.loc 3 2133 22 view .LVU110
 381              	.LBB82:
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                              ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 382              		.loc 3 2137 3 view .LVU111
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 383              		.loc 3 2143 3 view .LVU112
 384 00fc D7F80490 		ldr	r9, [r7, #4]
 385              	.LVL33:
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 386              		.loc 3 2143 3 is_stmt 0 view .LVU113
 387 0100 09EA0109 		and	r9, r9, r1
 388 0104 49EA0009 		orr	r9, r9, r0
 389 0108 C7F80490 		str	r9, [r7, #4]
 390              	.LVL34:
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 391              		.loc 3 2143 3 view .LVU114
 392              	.LBE82:
 393              	.LBE97:
 242:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 394              		.loc 1 242 7 is_stmt 1 view .LVU115
 243:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 395              		.loc 1 243 7 view .LVU116
 242:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 396              		.loc 1 242 11 is_stmt 0 view .LVU117
 397 010c F146     		mov	r9, lr
 243:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 398              		.loc 1 243 7 view .LVU118
 399 010e B3E7     		b	.L21
 400              	.LVL35:
 401              	.L14:
 246:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 402              		.loc 1 246 7 is_stmt 1 view .LVU119
 403              	.LBB98:
 404              	.LBI98:
1578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 405              		.loc 3 1578 26 view .LVU120
 406              	.LBB99:
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 407              		.loc 3 1580 3 view .LVU121
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 408              		.loc 3 1580 12 is_stmt 0 view .LVU122
 409 0110 2F68     		ldr	r7, [r5]
 410 0112 BF69     		ldr	r7, [r7, #24]
 411              	.LVL36:
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 412              		.loc 3 1580 71 view .LVU123
 413 0114 C7F38009 		ubfx	r9, r7, #2, #1
ARM GAS  /tmp/cctOdyb3.s 			page 58


 414              	.LVL37:
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 415              		.loc 3 1580 71 view .LVU124
 416              	.LBE99:
 417              	.LBE98:
 246:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 418              		.loc 1 246 12 view .LVU125
 419 0118 09F10609 		add	r9, r9, #6
 420              	.LVL38:
 247:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 421              		.loc 1 247 7 is_stmt 1 view .LVU126
 422 011c ACE7     		b	.L21
 423              	.L13:
 250:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 424              		.loc 1 250 7 view .LVU127
 425              	.LVL39:
 426              	.LBB100:
 427              	.LBI100:
2225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 428              		.loc 3 2225 25 view .LVU128
 429              	.LBB101:
2227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 430              		.loc 3 2227 3 view .LVU129
2227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 431              		.loc 3 2227 20 is_stmt 0 view .LVU130
 432 011e 2F68     		ldr	r7, [r5]
 433 0120 7F6A     		ldr	r7, [r7, #36]
 434              	.LVL40:
2227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 435              		.loc 3 2227 10 view .LVU131
 436 0122 2770     		strb	r7, [r4]
 437              	.LBE101:
 438              	.LBE100:
 251:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 439              		.loc 1 251 7 is_stmt 1 view .LVU132
 440              	.LVL41:
 252:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 441              		.loc 1 252 7 view .LVU133
 251:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 442              		.loc 1 251 11 is_stmt 0 view .LVU134
 443 0124 E146     		mov	r9, ip
 252:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 444              		.loc 1 252 7 view .LVU135
 445 0126 A7E7     		b	.L21
 446              	.LVL42:
 447              	.L12:
 255:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 448              		.loc 1 255 7 is_stmt 1 view .LVU136
 449              	.LBB102:
 450              	.LBI102:
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 451              		.loc 3 1617 26 view .LVU137
 452              	.LBB103:
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 453              		.loc 3 1619 3 view .LVU138
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 454              		.loc 3 1619 12 is_stmt 0 view .LVU139
ARM GAS  /tmp/cctOdyb3.s 			page 59


 455 0128 2F68     		ldr	r7, [r5]
 456 012a BF69     		ldr	r7, [r7, #24]
 457              	.LVL43:
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 458              		.loc 3 1619 73 view .LVU140
 459 012c C7F34019 		ubfx	r9, r7, #5, #1
 460              	.LVL44:
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 461              		.loc 3 1619 73 view .LVU141
 462              	.LBE103:
 463              	.LBE102:
 255:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 464              		.loc 1 255 12 view .LVU142
 465 0130 09F10809 		add	r9, r9, #8
 466              	.LVL45:
 256:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 467              		.loc 1 256 7 is_stmt 1 view .LVU143
 468 0134 A0E7     		b	.L21
 469              	.L10:
 259:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_OK;
 470              		.loc 1 259 7 view .LVU144
 471 0136 2A68     		ldr	r2, [r5]
 472              	.LVL46:
 473              	.LBB104:
 474              	.LBI104:
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 475              		.loc 3 1774 22 view .LVU145
 476              	.LBB105:
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 477              		.loc 3 1776 3 view .LVU146
 478 0138 D369     		ldr	r3, [r2, #28]
 479              	.LVL47:
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 480              		.loc 3 1776 3 is_stmt 0 view .LVU147
 481 013a 43F02003 		orr	r3, r3, #32
 482 013e D361     		str	r3, [r2, #28]
 483              	.LVL48:
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 484              		.loc 3 1776 3 view .LVU148
 485              	.LBE105:
 486              	.LBE104:
 260:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 487              		.loc 1 260 7 is_stmt 1 view .LVU149
 261:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 488              		.loc 1 261 7 view .LVU150
 261:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 489              		.loc 1 261 14 is_stmt 0 view .LVU151
 490 0140 0020     		movs	r0, #0
 491 0142 06E0     		b	.L8
 492              	.LVL49:
 493              	.L33:
 275:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 276:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_TIMEOUT;
 277:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 494              		.loc 1 277 14 view .LVU152
 495 0144 0320     		movs	r0, #3
 496 0146 04E0     		b	.L8
ARM GAS  /tmp/cctOdyb3.s 			page 60


 497              	.LVL50:
 498              	.L24:
 499              	.LCFI2:
 500              		.cfi_def_cfa_offset 0
 501              		.cfi_restore 4
 502              		.cfi_restore 5
 503              		.cfi_restore 6
 504              		.cfi_restore 7
 505              		.cfi_restore 8
 506              		.cfi_restore 9
 507              		.cfi_restore 10
 508              		.cfi_restore 14
 184:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 509              		.loc 1 184 12 view .LVU153
 510 0148 0120     		movs	r0, #1
 511              	.LVL51:
 278:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 279:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 280:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 281:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
 282:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 283:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks = (STSPIN32G4_I2C_TIMEOUT * HAL_GetTickFreq()) / 1000 + 1;
 284:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = (STSPIN32G4_StatusTypeDef) HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t)
 285:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 286:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 287:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 288:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
 289:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 290:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 512              		.loc 1 290 1 view .LVU154
 513 014a 7047     		bx	lr
 514              	.LVL52:
 515              	.L25:
 516              	.LCFI3:
 517              		.cfi_def_cfa_offset 48
 518              		.cfi_offset 4, -32
 519              		.cfi_offset 5, -28
 520              		.cfi_offset 6, -24
 521              		.cfi_offset 7, -20
 522              		.cfi_offset 8, -16
 523              		.cfi_offset 9, -12
 524              		.cfi_offset 10, -8
 525              		.cfi_offset 14, -4
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 526              		.loc 1 190 12 view .LVU155
 527 014c 0120     		movs	r0, #1
 528              	.LVL53:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 529              		.loc 1 190 12 view .LVU156
 530 014e 00E0     		b	.L8
 531              	.LVL54:
 532              	.L26:
 196:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 533              		.loc 1 196 12 view .LVU157
 534 0150 0120     		movs	r0, #1
 535              	.LVL55:
 536              	.L8:
ARM GAS  /tmp/cctOdyb3.s 			page 61


 537              		.loc 1 290 1 view .LVU158
 538 0152 04B0     		add	sp, sp, #16
 539              	.LCFI4:
 540              		.cfi_remember_state
 541              		.cfi_def_cfa_offset 32
 542              		@ sp needed
 543 0154 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 544              	.LVL56:
 545              	.L27:
 546              	.LCFI5:
 547              		.cfi_restore_state
 196:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 548              		.loc 1 196 12 view .LVU159
 549 0158 0120     		movs	r0, #1
 550 015a FAE7     		b	.L8
 551              	.L35:
 552              		.align	2
 553              	.L34:
 554 015c D34D6210 		.word	274877907
 555 0160 008000FC 		.word	-67076096
 556 0164 8E240102 		.word	33629326
 557              		.cfi_endproc
 558              	.LFE506:
 560              		.section	.text.STSPIN32G4_writeReg,"ax",%progbits
 561              		.align	1
 562              		.global	STSPIN32G4_writeReg
 563              		.syntax unified
 564              		.thumb
 565              		.thumb_func
 566              		.fpu fpv4-sp-d16
 568              	STSPIN32G4_writeReg:
 569              	.LVL57:
 570              	.LFB507:
 291:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_writeReg(STSPIN32G4_HandleTypeDef *hdl, uint8_t regAddr, uint8_
 293:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 571              		.loc 1 293 1 is_stmt 1 view -0
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 24
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575              		.loc 1 293 1 is_stmt 0 view .LVU161
 576 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 577              	.LCFI6:
 578              		.cfi_def_cfa_offset 36
 579              		.cfi_offset 4, -36
 580              		.cfi_offset 5, -32
 581              		.cfi_offset 6, -28
 582              		.cfi_offset 7, -24
 583              		.cfi_offset 8, -20
 584              		.cfi_offset 9, -16
 585              		.cfi_offset 10, -12
 586              		.cfi_offset 11, -8
 587              		.cfi_offset 14, -4
 588 0004 87B0     		sub	sp, sp, #28
 589              	.LCFI7:
 590              		.cfi_def_cfa_offset 64
 591 0006 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/cctOdyb3.s 			page 62


 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status = STSPIN32G4_OK;
 592              		.loc 1 294 3 is_stmt 1 view .LVU162
 593              	.LVL58:
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 594              		.loc 1 295 3 view .LVU163
 595              		.loc 1 295 6 is_stmt 0 view .LVU164
 596 0008 0028     		cmp	r0, #0
 597 000a 00F09D80 		beq	.L53
 598 000e 8B46     		mov	fp, r1
 599 0010 0446     		mov	r4, r0
 296:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 297:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 		status = STSPIN32G4_ERROR;
 298:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 299:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 300:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl->i2cHdl == NULL)
 600              		.loc 1 301 3 is_stmt 1 view .LVU165
 601              		.loc 1 301 6 is_stmt 0 view .LVU166
 602 0012 0368     		ldr	r3, [r0]
 603 0014 002B     		cmp	r3, #0
 604 0016 00F09980 		beq	.L54
 302:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 303:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 		status = STSPIN32G4_ERROR;
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 305:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 306:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 307:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
 308:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 309:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_ClocksTypeDef RCC_Clocks;
 605              		.loc 1 309 3 is_stmt 1 view .LVU167
 310:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 606              		.loc 1 310 3 view .LVU168
 607 001a 02A8     		add	r0, sp, #8
 608              	.LVL59:
 609              		.loc 1 310 3 is_stmt 0 view .LVU169
 610 001c FFF7FEFF 		bl	LL_RCC_GetSystemClocksFreq
 611              	.LVL60:
 311:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 312:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickFreq = RCC_Clocks.HCLK_Frequency /  (SysTick->LOAD + 1);
 612              		.loc 1 312 3 is_stmt 1 view .LVU170
 613              		.loc 1 312 60 is_stmt 0 view .LVU171
 614 0020 4FF0E021 		mov	r1, #-536813568
 615 0024 4A69     		ldr	r2, [r1, #20]
 616              		.loc 1 312 67 view .LVU172
 617 0026 0132     		adds	r2, r2, #1
 618              		.loc 1 312 12 view .LVU173
 619 0028 039B     		ldr	r3, [sp, #12]
 620 002a B3FBF2F3 		udiv	r3, r3, r2
 621              	.LVL61:
 313:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 314:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (LL_SYSTICK_GetClkSource() == LL_SYSTICK_CLKSOURCE_HCLK_DIV8)
 622              		.loc 1 314 3 is_stmt 1 view .LVU174
 623              	.LBB106:
 624              	.LBI106:
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 625              		.loc 2 261 26 view .LVU175
 626              	.LBB107:
ARM GAS  /tmp/cctOdyb3.s 			page 63


 627              		.loc 2 263 3 view .LVU176
 628              		.loc 2 263 10 is_stmt 0 view .LVU177
 629 002e 0A69     		ldr	r2, [r1, #16]
 630              	.LBE107:
 631              	.LBE106:
 632              		.loc 1 314 6 view .LVU178
 633 0030 12F0040F 		tst	r2, #4
 315:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 316:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     tickFreq /= 8;
 634              		.loc 1 316 5 is_stmt 1 view .LVU179
 635              		.loc 1 316 14 is_stmt 0 view .LVU180
 636 0034 08BF     		it	eq
 637 0036 DB08     		lsreq	r3, r3, #3
 638              	.LVL62:
 317:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 318:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 319:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t stat = 0;
 639              		.loc 1 319 3 is_stmt 1 view .LVU181
 320:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks = (STSPIN32G4_I2C_TIMEOUT * tickFreq) / 1000 + 1;
 640              		.loc 1 320 3 view .LVU182
 641              		.loc 1 320 44 is_stmt 0 view .LVU183
 642 0038 6422     		movs	r2, #100
 643 003a 02FB03F3 		mul	r3, r2, r3
 644              	.LVL63:
 645              		.loc 1 320 56 view .LVU184
 646 003e 464A     		ldr	r2, .L59
 647 0040 A2FB0323 		umull	r2, r3, r2, r3
 648 0044 9B09     		lsrs	r3, r3, #6
 649              		.loc 1 320 12 view .LVU185
 650 0046 0133     		adds	r3, r3, #1
 651              	.LVL64:
 319:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks = (STSPIN32G4_I2C_TIMEOUT * tickFreq) / 1000 + 1;
 652              		.loc 1 319 11 view .LVU186
 653 0048 4FF0000A 		mov	r10, #0
 321:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 322:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   while (true)
 323:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 324:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     switch (stat)
 325:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 326:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 0:
 327:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += !LL_I2C_IsActiveFlag_BUSY(hdl->i2cHdl);
 328:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 329:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 330:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 1:
 331:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_HandleTransfer(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, LL_I2C_ADDRSLAVE_7BIT, 1, I2C_CR2_REL
 332:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 333:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 334:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 335:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 2:
 336:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_TXIS(hdl->i2cHdl);
 337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 338:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 3:
 340:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_TransmitData8(hdl->i2cHdl, regAddr);
 341:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 342:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 343:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/cctOdyb3.s 			page 64


 344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 4:
 345:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_TCR(hdl->i2cHdl);
 346:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 347:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 348:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 5:
 349:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_HandleTransfer(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, LL_I2C_ADDRSLAVE_7BIT, 1, I2C_CR2_AUT
 350:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 351:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 352:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 353:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 6:
 354:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_TXIS(hdl->i2cHdl);
 355:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 356:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 357:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 7:
 358:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_TransmitData8(hdl->i2cHdl, value);
 359:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 654              		.loc 1 359 11 view .LVU187
 655 004c 4FF0080C 		mov	ip, #8
 656              	.LBB108:
 657              	.LBB109:
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 658              		.loc 3 2143 3 view .LVU188
 659 0050 424E     		ldr	r6, .L59+4
 660 0052 434D     		ldr	r5, .L59+8
 661              	.LBE109:
 662              	.LBE108:
 350:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 663              		.loc 1 350 11 view .LVU189
 664 0054 4FF0060E 		mov	lr, #6
 341:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 665              		.loc 1 341 11 view .LVU190
 666 0058 4FF00409 		mov	r9, #4
 667              	.LBB111:
 668              	.LBB112:
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 669              		.loc 3 2143 3 view .LVU191
 670 005c 4148     		ldr	r0, .L59+12
 671              	.LBE112:
 672              	.LBE111:
 332:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 673              		.loc 1 332 11 view .LVU192
 674 005e 4FF00208 		mov	r8, #2
 675              	.LBB114:
 676              	.LBB115:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 677              		.loc 2 231 20 view .LVU193
 678 0062 4FF0E022 		mov	r2, #-536813568
 679 0066 0DE0     		b	.L52
 680              	.LVL65:
 681              	.L49:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 682              		.loc 2 231 20 view .LVU194
 683              	.LBE115:
 684              	.LBE114:
 327:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 685              		.loc 1 327 7 is_stmt 1 view .LVU195
 327:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
ARM GAS  /tmp/cctOdyb3.s 			page 65


 686              		.loc 1 327 44 is_stmt 0 view .LVU196
 687 0068 2768     		ldr	r7, [r4]
 688              	.LVL66:
 689              	.LBB117:
 690              	.LBI117:
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 691              		.loc 3 1741 26 is_stmt 1 view .LVU197
 692              	.LBB118:
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 693              		.loc 3 1743 3 view .LVU198
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 694              		.loc 3 1743 12 is_stmt 0 view .LVU199
 695 006a BF69     		ldr	r7, [r7, #24]
 696              	.LVL67:
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 697              		.loc 3 1743 12 view .LVU200
 698              	.LBE118:
 699              	.LBE117:
 327:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 700              		.loc 1 327 15 view .LVU201
 701 006c 87F4004A 		eor	r10, r7, #32768
 327:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 702              		.loc 1 327 12 view .LVU202
 703 0070 CAF3C03A 		ubfx	r10, r10, #15, #1
 704              	.LVL68:
 328:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 705              		.loc 1 328 7 is_stmt 1 view .LVU203
 706              	.L50:
 360:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 361:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 362:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 8:
 363:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_STOP(hdl->i2cHdl);
 364:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 365:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 366:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 9:
 367:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_ClearFlag_STOP(hdl->i2cHdl);
 368:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 	    status = STSPIN32G4_OK;
 369:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 370:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 371:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     default:
 372:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 			status = STSPIN32G4_ERROR;
 373:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 374:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 375:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 376:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 377:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (LL_SYSTICK_IsActiveCounterFlag())
 707              		.loc 1 377 5 view .LVU204
 708              	.LBB119:
 709              	.LBI114:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 710              		.loc 2 229 26 view .LVU205
 711              	.LBB116:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 712              		.loc 2 231 3 view .LVU206
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 713              		.loc 2 231 20 is_stmt 0 view .LVU207
 714 0074 1769     		ldr	r7, [r2, #16]
ARM GAS  /tmp/cctOdyb3.s 			page 66


 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 715              		.loc 2 231 96 view .LVU208
 716 0076 17F4803F 		tst	r7, #65536
 717              	.LBE116:
 718              	.LBE119:
 378:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 379:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       ticks--;
 719              		.loc 1 379 7 is_stmt 1 view .LVU209
 720              		.loc 1 379 12 is_stmt 0 view .LVU210
 721 007a 18BF     		it	ne
 722 007c 03F1FF33 		addne	r3, r3, #-1
 723              	.LVL69:
 380:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 381:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 382:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if(ticks == 0)
 724              		.loc 1 382 5 is_stmt 1 view .LVU211
 725              		.loc 1 382 7 is_stmt 0 view .LVU212
 726 0080 002B     		cmp	r3, #0
 727 0082 5FD0     		beq	.L58
 728              	.LVL70:
 729              	.L52:
 322:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 730              		.loc 1 322 3 is_stmt 1 view .LVU213
 324:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 731              		.loc 1 324 5 view .LVU214
 732 0084 BAF1090F 		cmp	r10, #9
 733 0088 64D8     		bhi	.L55
 734 008a 01A1     		adr	r1, .L40
 735 008c 51F82AF0 		ldr	pc, [r1, r10, lsl #2]
 736              		.p2align 2
 737              	.L40:
 738 0090 69000000 		.word	.L49+1
 739 0094 B9000000 		.word	.L48+1
 740 0098 D7000000 		.word	.L47+1
 741 009c E5000000 		.word	.L46+1
 742 00a0 EF000000 		.word	.L45+1
 743 00a4 FD000000 		.word	.L44+1
 744 00a8 11010000 		.word	.L43+1
 745 00ac 1F010000 		.word	.L42+1
 746 00b0 29010000 		.word	.L41+1
 747 00b4 37010000 		.word	.L39+1
 748              		.p2align 1
 749              	.L48:
 331:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 750              		.loc 1 331 7 view .LVU215
 751 00b8 D4F800A0 		ldr	r10, [r4]
 752              	.LVL71:
 753              	.LBB120:
 754              	.LBI111:
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                            uint32_t TransferSize, uint32_t EndMode, uint32_t Reques
 755              		.loc 3 2133 22 view .LVU216
 756              	.LBB113:
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                              ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 757              		.loc 3 2137 3 view .LVU217
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 758              		.loc 3 2143 3 view .LVU218
 759 00bc DAF80470 		ldr	r7, [r10, #4]
ARM GAS  /tmp/cctOdyb3.s 			page 67


 760 00c0 0740     		ands	r7, r7, r0
 761 00c2 47F08077 		orr	r7, r7, #16777216
 762 00c6 47F49037 		orr	r7, r7, #73728
 763 00ca 47F08E07 		orr	r7, r7, #142
 764 00ce CAF80470 		str	r7, [r10, #4]
 765              	.LVL72:
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 766              		.loc 3 2143 3 is_stmt 0 view .LVU219
 767              	.LBE113:
 768              	.LBE120:
 332:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 769              		.loc 1 332 7 is_stmt 1 view .LVU220
 333:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 770              		.loc 1 333 7 view .LVU221
 332:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 771              		.loc 1 332 11 is_stmt 0 view .LVU222
 772 00d2 C246     		mov	r10, r8
 333:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 773              		.loc 1 333 7 view .LVU223
 774 00d4 CEE7     		b	.L50
 775              	.LVL73:
 776              	.L47:
 336:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 777              		.loc 1 336 7 is_stmt 1 view .LVU224
 336:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 778              		.loc 1 336 43 is_stmt 0 view .LVU225
 779 00d6 2768     		ldr	r7, [r4]
 780              	.LVL74:
 781              	.LBB121:
 782              	.LBI121:
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 783              		.loc 3 1565 26 is_stmt 1 view .LVU226
 784              	.LBB122:
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 785              		.loc 3 1567 3 view .LVU227
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 786              		.loc 3 1567 12 is_stmt 0 view .LVU228
 787 00d8 BF69     		ldr	r7, [r7, #24]
 788              	.LVL75:
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 789              		.loc 3 1567 71 view .LVU229
 790 00da C7F3400A 		ubfx	r10, r7, #1, #1
 791              	.LVL76:
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 792              		.loc 3 1567 71 view .LVU230
 793              	.LBE122:
 794              	.LBE121:
 336:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 795              		.loc 1 336 12 view .LVU231
 796 00de 0AF1020A 		add	r10, r10, #2
 797              	.LVL77:
 337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 798              		.loc 1 337 7 is_stmt 1 view .LVU232
 799 00e2 C7E7     		b	.L50
 800              	.L46:
 340:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 801              		.loc 1 340 7 view .LVU233
ARM GAS  /tmp/cctOdyb3.s 			page 68


 802 00e4 2768     		ldr	r7, [r4]
 803              	.LVL78:
 804              	.LBB123:
 805              	.LBI123:
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 806              		.loc 3 2237 22 view .LVU234
 807              	.LBB124:
 808              		.loc 3 2239 3 view .LVU235
 809 00e6 C7F828B0 		str	fp, [r7, #40]
 810              	.LVL79:
 811              		.loc 3 2239 3 is_stmt 0 view .LVU236
 812              	.LBE124:
 813              	.LBE123:
 341:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 814              		.loc 1 341 7 is_stmt 1 view .LVU237
 342:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 815              		.loc 1 342 7 view .LVU238
 341:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 816              		.loc 1 341 11 is_stmt 0 view .LVU239
 817 00ea CA46     		mov	r10, r9
 342:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 818              		.loc 1 342 7 view .LVU240
 819 00ec C2E7     		b	.L50
 820              	.LVL80:
 821              	.L45:
 345:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 822              		.loc 1 345 7 is_stmt 1 view .LVU241
 345:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 823              		.loc 1 345 42 is_stmt 0 view .LVU242
 824 00ee 2768     		ldr	r7, [r4]
 825              	.LVL81:
 826              	.LBB125:
 827              	.LBI125:
1643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 828              		.loc 3 1643 26 is_stmt 1 view .LVU243
 829              	.LBB126:
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 830              		.loc 3 1645 3 view .LVU244
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 831              		.loc 3 1645 12 is_stmt 0 view .LVU245
 832 00f0 BF69     		ldr	r7, [r7, #24]
 833              	.LVL82:
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 834              		.loc 3 1645 69 view .LVU246
 835 00f2 C7F3C01A 		ubfx	r10, r7, #7, #1
 836              	.LVL83:
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 837              		.loc 3 1645 69 view .LVU247
 838              	.LBE126:
 839              	.LBE125:
 345:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 840              		.loc 1 345 12 view .LVU248
 841 00f6 0AF1040A 		add	r10, r10, #4
 842              	.LVL84:
 346:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 843              		.loc 1 346 7 is_stmt 1 view .LVU249
 844 00fa BBE7     		b	.L50
ARM GAS  /tmp/cctOdyb3.s 			page 69


 845              	.L44:
 349:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 846              		.loc 1 349 7 view .LVU250
 847 00fc D4F800A0 		ldr	r10, [r4]
 848              	.LVL85:
 849              	.LBB127:
 850              	.LBI108:
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                            uint32_t TransferSize, uint32_t EndMode, uint32_t Reques
 851              		.loc 3 2133 22 view .LVU251
 852              	.LBB110:
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                              ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 853              		.loc 3 2137 3 view .LVU252
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 854              		.loc 3 2143 3 view .LVU253
 855 0100 DAF80470 		ldr	r7, [r10, #4]
 856 0104 3740     		ands	r7, r7, r6
 857 0106 2F43     		orrs	r7, r7, r5
 858 0108 CAF80470 		str	r7, [r10, #4]
 859              	.LVL86:
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 860              		.loc 3 2143 3 is_stmt 0 view .LVU254
 861              	.LBE110:
 862              	.LBE127:
 350:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 863              		.loc 1 350 7 is_stmt 1 view .LVU255
 351:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 864              		.loc 1 351 7 view .LVU256
 350:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 865              		.loc 1 350 11 is_stmt 0 view .LVU257
 866 010c F246     		mov	r10, lr
 351:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 867              		.loc 1 351 7 view .LVU258
 868 010e B1E7     		b	.L50
 869              	.LVL87:
 870              	.L43:
 354:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 871              		.loc 1 354 7 is_stmt 1 view .LVU259
 354:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 872              		.loc 1 354 43 is_stmt 0 view .LVU260
 873 0110 2768     		ldr	r7, [r4]
 874              	.LVL88:
 875              	.LBB128:
 876              	.LBI128:
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 877              		.loc 3 1565 26 is_stmt 1 view .LVU261
 878              	.LBB129:
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 879              		.loc 3 1567 3 view .LVU262
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 880              		.loc 3 1567 12 is_stmt 0 view .LVU263
 881 0112 BF69     		ldr	r7, [r7, #24]
 882              	.LVL89:
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 883              		.loc 3 1567 71 view .LVU264
 884 0114 C7F3400A 		ubfx	r10, r7, #1, #1
 885              	.LVL90:
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
ARM GAS  /tmp/cctOdyb3.s 			page 70


 886              		.loc 3 1567 71 view .LVU265
 887              	.LBE129:
 888              	.LBE128:
 354:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 889              		.loc 1 354 12 view .LVU266
 890 0118 0AF1060A 		add	r10, r10, #6
 891              	.LVL91:
 355:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 892              		.loc 1 355 7 is_stmt 1 view .LVU267
 893 011c AAE7     		b	.L50
 894              	.L42:
 358:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 895              		.loc 1 358 7 view .LVU268
 896 011e 2768     		ldr	r7, [r4]
 897              	.LVL92:
 898              	.LBB130:
 899              	.LBI130:
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 900              		.loc 3 2237 22 view .LVU269
 901              	.LBB131:
 902              		.loc 3 2239 3 view .LVU270
 903 0120 0199     		ldr	r1, [sp, #4]
 904 0122 B962     		str	r1, [r7, #40]
 905              	.LVL93:
 906              		.loc 3 2239 3 is_stmt 0 view .LVU271
 907              	.LBE131:
 908              	.LBE130:
 359:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 909              		.loc 1 359 7 is_stmt 1 view .LVU272
 360:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 910              		.loc 1 360 7 view .LVU273
 359:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 911              		.loc 1 359 11 is_stmt 0 view .LVU274
 912 0124 E246     		mov	r10, ip
 360:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 913              		.loc 1 360 7 view .LVU275
 914 0126 A5E7     		b	.L50
 915              	.LVL94:
 916              	.L41:
 363:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 917              		.loc 1 363 7 is_stmt 1 view .LVU276
 363:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 918              		.loc 1 363 43 is_stmt 0 view .LVU277
 919 0128 2768     		ldr	r7, [r4]
 920              	.LVL95:
 921              	.LBB132:
 922              	.LBI132:
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 923              		.loc 3 1617 26 is_stmt 1 view .LVU278
 924              	.LBB133:
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 925              		.loc 3 1619 3 view .LVU279
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 926              		.loc 3 1619 12 is_stmt 0 view .LVU280
 927 012a BF69     		ldr	r7, [r7, #24]
 928              	.LVL96:
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
ARM GAS  /tmp/cctOdyb3.s 			page 71


 929              		.loc 3 1619 73 view .LVU281
 930 012c C7F3401A 		ubfx	r10, r7, #5, #1
 931              	.LVL97:
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 932              		.loc 3 1619 73 view .LVU282
 933              	.LBE133:
 934              	.LBE132:
 363:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 935              		.loc 1 363 12 view .LVU283
 936 0130 0AF1080A 		add	r10, r10, #8
 937              	.LVL98:
 364:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 938              		.loc 1 364 7 is_stmt 1 view .LVU284
 939 0134 9EE7     		b	.L50
 940              	.L39:
 367:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 	    status = STSPIN32G4_OK;
 941              		.loc 1 367 7 view .LVU285
 942 0136 2268     		ldr	r2, [r4]
 943              	.LVL99:
 944              	.LBB134:
 945              	.LBI134:
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 946              		.loc 3 1774 22 view .LVU286
 947              	.LBB135:
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 948              		.loc 3 1776 3 view .LVU287
 949 0138 D369     		ldr	r3, [r2, #28]
 950              	.LVL100:
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 951              		.loc 3 1776 3 is_stmt 0 view .LVU288
 952 013a 43F02003 		orr	r3, r3, #32
 953 013e D361     		str	r3, [r2, #28]
 954              	.LVL101:
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 955              		.loc 3 1776 3 view .LVU289
 956              	.LBE135:
 957              	.LBE134:
 368:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 958              		.loc 1 368 6 is_stmt 1 view .LVU290
 369:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 959              		.loc 1 369 7 view .LVU291
 369:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 960              		.loc 1 369 14 is_stmt 0 view .LVU292
 961 0140 0020     		movs	r0, #0
 962 0142 04E0     		b	.L37
 963              	.LVL102:
 964              	.L58:
 383:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 384:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 			status = STSPIN32G4_TIMEOUT;
 385:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 965              		.loc 1 385 14 view .LVU293
 966 0144 0320     		movs	r0, #3
 967 0146 02E0     		b	.L37
 968              	.LVL103:
 969              	.L53:
 298:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 970              		.loc 1 298 12 view .LVU294
ARM GAS  /tmp/cctOdyb3.s 			page 72


 971 0148 0120     		movs	r0, #1
 972              	.LVL104:
 298:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 973              		.loc 1 298 12 view .LVU295
 974 014a 00E0     		b	.L37
 975              	.LVL105:
 976              	.L54:
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 977              		.loc 1 304 12 view .LVU296
 978 014c 0120     		movs	r0, #1
 979              	.LVL106:
 980              	.L37:
 386:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 387:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 388:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 389:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
 390:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 391:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks = (STSPIN32G4_I2C_TIMEOUT * HAL_GetTickFreq()) / 1000 + 1;
 392:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = (STSPIN32G4_StatusTypeDef) HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t
 393:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 394:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 395:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
 396:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 397:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 981              		.loc 1 397 1 view .LVU297
 982 014e 07B0     		add	sp, sp, #28
 983              	.LCFI8:
 984              		.cfi_remember_state
 985              		.cfi_def_cfa_offset 36
 986              		@ sp needed
 987 0150 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 988              	.LVL107:
 989              	.L55:
 990              	.LCFI9:
 991              		.cfi_restore_state
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 992              		.loc 1 304 12 view .LVU298
 993 0154 0120     		movs	r0, #1
 994 0156 FAE7     		b	.L37
 995              	.L60:
 996              		.align	2
 997              	.L59:
 998 0158 D34D6210 		.word	274877907
 999 015c 008400FC 		.word	-67075072
 1000 0160 8E000102 		.word	33620110
 1001 0164 008000FC 		.word	-67076096
 1002              		.cfi_endproc
 1003              	.LFE507:
 1005              		.section	.text.STSPIN32G4_writeVerifyReg,"ax",%progbits
 1006              		.align	1
 1007              		.global	STSPIN32G4_writeVerifyReg
 1008              		.syntax unified
 1009              		.thumb
 1010              		.thumb_func
 1011              		.fpu fpv4-sp-d16
 1013              	STSPIN32G4_writeVerifyReg:
 1014              	.LVL108:
ARM GAS  /tmp/cctOdyb3.s 			page 73


 1015              	.LFB508:
 398:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 399:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_writeVerifyReg(STSPIN32G4_HandleTypeDef *hdl, uint8_t regAddr, 
 400:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1016              		.loc 1 400 1 is_stmt 1 view -0
 1017              		.cfi_startproc
 1018              		@ args = 0, pretend = 0, frame = 8
 1019              		@ frame_needed = 0, uses_anonymous_args = 0
 1020              		.loc 1 400 1 is_stmt 0 view .LVU300
 1021 0000 70B5     		push	{r4, r5, r6, lr}
 1022              	.LCFI10:
 1023              		.cfi_def_cfa_offset 16
 1024              		.cfi_offset 4, -16
 1025              		.cfi_offset 5, -12
 1026              		.cfi_offset 6, -8
 1027              		.cfi_offset 14, -4
 1028 0002 82B0     		sub	sp, sp, #8
 1029              	.LCFI11:
 1030              		.cfi_def_cfa_offset 24
 1031 0004 0546     		mov	r5, r0
 1032 0006 0E46     		mov	r6, r1
 1033 0008 1446     		mov	r4, r2
 401:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1034              		.loc 1 401 3 is_stmt 1 view .LVU301
 402:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1035              		.loc 1 402 3 view .LVU302
 1036              		.loc 1 402 11 is_stmt 0 view .LVU303
 1037 000a 0023     		movs	r3, #0
 1038 000c 8DF80730 		strb	r3, [sp, #7]
 403:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 404:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, regAddr, value);
 1039              		.loc 1 404 3 is_stmt 1 view .LVU304
 1040              		.loc 1 404 12 is_stmt 0 view .LVU305
 1041 0010 FFF7FEFF 		bl	STSPIN32G4_writeReg
 1042              	.LVL109:
 405:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 406:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 1043              		.loc 1 406 3 is_stmt 1 view .LVU306
 1044              		.loc 1 406 6 is_stmt 0 view .LVU307
 1045 0014 0346     		mov	r3, r0
 1046 0016 10B1     		cbz	r0, .L64
 1047              	.L62:
 1048              	.LVL110:
 407:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 408:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, regAddr, &i2cReg);
 409:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 410:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 411:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 412:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 413:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (value != i2cReg)
 414:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 415:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_ERROR;
 416:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 417:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 418:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 419:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 1049              		.loc 1 419 3 is_stmt 1 view .LVU308
ARM GAS  /tmp/cctOdyb3.s 			page 74


 420:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 1050              		.loc 1 420 1 is_stmt 0 view .LVU309
 1051 0018 1846     		mov	r0, r3
 1052 001a 02B0     		add	sp, sp, #8
 1053              	.LCFI12:
 1054              		.cfi_remember_state
 1055              		.cfi_def_cfa_offset 16
 1056              		@ sp needed
 1057 001c 70BD     		pop	{r4, r5, r6, pc}
 1058              	.LVL111:
 1059              	.L64:
 1060              	.LCFI13:
 1061              		.cfi_restore_state
 408:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1062              		.loc 1 408 5 is_stmt 1 view .LVU310
 408:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1063              		.loc 1 408 14 is_stmt 0 view .LVU311
 1064 001e 0DF10702 		add	r2, sp, #7
 1065 0022 3146     		mov	r1, r6
 1066 0024 2846     		mov	r0, r5
 1067              	.LVL112:
 408:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1068              		.loc 1 408 14 view .LVU312
 1069 0026 FFF7FEFF 		bl	STSPIN32G4_readReg
 1070              	.LVL113:
 411:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1071              		.loc 1 411 3 is_stmt 1 view .LVU313
 411:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1072              		.loc 1 411 6 is_stmt 0 view .LVU314
 1073 002a 0346     		mov	r3, r0
 1074 002c 0028     		cmp	r0, #0
 1075 002e F3D1     		bne	.L62
 413:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1076              		.loc 1 413 5 is_stmt 1 view .LVU315
 413:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1077              		.loc 1 413 8 is_stmt 0 view .LVU316
 1078 0030 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 408:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1079              		.loc 1 408 14 view .LVU317
 1080 0034 1B1B     		subs	r3, r3, r4
 1081 0036 18BF     		it	ne
 1082 0038 0123     		movne	r3, #1
 1083 003a EDE7     		b	.L62
 1084              		.cfi_endproc
 1085              	.LFE508:
 1087              		.section	.text.STSPIN32G4_get3V3,"ax",%progbits
 1088              		.align	1
 1089              		.global	STSPIN32G4_get3V3
 1090              		.syntax unified
 1091              		.thumb
 1092              		.thumb_func
 1093              		.fpu fpv4-sp-d16
 1095              	STSPIN32G4_get3V3:
 1096              	.LVL114:
 1097              	.LFB510:
 421:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 422:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_set3V3(STSPIN32G4_HandleTypeDef *hdl, bool enabled)
ARM GAS  /tmp/cctOdyb3.s 			page 75


 423:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 424:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 425:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 426:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 427:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 428:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 429:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 430:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 431:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 432:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_POWMNG, &i2cReg);
 433:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 434:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 435:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 436:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_unlockReg(hdl);
 437:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 438:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 439:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 440:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 441:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (enabled)
 442:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 443:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_REG3V3_DIS;
 444:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 445:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 446:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 447:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_REG3V3_DIS;
 448:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 449:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 450:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_POWMNG, i2cReg);
 451:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 452:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 453:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 454:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 455:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     STSPIN32G4_lockReg(hdl);
 456:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 457:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 458:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
 459:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 460:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_lockReg(hdl);
 461:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 462:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 463:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 464:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_get3V3(STSPIN32G4_HandleTypeDef *hdl, bool *enabled)
 465:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1098              		.loc 1 465 1 is_stmt 1 view -0
 1099              		.cfi_startproc
 1100              		@ args = 0, pretend = 0, frame = 8
 1101              		@ frame_needed = 0, uses_anonymous_args = 0
 1102              		.loc 1 465 1 is_stmt 0 view .LVU319
 1103 0000 10B5     		push	{r4, lr}
 1104              	.LCFI14:
 1105              		.cfi_def_cfa_offset 8
 1106              		.cfi_offset 4, -8
 1107              		.cfi_offset 14, -4
 1108 0002 82B0     		sub	sp, sp, #8
 1109              	.LCFI15:
 1110              		.cfi_def_cfa_offset 16
 466:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
ARM GAS  /tmp/cctOdyb3.s 			page 76


 1111              		.loc 1 466 3 is_stmt 1 view .LVU320
 467:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1112              		.loc 1 467 3 view .LVU321
 1113              		.loc 1 467 11 is_stmt 0 view .LVU322
 1114 0004 0023     		movs	r3, #0
 1115 0006 8DF80730 		strb	r3, [sp, #7]
 468:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 469:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1116              		.loc 1 469 3 is_stmt 1 view .LVU323
 1117              		.loc 1 469 6 is_stmt 0 view .LVU324
 1118 000a 78B1     		cbz	r0, .L67
 1119 000c 0C46     		mov	r4, r1
 470:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 471:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 472:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 473:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 474:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (enabled == NULL)
 1120              		.loc 1 474 3 is_stmt 1 view .LVU325
 1121              		.loc 1 474 6 is_stmt 0 view .LVU326
 1122 000e 79B1     		cbz	r1, .L68
 475:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 476:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 477:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 478:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 479:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_POWMNG, &i2cReg);
 1123              		.loc 1 479 3 is_stmt 1 view .LVU327
 1124              		.loc 1 479 12 is_stmt 0 view .LVU328
 1125 0010 0DF10702 		add	r2, sp, #7
 1126 0014 0121     		movs	r1, #1
 1127              	.LVL115:
 1128              		.loc 1 479 12 view .LVU329
 1129 0016 FFF7FEFF 		bl	STSPIN32G4_readReg
 1130              	.LVL116:
 480:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *enabled = (i2cReg & STSPIN32G4_I2C_REG3V3_DIS) ? false : true;
 1131              		.loc 1 480 3 is_stmt 1 view .LVU330
 1132              		.loc 1 480 59 is_stmt 0 view .LVU331
 1133 001a 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1134 001e 83F04003 		eor	r3, r3, #64
 1135 0022 C3F38013 		ubfx	r3, r3, #6, #1
 1136              		.loc 1 480 12 view .LVU332
 1137 0026 2370     		strb	r3, [r4]
 481:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 482:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 1138              		.loc 1 482 3 is_stmt 1 view .LVU333
 1139              	.LVL117:
 1140              	.L66:
 483:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 1141              		.loc 1 483 1 is_stmt 0 view .LVU334
 1142 0028 02B0     		add	sp, sp, #8
 1143              	.LCFI16:
 1144              		.cfi_remember_state
 1145              		.cfi_def_cfa_offset 8
 1146              		@ sp needed
 1147 002a 10BD     		pop	{r4, pc}
 1148              	.LVL118:
 1149              	.L67:
 1150              	.LCFI17:
ARM GAS  /tmp/cctOdyb3.s 			page 77


 1151              		.cfi_restore_state
 471:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1152              		.loc 1 471 12 view .LVU335
 1153 002c 0120     		movs	r0, #1
 1154              	.LVL119:
 471:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1155              		.loc 1 471 12 view .LVU336
 1156 002e FBE7     		b	.L66
 1157              	.LVL120:
 1158              	.L68:
 476:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1159              		.loc 1 476 12 view .LVU337
 1160 0030 0120     		movs	r0, #1
 1161              	.LVL121:
 476:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1162              		.loc 1 476 12 view .LVU338
 1163 0032 F9E7     		b	.L66
 1164              		.cfi_endproc
 1165              	.LFE510:
 1167              		.section	.text.STSPIN32G4_getVCC,"ax",%progbits
 1168              		.align	1
 1169              		.global	STSPIN32G4_getVCC
 1170              		.syntax unified
 1171              		.thumb
 1172              		.thumb_func
 1173              		.fpu fpv4-sp-d16
 1175              	STSPIN32G4_getVCC:
 1176              	.LVL122:
 1177              	.LFB512:
 484:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 485:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_setVCC(STSPIN32G4_HandleTypeDef *hdl, STSPIN32G4_confVCC vcc)
 486:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 487:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 488:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 489:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 490:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 491:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 492:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 493:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 494:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 495:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_POWMNG, &i2cReg);
 496:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 497:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 498:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 499:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_unlockReg(hdl);
 500:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 501:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 502:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 503:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 504:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     switch (vcc.voltage)
 505:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 506:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _EXT:
 507:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_DIS;
 508:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 509:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 510:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _8V:
 511:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg &= ~(STSPIN32G4_I2C_VCC_DIS | STSPIN32G4_I2C_VCC_VAL_3);
ARM GAS  /tmp/cctOdyb3.s 			page 78


 512:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_0;
 513:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 514:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 515:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _10V:
 516:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg &= ~(STSPIN32G4_I2C_VCC_DIS | STSPIN32G4_I2C_VCC_VAL_3);
 517:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_1;
 518:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 519:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 520:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _12V:
 521:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg &= ~(STSPIN32G4_I2C_VCC_DIS | STSPIN32G4_I2C_VCC_VAL_3);
 522:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_2;
 523:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 524:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 525:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _15V:
 526:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg &= ~STSPIN32G4_I2C_VCC_DIS;
 527:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_3;
 528:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 529:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       default:
 530:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         status = STSPIN32G4_ERROR;
 531:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 532:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 533:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 534:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 535:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 536:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 537:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_POWMNG, i2cReg);
 538:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 539:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 540:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 541:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 542:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_NFAULT, &i2cReg);
 543:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 544:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 545:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK) // configuration of nFAULT pin
 546:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 547:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (vcc.useNFAULT)
 548:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 549:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_VCC_UVLO_FLT;
 550:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 551:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 552:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 553:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_VCC_UVLO_FLT;
 554:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 555:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 556:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_NFAULT, i2cReg);
 557:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 558:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 559:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 560:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 561:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_READY, &i2cReg);
 562:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 563:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 564:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK) // configuration of READY pin
 565:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 566:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (vcc.useREADY)
 567:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 568:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_VCC_UVLO_RDY;
ARM GAS  /tmp/cctOdyb3.s 			page 79


 569:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 570:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 571:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 572:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_VCC_UVLO_RDY;
 573:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 574:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 575:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_READY, i2cReg);
 576:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 577:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 578:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 579:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 580:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     STSPIN32G4_lockReg(hdl);
 581:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 582:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 583:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
 584:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 585:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_lockReg(hdl);
 586:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 587:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 588:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 589:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_getVCC(STSPIN32G4_HandleTypeDef *hdl, STSPIN32G4_confVCC *vcc)
 590:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1178              		.loc 1 590 1 is_stmt 1 view -0
 1179              		.cfi_startproc
 1180              		@ args = 0, pretend = 0, frame = 8
 1181              		@ frame_needed = 0, uses_anonymous_args = 0
 1182              		.loc 1 590 1 is_stmt 0 view .LVU340
 1183 0000 30B5     		push	{r4, r5, lr}
 1184              	.LCFI18:
 1185              		.cfi_def_cfa_offset 12
 1186              		.cfi_offset 4, -12
 1187              		.cfi_offset 5, -8
 1188              		.cfi_offset 14, -4
 1189 0002 83B0     		sub	sp, sp, #12
 1190              	.LCFI19:
 1191              		.cfi_def_cfa_offset 24
 591:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1192              		.loc 1 591 3 is_stmt 1 view .LVU341
 592:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1193              		.loc 1 592 3 view .LVU342
 1194              		.loc 1 592 11 is_stmt 0 view .LVU343
 1195 0004 0023     		movs	r3, #0
 1196 0006 8DF80730 		strb	r3, [sp, #7]
 593:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 594:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1197              		.loc 1 594 3 is_stmt 1 view .LVU344
 1198              		.loc 1 594 6 is_stmt 0 view .LVU345
 1199 000a 0028     		cmp	r0, #0
 1200 000c 3ED0     		beq	.L80
 1201 000e 0C46     		mov	r4, r1
 1202 0010 0546     		mov	r5, r0
 595:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 596:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 597:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 598:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 599:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (vcc == NULL)
 1203              		.loc 1 599 3 is_stmt 1 view .LVU346
ARM GAS  /tmp/cctOdyb3.s 			page 80


 1204              		.loc 1 599 6 is_stmt 0 view .LVU347
 1205 0012 0029     		cmp	r1, #0
 1206 0014 3CD0     		beq	.L81
 600:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 601:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 602:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 603:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 604:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_POWMNG, &i2cReg);
 1207              		.loc 1 604 3 is_stmt 1 view .LVU348
 1208              		.loc 1 604 12 is_stmt 0 view .LVU349
 1209 0016 0DF10702 		add	r2, sp, #7
 1210 001a 0121     		movs	r1, #1
 1211              	.LVL123:
 1212              		.loc 1 604 12 view .LVU350
 1213 001c FFF7FEFF 		bl	STSPIN32G4_readReg
 1214              	.LVL124:
 605:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 606:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 1215              		.loc 1 606 3 is_stmt 1 view .LVU351
 1216              		.loc 1 606 6 is_stmt 0 view .LVU352
 1217 0020 B8BB     		cbnz	r0, .L83
 607:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 608:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (i2cReg & STSPIN32G4_I2C_VCC_DIS)
 1218              		.loc 1 608 5 is_stmt 1 view .LVU353
 1219              		.loc 1 608 16 is_stmt 0 view .LVU354
 1220 0022 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1221              		.loc 1 608 8 view .LVU355
 1222 0026 13F0200F 		tst	r3, #32
 1223 002a 19D0     		beq	.L72
 609:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 610:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       vcc->voltage = _EXT;
 1224              		.loc 1 610 7 is_stmt 1 view .LVU356
 1225              		.loc 1 610 20 is_stmt 0 view .LVU357
 1226 002c 0023     		movs	r3, #0
 1227 002e 2370     		strb	r3, [r4]
 1228              	.L73:
 1229              	.LVL125:
 611:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 612:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 613:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 614:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       switch (i2cReg & STSPIN32G4_I2C_VCC_VAL_3)
 615:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
 616:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         case STSPIN32G4_I2C_VCC_VAL_0:
 617:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           vcc->voltage = _8V;
 618:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 619:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 620:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         case STSPIN32G4_I2C_VCC_VAL_1:
 621:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           vcc->voltage = _10V;
 622:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 623:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 624:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         case STSPIN32G4_I2C_VCC_VAL_2:
 625:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           vcc->voltage = _12V;
 626:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 627:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 628:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         case STSPIN32G4_I2C_VCC_VAL_3:
 629:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           vcc->voltage = _15V;
 630:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
ARM GAS  /tmp/cctOdyb3.s 			page 81


 631:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 632:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         default:
 633:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           status = STSPIN32G4_ERROR;
 634:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 635:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       }
 636:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 637:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 638:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 639:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 1230              		.loc 1 639 3 is_stmt 1 view .LVU358
 640:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 641:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_NFAULT, &i2cReg);
 1231              		.loc 1 641 5 view .LVU359
 1232              		.loc 1 641 14 is_stmt 0 view .LVU360
 1233 0030 0DF10702 		add	r2, sp, #7
 1234 0034 0821     		movs	r1, #8
 1235 0036 2846     		mov	r0, r5
 1236 0038 FFF7FEFF 		bl	STSPIN32G4_readReg
 1237              	.LVL126:
 642:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     vcc->useNFAULT = (i2cReg & STSPIN32G4_I2C_VCC_UVLO_FLT) ? true : false;
 1238              		.loc 1 642 5 is_stmt 1 view .LVU361
 1239              		.loc 1 642 68 is_stmt 0 view .LVU362
 1240 003c 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1241 0040 03F00103 		and	r3, r3, #1
 1242              		.loc 1 642 20 view .LVU363
 1243 0044 6370     		strb	r3, [r4, #1]
 1244              	.LVL127:
 1245              	.L74:
 643:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 644:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 645:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 1246              		.loc 1 645 3 is_stmt 1 view .LVU364
 1247              		.loc 1 645 6 is_stmt 0 view .LVU365
 1248 0046 20BB     		cbnz	r0, .L83
 646:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 647:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_READY, &i2cReg);
 1249              		.loc 1 647 5 is_stmt 1 view .LVU366
 1250              		.loc 1 647 14 is_stmt 0 view .LVU367
 1251 0048 0DF10702 		add	r2, sp, #7
 1252 004c 0721     		movs	r1, #7
 1253 004e 2846     		mov	r0, r5
 1254              	.LVL128:
 1255              		.loc 1 647 14 view .LVU368
 1256 0050 FFF7FEFF 		bl	STSPIN32G4_readReg
 1257              	.LVL129:
 648:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     vcc->useREADY = (i2cReg & STSPIN32G4_I2C_VCC_UVLO_RDY) ? true : false;
 1258              		.loc 1 648 5 is_stmt 1 view .LVU369
 1259              		.loc 1 648 67 is_stmt 0 view .LVU370
 1260 0054 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1261 0058 03F00103 		and	r3, r3, #1
 1262              		.loc 1 648 19 view .LVU371
 1263 005c A370     		strb	r3, [r4, #2]
 1264 005e 18E0     		b	.L83
 1265              	.L72:
 614:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
 1266              		.loc 1 614 7 is_stmt 1 view .LVU372
 1267 0060 03F00303 		and	r3, r3, #3
ARM GAS  /tmp/cctOdyb3.s 			page 82


 1268 0064 032B     		cmp	r3, #3
 1269 0066 0FD8     		bhi	.L82
 1270 0068 DFE803F0 		tbb	[pc, r3]
 1271              	.L76:
 1272 006c 02       		.byte	(.L79-.L76)/2
 1273 006d 05       		.byte	(.L78-.L76)/2
 1274 006e 08       		.byte	(.L77-.L76)/2
 1275 006f 0B       		.byte	(.L75-.L76)/2
 1276              		.p2align 1
 1277              	.L79:
 617:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 1278              		.loc 1 617 11 view .LVU373
 617:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 1279              		.loc 1 617 24 is_stmt 0 view .LVU374
 1280 0070 0123     		movs	r3, #1
 1281 0072 2370     		strb	r3, [r4]
 618:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1282              		.loc 1 618 11 is_stmt 1 view .LVU375
 1283 0074 DCE7     		b	.L73
 1284              	.L78:
 621:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 1285              		.loc 1 621 11 view .LVU376
 621:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 1286              		.loc 1 621 24 is_stmt 0 view .LVU377
 1287 0076 0223     		movs	r3, #2
 1288 0078 2370     		strb	r3, [r4]
 622:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1289              		.loc 1 622 11 is_stmt 1 view .LVU378
 1290 007a D9E7     		b	.L73
 1291              	.L77:
 625:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 1292              		.loc 1 625 11 view .LVU379
 625:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 1293              		.loc 1 625 24 is_stmt 0 view .LVU380
 1294 007c 0323     		movs	r3, #3
 1295 007e 2370     		strb	r3, [r4]
 626:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1296              		.loc 1 626 11 is_stmt 1 view .LVU381
 1297 0080 D6E7     		b	.L73
 1298              	.L75:
 629:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 1299              		.loc 1 629 11 view .LVU382
 629:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 1300              		.loc 1 629 24 is_stmt 0 view .LVU383
 1301 0082 0423     		movs	r3, #4
 1302 0084 2370     		strb	r3, [r4]
 630:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1303              		.loc 1 630 11 is_stmt 1 view .LVU384
 1304 0086 D3E7     		b	.L73
 1305              	.L82:
 608:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1306              		.loc 1 608 8 is_stmt 0 view .LVU385
 1307 0088 0120     		movs	r0, #1
 1308              	.LVL130:
 608:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1309              		.loc 1 608 8 view .LVU386
 1310 008a DCE7     		b	.L74
ARM GAS  /tmp/cctOdyb3.s 			page 83


 1311              	.LVL131:
 1312              	.L80:
 596:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1313              		.loc 1 596 12 view .LVU387
 1314 008c 0120     		movs	r0, #1
 1315              	.LVL132:
 596:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1316              		.loc 1 596 12 view .LVU388
 1317 008e 00E0     		b	.L83
 1318              	.LVL133:
 1319              	.L81:
 601:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1320              		.loc 1 601 12 view .LVU389
 1321 0090 0120     		movs	r0, #1
 1322              	.LVL134:
 1323              	.L83:
 649:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 650:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 651:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 652:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 1324              		.loc 1 652 1 view .LVU390
 1325 0092 03B0     		add	sp, sp, #12
 1326              	.LCFI20:
 1327              		.cfi_def_cfa_offset 12
 1328              		@ sp needed
 1329 0094 30BD     		pop	{r4, r5, pc}
 1330              		.cfi_endproc
 1331              	.LFE512:
 1333              		.section	.text.STSPIN32G4_getInterlocking,"ax",%progbits
 1334              		.align	1
 1335              		.global	STSPIN32G4_getInterlocking
 1336              		.syntax unified
 1337              		.thumb
 1338              		.thumb_func
 1339              		.fpu fpv4-sp-d16
 1341              	STSPIN32G4_getInterlocking:
 1342              	.LVL135:
 1343              	.LFB514:
 653:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 654:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_setInterlocking(STSPIN32G4_HandleTypeDef *hdl, bool enabled)
 655:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 656:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 657:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 658:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 659:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 660:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 661:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 662:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 663:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 664:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_LOGIC, &i2cReg);
 665:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 666:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 667:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 668:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_unlockReg(hdl);
 669:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 670:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 671:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
ARM GAS  /tmp/cctOdyb3.s 			page 84


 672:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 673:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (enabled)
 674:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 675:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_ILOCK;
 676:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 677:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 678:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 679:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_ILOCK;
 680:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 681:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 682:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOGIC, i2cReg);
 683:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 684:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 685:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 686:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 687:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     STSPIN32G4_lockReg(hdl);
 688:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 689:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 690:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
 691:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 692:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_lockReg(hdl);
 693:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 694:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 695:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 696:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_getInterlocking(STSPIN32G4_HandleTypeDef *hdl, bool *enabled)
 697:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1344              		.loc 1 697 1 is_stmt 1 view -0
 1345              		.cfi_startproc
 1346              		@ args = 0, pretend = 0, frame = 8
 1347              		@ frame_needed = 0, uses_anonymous_args = 0
 1348              		.loc 1 697 1 is_stmt 0 view .LVU392
 1349 0000 10B5     		push	{r4, lr}
 1350              	.LCFI21:
 1351              		.cfi_def_cfa_offset 8
 1352              		.cfi_offset 4, -8
 1353              		.cfi_offset 14, -4
 1354 0002 82B0     		sub	sp, sp, #8
 1355              	.LCFI22:
 1356              		.cfi_def_cfa_offset 16
 698:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1357              		.loc 1 698 3 is_stmt 1 view .LVU393
 699:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1358              		.loc 1 699 3 view .LVU394
 1359              		.loc 1 699 11 is_stmt 0 view .LVU395
 1360 0004 0023     		movs	r3, #0
 1361 0006 8DF80730 		strb	r3, [sp, #7]
 700:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 701:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1362              		.loc 1 701 3 is_stmt 1 view .LVU396
 1363              		.loc 1 701 6 is_stmt 0 view .LVU397
 1364 000a 68B1     		cbz	r0, .L87
 1365 000c 0C46     		mov	r4, r1
 702:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 703:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 704:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 705:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 706:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (enabled == NULL)
ARM GAS  /tmp/cctOdyb3.s 			page 85


 1366              		.loc 1 706 3 is_stmt 1 view .LVU398
 1367              		.loc 1 706 6 is_stmt 0 view .LVU399
 1368 000e 69B1     		cbz	r1, .L88
 707:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 708:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 709:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 710:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 711:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_LOGIC, &i2cReg);
 1369              		.loc 1 711 3 is_stmt 1 view .LVU400
 1370              		.loc 1 711 12 is_stmt 0 view .LVU401
 1371 0010 0DF10702 		add	r2, sp, #7
 1372 0014 0221     		movs	r1, #2
 1373              	.LVL136:
 1374              		.loc 1 711 12 view .LVU402
 1375 0016 FFF7FEFF 		bl	STSPIN32G4_readReg
 1376              	.LVL137:
 712:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *enabled = (i2cReg & STSPIN32G4_I2C_ILOCK) ? true : false;
 1377              		.loc 1 712 3 is_stmt 1 view .LVU403
 1378              		.loc 1 712 53 is_stmt 0 view .LVU404
 1379 001a 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1380 001e 03F00103 		and	r3, r3, #1
 1381              		.loc 1 712 12 view .LVU405
 1382 0022 2370     		strb	r3, [r4]
 713:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 714:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 1383              		.loc 1 714 3 is_stmt 1 view .LVU406
 1384              	.LVL138:
 1385              	.L86:
 715:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 1386              		.loc 1 715 1 is_stmt 0 view .LVU407
 1387 0024 02B0     		add	sp, sp, #8
 1388              	.LCFI23:
 1389              		.cfi_remember_state
 1390              		.cfi_def_cfa_offset 8
 1391              		@ sp needed
 1392 0026 10BD     		pop	{r4, pc}
 1393              	.LVL139:
 1394              	.L87:
 1395              	.LCFI24:
 1396              		.cfi_restore_state
 703:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1397              		.loc 1 703 12 view .LVU408
 1398 0028 0120     		movs	r0, #1
 1399              	.LVL140:
 703:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1400              		.loc 1 703 12 view .LVU409
 1401 002a FBE7     		b	.L86
 1402              	.LVL141:
 1403              	.L88:
 708:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1404              		.loc 1 708 12 view .LVU410
 1405 002c 0120     		movs	r0, #1
 1406              	.LVL142:
 708:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1407              		.loc 1 708 12 view .LVU411
 1408 002e F9E7     		b	.L86
 1409              		.cfi_endproc
ARM GAS  /tmp/cctOdyb3.s 			page 86


 1410              	.LFE514:
 1412              		.section	.text.STSPIN32G4_getMinimumDeadTime,"ax",%progbits
 1413              		.align	1
 1414              		.global	STSPIN32G4_getMinimumDeadTime
 1415              		.syntax unified
 1416              		.thumb
 1417              		.thumb_func
 1418              		.fpu fpv4-sp-d16
 1420              	STSPIN32G4_getMinimumDeadTime:
 1421              	.LVL143:
 1422              	.LFB516:
 716:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 717:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_setMinimumDeadTime(STSPIN32G4_HandleTypeDef *hdl, bool enabled)
 718:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 719:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 720:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 721:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 722:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 723:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 724:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 725:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 726:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 727:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_LOGIC, &i2cReg);
 728:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 729:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 730:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 731:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_unlockReg(hdl);
 732:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 733:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 734:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 735:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 736:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (enabled)
 737:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 738:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_DTMIN;
 739:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 740:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 741:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 742:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_DTMIN;
 743:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 744:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 745:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOGIC, i2cReg);
 746:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 747:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 748:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 749:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 750:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     STSPIN32G4_lockReg(hdl);
 751:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 752:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 753:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
 754:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 755:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_lockReg(hdl);
 756:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 757:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 758:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 759:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_getMinimumDeadTime(STSPIN32G4_HandleTypeDef *hdl, bool *enabled
 760:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1423              		.loc 1 760 1 is_stmt 1 view -0
ARM GAS  /tmp/cctOdyb3.s 			page 87


 1424              		.cfi_startproc
 1425              		@ args = 0, pretend = 0, frame = 8
 1426              		@ frame_needed = 0, uses_anonymous_args = 0
 1427              		.loc 1 760 1 is_stmt 0 view .LVU413
 1428 0000 10B5     		push	{r4, lr}
 1429              	.LCFI25:
 1430              		.cfi_def_cfa_offset 8
 1431              		.cfi_offset 4, -8
 1432              		.cfi_offset 14, -4
 1433 0002 82B0     		sub	sp, sp, #8
 1434              	.LCFI26:
 1435              		.cfi_def_cfa_offset 16
 761:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1436              		.loc 1 761 3 is_stmt 1 view .LVU414
 762:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1437              		.loc 1 762 3 view .LVU415
 1438              		.loc 1 762 11 is_stmt 0 view .LVU416
 1439 0004 0023     		movs	r3, #0
 1440 0006 8DF80730 		strb	r3, [sp, #7]
 763:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 764:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1441              		.loc 1 764 3 is_stmt 1 view .LVU417
 1442              		.loc 1 764 6 is_stmt 0 view .LVU418
 1443 000a 68B1     		cbz	r0, .L92
 1444 000c 0C46     		mov	r4, r1
 765:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 766:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 767:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 768:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 769:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (enabled == NULL)
 1445              		.loc 1 769 3 is_stmt 1 view .LVU419
 1446              		.loc 1 769 6 is_stmt 0 view .LVU420
 1447 000e 69B1     		cbz	r1, .L93
 770:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 771:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 772:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 773:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 774:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_LOGIC, &i2cReg);
 1448              		.loc 1 774 3 is_stmt 1 view .LVU421
 1449              		.loc 1 774 12 is_stmt 0 view .LVU422
 1450 0010 0DF10702 		add	r2, sp, #7
 1451 0014 0221     		movs	r1, #2
 1452              	.LVL144:
 1453              		.loc 1 774 12 view .LVU423
 1454 0016 FFF7FEFF 		bl	STSPIN32G4_readReg
 1455              	.LVL145:
 775:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *enabled = (i2cReg & STSPIN32G4_I2C_DTMIN) ? true : false;
 1456              		.loc 1 775 3 is_stmt 1 view .LVU424
 1457              		.loc 1 775 53 is_stmt 0 view .LVU425
 1458 001a 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1459 001e C3F34003 		ubfx	r3, r3, #1, #1
 1460              		.loc 1 775 12 view .LVU426
 1461 0022 2370     		strb	r3, [r4]
 776:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 777:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 1462              		.loc 1 777 3 is_stmt 1 view .LVU427
 1463              	.LVL146:
ARM GAS  /tmp/cctOdyb3.s 			page 88


 1464              	.L91:
 778:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 1465              		.loc 1 778 1 is_stmt 0 view .LVU428
 1466 0024 02B0     		add	sp, sp, #8
 1467              	.LCFI27:
 1468              		.cfi_remember_state
 1469              		.cfi_def_cfa_offset 8
 1470              		@ sp needed
 1471 0026 10BD     		pop	{r4, pc}
 1472              	.LVL147:
 1473              	.L92:
 1474              	.LCFI28:
 1475              		.cfi_restore_state
 766:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1476              		.loc 1 766 12 view .LVU429
 1477 0028 0120     		movs	r0, #1
 1478              	.LVL148:
 766:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1479              		.loc 1 766 12 view .LVU430
 1480 002a FBE7     		b	.L91
 1481              	.LVL149:
 1482              	.L93:
 771:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1483              		.loc 1 771 12 view .LVU431
 1484 002c 0120     		movs	r0, #1
 1485              	.LVL150:
 771:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1486              		.loc 1 771 12 view .LVU432
 1487 002e F9E7     		b	.L91
 1488              		.cfi_endproc
 1489              	.LFE516:
 1491              		.section	.text.STSPIN32G4_getVDSP,"ax",%progbits
 1492              		.align	1
 1493              		.global	STSPIN32G4_getVDSP
 1494              		.syntax unified
 1495              		.thumb
 1496              		.thumb_func
 1497              		.fpu fpv4-sp-d16
 1499              	STSPIN32G4_getVDSP:
 1500              	.LVL151:
 1501              	.LFB518:
 779:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 780:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_setVDSP(STSPIN32G4_HandleTypeDef *hdl, STSPIN32G4_confVDSP vdsp
 781:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 782:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 783:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 784:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 785:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 786:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 787:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 788:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 789:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 790:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_LOGIC, &i2cReg);
 791:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 792:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 793:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 794:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_unlockReg(hdl);
ARM GAS  /tmp/cctOdyb3.s 			page 89


 795:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 796:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 797:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 798:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 799:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     i2cReg &= ~STSPIN32G4_I2C_VDS_P_DEG_3;
 800:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     switch (vdsp.deglitchTime)
 801:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 802:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _6us:
 803:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VDS_P_DEG_0;
 804:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 805:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 806:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _4us:
 807:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VDS_P_DEG_1;
 808:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 809:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 810:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _3us:
 811:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VDS_P_DEG_2;
 812:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 813:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 814:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _2us:
 815:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VDS_P_DEG_3;
 816:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 817:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 818:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       default:
 819:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         status = STSPIN32G4_ERROR;
 820:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 821:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 822:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 823:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 824:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 825:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOGIC, i2cReg);
 826:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 827:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 828:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 829:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 830:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_NFAULT, &i2cReg);
 831:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 832:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 833:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK) // configure nFault signaling
 834:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 835:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (vdsp.useNFAULT)
 836:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 837:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_VDS_P_FLT;
 838:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 839:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 840:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 841:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_VDS_P_FLT;
 842:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 843:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 844:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_NFAULT, i2cReg);
 845:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 846:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 847:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 848:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 849:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     STSPIN32G4_lockReg(hdl);
 850:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 851:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
ARM GAS  /tmp/cctOdyb3.s 			page 90


 852:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
 853:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 854:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_lockReg(hdl);
 855:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 856:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 857:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 858:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_getVDSP(STSPIN32G4_HandleTypeDef *hdl, STSPIN32G4_confVDSP *vds
 859:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1502              		.loc 1 859 1 is_stmt 1 view -0
 1503              		.cfi_startproc
 1504              		@ args = 0, pretend = 0, frame = 8
 1505              		@ frame_needed = 0, uses_anonymous_args = 0
 1506              		.loc 1 859 1 is_stmt 0 view .LVU434
 1507 0000 30B5     		push	{r4, r5, lr}
 1508              	.LCFI29:
 1509              		.cfi_def_cfa_offset 12
 1510              		.cfi_offset 4, -12
 1511              		.cfi_offset 5, -8
 1512              		.cfi_offset 14, -4
 1513 0002 83B0     		sub	sp, sp, #12
 1514              	.LCFI30:
 1515              		.cfi_def_cfa_offset 24
 860:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1516              		.loc 1 860 3 is_stmt 1 view .LVU435
 861:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1517              		.loc 1 861 3 view .LVU436
 1518              		.loc 1 861 11 is_stmt 0 view .LVU437
 1519 0004 0023     		movs	r3, #0
 1520 0006 8DF80730 		strb	r3, [sp, #7]
 862:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 863:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1521              		.loc 1 863 3 is_stmt 1 view .LVU438
 1522              		.loc 1 863 6 is_stmt 0 view .LVU439
 1523 000a 70B3     		cbz	r0, .L103
 1524 000c 0C46     		mov	r4, r1
 1525 000e 0546     		mov	r5, r0
 864:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 865:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 866:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 867:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 868:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (vdsp == NULL)
 1526              		.loc 1 868 3 is_stmt 1 view .LVU440
 1527              		.loc 1 868 6 is_stmt 0 view .LVU441
 1528 0010 69B3     		cbz	r1, .L104
 869:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 870:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 871:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 872:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 873:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_LOGIC, &i2cReg);
 1529              		.loc 1 873 3 is_stmt 1 view .LVU442
 1530              		.loc 1 873 12 is_stmt 0 view .LVU443
 1531 0012 0DF10702 		add	r2, sp, #7
 1532 0016 0221     		movs	r1, #2
 1533              	.LVL152:
 1534              		.loc 1 873 12 view .LVU444
 1535 0018 FFF7FEFF 		bl	STSPIN32G4_readReg
 1536              	.LVL153:
ARM GAS  /tmp/cctOdyb3.s 			page 91


 874:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 875:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 1537              		.loc 1 875 3 is_stmt 1 view .LVU445
 1538              		.loc 1 875 6 is_stmt 0 view .LVU446
 1539 001c 40BB     		cbnz	r0, .L106
 876:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 877:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     switch (i2cReg & STSPIN32G4_I2C_VDS_P_DEG_3)
 1540              		.loc 1 877 5 is_stmt 1 view .LVU447
 1541 001e 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1542 0022 03F00C03 		and	r3, r3, #12
 1543 0026 0C2B     		cmp	r3, #12
 1544 0028 24D8     		bhi	.L105
 1545 002a DFE803F0 		tbb	[pc, r3]
 1546              	.L98:
 1547 002e 07       		.byte	(.L101-.L98)/2
 1548 002f 23       		.byte	(.L105-.L98)/2
 1549 0030 23       		.byte	(.L105-.L98)/2
 1550 0031 23       		.byte	(.L105-.L98)/2
 1551 0032 15       		.byte	(.L100-.L98)/2
 1552 0033 23       		.byte	(.L105-.L98)/2
 1553 0034 23       		.byte	(.L105-.L98)/2
 1554 0035 23       		.byte	(.L105-.L98)/2
 1555 0036 18       		.byte	(.L99-.L98)/2
 1556 0037 23       		.byte	(.L105-.L98)/2
 1557 0038 23       		.byte	(.L105-.L98)/2
 1558 0039 23       		.byte	(.L105-.L98)/2
 1559 003a 1B       		.byte	(.L97-.L98)/2
 1560 003b 00       		.p2align 1
 1561              	.L101:
 878:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 879:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case STSPIN32G4_I2C_VDS_P_DEG_0:
 880:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         vdsp->deglitchTime = _6us;
 1562              		.loc 1 880 9 view .LVU448
 1563              		.loc 1 880 28 is_stmt 0 view .LVU449
 1564 003c 0023     		movs	r3, #0
 1565 003e 2370     		strb	r3, [r4]
 881:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 1566              		.loc 1 881 9 is_stmt 1 view .LVU450
 1567              	.L102:
 1568              	.LVL154:
 882:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 883:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case STSPIN32G4_I2C_VDS_P_DEG_1:
 884:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         vdsp->deglitchTime = _4us;
 885:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 886:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 887:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case STSPIN32G4_I2C_VDS_P_DEG_2:
 888:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         vdsp->deglitchTime = _3us;
 889:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 890:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 891:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case STSPIN32G4_I2C_VDS_P_DEG_3:
 892:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         vdsp->deglitchTime = _2us;
 893:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 894:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 895:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       default:
 896:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         status = STSPIN32G4_ERROR;
 897:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 898:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
ARM GAS  /tmp/cctOdyb3.s 			page 92


 899:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 900:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 901:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 1569              		.loc 1 901 3 view .LVU451
 902:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 903:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_NFAULT, &i2cReg);
 1570              		.loc 1 903 5 view .LVU452
 1571              		.loc 1 903 14 is_stmt 0 view .LVU453
 1572 0040 0DF10702 		add	r2, sp, #7
 1573 0044 0821     		movs	r1, #8
 1574 0046 2846     		mov	r0, r5
 1575 0048 FFF7FEFF 		bl	STSPIN32G4_readReg
 1576              	.LVL155:
 904:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     vdsp->useNFAULT = (i2cReg & STSPIN32G4_I2C_VDS_P_FLT) ? true : false;
 1577              		.loc 1 904 5 is_stmt 1 view .LVU454
 1578              		.loc 1 904 66 is_stmt 0 view .LVU455
 1579 004c 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1580 0050 C3F38003 		ubfx	r3, r3, #2, #1
 1581              		.loc 1 904 21 view .LVU456
 1582 0054 6370     		strb	r3, [r4, #1]
 1583              	.LVL156:
 1584              		.loc 1 904 21 view .LVU457
 1585 0056 0BE0     		b	.L106
 1586              	.LVL157:
 1587              	.L100:
 884:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 1588              		.loc 1 884 9 is_stmt 1 view .LVU458
 884:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 1589              		.loc 1 884 28 is_stmt 0 view .LVU459
 1590 0058 0123     		movs	r3, #1
 1591 005a 2370     		strb	r3, [r4]
 885:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1592              		.loc 1 885 9 is_stmt 1 view .LVU460
 1593 005c F0E7     		b	.L102
 1594              	.L99:
 888:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 1595              		.loc 1 888 9 view .LVU461
 888:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 1596              		.loc 1 888 28 is_stmt 0 view .LVU462
 1597 005e 0223     		movs	r3, #2
 1598 0060 2370     		strb	r3, [r4]
 889:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1599              		.loc 1 889 9 is_stmt 1 view .LVU463
 1600 0062 EDE7     		b	.L102
 1601              	.L97:
 892:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 1602              		.loc 1 892 9 view .LVU464
 892:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 1603              		.loc 1 892 28 is_stmt 0 view .LVU465
 1604 0064 0323     		movs	r3, #3
 1605 0066 2370     		strb	r3, [r4]
 893:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1606              		.loc 1 893 9 is_stmt 1 view .LVU466
 1607 0068 EAE7     		b	.L102
 1608              	.LVL158:
 1609              	.L103:
 865:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
ARM GAS  /tmp/cctOdyb3.s 			page 93


 1610              		.loc 1 865 12 is_stmt 0 view .LVU467
 1611 006a 0120     		movs	r0, #1
 1612              	.LVL159:
 865:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1613              		.loc 1 865 12 view .LVU468
 1614 006c 00E0     		b	.L106
 1615              	.LVL160:
 1616              	.L104:
 870:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1617              		.loc 1 870 12 view .LVU469
 1618 006e 0120     		movs	r0, #1
 1619              	.LVL161:
 1620              	.L106:
 905:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 906:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 907:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 908:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 1621              		.loc 1 908 1 view .LVU470
 1622 0070 03B0     		add	sp, sp, #12
 1623              	.LCFI31:
 1624              		.cfi_remember_state
 1625              		.cfi_def_cfa_offset 12
 1626              		@ sp needed
 1627 0072 30BD     		pop	{r4, r5, pc}
 1628              	.LVL162:
 1629              	.L105:
 1630              	.LCFI32:
 1631              		.cfi_restore_state
 877:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1632              		.loc 1 877 20 view .LVU471
 1633 0074 0120     		movs	r0, #1
 1634              	.LVL163:
 877:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1635              		.loc 1 877 20 view .LVU472
 1636 0076 FBE7     		b	.L106
 1637              		.cfi_endproc
 1638              	.LFE518:
 1640              		.section	.text.STSPIN32G4_getTHSD,"ax",%progbits
 1641              		.align	1
 1642              		.global	STSPIN32G4_getTHSD
 1643              		.syntax unified
 1644              		.thumb
 1645              		.thumb_func
 1646              		.fpu fpv4-sp-d16
 1648              	STSPIN32G4_getTHSD:
 1649              	.LVL164:
 1650              	.LFB520:
 909:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 910:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_setTHSD(STSPIN32G4_HandleTypeDef *hdl, STSPIN32G4_confTHSD thsd
 911:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 912:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 913:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 914:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 915:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 916:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 917:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 918:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
ARM GAS  /tmp/cctOdyb3.s 			page 94


 919:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 920:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_NFAULT, &i2cReg);
 921:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 922:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 923:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 924:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_unlockReg(hdl);
 925:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 926:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 927:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 928:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 929:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (thsd.useNFAULT)
 930:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 931:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_THSD_FLT;
 932:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 933:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 934:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 935:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_THSD_FLT;
 936:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 937:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 938:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_NFAULT, i2cReg);
 939:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 940:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 941:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 942:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 943:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_READY, &i2cReg);
 944:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 945:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 946:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 947:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 948:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (thsd.useREADY)
 949:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 950:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_THSD_RDY;
 951:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 952:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 953:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 954:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_THSD_RDY;
 955:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 956:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 957:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_READY, i2cReg);
 958:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 959:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 960:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 961:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 962:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     STSPIN32G4_lockReg(hdl);
 963:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 964:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 965:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
 966:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 967:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_lockReg(hdl);
 968:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 969:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 970:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 971:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_getTHSD(STSPIN32G4_HandleTypeDef *hdl, STSPIN32G4_confTHSD *ths
 972:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1651              		.loc 1 972 1 is_stmt 1 view -0
 1652              		.cfi_startproc
 1653              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cctOdyb3.s 			page 95


 1654              		@ frame_needed = 0, uses_anonymous_args = 0
 1655              		.loc 1 972 1 is_stmt 0 view .LVU474
 1656 0000 30B5     		push	{r4, r5, lr}
 1657              	.LCFI33:
 1658              		.cfi_def_cfa_offset 12
 1659              		.cfi_offset 4, -12
 1660              		.cfi_offset 5, -8
 1661              		.cfi_offset 14, -4
 1662 0002 83B0     		sub	sp, sp, #12
 1663              	.LCFI34:
 1664              		.cfi_def_cfa_offset 24
 973:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1665              		.loc 1 973 3 is_stmt 1 view .LVU475
 974:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1666              		.loc 1 974 3 view .LVU476
 1667              		.loc 1 974 11 is_stmt 0 view .LVU477
 1668 0004 0023     		movs	r3, #0
 1669 0006 8DF80730 		strb	r3, [sp, #7]
 975:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 976:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1670              		.loc 1 976 3 is_stmt 1 view .LVU478
 1671              		.loc 1 976 6 is_stmt 0 view .LVU479
 1672 000a D8B1     		cbz	r0, .L110
 1673 000c 0C46     		mov	r4, r1
 1674 000e 0546     		mov	r5, r0
 977:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 978:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 979:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 980:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 981:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (thsd == NULL)
 1675              		.loc 1 981 3 is_stmt 1 view .LVU480
 1676              		.loc 1 981 6 is_stmt 0 view .LVU481
 1677 0010 D1B1     		cbz	r1, .L111
 982:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 983:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 984:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 985:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 986:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_NFAULT, &i2cReg);
 1678              		.loc 1 986 3 is_stmt 1 view .LVU482
 1679              		.loc 1 986 12 is_stmt 0 view .LVU483
 1680 0012 0DF10702 		add	r2, sp, #7
 1681 0016 0821     		movs	r1, #8
 1682              	.LVL165:
 1683              		.loc 1 986 12 view .LVU484
 1684 0018 FFF7FEFF 		bl	STSPIN32G4_readReg
 1685              	.LVL166:
 987:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   thsd->useNFAULT = (i2cReg & STSPIN32G4_I2C_THSD_FLT) ? true : false;
 1686              		.loc 1 987 3 is_stmt 1 view .LVU485
 1687              		.loc 1 987 63 is_stmt 0 view .LVU486
 1688 001c 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1689 0020 C3F34003 		ubfx	r3, r3, #1, #1
 1690              		.loc 1 987 19 view .LVU487
 1691 0024 2370     		strb	r3, [r4]
 988:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 989:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 1692              		.loc 1 989 3 is_stmt 1 view .LVU488
 1693              		.loc 1 989 6 is_stmt 0 view .LVU489
ARM GAS  /tmp/cctOdyb3.s 			page 96


 1694 0026 08B1     		cbz	r0, .L113
 1695              	.LVL167:
 1696              	.L109:
 990:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 991:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_READY, &i2cReg);
 992:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     thsd->useREADY = (i2cReg & STSPIN32G4_I2C_THSD_RDY) ? true : false;
 993:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 994:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 995:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 996:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 997:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 1697              		.loc 1 997 1 view .LVU490
 1698 0028 03B0     		add	sp, sp, #12
 1699              	.LCFI35:
 1700              		.cfi_remember_state
 1701              		.cfi_def_cfa_offset 12
 1702              		@ sp needed
 1703 002a 30BD     		pop	{r4, r5, pc}
 1704              	.LVL168:
 1705              	.L113:
 1706              	.LCFI36:
 1707              		.cfi_restore_state
 991:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     thsd->useREADY = (i2cReg & STSPIN32G4_I2C_THSD_RDY) ? true : false;
 1708              		.loc 1 991 5 is_stmt 1 view .LVU491
 991:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     thsd->useREADY = (i2cReg & STSPIN32G4_I2C_THSD_RDY) ? true : false;
 1709              		.loc 1 991 14 is_stmt 0 view .LVU492
 1710 002c 0DF10702 		add	r2, sp, #7
 1711 0030 0721     		movs	r1, #7
 1712 0032 2846     		mov	r0, r5
 1713              	.LVL169:
 991:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     thsd->useREADY = (i2cReg & STSPIN32G4_I2C_THSD_RDY) ? true : false;
 1714              		.loc 1 991 14 view .LVU493
 1715 0034 FFF7FEFF 		bl	STSPIN32G4_readReg
 1716              	.LVL170:
 992:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1717              		.loc 1 992 5 is_stmt 1 view .LVU494
 992:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1718              		.loc 1 992 64 is_stmt 0 view .LVU495
 1719 0038 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1720 003c C3F34003 		ubfx	r3, r3, #1, #1
 992:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1721              		.loc 1 992 20 view .LVU496
 1722 0040 6370     		strb	r3, [r4, #1]
 1723 0042 F1E7     		b	.L109
 1724              	.LVL171:
 1725              	.L110:
 978:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1726              		.loc 1 978 12 view .LVU497
 1727 0044 0120     		movs	r0, #1
 1728              	.LVL172:
 978:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1729              		.loc 1 978 12 view .LVU498
 1730 0046 EFE7     		b	.L109
 1731              	.LVL173:
 1732              	.L111:
 983:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1733              		.loc 1 983 12 view .LVU499
ARM GAS  /tmp/cctOdyb3.s 			page 97


 1734 0048 0120     		movs	r0, #1
 1735              	.LVL174:
 983:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1736              		.loc 1 983 12 view .LVU500
 1737 004a EDE7     		b	.L109
 1738              		.cfi_endproc
 1739              	.LFE520:
 1741              		.section	.text.STSPIN32G4_clearFaults,"ax",%progbits
 1742              		.align	1
 1743              		.global	STSPIN32G4_clearFaults
 1744              		.syntax unified
 1745              		.thumb
 1746              		.thumb_func
 1747              		.fpu fpv4-sp-d16
 1749              	STSPIN32G4_clearFaults:
 1750              	.LVL175:
 1751              	.LFB521:
 998:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 999:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_clearFaults(STSPIN32G4_HandleTypeDef *hdl)
1000:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1752              		.loc 1 1000 1 is_stmt 1 view -0
 1753              		.cfi_startproc
 1754              		@ args = 0, pretend = 0, frame = 0
 1755              		@ frame_needed = 0, uses_anonymous_args = 0
1001:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0xff;
 1756              		.loc 1 1001 3 view .LVU502
1002:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1003:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1757              		.loc 1 1003 3 view .LVU503
 1758              		.loc 1 1003 6 is_stmt 0 view .LVU504
 1759 0000 28B1     		cbz	r0, .L116
1000:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0xff;
 1760              		.loc 1 1000 1 view .LVU505
 1761 0002 08B5     		push	{r3, lr}
 1762              	.LCFI37:
 1763              		.cfi_def_cfa_offset 8
 1764              		.cfi_offset 3, -8
 1765              		.cfi_offset 14, -4
1004:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1005:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
1006:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1007:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1008:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_CLEAR, i2cReg);
 1766              		.loc 1 1008 3 is_stmt 1 view .LVU506
 1767              		.loc 1 1008 10 is_stmt 0 view .LVU507
 1768 0004 FF22     		movs	r2, #255
 1769 0006 0921     		movs	r1, #9
 1770 0008 FFF7FEFF 		bl	STSPIN32G4_writeReg
 1771              	.LVL176:
1009:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 1772              		.loc 1 1009 1 view .LVU508
 1773 000c 08BD     		pop	{r3, pc}
 1774              	.LVL177:
 1775              	.L116:
 1776              	.LCFI38:
 1777              		.cfi_def_cfa_offset 0
 1778              		.cfi_restore 3
ARM GAS  /tmp/cctOdyb3.s 			page 98


 1779              		.cfi_restore 14
1005:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1780              		.loc 1 1005 12 view .LVU509
 1781 000e 0120     		movs	r0, #1
 1782              	.LVL178:
 1783              		.loc 1 1009 1 view .LVU510
 1784 0010 7047     		bx	lr
 1785              		.cfi_endproc
 1786              	.LFE521:
 1788              		.section	.text.STSPIN32G4_wakeup,"ax",%progbits
 1789              		.align	1
 1790              		.global	STSPIN32G4_wakeup
 1791              		.syntax unified
 1792              		.thumb
 1793              		.thumb_func
 1794              		.fpu fpv4-sp-d16
 1796              	STSPIN32G4_wakeup:
 1797              	.LVL179:
 1798              	.LFB524:
1010:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1011:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_reset(STSPIN32G4_HandleTypeDef *hdl)
1012:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
1013:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
1014:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0xff;
1015:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1016:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
1017:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1018:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
1019:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1020:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1021:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_unlockReg(hdl);
1022:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1023:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1024:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1025:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_RESET, i2cReg);
1026:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1027:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1028:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
1029:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
1030:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1031:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_standby(STSPIN32G4_HandleTypeDef *hdl, bool enableStbyReg)
1032:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
1033:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
1034:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
1035:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickFreq;
1036:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks;
1037:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1038:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1039:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1040:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_ClocksTypeDef RCC_Clocks;
1041:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
1042:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1043:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   tickFreq = RCC_Clocks.HCLK_Frequency /  (SysTick->LOAD + 1);
1044:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1045:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (LL_SYSTICK_GetClkSource() == LL_SYSTICK_CLKSOURCE_HCLK_DIV8)
1046:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1047:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     tickFreq /= 8;
ARM GAS  /tmp/cctOdyb3.s 			page 99


1048:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1049:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1050:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1051:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1052:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickStart;
1053:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   tickFreq = HAL_GetTickFreq() / 1000; // in kHz to have ms base
1054:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1055:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1056:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1057:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
1058:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1059:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
1060:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1061:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1062:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_POWMNG, &i2cReg);
1063:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1064:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1065:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1066:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_unlockReg(hdl);
1067:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1068:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1069:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK) // configure the Standby regulator
1070:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1071:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (enableStbyReg)
1072:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
1073:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_STBY_REG_EN;
1074:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
1075:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
1076:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
1077:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_STBY_REG_EN;
1078:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
1079:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1080:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_POWMNG, i2cReg);
1081:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1082:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1083:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK) // create backup of the READY register
1084:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1085:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_READY, &STSPIN32G4_bkupREADY);
1086:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1087:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1088:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK) // set only STBY_RDY to signal the exit from standby
1089:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1090:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     i2cReg = STSPIN32G4_I2C_STBY_RDY;
1091:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_READY, i2cReg);
1092:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1093:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1094:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK) // WAKE line low
1095:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1096:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1097:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1098:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     LL_GPIO_ResetOutputPin(GD_WAKE_GPIO_Port, GD_WAKE_Pin);
1099:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1100:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1101:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1102:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     HAL_GPIO_WritePin(GD_WAKE_GPIO_Port, GD_WAKE_Pin, GPIO_PIN_RESET);
1103:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1104:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
ARM GAS  /tmp/cctOdyb3.s 			page 100


1105:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1106:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1107:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #ifdef STSPIN32G4_HSI16
1108:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1109:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1111:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (enableStbyReg)
1112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
1113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       // Set HSI16 clock to reduce current consumption
1114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1115:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = (STSPIN32G4_StatusTypeDef) LL_RCC_DeInit();
1117:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1118:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1119:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1120:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = (STSPIN32G4_StatusTypeDef) HAL_RCC_DeInit();
1121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1123:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
1124:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1125:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1127:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   // request to enter standby
1129:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1130:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     i2cReg = 0x01;
1132:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_STBY, i2cReg);
1133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1134:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   ticks = (1 * tickFreq) / 1000 + 1;
1136:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1137:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1138:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1139:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (LL_GPIO_IsInputPinSet(GD_READY_GPIO_Port, GD_READY_Pin))
1140:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1141:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     LL_GPIO_SetOutputPin(GD_WAKE_GPIO_Port, GD_WAKE_Pin);
1142:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status =  STSPIN32G4_ERROR;
1143:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1144:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
1145:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     LL_SYSTICK_IsActiveCounterFlag();
1147:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     while (!LL_GPIO_IsInputPinSet(GD_READY_GPIO_Port, GD_READY_Pin))
1149:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
1150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         if (LL_SYSTICK_IsActiveCounterFlag())
1151:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         {
1152:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           ticks--;
1153:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         }
1154:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         if (ticks == 0)
1156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         {
1157:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           status = STSPIN32G4_TIMEOUT;
1158:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
1159:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         }
1160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
1161:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
ARM GAS  /tmp/cctOdyb3.s 			page 101


1162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1163:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1164:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (HAL_GPIO_ReadPin(GD_READY_GPIO_Port, GD_READY_Pin) == GPIO_PIN_SET)
1166:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     HAL_GPIO_WritePin(GD_WAKE_GPIO_Port, GD_WAKE_Pin, GPIO_PIN_SET);
1168:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status =  STSPIN32G4_ERROR;
1169:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1170:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
1171:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1172:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     tickStart = HAL_GetTick();
1173:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     while (HAL_GPIO_ReadPin(GD_READY_GPIO_Port, GD_READY_Pin) == GPIO_PIN_RESET)
1174:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
1175:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       if ((HAL_GetTick() - tickStart) > ticks) // expected time is 100us
1176:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
1177:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         status = STSPIN32G4_TIMEOUT;
1178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
1179:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       }
1180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
1181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1182:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1183:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1184:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1185:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   // wait 1ms and check possible exit from standby
1186:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1188:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_mDelay(ticks);
1189:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (!LL_GPIO_IsInputPinSet(GD_READY_GPIO_Port, GD_READY_Pin) ||
1190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****        !LL_GPIO_IsInputPinSet(GD_NFAULT_GPIO_Port, GD_NFAULT_Pin))
1191:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1192:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_ERROR;
1193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1194:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1195:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1196:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1197:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   HAL_Delay(ticks);
1198:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if ((HAL_GPIO_ReadPin(GD_READY_GPIO_Port, GD_READY_Pin) != GPIO_PIN_SET) ||
1199:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       (HAL_GPIO_ReadPin(GD_NFAULT_GPIO_Port, GD_NFAULT_Pin) != GPIO_PIN_SET))
1200:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1201:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_ERROR;
1202:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1203:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1204:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1205:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1206:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #ifdef STSPIN32G4_HSI16
1207:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1208:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   // if the driver failed to enter standby clock is reconfigured
1209:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status != STSPIN32G4_OK)
1210:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1211:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     SystemClock_Config();  // restore clock configuration
1212:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1213:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1214:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1215:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1216:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
1217:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
1218:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/cctOdyb3.s 			page 102


1219:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_wakeup(STSPIN32G4_HandleTypeDef *hdl, uint8_t timeout_ms)
1220:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1799              		.loc 1 1220 1 is_stmt 1 view -0
 1800              		.cfi_startproc
 1801              		@ args = 0, pretend = 0, frame = 16
 1802              		@ frame_needed = 0, uses_anonymous_args = 0
 1803              		.loc 1 1220 1 is_stmt 0 view .LVU512
 1804 0000 70B5     		push	{r4, r5, r6, lr}
 1805              	.LCFI39:
 1806              		.cfi_def_cfa_offset 16
 1807              		.cfi_offset 4, -16
 1808              		.cfi_offset 5, -12
 1809              		.cfi_offset 6, -8
 1810              		.cfi_offset 14, -4
 1811 0002 84B0     		sub	sp, sp, #16
 1812              	.LCFI40:
 1813              		.cfi_def_cfa_offset 32
 1814 0004 0546     		mov	r5, r0
 1815 0006 0E46     		mov	r6, r1
1221:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1816              		.loc 1 1221 3 is_stmt 1 view .LVU513
1222:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statReg;
 1817              		.loc 1 1222 3 view .LVU514
1223:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickFreq;
 1818              		.loc 1 1223 3 view .LVU515
1224:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks;
 1819              		.loc 1 1224 3 view .LVU516
1225:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1226:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1227:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1228:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_ClocksTypeDef RCC_Clocks;
 1820              		.loc 1 1228 3 view .LVU517
1229:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 1821              		.loc 1 1229 3 view .LVU518
 1822 0008 6846     		mov	r0, sp
 1823              	.LVL180:
 1824              		.loc 1 1229 3 is_stmt 0 view .LVU519
 1825 000a FFF7FEFF 		bl	LL_RCC_GetSystemClocksFreq
 1826              	.LVL181:
1230:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1231:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   tickFreq = RCC_Clocks.HCLK_Frequency /  (SysTick->LOAD + 1);
 1827              		.loc 1 1231 3 is_stmt 1 view .LVU520
 1828              		.loc 1 1231 51 is_stmt 0 view .LVU521
 1829 000e 4FF0E02C 		mov	ip, #-536813568
 1830 0012 DCF81430 		ldr	r3, [ip, #20]
 1831              		.loc 1 1231 58 view .LVU522
 1832 0016 0133     		adds	r3, r3, #1
 1833              		.loc 1 1231 12 view .LVU523
 1834 0018 019A     		ldr	r2, [sp, #4]
 1835 001a B2FBF3F2 		udiv	r2, r2, r3
 1836              	.LVL182:
1232:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1233:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (LL_SYSTICK_GetClkSource() == LL_SYSTICK_CLKSOURCE_HCLK_DIV8)
 1837              		.loc 1 1233 3 is_stmt 1 view .LVU524
 1838              	.LBB136:
 1839              	.LBI136:
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
ARM GAS  /tmp/cctOdyb3.s 			page 103


 1840              		.loc 2 261 26 view .LVU525
 1841              	.LBB137:
 1842              		.loc 2 263 3 view .LVU526
 1843              		.loc 2 263 10 is_stmt 0 view .LVU527
 1844 001e DCF81040 		ldr	r4, [ip, #16]
 1845              	.LBE137:
 1846              	.LBE136:
 1847              		.loc 1 1233 6 view .LVU528
 1848 0022 14F0040F 		tst	r4, #4
1234:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1235:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     tickFreq /= 8;
 1849              		.loc 1 1235 5 is_stmt 1 view .LVU529
 1850              		.loc 1 1235 14 is_stmt 0 view .LVU530
 1851 0026 08BF     		it	eq
 1852 0028 D208     		lsreq	r2, r2, #3
 1853              	.LVL183:
1236:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1237:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1238:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1239:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1240:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickStart;
1241:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   tickFreq = HAL_GetTickFreq() / 1000; // in kHz to have ms base
1242:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1243:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1244:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1245:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1246:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1854              		.loc 1 1246 3 is_stmt 1 view .LVU531
 1855              		.loc 1 1246 6 is_stmt 0 view .LVU532
 1856 002a FDB1     		cbz	r5, .L127
1247:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1248:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
1249:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1250:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1251:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1252:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1253:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_GPIO_SetOutputPin(GD_WAKE_GPIO_Port, GD_WAKE_Pin);
 1857              		.loc 1 1253 3 is_stmt 1 view .LVU533
 1858              	.LVL184:
 1859              	.LBB138:
 1860              	.LBI138:
 1861              		.file 4 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @file    stm32g4xx_ll_gpio.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * All rights reserved.
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * in the root directory of this software component.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
ARM GAS  /tmp/cctOdyb3.s 			page 104


  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #ifndef STM32G4xx_LL_GPIO_H
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define STM32G4xx_LL_GPIO_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #ifdef __cplusplus
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** extern "C" {
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #include "stm32g4xx.h"
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @addtogroup STM32G4xx_LL_Driver
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** MISRA C:2012 deviation rule has been granted for following rules:
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * Rule-18.1_d - Medium: Array pointer `GPIOx' is accessed with index [..,..]
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * which may be out of array bounds [..,UNKNOWN] in following APIs:
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_0_7
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_0_7
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_8_15
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_8_15
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** typedef struct
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
ARM GAS  /tmp/cctOdyb3.s 			page 105


  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS0 /*!< Select pin 0 */
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS1 /*!< Select pin 1 */
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS2 /*!< Select pin 2 */
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS3 /*!< Select pin 3 */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS4 /*!< Select pin 4 */
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS5 /*!< Select pin 5 */
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS6 /*!< Select pin 6 */
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS7 /*!< Select pin 7 */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS8 /*!< Select pin 8 */
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS9 /*!< Select pin 9 */
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS10 /*!< Select pin 10 */
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS11 /*!< Select pin 11 */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS12 /*!< Select pin 12 */
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS13 /*!< Select pin 13 */
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS14 /*!< Select pin 14 */
ARM GAS  /tmp/cctOdyb3.s 			page 106


 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS15 /*!< Select pin 15 */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS0 | GPIO_BSRR_BS1  | GPIO_BSRR_BS2  | \
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS3  | GPIO_BSRR_BS4  | GPIO_BSRR_BS5  | \
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS6  | GPIO_BSRR_BS7  | GPIO_BSRR_BS8  | \
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS9  | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS15) /*!< Select all pins */
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODE0_0  /*!< Select output mode */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODE0_1  /*!< Select alternate function mode 
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODE0    /*!< Select analog mode */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT0 /*!< Select open-drain as output type */
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output spe
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDR_OSPEED0   /*!< Select I/O high output speed
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW                  LL_GPIO_SPEED_FREQ_LOW
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM               LL_GPIO_SPEED_FREQ_MEDIUM
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FAST                 LL_GPIO_SPEED_FREQ_HIGH
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH                 LL_GPIO_SPEED_FREQ_VERY_HIGH
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
ARM GAS  /tmp/cctOdyb3.s 			page 107


 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Register value
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
ARM GAS  /tmp/cctOdyb3.s 			page 108


 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(P
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
ARM GAS  /tmp/cctOdyb3.s 			page 109


 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
ARM GAS  /tmp/cctOdyb3.s 			page 110


 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
ARM GAS  /tmp/cctOdyb3.s 			page 111


 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(P
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
ARM GAS  /tmp/cctOdyb3.s 			page 112


 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(P
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
ARM GAS  /tmp/cctOdyb3.s 			page 113


 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
ARM GAS  /tmp/cctOdyb3.s 			page 114


 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) 
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
ARM GAS  /tmp/cctOdyb3.s 			page 115


 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         next reset.
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         (control and alternate function registers).
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
ARM GAS  /tmp/cctOdyb3.s 			page 116


 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   __IO uint32_t temp;
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   /* Read LCKR register. This read is mandatory to complete key lock sequence */
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   (void) temp;
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL);
ARM GAS  /tmp/cctOdyb3.s 			page 117


 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL);
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Input data register value of port
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
ARM GAS  /tmp/cctOdyb3.s 			page 118


 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Output data register value of port
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
ARM GAS  /tmp/cctOdyb3.s 			page 119


 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 1862              		.loc 4 894 22 view .LVU534
 1863              	.LBB139:
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 1864              		.loc 4 896 3 view .LVU535
 1865 002c 134B     		ldr	r3, .L131
 1866 002e 8021     		movs	r1, #128
 1867 0030 9961     		str	r1, [r3, #24]
 1868              	.LVL185:
 1869              		.loc 4 896 3 is_stmt 0 view .LVU536
 1870              	.LBE139:
 1871              	.LBE138:
1254:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1255:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1256:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1257:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   HAL_GPIO_WritePin(GD_WAKE_GPIO_Port, GD_WAKE_Pin, GPIO_PIN_SET);
1258:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1259:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1260:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1261:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (timeout_ms < 4)
 1872              		.loc 1 1261 3 is_stmt 1 view .LVU537
1262:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1263:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     timeout_ms = 4;  // The soft start is expected to take 4ms
1264:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1265:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1266:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   ticks = (timeout_ms * tickFreq) / 1000 + 1;
 1873              		.loc 1 1266 3 view .LVU538
 1874              		.loc 1 1266 23 is_stmt 0 view .LVU539
 1875 0032 3346     		mov	r3, r6
 1876 0034 042E     		cmp	r6, #4
 1877 0036 38BF     		it	cc
 1878 0038 0423     		movcc	r3, #4
 1879 003a 02FB03F3 		mul	r3, r2, r3
ARM GAS  /tmp/cctOdyb3.s 			page 120


 1880              		.loc 1 1266 35 view .LVU540
 1881 003e 104A     		ldr	r2, .L131+4
 1882              	.LVL186:
 1883              		.loc 1 1266 35 view .LVU541
 1884 0040 A2FB0323 		umull	r2, r3, r2, r3
 1885 0044 9B09     		lsrs	r3, r3, #6
 1886              		.loc 1 1266 9 view .LVU542
 1887 0046 0133     		adds	r3, r3, #1
 1888              	.LVL187:
1267:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1268:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1269:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1270:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_SYSTICK_IsActiveCounterFlag();
 1889              		.loc 1 1270 3 is_stmt 1 view .LVU543
 1890              	.LBB140:
 1891              	.LBI140:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 1892              		.loc 2 229 26 view .LVU544
 1893              	.LBB141:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 1894              		.loc 2 231 3 view .LVU545
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 1895              		.loc 2 231 20 is_stmt 0 view .LVU546
 1896 0048 4FF0E022 		mov	r2, #-536813568
 1897 004c 1269     		ldr	r2, [r2, #16]
 1898              	.LBE141:
 1899              	.LBE140:
 1900              	.LBB142:
 1901              	.LBB143:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 1902              		.loc 4 815 12 view .LVU547
 1903 004e 0B49     		ldr	r1, .L131
 1904              	.LBE143:
 1905              	.LBE142:
 1906              	.LBB145:
 1907              	.LBB146:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 1908              		.loc 2 231 20 view .LVU548
 1909 0050 4FF0E020 		mov	r0, #-536813568
 1910 0054 00E0     		b	.L124
 1911              	.L126:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 1912              		.loc 2 231 20 view .LVU549
 1913              	.LBE146:
 1914              	.LBE145:
1271:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1272:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   while (!LL_GPIO_IsInputPinSet(GD_READY_GPIO_Port, GD_READY_Pin))
1273:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1274:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       if (LL_SYSTICK_IsActiveCounterFlag())
1275:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
1276:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         ticks--;
1277:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       }
1278:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1279:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       if (ticks == 0)
 1915              		.loc 1 1279 7 is_stmt 1 view .LVU550
 1916              		.loc 1 1279 10 is_stmt 0 view .LVU551
 1917 0056 5BB1     		cbz	r3, .L128
ARM GAS  /tmp/cctOdyb3.s 			page 121


 1918              	.L124:
1272:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1919              		.loc 1 1272 9 is_stmt 1 view .LVU552
 1920              	.LVL188:
 1921              	.LBB148:
 1922              	.LBI142:
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 1923              		.loc 4 813 26 view .LVU553
 1924              	.LBB144:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 1925              		.loc 4 815 3 view .LVU554
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 1926              		.loc 4 815 12 is_stmt 0 view .LVU555
 1927 0058 0A69     		ldr	r2, [r1, #16]
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 1928              		.loc 4 815 62 view .LVU556
 1929 005a 12F4804F 		tst	r2, #16384
 1930 005e 09D1     		bne	.L129
 1931              	.LVL189:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 1932              		.loc 4 815 62 view .LVU557
 1933              	.LBE144:
 1934              	.LBE148:
1274:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
 1935              		.loc 1 1274 7 is_stmt 1 view .LVU558
 1936              	.LBB149:
 1937              	.LBI145:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 1938              		.loc 2 229 26 view .LVU559
 1939              	.LBB147:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 1940              		.loc 2 231 3 view .LVU560
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 1941              		.loc 2 231 20 is_stmt 0 view .LVU561
 1942 0060 0269     		ldr	r2, [r0, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 1943              		.loc 2 231 96 view .LVU562
 1944 0062 12F4803F 		tst	r2, #65536
 1945 0066 F6D0     		beq	.L126
 1946              	.LBE147:
 1947              	.LBE149:
1276:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       }
 1948              		.loc 1 1276 9 is_stmt 1 view .LVU563
1276:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       }
 1949              		.loc 1 1276 14 is_stmt 0 view .LVU564
 1950 0068 013B     		subs	r3, r3, #1
 1951              	.LVL190:
1276:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       }
 1952              		.loc 1 1276 14 view .LVU565
 1953 006a F4E7     		b	.L126
 1954              	.LVL191:
 1955              	.L127:
1248:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1956              		.loc 1 1248 12 view .LVU566
 1957 006c 0120     		movs	r0, #1
 1958 006e 02E0     		b	.L123
 1959              	.LVL192:
ARM GAS  /tmp/cctOdyb3.s 			page 122


 1960              	.L128:
1280:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
1281:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         status = STSPIN32G4_TIMEOUT;
1282:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
1283:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       }
1284:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1285:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1286:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1287:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1288:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   tickStart = HAL_GetTick();
1289:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1290:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   while (HAL_GPIO_ReadPin(GD_READY_GPIO_Port, GD_READY_Pin) == GPIO_PIN_RESET)
1291:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if ((HAL_GetTick() - tickStart) > ticks)
1293:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
1294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_TIMEOUT;
1295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
1296:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
1297:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1298:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1299:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1300:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #ifdef STSPIN32G4_HSI16
1302:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1303:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1305:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     SystemClock_Config();
1306:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1307:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1308:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1309:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1310:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   // Restore READY register
1311:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1312:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1313:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_READY, STSPIN32G4_bkupREADY);
1314:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1315:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1316:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1317:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1318:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_lockReg(hdl);
1319:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1320:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1321:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1322:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1323:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_getStatus(hdl, &statReg);
1324:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1325:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1326:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1327:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1328:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (statReg.reset == 1)
1329:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
1330:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_ERROR;
1331:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
1332:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1333:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1334:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 1961              		.loc 1 1334 10 view .LVU567
ARM GAS  /tmp/cctOdyb3.s 			page 123


 1962 0070 0320     		movs	r0, #3
 1963 0072 00E0     		b	.L123
 1964              	.LVL193:
 1965              	.L129:
 1966              		.loc 1 1334 10 view .LVU568
 1967 0074 0320     		movs	r0, #3
 1968              	.LVL194:
 1969              	.L123:
1335:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 1970              		.loc 1 1335 1 view .LVU569
 1971 0076 04B0     		add	sp, sp, #16
 1972              	.LCFI41:
 1973              		.cfi_def_cfa_offset 16
 1974              		@ sp needed
 1975 0078 70BD     		pop	{r4, r5, r6, pc}
 1976              	.LVL195:
 1977              	.L132:
 1978              		.loc 1 1335 1 view .LVU570
 1979 007a 00BF     		.align	2
 1980              	.L131:
 1981 007c 00100048 		.word	1207963648
 1982 0080 D34D6210 		.word	274877907
 1983              		.cfi_endproc
 1984              	.LFE524:
 1986              		.section	.text.STSPIN32G4_getStatus,"ax",%progbits
 1987              		.align	1
 1988              		.global	STSPIN32G4_getStatus
 1989              		.syntax unified
 1990              		.thumb
 1991              		.thumb_func
 1992              		.fpu fpv4-sp-d16
 1994              	STSPIN32G4_getStatus:
 1995              	.LVL196:
 1996              	.LFB525:
1336:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_getStatus(STSPIN32G4_HandleTypeDef *hdl, STSPIN32G4_statusRegTy
1338:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1997              		.loc 1 1338 1 is_stmt 1 view -0
 1998              		.cfi_startproc
 1999              		@ args = 0, pretend = 0, frame = 0
 2000              		@ frame_needed = 0, uses_anonymous_args = 0
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2001              		.loc 1 1339 3 view .LVU572
 2002              		.loc 1 1339 6 is_stmt 0 view .LVU573
 2003 0000 30B1     		cbz	r0, .L135
1338:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2004              		.loc 1 1338 1 view .LVU574
 2005 0002 08B5     		push	{r3, lr}
 2006              	.LCFI42:
 2007              		.cfi_def_cfa_offset 8
 2008              		.cfi_offset 3, -8
 2009              		.cfi_offset 14, -4
 2010 0004 0A46     		mov	r2, r1
1340:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1341:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
1342:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1343:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/cctOdyb3.s 			page 124


1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == NULL)
 2011              		.loc 1 1344 3 is_stmt 1 view .LVU575
 2012              		.loc 1 1344 6 is_stmt 0 view .LVU576
 2013 0006 29B1     		cbz	r1, .L136
1345:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1346:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
1347:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1348:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1349:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_STATUS, (uint8_t *)status);
 2014              		.loc 1 1349 3 is_stmt 1 view .LVU577
 2015              		.loc 1 1349 10 is_stmt 0 view .LVU578
 2016 0008 8021     		movs	r1, #128
 2017              	.LVL197:
 2018              		.loc 1 1349 10 view .LVU579
 2019 000a FFF7FEFF 		bl	STSPIN32G4_readReg
 2020              	.LVL198:
 2021              	.L134:
1350:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 2022              		.loc 1 1350 1 view .LVU580
 2023 000e 08BD     		pop	{r3, pc}
 2024              	.LVL199:
 2025              	.L135:
 2026              	.LCFI43:
 2027              		.cfi_def_cfa_offset 0
 2028              		.cfi_restore 3
 2029              		.cfi_restore 14
1341:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2030              		.loc 1 1341 12 view .LVU581
 2031 0010 0120     		movs	r0, #1
 2032              	.LVL200:
 2033              		.loc 1 1350 1 view .LVU582
 2034 0012 7047     		bx	lr
 2035              	.LVL201:
 2036              	.L136:
 2037              	.LCFI44:
 2038              		.cfi_def_cfa_offset 8
 2039              		.cfi_offset 3, -8
 2040              		.cfi_offset 14, -4
1346:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2041              		.loc 1 1346 12 view .LVU583
 2042 0014 0120     		movs	r0, #1
 2043              	.LVL202:
1346:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2044              		.loc 1 1346 12 view .LVU584
 2045 0016 FAE7     		b	.L134
 2046              		.cfi_endproc
 2047              	.LFE525:
 2049              		.section	.text.STSPIN32G4_lockReg,"ax",%progbits
 2050              		.align	1
 2051              		.global	STSPIN32G4_lockReg
 2052              		.syntax unified
 2053              		.thumb
 2054              		.thumb_func
 2055              		.fpu fpv4-sp-d16
 2057              	STSPIN32G4_lockReg:
 2058              	.LVL203:
 2059              	.LFB504:
ARM GAS  /tmp/cctOdyb3.s 			page 125


 111:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2060              		.loc 1 111 1 is_stmt 1 view -0
 2061              		.cfi_startproc
 2062              		@ args = 0, pretend = 0, frame = 8
 2063              		@ frame_needed = 0, uses_anonymous_args = 0
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 2064              		.loc 1 112 3 view .LVU586
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 2065              		.loc 1 113 3 view .LVU587
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2066              		.loc 1 114 3 view .LVU588
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2067              		.loc 1 116 3 view .LVU589
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2068              		.loc 1 116 6 is_stmt 0 view .LVU590
 2069 0000 C0B1     		cbz	r0, .L143
 111:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2070              		.loc 1 111 1 view .LVU591
 2071 0002 10B5     		push	{r4, lr}
 2072              	.LCFI45:
 2073              		.cfi_def_cfa_offset 8
 2074              		.cfi_offset 4, -8
 2075              		.cfi_offset 14, -4
 2076 0004 82B0     		sub	sp, sp, #8
 2077              	.LCFI46:
 2078              		.cfi_def_cfa_offset 16
 2079 0006 0446     		mov	r4, r0
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 2080              		.loc 1 121 3 is_stmt 1 view .LVU592
 2081              	.LVL204:
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2082              		.loc 1 122 3 view .LVU593
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2083              		.loc 1 122 12 is_stmt 0 view .LVU594
 2084 0008 DD22     		movs	r2, #221
 2085 000a 0B21     		movs	r1, #11
 2086 000c FFF7FEFF 		bl	STSPIN32G4_writeReg
 2087              	.LVL205:
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2088              		.loc 1 126 3 is_stmt 1 view .LVU595
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2089              		.loc 1 126 6 is_stmt 0 view .LVU596
 2090 0010 0346     		mov	r3, r0
 2091 0012 10B1     		cbz	r0, .L148
 2092              	.L142:
 2093              	.LVL206:
 142:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2094              		.loc 1 142 1 view .LVU597
 2095 0014 1846     		mov	r0, r3
 2096 0016 02B0     		add	sp, sp, #8
 2097              	.LCFI47:
 2098              		.cfi_remember_state
 2099              		.cfi_def_cfa_offset 8
 2100              		@ sp needed
 2101 0018 10BD     		pop	{r4, pc}
 2102              	.LVL207:
 2103              	.L148:
ARM GAS  /tmp/cctOdyb3.s 			page 126


 2104              	.LCFI48:
 2105              		.cfi_restore_state
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2106              		.loc 1 128 5 is_stmt 1 view .LVU598
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2107              		.loc 1 128 14 is_stmt 0 view .LVU599
 2108 001a 01A9     		add	r1, sp, #4
 2109 001c 2046     		mov	r0, r4
 2110              	.LVL208:
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2111              		.loc 1 128 14 view .LVU600
 2112 001e FFF7FEFF 		bl	STSPIN32G4_getStatus
 2113              	.LVL209:
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2114              		.loc 1 131 3 is_stmt 1 view .LVU601
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2115              		.loc 1 131 6 is_stmt 0 view .LVU602
 2116 0022 0346     		mov	r3, r0
 2117 0024 0028     		cmp	r0, #0
 2118 0026 F5D1     		bne	.L142
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2119              		.loc 1 133 5 is_stmt 1 view .LVU603
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2120              		.loc 1 133 8 is_stmt 0 view .LVU604
 2121 0028 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 2122 002c DB43     		mvns	r3, r3
 118:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2123              		.loc 1 118 12 view .LVU605
 2124 002e C3F3C013 		ubfx	r3, r3, #7, #1
 2125 0032 EFE7     		b	.L142
 2126              	.LVL210:
 2127              	.L143:
 2128              	.LCFI49:
 2129              		.cfi_def_cfa_offset 0
 2130              		.cfi_restore 4
 2131              		.cfi_restore 14
 118:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2132              		.loc 1 118 12 view .LVU606
 2133 0034 0123     		movs	r3, #1
 142:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2134              		.loc 1 142 1 view .LVU607
 2135 0036 1846     		mov	r0, r3
 2136              	.LVL211:
 142:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2137              		.loc 1 142 1 view .LVU608
 2138 0038 7047     		bx	lr
 2139              		.cfi_endproc
 2140              	.LFE504:
 2142              		.section	.text.STSPIN32G4_unlockReg,"ax",%progbits
 2143              		.align	1
 2144              		.global	STSPIN32G4_unlockReg
 2145              		.syntax unified
 2146              		.thumb
 2147              		.thumb_func
 2148              		.fpu fpv4-sp-d16
 2150              	STSPIN32G4_unlockReg:
 2151              	.LVL212:
ARM GAS  /tmp/cctOdyb3.s 			page 127


 2152              	.LFB505:
 145:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2153              		.loc 1 145 1 is_stmt 1 view -0
 2154              		.cfi_startproc
 2155              		@ args = 0, pretend = 0, frame = 8
 2156              		@ frame_needed = 0, uses_anonymous_args = 0
 146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 2157              		.loc 1 146 3 view .LVU610
 147:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 2158              		.loc 1 147 3 view .LVU611
 148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2159              		.loc 1 148 3 view .LVU612
 150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2160              		.loc 1 150 3 view .LVU613
 150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2161              		.loc 1 150 6 is_stmt 0 view .LVU614
 2162 0000 B0B1     		cbz	r0, .L151
 145:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2163              		.loc 1 145 1 view .LVU615
 2164 0002 10B5     		push	{r4, lr}
 2165              	.LCFI50:
 2166              		.cfi_def_cfa_offset 8
 2167              		.cfi_offset 4, -8
 2168              		.cfi_offset 14, -4
 2169 0004 82B0     		sub	sp, sp, #8
 2170              	.LCFI51:
 2171              		.cfi_def_cfa_offset 16
 2172 0006 0446     		mov	r4, r0
 155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 2173              		.loc 1 155 3 is_stmt 1 view .LVU616
 2174              	.LVL213:
 156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2175              		.loc 1 156 3 view .LVU617
 156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2176              		.loc 1 156 12 is_stmt 0 view .LVU618
 2177 0008 2D22     		movs	r2, #45
 2178 000a 0B21     		movs	r1, #11
 2179 000c FFF7FEFF 		bl	STSPIN32G4_writeReg
 2180              	.LVL214:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2181              		.loc 1 160 3 is_stmt 1 view .LVU619
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2182              		.loc 1 160 6 is_stmt 0 view .LVU620
 2183 0010 0346     		mov	r3, r0
 2184 0012 10B1     		cbz	r0, .L156
 2185              	.L150:
 2186              	.LVL215:
 176:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2187              		.loc 1 176 1 view .LVU621
 2188 0014 1846     		mov	r0, r3
 2189 0016 02B0     		add	sp, sp, #8
 2190              	.LCFI52:
 2191              		.cfi_remember_state
 2192              		.cfi_def_cfa_offset 8
 2193              		@ sp needed
 2194 0018 10BD     		pop	{r4, pc}
 2195              	.LVL216:
ARM GAS  /tmp/cctOdyb3.s 			page 128


 2196              	.L156:
 2197              	.LCFI53:
 2198              		.cfi_restore_state
 162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2199              		.loc 1 162 5 is_stmt 1 view .LVU622
 162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2200              		.loc 1 162 14 is_stmt 0 view .LVU623
 2201 001a 01A9     		add	r1, sp, #4
 2202 001c 2046     		mov	r0, r4
 2203              	.LVL217:
 162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2204              		.loc 1 162 14 view .LVU624
 2205 001e FFF7FEFF 		bl	STSPIN32G4_getStatus
 2206              	.LVL218:
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2207              		.loc 1 165 3 is_stmt 1 view .LVU625
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2208              		.loc 1 165 6 is_stmt 0 view .LVU626
 2209 0022 0346     		mov	r3, r0
 2210 0024 0028     		cmp	r0, #0
 2211 0026 F5D1     		bne	.L150
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2212              		.loc 1 167 5 is_stmt 1 view .LVU627
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2213              		.loc 1 167 8 is_stmt 0 view .LVU628
 2214 0028 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 152:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2215              		.loc 1 152 12 view .LVU629
 2216 002c DB09     		lsrs	r3, r3, #7
 2217 002e F1E7     		b	.L150
 2218              	.LVL219:
 2219              	.L151:
 2220              	.LCFI54:
 2221              		.cfi_def_cfa_offset 0
 2222              		.cfi_restore 4
 2223              		.cfi_restore 14
 152:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2224              		.loc 1 152 12 view .LVU630
 2225 0030 0123     		movs	r3, #1
 176:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2226              		.loc 1 176 1 view .LVU631
 2227 0032 1846     		mov	r0, r3
 2228              	.LVL220:
 176:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2229              		.loc 1 176 1 view .LVU632
 2230 0034 7047     		bx	lr
 2231              		.cfi_endproc
 2232              	.LFE505:
 2234              		.section	.text.STSPIN32G4_set3V3,"ax",%progbits
 2235              		.align	1
 2236              		.global	STSPIN32G4_set3V3
 2237              		.syntax unified
 2238              		.thumb
 2239              		.thumb_func
 2240              		.fpu fpv4-sp-d16
 2242              	STSPIN32G4_set3V3:
 2243              	.LVL221:
ARM GAS  /tmp/cctOdyb3.s 			page 129


 2244              	.LFB509:
 423:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2245              		.loc 1 423 1 is_stmt 1 view -0
 2246              		.cfi_startproc
 2247              		@ args = 0, pretend = 0, frame = 8
 2248              		@ frame_needed = 0, uses_anonymous_args = 0
 423:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2249              		.loc 1 423 1 is_stmt 0 view .LVU634
 2250 0000 30B5     		push	{r4, r5, lr}
 2251              	.LCFI55:
 2252              		.cfi_def_cfa_offset 12
 2253              		.cfi_offset 4, -12
 2254              		.cfi_offset 5, -8
 2255              		.cfi_offset 14, -4
 2256 0002 83B0     		sub	sp, sp, #12
 2257              	.LCFI56:
 2258              		.cfi_def_cfa_offset 24
 424:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 2259              		.loc 1 424 3 is_stmt 1 view .LVU635
 425:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2260              		.loc 1 425 3 view .LVU636
 425:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2261              		.loc 1 425 11 is_stmt 0 view .LVU637
 2262 0004 0023     		movs	r3, #0
 2263 0006 8DF80730 		strb	r3, [sp, #7]
 427:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2264              		.loc 1 427 3 is_stmt 1 view .LVU638
 427:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2265              		.loc 1 427 6 is_stmt 0 view .LVU639
 2266 000a 50B3     		cbz	r0, .L163
 2267 000c 0C46     		mov	r4, r1
 2268 000e 0546     		mov	r5, r0
 432:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2269              		.loc 1 432 3 is_stmt 1 view .LVU640
 432:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2270              		.loc 1 432 12 is_stmt 0 view .LVU641
 2271 0010 0DF10702 		add	r2, sp, #7
 2272 0014 0121     		movs	r1, #1
 2273              	.LVL222:
 432:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2274              		.loc 1 432 12 view .LVU642
 2275 0016 FFF7FEFF 		bl	STSPIN32G4_readReg
 2276              	.LVL223:
 434:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2277              		.loc 1 434 3 is_stmt 1 view .LVU643
 434:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2278              		.loc 1 434 6 is_stmt 0 view .LVU644
 2279 001a 20B1     		cbz	r0, .L165
 2280              	.L162:
 2281              	.LVL224:
 460:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2282              		.loc 1 460 5 is_stmt 1 view .LVU645
 460:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2283              		.loc 1 460 12 is_stmt 0 view .LVU646
 2284 001c 2846     		mov	r0, r5
 2285 001e FFF7FEFF 		bl	STSPIN32G4_lockReg
 2286              	.LVL225:
ARM GAS  /tmp/cctOdyb3.s 			page 130


 2287 0022 0446     		mov	r4, r0
 2288 0024 15E0     		b	.L158
 2289              	.LVL226:
 2290              	.L165:
 436:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2291              		.loc 1 436 5 is_stmt 1 view .LVU647
 436:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2292              		.loc 1 436 14 is_stmt 0 view .LVU648
 2293 0026 2846     		mov	r0, r5
 2294              	.LVL227:
 436:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2295              		.loc 1 436 14 view .LVU649
 2296 0028 FFF7FEFF 		bl	STSPIN32G4_unlockReg
 2297              	.LVL228:
 439:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2298              		.loc 1 439 3 is_stmt 1 view .LVU650
 439:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2299              		.loc 1 439 6 is_stmt 0 view .LVU651
 2300 002c 0028     		cmp	r0, #0
 2301 002e F5D1     		bne	.L162
 441:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2302              		.loc 1 441 5 is_stmt 1 view .LVU652
 441:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2303              		.loc 1 441 8 is_stmt 0 view .LVU653
 2304 0030 94B1     		cbz	r4, .L160
 443:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2305              		.loc 1 443 7 is_stmt 1 view .LVU654
 443:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2306              		.loc 1 443 14 is_stmt 0 view .LVU655
 2307 0032 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 2308 0036 02F0BF02 		and	r2, r2, #191
 2309              	.L161:
 2310 003a 8DF80720 		strb	r2, [sp, #7]
 450:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2311              		.loc 1 450 5 is_stmt 1 view .LVU656
 450:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2312              		.loc 1 450 14 is_stmt 0 view .LVU657
 2313 003e 0121     		movs	r1, #1
 2314 0040 2846     		mov	r0, r5
 2315              	.LVL229:
 450:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2316              		.loc 1 450 14 view .LVU658
 2317 0042 FFF7FEFF 		bl	STSPIN32G4_writeReg
 2318              	.LVL230:
 453:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2319              		.loc 1 453 3 is_stmt 1 view .LVU659
 453:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2320              		.loc 1 453 6 is_stmt 0 view .LVU660
 2321 0046 0446     		mov	r4, r0
 2322 0048 0028     		cmp	r0, #0
 2323 004a E7D1     		bne	.L162
 455:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 2324              		.loc 1 455 5 is_stmt 1 view .LVU661
 2325 004c 2846     		mov	r0, r5
 2326              	.LVL231:
 455:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 2327              		.loc 1 455 5 is_stmt 0 view .LVU662
ARM GAS  /tmp/cctOdyb3.s 			page 131


 2328 004e FFF7FEFF 		bl	STSPIN32G4_lockReg
 2329              	.LVL232:
 456:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2330              		.loc 1 456 5 is_stmt 1 view .LVU663
 2331              	.L158:
 462:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2332              		.loc 1 462 1 is_stmt 0 view .LVU664
 2333 0052 2046     		mov	r0, r4
 2334 0054 03B0     		add	sp, sp, #12
 2335              	.LCFI57:
 2336              		.cfi_remember_state
 2337              		.cfi_def_cfa_offset 12
 2338              		@ sp needed
 2339 0056 30BD     		pop	{r4, r5, pc}
 2340              	.LVL233:
 2341              	.L160:
 2342              	.LCFI58:
 2343              		.cfi_restore_state
 447:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2344              		.loc 1 447 7 is_stmt 1 view .LVU665
 447:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2345              		.loc 1 447 14 is_stmt 0 view .LVU666
 2346 0058 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 2347 005c 42F04002 		orr	r2, r2, #64
 2348 0060 EBE7     		b	.L161
 2349              	.LVL234:
 2350              	.L163:
 429:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2351              		.loc 1 429 12 view .LVU667
 2352 0062 0124     		movs	r4, #1
 2353 0064 F5E7     		b	.L158
 2354              		.cfi_endproc
 2355              	.LFE509:
 2357              		.section	.text.STSPIN32G4_setVCC,"ax",%progbits
 2358              		.align	1
 2359              		.global	STSPIN32G4_setVCC
 2360              		.syntax unified
 2361              		.thumb
 2362              		.thumb_func
 2363              		.fpu fpv4-sp-d16
 2365              	STSPIN32G4_setVCC:
 2366              	.LVL235:
 2367              	.LFB511:
 486:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2368              		.loc 1 486 1 is_stmt 1 view -0
 2369              		.cfi_startproc
 2370              		@ args = 0, pretend = 0, frame = 16
 2371              		@ frame_needed = 0, uses_anonymous_args = 0
 486:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2372              		.loc 1 486 1 is_stmt 0 view .LVU669
 2373 0000 30B5     		push	{r4, r5, lr}
 2374              	.LCFI59:
 2375              		.cfi_def_cfa_offset 12
 2376              		.cfi_offset 4, -12
 2377              		.cfi_offset 5, -8
 2378              		.cfi_offset 14, -4
 2379 0002 85B0     		sub	sp, sp, #20
ARM GAS  /tmp/cctOdyb3.s 			page 132


 2380              	.LCFI60:
 2381              		.cfi_def_cfa_offset 32
 2382 0004 0191     		str	r1, [sp, #4]
 487:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 2383              		.loc 1 487 3 is_stmt 1 view .LVU670
 488:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2384              		.loc 1 488 3 view .LVU671
 488:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2385              		.loc 1 488 11 is_stmt 0 view .LVU672
 2386 0006 0023     		movs	r3, #0
 2387 0008 8DF80F30 		strb	r3, [sp, #15]
 490:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2388              		.loc 1 490 3 is_stmt 1 view .LVU673
 490:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2389              		.loc 1 490 6 is_stmt 0 view .LVU674
 2390 000c 0028     		cmp	r0, #0
 2391 000e 00F08C80 		beq	.L186
 2392 0012 0446     		mov	r4, r0
 495:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2393              		.loc 1 495 3 is_stmt 1 view .LVU675
 495:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2394              		.loc 1 495 12 is_stmt 0 view .LVU676
 2395 0014 0DF10F02 		add	r2, sp, #15
 2396 0018 0121     		movs	r1, #1
 2397 001a FFF7FEFF 		bl	STSPIN32G4_readReg
 2398              	.LVL236:
 497:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2399              		.loc 1 497 3 is_stmt 1 view .LVU677
 497:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2400              		.loc 1 497 6 is_stmt 0 view .LVU678
 2401 001e 20B1     		cbz	r0, .L190
 2402              	.L185:
 2403              	.LVL237:
 585:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2404              		.loc 1 585 5 is_stmt 1 view .LVU679
 585:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2405              		.loc 1 585 12 is_stmt 0 view .LVU680
 2406 0020 2046     		mov	r0, r4
 2407 0022 FFF7FEFF 		bl	STSPIN32G4_lockReg
 2408              	.LVL238:
 2409 0026 0546     		mov	r5, r0
 2410 0028 4EE0     		b	.L188
 2411              	.LVL239:
 2412              	.L190:
 499:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2413              		.loc 1 499 5 is_stmt 1 view .LVU681
 499:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2414              		.loc 1 499 14 is_stmt 0 view .LVU682
 2415 002a 2046     		mov	r0, r4
 2416              	.LVL240:
 499:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2417              		.loc 1 499 14 view .LVU683
 2418 002c FFF7FEFF 		bl	STSPIN32G4_unlockReg
 2419              	.LVL241:
 502:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2420              		.loc 1 502 3 is_stmt 1 view .LVU684
 502:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/cctOdyb3.s 			page 133


 2421              		.loc 1 502 6 is_stmt 0 view .LVU685
 2422 0030 0028     		cmp	r0, #0
 2423 0032 F5D1     		bne	.L185
 504:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2424              		.loc 1 504 5 is_stmt 1 view .LVU686
 2425 0034 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 2426 0038 042B     		cmp	r3, #4
 2427 003a 6AD8     		bhi	.L187
 2428 003c DFE803F0 		tbb	[pc, r3]
 2429              	.L171:
 2430 0040 03       		.byte	(.L175-.L171)/2
 2431 0041 47       		.byte	(.L174-.L171)/2
 2432 0042 4E       		.byte	(.L173-.L171)/2
 2433 0043 57       		.byte	(.L172-.L171)/2
 2434 0044 60       		.byte	(.L170-.L171)/2
 2435 0045 00       		.p2align 1
 2436              	.L175:
 507:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2437              		.loc 1 507 9 view .LVU687
 507:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2438              		.loc 1 507 16 is_stmt 0 view .LVU688
 2439 0046 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 2440 004a 43F02003 		orr	r3, r3, #32
 2441 004e 8DF80F30 		strb	r3, [sp, #15]
 508:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2442              		.loc 1 508 9 is_stmt 1 view .LVU689
 2443              	.L176:
 2444              	.LVL242:
 535:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2445              		.loc 1 535 3 view .LVU690
 537:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2446              		.loc 1 537 5 view .LVU691
 537:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2447              		.loc 1 537 14 is_stmt 0 view .LVU692
 2448 0052 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 2449 0056 0121     		movs	r1, #1
 2450 0058 2046     		mov	r0, r4
 2451 005a FFF7FEFF 		bl	STSPIN32G4_writeReg
 2452              	.LVL243:
 2453              	.L169:
 540:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2454              		.loc 1 540 3 is_stmt 1 view .LVU693
 540:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2455              		.loc 1 540 6 is_stmt 0 view .LVU694
 2456 005e 0028     		cmp	r0, #0
 2457 0060 DED1     		bne	.L185
 542:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2458              		.loc 1 542 5 is_stmt 1 view .LVU695
 542:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2459              		.loc 1 542 14 is_stmt 0 view .LVU696
 2460 0062 0DF10F02 		add	r2, sp, #15
 2461 0066 0821     		movs	r1, #8
 2462 0068 2046     		mov	r0, r4
 2463              	.LVL244:
 542:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2464              		.loc 1 542 14 view .LVU697
 2465 006a FFF7FEFF 		bl	STSPIN32G4_readReg
ARM GAS  /tmp/cctOdyb3.s 			page 134


 2466              	.LVL245:
 545:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2467              		.loc 1 545 3 is_stmt 1 view .LVU698
 545:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2468              		.loc 1 545 6 is_stmt 0 view .LVU699
 2469 006e 0028     		cmp	r0, #0
 2470 0070 D6D1     		bne	.L185
 547:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2471              		.loc 1 547 5 is_stmt 1 view .LVU700
 547:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2472              		.loc 1 547 8 is_stmt 0 view .LVU701
 2473 0072 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 2474 0076 002B     		cmp	r3, #0
 2475 0078 4DD0     		beq	.L179
 549:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2476              		.loc 1 549 7 is_stmt 1 view .LVU702
 549:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2477              		.loc 1 549 14 is_stmt 0 view .LVU703
 2478 007a 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 2479 007e 42F00102 		orr	r2, r2, #1
 2480              	.L180:
 2481 0082 8DF80F20 		strb	r2, [sp, #15]
 556:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2482              		.loc 1 556 5 is_stmt 1 view .LVU704
 556:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2483              		.loc 1 556 14 is_stmt 0 view .LVU705
 2484 0086 0821     		movs	r1, #8
 2485 0088 2046     		mov	r0, r4
 2486              	.LVL246:
 556:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2487              		.loc 1 556 14 view .LVU706
 2488 008a FFF7FEFF 		bl	STSPIN32G4_writeReg
 2489              	.LVL247:
 559:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2490              		.loc 1 559 3 is_stmt 1 view .LVU707
 559:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2491              		.loc 1 559 6 is_stmt 0 view .LVU708
 2492 008e 0028     		cmp	r0, #0
 2493 0090 C6D1     		bne	.L185
 561:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2494              		.loc 1 561 5 is_stmt 1 view .LVU709
 561:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2495              		.loc 1 561 14 is_stmt 0 view .LVU710
 2496 0092 0DF10F02 		add	r2, sp, #15
 2497 0096 0721     		movs	r1, #7
 2498 0098 2046     		mov	r0, r4
 2499              	.LVL248:
 561:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2500              		.loc 1 561 14 view .LVU711
 2501 009a FFF7FEFF 		bl	STSPIN32G4_readReg
 2502              	.LVL249:
 564:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2503              		.loc 1 564 3 is_stmt 1 view .LVU712
 564:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2504              		.loc 1 564 6 is_stmt 0 view .LVU713
 2505 009e 0028     		cmp	r0, #0
 2506 00a0 BED1     		bne	.L185
ARM GAS  /tmp/cctOdyb3.s 			page 135


 566:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2507              		.loc 1 566 5 is_stmt 1 view .LVU714
 566:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2508              		.loc 1 566 8 is_stmt 0 view .LVU715
 2509 00a2 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 2510 00a6 DBB3     		cbz	r3, .L183
 568:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2511              		.loc 1 568 7 is_stmt 1 view .LVU716
 568:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2512              		.loc 1 568 14 is_stmt 0 view .LVU717
 2513 00a8 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 2514 00ac 42F00102 		orr	r2, r2, #1
 2515              	.L184:
 2516 00b0 8DF80F20 		strb	r2, [sp, #15]
 575:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2517              		.loc 1 575 5 is_stmt 1 view .LVU718
 575:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2518              		.loc 1 575 14 is_stmt 0 view .LVU719
 2519 00b4 0721     		movs	r1, #7
 2520 00b6 2046     		mov	r0, r4
 2521              	.LVL250:
 575:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2522              		.loc 1 575 14 view .LVU720
 2523 00b8 FFF7FEFF 		bl	STSPIN32G4_writeReg
 2524              	.LVL251:
 578:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2525              		.loc 1 578 3 is_stmt 1 view .LVU721
 578:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2526              		.loc 1 578 6 is_stmt 0 view .LVU722
 2527 00bc 0546     		mov	r5, r0
 2528 00be 0028     		cmp	r0, #0
 2529 00c0 AED1     		bne	.L185
 580:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 2530              		.loc 1 580 5 is_stmt 1 view .LVU723
 2531 00c2 2046     		mov	r0, r4
 2532              	.LVL252:
 580:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 2533              		.loc 1 580 5 is_stmt 0 view .LVU724
 2534 00c4 FFF7FEFF 		bl	STSPIN32G4_lockReg
 2535              	.LVL253:
 581:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2536              		.loc 1 581 5 is_stmt 1 view .LVU725
 2537              	.L188:
 587:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2538              		.loc 1 587 1 is_stmt 0 view .LVU726
 2539 00c8 2846     		mov	r0, r5
 2540 00ca 05B0     		add	sp, sp, #20
 2541              	.LCFI61:
 2542              		.cfi_remember_state
 2543              		.cfi_def_cfa_offset 12
 2544              		@ sp needed
 2545 00cc 30BD     		pop	{r4, r5, pc}
 2546              	.LVL254:
 2547              	.L174:
 2548              	.LCFI62:
 2549              		.cfi_restore_state
 511:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_0;
ARM GAS  /tmp/cctOdyb3.s 			page 136


 2550              		.loc 1 511 9 is_stmt 1 view .LVU727
 511:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_0;
 2551              		.loc 1 511 16 is_stmt 0 view .LVU728
 2552 00ce 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 2553 00d2 23F02303 		bic	r3, r3, #35
 2554 00d6 8DF80F30 		strb	r3, [sp, #15]
 512:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2555              		.loc 1 512 9 is_stmt 1 view .LVU729
 513:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2556              		.loc 1 513 9 view .LVU730
 2557 00da BAE7     		b	.L176
 2558              	.L173:
 516:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_1;
 2559              		.loc 1 516 9 view .LVU731
 517:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2560              		.loc 1 517 9 view .LVU732
 516:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_1;
 2561              		.loc 1 516 16 is_stmt 0 view .LVU733
 2562 00dc 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 2563 00e0 23F02303 		bic	r3, r3, #35
 517:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2564              		.loc 1 517 16 view .LVU734
 2565 00e4 43F00103 		orr	r3, r3, #1
 2566 00e8 8DF80F30 		strb	r3, [sp, #15]
 518:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2567              		.loc 1 518 9 is_stmt 1 view .LVU735
 2568 00ec B1E7     		b	.L176
 2569              	.L172:
 521:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_2;
 2570              		.loc 1 521 9 view .LVU736
 522:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2571              		.loc 1 522 9 view .LVU737
 521:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_2;
 2572              		.loc 1 521 16 is_stmt 0 view .LVU738
 2573 00ee 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 2574 00f2 23F02303 		bic	r3, r3, #35
 522:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2575              		.loc 1 522 16 view .LVU739
 2576 00f6 43F00203 		orr	r3, r3, #2
 2577 00fa 8DF80F30 		strb	r3, [sp, #15]
 523:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2578              		.loc 1 523 9 is_stmt 1 view .LVU740
 2579 00fe A8E7     		b	.L176
 2580              	.L170:
 526:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_3;
 2581              		.loc 1 526 9 view .LVU741
 527:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2582              		.loc 1 527 9 view .LVU742
 526:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_3;
 2583              		.loc 1 526 16 is_stmt 0 view .LVU743
 2584 0100 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 2585 0104 23F02003 		bic	r3, r3, #32
 527:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2586              		.loc 1 527 16 view .LVU744
 2587 0108 43F00303 		orr	r3, r3, #3
 2588 010c 8DF80F30 		strb	r3, [sp, #15]
 528:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       default:
ARM GAS  /tmp/cctOdyb3.s 			page 137


 2589              		.loc 1 528 9 is_stmt 1 view .LVU745
 2590 0110 9FE7     		b	.L176
 2591              	.L187:
 504:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2592              		.loc 1 504 16 is_stmt 0 view .LVU746
 2593 0112 0120     		movs	r0, #1
 2594              	.LVL255:
 504:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2595              		.loc 1 504 16 view .LVU747
 2596 0114 A3E7     		b	.L169
 2597              	.LVL256:
 2598              	.L179:
 553:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2599              		.loc 1 553 7 is_stmt 1 view .LVU748
 553:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2600              		.loc 1 553 14 is_stmt 0 view .LVU749
 2601 0116 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 2602 011a 02F0FE02 		and	r2, r2, #254
 2603 011e B0E7     		b	.L180
 2604              	.L183:
 572:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2605              		.loc 1 572 7 is_stmt 1 view .LVU750
 572:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2606              		.loc 1 572 14 is_stmt 0 view .LVU751
 2607 0120 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 2608 0124 02F0FE02 		and	r2, r2, #254
 2609 0128 C2E7     		b	.L184
 2610              	.LVL257:
 2611              	.L186:
 492:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2612              		.loc 1 492 12 view .LVU752
 2613 012a 0125     		movs	r5, #1
 2614 012c CCE7     		b	.L188
 2615              		.cfi_endproc
 2616              	.LFE511:
 2618              		.section	.text.STSPIN32G4_setInterlocking,"ax",%progbits
 2619              		.align	1
 2620              		.global	STSPIN32G4_setInterlocking
 2621              		.syntax unified
 2622              		.thumb
 2623              		.thumb_func
 2624              		.fpu fpv4-sp-d16
 2626              	STSPIN32G4_setInterlocking:
 2627              	.LVL258:
 2628              	.LFB513:
 655:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2629              		.loc 1 655 1 is_stmt 1 view -0
 2630              		.cfi_startproc
 2631              		@ args = 0, pretend = 0, frame = 8
 2632              		@ frame_needed = 0, uses_anonymous_args = 0
 655:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2633              		.loc 1 655 1 is_stmt 0 view .LVU754
 2634 0000 30B5     		push	{r4, r5, lr}
 2635              	.LCFI63:
 2636              		.cfi_def_cfa_offset 12
 2637              		.cfi_offset 4, -12
 2638              		.cfi_offset 5, -8
ARM GAS  /tmp/cctOdyb3.s 			page 138


 2639              		.cfi_offset 14, -4
 2640 0002 83B0     		sub	sp, sp, #12
 2641              	.LCFI64:
 2642              		.cfi_def_cfa_offset 24
 656:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 2643              		.loc 1 656 3 is_stmt 1 view .LVU755
 657:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2644              		.loc 1 657 3 view .LVU756
 657:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2645              		.loc 1 657 11 is_stmt 0 view .LVU757
 2646 0004 0023     		movs	r3, #0
 2647 0006 8DF80730 		strb	r3, [sp, #7]
 659:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2648              		.loc 1 659 3 is_stmt 1 view .LVU758
 659:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2649              		.loc 1 659 6 is_stmt 0 view .LVU759
 2650 000a 50B3     		cbz	r0, .L197
 2651 000c 0C46     		mov	r4, r1
 2652 000e 0546     		mov	r5, r0
 664:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2653              		.loc 1 664 3 is_stmt 1 view .LVU760
 664:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2654              		.loc 1 664 12 is_stmt 0 view .LVU761
 2655 0010 0DF10702 		add	r2, sp, #7
 2656 0014 0221     		movs	r1, #2
 2657              	.LVL259:
 664:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2658              		.loc 1 664 12 view .LVU762
 2659 0016 FFF7FEFF 		bl	STSPIN32G4_readReg
 2660              	.LVL260:
 666:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2661              		.loc 1 666 3 is_stmt 1 view .LVU763
 666:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2662              		.loc 1 666 6 is_stmt 0 view .LVU764
 2663 001a 20B1     		cbz	r0, .L199
 2664              	.L196:
 2665              	.LVL261:
 692:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2666              		.loc 1 692 5 is_stmt 1 view .LVU765
 692:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2667              		.loc 1 692 12 is_stmt 0 view .LVU766
 2668 001c 2846     		mov	r0, r5
 2669 001e FFF7FEFF 		bl	STSPIN32G4_lockReg
 2670              	.LVL262:
 2671 0022 0446     		mov	r4, r0
 2672 0024 15E0     		b	.L192
 2673              	.LVL263:
 2674              	.L199:
 668:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2675              		.loc 1 668 5 is_stmt 1 view .LVU767
 668:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2676              		.loc 1 668 14 is_stmt 0 view .LVU768
 2677 0026 2846     		mov	r0, r5
 2678              	.LVL264:
 668:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2679              		.loc 1 668 14 view .LVU769
 2680 0028 FFF7FEFF 		bl	STSPIN32G4_unlockReg
ARM GAS  /tmp/cctOdyb3.s 			page 139


 2681              	.LVL265:
 671:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2682              		.loc 1 671 3 is_stmt 1 view .LVU770
 671:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2683              		.loc 1 671 6 is_stmt 0 view .LVU771
 2684 002c 0028     		cmp	r0, #0
 2685 002e F5D1     		bne	.L196
 673:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2686              		.loc 1 673 5 is_stmt 1 view .LVU772
 673:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2687              		.loc 1 673 8 is_stmt 0 view .LVU773
 2688 0030 94B1     		cbz	r4, .L194
 675:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2689              		.loc 1 675 7 is_stmt 1 view .LVU774
 675:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2690              		.loc 1 675 14 is_stmt 0 view .LVU775
 2691 0032 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 2692 0036 42F00102 		orr	r2, r2, #1
 2693              	.L195:
 2694 003a 8DF80720 		strb	r2, [sp, #7]
 682:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2695              		.loc 1 682 5 is_stmt 1 view .LVU776
 682:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2696              		.loc 1 682 14 is_stmt 0 view .LVU777
 2697 003e 0221     		movs	r1, #2
 2698 0040 2846     		mov	r0, r5
 2699              	.LVL266:
 682:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2700              		.loc 1 682 14 view .LVU778
 2701 0042 FFF7FEFF 		bl	STSPIN32G4_writeReg
 2702              	.LVL267:
 685:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2703              		.loc 1 685 3 is_stmt 1 view .LVU779
 685:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2704              		.loc 1 685 6 is_stmt 0 view .LVU780
 2705 0046 0446     		mov	r4, r0
 2706 0048 0028     		cmp	r0, #0
 2707 004a E7D1     		bne	.L196
 687:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 2708              		.loc 1 687 5 is_stmt 1 view .LVU781
 2709 004c 2846     		mov	r0, r5
 2710              	.LVL268:
 687:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 2711              		.loc 1 687 5 is_stmt 0 view .LVU782
 2712 004e FFF7FEFF 		bl	STSPIN32G4_lockReg
 2713              	.LVL269:
 688:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2714              		.loc 1 688 5 is_stmt 1 view .LVU783
 2715              	.L192:
 694:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2716              		.loc 1 694 1 is_stmt 0 view .LVU784
 2717 0052 2046     		mov	r0, r4
 2718 0054 03B0     		add	sp, sp, #12
 2719              	.LCFI65:
 2720              		.cfi_remember_state
 2721              		.cfi_def_cfa_offset 12
 2722              		@ sp needed
ARM GAS  /tmp/cctOdyb3.s 			page 140


 2723 0056 30BD     		pop	{r4, r5, pc}
 2724              	.LVL270:
 2725              	.L194:
 2726              	.LCFI66:
 2727              		.cfi_restore_state
 679:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2728              		.loc 1 679 7 is_stmt 1 view .LVU785
 679:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2729              		.loc 1 679 14 is_stmt 0 view .LVU786
 2730 0058 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 2731 005c 02F0FE02 		and	r2, r2, #254
 2732 0060 EBE7     		b	.L195
 2733              	.LVL271:
 2734              	.L197:
 661:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2735              		.loc 1 661 12 view .LVU787
 2736 0062 0124     		movs	r4, #1
 2737 0064 F5E7     		b	.L192
 2738              		.cfi_endproc
 2739              	.LFE513:
 2741              		.section	.text.STSPIN32G4_setMinimumDeadTime,"ax",%progbits
 2742              		.align	1
 2743              		.global	STSPIN32G4_setMinimumDeadTime
 2744              		.syntax unified
 2745              		.thumb
 2746              		.thumb_func
 2747              		.fpu fpv4-sp-d16
 2749              	STSPIN32G4_setMinimumDeadTime:
 2750              	.LVL272:
 2751              	.LFB515:
 718:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2752              		.loc 1 718 1 is_stmt 1 view -0
 2753              		.cfi_startproc
 2754              		@ args = 0, pretend = 0, frame = 8
 2755              		@ frame_needed = 0, uses_anonymous_args = 0
 718:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2756              		.loc 1 718 1 is_stmt 0 view .LVU789
 2757 0000 30B5     		push	{r4, r5, lr}
 2758              	.LCFI67:
 2759              		.cfi_def_cfa_offset 12
 2760              		.cfi_offset 4, -12
 2761              		.cfi_offset 5, -8
 2762              		.cfi_offset 14, -4
 2763 0002 83B0     		sub	sp, sp, #12
 2764              	.LCFI68:
 2765              		.cfi_def_cfa_offset 24
 719:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 2766              		.loc 1 719 3 is_stmt 1 view .LVU790
 720:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2767              		.loc 1 720 3 view .LVU791
 720:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2768              		.loc 1 720 11 is_stmt 0 view .LVU792
 2769 0004 0023     		movs	r3, #0
 2770 0006 8DF80730 		strb	r3, [sp, #7]
 722:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2771              		.loc 1 722 3 is_stmt 1 view .LVU793
 722:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/cctOdyb3.s 			page 141


 2772              		.loc 1 722 6 is_stmt 0 view .LVU794
 2773 000a 50B3     		cbz	r0, .L206
 2774 000c 0C46     		mov	r4, r1
 2775 000e 0546     		mov	r5, r0
 727:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2776              		.loc 1 727 3 is_stmt 1 view .LVU795
 727:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2777              		.loc 1 727 12 is_stmt 0 view .LVU796
 2778 0010 0DF10702 		add	r2, sp, #7
 2779 0014 0221     		movs	r1, #2
 2780              	.LVL273:
 727:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2781              		.loc 1 727 12 view .LVU797
 2782 0016 FFF7FEFF 		bl	STSPIN32G4_readReg
 2783              	.LVL274:
 729:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2784              		.loc 1 729 3 is_stmt 1 view .LVU798
 729:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2785              		.loc 1 729 6 is_stmt 0 view .LVU799
 2786 001a 20B1     		cbz	r0, .L208
 2787              	.L205:
 2788              	.LVL275:
 755:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2789              		.loc 1 755 5 is_stmt 1 view .LVU800
 755:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2790              		.loc 1 755 12 is_stmt 0 view .LVU801
 2791 001c 2846     		mov	r0, r5
 2792 001e FFF7FEFF 		bl	STSPIN32G4_lockReg
 2793              	.LVL276:
 2794 0022 0446     		mov	r4, r0
 2795 0024 15E0     		b	.L201
 2796              	.LVL277:
 2797              	.L208:
 731:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2798              		.loc 1 731 5 is_stmt 1 view .LVU802
 731:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2799              		.loc 1 731 14 is_stmt 0 view .LVU803
 2800 0026 2846     		mov	r0, r5
 2801              	.LVL278:
 731:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2802              		.loc 1 731 14 view .LVU804
 2803 0028 FFF7FEFF 		bl	STSPIN32G4_unlockReg
 2804              	.LVL279:
 734:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2805              		.loc 1 734 3 is_stmt 1 view .LVU805
 734:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2806              		.loc 1 734 6 is_stmt 0 view .LVU806
 2807 002c 0028     		cmp	r0, #0
 2808 002e F5D1     		bne	.L205
 736:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2809              		.loc 1 736 5 is_stmt 1 view .LVU807
 736:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2810              		.loc 1 736 8 is_stmt 0 view .LVU808
 2811 0030 94B1     		cbz	r4, .L203
 738:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2812              		.loc 1 738 7 is_stmt 1 view .LVU809
 738:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
ARM GAS  /tmp/cctOdyb3.s 			page 142


 2813              		.loc 1 738 14 is_stmt 0 view .LVU810
 2814 0032 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 2815 0036 42F00202 		orr	r2, r2, #2
 2816              	.L204:
 2817 003a 8DF80720 		strb	r2, [sp, #7]
 745:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2818              		.loc 1 745 5 is_stmt 1 view .LVU811
 745:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2819              		.loc 1 745 14 is_stmt 0 view .LVU812
 2820 003e 0221     		movs	r1, #2
 2821 0040 2846     		mov	r0, r5
 2822              	.LVL280:
 745:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2823              		.loc 1 745 14 view .LVU813
 2824 0042 FFF7FEFF 		bl	STSPIN32G4_writeReg
 2825              	.LVL281:
 748:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2826              		.loc 1 748 3 is_stmt 1 view .LVU814
 748:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2827              		.loc 1 748 6 is_stmt 0 view .LVU815
 2828 0046 0446     		mov	r4, r0
 2829 0048 0028     		cmp	r0, #0
 2830 004a E7D1     		bne	.L205
 750:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 2831              		.loc 1 750 5 is_stmt 1 view .LVU816
 2832 004c 2846     		mov	r0, r5
 2833              	.LVL282:
 750:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 2834              		.loc 1 750 5 is_stmt 0 view .LVU817
 2835 004e FFF7FEFF 		bl	STSPIN32G4_lockReg
 2836              	.LVL283:
 751:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2837              		.loc 1 751 5 is_stmt 1 view .LVU818
 2838              	.L201:
 757:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2839              		.loc 1 757 1 is_stmt 0 view .LVU819
 2840 0052 2046     		mov	r0, r4
 2841 0054 03B0     		add	sp, sp, #12
 2842              	.LCFI69:
 2843              		.cfi_remember_state
 2844              		.cfi_def_cfa_offset 12
 2845              		@ sp needed
 2846 0056 30BD     		pop	{r4, r5, pc}
 2847              	.LVL284:
 2848              	.L203:
 2849              	.LCFI70:
 2850              		.cfi_restore_state
 742:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2851              		.loc 1 742 7 is_stmt 1 view .LVU820
 742:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2852              		.loc 1 742 14 is_stmt 0 view .LVU821
 2853 0058 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 2854 005c 02F0FD02 		and	r2, r2, #253
 2855 0060 EBE7     		b	.L204
 2856              	.LVL285:
 2857              	.L206:
 724:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
ARM GAS  /tmp/cctOdyb3.s 			page 143


 2858              		.loc 1 724 12 view .LVU822
 2859 0062 0124     		movs	r4, #1
 2860 0064 F5E7     		b	.L201
 2861              		.cfi_endproc
 2862              	.LFE515:
 2864              		.section	.text.STSPIN32G4_setVDSP,"ax",%progbits
 2865              		.align	1
 2866              		.global	STSPIN32G4_setVDSP
 2867              		.syntax unified
 2868              		.thumb
 2869              		.thumb_func
 2870              		.fpu fpv4-sp-d16
 2872              	STSPIN32G4_setVDSP:
 2873              	.LVL286:
 2874              	.LFB517:
 781:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2875              		.loc 1 781 1 is_stmt 1 view -0
 2876              		.cfi_startproc
 2877              		@ args = 0, pretend = 0, frame = 16
 2878              		@ frame_needed = 0, uses_anonymous_args = 0
 781:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2879              		.loc 1 781 1 is_stmt 0 view .LVU824
 2880 0000 30B5     		push	{r4, r5, lr}
 2881              	.LCFI71:
 2882              		.cfi_def_cfa_offset 12
 2883              		.cfi_offset 4, -12
 2884              		.cfi_offset 5, -8
 2885              		.cfi_offset 14, -4
 2886 0002 85B0     		sub	sp, sp, #20
 2887              	.LCFI72:
 2888              		.cfi_def_cfa_offset 32
 2889 0004 ADF80410 		strh	r1, [sp, #4]	@ movhi
 782:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 2890              		.loc 1 782 3 is_stmt 1 view .LVU825
 783:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2891              		.loc 1 783 3 view .LVU826
 783:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2892              		.loc 1 783 11 is_stmt 0 view .LVU827
 2893 0008 0023     		movs	r3, #0
 2894 000a 8DF80F30 		strb	r3, [sp, #15]
 785:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2895              		.loc 1 785 3 is_stmt 1 view .LVU828
 785:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2896              		.loc 1 785 6 is_stmt 0 view .LVU829
 2897 000e 0028     		cmp	r0, #0
 2898 0010 59D0     		beq	.L224
 2899 0012 0446     		mov	r4, r0
 790:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2900              		.loc 1 790 3 is_stmt 1 view .LVU830
 790:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2901              		.loc 1 790 12 is_stmt 0 view .LVU831
 2902 0014 0DF10F02 		add	r2, sp, #15
 2903 0018 0221     		movs	r1, #2
 2904 001a FFF7FEFF 		bl	STSPIN32G4_readReg
 2905              	.LVL287:
 792:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2906              		.loc 1 792 3 is_stmt 1 view .LVU832
ARM GAS  /tmp/cctOdyb3.s 			page 144


 792:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2907              		.loc 1 792 6 is_stmt 0 view .LVU833
 2908 001e 20B1     		cbz	r0, .L227
 2909              	.L223:
 2910              	.LVL288:
 854:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2911              		.loc 1 854 5 is_stmt 1 view .LVU834
 854:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2912              		.loc 1 854 12 is_stmt 0 view .LVU835
 2913 0020 2046     		mov	r0, r4
 2914 0022 FFF7FEFF 		bl	STSPIN32G4_lockReg
 2915              	.LVL289:
 2916 0026 0546     		mov	r5, r0
 2917 0028 39E0     		b	.L210
 2918              	.LVL290:
 2919              	.L227:
 794:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2920              		.loc 1 794 5 is_stmt 1 view .LVU836
 794:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2921              		.loc 1 794 14 is_stmt 0 view .LVU837
 2922 002a 2046     		mov	r0, r4
 2923              	.LVL291:
 794:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2924              		.loc 1 794 14 view .LVU838
 2925 002c FFF7FEFF 		bl	STSPIN32G4_unlockReg
 2926              	.LVL292:
 797:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2927              		.loc 1 797 3 is_stmt 1 view .LVU839
 797:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2928              		.loc 1 797 6 is_stmt 0 view .LVU840
 2929 0030 0028     		cmp	r0, #0
 2930 0032 F5D1     		bne	.L223
 799:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     switch (vdsp.deglitchTime)
 2931              		.loc 1 799 5 is_stmt 1 view .LVU841
 799:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     switch (vdsp.deglitchTime)
 2932              		.loc 1 799 12 is_stmt 0 view .LVU842
 2933 0034 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 2934 0038 03F0F303 		and	r3, r3, #243
 2935 003c 8DF80F30 		strb	r3, [sp, #15]
 800:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2936              		.loc 1 800 5 is_stmt 1 view .LVU843
 2937 0040 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 2938 0044 032A     		cmp	r2, #3
 2939 0046 37D8     		bhi	.L225
 2940 0048 DFE802F0 		tbb	[pc, r2]
 2941              	.L214:
 2942 004c 06       		.byte	(.L217-.L214)/2
 2943 004d 02       		.byte	(.L216-.L214)/2
 2944 004e 2C       		.byte	(.L215-.L214)/2
 2945 004f 31       		.byte	(.L213-.L214)/2
 2946              		.p2align 1
 2947              	.L216:
 807:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2948              		.loc 1 807 9 view .LVU844
 807:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2949              		.loc 1 807 16 is_stmt 0 view .LVU845
 2950 0050 43F00403 		orr	r3, r3, #4
ARM GAS  /tmp/cctOdyb3.s 			page 145


 2951 0054 8DF80F30 		strb	r3, [sp, #15]
 808:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2952              		.loc 1 808 9 is_stmt 1 view .LVU846
 2953              	.L217:
 2954              	.LVL293:
 825:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2955              		.loc 1 825 5 view .LVU847
 825:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2956              		.loc 1 825 14 is_stmt 0 view .LVU848
 2957 0058 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 2958 005c 0221     		movs	r1, #2
 2959 005e 2046     		mov	r0, r4
 2960 0060 FFF7FEFF 		bl	STSPIN32G4_writeReg
 2961              	.LVL294:
 2962              	.L212:
 828:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2963              		.loc 1 828 3 is_stmt 1 view .LVU849
 828:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2964              		.loc 1 828 6 is_stmt 0 view .LVU850
 2965 0064 0028     		cmp	r0, #0
 2966 0066 DBD1     		bne	.L223
 830:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2967              		.loc 1 830 5 is_stmt 1 view .LVU851
 830:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2968              		.loc 1 830 14 is_stmt 0 view .LVU852
 2969 0068 0DF10F02 		add	r2, sp, #15
 2970 006c 0821     		movs	r1, #8
 2971 006e 2046     		mov	r0, r4
 2972              	.LVL295:
 830:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2973              		.loc 1 830 14 view .LVU853
 2974 0070 FFF7FEFF 		bl	STSPIN32G4_readReg
 2975              	.LVL296:
 833:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2976              		.loc 1 833 3 is_stmt 1 view .LVU854
 833:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2977              		.loc 1 833 6 is_stmt 0 view .LVU855
 2978 0074 0028     		cmp	r0, #0
 2979 0076 D3D1     		bne	.L223
 835:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2980              		.loc 1 835 5 is_stmt 1 view .LVU856
 835:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2981              		.loc 1 835 8 is_stmt 0 view .LVU857
 2982 0078 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 2983 007c F3B1     		cbz	r3, .L221
 837:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2984              		.loc 1 837 7 is_stmt 1 view .LVU858
 837:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2985              		.loc 1 837 14 is_stmt 0 view .LVU859
 2986 007e 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 2987 0082 42F00402 		orr	r2, r2, #4
 2988              	.L222:
 2989 0086 8DF80F20 		strb	r2, [sp, #15]
 844:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2990              		.loc 1 844 5 is_stmt 1 view .LVU860
 844:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2991              		.loc 1 844 14 is_stmt 0 view .LVU861
ARM GAS  /tmp/cctOdyb3.s 			page 146


 2992 008a 0821     		movs	r1, #8
 2993 008c 2046     		mov	r0, r4
 2994              	.LVL297:
 844:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2995              		.loc 1 844 14 view .LVU862
 2996 008e FFF7FEFF 		bl	STSPIN32G4_writeReg
 2997              	.LVL298:
 847:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2998              		.loc 1 847 3 is_stmt 1 view .LVU863
 847:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2999              		.loc 1 847 6 is_stmt 0 view .LVU864
 3000 0092 0546     		mov	r5, r0
 3001 0094 0028     		cmp	r0, #0
 3002 0096 C3D1     		bne	.L223
 849:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 3003              		.loc 1 849 5 is_stmt 1 view .LVU865
 3004 0098 2046     		mov	r0, r4
 3005              	.LVL299:
 849:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 3006              		.loc 1 849 5 is_stmt 0 view .LVU866
 3007 009a FFF7FEFF 		bl	STSPIN32G4_lockReg
 3008              	.LVL300:
 850:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3009              		.loc 1 850 5 is_stmt 1 view .LVU867
 3010              	.L210:
 856:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3011              		.loc 1 856 1 is_stmt 0 view .LVU868
 3012 009e 2846     		mov	r0, r5
 3013 00a0 05B0     		add	sp, sp, #20
 3014              	.LCFI73:
 3015              		.cfi_remember_state
 3016              		.cfi_def_cfa_offset 12
 3017              		@ sp needed
 3018 00a2 30BD     		pop	{r4, r5, pc}
 3019              	.LVL301:
 3020              	.L215:
 3021              	.LCFI74:
 3022              		.cfi_restore_state
 811:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 3023              		.loc 1 811 9 is_stmt 1 view .LVU869
 811:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 3024              		.loc 1 811 16 is_stmt 0 view .LVU870
 3025 00a4 43F00803 		orr	r3, r3, #8
 3026 00a8 8DF80F30 		strb	r3, [sp, #15]
 812:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3027              		.loc 1 812 9 is_stmt 1 view .LVU871
 3028 00ac D4E7     		b	.L217
 3029              	.L213:
 815:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 3030              		.loc 1 815 9 view .LVU872
 815:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 3031              		.loc 1 815 16 is_stmt 0 view .LVU873
 3032 00ae 43F00C03 		orr	r3, r3, #12
 3033 00b2 8DF80F30 		strb	r3, [sp, #15]
 816:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3034              		.loc 1 816 9 is_stmt 1 view .LVU874
 3035 00b6 CFE7     		b	.L217
ARM GAS  /tmp/cctOdyb3.s 			page 147


 3036              	.L225:
 800:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3037              		.loc 1 800 17 is_stmt 0 view .LVU875
 3038 00b8 0120     		movs	r0, #1
 3039              	.LVL302:
 800:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3040              		.loc 1 800 17 view .LVU876
 3041 00ba D3E7     		b	.L212
 3042              	.LVL303:
 3043              	.L221:
 841:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3044              		.loc 1 841 7 is_stmt 1 view .LVU877
 841:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3045              		.loc 1 841 14 is_stmt 0 view .LVU878
 3046 00bc 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 3047 00c0 02F0FB02 		and	r2, r2, #251
 3048 00c4 DFE7     		b	.L222
 3049              	.LVL304:
 3050              	.L224:
 787:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3051              		.loc 1 787 12 view .LVU879
 3052 00c6 0125     		movs	r5, #1
 3053 00c8 E9E7     		b	.L210
 3054              		.cfi_endproc
 3055              	.LFE517:
 3057              		.section	.text.STSPIN32G4_setTHSD,"ax",%progbits
 3058              		.align	1
 3059              		.global	STSPIN32G4_setTHSD
 3060              		.syntax unified
 3061              		.thumb
 3062              		.thumb_func
 3063              		.fpu fpv4-sp-d16
 3065              	STSPIN32G4_setTHSD:
 3066              	.LVL305:
 3067              	.LFB519:
 911:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 3068              		.loc 1 911 1 is_stmt 1 view -0
 3069              		.cfi_startproc
 3070              		@ args = 0, pretend = 0, frame = 16
 3071              		@ frame_needed = 0, uses_anonymous_args = 0
 911:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 3072              		.loc 1 911 1 is_stmt 0 view .LVU881
 3073 0000 30B5     		push	{r4, r5, lr}
 3074              	.LCFI75:
 3075              		.cfi_def_cfa_offset 12
 3076              		.cfi_offset 4, -12
 3077              		.cfi_offset 5, -8
 3078              		.cfi_offset 14, -4
 3079 0002 85B0     		sub	sp, sp, #20
 3080              	.LCFI76:
 3081              		.cfi_def_cfa_offset 32
 3082 0004 ADF80410 		strh	r1, [sp, #4]	@ movhi
 912:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 3083              		.loc 1 912 3 is_stmt 1 view .LVU882
 913:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3084              		.loc 1 913 3 view .LVU883
 913:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/cctOdyb3.s 			page 148


 3085              		.loc 1 913 11 is_stmt 0 view .LVU884
 3086 0008 0023     		movs	r3, #0
 3087 000a 8DF80F30 		strb	r3, [sp, #15]
 915:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3088              		.loc 1 915 3 is_stmt 1 view .LVU885
 915:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3089              		.loc 1 915 6 is_stmt 0 view .LVU886
 3090 000e 0028     		cmp	r0, #0
 3091 0010 47D0     		beq	.L238
 3092 0012 0446     		mov	r4, r0
 920:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3093              		.loc 1 920 3 is_stmt 1 view .LVU887
 920:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3094              		.loc 1 920 12 is_stmt 0 view .LVU888
 3095 0014 0DF10F02 		add	r2, sp, #15
 3096 0018 0821     		movs	r1, #8
 3097 001a FFF7FEFF 		bl	STSPIN32G4_readReg
 3098              	.LVL306:
 922:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3099              		.loc 1 922 3 is_stmt 1 view .LVU889
 922:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3100              		.loc 1 922 6 is_stmt 0 view .LVU890
 3101 001e 20B1     		cbz	r0, .L240
 3102              	.L237:
 3103              	.LVL307:
 967:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3104              		.loc 1 967 5 is_stmt 1 view .LVU891
 967:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3105              		.loc 1 967 12 is_stmt 0 view .LVU892
 3106 0020 2046     		mov	r0, r4
 3107 0022 FFF7FEFF 		bl	STSPIN32G4_lockReg
 3108              	.LVL308:
 3109 0026 0546     		mov	r5, r0
 3110 0028 2EE0     		b	.L229
 3111              	.LVL309:
 3112              	.L240:
 924:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3113              		.loc 1 924 5 is_stmt 1 view .LVU893
 924:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3114              		.loc 1 924 14 is_stmt 0 view .LVU894
 3115 002a 2046     		mov	r0, r4
 3116              	.LVL310:
 924:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3117              		.loc 1 924 14 view .LVU895
 3118 002c FFF7FEFF 		bl	STSPIN32G4_unlockReg
 3119              	.LVL311:
 927:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3120              		.loc 1 927 3 is_stmt 1 view .LVU896
 927:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3121              		.loc 1 927 6 is_stmt 0 view .LVU897
 3122 0030 0028     		cmp	r0, #0
 3123 0032 F5D1     		bne	.L237
 929:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3124              		.loc 1 929 5 is_stmt 1 view .LVU898
 929:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3125              		.loc 1 929 8 is_stmt 0 view .LVU899
 3126 0034 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
ARM GAS  /tmp/cctOdyb3.s 			page 149


 3127 0038 4BB3     		cbz	r3, .L231
 931:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3128              		.loc 1 931 7 is_stmt 1 view .LVU900
 931:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3129              		.loc 1 931 14 is_stmt 0 view .LVU901
 3130 003a 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 3131 003e 42F00202 		orr	r2, r2, #2
 3132              	.L232:
 3133 0042 8DF80F20 		strb	r2, [sp, #15]
 938:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3134              		.loc 1 938 5 is_stmt 1 view .LVU902
 938:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3135              		.loc 1 938 14 is_stmt 0 view .LVU903
 3136 0046 0821     		movs	r1, #8
 3137 0048 2046     		mov	r0, r4
 3138              	.LVL312:
 938:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3139              		.loc 1 938 14 view .LVU904
 3140 004a FFF7FEFF 		bl	STSPIN32G4_writeReg
 3141              	.LVL313:
 941:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3142              		.loc 1 941 3 is_stmt 1 view .LVU905
 941:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3143              		.loc 1 941 6 is_stmt 0 view .LVU906
 3144 004e 0028     		cmp	r0, #0
 3145 0050 E6D1     		bne	.L237
 943:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3146              		.loc 1 943 5 is_stmt 1 view .LVU907
 943:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3147              		.loc 1 943 14 is_stmt 0 view .LVU908
 3148 0052 0DF10F02 		add	r2, sp, #15
 3149 0056 0721     		movs	r1, #7
 3150 0058 2046     		mov	r0, r4
 3151              	.LVL314:
 943:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3152              		.loc 1 943 14 view .LVU909
 3153 005a FFF7FEFF 		bl	STSPIN32G4_readReg
 3154              	.LVL315:
 946:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3155              		.loc 1 946 3 is_stmt 1 view .LVU910
 946:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3156              		.loc 1 946 6 is_stmt 0 view .LVU911
 3157 005e 0028     		cmp	r0, #0
 3158 0060 DED1     		bne	.L237
 948:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3159              		.loc 1 948 5 is_stmt 1 view .LVU912
 948:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3160              		.loc 1 948 8 is_stmt 0 view .LVU913
 3161 0062 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 3162 0066 BBB1     		cbz	r3, .L235
 950:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3163              		.loc 1 950 7 is_stmt 1 view .LVU914
 950:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3164              		.loc 1 950 14 is_stmt 0 view .LVU915
 3165 0068 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 3166 006c 42F00202 		orr	r2, r2, #2
 3167              	.L236:
ARM GAS  /tmp/cctOdyb3.s 			page 150


 3168 0070 8DF80F20 		strb	r2, [sp, #15]
 957:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3169              		.loc 1 957 5 is_stmt 1 view .LVU916
 957:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3170              		.loc 1 957 14 is_stmt 0 view .LVU917
 3171 0074 0721     		movs	r1, #7
 3172 0076 2046     		mov	r0, r4
 3173              	.LVL316:
 957:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3174              		.loc 1 957 14 view .LVU918
 3175 0078 FFF7FEFF 		bl	STSPIN32G4_writeReg
 3176              	.LVL317:
 960:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3177              		.loc 1 960 3 is_stmt 1 view .LVU919
 960:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3178              		.loc 1 960 6 is_stmt 0 view .LVU920
 3179 007c 0546     		mov	r5, r0
 3180 007e 0028     		cmp	r0, #0
 3181 0080 CED1     		bne	.L237
 962:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 3182              		.loc 1 962 5 is_stmt 1 view .LVU921
 3183 0082 2046     		mov	r0, r4
 3184              	.LVL318:
 962:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 3185              		.loc 1 962 5 is_stmt 0 view .LVU922
 3186 0084 FFF7FEFF 		bl	STSPIN32G4_lockReg
 3187              	.LVL319:
 963:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3188              		.loc 1 963 5 is_stmt 1 view .LVU923
 3189              	.L229:
 969:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3190              		.loc 1 969 1 is_stmt 0 view .LVU924
 3191 0088 2846     		mov	r0, r5
 3192 008a 05B0     		add	sp, sp, #20
 3193              	.LCFI77:
 3194              		.cfi_remember_state
 3195              		.cfi_def_cfa_offset 12
 3196              		@ sp needed
 3197 008c 30BD     		pop	{r4, r5, pc}
 3198              	.LVL320:
 3199              	.L231:
 3200              	.LCFI78:
 3201              		.cfi_restore_state
 935:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3202              		.loc 1 935 7 is_stmt 1 view .LVU925
 935:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3203              		.loc 1 935 14 is_stmt 0 view .LVU926
 3204 008e 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 3205 0092 02F0FD02 		and	r2, r2, #253
 3206 0096 D4E7     		b	.L232
 3207              	.L235:
 954:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3208              		.loc 1 954 7 is_stmt 1 view .LVU927
 954:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3209              		.loc 1 954 14 is_stmt 0 view .LVU928
 3210 0098 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 3211 009c 02F0FD02 		and	r2, r2, #253
ARM GAS  /tmp/cctOdyb3.s 			page 151


 3212 00a0 E6E7     		b	.L236
 3213              	.LVL321:
 3214              	.L238:
 917:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3215              		.loc 1 917 12 view .LVU929
 3216 00a2 0125     		movs	r5, #1
 3217 00a4 F0E7     		b	.L229
 3218              		.cfi_endproc
 3219              	.LFE519:
 3221              		.section	.text.STSPIN32G4_reset,"ax",%progbits
 3222              		.align	1
 3223              		.global	STSPIN32G4_reset
 3224              		.syntax unified
 3225              		.thumb
 3226              		.thumb_func
 3227              		.fpu fpv4-sp-d16
 3229              	STSPIN32G4_reset:
 3230              	.LVL322:
 3231              	.LFB522:
1012:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 3232              		.loc 1 1012 1 is_stmt 1 view -0
 3233              		.cfi_startproc
 3234              		@ args = 0, pretend = 0, frame = 0
 3235              		@ frame_needed = 0, uses_anonymous_args = 0
1013:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0xff;
 3236              		.loc 1 1013 3 view .LVU931
1014:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3237              		.loc 1 1014 3 view .LVU932
1016:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3238              		.loc 1 1016 3 view .LVU933
1016:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3239              		.loc 1 1016 6 is_stmt 0 view .LVU934
 3240 0000 58B1     		cbz	r0, .L243
1012:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 3241              		.loc 1 1012 1 view .LVU935
 3242 0002 10B5     		push	{r4, lr}
 3243              	.LCFI79:
 3244              		.cfi_def_cfa_offset 8
 3245              		.cfi_offset 4, -8
 3246              		.cfi_offset 14, -4
 3247 0004 0446     		mov	r4, r0
1021:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3248              		.loc 1 1021 3 is_stmt 1 view .LVU936
1021:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3249              		.loc 1 1021 12 is_stmt 0 view .LVU937
 3250 0006 FFF7FEFF 		bl	STSPIN32G4_unlockReg
 3251              	.LVL323:
1023:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3252              		.loc 1 1023 3 is_stmt 1 view .LVU938
1023:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3253              		.loc 1 1023 6 is_stmt 0 view .LVU939
 3254 000a 00B1     		cbz	r0, .L248
 3255              	.L242:
 3256              	.LVL324:
1029:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3257              		.loc 1 1029 1 view .LVU940
 3258 000c 10BD     		pop	{r4, pc}
ARM GAS  /tmp/cctOdyb3.s 			page 152


 3259              	.LVL325:
 3260              	.L248:
1025:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3261              		.loc 1 1025 5 is_stmt 1 view .LVU941
1025:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3262              		.loc 1 1025 14 is_stmt 0 view .LVU942
 3263 000e FF22     		movs	r2, #255
 3264 0010 0C21     		movs	r1, #12
 3265 0012 2046     		mov	r0, r4
 3266              	.LVL326:
1025:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3267              		.loc 1 1025 14 view .LVU943
 3268 0014 FFF7FEFF 		bl	STSPIN32G4_writeReg
 3269              	.LVL327:
1025:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3270              		.loc 1 1025 14 view .LVU944
 3271 0018 F8E7     		b	.L242
 3272              	.LVL328:
 3273              	.L243:
 3274              	.LCFI80:
 3275              		.cfi_def_cfa_offset 0
 3276              		.cfi_restore 4
 3277              		.cfi_restore 14
1018:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3278              		.loc 1 1018 12 view .LVU945
 3279 001a 0120     		movs	r0, #1
 3280              	.LVL329:
1029:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3281              		.loc 1 1029 1 view .LVU946
 3282 001c 7047     		bx	lr
 3283              		.cfi_endproc
 3284              	.LFE522:
 3286              		.section	.text.STSPIN32G4_standby,"ax",%progbits
 3287              		.align	1
 3288              		.global	STSPIN32G4_standby
 3289              		.syntax unified
 3290              		.thumb
 3291              		.thumb_func
 3292              		.fpu fpv4-sp-d16
 3294              	STSPIN32G4_standby:
 3295              	.LVL330:
 3296              	.LFB523:
1032:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 3297              		.loc 1 1032 1 is_stmt 1 view -0
 3298              		.cfi_startproc
 3299              		@ args = 0, pretend = 0, frame = 24
 3300              		@ frame_needed = 0, uses_anonymous_args = 0
1032:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 3301              		.loc 1 1032 1 is_stmt 0 view .LVU948
 3302 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3303              	.LCFI81:
 3304              		.cfi_def_cfa_offset 20
 3305              		.cfi_offset 4, -20
 3306              		.cfi_offset 5, -16
 3307              		.cfi_offset 6, -12
 3308              		.cfi_offset 7, -8
 3309              		.cfi_offset 14, -4
ARM GAS  /tmp/cctOdyb3.s 			page 153


 3310 0002 87B0     		sub	sp, sp, #28
 3311              	.LCFI82:
 3312              		.cfi_def_cfa_offset 48
 3313 0004 0546     		mov	r5, r0
 3314 0006 0F46     		mov	r7, r1
1033:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 3315              		.loc 1 1033 3 is_stmt 1 view .LVU949
1034:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickFreq;
 3316              		.loc 1 1034 3 view .LVU950
1034:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickFreq;
 3317              		.loc 1 1034 11 is_stmt 0 view .LVU951
 3318 0008 0023     		movs	r3, #0
 3319 000a 8DF81730 		strb	r3, [sp, #23]
1035:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks;
 3320              		.loc 1 1035 3 is_stmt 1 view .LVU952
1036:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3321              		.loc 1 1036 3 view .LVU953
1040:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 3322              		.loc 1 1040 3 view .LVU954
1041:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3323              		.loc 1 1041 3 view .LVU955
 3324 000e 01A8     		add	r0, sp, #4
 3325              	.LVL331:
1041:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3326              		.loc 1 1041 3 is_stmt 0 view .LVU956
 3327 0010 FFF7FEFF 		bl	LL_RCC_GetSystemClocksFreq
 3328              	.LVL332:
1043:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3329              		.loc 1 1043 3 is_stmt 1 view .LVU957
1043:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3330              		.loc 1 1043 51 is_stmt 0 view .LVU958
 3331 0014 4FF0E022 		mov	r2, #-536813568
 3332 0018 5369     		ldr	r3, [r2, #20]
1043:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3333              		.loc 1 1043 58 view .LVU959
 3334 001a 0133     		adds	r3, r3, #1
1043:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3335              		.loc 1 1043 12 view .LVU960
 3336 001c 029C     		ldr	r4, [sp, #8]
 3337 001e B4FBF3F4 		udiv	r4, r4, r3
 3338              	.LVL333:
1045:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3339              		.loc 1 1045 3 is_stmt 1 view .LVU961
 3340              	.LBB150:
 3341              	.LBI150:
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 3342              		.loc 2 261 26 view .LVU962
 3343              	.LBB151:
 3344              		.loc 2 263 3 view .LVU963
 3345              		.loc 2 263 10 is_stmt 0 view .LVU964
 3346 0022 1369     		ldr	r3, [r2, #16]
 3347              	.LBE151:
 3348              	.LBE150:
1045:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3349              		.loc 1 1045 6 view .LVU965
 3350 0024 13F0040F 		tst	r3, #4
1047:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
ARM GAS  /tmp/cctOdyb3.s 			page 154


 3351              		.loc 1 1047 5 is_stmt 1 view .LVU966
1047:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3352              		.loc 1 1047 14 is_stmt 0 view .LVU967
 3353 0028 08BF     		it	eq
 3354 002a E408     		lsreq	r4, r4, #3
 3355              	.LVL334:
1057:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3356              		.loc 1 1057 3 is_stmt 1 view .LVU968
1057:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3357              		.loc 1 1057 6 is_stmt 0 view .LVU969
 3358 002c 002D     		cmp	r5, #0
 3359 002e 7ED0     		beq	.L266
1062:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3360              		.loc 1 1062 3 is_stmt 1 view .LVU970
1062:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3361              		.loc 1 1062 12 is_stmt 0 view .LVU971
 3362 0030 0DF11702 		add	r2, sp, #23
 3363 0034 0121     		movs	r1, #1
 3364 0036 2846     		mov	r0, r5
 3365 0038 FFF7FEFF 		bl	STSPIN32G4_readReg
 3366              	.LVL335:
1064:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3367              		.loc 1 1064 3 is_stmt 1 view .LVU972
1064:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3368              		.loc 1 1064 6 is_stmt 0 view .LVU973
 3369 003c 0646     		mov	r6, r0
 3370 003e 80B1     		cbz	r0, .L271
 3371              	.LVL336:
 3372              	.L259:
1135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3373              		.loc 1 1135 3 is_stmt 1 view .LVU974
1135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3374              		.loc 1 1135 26 is_stmt 0 view .LVU975
 3375 0040 3C48     		ldr	r0, .L276
 3376 0042 A0FB0430 		umull	r3, r0, r0, r4
 3377 0046 8009     		lsrs	r0, r0, #6
1135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3378              		.loc 1 1135 9 view .LVU976
 3379 0048 0130     		adds	r0, r0, #1
 3380              	.LVL337:
1139:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3381              		.loc 1 1139 3 is_stmt 1 view .LVU977
 3382              	.LBB152:
 3383              	.LBI152:
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 3384              		.loc 4 813 26 view .LVU978
 3385              	.LBB153:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3386              		.loc 4 815 3 view .LVU979
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3387              		.loc 4 815 12 is_stmt 0 view .LVU980
 3388 004a 3B4B     		ldr	r3, .L276+4
 3389 004c 1B69     		ldr	r3, [r3, #16]
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3390              		.loc 4 815 62 view .LVU981
 3391 004e 13F4804F 		tst	r3, #16384
 3392 0052 44D1     		bne	.L272
ARM GAS  /tmp/cctOdyb3.s 			page 155


 3393              	.LVL338:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3394              		.loc 4 815 62 view .LVU982
 3395              	.LBE153:
 3396              	.LBE152:
1146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3397              		.loc 1 1146 5 is_stmt 1 view .LVU983
 3398              	.LBB154:
 3399              	.LBI154:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 3400              		.loc 2 229 26 view .LVU984
 3401              	.LBB155:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 3402              		.loc 2 231 3 view .LVU985
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 3403              		.loc 2 231 20 is_stmt 0 view .LVU986
 3404 0054 4FF0E023 		mov	r3, #-536813568
 3405 0058 1B69     		ldr	r3, [r3, #16]
 3406              	.LBE155:
 3407              	.LBE154:
 3408              	.LBB156:
 3409              	.LBB157:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3410              		.loc 4 815 12 view .LVU987
 3411 005a 374A     		ldr	r2, .L276+4
 3412              	.LBE157:
 3413              	.LBE156:
 3414              	.LBB159:
 3415              	.LBB160:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 3416              		.loc 2 231 20 view .LVU988
 3417 005c 4FF0E021 		mov	r1, #-536813568
 3418 0060 4FE0     		b	.L262
 3419              	.LVL339:
 3420              	.L271:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 3421              		.loc 2 231 20 view .LVU989
 3422              	.LBE160:
 3423              	.LBE159:
1066:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3424              		.loc 1 1066 5 is_stmt 1 view .LVU990
1066:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3425              		.loc 1 1066 14 is_stmt 0 view .LVU991
 3426 0062 2846     		mov	r0, r5
 3427              	.LVL340:
1066:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3428              		.loc 1 1066 14 view .LVU992
 3429 0064 FFF7FEFF 		bl	STSPIN32G4_unlockReg
 3430              	.LVL341:
1069:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3431              		.loc 1 1069 3 is_stmt 1 view .LVU993
1069:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3432              		.loc 1 1069 6 is_stmt 0 view .LVU994
 3433 0068 0646     		mov	r6, r0
 3434 006a 0028     		cmp	r0, #0
 3435 006c E8D1     		bne	.L259
1071:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
ARM GAS  /tmp/cctOdyb3.s 			page 156


 3436              		.loc 1 1071 5 is_stmt 1 view .LVU995
1071:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3437              		.loc 1 1071 8 is_stmt 0 view .LVU996
 3438 006e 5FB3     		cbz	r7, .L253
1073:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3439              		.loc 1 1073 7 is_stmt 1 view .LVU997
1073:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3440              		.loc 1 1073 14 is_stmt 0 view .LVU998
 3441 0070 9DF81720 		ldrb	r2, [sp, #23]	@ zero_extendqisi2
 3442 0074 42F01002 		orr	r2, r2, #16
 3443              	.L254:
 3444 0078 8DF81720 		strb	r2, [sp, #23]
1080:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3445              		.loc 1 1080 5 is_stmt 1 view .LVU999
1080:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3446              		.loc 1 1080 14 is_stmt 0 view .LVU1000
 3447 007c 0121     		movs	r1, #1
 3448 007e 2846     		mov	r0, r5
 3449              	.LVL342:
1080:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3450              		.loc 1 1080 14 view .LVU1001
 3451 0080 FFF7FEFF 		bl	STSPIN32G4_writeReg
 3452              	.LVL343:
1083:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3453              		.loc 1 1083 3 is_stmt 1 view .LVU1002
1083:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3454              		.loc 1 1083 6 is_stmt 0 view .LVU1003
 3455 0084 0646     		mov	r6, r0
 3456 0086 0028     		cmp	r0, #0
 3457 0088 DAD1     		bne	.L259
1085:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3458              		.loc 1 1085 5 is_stmt 1 view .LVU1004
1085:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3459              		.loc 1 1085 14 is_stmt 0 view .LVU1005
 3460 008a 2C4A     		ldr	r2, .L276+8
 3461 008c 0721     		movs	r1, #7
 3462 008e 2846     		mov	r0, r5
 3463              	.LVL344:
1085:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3464              		.loc 1 1085 14 view .LVU1006
 3465 0090 FFF7FEFF 		bl	STSPIN32G4_readReg
 3466              	.LVL345:
1088:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3467              		.loc 1 1088 3 is_stmt 1 view .LVU1007
1088:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3468              		.loc 1 1088 6 is_stmt 0 view .LVU1008
 3469 0094 0646     		mov	r6, r0
 3470 0096 0028     		cmp	r0, #0
 3471 0098 D2D1     		bne	.L259
1090:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_READY, i2cReg);
 3472              		.loc 1 1090 5 is_stmt 1 view .LVU1009
1090:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_READY, i2cReg);
 3473              		.loc 1 1090 12 is_stmt 0 view .LVU1010
 3474 009a 0822     		movs	r2, #8
 3475 009c 8DF81720 		strb	r2, [sp, #23]
1091:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3476              		.loc 1 1091 5 is_stmt 1 view .LVU1011
ARM GAS  /tmp/cctOdyb3.s 			page 157


1091:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3477              		.loc 1 1091 14 is_stmt 0 view .LVU1012
 3478 00a0 0721     		movs	r1, #7
 3479 00a2 2846     		mov	r0, r5
 3480              	.LVL346:
1091:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3481              		.loc 1 1091 14 view .LVU1013
 3482 00a4 FFF7FEFF 		bl	STSPIN32G4_writeReg
 3483              	.LVL347:
1094:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3484              		.loc 1 1094 3 is_stmt 1 view .LVU1014
1094:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3485              		.loc 1 1094 6 is_stmt 0 view .LVU1015
 3486 00a8 0646     		mov	r6, r0
 3487 00aa 0028     		cmp	r0, #0
 3488 00ac C8D1     		bne	.L259
1098:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3489              		.loc 1 1098 5 is_stmt 1 view .LVU1016
 3490              	.LVL348:
 3491              	.LBB162:
 3492              	.LBI162:
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 3493              		.loc 4 923 22 view .LVU1017
 3494              	.LBB163:
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, PinMask);
 3495              		.loc 4 925 3 view .LVU1018
 3496 00ae 224B     		ldr	r3, .L276+4
 3497 00b0 8022     		movs	r2, #128
 3498 00b2 9A62     		str	r2, [r3, #40]
 3499              	.LVL349:
ARM GAS  /tmp/cctOdyb3.s 			page 158


 3500              		.loc 4 925 3 is_stmt 0 view .LVU1019
 3501              	.LBE163:
 3502              	.LBE162:
1109:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3503              		.loc 1 1109 3 is_stmt 1 view .LVU1020
1111:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3504              		.loc 1 1111 5 view .LVU1021
1111:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3505              		.loc 1 1111 8 is_stmt 0 view .LVU1022
 3506 00b4 6FB9     		cbnz	r7, .L273
 3507              	.L258:
 3508              	.LVL350:
1131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_STBY, i2cReg);
 3509              		.loc 1 1131 5 is_stmt 1 view .LVU1023
1131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_STBY, i2cReg);
 3510              		.loc 1 1131 12 is_stmt 0 view .LVU1024
 3511 00b6 0122     		movs	r2, #1
 3512 00b8 8DF81720 		strb	r2, [sp, #23]
1132:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3513              		.loc 1 1132 5 is_stmt 1 view .LVU1025
1132:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3514              		.loc 1 1132 14 is_stmt 0 view .LVU1026
 3515 00bc 0A21     		movs	r1, #10
 3516 00be 2846     		mov	r0, r5
 3517 00c0 FFF7FEFF 		bl	STSPIN32G4_writeReg
 3518              	.LVL351:
 3519 00c4 0646     		mov	r6, r0
 3520              	.LVL352:
1132:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3521              		.loc 1 1132 14 view .LVU1027
 3522 00c6 BBE7     		b	.L259
 3523              	.LVL353:
 3524              	.L253:
1077:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3525              		.loc 1 1077 7 is_stmt 1 view .LVU1028
1077:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3526              		.loc 1 1077 14 is_stmt 0 view .LVU1029
 3527 00c8 9DF81720 		ldrb	r2, [sp, #23]	@ zero_extendqisi2
 3528 00cc 02F0EF02 		and	r2, r2, #239
 3529 00d0 D2E7     		b	.L254
 3530              	.L273:
1116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3531              		.loc 1 1116 7 is_stmt 1 view .LVU1030
1116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3532              		.loc 1 1116 43 is_stmt 0 view .LVU1031
 3533 00d2 FFF7FEFF 		bl	LL_RCC_DeInit
 3534              	.LVL354:
1129:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3535              		.loc 1 1129 3 is_stmt 1 view .LVU1032
1129:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3536              		.loc 1 1129 6 is_stmt 0 view .LVU1033
 3537 00d6 0646     		mov	r6, r0
 3538 00d8 0028     		cmp	r0, #0
 3539 00da B1D1     		bne	.L259
 3540 00dc EBE7     		b	.L258
 3541              	.LVL355:
 3542              	.L272:
ARM GAS  /tmp/cctOdyb3.s 			page 159


1141:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status =  STSPIN32G4_ERROR;
 3543              		.loc 1 1141 5 is_stmt 1 view .LVU1034
 3544              	.LBB164:
 3545              	.LBI164:
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 3546              		.loc 4 894 22 view .LVU1035
 3547              	.LBB165:
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3548              		.loc 4 896 3 view .LVU1036
 3549 00de 164B     		ldr	r3, .L276+4
 3550 00e0 8022     		movs	r2, #128
 3551 00e2 9A61     		str	r2, [r3, #24]
 3552              	.LVL356:
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3553              		.loc 4 896 3 is_stmt 0 view .LVU1037
 3554              	.LBE165:
 3555              	.LBE164:
1142:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3556              		.loc 1 1142 5 is_stmt 1 view .LVU1038
1142:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3557              		.loc 1 1142 12 is_stmt 0 view .LVU1039
 3558 00e4 0126     		movs	r6, #1
 3559              	.LVL357:
 3560              	.L261:
1188:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (!LL_GPIO_IsInputPinSet(GD_READY_GPIO_Port, GD_READY_Pin) ||
 3561              		.loc 1 1188 3 is_stmt 1 view .LVU1040
 3562 00e6 FFF7FEFF 		bl	LL_mDelay
 3563              	.LVL358:
1189:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****        !LL_GPIO_IsInputPinSet(GD_NFAULT_GPIO_Port, GD_NFAULT_Pin))
 3564              		.loc 1 1189 3 view .LVU1041
 3565              	.LBB166:
 3566              	.LBI166:
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 3567              		.loc 4 813 26 view .LVU1042
 3568              	.LBB167:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3569              		.loc 4 815 3 view .LVU1043
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3570              		.loc 4 815 12 is_stmt 0 view .LVU1044
 3571 00ea 134B     		ldr	r3, .L276+4
 3572 00ec 1B69     		ldr	r3, [r3, #16]
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3573              		.loc 4 815 62 view .LVU1045
 3574 00ee 13F4804F 		tst	r3, #16384
 3575 00f2 12D1     		bne	.L274
 3576              	.LBE167:
 3577              	.LBE166:
1192:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3578              		.loc 1 1192 12 view .LVU1046
 3579 00f4 0126     		movs	r6, #1
 3580              	.LVL359:
 3581              	.L265:
1211:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3582              		.loc 1 1211 5 is_stmt 1 view .LVU1047
 3583 00f6 FFF7FEFF 		bl	SystemClock_Config
 3584              	.LVL360:
 3585              	.L251:
ARM GAS  /tmp/cctOdyb3.s 			page 160


1217:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3586              		.loc 1 1217 1 is_stmt 0 view .LVU1048
 3587 00fa 3046     		mov	r0, r6
 3588 00fc 07B0     		add	sp, sp, #28
 3589              	.LCFI83:
 3590              		.cfi_remember_state
 3591              		.cfi_def_cfa_offset 20
 3592              		@ sp needed
 3593 00fe F0BD     		pop	{r4, r5, r6, r7, pc}
 3594              	.LVL361:
 3595              	.L264:
 3596              	.LCFI84:
 3597              		.cfi_restore_state
1155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         {
 3598              		.loc 1 1155 9 is_stmt 1 view .LVU1049
1155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         {
 3599              		.loc 1 1155 12 is_stmt 0 view .LVU1050
 3600 0100 48B1     		cbz	r0, .L267
 3601              	.L262:
1148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3602              		.loc 1 1148 11 is_stmt 1 view .LVU1051
 3603              	.LVL362:
 3604              	.LBB168:
 3605              	.LBI156:
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 3606              		.loc 4 813 26 view .LVU1052
 3607              	.LBB158:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3608              		.loc 4 815 3 view .LVU1053
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3609              		.loc 4 815 12 is_stmt 0 view .LVU1054
 3610 0102 1369     		ldr	r3, [r2, #16]
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3611              		.loc 4 815 62 view .LVU1055
 3612 0104 13F4804F 		tst	r3, #16384
 3613 0108 EDD1     		bne	.L261
 3614              	.LVL363:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3615              		.loc 4 815 62 view .LVU1056
 3616              	.LBE158:
 3617              	.LBE168:
1150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         {
 3618              		.loc 1 1150 9 is_stmt 1 view .LVU1057
 3619              	.LBB169:
 3620              	.LBI159:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 3621              		.loc 2 229 26 view .LVU1058
 3622              	.LBB161:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 3623              		.loc 2 231 3 view .LVU1059
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 3624              		.loc 2 231 20 is_stmt 0 view .LVU1060
 3625 010a 0B69     		ldr	r3, [r1, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 3626              		.loc 2 231 96 view .LVU1061
 3627 010c 13F4803F 		tst	r3, #65536
 3628 0110 F6D0     		beq	.L264
ARM GAS  /tmp/cctOdyb3.s 			page 161


 3629              	.LBE161:
 3630              	.LBE169:
1152:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         }
 3631              		.loc 1 1152 11 is_stmt 1 view .LVU1062
1152:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         }
 3632              		.loc 1 1152 16 is_stmt 0 view .LVU1063
 3633 0112 0138     		subs	r0, r0, #1
 3634              	.LVL364:
1152:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         }
 3635              		.loc 1 1152 16 view .LVU1064
 3636 0114 F4E7     		b	.L264
 3637              	.L267:
1157:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 3638              		.loc 1 1157 18 view .LVU1065
 3639 0116 0326     		movs	r6, #3
 3640              	.LVL365:
1157:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 3641              		.loc 1 1157 18 view .LVU1066
 3642 0118 E5E7     		b	.L261
 3643              	.LVL366:
 3644              	.L274:
 3645              	.LBB170:
 3646              	.LBI170:
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 3647              		.loc 4 813 26 is_stmt 1 view .LVU1067
 3648              	.LBB171:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3649              		.loc 4 815 3 view .LVU1068
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3650              		.loc 4 815 12 is_stmt 0 view .LVU1069
 3651 011a 074B     		ldr	r3, .L276+4
 3652 011c 1B69     		ldr	r3, [r3, #16]
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 3653              		.loc 4 815 62 view .LVU1070
 3654 011e 13F4004F 		tst	r3, #32768
 3655 0122 01D1     		bne	.L275
 3656              	.LBE171:
 3657              	.LBE170:
1192:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3658              		.loc 1 1192 12 view .LVU1071
 3659 0124 0126     		movs	r6, #1
 3660              	.LVL367:
1192:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3661              		.loc 1 1192 12 view .LVU1072
 3662 0126 E6E7     		b	.L265
 3663              	.LVL368:
 3664              	.L275:
1209:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3665              		.loc 1 1209 3 is_stmt 1 view .LVU1073
1209:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3666              		.loc 1 1209 6 is_stmt 0 view .LVU1074
 3667 0128 002E     		cmp	r6, #0
 3668 012a E6D0     		beq	.L251
 3669 012c E3E7     		b	.L265
 3670              	.LVL369:
 3671              	.L266:
1059:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
ARM GAS  /tmp/cctOdyb3.s 			page 162


 3672              		.loc 1 1059 12 view .LVU1075
 3673 012e 0126     		movs	r6, #1
 3674 0130 E3E7     		b	.L251
 3675              	.L277:
 3676 0132 00BF     		.align	2
 3677              	.L276:
 3678 0134 D34D6210 		.word	274877907
 3679 0138 00100048 		.word	1207963648
 3680 013c 00000000 		.word	.LANCHOR0
 3681              		.cfi_endproc
 3682              	.LFE523:
 3684              		.section	.bss.STSPIN32G4_bkupREADY,"aw",%nobits
 3685              		.set	.LANCHOR0,. + 0
 3688              	STSPIN32G4_bkupREADY:
 3689 0000 00       		.space	1
 3690              		.text
 3691              	.Letext0:
 3692              		.file 5 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_type
 3693              		.file 6 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 3694              		.file 7 "Drivers/CMSIS/Include/core_cm4.h"
 3695              		.file 8 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 3696              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h"
 3697              		.file 10 "MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Inc/stspin32g4.h"
 3698              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h"
ARM GAS  /tmp/cctOdyb3.s 			page 163


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stspin32g4.c
     /tmp/cctOdyb3.s:18     .text.STSPIN32G4_init:0000000000000000 $t
     /tmp/cctOdyb3.s:26     .text.STSPIN32G4_init:0000000000000000 STSPIN32G4_init
     /tmp/cctOdyb3.s:60     .text.STSPIN32G4_init:0000000000000010 $d
     /tmp/cctOdyb3.s:65     .text.STSPIN32G4_deInit:0000000000000000 $t
     /tmp/cctOdyb3.s:72     .text.STSPIN32G4_deInit:0000000000000000 STSPIN32G4_deInit
     /tmp/cctOdyb3.s:97     .text.STSPIN32G4_readReg:0000000000000000 $t
     /tmp/cctOdyb3.s:104    .text.STSPIN32G4_readReg:0000000000000000 STSPIN32G4_readReg
     /tmp/cctOdyb3.s:270    .text.STSPIN32G4_readReg:0000000000000094 $d
     /tmp/cctOdyb3.s:280    .text.STSPIN32G4_readReg:00000000000000bc $t
     /tmp/cctOdyb3.s:554    .text.STSPIN32G4_readReg:000000000000015c $d
     /tmp/cctOdyb3.s:561    .text.STSPIN32G4_writeReg:0000000000000000 $t
     /tmp/cctOdyb3.s:568    .text.STSPIN32G4_writeReg:0000000000000000 STSPIN32G4_writeReg
     /tmp/cctOdyb3.s:738    .text.STSPIN32G4_writeReg:0000000000000090 $d
     /tmp/cctOdyb3.s:748    .text.STSPIN32G4_writeReg:00000000000000b8 $t
     /tmp/cctOdyb3.s:998    .text.STSPIN32G4_writeReg:0000000000000158 $d
     /tmp/cctOdyb3.s:1006   .text.STSPIN32G4_writeVerifyReg:0000000000000000 $t
     /tmp/cctOdyb3.s:1013   .text.STSPIN32G4_writeVerifyReg:0000000000000000 STSPIN32G4_writeVerifyReg
     /tmp/cctOdyb3.s:1088   .text.STSPIN32G4_get3V3:0000000000000000 $t
     /tmp/cctOdyb3.s:1095   .text.STSPIN32G4_get3V3:0000000000000000 STSPIN32G4_get3V3
     /tmp/cctOdyb3.s:1168   .text.STSPIN32G4_getVCC:0000000000000000 $t
     /tmp/cctOdyb3.s:1175   .text.STSPIN32G4_getVCC:0000000000000000 STSPIN32G4_getVCC
     /tmp/cctOdyb3.s:1272   .text.STSPIN32G4_getVCC:000000000000006c $d
     /tmp/cctOdyb3.s:1276   .text.STSPIN32G4_getVCC:0000000000000070 $t
     /tmp/cctOdyb3.s:1334   .text.STSPIN32G4_getInterlocking:0000000000000000 $t
     /tmp/cctOdyb3.s:1341   .text.STSPIN32G4_getInterlocking:0000000000000000 STSPIN32G4_getInterlocking
     /tmp/cctOdyb3.s:1413   .text.STSPIN32G4_getMinimumDeadTime:0000000000000000 $t
     /tmp/cctOdyb3.s:1420   .text.STSPIN32G4_getMinimumDeadTime:0000000000000000 STSPIN32G4_getMinimumDeadTime
     /tmp/cctOdyb3.s:1492   .text.STSPIN32G4_getVDSP:0000000000000000 $t
     /tmp/cctOdyb3.s:1499   .text.STSPIN32G4_getVDSP:0000000000000000 STSPIN32G4_getVDSP
     /tmp/cctOdyb3.s:1547   .text.STSPIN32G4_getVDSP:000000000000002e $d
     /tmp/cctOdyb3.s:1641   .text.STSPIN32G4_getTHSD:0000000000000000 $t
     /tmp/cctOdyb3.s:1648   .text.STSPIN32G4_getTHSD:0000000000000000 STSPIN32G4_getTHSD
     /tmp/cctOdyb3.s:1742   .text.STSPIN32G4_clearFaults:0000000000000000 $t
     /tmp/cctOdyb3.s:1749   .text.STSPIN32G4_clearFaults:0000000000000000 STSPIN32G4_clearFaults
     /tmp/cctOdyb3.s:1789   .text.STSPIN32G4_wakeup:0000000000000000 $t
     /tmp/cctOdyb3.s:1796   .text.STSPIN32G4_wakeup:0000000000000000 STSPIN32G4_wakeup
     /tmp/cctOdyb3.s:1981   .text.STSPIN32G4_wakeup:000000000000007c $d
     /tmp/cctOdyb3.s:1987   .text.STSPIN32G4_getStatus:0000000000000000 $t
     /tmp/cctOdyb3.s:1994   .text.STSPIN32G4_getStatus:0000000000000000 STSPIN32G4_getStatus
     /tmp/cctOdyb3.s:2050   .text.STSPIN32G4_lockReg:0000000000000000 $t
     /tmp/cctOdyb3.s:2057   .text.STSPIN32G4_lockReg:0000000000000000 STSPIN32G4_lockReg
     /tmp/cctOdyb3.s:2143   .text.STSPIN32G4_unlockReg:0000000000000000 $t
     /tmp/cctOdyb3.s:2150   .text.STSPIN32G4_unlockReg:0000000000000000 STSPIN32G4_unlockReg
     /tmp/cctOdyb3.s:2235   .text.STSPIN32G4_set3V3:0000000000000000 $t
     /tmp/cctOdyb3.s:2242   .text.STSPIN32G4_set3V3:0000000000000000 STSPIN32G4_set3V3
     /tmp/cctOdyb3.s:2358   .text.STSPIN32G4_setVCC:0000000000000000 $t
     /tmp/cctOdyb3.s:2365   .text.STSPIN32G4_setVCC:0000000000000000 STSPIN32G4_setVCC
     /tmp/cctOdyb3.s:2430   .text.STSPIN32G4_setVCC:0000000000000040 $d
     /tmp/cctOdyb3.s:2619   .text.STSPIN32G4_setInterlocking:0000000000000000 $t
     /tmp/cctOdyb3.s:2626   .text.STSPIN32G4_setInterlocking:0000000000000000 STSPIN32G4_setInterlocking
     /tmp/cctOdyb3.s:2742   .text.STSPIN32G4_setMinimumDeadTime:0000000000000000 $t
     /tmp/cctOdyb3.s:2749   .text.STSPIN32G4_setMinimumDeadTime:0000000000000000 STSPIN32G4_setMinimumDeadTime
     /tmp/cctOdyb3.s:2865   .text.STSPIN32G4_setVDSP:0000000000000000 $t
     /tmp/cctOdyb3.s:2872   .text.STSPIN32G4_setVDSP:0000000000000000 STSPIN32G4_setVDSP
     /tmp/cctOdyb3.s:2942   .text.STSPIN32G4_setVDSP:000000000000004c $d
ARM GAS  /tmp/cctOdyb3.s 			page 164


     /tmp/cctOdyb3.s:2946   .text.STSPIN32G4_setVDSP:0000000000000050 $t
     /tmp/cctOdyb3.s:3058   .text.STSPIN32G4_setTHSD:0000000000000000 $t
     /tmp/cctOdyb3.s:3065   .text.STSPIN32G4_setTHSD:0000000000000000 STSPIN32G4_setTHSD
     /tmp/cctOdyb3.s:3222   .text.STSPIN32G4_reset:0000000000000000 $t
     /tmp/cctOdyb3.s:3229   .text.STSPIN32G4_reset:0000000000000000 STSPIN32G4_reset
     /tmp/cctOdyb3.s:3287   .text.STSPIN32G4_standby:0000000000000000 $t
     /tmp/cctOdyb3.s:3294   .text.STSPIN32G4_standby:0000000000000000 STSPIN32G4_standby
     /tmp/cctOdyb3.s:3678   .text.STSPIN32G4_standby:0000000000000134 $d
     /tmp/cctOdyb3.s:3688   .bss.STSPIN32G4_bkupREADY:0000000000000000 STSPIN32G4_bkupREADY
     /tmp/cctOdyb3.s:3689   .bss.STSPIN32G4_bkupREADY:0000000000000000 $d
     /tmp/cctOdyb3.s:1560   .text.STSPIN32G4_getVDSP:000000000000003b $d
     /tmp/cctOdyb3.s:1560   .text.STSPIN32G4_getVDSP:000000000000003c $t
     /tmp/cctOdyb3.s:2435   .text.STSPIN32G4_setVCC:0000000000000045 $d
     /tmp/cctOdyb3.s:2435   .text.STSPIN32G4_setVCC:0000000000000046 $t

UNDEFINED SYMBOLS
LL_RCC_GetSystemClocksFreq
LL_RCC_DeInit
LL_mDelay
SystemClock_Config
