INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'READ_ONLY_MEM' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'READ_ONLY_MEM'...
WARNING:sim - A core named 'READ_ONLY_MEM' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'READ_ONLY_MEM'...
Delivering associated files for 'READ_ONLY_MEM'...
Delivering EJava files for 'READ_ONLY_MEM'...
Generating implementation netlist for 'READ_ONLY_MEM'...
INFO:sim - Pre-processing HDL files for 'READ_ONLY_MEM'...
Running synthesis for 'READ_ONLY_MEM'
Running ngcbuild...
Writing VEO instantiation template for 'READ_ONLY_MEM'...
Writing Verilog behavioral simulation model for 'READ_ONLY_MEM'...
WARNING:sim - Overwriting existing file
   /home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE
   Project/KGP_miniRISC/ipcore_dir/tmp/_cg/READ_ONLY_MEM/doc/blk_mem_gen_v7_3_vi
   nfo.html with file from view xilinx_documentation
Delivered 1 file into directory /home/rounak/Documents/SEM_5/COA/verilog/Verilog
Demo/ISE Project/KGP_miniRISC/ipcore_dir/tmp/_cg/READ_ONLY_MEM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'READ_ONLY_MEM'...
Generating metadata file...
Regenerating ISE project file for 'READ_ONLY_MEM'...
Generating ISE project...
XCO file found: READ_ONLY_MEM.xco
XMDF file found: READ_ONLY_MEM_xmdf.tcl
Adding /home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE
Project/KGP_miniRISC/ipcore_dir/tmp/_cg/READ_ONLY_MEM.asy -view all -origin_type
imported
Adding /home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE
Project/KGP_miniRISC/ipcore_dir/tmp/_cg/READ_ONLY_MEM.ngc -view all -origin_type
created
Checking file "/home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE
Project/KGP_miniRISC/ipcore_dir/tmp/_cg/READ_ONLY_MEM.ngc" for project device
match ...
File "/home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE
Project/KGP_miniRISC/ipcore_dir/tmp/_cg/READ_ONLY_MEM.ngc" device information
matches project device.
Adding /home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE
Project/KGP_miniRISC/ipcore_dir/tmp/_cg/READ_ONLY_MEM.sym -view all -origin_type
imported
Adding /home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE
Project/KGP_miniRISC/ipcore_dir/tmp/_cg/READ_ONLY_MEM.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE
   Project/KGP_miniRISC/ipcore_dir/tmp/_cg/READ_ONLY_MEM.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE
Project/KGP_miniRISC/ipcore_dir/tmp/_cg/READ_ONLY_MEM.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/READ_ONLY_MEM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'READ_ONLY_MEM'.
