{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1347422994958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1347422994960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 12 00:09:54 2012 " "Processing started: Wed Sep 12 00:09:54 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1347422994960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1347422994960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finite_state_machine -c fsm --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off finite_state_machine -c fsm --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1347422994960 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1347422996752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_tb " "Found entity 1: fsm_tb" {  } { { "fsm_tb.v" "" { Text "/home/pwner/emb_sys/lab_7_p1/finite_state/fsm_tb.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347422997298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347422997298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "/home/pwner/emb_sys/lab_7_p1/finite_state/fsm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347422997300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347422997300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_fflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_fflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_fflop " "Found entity 1: d_fflop" {  } { { "d_fflop.v" "" { Text "/home/pwner/emb_sys/lab_7_p1/finite_state/d_fflop.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347422997302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347422997302 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_s fsm.v(11) " "Verilog HDL Implicit Net warning at fsm.v(11): created implicit net for \"a_s\"" {  } { { "fsm.v" "" { Text "/home/pwner/emb_sys/lab_7_p1/finite_state/fsm.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347422997329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_s fsm.v(12) " "Verilog HDL Implicit Net warning at fsm.v(12): created implicit net for \"b_s\"" {  } { { "fsm.v" "" { Text "/home/pwner/emb_sys/lab_7_p1/finite_state/fsm.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347422997330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_s fsm.v(13) " "Verilog HDL Implicit Net warning at fsm.v(13): created implicit net for \"c_s\"" {  } { { "fsm.v" "" { Text "/home/pwner/emb_sys/lab_7_p1/finite_state/fsm.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347422997330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_s fsm.v(14) " "Verilog HDL Implicit Net warning at fsm.v(14): created implicit net for \"d_s\"" {  } { { "fsm.v" "" { Text "/home/pwner/emb_sys/lab_7_p1/finite_state/fsm.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347422997330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e_s fsm.v(15) " "Verilog HDL Implicit Net warning at fsm.v(15): created implicit net for \"e_s\"" {  } { { "fsm.v" "" { Text "/home/pwner/emb_sys/lab_7_p1/finite_state/fsm.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347422997331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f_s fsm.v(16) " "Verilog HDL Implicit Net warning at fsm.v(16): created implicit net for \"f_s\"" {  } { { "fsm.v" "" { Text "/home/pwner/emb_sys/lab_7_p1/finite_state/fsm.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347422997331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g_s fsm.v(17) " "Verilog HDL Implicit Net warning at fsm.v(17): created implicit net for \"g_s\"" {  } { { "fsm.v" "" { Text "/home/pwner/emb_sys/lab_7_p1/finite_state/fsm.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347422997331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h_s fsm.v(18) " "Verilog HDL Implicit Net warning at fsm.v(18): created implicit net for \"h_s\"" {  } { { "fsm.v" "" { Text "/home/pwner/emb_sys/lab_7_p1/finite_state/fsm.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347422997332 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_s fsm.v(19) " "Verilog HDL Implicit Net warning at fsm.v(19): created implicit net for \"i_s\"" {  } { { "fsm.v" "" { Text "/home/pwner/emb_sys/lab_7_p1/finite_state/fsm.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347422997333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm " "Elaborating entity \"fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1347422997590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_fflop d_fflop:a " "Elaborating entity \"d_fflop\" for hierarchy \"d_fflop:a\"" {  } { { "fsm.v" "a" { Text "/home/pwner/emb_sys/lab_7_p1/finite_state/fsm.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1347422997751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1347422997924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 12 00:09:57 2012 " "Processing ended: Wed Sep 12 00:09:57 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1347422997924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1347422997924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1347422997924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1347422997924 ""}
