module IR(clk, ins, rs, rt, rd, func, op, imm26, irwr);
  input [31:0] ins;
  input clk, irwr;
  output reg[5:0] func, op;
  output reg[4:0] rs, rt, rd;
  output reg[25:0] imm26;
  
  initial begin func = 6'b0; rs = 5'b0; rt = 5'b0; rd = 5'b0; imm26 = 26'b0; end
  
  always @ (posedge clk)
  begin
    if (irwr)
    begin
      func = ins[5:0];
      op = ins[31:26];
      rs = ins[25:21];
      rt = ins[20:16];
      rd = ins[15:11];
      imm26 = ins[25:0];
    end
  end
endmodule
  
  