# compile vhdl design source files
vhdl xil_defaultlib  "../../../stream_encoder_ip_prj.srcs/sources_1/dct_source/MDCT_PKG.vhd"
vhdl xbip_utils_v3_0_4  "./../../../stream_encoder_ip_prj.ip_user_files/ipstatic/xbip_utils_v3_0_4/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_0  "./../../../stream_encoder_ip_prj.ip_user_files/ipstatic/xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_0  "./../../../stream_encoder_ip_prj.ip_user_files/ipstatic/xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0.vhd"
vhdl xbip_bram18k_v3_0_0  "./../../../stream_encoder_ip_prj.ip_user_files/ipstatic/xbip_bram18k_v3_0_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"
vhdl xbip_bram18k_v3_0_0  "./../../../stream_encoder_ip_prj.ip_user_files/ipstatic/xbip_bram18k_v3_0_0/hdl/xbip_bram18k_v3_0.vhd"
vhdl mult_gen_v12_0_9  "./../../../stream_encoder_ip_prj.ip_user_files/ipstatic/mult_gen_v12_0_9/hdl/mult_gen_v12_0_vh_rfs.vhd"
vhdl mult_gen_v12_0_9  "./../../../stream_encoder_ip_prj.ip_user_files/ipstatic/mult_gen_v12_0_9/hdl/mult_gen_v12_0.vhd"
vhdl xil_defaultlib  "./../../../stream_encoder_ip_prj.ip_user_files/ip/mult_gen_1/sim/mult_gen_1.vhd"
vhdl xil_defaultlib  "./../../../stream_encoder_ip_prj.ip_user_files/ip/mult_gen_0/sim/mult_gen_0.vhd"
vhdl xil_defaultlib  "../../../stream_encoder_ip_prj.srcs/sources_1/dct_source/ROMO.VHD"
vhdl xil_defaultlib  "../../../stream_encoder_ip_prj.srcs/sources_1/dct_source/ROME.VHD"
vhdl xil_defaultlib  "../../../stream_encoder_ip_prj.srcs/sources_1/dct_source/RAM.VHD"
vhdl xil_defaultlib  "../../../stream_encoder_ip_prj.srcs/sources_1/dct_source/DCT2D.VHD"
vhdl xil_defaultlib  "../../../stream_encoder_ip_prj.srcs/sources_1/dct_source/DCT1D.vhd"
vhdl xil_defaultlib  "../../../stream_encoder_ip_prj.srcs/sources_1/dct_source/DBUFCTL.VHD"
vhdl xil_defaultlib  "../../../stream_encoder_ip_prj.srcs/sources_1/dct_source/MDCT.VHD"
vhdl fifo_generator_v13_0_0  "./../../../stream_encoder_ip_prj.ip_user_files/ipstatic/fifo_generator_v13_0_0/simulation/fifo_generator_vhdl_beh.vhd"
vhdl fifo_generator_v13_0_0  "./../../../stream_encoder_ip_prj.ip_user_files/ipstatic/fifo_generator_v13_0_0/hdl/fifo_generator_v13_0_rfs.vhd"
vhdl xil_defaultlib  "./../../../stream_encoder_ip_prj.ip_user_files/ip/scfifo_5in_5out_5kb/sim/scfifo_5in_5out_5kb.vhd"
vhdl xil_defaultlib  "./../../../stream_encoder_ip_prj.ip_user_files/ip/scfifo_24in_24out_12kb/sim/scfifo_24in_24out_12kb.vhd"

# Do not sort compile order
nosort
