EESchema Schematic File Version 4
LIBS:quokka-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 9 10
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text HLabel 2150 1200 0    50   Output ~ 0
KBD_col[0:5]
Text HLabel 2150 1350 0    50   Input ~ 0
KBD_row[0:4]
Text HLabel 2650 4750 0    50   3State ~ 0
6502_DATA[7:0]
Text HLabel 2650 4900 0    50   BiDi ~ 0
6502_ADDR[19:0]
Text HLabel 2650 5050 0    50   BiDi ~ 0
6502_R~W
Text HLabel 2650 5200 0    50   BiDi ~ 0
6502_RDY
Text HLabel 2650 5350 0    50   BiDi ~ 0
6502_PHI1
Text HLabel 2650 5500 0    50   BiDi ~ 0
6502_PHI0
Text HLabel 2650 5650 0    50   BiDi ~ 0
6502_PHI2
Text HLabel 2650 5800 0    50   BiDi ~ 0
6502_~IRQ
Text HLabel 2650 5950 0    50   BiDi ~ 0
6502_~NMI
Text HLabel 2650 6100 0    50   Output ~ 0
Physical6502_~RES
Text HLabel 2650 6400 0    50   BiDi ~ 0
6502_SO
Text HLabel 2650 6550 0    50   Output ~ 0
RAM_~cs
Text HLabel 2650 6700 0    50   Output ~ 0
GPIO_~cs
Text HLabel 2650 6850 0    50   Output ~ 0
OPT1_~cs
Text HLabel 2650 7000 0    50   Output ~ 0
OPT2_~cs
Text HLabel 2650 7150 0    50   BiDi ~ 0
6502_SYNC
Text HLabel 2650 6250 0    50   BiDi ~ 0
6502_~RES
Text HLabel 2650 7300 0    50   Output ~ 0
Physical6502_~BusEnable
Text HLabel 2650 7450 0    50   BiDi ~ 0
FPGA_Expansion[7:0]
$EndSCHEMATC
