0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/pine1/Lab5new/Lab5new.srcs/sim_1/new/tbb.sv,1649942115,systemVerilog,,,,serialadder_tb,,uvm,,,,,,
C:/Users/pine1/Lab5new/Lab5new.srcs/sources_1/new/serialadder.sv,1649942101,systemVerilog,,C:/Users/pine1/Lab5new/Lab5new.srcs/sim_1/new/tbb.sv,,flipflop;serial_adder;shift_register,,uvm,,,,,,
C:/Users/pine1/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
