// Seed: 2987331559
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_8;
  logic id_9;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
  generate
    assign module_1 = -1;
  endgenerate
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  always @(1 * id_1 - -1) begin : LABEL_0
    id_3[-1+""] = id_3;
  end
endmodule
