{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538593500515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538593500519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  3 14:05:00 2018 " "Processing started: Wed Oct  3 14:05:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538593500519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538593500519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp2 -c mp2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp2 -c mp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538593500519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1538593500895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_decoder " "Found entity 1: data_decoder" {  } { { "data_decoder.sv" "" { Text "/home/grossfe2/ece411/mp2/data_decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp1 " "Found entity 1: mp1" {  } { { "cpu.sv" "" { Text "/home/grossfe2/ece411/mp2/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "cpu_control.sv" "" { Text "/home/grossfe2/ece411/mp2/cpu_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "cpu_datapath.sv" "" { Text "/home/grossfe2/ece411/mp2/cpu_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501123 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mp2_tb.sv(44) " "Verilog HDL warning at mp2_tb.sv(44): extended using \"x\" or \"z\"" {  } { { "mp2_tb.sv" "" { Text "/home/grossfe2/ece411/mp2/mp2_tb.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1538593501128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mp2_tb.sv(45) " "Verilog HDL warning at mp2_tb.sv(45): extended using \"x\" or \"z\"" {  } { { "mp2_tb.sv" "" { Text "/home/grossfe2/ece411/mp2/mp2_tb.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1538593501128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp2_tb " "Found entity 1: mp2_tb" {  } { { "mp2_tb.sv" "" { Text "/home/grossfe2/ece411/mp2/mp2_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501128 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "physical_memory.sv(36) " "Verilog HDL information at physical_memory.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "physical_memory.sv" "" { Text "/home/grossfe2/ece411/mp2/physical_memory.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1538593501134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "physical_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file physical_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 physical_memory " "Found entity 1: physical_memory" {  } { { "physical_memory.sv" "" { Text "/home/grossfe2/ece411/mp2/physical_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array.sv 1 1 " "Found 1 design units, including 1 entities, in source file array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "array.sv" "" { Text "/home/grossfe2/ece411/mp2/array.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501140 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.sv(42) " "Verilog HDL information at memory.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "memory.sv" "" { Text "/home/grossfe2/ece411/mp2/memory.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1538593501145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "/home/grossfe2/ece411/mp2/memory.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp2 " "Found entity 1: mp2" {  } { { "mp2.sv" "" { Text "/home/grossfe2/ece411/mp2/mp2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "rv32i_types.sv" "" { Text "/home/grossfe2/ece411/mp2/rv32i_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/grossfe2/ece411/mp2/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/grossfe2/ece411/mp2/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_reg.sv" "" { Text "/home/grossfe2/ece411/mp2/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file magic_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 magic_memory " "Found entity 1: magic_memory" {  } { { "magic_memory.sv" "" { Text "/home/grossfe2/ece411/mp2/magic_memory.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.sv" "" { Text "/home/grossfe2/ece411/mp2/ir.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/grossfe2/ece411/mp2/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/grossfe2/ece411/mp2/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/grossfe2/ece411/mp2/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus4.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus4 " "Found entity 1: plus4" {  } { { "plus4.sv" "" { Text "/home/grossfe2/ece411/mp2/plus4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.sv" "" { Text "/home/grossfe2/ece411/mp2/cmp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "/home/grossfe2/ece411/mp2/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.sv" "" { Text "/home/grossfe2/ece411/mp2/cache.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "cache_control.sv" "" { Text "/home/grossfe2/ece411/mp2/cache_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "cache_datapath.sv" "" { Text "/home/grossfe2/ece411/mp2/cache_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_hit.sv 1 1 " "Found 1 design units, including 1 entities, in source file is_hit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 is_hit " "Found entity 1: is_hit" {  } { { "is_hit.sv" "" { Text "/home/grossfe2/ece411/mp2/is_hit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 word_mux " "Found entity 1: word_mux" {  } { { "mux32.sv" "" { Text "/home/grossfe2/ece411/mp2/mux32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538593501252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538593501252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp2 " "Elaborating entity \"mp2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538593501461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp1 mp1:cpu " "Elaborating entity \"mp1\" for hierarchy \"mp1:cpu\"" {  } { { "mp2.sv" "cpu" { Text "/home/grossfe2/ece411/mp2/mp2.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control mp1:cpu\|control:control " "Elaborating entity \"control\" for hierarchy \"mp1:cpu\|control:control\"" {  } { { "cpu.sv" "control" { Text "/home/grossfe2/ece411/mp2/cpu.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501522 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu_control.sv(300) " "Verilog HDL Case Statement warning at cpu_control.sv(300): incomplete case statement has no default case item" {  } { { "cpu_control.sv" "" { Text "/home/grossfe2/ece411/mp2/cpu_control.sv" 300 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1538593501526 "|mp2|mp1:cpu|control:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu_control.sv(284) " "Verilog HDL Case Statement warning at cpu_control.sv(284): incomplete case statement has no default case item" {  } { { "cpu_control.sv" "" { Text "/home/grossfe2/ece411/mp2/cpu_control.sv" 284 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1538593501526 "|mp2|mp1:cpu|control:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu_control.sv(328) " "Verilog HDL Case Statement warning at cpu_control.sv(328): incomplete case statement has no default case item" {  } { { "cpu_control.sv" "" { Text "/home/grossfe2/ece411/mp2/cpu_control.sv" 328 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1538593501526 "|mp2|mp1:cpu|control:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu_control.sv(454) " "Verilog HDL Case Statement warning at cpu_control.sv(454): incomplete case statement has no default case item" {  } { { "cpu_control.sv" "" { Text "/home/grossfe2/ece411/mp2/cpu_control.sv" 454 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1538593501526 "|mp2|mp1:cpu|control:control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu_control.sv(427) " "Verilog HDL Case Statement information at cpu_control.sv(427): all case item expressions in this case statement are onehot" {  } { { "cpu_control.sv" "" { Text "/home/grossfe2/ece411/mp2/cpu_control.sv" 427 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1538593501526 "|mp2|mp1:cpu|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mp1:cpu\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"mp1:cpu\|datapath:datapath\"" {  } { { "cpu.sv" "datapath" { Text "/home/grossfe2/ece411/mp2/cpu.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mp1:cpu\|datapath:datapath\|mux4:pcmux " "Elaborating entity \"mux4\" for hierarchy \"mp1:cpu\|datapath:datapath\|mux4:pcmux\"" {  } { { "cpu_datapath.sv" "pcmux" { Text "/home/grossfe2/ece411/mp2/cpu_datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register mp1:cpu\|datapath:datapath\|pc_register:pc " "Elaborating entity \"pc_register\" for hierarchy \"mp1:cpu\|datapath:datapath\|pc_register:pc\"" {  } { { "cpu_datapath.sv" "pc" { Text "/home/grossfe2/ece411/mp2/cpu_datapath.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus4 mp1:cpu\|datapath:datapath\|plus4:pc_plus4 " "Elaborating entity \"plus4\" for hierarchy \"mp1:cpu\|datapath:datapath\|plus4:pc_plus4\"" {  } { { "cpu_datapath.sv" "pc_plus4" { Text "/home/grossfe2/ece411/mp2/cpu_datapath.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mp1:cpu\|datapath:datapath\|mux2:cmpmux " "Elaborating entity \"mux2\" for hierarchy \"mp1:cpu\|datapath:datapath\|mux2:cmpmux\"" {  } { { "cpu_datapath.sv" "cmpmux" { Text "/home/grossfe2/ece411/mp2/cpu_datapath.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mp1:cpu\|datapath:datapath\|mux8:alumux2 " "Elaborating entity \"mux8\" for hierarchy \"mp1:cpu\|datapath:datapath\|mux8:alumux2\"" {  } { { "cpu_datapath.sv" "alumux2" { Text "/home/grossfe2/ece411/mp2/cpu_datapath.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir mp1:cpu\|datapath:datapath\|ir:IR " "Elaborating entity \"ir\" for hierarchy \"mp1:cpu\|datapath:datapath\|ir:IR\"" {  } { { "cpu_datapath.sv" "IR" { Text "/home/grossfe2/ece411/mp2/cpu_datapath.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mp1:cpu\|datapath:datapath\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"mp1:cpu\|datapath:datapath\|regfile:regfile\"" {  } { { "cpu_datapath.sv" "regfile" { Text "/home/grossfe2/ece411/mp2/cpu_datapath.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mp1:cpu\|datapath:datapath\|mux8:regfilemux " "Elaborating entity \"mux8\" for hierarchy \"mp1:cpu\|datapath:datapath\|mux8:regfilemux\"" {  } { { "cpu_datapath.sv" "regfilemux" { Text "/home/grossfe2/ece411/mp2/cpu_datapath.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mp1:cpu\|datapath:datapath\|mux2:marmux " "Elaborating entity \"mux2\" for hierarchy \"mp1:cpu\|datapath:datapath\|mux2:marmux\"" {  } { { "cpu_datapath.sv" "marmux" { Text "/home/grossfe2/ece411/mp2/cpu_datapath.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register mp1:cpu\|datapath:datapath\|register:mdr " "Elaborating entity \"register\" for hierarchy \"mp1:cpu\|datapath:datapath\|register:mdr\"" {  } { { "cpu_datapath.sv" "mdr" { Text "/home/grossfe2/ece411/mp2/cpu_datapath.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mp1:cpu\|datapath:datapath\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"mp1:cpu\|datapath:datapath\|alu:alu\"" {  } { { "cpu_datapath.sv" "alu" { Text "/home/grossfe2/ece411/mp2/cpu_datapath.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp mp1:cpu\|datapath:datapath\|cmp:cmp " "Elaborating entity \"cmp\" for hierarchy \"mp1:cpu\|datapath:datapath\|cmp:cmp\"" {  } { { "cpu_datapath.sv" "cmp" { Text "/home/grossfe2/ece411/mp2/cpu_datapath.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:cache " "Elaborating entity \"cache\" for hierarchy \"cache:cache\"" {  } { { "mp2.sv" "cache" { Text "/home/grossfe2/ece411/mp2/mp2.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_control cache:cache\|cache_control:control " "Elaborating entity \"cache_control\" for hierarchy \"cache:cache\|cache_control:control\"" {  } { { "cache.sv" "control" { Text "/home/grossfe2/ece411/mp2/cache.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_datapath cache:cache\|cache_datapath:datapath " "Elaborating entity \"cache_datapath\" for hierarchy \"cache:cache\|cache_datapath:datapath\"" {  } { { "cache.sv" "datapath" { Text "/home/grossfe2/ece411/mp2/cache.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:cache\|cache_datapath:datapath\|array:data_array0 " "Elaborating entity \"array\" for hierarchy \"cache:cache\|cache_datapath:datapath\|array:data_array0\"" {  } { { "cache_datapath.sv" "data_array0" { Text "/home/grossfe2/ece411/mp2/cache_datapath.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:cache\|cache_datapath:datapath\|array:dirty0 " "Elaborating entity \"array\" for hierarchy \"cache:cache\|cache_datapath:datapath\|array:dirty0\"" {  } { { "cache_datapath.sv" "dirty0" { Text "/home/grossfe2/ece411/mp2/cache_datapath.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:cache\|cache_datapath:datapath\|array:tag_array0 " "Elaborating entity \"array\" for hierarchy \"cache:cache\|cache_datapath:datapath\|array:tag_array0\"" {  } { { "cache_datapath.sv" "tag_array0" { Text "/home/grossfe2/ece411/mp2/cache_datapath.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_hit cache:cache\|cache_datapath:datapath\|is_hit:is_hit0 " "Elaborating entity \"is_hit\" for hierarchy \"cache:cache\|cache_datapath:datapath\|is_hit:is_hit0\"" {  } { { "cache_datapath.sv" "is_hit0" { Text "/home/grossfe2/ece411/mp2/cache_datapath.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:cache\|cache_datapath:datapath\|mux2:pmem_wdata_mux " "Elaborating entity \"mux2\" for hierarchy \"cache:cache\|cache_datapath:datapath\|mux2:pmem_wdata_mux\"" {  } { { "cache_datapath.sv" "pmem_wdata_mux" { Text "/home/grossfe2/ece411/mp2/cache_datapath.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_decoder cache:cache\|cache_datapath:datapath\|data_decoder:data_decoder " "Elaborating entity \"data_decoder\" for hierarchy \"cache:cache\|cache_datapath:datapath\|data_decoder:data_decoder\"" {  } { { "cache_datapath.sv" "data_decoder" { Text "/home/grossfe2/ece411/mp2/cache_datapath.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538593501763 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "10 " "Found 10 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:lru\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:lru\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/grossfe2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538593504116 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "cache:cache\|cache_datapath:datapath\|array:tag_array1\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:tag_array1\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "array.sv" "data" { Text "/home/grossfe2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538593504116 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "cache:cache\|cache_datapath:datapath\|array:tag_array0\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:tag_array0\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "array.sv" "data" { Text "/home/grossfe2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538593504116 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "cache:cache\|cache_datapath:datapath\|array:data_array1\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:data_array1\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "array.sv" "data" { Text "/home/grossfe2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538593504116 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "cache:cache\|cache_datapath:datapath\|array:data_array0\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:data_array0\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "array.sv" "data" { Text "/home/grossfe2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538593504116 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:valid0\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:valid0\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/grossfe2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538593504116 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:valid1\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:valid1\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/grossfe2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538593504116 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:dirty0\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:dirty0\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/grossfe2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538593504116 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:dirty1\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:dirty1\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/grossfe2/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538593504116 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "mp1:cpu\|datapath:datapath\|regfile:regfile\|data " "RAM logic \"mp1:cpu\|datapath:datapath\|regfile:regfile\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "regfile.sv" "data" { Text "/home/grossfe2/ece411/mp2/regfile.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538593504116 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1538593504116 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_write GND " "Pin \"pmem_write\" is stuck at GND" {  } { { "mp2.sv" "" { Text "/home/grossfe2/ece411/mp2/mp2.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538593513086 "|mp2|pmem_write"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1538593513086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1538593516190 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1538593519597 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/grossfe2/ece411/mp2/output_files/mp2.map.smsg " "Generated suppressed messages file /home/grossfe2/ece411/mp2/output_files/mp2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1538593519962 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538593521155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538593521155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9679 " "Implemented 9679 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "258 " "Implemented 258 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538593522613 ""} { "Info" "ICUT_CUT_TM_OPINS" "290 " "Implemented 290 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538593522613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9131 " "Implemented 9131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538593522613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538593522613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538593522687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  3 14:05:22 2018 " "Processing ended: Wed Oct  3 14:05:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538593522687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538593522687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538593522687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538593522687 ""}
