//
// The following black-box cells must be included / filled:
//
// x_ramd16
//
// Virtex to Verilog conversion utility - Version 1.64
// Sunday, July 03, 2011,  18:32:50
// KaiSemi, ISRAEL.
// 
////////////////////////////////////////////////////////////////////////////////
// copyright (c) 1995-2009 xilinx, inc. all rights reserved.
////////////////////////////////////////////////////////////////////////////////
// ____ ____
// / /\/ /
// /___/ \ / vendor: xilinx
// \ \ \/ version: l.68
// \ \ application: netgen
// / / filename: newpro_timesim.v
// /___/ /\ timestamp: mon jun 27 19:28:56 2011
// \ \ / \
// \___\/\___\
//
// command : -intstyle ise -s 4 -pcf newpro.pcf -sdf_anno true -sdf_path netgen/par -ne -insert_glbl true -insert_pp_buffers true -w -dir netgen/par -ofmt verilog -sim newpro.ncd newpro_timesim.v
// device : 3s50tq144-4 (production 1.39 2009-11-16)
// input file : newpro.ncd
// output file : c:\00_work\preconversion\gn_otometrics\ise_shmuel\ise_and_simu_shmuel\neproise_and_simu_shmuel\netgen\par\newpro_timesim.v
// # of modules : 1
// design name : newpro
// xilinx : c:\xilinx\11.1\ise
//
// purpose:
// this verilog netlist is a verification model and uses simulation
// primitives which may not represent the true implementation of the
// device, however the netlist is functionally correct and should not
// be modified. this file cannot be synthesized and should only be used
// with supported simulation tools.
//
// reference:
// command line tools user guide, chapter 23 and synthesis and simulation design guide, chapter 6
//
////////////////////////////////////////////////////////////////////////////////
`define top newpro
//`timescale 1 ns/1 ps
//lutref = "x_lut* (adr0 ,adr1 ,adr2 , adr3 ,o)"

module x_lut4_0x5500 ( i0, i3, o );

input i0, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst100408  ( .b(n36), .a(i0), .zn(o) );
i1 inst100409  ( .a(i3), .zn(n36) );

endmodule


module x_lut4_0x0a0a ( i0, i2, o );

input i0, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst010744  ( .b(n36), .a(i2), .zn(o) );
i1 inst010745  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0x5050 ( i0, i2, o );

input i0, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst094949  ( .b(n36), .a(i0), .zn(o) );
i1 inst094950  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0x3030 ( i1, i2, o );

input i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst055892  ( .b(n36), .a(i1), .zn(o) );
i1 inst055893  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0x0c0c ( i1, i2, o );

input i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst012889  ( .b(n36), .a(i2), .zn(o) );
i1 inst012890  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0x00cc ( i1, i3, o );

input i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst001196  ( .b(n36), .a(i3), .zn(o) );
i1 inst001197  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0x05f5 ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21i inst006168  ( .sb(i2), .b(i3), .a(i0), .zn(o) );

endmodule


module x_lut4_0x505f ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21i inst094997  ( .sb(i2), .b(i0), .a(i3), .zn(o) );

endmodule


module x_lut4_0x330f ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21i inst058978  ( .sb(i3), .b(i1), .a(i2), .zn(o) );

endmodule


module x_lut4_0x0f33 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21i inst016216  ( .sb(i3), .b(i2), .a(i1), .zn(o) );

endmodule


module x_lut4_0x03cf ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21i inst004066  ( .sb(i1), .b(i3), .a(i2), .zn(o) );

endmodule


module x_lut4_0x2222 ( i0, i1, o );

input i0, i1 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst038238  ( .b(n36), .a(i1), .zn(o) );
i1 inst038239  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0xfc0c ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst310354  ( .sb(i2), .b(i3), .a(i1), .z(o) );

endmodule


module x_lut4_0xee22 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst294038  ( .sb(i1), .b(i3), .a(i0), .z(o) );

endmodule


module x_lut4_0xaacc ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst209685  ( .sb(i3), .b(i0), .a(i1), .z(o) );

endmodule


module x_lut4_0xccaa ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst251580  ( .sb(i3), .b(i1), .a(i0), .z(o) );

endmodule


module x_lut4_0xb8b8 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst227293  ( .sb(i1), .b(i0), .a(i2), .z(o) );

endmodule


module x_lut4_0xcfc0 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst255152  ( .sb(i2), .b(i1), .a(i3), .z(o) );

endmodule


module x_lut4_0xccff ( i1, i3, o );

input i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst251862  ( .b(n36), .a(i3), .zn(o) );
i1 inst251863  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0xfdec ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst312512  ( .b(n36), .a(i1), .z(o) );
mx21 inst312513  ( .sb(i0), .b(i2), .a(i3), .z(n36) );

endmodule


module x_lut4_0xbb88 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst230774  ( .sb(i1), .b(i0), .a(i3), .z(o) );

endmodule


module x_lut4_0xfc30 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst310509  ( .sb(i1), .b(i3), .a(i2), .z(o) );

endmodule


module x_lut4_0xf3c0 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst300339  ( .sb(i1), .b(i2), .a(i3), .z(o) );

endmodule


module x_lut4_0xccf0 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst251815  ( .sb(i3), .b(i1), .a(i2), .z(o) );

endmodule


module x_lut4_0xacac ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst211825  ( .sb(i2), .b(i0), .a(i1), .z(o) );

endmodule


module x_lut4_0xcaca ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst249416  ( .sb(i2), .b(i1), .a(i0), .z(o) );

endmodule


module x_lut4_0xafa0 ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst215484  ( .sb(i2), .b(i0), .a(i3), .z(o) );

endmodule


module x_lut4_0xfff8 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst314419  ( .b(i0), .a(i1), .z(n36) );
or3 inst314420  ( .c(n36), .b(i2), .a(i3), .z(o) );

endmodule


module x_lut4_0xff88 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst314084  ( .a(n35), .zn(o) );
aoi21 inst314085  ( .b(i3), .a2(i0), .a1(i1), .zn(n35) );

endmodule


module x_lut4_0xfa0a ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst308078  ( .sb(i2), .b(i3), .a(i0), .z(o) );

endmodule


module x_lut4_0xfa50 ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst308381  ( .sb(i0), .b(i3), .a(i2), .z(o) );

endmodule


module x_lut4_0x0001 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no4 inst000629  ( .d(i0), .c(i1), .b(i2), .a(i3), .zn(o) );

endmodule


module x_lut4_0x1555 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

aoi31 inst022638  ( .b(i0), .a3(i3), .a2(i1), .a1(i2), .zn(o) );

endmodule


module x_lut4_0x4000 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an4 inst074640  ( .d(n35), .c(i1), .b(i2), .a(i3), .z(o) );
i1 inst074641  ( .a(i0), .zn(n35) );

endmodule


module x_lut4_0x0020 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst000691  ( .c(i1), .b(i3), .a(n35), .zn(o) );
na2 inst000692  ( .b(i0), .a(i2), .zn(n35) );

endmodule


module x_lut4_0x2200 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

an3 inst038113  ( .c(i3), .b(n36), .a(i0), .z(o) );
i1 inst038114  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0xfefa ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or3 inst313642  ( .c(n36), .b(i0), .a(i2), .z(o) );
an2 inst313643  ( .b(i1), .a(i3), .z(n36) );

endmodule


module x_lut4_0xeeaa ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst294672  ( .a(n35), .zn(o) );
aoi21 inst294673  ( .b(i0), .a2(i1), .a1(i3), .zn(n35) );

endmodule


module x_lut4_0xeaea ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst289950  ( .a(n35), .zn(o) );
aoi21 inst289951  ( .b(i0), .a2(i1), .a1(i2), .zn(n35) );

endmodule


module x_lut4_0xcaaa ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst249275  ( .b(i2), .a(i3), .z(n36) );
mx21 inst249276  ( .sb(n36), .b(i1), .a(i0), .z(o) );

endmodule


module x_lut4_0xfccc ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst311216  ( .a(n35), .zn(o) );
aoi21 inst311217  ( .b(i1), .a2(i2), .a1(i3), .zn(n35) );

endmodule


module x_lut4_0xf870 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst306010  ( .b(i0), .a(i1), .z(n36) );
mx21 inst306011  ( .sb(n36), .b(i3), .a(i2), .z(o) );

endmodule


module x_lut4_0xeecc ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst294818  ( .a(n35), .zn(o) );
aoi21 inst294819  ( .b(i1), .a2(i0), .a1(i3), .zn(n35) );

endmodule


module x_lut4_0xaccc ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst211971  ( .b(i2), .a(i3), .z(n36) );
mx21 inst211972  ( .sb(n36), .b(i0), .a(i1), .z(o) );

endmodule


module x_lut4_0xf780 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst304927  ( .b(i0), .a(i1), .z(n36) );
mx21 inst304928  ( .sb(n36), .b(i2), .a(i3), .z(o) );

endmodule


module x_lut4_0xec4c ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst291710  ( .b(i0), .a(i2), .z(n36) );
mx21 inst291711  ( .sb(n36), .b(i3), .a(i1), .z(o) );

endmodule


module x_lut4_0xf8f0 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst306635  ( .a(n36), .zn(o) );
aoi31 inst306636  ( .b(i2), .a3(i3), .a2(i0), .a1(i1), .zn(n36) );

endmodule


module x_lut4_0xf7ff ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na4 inst305505  ( .d(n35), .c(i0), .b(i1), .a(i3), .zn(o) );
i1 inst305506  ( .a(i2), .zn(n35) );

endmodule


module x_lut4_0xa800 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

oai211 inst206566  ( .c(i0), .b(i3), .a2(i2), .a1(i1), .zn(n36) );
i1 inst206567  ( .a(n36), .zn(o) );

endmodule


module x_lut4_0x0300 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst003315  ( .c(i1), .b(i2), .a(n36), .zn(o) );
i1 inst003316  ( .a(i3), .zn(n36) );

endmodule


module x_lut4_0xfefc ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst313646  ( .b(i0), .a(i3), .z(n36) );
or3 inst313647  ( .c(n36), .b(i1), .a(i2), .z(o) );

endmodule


module x_lut4_0xaaff ( i0, i3, o );

input i0, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst209867  ( .b(n36), .a(i3), .zn(o) );
i1 inst209868  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0xff14 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst313704  ( .b(n36), .a2(n35), .a1(i0), .zn(o) );
xn2 inst313705  ( .b(i1), .a(i2), .zn(n35) );
i1 inst313706  ( .a(i3), .zn(n36) );

endmodule


module x_lut4_0xfeae ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst313318  ( .b(n36), .a(i0), .z(o) );
mx21 inst313319  ( .sb(i2), .b(i3), .a(i1), .z(n36) );

endmodule


module x_lut4_0x5404 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst099316  ( .b(n36), .a(i0), .zn(o) );
mx21i inst099317  ( .sb(i2), .b(i3), .a(i1), .zn(n36) );

endmodule


module x_lut4_0xfd5d ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst311828  ( .b(i0), .a(n36), .zn(o) );
mx21i inst311829  ( .sb(i2), .b(i3), .a(i1), .zn(n36) );

endmodule


module x_lut4_0x0400 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst004235  ( .c(i0), .b(i2), .a(n35), .zn(o) );
na2 inst004236  ( .b(i1), .a(i3), .zn(n35) );

endmodule


module x_lut4_0x0c00 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

an3 inst012854  ( .c(i3), .b(n36), .a(i1), .z(o) );
i1 inst012855  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0x0606 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst006223  ( .b(n36), .a(i2), .zn(o) );
xn2 inst006224  ( .b(i0), .a(i1), .zn(n36) );

endmodule


module x_lut4_0x1111 ( i0, i1, o );

input i0, i1 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst018042  ( .b(i0), .a(i1), .zn(o) );

endmodule


module x_lut4_0x0078 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst000940  ( .b(n36), .a(i3), .zn(o) );
xo2 inst000941  ( .b(i2), .a(n37), .z(n36) );
na2 inst000942  ( .b(i0), .a(i1), .zn(n37) );

endmodule


module x_lut4_0x1444 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst021442  ( .b(n36), .a(i0), .zn(o) );
xo2 inst021443  ( .b(i1), .a(n37), .z(n36) );
na2 inst021444  ( .b(i2), .a(i3), .zn(n37) );

endmodule


module x_lut4_0xaa00 ( i0, i3, o );

input i0, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst208952  ( .b(i0), .a(i3), .z(o) );

endmodule


module x_lut4_0xfffe ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or4 inst314429  ( .d(i2), .c(i3), .b(i0), .a(i1), .z(o) );

endmodule


module x_lut4_0xddff ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na3 inst273482  ( .c(i3), .b(n36), .a(i0), .zn(o) );
i1 inst273483  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0xf2f0 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst299387  ( .a(n36), .zn(o) );
aoi31 inst299388  ( .b(i2), .a3(i3), .a2(n37), .a1(i0), .zn(n36) );
i1 inst299389  ( .a(i1), .zn(n37) );

endmodule


module x_lut4_0xfff0 ( i2, i3, o );

input i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst314402  ( .b(i3), .a(i2), .z(o) );

endmodule


module x_lut4_0x005a ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst000845  ( .b(n36), .a(i3), .zn(o) );
xn2 inst000846  ( .b(i0), .a(i2), .zn(n36) );

endmodule


module x_lut4_0x000f ( i2, i3, o );

input i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst000653  ( .b(i2), .a(i3), .zn(o) );

endmodule


module x_lut4_0x8241 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst158799  ( .b(n37), .a(n36), .zn(o) );
xo2 inst158800  ( .b(i1), .a(i2), .z(n36) );
xo2 inst158801  ( .b(i0), .a(i3), .z(n37) );

endmodule


module x_lut4_0x0708 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst007394  ( .b(n36), .a(i2), .zn(o) );
xo2 inst007395  ( .b(i3), .a(n37), .z(n36) );
na2 inst007396  ( .b(i0), .a(i1), .zn(n37) );

endmodule


module x_lut4_0x1540 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst022555  ( .b(n36), .a(i0), .zn(o) );
xo2 inst022556  ( .b(i3), .a(n37), .z(n36) );
na2 inst022557  ( .b(i1), .a(i2), .zn(n37) );

endmodule


module x_lut4_0xfafa ( i0, i2, o );

input i0, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst309120  ( .b(i2), .a(i0), .z(o) );

endmodule


module x_lut4_0x6a00 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst126855  ( .b(n36), .a(i3), .z(o) );
an2 inst126856  ( .b(i1), .a(i2), .z(n37) );
xo2 inst126857  ( .b(n37), .a(i0), .z(n36) );

endmodule


module x_lut4_0xeac0 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst289750  ( .a(n36), .zn(o) );
aoi22 inst289751  ( .b2(i1), .b1(i2), .a2(i0), .a1(i3), .zn(n36) );

endmodule


module x_lut4_0xeca0 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst292118  ( .a(n36), .zn(o) );
aoi22 inst292119  ( .b2(i1), .b1(i3), .a2(i0), .a1(i2), .zn(n36) );

endmodule


module x_lut4_0x8848 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst166561  ( .b(n36), .a(i1), .z(o) );
no2 inst166562  ( .b(n38), .a(i3), .zn(n37) );
xo2 inst166563  ( .b(n37), .a(i0), .z(n36) );
i1 inst166564  ( .a(i2), .zn(n38) );

endmodule


module x_lut4_0x7f7f ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

na3 inst155545  ( .c(i2), .b(i0), .a(i1), .zn(o) );

endmodule


module x_lut4_0x0008 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst000639  ( .c(i2), .b(i3), .a(n35), .zn(o) );
na2 inst000640  ( .b(i0), .a(i1), .zn(n35) );

endmodule


module x_lut4_0xffec ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst314395  ( .b(i0), .a(i2), .z(n36) );
or3 inst314396  ( .c(n36), .b(i1), .a(i3), .z(o) );

endmodule


module x_lut4_0xffaa ( i0, i3, o );

input i0, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst314201  ( .b(i3), .a(i0), .z(o) );

endmodule


module x_lut4_0xbbbb ( i0, i1, o );

input i0, i1 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst230978  ( .b(n36), .a(i1), .zn(o) );
i1 inst230979  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0x2000 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an4 inst035828  ( .d(n35), .c(i0), .b(i2), .a(i3), .z(o) );
i1 inst035829  ( .a(i1), .zn(n35) );

endmodule


module x_lut4_0xfcfc ( i1, i2, o );

input i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst311399  ( .b(i2), .a(i1), .z(o) );

endmodule


module x_lut4_0xeeee ( i0, i1, o );

input i0, i1 ;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst294941  ( .b(i1), .a(i0), .z(o) );

endmodule


module x_lut4_0x5140 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst095947  ( .b(n36), .a(i0), .zn(o) );
mx21i inst095948  ( .sb(i1), .b(i2), .a(i3), .zn(n36) );

endmodule


module x_lut4_0x0c0a ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst012883  ( .b(n36), .a(i2), .zn(o) );
mx21i inst012884  ( .sb(i3), .b(i1), .a(i0), .zn(n36) );

endmodule


module x_lut4_0xf8f8 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst306666  ( .a(n35), .zn(o) );
aoi21 inst306667  ( .b(i2), .a2(i0), .a1(i1), .zn(n35) );

endmodule


module x_lut4_0xfeee ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or3 inst313603  ( .c(n36), .b(i0), .a(i1), .z(o) );
an2 inst313604  ( .b(i2), .a(i3), .z(n36) );

endmodule


module x_lut4_0x22e2 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst039013  ( .b(n36), .a(i3), .zn(n35) );
mx21 inst039014  ( .sb(i1), .b(n35), .a(i0), .z(o) );
i1 inst039015  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0x7430 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst140666  ( .b(n36), .a(i0), .zn(n35) );
mx21 inst140667  ( .sb(i1), .b(n35), .a(i2), .z(o) );
i1 inst140668  ( .a(i3), .zn(n36) );

endmodule


module x_lut4_0xffcc ( i1, i3, o );

input i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst314299  ( .b(i3), .a(i1), .z(o) );

endmodule


module x_lut4_0xaa80 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst209428  ( .b(n36), .a(n35), .zn(o) );
aoi21 inst209429  ( .b(i3), .a2(i1), .a1(i2), .zn(n35) );
i1 inst209430  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0xff02 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst313656  ( .a(n36), .zn(o) );
aoi21 inst313657  ( .b(i3), .a2(i0), .a1(n37), .zn(n36) );
no2 inst313658  ( .b(i1), .a(i2), .zn(n37) );

endmodule


module x_lut4_0xf000 ( i2, i3, o );

input i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst296161  ( .b(i2), .a(i3), .z(o) );

endmodule


module x_lut4_0x0002 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no4 inst000630  ( .d(n35), .c(i1), .b(i2), .a(i3), .zn(o) );
i1 inst000631  ( .a(i0), .zn(n35) );

endmodule


module x_lut4_0xaa20 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst209067  ( .b(i0), .a(n35), .z(o) );
aoi21 inst209068  ( .b(i3), .a2(n37), .a1(i2), .zn(n36) );
i1 inst209069  ( .a(i1), .zn(n37) );
i1 inst209070  ( .a(n36), .zn(n35) );

endmodule


module x_lut4_0x8421 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst161171  ( .b(n37), .a(n36), .zn(o) );
xo2 inst161172  ( .b(i1), .a(i3), .z(n36) );
xo2 inst161173  ( .b(i0), .a(i2), .z(n37) );

endmodule


module x_lut4_0x8810 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst166346  ( .sb(i3), .b(n37), .a(n36), .z(o) );
an2 inst166347  ( .b(i0), .a(i1), .z(n37) );
no3 inst166348  ( .c(n38), .b(i1), .a(i0), .zn(n36) );
i1 inst166349  ( .a(i2), .zn(n38) );

endmodule


module x_lut4_0x66ef ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst122742  ( .b(n36), .a(n35), .z(o) );
i1 inst122743  ( .a(i1), .zn(n37) );
xo2 inst122744  ( .b(i1), .a(i0), .z(n35) );
oai22 inst122745  ( .b2(i2), .b1(i3), .a2(n37), .a1(i3), .zn(n36) );

endmodule


module x_lut4_0xfffc ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

or3 inst314426  ( .c(i1), .b(i2), .a(i3), .z(o) );

endmodule


module x_lut4_0xf3ff ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na3 inst300576  ( .c(i3), .b(n36), .a(i1), .zn(o) );
i1 inst300577  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0x0010 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no4 inst000654  ( .d(n35), .c(i0), .b(i1), .a(i3), .zn(o) );
i1 inst000655  ( .a(i2), .zn(n35) );

endmodule


module x_lut4_0x9009 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst175858  ( .b(n37), .a(n36), .zn(o) );
xo2 inst175859  ( .b(i2), .a(i3), .z(n36) );
xo2 inst175860  ( .b(i0), .a(i1), .z(n37) );

endmodule


module x_lut4_0xba00 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst228901  ( .b(i3), .a(n35), .z(o) );
aoi21 inst228902  ( .b(i0), .a2(n37), .a1(i2), .zn(n36) );
i1 inst228903  ( .a(i1), .zn(n37) );
i1 inst228904  ( .a(n36), .zn(n35) );

endmodule


module x_lut4_0xce00 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst253015  ( .b(i3), .a(n35), .z(o) );
aoi21 inst253016  ( .b(i1), .a2(n37), .a1(i0), .zn(n36) );
i1 inst253017  ( .a(i2), .zn(n37) );
i1 inst253018  ( .a(n36), .zn(n35) );

endmodule


module x_lut4_0x4444 ( i0, i1, o );

input i0, i1 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst079805  ( .b(n36), .a(i0), .zn(o) );
i1 inst079806  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0x0f00 ( i2, i3, o );

input i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst016062  ( .b(n36), .a(i2), .zn(o) );
i1 inst016063  ( .a(i3), .zn(n36) );

endmodule


module x_lut4_0x1b1b ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21i inst029860  ( .sb(i0), .b(i2), .a(i1), .zn(o) );

endmodule


module x_lut4_0xdd88 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst272981  ( .sb(i0), .b(i1), .a(i3), .z(o) );

endmodule


module x_lut4_0xe2e2 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst279466  ( .sb(i1), .b(i2), .a(i0), .z(o) );

endmodule


module x_lut4_0xf5a0 ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst302564  ( .sb(i0), .b(i2), .a(i3), .z(o) );

endmodule


module x_lut4_0xf0cc ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst296898  ( .sb(i3), .b(i2), .a(i1), .z(o) );

endmodule


module x_lut4_0xaaee ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst209814  ( .b(n36), .a2(n35), .a1(i3), .zn(o) );
i1 inst209815  ( .a(i1), .zn(n35) );
i1 inst209816  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0xf0aa ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst296781  ( .sb(i3), .b(i2), .a(i0), .z(o) );

endmodule


module x_lut4_0x006c ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst000904  ( .b(n36), .a(i3), .zn(o) );
xo2 inst000905  ( .b(i1), .a(n37), .z(n36) );
na2 inst000906  ( .b(i0), .a(i2), .zn(n37) );

endmodule


module x_lut4_0x020f ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

aoi21 inst002315  ( .b(i2), .a2(n35), .a1(i3), .zn(o) );
na2 inst002316  ( .b(n36), .a(i0), .zn(n35) );
i1 inst002317  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0x7ff7 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na3 inst156131  ( .c(n36), .b(i0), .a(i1), .zn(o) );
xn2 inst156132  ( .b(i2), .a(i3), .zn(n36) );

endmodule


module x_lut4_0x0200 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst002274  ( .c(i1), .b(i2), .a(n35), .zn(o) );
na2 inst002275  ( .b(i0), .a(i3), .zn(n35) );

endmodule


module x_lut4_0xafef ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst215817  ( .b(i2), .a(n36), .zn(o) );
aoi21 inst215818  ( .b(i0), .a2(n37), .a1(i1), .zn(n36) );
i1 inst215819  ( .a(i3), .zn(n37) );

endmodule


module x_lut4_0xbaff ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst230124  ( .b(i3), .a(n36), .zn(o) );
aoi21 inst230125  ( .b(i0), .a2(n37), .a1(i2), .zn(n36) );
i1 inst230126  ( .a(i1), .zn(n37) );

endmodule


module x_lut4_0x3300 ( i1, i3, o );

input i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst058930  ( .b(n36), .a(i1), .zn(o) );
i1 inst058931  ( .a(i3), .zn(n36) );

endmodule


module x_lut4_0x0808 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

an3 inst008463  ( .c(i1), .b(n36), .a(i0), .z(o) );
i1 inst008464  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0xf888 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst306127  ( .a(n36), .zn(o) );
aoi22 inst306128  ( .b2(i2), .b1(i3), .a2(i0), .a1(i1), .zn(n36) );

endmodule


module x_lut4_0xefff ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na3 inst296159  ( .c(n35), .b(i2), .a(i3), .zn(o) );
no2 inst296160  ( .b(i0), .a(i1), .zn(n35) );

endmodule


module x_lut4_0x0004 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no4 inst000633  ( .d(n35), .c(i0), .b(i2), .a(i3), .zn(o) );
i1 inst000634  ( .a(i1), .zn(n35) );

endmodule


module x_lut4_0x00f0 ( i2, i3, o );

input i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst001302  ( .b(n36), .a(i3), .zn(o) );
i1 inst001303  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0x7520 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst141865  ( .b(n36), .a(i1), .zn(n35) );
mx21 inst141866  ( .sb(i0), .b(n35), .a(i3), .z(o) );
i1 inst141867  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0x8000 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an4 inst156161  ( .d(i0), .c(i1), .b(i2), .a(i3), .z(o) );

endmodule


module x_lut4_0x6c00 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst129751  ( .b(n36), .a(i3), .z(o) );
an2 inst129752  ( .b(i0), .a(i2), .z(n37) );
xo2 inst129753  ( .b(n37), .a(i1), .z(n36) );

endmodule


module x_lut4_0x0550 ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst005542  ( .b(n36), .a(i0), .zn(o) );
xn2 inst005543  ( .b(i2), .a(i3), .zn(n36) );

endmodule


module x_lut4_0x1122 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst018090  ( .b(n36), .a(i1), .zn(o) );
xn2 inst018091  ( .b(i0), .a(i3), .zn(n36) );

endmodule


module x_lut4_0xa000 ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

an3 inst197025  ( .c(i3), .b(i0), .a(i2), .z(o) );

endmodule


module x_lut4_0xccec ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst251803  ( .a(n36), .zn(o) );
aoi31 inst251804  ( .b(i1), .a3(i2), .a2(n37), .a1(i0), .zn(n36) );
i1 inst251805  ( .a(i3), .zn(n37) );

endmodule


module x_lut4_0x5a55 ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

xo2 inst106804  ( .b(i0), .a(n36), .z(o) );
na2 inst106805  ( .b(n37), .a(i3), .zn(n36) );
i1 inst106806  ( .a(i2), .zn(n37) );

endmodule


module x_lut4_0xecec ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst292474  ( .a(n35), .zn(o) );
aoi21 inst292475  ( .b(i1), .a2(i0), .a1(i2), .zn(n35) );

endmodule


module x_lut4_0xaaf0 ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst209820  ( .sb(i3), .b(i0), .a(i2), .z(o) );

endmodule


module x_lut4_0xee44 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst294194  ( .sb(i0), .b(i3), .a(i1), .z(o) );

endmodule


module x_lut4_0x00aa ( i0, i3, o );

input i0, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst001096  ( .b(n36), .a(i3), .zn(o) );
i1 inst001097  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0x2d22 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

xo2 inst052020  ( .b(n36), .a(n35), .z(o) );
na2 inst052021  ( .b(n37), .a(i0), .zn(n35) );
na2 inst052022  ( .b(n38), .a(i3), .zn(n36) );
i1 inst052023  ( .a(i1), .zn(n37) );
i1 inst052024  ( .a(i2), .zn(n38) );

endmodule


module x_lut4_0x03f3 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21i inst004194  ( .sb(i2), .b(i3), .a(i1), .zn(o) );

endmodule


module x_lut4_0x1000 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst016947  ( .c(i0), .b(i1), .a(n35), .zn(o) );
na2 inst016948  ( .b(i2), .a(i3), .zn(n35) );

endmodule


module x_lut4_0xfcff ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst311405  ( .b(i3), .a(n36), .zn(o) );
no2 inst311406  ( .b(i1), .a(i2), .zn(n36) );

endmodule


module x_lut4_0xfaff ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst309131  ( .b(i3), .a(n36), .zn(o) );
no2 inst309132  ( .b(i0), .a(i2), .zn(n36) );

endmodule


module x_lut4_0x0233 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

aoi21 inst002449  ( .b(i1), .a2(n35), .a1(i3), .zn(o) );
na2 inst002450  ( .b(n36), .a(i0), .zn(n35) );
i1 inst002451  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0x0055 ( i0, i3, o );

input i0, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst000831  ( .b(i0), .a(i3), .zn(o) );

endmodule


module x_lut4_0x0040 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst000776  ( .c(i0), .b(i3), .a(n35), .zn(o) );
na2 inst000777  ( .b(i1), .a(i2), .zn(n35) );

endmodule


module x_lut4_0xc000 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

an3 inst236555  ( .c(i3), .b(i1), .a(i2), .z(o) );

endmodule


module x_lut4_0x1311 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

aoi21 inst020150  ( .b(i1), .a2(n35), .a1(i0), .zn(o) );
na2 inst020151  ( .b(n36), .a(i3), .zn(n35) );
i1 inst020152  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0x0705 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

aoi21 inst007387  ( .b(i2), .a2(n35), .a1(i0), .zn(o) );
na2 inst007388  ( .b(n36), .a(i3), .zn(n35) );
i1 inst007389  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0xcecc ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst254011  ( .a(n36), .zn(o) );
aoi31 inst254012  ( .b(i1), .a3(i3), .a2(n37), .a1(i0), .zn(n36) );
i1 inst254013  ( .a(i2), .zn(n37) );

endmodule


module x_lut4_0x509c ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

xo2 inst095253  ( .b(n36), .a(n35), .z(o) );
na2 inst095254  ( .b(n37), .a(i2), .zn(n35) );
na2 inst095255  ( .b(n38), .a(i1), .zn(n36) );
i1 inst095256  ( .a(i0), .zn(n37) );
i1 inst095257  ( .a(i3), .zn(n38) );

endmodule


module x_lut4_0x55a5 ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

xo2 inst100985  ( .b(i0), .a(n36), .z(o) );
na2 inst100986  ( .b(n37), .a(i2), .zn(n36) );
i1 inst100987  ( .a(i3), .zn(n37) );

endmodule


module x_lut4_0xffea ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or3 inst314391  ( .c(n36), .b(i0), .a(i3), .z(o) );
an2 inst314392  ( .b(i1), .a(i2), .z(n36) );

endmodule


module x_lut4_0xcccd ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst251690  ( .b(i1), .a(n36), .z(o) );
no3 inst251691  ( .c(i2), .b(i3), .a(i0), .zn(n36) );

endmodule


module x_lut4_0xffc0 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst314262  ( .a(n35), .zn(o) );
aoi21 inst314263  ( .b(i3), .a2(i1), .a1(i2), .zn(n35) );

endmodule


module x_lut4_0x0703 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

aoi21 inst007381  ( .b(i2), .a2(n35), .a1(i1), .zn(o) );
na2 inst007382  ( .b(n36), .a(i3), .zn(n35) );
i1 inst007383  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0xeaaa ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst289648  ( .a(n36), .zn(o) );
aoi31 inst289649  ( .b(i0), .a3(i3), .a2(i1), .a1(i2), .zn(n36) );

endmodule


module x_lut4_0x1505 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

aoi21 inst022341  ( .b(i0), .a2(n35), .a1(i2), .zn(o) );
na2 inst022342  ( .b(n36), .a(i3), .zn(n35) );
i1 inst022343  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0xbfff ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na4 inst236553  ( .d(n35), .c(i1), .b(i2), .a(i3), .zn(o) );
i1 inst236554  ( .a(i0), .zn(n35) );

endmodule


module x_lut4_0xf5fd ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst302937  ( .b(i0), .a(n36), .zn(o) );
aoi21 inst302938  ( .b(i2), .a2(n37), .a1(i1), .zn(n36) );
i1 inst302939  ( .a(i3), .zn(n37) );

endmodule


module x_lut4_0x0323 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

aoi21 inst003420  ( .b(i1), .a2(n35), .a1(i2), .zn(o) );
na2 inst003421  ( .b(n36), .a(i0), .zn(n35) );
i1 inst003422  ( .a(i3), .zn(n36) );

endmodule


module x_lut4_0x0080 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an4 inst000964  ( .d(n35), .c(i0), .b(i1), .a(i2), .z(o) );
i1 inst000965  ( .a(i3), .zn(n35) );

endmodule


module x_lut4_0xcc00 ( i1, i3, o );

input i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst250954  ( .b(i1), .a(i3), .z(o) );

endmodule


module x_lut4_0x0caa ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst013529  ( .b(n36), .a(i2), .zn(n35) );
mx21 inst013530  ( .sb(i3), .b(n35), .a(i0), .z(o) );
i1 inst013531  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0xff77 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na3 inst314024  ( .c(i1), .b(n36), .a(i0), .zn(o) );
i1 inst314025  ( .a(i3), .zn(n36) );

endmodule


module x_lut4_0x0f55 ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21i inst016333  ( .sb(i3), .b(i2), .a(i0), .zn(o) );

endmodule


module x_lut4_0xb8aa ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst227213  ( .b(n37), .a(i1), .zn(n36) );
mx21 inst227214  ( .sb(n36), .b(i2), .a(i0), .z(o) );
i1 inst227215  ( .a(i3), .zn(n37) );

endmodule


module x_lut4_0xcacc ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst249420  ( .b(n37), .a(i2), .zn(n36) );
mx21 inst249421  ( .sb(n36), .b(i0), .a(i1), .z(o) );
i1 inst249422  ( .a(i3), .zn(n37) );

endmodule


module x_lut4_0x77f7 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

oai211 inst145271  ( .c(i1), .b(i0), .a2(n36), .a1(i3), .zn(o) );
i1 inst145272  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0x303f ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21i inst055940  ( .sb(i2), .b(i1), .a(i3), .zn(o) );

endmodule


module x_lut4_0x05af ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21i inst005911  ( .sb(i0), .b(i3), .a(i2), .zn(o) );

endmodule


module x_lut4_0x550f ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21i inst100456  ( .sb(i3), .b(i0), .a(i2), .zn(o) );

endmodule


module x_lut4_0x0a5f ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21i inst011065  ( .sb(i0), .b(i2), .a(i3), .zn(o) );

endmodule


module x_lut4_0xd8d8 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst266938  ( .sb(i0), .b(i1), .a(i2), .z(o) );

endmodule


module x_lut4_0xffac ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst314204  ( .b(n36), .a(i3), .z(o) );
mx21 inst314205  ( .sb(i2), .b(i0), .a(i1), .z(n36) );

endmodule


module x_lut4_0x00ca ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst001190  ( .b(n36), .a(i3), .zn(o) );
mx21i inst001191  ( .sb(i2), .b(i1), .a(i0), .zn(n36) );

endmodule


module x_lut4_0x6fff ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na3 inst135369  ( .c(n36), .b(i2), .a(i3), .zn(o) );
xn2 inst135370  ( .b(i0), .a(i1), .zn(n36) );

endmodule


module x_lut4_0x0030 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst000735  ( .c(i1), .b(i3), .a(n36), .zn(o) );
i1 inst000736  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0xeccc ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst292327  ( .a(n36), .zn(o) );
aoi31 inst292328  ( .b(i1), .a3(i3), .a2(i0), .a1(i2), .zn(n36) );

endmodule


module x_lut4_0xf5bb ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst302670  ( .b(i0), .a(i3), .z(n36) );
na3 inst302671  ( .c(i1), .b(n39), .a(n38), .zn(n37) );
mx21 inst302672  ( .sb(n36), .b(i2), .a(n37), .z(o) );
i1 inst302673  ( .a(i0), .zn(n38) );
i1 inst302674  ( .a(i3), .zn(n39) );

endmodule


module x_lut4_0xcc88 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst251456  ( .b(i1), .a2(i3), .a1(i0), .zn(n35) );
i1 inst251457  ( .a(n35), .zn(o) );

endmodule


module x_lut4_0xeeff ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst294995  ( .b(i3), .a(n36), .zn(o) );
no2 inst294996  ( .b(i0), .a(i1), .zn(n36) );

endmodule


module x_lut4_0xffbb ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst314248  ( .b(i1), .a(n36), .zn(o) );
no2 inst314249  ( .b(i0), .a(i3), .zn(n36) );

endmodule


module x_lut4_0xcccc ( i1, o );

input i1 ;
output  o;

supply0 VSS;
supply1 VDD;

b1 inst251689  ( .z(o),.a(i1) );

endmodule


module x_lut4_0xe6f7 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst284665  ( .b(i1), .a(i0), .z(n36) );
na3 inst284666  ( .c(i3), .b(n39), .a(n38), .zn(n37) );
mx21 inst284667  ( .sb(n36), .b(i2), .a(n37), .z(o) );
i1 inst284668  ( .a(i1), .zn(n38) );
i1 inst284669  ( .a(i0), .zn(n39) );

endmodule


module x_lut4_0xeeec ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst294935  ( .b(n36), .a(n35), .zn(o) );
oai21 inst294936  ( .b(i0), .a2(i3), .a1(i2), .zn(n36) );
i1 inst294937  ( .a(i1), .zn(n35) );

endmodule


module x_lut4_0xfcf8 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst311388  ( .b(n36), .a(n35), .zn(o) );
oai21 inst311389  ( .b(i1), .a2(i3), .a1(i0), .zn(n36) );
i1 inst311390  ( .a(i2), .zn(n35) );

endmodule


module x_lut4_0xf222 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst298366  ( .b(n37), .a2(n36), .a1(i1), .zn(o) );
i1 inst298367  ( .a(i0), .zn(n36) );
na2 inst298368  ( .b(i2), .a(i3), .zn(n37) );

endmodule


module x_lut4_0x1010 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst017001  ( .c(i0), .b(i1), .a(n36), .zn(o) );
i1 inst017002  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0x56a6 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

xo2 inst102137  ( .b(i0), .a(i3), .z(n36) );
xo2 inst102138  ( .b(i1), .a(i0), .z(n37) );
mx21 inst102139  ( .sb(i2), .b(n36), .a(n37), .z(o) );

endmodule


module x_lut4_0x1be4 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

xo2 inst030836  ( .b(i3), .a(n36), .z(o) );
mx21 inst030837  ( .sb(i0), .b(i2), .a(i1), .z(n36) );

endmodule


module x_lut4_0xaa88 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst209459  ( .b(i0), .a2(i3), .a1(i1), .zn(n35) );
i1 inst209460  ( .a(n35), .zn(o) );

endmodule


module x_lut4_0xf4f0 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst301750  ( .a(n36), .zn(o) );
aoi31 inst301751  ( .b(i2), .a3(i3), .a2(n37), .a1(i1), .zn(n36) );
i1 inst301752  ( .a(i0), .zn(n37) );

endmodule


module x_lut4_0xfefe ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

or3 inst313650  ( .c(i0), .b(i1), .a(i2), .z(o) );

endmodule


module x_lut4_0xf0f4 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst297031  ( .a(n36), .zn(o) );
aoi21 inst297032  ( .b(i2), .a2(i1), .a1(n37), .zn(n36) );
no2 inst297033  ( .b(i0), .a(i3), .zn(n37) );

endmodule


module x_lut4_0x0104 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst001345  ( .c(i0), .b(i2), .a(n36), .zn(o) );
xn2 inst001346  ( .b(i1), .a(i3), .zn(n36) );

endmodule


module x_lut4_0x7fff ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na4 inst156160  ( .d(i0), .c(i1), .b(i2), .a(i3), .zn(o) );

endmodule


module x_lut4_0xc480 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst241649  ( .b(i1), .a(n36), .z(o) );
mx21 inst241650  ( .sb(i0), .b(i2), .a(i3), .z(n36) );

endmodule


module x_lut4_0xa280 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst199826  ( .b(i0), .a(n36), .z(o) );
mx21 inst199827  ( .sb(i1), .b(i2), .a(i3), .z(n36) );

endmodule


module x_lut4_0xe000 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

oai211 inst276047  ( .c(i3), .b(i2), .a2(i1), .a1(i0), .zn(n36) );
i1 inst276048  ( .a(n36), .zn(o) );

endmodule


module x_lut4_0xcdcc ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst252808  ( .a(n36), .zn(o) );
aoi21 inst252809  ( .b(i1), .a2(i3), .a1(n37), .zn(n36) );
no2 inst252810  ( .b(i0), .a(i2), .zn(n37) );

endmodule


module x_lut4_0x8200 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an3 inst158492  ( .c(n36), .b(i3), .a(i0), .z(o) );
xn2 inst158493  ( .b(i1), .a(i2), .zn(n36) );

endmodule


module x_lut4_0xc800 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

oai211 inst246108  ( .c(i3), .b(i1), .a2(i2), .a1(i0), .zn(n36) );
i1 inst246109  ( .a(n36), .zn(o) );

endmodule


module x_lut4_0x0003 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst000632  ( .c(i2), .b(i3), .a(i1), .zn(o) );

endmodule


module x_lut4_0xb4b4 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst221858  ( .b(n37), .a(i0), .zn(n36) );
xo2 inst221859  ( .b(n36), .a(i2), .z(o) );
i1 inst221860  ( .a(i1), .zn(n37) );

endmodule


module x_lut4_0xf05a ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst296482  ( .b(n37), .a(i3), .zn(n36) );
xo2 inst296483  ( .b(n36), .a(i2), .z(o) );
i1 inst296484  ( .a(i0), .zn(n37) );

endmodule


module x_lut4_0x9000 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an3 inst175819  ( .c(n36), .b(i2), .a(i3), .z(o) );
xn2 inst175820  ( .b(i0), .a(i1), .zn(n36) );

endmodule


module x_lut4_0xfe54 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst312913  ( .b(i2), .a(i1), .z(n35) );
mx21 inst312914  ( .sb(i0), .b(i3), .a(n35), .z(o) );

endmodule


module x_lut4_0xfe0e ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst312621  ( .b(i1), .a(i0), .z(n35) );
mx21 inst312622  ( .sb(i2), .b(i3), .a(n35), .z(o) );

endmodule


module x_lut4_0x0101 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst001341  ( .c(i1), .b(i2), .a(i0), .zn(o) );

endmodule


module x_lut4_0x0110 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst001376  ( .c(i0), .b(i1), .a(n36), .zn(o) );
xn2 inst001377  ( .b(i2), .a(i3), .zn(n36) );

endmodule


module x_lut4_0xffee ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

or3 inst314399  ( .c(i0), .b(i1), .a(i3), .z(o) );

endmodule


module x_lut4_0x0009 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst000641  ( .c(i2), .b(i3), .a(n36), .zn(o) );
xo2 inst000642  ( .b(i0), .a(i1), .z(n36) );

endmodule


module x_lut4_0xe4e4 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst281973  ( .sb(i0), .b(i2), .a(i1), .z(o) );

endmodule


module x_lut4_0x1001 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst016949  ( .c(i0), .b(i1), .a(n36), .zn(o) );
xo2 inst016950  ( .b(i2), .a(i3), .z(n36) );

endmodule


module x_lut4_0xf0ff ( i2, i3, o );

input i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst297062  ( .b(n36), .a(i3), .zn(o) );
i1 inst297063  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0xf5f5 ( i0, i2, o );

input i0, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst302914  ( .b(n36), .a(i0), .zn(o) );
i1 inst302915  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0xf3fc ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst300567  ( .b(n36), .a(i2), .z(o) );
xo2 inst300568  ( .b(i1), .a(i3), .z(n36) );

endmodule


module x_lut4_0xf5fa ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst302928  ( .b(n36), .a(i2), .z(o) );
xo2 inst302929  ( .b(i0), .a(i3), .z(n36) );

endmodule


module x_lut4_0xfcfa ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst311394  ( .b(n36), .a(i2), .z(o) );
mx21 inst311395  ( .sb(i3), .b(i1), .a(i0), .z(n36) );

endmodule


module x_lut4_0x1414 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst021242  ( .b(n36), .a(i0), .zn(o) );
xn2 inst021243  ( .b(i1), .a(i2), .zn(n36) );

endmodule


module x_lut4_0xff6c ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst313986  ( .b(n36), .a(i3), .z(o) );
an2 inst313987  ( .b(i0), .a(i2), .z(n37) );
xo2 inst313988  ( .b(n37), .a(i1), .z(n36) );

endmodule


module x_lut4_0xf6fa ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst304291  ( .b(n36), .a(i2), .z(o) );
an2 inst304292  ( .b(i1), .a(i3), .z(n37) );
mx21i inst304293  ( .sb(i0), .b(n37), .a(n38), .zn(n36) );
na2 inst304294  ( .b(i1), .a(i3), .zn(n38) );

endmodule


module x_lut4_0x3c00 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst069896  ( .b(n36), .a(i3), .z(o) );
xo2 inst069897  ( .b(i1), .a(i2), .z(n36) );

endmodule


module x_lut4_0xf1f0 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst298172  ( .a(n36), .zn(o) );
aoi21 inst298173  ( .b(i2), .a2(i3), .a1(n37), .zn(n36) );
no2 inst298174  ( .b(i0), .a(i1), .zn(n37) );

endmodule


module x_lut4_0xf0f2 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst297026  ( .a(n36), .zn(o) );
aoi21 inst297027  ( .b(i2), .a2(i0), .a1(n37), .zn(n36) );
no2 inst297028  ( .b(i1), .a(i3), .zn(n37) );

endmodule


module x_lut4_0x0303 ( i1, i2, o );

input i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst003321  ( .b(i1), .a(i2), .zn(o) );

endmodule


module x_lut4_0xf3f0 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst300532  ( .b(n36), .a2(n35), .a1(i1), .zn(o) );
i1 inst300533  ( .a(i3), .zn(n35) );
i1 inst300534  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0xcfcc ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst255190  ( .b(n36), .a2(n35), .a1(i2), .zn(o) );
i1 inst255191  ( .a(i3), .zn(n35) );
i1 inst255192  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0xfbf8 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst310285  ( .b(n36), .a(i2), .z(o) );
mx21 inst310286  ( .sb(i1), .b(i0), .a(i3), .z(n36) );

endmodule


module x_lut4_0x0505 ( i0, i2, o );

input i0, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst005285  ( .b(i0), .a(i2), .zn(o) );

endmodule


module x_lut4_0x0033 ( i1, i3, o );

input i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst000741  ( .b(i1), .a(i3), .zn(o) );

endmodule


module x_lut4_0x8800 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

an3 inst166292  ( .c(i3), .b(i0), .a(i1), .z(o) );

endmodule


module x_lut4_0x8888 ( i0, i1, o );

input i0, i1 ;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst166809  ( .b(i0), .a(i1), .z(o) );

endmodule


module x_lut4_0x7777 ( i0, i1, o );

input i0, i1 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst144704  ( .b(i0), .a(i1), .zn(o) );

endmodule


module x_lut4_0xdf80 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst275465  ( .b(i0), .a(i2), .z(n36) );
mx21 inst275466  ( .sb(n36), .b(i1), .a(i3), .z(o) );

endmodule


module x_lut4_0x1333 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

aoi31 inst020273  ( .b(i1), .a3(i3), .a2(i0), .a1(i2), .zn(o) );

endmodule


module x_lut4_0xbf80 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst235970  ( .b(i1), .a(i2), .z(n36) );
mx21 inst235971  ( .sb(n36), .b(i0), .a(i3), .z(o) );

endmodule


module x_lut4_0x00e2 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst001261  ( .b(n36), .a(i3), .zn(o) );
mx21i inst001262  ( .sb(i1), .b(i2), .a(i0), .zn(n36) );

endmodule


module x_lut4_0x3000 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

an3 inst055707  ( .c(i3), .b(n36), .a(i2), .z(o) );
i1 inst055708  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0xa8a0 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst207244  ( .b(n36), .a(n35), .zn(o) );
aoi21 inst207245  ( .b(i2), .a2(i1), .a1(i3), .zn(n35) );
i1 inst207246  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0xff10 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst313694  ( .a(n36), .zn(o) );
aoi21 inst313695  ( .b(i3), .a2(i2), .a1(n37), .zn(n36) );
no2 inst313696  ( .b(i0), .a(i1), .zn(n37) );

endmodule


module x_lut4_0xccee ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst251809  ( .b(n36), .a2(n35), .a1(i3), .zn(o) );
i1 inst251810  ( .a(i0), .zn(n35) );
i1 inst251811  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0x6060 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst114167  ( .b(n36), .a(i2), .z(o) );
xo2 inst114168  ( .b(i0), .a(i1), .z(n36) );

endmodule


module x_lut4_0xff22 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst313748  ( .b(n36), .a2(n35), .a1(i1), .zn(o) );
i1 inst313749  ( .a(i0), .zn(n35) );
i1 inst313750  ( .a(i3), .zn(n36) );

endmodule


module x_lut4_0xf020 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst296264  ( .b(i2), .a(n35), .z(o) );
aoi21 inst296265  ( .b(i3), .a2(n37), .a1(i0), .zn(n36) );
i1 inst296266  ( .a(i1), .zn(n37) );
i1 inst296267  ( .a(n36), .zn(n35) );

endmodule


module x_lut4_0x1100 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst017991  ( .c(i0), .b(i1), .a(n36), .zn(o) );
i1 inst017992  ( .a(i3), .zn(n36) );

endmodule


module x_lut4_0xffaf ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst314212  ( .b(i2), .a(n36), .zn(o) );
no2 inst314213  ( .b(i0), .a(i3), .zn(n36) );

endmodule


module x_lut4_0xfbfb ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst310293  ( .b(i1), .a(n36), .zn(o) );
no2 inst310294  ( .b(i0), .a(i2), .zn(n36) );

endmodule


module x_lut4_0xa004 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

mx21 inst197037  ( .sb(i3), .b(n37), .a(n36), .z(o) );
an2 inst197038  ( .b(i0), .a(i2), .z(n37) );
no3 inst197039  ( .c(n38), .b(i2), .a(i0), .zn(n36) );
i1 inst197040  ( .a(i1), .zn(n38) );

endmodule


module x_lut4_0x000a ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst000643  ( .c(i2), .b(i3), .a(n36), .zn(o) );
i1 inst000644  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0x5afb ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst107505  ( .b(n36), .a(n35), .z(o) );
i1 inst107506  ( .a(i2), .zn(n37) );
xo2 inst107507  ( .b(i2), .a(i0), .z(n35) );
oai22 inst107508  ( .b2(i1), .b1(i3), .a2(n37), .a1(i3), .zn(n36) );

endmodule


module x_lut4_0x0b0a ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst011759  ( .b(n35), .a(i2), .zn(o) );
aoi21 inst011760  ( .b(i0), .a2(n36), .a1(i3), .zn(n35) );
i1 inst011761  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0x5755 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

oai31 inst103004  ( .b(i0), .a3(i1), .a2(i2), .a1(n36), .zn(o) );
i1 inst103005  ( .a(i3), .zn(n36) );

endmodule


module x_lut4_0x02ff ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

oai31 inst003313  ( .b(i3), .a3(i1), .a2(i2), .a1(n36), .zn(o) );
i1 inst003314  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0xa0a0 ( i0, i2, o );

input i0, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst197634  ( .b(i0), .a(i2), .z(o) );

endmodule


module x_lut4_0x88a0 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst166894  ( .b(i0), .a(n36), .z(o) );
mx21 inst166895  ( .sb(i3), .b(i1), .a(i2), .z(n36) );

endmodule


module x_lut4_0xac00 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst211027  ( .b(i3), .a(n36), .z(o) );
mx21 inst211028  ( .sb(i2), .b(i0), .a(i1), .z(n36) );

endmodule


module x_lut4_0x4400 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

an3 inst079535  ( .c(i3), .b(n36), .a(i1), .z(o) );
i1 inst079536  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0xcfcf ( i1, i2, o );

input i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst255199  ( .b(n36), .a(i2), .zn(o) );
i1 inst255200  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0x0050 ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst000820  ( .c(i0), .b(i3), .a(n36), .zn(o) );
i1 inst000821  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0xa808 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst206593  ( .b(i0), .a(n36), .z(o) );
mx21 inst206594  ( .sb(i2), .b(i3), .a(i1), .z(n36) );

endmodule


module x_lut4_0xd800 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst265904  ( .b(i3), .a(n36), .z(o) );
mx21 inst265905  ( .sb(i0), .b(i1), .a(i2), .z(n36) );

endmodule


module x_lut4_0xccca ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst251684  ( .b(i2), .a(i3), .zn(n36) );
mx21 inst251685  ( .sb(n36), .b(i0), .a(i1), .z(o) );

endmodule


module x_lut4_0xaaac ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst209579  ( .b(i2), .a(i3), .zn(n36) );
mx21 inst209580  ( .sb(n36), .b(i1), .a(i0), .z(o) );

endmodule


module x_lut4_0x807f ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

xo2 inst156696  ( .b(i3), .a(n36), .z(o) );
na3 inst156697  ( .c(i2), .b(i0), .a(i1), .zn(n36) );

endmodule


module x_lut4_0x4411 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst079593  ( .b(n36), .a(i0), .zn(o) );
xo2 inst079594  ( .b(i1), .a(i3), .z(n36) );

endmodule


module x_lut4_0x9333 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

xo2 inst180033  ( .b(i1), .a(n36), .z(o) );
na3 inst180034  ( .c(i3), .b(i0), .a(i2), .zn(n36) );

endmodule


module x_lut4_0xff33 ( i1, i3, o );

input i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst313806  ( .b(n36), .a(i1), .zn(o) );
i1 inst313807  ( .a(i3), .zn(n36) );

endmodule


module x_lut4_0xcc33 ( i1, i3, o );

input i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

xn2 inst251137  ( .b(i1), .a(i3), .zn(o) );

endmodule


module x_lut4_0xc0ea ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst237434  ( .b(n37), .a2(n36), .a1(i3), .zn(o) );
i1 inst237435  ( .a(i0), .zn(n36) );
na2 inst237436  ( .b(i1), .a(i2), .zn(n37) );

endmodule


module x_lut4_0xc0c0 ( i1, i2, o );

input i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst237279  ( .b(i1), .a(i2), .z(o) );

endmodule


module x_lut4_0x0c03 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst012862  ( .b(n36), .a(i2), .zn(o) );
xo2 inst012863  ( .b(i1), .a(i3), .z(n36) );

endmodule


module x_lut4_0xbbff ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na3 inst231280  ( .c(i3), .b(n36), .a(i1), .zn(o) );
i1 inst231281  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0xafaf ( i0, i2, o );

input i0, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst215531  ( .b(n36), .a(i2), .zn(o) );
i1 inst215532  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0x0c0e ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst012894  ( .b(n35), .a(i2), .zn(o) );
aoi21 inst012895  ( .b(i1), .a2(n36), .a1(i0), .zn(n35) );
i1 inst012896  ( .a(i3), .zn(n36) );

endmodule


module x_lut4_0xfc00 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst310307  ( .b(i3), .a2(i2), .a1(i1), .zn(n35) );
i1 inst310308  ( .a(n35), .zn(o) );

endmodule


module x_lut4_0x4888 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst084842  ( .b(n36), .a(i1), .z(o) );
an2 inst084843  ( .b(i2), .a(i3), .z(n37) );
xo2 inst084844  ( .b(n37), .a(i0), .z(n36) );

endmodule


module x_lut4_0xa8a8 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst207274  ( .b(i0), .a2(i2), .a1(i1), .zn(n35) );
i1 inst207275  ( .a(n35), .zn(o) );

endmodule


module x_lut4_0x00ae ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst001107  ( .b(n35), .a(i3), .zn(o) );
aoi21 inst001108  ( .b(i0), .a2(n36), .a1(i1), .zn(n35) );
i1 inst001109  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0xf690 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst303724  ( .a(n36), .zn(o) );
aoi22 inst303725  ( .b2(n38), .b1(i2), .a2(n37), .a1(i3), .zn(n36) );
xo2 inst303726  ( .b(i0), .a(i1), .z(n37) );
xn2 inst303727  ( .b(i1), .a(i0), .zn(n38) );

endmodule


module x_lut4_0xbe82 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst234698  ( .a(n36), .zn(o) );
aoi22 inst234699  ( .b2(n38), .b1(i0), .a2(n37), .a1(i3), .zn(n36) );
xo2 inst234700  ( .b(i1), .a(i2), .z(n37) );
xn2 inst234701  ( .b(i2), .a(i1), .zn(n38) );

endmodule


module x_lut4_0xa0ec ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst197918  ( .b(n37), .a2(n36), .a1(i3), .zn(o) );
i1 inst197919  ( .a(i1), .zn(n36) );
na2 inst197920  ( .b(i0), .a(i2), .zn(n37) );

endmodule


module x_lut4_0xe2b8 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst279271  ( .a(n36), .zn(o) );
aoi22 inst279272  ( .b2(n38), .b1(i2), .a2(n37), .a1(i0), .zn(n36) );
xo2 inst279273  ( .b(i1), .a(i3), .z(n37) );
xn2 inst279274  ( .b(i3), .a(i1), .zn(n38) );

endmodule


module x_lut4_0xf960 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst307187  ( .a(n36), .zn(o) );
aoi22 inst307188  ( .b2(n38), .b1(i3), .a2(n37), .a1(i2), .zn(n36) );
xo2 inst307189  ( .b(i0), .a(i1), .z(n37) );
xn2 inst307190  ( .b(i1), .a(i0), .zn(n38) );

endmodule


module x_lut4_0xfffb ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or4 inst314424  ( .d(i2), .c(i3), .b(n35), .a(i0), .z(o) );
i1 inst314425  ( .a(i1), .zn(n35) );

endmodule


module x_lut4_0x55ff ( i0, i3, o );

input i0, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst101298  ( .b(i0), .a(i3), .zn(o) );

endmodule


module x_lut4_0xf3b3 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst300282  ( .b(n35), .a(i1), .zn(o) );
oai21 inst300283  ( .b(i2), .a2(i3), .a1(i0), .zn(n35) );

endmodule


module x_lut4_0xc840 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst246363  ( .b(i1), .a(n36), .z(o) );
mx21 inst246364  ( .sb(i0), .b(i3), .a(i2), .z(n36) );

endmodule


module x_lut4_0x50cc ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst095456  ( .b(n36), .a(i0), .zn(n35) );
mx21 inst095457  ( .sb(i3), .b(n35), .a(i1), .z(o) );
i1 inst095458  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0xae0c ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst213557  ( .b(n37), .a2(n36), .a1(i2), .zn(o) );
i1 inst213558  ( .a(i1), .zn(n36) );
na2 inst213559  ( .b(i0), .a(i3), .zn(n37) );

endmodule


module x_lut4_0xa8ff ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst207653  ( .b(n35), .a(i3), .zn(o) );
oai21 inst207654  ( .b(i0), .a2(i2), .a1(i1), .zn(n35) );

endmodule


module x_lut4_0xfffa ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

or3 inst314423  ( .c(i0), .b(i2), .a(i3), .z(o) );

endmodule


module x_lut4_0x5d08 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst110125  ( .b(n36), .a(i2), .zn(n35) );
mx21 inst110126  ( .sb(i0), .b(n35), .a(i3), .z(o) );
i1 inst110127  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0x000c ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no3 inst000647  ( .c(i2), .b(i3), .a(n36), .zn(o) );
i1 inst000648  ( .a(i1), .zn(n36) );

endmodule


module x_lut4_0xefee ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst296089  ( .b(n37), .a2(n36), .a1(i2), .zn(o) );
i1 inst296090  ( .a(i3), .zn(n36) );
no2 inst296091  ( .b(i0), .a(i1), .zn(n37) );

endmodule


module x_lut4_0xfafe ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst309128  ( .b(n37), .a2(n36), .a1(i3), .zn(o) );
i1 inst309129  ( .a(i1), .zn(n36) );
no2 inst309130  ( .b(i0), .a(i2), .zn(n37) );

endmodule


module x_lut4_0x3fff ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

na3 inst074639  ( .c(i3), .b(i1), .a(i2), .zn(o) );

endmodule


module x_lut4_0x0f0e ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst016095  ( .b(n36), .a(i2), .zn(o) );
no3 inst016096  ( .c(i1), .b(i3), .a(i0), .zn(n36) );

endmodule


module x_lut4_0xb400 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst220881  ( .b(n36), .a(i3), .z(o) );
no2 inst220882  ( .b(n38), .a(i0), .zn(n37) );
xo2 inst220883  ( .b(n37), .a(i2), .z(n36) );
i1 inst220884  ( .a(i1), .zn(n38) );

endmodule


module x_lut4_0x7080 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst135935  ( .b(n36), .a(i2), .z(o) );
an2 inst135936  ( .b(i0), .a(i1), .z(n37) );
xo2 inst135937  ( .b(n37), .a(i3), .z(n36) );

endmodule


module x_lut4_0x0707 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

aoi21 inst007393  ( .b(i2), .a2(i0), .a1(i1), .zn(o) );

endmodule


module x_lut4_0x1133 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

aoi21 inst018155  ( .b(i1), .a2(i0), .a1(i3), .zn(o) );

endmodule


module x_lut4_0x44cc ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

aoi21 inst080356  ( .b(n35), .a2(i0), .a1(i3), .zn(o) );
i1 inst080357  ( .a(i1), .zn(n35) );

endmodule


module x_lut4_0x7070 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

aoi21 inst135875  ( .b(n35), .a2(i0), .a1(i1), .zn(o) );
i1 inst135876  ( .a(i2), .zn(n35) );

endmodule


module x_lut4_0xff80 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst314053  ( .a(n36), .zn(o) );
aoi31 inst314054  ( .b(i3), .a3(i2), .a2(i0), .a1(i1), .zn(n36) );

endmodule


module x_lut4_0x5f5f ( i0, i2, o );

input i0, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst112985  ( .b(i0), .a(i2), .zn(o) );

endmodule


module x_lut4_0xaba8 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst210641  ( .b(i1), .a(i2), .zn(n36) );
mx21 inst210642  ( .sb(n36), .b(i3), .a(i0), .z(o) );

endmodule


module x_lut4_0x3355 ( i0, i1, i3, o );

input i0, i1, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

mx21i inst059202  ( .sb(i3), .b(i1), .a(i0), .zn(o) );

endmodule


module x_lut4_0xc8c8 ( i0, i1, i2, o );

input i0, i1, i2 ;
output  o;

supply0 VSS;
supply1 VDD;

oai21 inst246971  ( .b(i1), .a2(i2), .a1(i0), .zn(n35) );
i1 inst246972  ( .a(n35), .zn(o) );

endmodule


module x_lut4_0xfe10 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst312626  ( .b(i0), .a(i1), .zn(n36) );
mx21 inst312627  ( .sb(n36), .b(i2), .a(i3), .z(o) );

endmodule


module x_lut4_0xfe04 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst312584  ( .b(i0), .a(i2), .zn(n36) );
mx21 inst312585  ( .sb(n36), .b(i1), .a(i3), .z(o) );

endmodule


module x_lut4_0xfe02 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst312579  ( .b(i1), .a(i2), .zn(n36) );
mx21 inst312580  ( .sb(n36), .b(i0), .a(i3), .z(o) );

endmodule


module x_lut4_0xf0e2 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst296973  ( .b(i1), .a(i3), .zn(n36) );
mx21 inst296974  ( .sb(n36), .b(i0), .a(i2), .z(o) );

endmodule


module x_lut4_0xf1e0 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst298116  ( .b(i0), .a(i1), .zn(n36) );
mx21 inst298117  ( .sb(n36), .b(i3), .a(i2), .z(o) );

endmodule


module x_lut4_0x0f0a ( i0, i2, i3, o );

input i0, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst016087  ( .b(n35), .a(i2), .zn(o) );
no2 inst016088  ( .b(i3), .a(i0), .zn(n35) );

endmodule


module x_lut4_0x0f0c ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst016091  ( .b(n35), .a(i2), .zn(o) );
no2 inst016092  ( .b(i3), .a(i1), .zn(n35) );

endmodule


module x_lut4_0x22f0 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst039064  ( .b(n36), .a(i1), .zn(n35) );
mx21 inst039065  ( .sb(i3), .b(n35), .a(i2), .z(o) );
i1 inst039066  ( .a(i0), .zn(n36) );

endmodule


module x_lut4_0x30aa ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst056390  ( .b(n36), .a(i1), .zn(n35) );
mx21 inst056391  ( .sb(i3), .b(n35), .a(i0), .z(o) );
i1 inst056392  ( .a(i2), .zn(n36) );

endmodule


module x_lut4_0x3323 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

aoi21 inst059042  ( .b(i1), .a2(i2), .a1(n36), .zn(o) );
no2 inst059043  ( .b(i0), .a(i3), .zn(n36) );

endmodule


module x_lut4_0x3202 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst057857  ( .b(n36), .a(i1), .zn(o) );
mx21i inst057858  ( .sb(i2), .b(i3), .a(i0), .zn(n36) );

endmodule


module x_lut4_0x0800 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an4 inst008436  ( .d(n35), .c(i0), .b(i1), .a(i3), .z(o) );
i1 inst008437  ( .a(i2), .zn(n35) );

endmodule


module x_lut4_0xfafc ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

or2 inst309123  ( .b(n36), .a(i2), .z(o) );
mx21 inst309124  ( .sb(i3), .b(i0), .a(i1), .z(n36) );

endmodule


module x_lut4_0x1500 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

an2 inst022326  ( .b(i3), .a(n36), .z(o) );
aoi21 inst022327  ( .b(i0), .a2(i1), .a1(i2), .zn(n36) );

endmodule


module x_lut4_0xfdff ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na3 inst312573  ( .c(n35), .b(i0), .a(i3), .zn(o) );
no2 inst312574  ( .b(i1), .a(i2), .zn(n35) );

endmodule


module x_lut4_0xfcf0 ( i1, i2, i3, o );

input i1, i2, i3 ;
output  o;

supply0 VSS;
supply1 VDD;

i1 inst311362  ( .a(n35), .zn(o) );
aoi21 inst311363  ( .b(i2), .a2(i1), .a1(i3), .zn(n35) );

endmodule


module x_lut4_0x5410 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

no2 inst099367  ( .b(n36), .a(i0), .zn(o) );
mx21i inst099368  ( .sb(i1), .b(i3), .a(i2), .zn(n36) );

endmodule


module x_lut4_0xffa8 ( i0, i1, i2, i3, o );

input   i0, i1, i2, i3;
output  o;

supply0 VSS;
supply1 VDD;

na2 inst314195  ( .b(n36), .a(n35), .zn(o) );
oai21 inst314196  ( .b(i0), .a2(i2), .a1(i1), .zn(n36) );
i1 inst314197  ( .a(i3), .zn(n35) );

endmodule


module x_lut4_0x0000 ( o );


output  o;

supply0 VSS;
supply1 VDD;

cvss inst000628  ( .z(o) );

endmodule


module x_ff_NO_rst ( i, clk, ce, set, o);
input   i, clk, ce, set;
output  o;
supply0 VSS;
supply1 VDD;
wire    sn ;

dspbs   ff_inst
            ( .q(o),
              .c(clk),
              .d(o),
              .sd(i),
              .se(ce),
              .sn(sn) );


i1       inv_set
            ( .zn(sn),
              .a(set) );

endmodule

module x_ff_NO_ce_rst ( i, clk, set, o);
input   i, clk, set;
output  o;
supply0 VSS;
supply1 VDD;
wire    sn ;

dpbs   ff_inst
            ( .q(o),
              .c(clk),
              .d(i),
              .sn(sn) );


i1       inv_rst
            ( .zn(sn),
              .a(set) );

endmodule

module x_ff_NO_set ( i, clk, ce, rst, o);
input   i, clk, ce, rst;
output  o;
supply0 VSS;
supply1 VDD;
wire    rn ;

dspbr   ff_inst
            ( .q(o),
              .c(clk),
              .d(o),
              .sd(i),
              .se(ce),
              .rn(rn) );

i1       inv_rst
            ( .zn(rn),
              .a(rst) );


endmodule

module x_ff_NO_ce_set ( i, clk, rst, o);
input   i, clk, rst;
output  o;
supply0 VSS;
supply1 VDD;
wire    rn ;

dpbr   ff_inst
            ( .q(o),
              .c(clk),
              .d(i),
              .rn(rn) );


i1       inv_set
            ( .zn(rn),
              .a(rst) );

endmodule

module x_ff_NO_ce_rst_set ( i, clk, o);
input   i, clk;
output  o;
supply0 VSS;
supply1 VDD;

dpb   ff_inst
            ( .q(o),
              .c(clk),
              .d(i) );


endmodule

module newpro ( dsp_gpio_l , dsp_gpio_r , dsp_timer_l , dsp_timer_r , hi_io_en_l , nmi_outn , hi_io_en_r , vp_en_l , vp_en_r , r_s_led , inp_pin3_l , clk_in , inp_pin3_r , com_intn , csn , inp_pin4_l , power_hold , inp_pin4_r , vbat_on_l , vbat_on_r , audio_en_l , audio_en_r , audio_clk , dsp_intr_l , dsp_intr_r , vbat_high_l , hi_led_l , key_inn , vbat_high_r , hi_led_r , rdn , wrn , tan , \FlexBus_data[15] , \FlexBus_data[14] , \FlexBus_data[13] , \FlexBus_data[12] , \FlexBus_data[11] , \FlexBus_data[10] , \FlexBus_data[9] , \FlexBus_data[8] , \FlexBus_data[7] , \FlexBus_data[6] , \FlexBus_data[5] , \FlexBus_data[4] , \FlexBus_data[3] , \FlexBus_data[2] , \FlexBus_data[1] , \FlexBus_data[0] , \FlexBus_p3out_l[4] , \FlexBus_p3out_l[3] , \FlexBus_p3out_l[2] , \FlexBus_p3out_l[1] , \FlexBus_p3out_l[0] , \FlexBus_p3out_r[4] , \FlexBus_p3out_r[3] , \FlexBus_p3out_r[2] , \FlexBus_p3out_r[1] , \FlexBus_p3out_r[0] , \FlexBus_p4out_l[4] , \FlexBus_p4out_l[3] , \FlexBus_p4out_l[2] , \FlexBus_p4out_l[1] , \FlexBus_p4out_l[0] , \FlexBus_p4out_r[4] , \FlexBus_p4out_r[3] , \FlexBus_p4out_r[2] , \FlexBus_p4out_r[1] , \FlexBus_p4out_r[0] , \FlexBus_adr[7] , \FlexBus_adr[6] , \FlexBus_adr[5] , \FlexBus_adr[4] , \FlexBus_adr[3] , \FlexBus_adr[2] , \FlexBus_adr[1] , \FlexBus_adr[0] );
inout dsp_gpio_l;
inout dsp_gpio_r;
inout dsp_timer_l;
inout dsp_timer_r;
output hi_io_en_l;
output nmi_outn;
output hi_io_en_r;
output vp_en_l;
output vp_en_r;
output r_s_led;
input inp_pin3_l;
input clk_in;
input inp_pin3_r;
output com_intn;
input csn;
input inp_pin4_l;
output power_hold;
input inp_pin4_r;
output vbat_on_l;
output vbat_on_r;
output audio_en_l;
output audio_en_r;
output audio_clk;
output dsp_intr_l;
output dsp_intr_r;
output vbat_high_l;
output hi_led_l;
input key_inn;
output vbat_high_r;
output hi_led_r;
input rdn;
input wrn;
output tan;
inout \FlexBus_data[15] , \FlexBus_data[14] , \FlexBus_data[13] , \FlexBus_data[12] , \FlexBus_data[11] , \FlexBus_data[10] , \FlexBus_data[9] , \FlexBus_data[8] , \FlexBus_data[7] , \FlexBus_data[6] , \FlexBus_data[5] , \FlexBus_data[4] , \FlexBus_data[3] , \FlexBus_data[2] , \FlexBus_data[1] , \FlexBus_data[0] ;
output \FlexBus_p3out_l[4] , \FlexBus_p3out_l[3] , \FlexBus_p3out_l[2] , \FlexBus_p3out_l[1] , \FlexBus_p3out_l[0] ;
output \FlexBus_p3out_r[4] , \FlexBus_p3out_r[3] , \FlexBus_p3out_r[2] , \FlexBus_p3out_r[1] , \FlexBus_p3out_r[0] ;
output \FlexBus_p4out_l[4] , \FlexBus_p4out_l[3] , \FlexBus_p4out_l[2] , \FlexBus_p4out_l[1] , \FlexBus_p4out_l[0] ;
output \FlexBus_p4out_r[4] , \FlexBus_p4out_r[3] , \FlexBus_p4out_r[2] , \FlexBus_p4out_r[1] , \FlexBus_p4out_r[0] ;
input \FlexBus_adr[7] , \FlexBus_adr[6] , \FlexBus_adr[5] , \FlexBus_adr[4] , \FlexBus_adr[3] , \FlexBus_adr[2] , \FlexBus_adr[1] , \FlexBus_adr[0] ;

wire \FlexBus_right_hi_if_dataout_block_fifo_data[15] , \FlexBus_right_hi_if_dataout_block_fifo_data[14] , \FlexBus_right_hi_if_dataout_block_fifo_data[13] , \FlexBus_right_hi_if_dataout_block_fifo_data[12] , \FlexBus_right_hi_if_dataout_block_fifo_data[11] , \FlexBus_right_hi_if_dataout_block_fifo_data[10] , \FlexBus_right_hi_if_dataout_block_fifo_data[9] , \FlexBus_right_hi_if_dataout_block_fifo_data[8] , \FlexBus_right_hi_if_dataout_block_fifo_data[7] , \FlexBus_right_hi_if_dataout_block_fifo_data[6] , \FlexBus_right_hi_if_dataout_block_fifo_data[5] , \FlexBus_right_hi_if_dataout_block_fifo_data[4] , \FlexBus_right_hi_if_dataout_block_fifo_data[3] , \FlexBus_right_hi_if_dataout_block_fifo_data[2] , \FlexBus_right_hi_if_dataout_block_fifo_data[1] , \FlexBus_right_hi_if_dataout_block_fifo_data[0] ;
wire \FlexBus_left_hi_if_dataout_block_fifo_data[15] , \FlexBus_left_hi_if_dataout_block_fifo_data[14] , \FlexBus_left_hi_if_dataout_block_fifo_data[13] , \FlexBus_left_hi_if_dataout_block_fifo_data[12] , \FlexBus_left_hi_if_dataout_block_fifo_data[11] , \FlexBus_left_hi_if_dataout_block_fifo_data[10] , \FlexBus_left_hi_if_dataout_block_fifo_data[9] , \FlexBus_left_hi_if_dataout_block_fifo_data[8] , \FlexBus_left_hi_if_dataout_block_fifo_data[7] , \FlexBus_left_hi_if_dataout_block_fifo_data[6] , \FlexBus_left_hi_if_dataout_block_fifo_data[5] , \FlexBus_left_hi_if_dataout_block_fifo_data[4] , \FlexBus_left_hi_if_dataout_block_fifo_data[3] , \FlexBus_left_hi_if_dataout_block_fifo_data[2] , \FlexBus_left_hi_if_dataout_block_fifo_data[1] , \FlexBus_left_hi_if_dataout_block_fifo_data[0] ;
wire \FlexBus_left_hi_if_inout_block_hiocr[8] , \FlexBus_left_hi_if_inout_block_hiocr[7] , \FlexBus_left_hi_if_inout_block_hiocr[6] , \FlexBus_left_hi_if_inout_block_hiocr[5] , \FlexBus_left_hi_if_inout_block_hiocr[4] , \FlexBus_left_hi_if_inout_block_hiocr[3] , \FlexBus_left_hi_if_inout_block_hiocr[2] , \FlexBus_left_hi_if_inout_block_hiocr[1] , \FlexBus_left_hi_if_inout_block_hiocr[0] ;
wire \FlexBus_right_hi_if_inout_block_hiocr[8] , \FlexBus_right_hi_if_inout_block_hiocr[7] , \FlexBus_right_hi_if_inout_block_hiocr[6] , \FlexBus_right_hi_if_inout_block_hiocr[5] , \FlexBus_right_hi_if_inout_block_hiocr[4] , \FlexBus_right_hi_if_inout_block_hiocr[3] , \FlexBus_right_hi_if_inout_block_hiocr[2] , \FlexBus_right_hi_if_inout_block_hiocr[1] , \FlexBus_right_hi_if_inout_block_hiocr[0] ;
wire \FlexBus_left_hi_if_datain_block_inputcap[8] , \FlexBus_left_hi_if_datain_block_inputcap[7] , \FlexBus_left_hi_if_datain_block_inputcap[6] , \FlexBus_left_hi_if_datain_block_inputcap[5] , \FlexBus_left_hi_if_datain_block_inputcap[4] , \FlexBus_left_hi_if_datain_block_inputcap[3] , \FlexBus_left_hi_if_datain_block_inputcap[2] , \FlexBus_left_hi_if_datain_block_inputcap[1] , \FlexBus_left_hi_if_datain_block_inputcap[0] ;
wire \FlexBus_left_hi_if_datain_block_i_fifo[10] , \FlexBus_left_hi_if_datain_block_i_fifo[9] , \FlexBus_left_hi_if_datain_block_i_fifo[8] , \FlexBus_left_hi_if_datain_block_i_fifo[7] , \FlexBus_left_hi_if_datain_block_i_fifo[6] , \FlexBus_left_hi_if_datain_block_i_fifo[5] , \FlexBus_left_hi_if_datain_block_i_fifo[4] , \FlexBus_left_hi_if_datain_block_i_fifo[3] , \FlexBus_left_hi_if_datain_block_i_fifo[2] , \FlexBus_left_hi_if_datain_block_i_fifo[1] , \FlexBus_left_hi_if_datain_block_i_fifo[0] ;
wire \FlexBus_right_hi_if_enable_block_hoenr[5] , \FlexBus_right_hi_if_enable_block_hoenr[4] , \FlexBus_right_hi_if_enable_block_hoenr[3] , \FlexBus_right_hi_if_enable_block_hoenr[2] , \FlexBus_right_hi_if_enable_block_hoenr[1] , \FlexBus_right_hi_if_enable_block_hoenr[0] ;
wire \FlexBus_left_hi_if_timer_block_bit_counter[7] , \FlexBus_left_hi_if_timer_block_bit_counter[6] , \FlexBus_left_hi_if_timer_block_bit_counter[5] , \FlexBus_left_hi_if_timer_block_bit_counter[4] , \FlexBus_left_hi_if_timer_block_bit_counter[3] , \FlexBus_left_hi_if_timer_block_bit_counter[2] , \FlexBus_left_hi_if_timer_block_bit_counter[1] , \FlexBus_left_hi_if_timer_block_bit_counter[0] ;
wire \FlexBus_right_hi_if_timer_block_bit_counter[7] , \FlexBus_right_hi_if_timer_block_bit_counter[6] , \FlexBus_right_hi_if_timer_block_bit_counter[5] , \FlexBus_right_hi_if_timer_block_bit_counter[4] , \FlexBus_right_hi_if_timer_block_bit_counter[3] , \FlexBus_right_hi_if_timer_block_bit_counter[2] , \FlexBus_right_hi_if_timer_block_bit_counter[1] , \FlexBus_right_hi_if_timer_block_bit_counter[0] ;
wire \FlexBus_right_hi_if_timer_block_prescale_cnt[7] , \FlexBus_right_hi_if_timer_block_prescale_cnt[6] , \FlexBus_right_hi_if_timer_block_prescale_cnt[5] , \FlexBus_right_hi_if_timer_block_prescale_cnt[4] , \FlexBus_right_hi_if_timer_block_prescale_cnt[3] , \FlexBus_right_hi_if_timer_block_prescale_cnt[2] , \FlexBus_right_hi_if_timer_block_prescale_cnt[1] , \FlexBus_right_hi_if_timer_block_prescale_cnt[0] ;
wire \FlexBus_left_hi_if_timer_block_prescale_cnt[7] , \FlexBus_left_hi_if_timer_block_prescale_cnt[6] , \FlexBus_left_hi_if_timer_block_prescale_cnt[5] , \FlexBus_left_hi_if_timer_block_prescale_cnt[4] , \FlexBus_left_hi_if_timer_block_prescale_cnt[3] , \FlexBus_left_hi_if_timer_block_prescale_cnt[2] , \FlexBus_left_hi_if_timer_block_prescale_cnt[1] , \FlexBus_left_hi_if_timer_block_prescale_cnt[0] ;
wire \FlexBus_right_hi_if_datain_block_i2csbytecnt[12] , \FlexBus_right_hi_if_datain_block_i2csbytecnt[11] , \FlexBus_right_hi_if_datain_block_i2csbytecnt[10] , \FlexBus_right_hi_if_datain_block_i2csbytecnt[9] , \FlexBus_right_hi_if_datain_block_i2csbytecnt[8] , \FlexBus_right_hi_if_datain_block_i2csbytecnt[7] , \FlexBus_right_hi_if_datain_block_i2csbytecnt[6] , \FlexBus_right_hi_if_datain_block_i2csbytecnt[5] , \FlexBus_right_hi_if_datain_block_i2csbytecnt[4] , \FlexBus_right_hi_if_datain_block_i2csbytecnt[3] , \FlexBus_right_hi_if_datain_block_i2csbytecnt[2] , \FlexBus_right_hi_if_datain_block_i2csbytecnt[1] , \FlexBus_right_hi_if_datain_block_i2csbytecnt[0] ;
wire \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[10] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[9] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[8] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[7] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[6] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[5] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[4] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[3] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[2] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[1] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[0] ;
wire \FlexBus_left_hi_if_datain_block_i2csbytecnt[12] , \FlexBus_left_hi_if_datain_block_i2csbytecnt[11] , \FlexBus_left_hi_if_datain_block_i2csbytecnt[10] , \FlexBus_left_hi_if_datain_block_i2csbytecnt[9] , \FlexBus_left_hi_if_datain_block_i2csbytecnt[8] , \FlexBus_left_hi_if_datain_block_i2csbytecnt[7] , \FlexBus_left_hi_if_datain_block_i2csbytecnt[6] , \FlexBus_left_hi_if_datain_block_i2csbytecnt[5] , \FlexBus_left_hi_if_datain_block_i2csbytecnt[4] , \FlexBus_left_hi_if_datain_block_i2csbytecnt[3] , \FlexBus_left_hi_if_datain_block_i2csbytecnt[2] , \FlexBus_left_hi_if_datain_block_i2csbytecnt[1] , \FlexBus_left_hi_if_datain_block_i2csbytecnt[0] ;
wire \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[10] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[9] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[8] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[7] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[6] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[5] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[4] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[3] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[2] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[1] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[0] ;
wire \FlexBus_right_hi_if_timer_block_timer[7] , \FlexBus_right_hi_if_timer_block_timer[6] , \FlexBus_right_hi_if_timer_block_timer[5] , \FlexBus_right_hi_if_timer_block_timer[4] , \FlexBus_right_hi_if_timer_block_timer[3] , \FlexBus_right_hi_if_timer_block_timer[2] , \FlexBus_right_hi_if_timer_block_timer[1] , \FlexBus_right_hi_if_timer_block_timer[0] ;
wire \FlexBus_left_hi_if_timer_block_timer[7] , \FlexBus_left_hi_if_timer_block_timer[6] , \FlexBus_left_hi_if_timer_block_timer[5] , \FlexBus_left_hi_if_timer_block_timer[4] , \FlexBus_left_hi_if_timer_block_timer[3] , \FlexBus_left_hi_if_timer_block_timer[2] , \FlexBus_left_hi_if_timer_block_timer[1] , \FlexBus_left_hi_if_timer_block_timer[0] ;
wire \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[4] , \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[3] , \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[2] , \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[1] , \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ;
wire \FlexBus_right_hi_if_dataout_block_clk_loop[31] , \FlexBus_right_hi_if_dataout_block_clk_loop[30] , \FlexBus_right_hi_if_dataout_block_clk_loop[29] , \FlexBus_right_hi_if_dataout_block_clk_loop[28] , \FlexBus_right_hi_if_dataout_block_clk_loop[27] , \FlexBus_right_hi_if_dataout_block_clk_loop[26] , \FlexBus_right_hi_if_dataout_block_clk_loop[25] , \FlexBus_right_hi_if_dataout_block_clk_loop[24] , \FlexBus_right_hi_if_dataout_block_clk_loop[23] , \FlexBus_right_hi_if_dataout_block_clk_loop[22] , \FlexBus_right_hi_if_dataout_block_clk_loop[21] , \FlexBus_right_hi_if_dataout_block_clk_loop[20] , \FlexBus_right_hi_if_dataout_block_clk_loop[19] , \FlexBus_right_hi_if_dataout_block_clk_loop[18] , \FlexBus_right_hi_if_dataout_block_clk_loop[17] , \FlexBus_right_hi_if_dataout_block_clk_loop[16] , \FlexBus_right_hi_if_dataout_block_clk_loop[15] , \FlexBus_right_hi_if_dataout_block_clk_loop[14] , \FlexBus_right_hi_if_dataout_block_clk_loop[13] , \FlexBus_right_hi_if_dataout_block_clk_loop[12] , \FlexBus_right_hi_if_dataout_block_clk_loop[11] , \FlexBus_right_hi_if_dataout_block_clk_loop[10] , \FlexBus_right_hi_if_dataout_block_clk_loop[9] , \FlexBus_right_hi_if_dataout_block_clk_loop[8] , \FlexBus_right_hi_if_dataout_block_clk_loop[7] , \FlexBus_right_hi_if_dataout_block_clk_loop[6] , \FlexBus_right_hi_if_dataout_block_clk_loop[5] , \FlexBus_right_hi_if_dataout_block_clk_loop[4] , \FlexBus_right_hi_if_dataout_block_clk_loop[3] , \FlexBus_right_hi_if_dataout_block_clk_loop[2] , \FlexBus_right_hi_if_dataout_block_clk_loop[1] , \FlexBus_right_hi_if_dataout_block_clk_loop[0] ;
wire \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[4] , \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[3] , \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[2] , \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[1] , \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ;
wire \FlexBus_left_hi_if_dataout_block_clk_loop[31] , \FlexBus_left_hi_if_dataout_block_clk_loop[30] , \FlexBus_left_hi_if_dataout_block_clk_loop[29] , \FlexBus_left_hi_if_dataout_block_clk_loop[28] , \FlexBus_left_hi_if_dataout_block_clk_loop[27] , \FlexBus_left_hi_if_dataout_block_clk_loop[26] , \FlexBus_left_hi_if_dataout_block_clk_loop[25] , \FlexBus_left_hi_if_dataout_block_clk_loop[24] , \FlexBus_left_hi_if_dataout_block_clk_loop[23] , \FlexBus_left_hi_if_dataout_block_clk_loop[22] , \FlexBus_left_hi_if_dataout_block_clk_loop[21] , \FlexBus_left_hi_if_dataout_block_clk_loop[20] , \FlexBus_left_hi_if_dataout_block_clk_loop[19] , \FlexBus_left_hi_if_dataout_block_clk_loop[18] , \FlexBus_left_hi_if_dataout_block_clk_loop[17] , \FlexBus_left_hi_if_dataout_block_clk_loop[16] , \FlexBus_left_hi_if_dataout_block_clk_loop[15] , \FlexBus_left_hi_if_dataout_block_clk_loop[14] , \FlexBus_left_hi_if_dataout_block_clk_loop[13] , \FlexBus_left_hi_if_dataout_block_clk_loop[12] , \FlexBus_left_hi_if_dataout_block_clk_loop[11] , \FlexBus_left_hi_if_dataout_block_clk_loop[10] , \FlexBus_left_hi_if_dataout_block_clk_loop[9] , \FlexBus_left_hi_if_dataout_block_clk_loop[8] , \FlexBus_left_hi_if_dataout_block_clk_loop[7] , \FlexBus_left_hi_if_dataout_block_clk_loop[6] , \FlexBus_left_hi_if_dataout_block_clk_loop[5] , \FlexBus_left_hi_if_dataout_block_clk_loop[4] , \FlexBus_left_hi_if_dataout_block_clk_loop[3] , \FlexBus_left_hi_if_dataout_block_clk_loop[2] , \FlexBus_left_hi_if_dataout_block_clk_loop[1] , \FlexBus_left_hi_if_dataout_block_clk_loop[0] ;
wire \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[3] , \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[2] , \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[1] , \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ;
wire \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[3] , \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[2] , \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[1] , \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ;
wire \FlexBus_left_hi_if_enable_block_hoenr[5] , \FlexBus_left_hi_if_enable_block_hoenr[4] , \FlexBus_left_hi_if_enable_block_hoenr[3] , \FlexBus_left_hi_if_enable_block_hoenr[2] , \FlexBus_left_hi_if_enable_block_hoenr[1] , \FlexBus_left_hi_if_enable_block_hoenr[0] ;
wire \FlexBus_left_hi_if_timer_block_frame_cnt[4] , \FlexBus_left_hi_if_timer_block_frame_cnt[3] , \FlexBus_left_hi_if_timer_block_frame_cnt[2] , \FlexBus_left_hi_if_timer_block_frame_cnt[1] , \FlexBus_left_hi_if_timer_block_frame_cnt[0] ;
wire \FlexBus_left_hi_if_timer_block_timing_val[7] , \FlexBus_left_hi_if_timer_block_timing_val[6] , \FlexBus_left_hi_if_timer_block_timing_val[5] , \FlexBus_left_hi_if_timer_block_timing_val[4] , \FlexBus_left_hi_if_timer_block_timing_val[3] , \FlexBus_left_hi_if_timer_block_timing_val[2] , \FlexBus_left_hi_if_timer_block_timing_val[1] , \FlexBus_left_hi_if_timer_block_timing_val[0] ;
wire \FlexBus_right_hi_if_timer_block_frame_cnt[4] , \FlexBus_right_hi_if_timer_block_frame_cnt[3] , \FlexBus_right_hi_if_timer_block_frame_cnt[2] , \FlexBus_right_hi_if_timer_block_frame_cnt[1] , \FlexBus_right_hi_if_timer_block_frame_cnt[0] ;
wire \FlexBus_right_hi_if_timer_block_timing_val[7] , \FlexBus_right_hi_if_timer_block_timing_val[6] , \FlexBus_right_hi_if_timer_block_timing_val[5] , \FlexBus_right_hi_if_timer_block_timing_val[4] , \FlexBus_right_hi_if_timer_block_timing_val[3] , \FlexBus_right_hi_if_timer_block_timing_val[2] , \FlexBus_right_hi_if_timer_block_timing_val[1] , \FlexBus_right_hi_if_timer_block_timing_val[0] ;
wire \FlexBus_left_hi_if_dataout_block_fifo_wa[3] , \FlexBus_left_hi_if_dataout_block_fifo_wa[2] , \FlexBus_left_hi_if_dataout_block_fifo_wa[1] , \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ;
wire \FlexBus_right_hi_if_dataout_block_fifo_wa[3] , \FlexBus_right_hi_if_dataout_block_fifo_wa[2] , \FlexBus_right_hi_if_dataout_block_fifo_wa[1] , \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ;
wire \FlexBus_left_hi_if_dataout_block_fifo_ra_h[3] , \FlexBus_left_hi_if_dataout_block_fifo_ra_h[2] , \FlexBus_left_hi_if_dataout_block_fifo_ra_h[1] , \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ;
wire \FlexBus_right_hi_if_dataout_block_fifo_ra_h[3] , \FlexBus_right_hi_if_dataout_block_fifo_ra_h[2] , \FlexBus_right_hi_if_dataout_block_fifo_ra_h[1] , \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ;
wire \FlexBus_left_hi_if_datain_block_icc_ifcs[2] , \FlexBus_left_hi_if_datain_block_icc_ifcs[1] , \FlexBus_left_hi_if_datain_block_icc_ifcs[0] ;
wire \FlexBus_right_hi_if_datain_block_icc_ifcs[2] , \FlexBus_right_hi_if_datain_block_icc_ifcs[1] , \FlexBus_right_hi_if_datain_block_icc_ifcs[0] ;
wire \FlexBus_left_hi_if_dataout_block_fifo_ra_l[3] , \FlexBus_left_hi_if_dataout_block_fifo_ra_l[2] , \FlexBus_left_hi_if_dataout_block_fifo_ra_l[1] , \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ;
wire \FlexBus_right_hi_if_dataout_block_fifo_ra_l[3] , \FlexBus_right_hi_if_dataout_block_fifo_ra_l[2] , \FlexBus_right_hi_if_dataout_block_fifo_ra_l[1] , \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ;
wire \FlexBus_common_functions_div_clk[2] , \FlexBus_common_functions_div_clk[1] , \FlexBus_common_functions_div_clk[0] ;
wire \FlexBus_left_hi_if_datain_block_inpbitcnt[3] , \FlexBus_left_hi_if_datain_block_inpbitcnt[2] , \FlexBus_left_hi_if_datain_block_inpbitcnt[1] , \FlexBus_left_hi_if_datain_block_inpbitcnt[0] ;
wire \FlexBus_right_hi_if_datain_block_inpbitcnt[3] , \FlexBus_right_hi_if_datain_block_inpbitcnt[2] , \FlexBus_right_hi_if_datain_block_inpbitcnt[1] , \FlexBus_right_hi_if_datain_block_inpbitcnt[0] ;
wire \FlexBus_left_hi_if_timer_block_mcount_frame_cnt_cy[2] ;
wire \FlexBus_right_hi_if_timer_block_mcount_frame_cnt_cy[2] ;
wire \FlexBus_right_hi_if_datain_block_inputcap[8] , \FlexBus_right_hi_if_datain_block_inputcap[7] , \FlexBus_right_hi_if_datain_block_inputcap[6] , \FlexBus_right_hi_if_datain_block_inputcap[5] , \FlexBus_right_hi_if_datain_block_inputcap[4] , \FlexBus_right_hi_if_datain_block_inputcap[3] , \FlexBus_right_hi_if_datain_block_inputcap[2] , \FlexBus_right_hi_if_datain_block_inputcap[1] , \FlexBus_right_hi_if_datain_block_inputcap[0] ;
wire \FlexBus_right_hi_if_datain_block_intstatus[1] , \FlexBus_right_hi_if_datain_block_intstatus[0] ;
wire \FlexBus_right_hi_if_datain_block_i_fifo[10] , \FlexBus_right_hi_if_datain_block_i_fifo[9] , \FlexBus_right_hi_if_datain_block_i_fifo[8] , \FlexBus_right_hi_if_datain_block_i_fifo[7] , \FlexBus_right_hi_if_datain_block_i_fifo[6] , \FlexBus_right_hi_if_datain_block_i_fifo[5] , \FlexBus_right_hi_if_datain_block_i_fifo[4] , \FlexBus_right_hi_if_datain_block_i_fifo[3] , \FlexBus_right_hi_if_datain_block_i_fifo[2] , \FlexBus_right_hi_if_datain_block_i_fifo[1] , \FlexBus_right_hi_if_datain_block_i_fifo[0] ;
wire \FlexBus_left_hi_if_datain_block_intstatus[1] , \FlexBus_left_hi_if_datain_block_intstatus[0] ;
wire \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[7] , \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[6] , \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[5] , \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[4] , \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[3] , \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[2] , \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[1] , \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[0] ;
wire \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[7] , \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[6] , \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[5] , \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[4] , \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[3] , \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[2] , \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[1] , \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[0] ;
wire \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[7] , \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[6] , \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[5] , \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[4] , \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[3] , \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[2] , \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[1] , \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[0] ;
wire \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[7] , \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[6] , \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[5] , \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[4] , \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[3] , \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[2] , \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[1] , \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[0] ;
wire \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[12] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[11] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[10] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[9] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[8] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[7] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[6] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[5] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[4] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[3] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[2] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[1] , \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[0] ;
wire \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[12] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[11] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[10] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[9] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[8] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[7] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[6] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[5] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[4] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[3] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[2] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[1] , \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[0] ;
wire \FlexBus_right_hi_if_timer_block_mcount_timer_lut[7] , \FlexBus_right_hi_if_timer_block_mcount_timer_lut[6] , \FlexBus_right_hi_if_timer_block_mcount_timer_lut[5] , \FlexBus_right_hi_if_timer_block_mcount_timer_lut[4] , \FlexBus_right_hi_if_timer_block_mcount_timer_lut[3] , \FlexBus_right_hi_if_timer_block_mcount_timer_lut[2] , \FlexBus_right_hi_if_timer_block_mcount_timer_lut[1] , \FlexBus_right_hi_if_timer_block_mcount_timer_lut[0] ;
wire \FlexBus_left_hi_if_timer_block_mcount_timer_lut[7] , \FlexBus_left_hi_if_timer_block_mcount_timer_lut[6] , \FlexBus_left_hi_if_timer_block_mcount_timer_lut[5] , \FlexBus_left_hi_if_timer_block_mcount_timer_lut[4] , \FlexBus_left_hi_if_timer_block_mcount_timer_lut[3] , \FlexBus_left_hi_if_timer_block_mcount_timer_lut[2] , \FlexBus_left_hi_if_timer_block_mcount_timer_lut[1] , \FlexBus_left_hi_if_timer_block_mcount_timer_lut[0] ;
wire \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[4] , \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[3] , \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[2] , \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[1] , \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[0] ;
wire \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[4] , \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[3] , \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[2] , \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[1] , \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[0] ;
wire \FlexBus_right_hi_if_dataout_block_shift_data[15] , \FlexBus_right_hi_if_dataout_block_shift_data[14] , \FlexBus_right_hi_if_dataout_block_shift_data[13] , \FlexBus_right_hi_if_dataout_block_shift_data[12] , \FlexBus_right_hi_if_dataout_block_shift_data[11] , \FlexBus_right_hi_if_dataout_block_shift_data[10] , \FlexBus_right_hi_if_dataout_block_shift_data[9] , \FlexBus_right_hi_if_dataout_block_shift_data[8] , \FlexBus_right_hi_if_dataout_block_shift_data[7] , \FlexBus_right_hi_if_dataout_block_shift_data[6] , \FlexBus_right_hi_if_dataout_block_shift_data[5] , \FlexBus_right_hi_if_dataout_block_shift_data[4] , \FlexBus_right_hi_if_dataout_block_shift_data[3] , \FlexBus_right_hi_if_dataout_block_shift_data[2] , \FlexBus_right_hi_if_dataout_block_shift_data[1] , \FlexBus_right_hi_if_dataout_block_shift_data[0] ;
wire \FlexBus_left_hi_if_dataout_block_shift_data[15] , \FlexBus_left_hi_if_dataout_block_shift_data[14] , \FlexBus_left_hi_if_dataout_block_shift_data[13] , \FlexBus_left_hi_if_dataout_block_shift_data[12] , \FlexBus_left_hi_if_dataout_block_shift_data[11] , \FlexBus_left_hi_if_dataout_block_shift_data[10] , \FlexBus_left_hi_if_dataout_block_shift_data[9] , \FlexBus_left_hi_if_dataout_block_shift_data[8] , \FlexBus_left_hi_if_dataout_block_shift_data[7] , \FlexBus_left_hi_if_dataout_block_shift_data[6] , \FlexBus_left_hi_if_dataout_block_shift_data[5] , \FlexBus_left_hi_if_dataout_block_shift_data[4] , \FlexBus_left_hi_if_dataout_block_shift_data[3] , \FlexBus_left_hi_if_dataout_block_shift_data[2] , \FlexBus_left_hi_if_dataout_block_shift_data[1] , \FlexBus_left_hi_if_dataout_block_shift_data[0] ;

assign nlwrenamedsig_io_csn = csn ;
// initial $sdf_annotate("netgen/par/newpro_timesim.sdf");
x_buf  left_hi_if_timer_block_n29_xused ( .i(left_hi_if_timer_block_n29), .o(left_hi_if_timer_block_n29_0) );
x_buf  left_hi_if_timer_block_n29_dif_mux ( .i(left_hi_if_timer_block_n29_dig_mux_8676), .o(left_hi_if_timer_block_n29_dif_mux_8689) );
x_buf  left_hi_if_timer_block_n29_dig_mux ( .i(n99), .o(left_hi_if_timer_block_n29_dig_mux_8676) );
x_buf  left_hi_if_timer_block_n29_srinv ( .i(left_hi_if_timer_block_write_ctrl_0), .o(left_hi_if_timer_block_n29_srinv_8668) );
x_buf  left_hi_if_timer_block_n29_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n29_clkinv_8674) );
x_buf  right_hi_if_timer_block_n31_xused ( .i(right_hi_if_timer_block_n31), .o(right_hi_if_timer_block_n31_0) );
x_buf  right_hi_if_timer_block_n31_dif_mux ( .i(right_hi_if_timer_block_n31_dig_mux_8724), .o(right_hi_if_timer_block_n31_dif_mux_8737) );
x_buf  right_hi_if_timer_block_n31_dig_mux ( .i(n99), .o(right_hi_if_timer_block_n31_dig_mux_8724) );
x_buf  right_hi_if_timer_block_n31_srinv ( .i(right_hi_if_timer_block_write_ctrl1_0), .o(right_hi_if_timer_block_n31_srinv_8716) );
x_buf  right_hi_if_timer_block_n31_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n31_clkinv_8722) );
x_buf  left_hi_if_timer_block_n31_xused ( .i(left_hi_if_timer_block_n31), .o(left_hi_if_timer_block_n31_0) );
x_buf  left_hi_if_timer_block_n31_dif_mux ( .i(left_hi_if_timer_block_n31_dig_mux_8772), .o(left_hi_if_timer_block_n31_dif_mux_8785) );
x_buf  left_hi_if_timer_block_n31_dig_mux ( .i(n99), .o(left_hi_if_timer_block_n31_dig_mux_8772) );
x_buf  left_hi_if_timer_block_n31_srinv ( .i(left_hi_if_timer_block_write_ctrl1_0), .o(left_hi_if_timer_block_n31_srinv_8764) );
x_buf  left_hi_if_timer_block_n31_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n31_clkinv_8770) );
x_buf  right_hi_if_timer_block_n33_xused ( .i(right_hi_if_timer_block_n33), .o(right_hi_if_timer_block_n33_0) );
x_buf  right_hi_if_timer_block_n33_dif_mux ( .i(right_hi_if_timer_block_n33_dig_mux_8820), .o(right_hi_if_timer_block_n33_dif_mux_8833) );
x_buf  right_hi_if_timer_block_n33_dig_mux ( .i(n98), .o(right_hi_if_timer_block_n33_dig_mux_8820) );
x_buf  right_hi_if_timer_block_n33_srinv ( .i(right_hi_if_timer_block_write_ctrl_0), .o(right_hi_if_timer_block_n33_srinv_8812) );
x_buf  right_hi_if_timer_block_n33_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n33_clkinv_8818) );
x_buf  left_hi_if_timer_block_n33_xused ( .i(left_hi_if_timer_block_n33), .o(left_hi_if_timer_block_n33_0) );
x_buf  left_hi_if_timer_block_n33_dif_mux ( .i(left_hi_if_timer_block_n33_dig_mux_8868), .o(left_hi_if_timer_block_n33_dif_mux_8881) );
x_buf  left_hi_if_timer_block_n33_dig_mux ( .i(n98), .o(left_hi_if_timer_block_n33_dig_mux_8868) );
x_buf  left_hi_if_timer_block_n33_srinv ( .i(left_hi_if_timer_block_write_ctrl_0), .o(left_hi_if_timer_block_n33_srinv_8860) );
x_buf  left_hi_if_timer_block_n33_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n33_clkinv_8866) );
x_buf  right_hi_if_dataout_block_clk_loop_hi_wri_dymux ( .i(right_hi_if_dataout_block_clk_loop_hi_wri_byinv_8904), .o(right_hi_if_dataout_block_clk_loop_hi_wri_dymux_8905) );
x_buf  right_hi_if_dataout_block_clk_loop_hi_wri_byinv ( .i(1'b1), .o(right_hi_if_dataout_block_clk_loop_hi_wri_byinv_8904) );
x_buf  right_hi_if_dataout_block_clk_loop_hi_wri_clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_hi_wri_clkinv_8902) );
x_buf  right_hi_if_dataout_block_clk_loop_hi_wri_ceinv ( .i(clk_loop_hi_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_hi_wri_ceinv_8901) );
x_buf  left_hi_if_dataout_block_clk_loop_hi_wri_dymux ( .i(left_hi_if_dataout_block_clk_loop_hi_wri_byinv_8921), .o(left_hi_if_dataout_block_clk_loop_hi_wri_dymux_8922) );
x_buf  left_hi_if_dataout_block_clk_loop_hi_wri_byinv ( .i(1'b1), .o(left_hi_if_dataout_block_clk_loop_hi_wri_byinv_8921) );
x_buf  left_hi_if_dataout_block_clk_loop_hi_wri_clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_hi_wri_clkinv_8919) );
x_buf  left_hi_if_dataout_block_clk_loop_hi_wri_ceinv ( .i(clk_loop_hi_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_hi_wri_ceinv_8918) );
x_buf  right_hi_if_timer_block_n35_xused ( .i(right_hi_if_timer_block_n35), .o(right_hi_if_timer_block_n35_0) );
x_buf  right_hi_if_timer_block_n35_dif_mux ( .i(right_hi_if_timer_block_n35_dig_mux_8950), .o(right_hi_if_timer_block_n35_dif_mux_8963) );
x_buf  right_hi_if_timer_block_n35_dig_mux ( .i(n98), .o(right_hi_if_timer_block_n35_dig_mux_8950) );
x_buf  right_hi_if_timer_block_n35_srinv ( .i(right_hi_if_timer_block_write_ctrl1_0), .o(right_hi_if_timer_block_n35_srinv_8942) );
x_buf  right_hi_if_timer_block_n35_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n35_clkinv_8948) );
x_buf  left_hi_if_timer_block_n35_xused ( .i(left_hi_if_timer_block_n35), .o(left_hi_if_timer_block_n35_0) );
x_buf  left_hi_if_timer_block_n35_dif_mux ( .i(left_hi_if_timer_block_n35_dig_mux_8998), .o(left_hi_if_timer_block_n35_dif_mux_9011) );
x_buf  left_hi_if_timer_block_n35_dig_mux ( .i(n98), .o(left_hi_if_timer_block_n35_dig_mux_8998) );
x_buf  left_hi_if_timer_block_n35_srinv ( .i(left_hi_if_timer_block_write_ctrl1_0), .o(left_hi_if_timer_block_n35_srinv_8990) );
x_buf  left_hi_if_timer_block_n35_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n35_clkinv_8996) );
x_buf  left_hi_if_timer_block_n39_xused ( .i(left_hi_if_timer_block_n39), .o(left_hi_if_timer_block_n39_0) );
x_buf  left_hi_if_timer_block_n39_dif_mux ( .i(left_hi_if_timer_block_n39_dig_mux_9046), .o(left_hi_if_timer_block_n39_dif_mux_9059) );
x_buf  left_hi_if_timer_block_n39_dig_mux ( .i(n105), .o(left_hi_if_timer_block_n39_dig_mux_9046) );
x_buf  left_hi_if_timer_block_n39_srinv ( .i(left_hi_if_timer_block_write_ctrl2_0), .o(left_hi_if_timer_block_n39_srinv_9038) );
x_buf  left_hi_if_timer_block_n39_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n39_clkinv_9044) );
x_buf  right_hi_if_dataout_block_fifo_data_11__dxmux ( .i(n94), .o(right_hi_if_dataout_block_fifo_data_11__dxmux_9094) );
x_buf  right_hi_if_dataout_block_fifo_data_11__dymux ( .i(n95), .o(right_hi_if_dataout_block_fifo_data_11__dymux_9085) );
x_buf  right_hi_if_dataout_block_fifo_data_11__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_data_11__srinv_9083) );
x_buf  right_hi_if_dataout_block_fifo_data_11__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_fifo_data_11__clkinv_9082) );
x_buf  right_hi_if_dataout_block_fifo_data_11__ceinv ( .i(data_fifo_wr_r_0), .o(right_hi_if_dataout_block_fifo_data_11__ceinv_9081) );
x_buf  left_hi_if_dataout_block_fifo_data_11__dxmux ( .i(n94), .o(left_hi_if_dataout_block_fifo_data_11__dxmux_9122) );
x_buf  left_hi_if_dataout_block_fifo_data_11__dymux ( .i(n95), .o(left_hi_if_dataout_block_fifo_data_11__dymux_9113) );
x_buf  left_hi_if_dataout_block_fifo_data_11__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_data_11__srinv_9111) );
x_buf  left_hi_if_dataout_block_fifo_data_11__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_fifo_data_11__clkinv_9110) );
x_buf  left_hi_if_dataout_block_fifo_data_11__ceinv ( .i(data_fifo_wr_l_0), .o(left_hi_if_dataout_block_fifo_data_11__ceinv_9109) );
x_buf  left_hi_if_timer_block_n41_xused ( .i(left_hi_if_timer_block_n41), .o(left_hi_if_timer_block_n41_0) );
x_buf  left_hi_if_timer_block_n41_dif_mux ( .i(left_hi_if_timer_block_n41_dig_mux_9150), .o(left_hi_if_timer_block_n41_dif_mux_9163) );
x_buf  left_hi_if_timer_block_n41_dig_mux ( .i(n105), .o(left_hi_if_timer_block_n41_dig_mux_9150) );
x_buf  left_hi_if_timer_block_n41_srinv ( .i(left_hi_if_timer_block_write_ctrl3_0), .o(left_hi_if_timer_block_n41_srinv_9142) );
x_buf  left_hi_if_timer_block_n41_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n41_clkinv_9148) );
x_buf  left_hi_if_inout_block_dsp_gpio_mux0000_yused ( .i(n45), .o(n45_0) );
x_buf  right_hi_if_inout_block_dsp_gpio_mux0000_yused ( .i(n43), .o(n43_0) );
x_buf  left_hi_if_timer_block_n5_xused ( .i(left_hi_if_timer_block_n5), .o(left_hi_if_timer_block_n5_0) );
x_buf  left_hi_if_timer_block_n5_dif_mux ( .i(left_hi_if_timer_block_n5_dig_mux_9246), .o(left_hi_if_timer_block_n5_dif_mux_9259) );
x_buf  left_hi_if_timer_block_n5_dig_mux ( .i(n105), .o(left_hi_if_timer_block_n5_dig_mux_9246) );
x_buf  left_hi_if_timer_block_n5_srinv ( .i(left_hi_if_timer_block_write_ctrl_0), .o(left_hi_if_timer_block_n5_srinv_9238) );
x_buf  left_hi_if_timer_block_n5_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n5_clkinv_9244) );
x_buf  left_hi_if_timer_block_n43_xused ( .i(left_hi_if_timer_block_n43), .o(left_hi_if_timer_block_n43_0) );
x_buf  left_hi_if_timer_block_n43_dif_mux ( .i(left_hi_if_timer_block_n43_dig_mux_9294), .o(left_hi_if_timer_block_n43_dif_mux_9307) );
x_buf  left_hi_if_timer_block_n43_dig_mux ( .i(n104), .o(left_hi_if_timer_block_n43_dig_mux_9294) );
x_buf  left_hi_if_timer_block_n43_srinv ( .i(left_hi_if_timer_block_write_ctrl2_0), .o(left_hi_if_timer_block_n43_srinv_9286) );
x_buf  left_hi_if_timer_block_n43_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n43_clkinv_9292) );
x_buf  right_hi_if_dataout_block_fifo_data_13__dxmux ( .i(n92), .o(right_hi_if_dataout_block_fifo_data_13__dxmux_9342) );
x_buf  right_hi_if_dataout_block_fifo_data_13__dymux ( .i(n93), .o(right_hi_if_dataout_block_fifo_data_13__dymux_9333) );
x_buf  right_hi_if_dataout_block_fifo_data_13__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_data_13__srinv_9331) );
x_buf  right_hi_if_dataout_block_fifo_data_13__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_fifo_data_13__clkinv_9330) );
x_buf  right_hi_if_dataout_block_fifo_data_13__ceinv ( .i(data_fifo_wr_r_0), .o(right_hi_if_dataout_block_fifo_data_13__ceinv_9329) );
x_buf  left_hi_if_dataout_block_fifo_data_13__dxmux ( .i(n92), .o(left_hi_if_dataout_block_fifo_data_13__dxmux_9370) );
x_buf  left_hi_if_dataout_block_fifo_data_13__dymux ( .i(n93), .o(left_hi_if_dataout_block_fifo_data_13__dymux_9361) );
x_buf  left_hi_if_dataout_block_fifo_data_13__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_data_13__srinv_9359) );
x_buf  left_hi_if_dataout_block_fifo_data_13__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_fifo_data_13__clkinv_9358) );
x_buf  left_hi_if_dataout_block_fifo_data_13__ceinv ( .i(data_fifo_wr_l_0), .o(left_hi_if_dataout_block_fifo_data_13__ceinv_9357) );
x_buf  left_hi_if_timer_block_n7_xused ( .i(left_hi_if_timer_block_n7), .o(left_hi_if_timer_block_n7_0) );
x_buf  left_hi_if_timer_block_n7_dif_mux ( .i(left_hi_if_timer_block_n7_dig_mux_9398), .o(left_hi_if_timer_block_n7_dif_mux_9411) );
x_buf  left_hi_if_timer_block_n7_dig_mux ( .i(n105), .o(left_hi_if_timer_block_n7_dig_mux_9398) );
x_buf  left_hi_if_timer_block_n7_srinv ( .i(left_hi_if_timer_block_write_ctrl1_0), .o(left_hi_if_timer_block_n7_srinv_9390) );
x_buf  left_hi_if_timer_block_n7_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n7_clkinv_9396) );
x_buf  left_hi_if_timer_block_n45_xused ( .i(left_hi_if_timer_block_n45), .o(left_hi_if_timer_block_n45_0) );
x_buf  left_hi_if_timer_block_n45_dif_mux ( .i(left_hi_if_timer_block_n45_dig_mux_9446), .o(left_hi_if_timer_block_n45_dif_mux_9459) );
x_buf  left_hi_if_timer_block_n45_dig_mux ( .i(n104), .o(left_hi_if_timer_block_n45_dig_mux_9446) );
x_buf  left_hi_if_timer_block_n45_srinv ( .i(left_hi_if_timer_block_write_ctrl3_0), .o(left_hi_if_timer_block_n45_srinv_9438) );
x_buf  left_hi_if_timer_block_n45_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n45_clkinv_9444) );
x_buf  left_hi_if_timer_block_n9_xused ( .i(left_hi_if_timer_block_n9), .o(left_hi_if_timer_block_n9_0) );
x_buf  left_hi_if_timer_block_n9_dif_mux ( .i(left_hi_if_timer_block_n9_dig_mux_9494), .o(left_hi_if_timer_block_n9_dif_mux_9507) );
x_buf  left_hi_if_timer_block_n9_dig_mux ( .i(n104), .o(left_hi_if_timer_block_n9_dig_mux_9494) );
x_buf  left_hi_if_timer_block_n9_srinv ( .i(left_hi_if_timer_block_write_ctrl_0), .o(left_hi_if_timer_block_n9_srinv_9486) );
x_buf  left_hi_if_timer_block_n9_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n9_clkinv_9492) );
x_buf  left_hi_if_timer_block_n47_xused ( .i(left_hi_if_timer_block_n47), .o(left_hi_if_timer_block_n47_0) );
x_buf  left_hi_if_timer_block_n47_dif_mux ( .i(left_hi_if_timer_block_n47_dig_mux_9542), .o(left_hi_if_timer_block_n47_dif_mux_9555) );
x_buf  left_hi_if_timer_block_n47_dig_mux ( .i(n103), .o(left_hi_if_timer_block_n47_dig_mux_9542) );
x_buf  left_hi_if_timer_block_n47_srinv ( .i(left_hi_if_timer_block_write_ctrl2_0), .o(left_hi_if_timer_block_n47_srinv_9534) );
x_buf  left_hi_if_timer_block_n47_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n47_clkinv_9540) );
x_buf  right_hi_if_dataout_block_fifo_data_15__dxmux ( .i(n90), .o(right_hi_if_dataout_block_fifo_data_15__dxmux_9590) );
x_buf  right_hi_if_dataout_block_fifo_data_15__dymux ( .i(n91), .o(right_hi_if_dataout_block_fifo_data_15__dymux_9581) );
x_buf  right_hi_if_dataout_block_fifo_data_15__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_data_15__srinv_9579) );
x_buf  right_hi_if_dataout_block_fifo_data_15__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_fifo_data_15__clkinv_9578) );
x_buf  right_hi_if_dataout_block_fifo_data_15__ceinv ( .i(data_fifo_wr_r_0), .o(right_hi_if_dataout_block_fifo_data_15__ceinv_9577) );
x_buf  left_hi_if_dataout_block_fifo_data_15__dxmux ( .i(n90), .o(left_hi_if_dataout_block_fifo_data_15__dxmux_9618) );
x_buf  left_hi_if_dataout_block_fifo_data_15__dymux ( .i(n91), .o(left_hi_if_dataout_block_fifo_data_15__dymux_9609) );
x_buf  left_hi_if_dataout_block_fifo_data_15__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_data_15__srinv_9607) );
x_buf  left_hi_if_dataout_block_fifo_data_15__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_fifo_data_15__clkinv_9606) );
x_buf  left_hi_if_dataout_block_fifo_data_15__ceinv ( .i(data_fifo_wr_l_0), .o(left_hi_if_dataout_block_fifo_data_15__ceinv_9605) );
x_buf  left_hi_if_timer_block_n11_xused ( .i(left_hi_if_timer_block_n11), .o(left_hi_if_timer_block_n11_0) );
x_buf  left_hi_if_timer_block_n11_dif_mux ( .i(left_hi_if_timer_block_n11_dig_mux_9646), .o(left_hi_if_timer_block_n11_dif_mux_9659) );
x_buf  left_hi_if_timer_block_n11_dig_mux ( .i(n104), .o(left_hi_if_timer_block_n11_dig_mux_9646) );
x_buf  left_hi_if_timer_block_n11_srinv ( .i(left_hi_if_timer_block_write_ctrl1_0), .o(left_hi_if_timer_block_n11_srinv_9638) );
x_buf  left_hi_if_timer_block_n11_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n11_clkinv_9644) );
x_buf  left_hi_if_timer_block_n49_xused ( .i(left_hi_if_timer_block_n49), .o(left_hi_if_timer_block_n49_0) );
x_buf  left_hi_if_timer_block_n49_dif_mux ( .i(left_hi_if_timer_block_n49_dig_mux_9694), .o(left_hi_if_timer_block_n49_dif_mux_9707) );
x_buf  left_hi_if_timer_block_n49_dig_mux ( .i(n103), .o(left_hi_if_timer_block_n49_dig_mux_9694) );
x_buf  left_hi_if_timer_block_n49_srinv ( .i(left_hi_if_timer_block_write_ctrl3_0), .o(left_hi_if_timer_block_n49_srinv_9686) );
x_buf  left_hi_if_timer_block_n49_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n49_clkinv_9692) );
x_buf  left_hi_if_timer_block_n13_xused ( .i(left_hi_if_timer_block_n13), .o(left_hi_if_timer_block_n13_0) );
x_buf  left_hi_if_timer_block_n13_dif_mux ( .i(left_hi_if_timer_block_n13_dig_mux_9742), .o(left_hi_if_timer_block_n13_dif_mux_9755) );
x_buf  left_hi_if_timer_block_n13_dig_mux ( .i(n103), .o(left_hi_if_timer_block_n13_dig_mux_9742) );
x_buf  left_hi_if_timer_block_n13_srinv ( .i(left_hi_if_timer_block_write_ctrl_0), .o(left_hi_if_timer_block_n13_srinv_9734) );
x_buf  left_hi_if_timer_block_n13_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n13_clkinv_9740) );
x_ramd16  left_hi_if_timer_block_mram_rama7_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_wadr4), .i(left_hi_if_timer_block_n51_dig_mux_9790), .clk(left_hi_if_timer_block_n51_clkinv_9788), .we(left_hi_if_timer_block_n51_srinv_9782), .o(left_hi_if_timer_block_n51_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_rama7_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_f_radr2), .radr2(left_hi_if_timer_block_frame_cnt_2_1_7460), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_f_wadr4), .i(left_hi_if_timer_block_n51_dif_mux_9803), .clk(left_hi_if_timer_block_n51_clkinv_9788), .we(left_hi_if_timer_block_n51_srinv_9782), .o(left_hi_if_timer_block_n51) );
x_buf  left_hi_if_timer_block_n51_xused ( .i(left_hi_if_timer_block_n51), .o(left_hi_if_timer_block_n51_0) );
x_buf  left_hi_if_timer_block_n51_dif_mux ( .i(left_hi_if_timer_block_n51_dig_mux_9790), .o(left_hi_if_timer_block_n51_dif_mux_9803) );
x_buf  left_hi_if_timer_block_n51_dig_mux ( .i(n102), .o(left_hi_if_timer_block_n51_dig_mux_9790) );
x_buf  left_hi_if_timer_block_n51_srinv ( .i(left_hi_if_timer_block_write_ctrl2_0), .o(left_hi_if_timer_block_n51_srinv_9782) );
x_buf  left_hi_if_timer_block_n51_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n51_clkinv_9788) );
x_buf  left_hi_if_timer_block_n15_xused ( .i(left_hi_if_timer_block_n15), .o(left_hi_if_timer_block_n15_0) );
x_buf  left_hi_if_timer_block_n15_dif_mux ( .i(left_hi_if_timer_block_n15_dig_mux_9838), .o(left_hi_if_timer_block_n15_dif_mux_9851) );
x_buf  left_hi_if_timer_block_n15_dig_mux ( .i(n103), .o(left_hi_if_timer_block_n15_dig_mux_9838) );
x_buf  left_hi_if_timer_block_n15_srinv ( .i(left_hi_if_timer_block_write_ctrl1_0), .o(left_hi_if_timer_block_n15_srinv_9830) );
x_buf  left_hi_if_timer_block_n15_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n15_clkinv_9836) );
x_buf  left_hi_if_timer_block_n53_xused ( .i(left_hi_if_timer_block_n53), .o(left_hi_if_timer_block_n53_0) );
x_buf  left_hi_if_timer_block_n53_dif_mux ( .i(left_hi_if_timer_block_n53_dig_mux_9886), .o(left_hi_if_timer_block_n53_dif_mux_9899) );
x_buf  left_hi_if_timer_block_n53_dig_mux ( .i(n102), .o(left_hi_if_timer_block_n53_dig_mux_9886) );
x_buf  left_hi_if_timer_block_n53_srinv ( .i(left_hi_if_timer_block_write_ctrl3_0), .o(left_hi_if_timer_block_n53_srinv_9878) );
x_buf  left_hi_if_timer_block_n53_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n53_clkinv_9884) );
x_buf  left_hi_if_timer_block_n17_xused ( .i(left_hi_if_timer_block_n17), .o(left_hi_if_timer_block_n17_0) );
x_buf  left_hi_if_timer_block_n17_dif_mux ( .i(left_hi_if_timer_block_n17_dig_mux_9934), .o(left_hi_if_timer_block_n17_dif_mux_9947) );
x_buf  left_hi_if_timer_block_n17_dig_mux ( .i(n102), .o(left_hi_if_timer_block_n17_dig_mux_9934) );
x_buf  left_hi_if_timer_block_n17_srinv ( .i(left_hi_if_timer_block_write_ctrl_0), .o(left_hi_if_timer_block_n17_srinv_9926) );
x_buf  left_hi_if_timer_block_n17_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n17_clkinv_9932) );
x_buf  left_hi_if_timer_block_n55_xused ( .i(left_hi_if_timer_block_n55), .o(left_hi_if_timer_block_n55_0) );
x_buf  left_hi_if_timer_block_n55_dif_mux ( .i(left_hi_if_timer_block_n55_dig_mux_9982), .o(left_hi_if_timer_block_n55_dif_mux_9995) );
x_buf  left_hi_if_timer_block_n55_dig_mux ( .i(n101), .o(left_hi_if_timer_block_n55_dig_mux_9982) );
x_buf  left_hi_if_timer_block_n55_srinv ( .i(left_hi_if_timer_block_write_ctrl2_0), .o(left_hi_if_timer_block_n55_srinv_9974) );
x_buf  left_hi_if_timer_block_n55_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n55_clkinv_9980) );
x_buf  left_hi_if_timer_block_n19_xused ( .i(left_hi_if_timer_block_n19), .o(left_hi_if_timer_block_n19_0) );
x_buf  left_hi_if_timer_block_n19_dif_mux ( .i(left_hi_if_timer_block_n19_dig_mux_10030), .o(left_hi_if_timer_block_n19_dif_mux_10043) );
x_buf  left_hi_if_timer_block_n19_dig_mux ( .i(n102), .o(left_hi_if_timer_block_n19_dig_mux_10030) );
x_buf  left_hi_if_timer_block_n19_srinv ( .i(left_hi_if_timer_block_write_ctrl1_0), .o(left_hi_if_timer_block_n19_srinv_10022) );
x_buf  left_hi_if_timer_block_n19_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n19_clkinv_10028) );
x_buf  left_hi_if_timer_block_n21_xused ( .i(left_hi_if_timer_block_n21), .o(left_hi_if_timer_block_n21_0) );
x_buf  left_hi_if_timer_block_n21_dif_mux ( .i(left_hi_if_timer_block_n21_dig_mux_10078), .o(left_hi_if_timer_block_n21_dif_mux_10091) );
x_buf  left_hi_if_timer_block_n21_dig_mux ( .i(n101), .o(left_hi_if_timer_block_n21_dig_mux_10078) );
x_buf  left_hi_if_timer_block_n21_srinv ( .i(left_hi_if_timer_block_write_ctrl_0), .o(left_hi_if_timer_block_n21_srinv_10070) );
x_buf  left_hi_if_timer_block_n21_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n21_clkinv_10076) );
x_buf  right_hi_if_dataout_block_p4lcr_1__dxmux ( .i(n104), .o(right_hi_if_dataout_block_p4lcr_1__dxmux_10125) );
x_buf  right_hi_if_dataout_block_p4lcr_1__dymux ( .i(n105), .o(right_hi_if_dataout_block_p4lcr_1__dymux_10117) );
x_buf  right_hi_if_dataout_block_p4lcr_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_p4lcr_1__srinv_10115) );
x_buf  right_hi_if_dataout_block_p4lcr_1__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_p4lcr_1__clkinv_10114) );
x_buf  right_hi_if_dataout_block_p4lcr_1__ceinv ( .i(p4lcr_wr_r_0), .o(right_hi_if_dataout_block_p4lcr_1__ceinv_10113) );
x_ff_NO_rst  right_hi_if_dataout_block_p4lcr_2 (  .i(right_hi_if_dataout_block_p4lcr_3__dymux_10144), .ce(right_hi_if_dataout_block_p4lcr_3__ceinv_10140), .clk(right_hi_if_dataout_block_p4lcr_3__clkinv_10141), .set(right_hi_if_dataout_block_p4lcr_3__srinv_10142), .o(right_hi_if_dataout_block_p4lcr_2_) );
x_buf  right_hi_if_dataout_block_p4lcr_3__ffx_rstor ( .i(right_hi_if_dataout_block_p4lcr_3__srinv_10142), .o(right_hi_if_dataout_block_p4lcr_3__ffx_rst) );
x_ff_NO_set  right_hi_if_dataout_block_p4lcr_3 (  .i(right_hi_if_dataout_block_p4lcr_3__dxmux_10152), .ce(right_hi_if_dataout_block_p4lcr_3__ceinv_10140), .clk(right_hi_if_dataout_block_p4lcr_3__clkinv_10141), .rst(right_hi_if_dataout_block_p4lcr_3__ffx_rst), .o(right_hi_if_dataout_block_p4lcr_3_) );
x_buf  right_hi_if_dataout_block_p4lcr_3__dxmux ( .i(n102), .o(right_hi_if_dataout_block_p4lcr_3__dxmux_10152) );
x_buf  right_hi_if_dataout_block_p4lcr_3__dymux ( .i(n103), .o(right_hi_if_dataout_block_p4lcr_3__dymux_10144) );
x_buf  right_hi_if_dataout_block_p4lcr_3__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_p4lcr_3__srinv_10142) );
x_buf  right_hi_if_dataout_block_p4lcr_3__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_p4lcr_3__clkinv_10141) );
x_buf  right_hi_if_dataout_block_p4lcr_3__ceinv ( .i(p4lcr_wr_r_0), .o(right_hi_if_dataout_block_p4lcr_3__ceinv_10140) );
x_buf  right_hi_if_dataout_block_p4lcr_8__ffy_rstor ( .i(right_hi_if_dataout_block_p4lcr_8__srinv_10169), .o(right_hi_if_dataout_block_p4lcr_8__ffy_rst) );
x_ff_NO_set  right_hi_if_dataout_block_p4lcr_4 (  .i(right_hi_if_dataout_block_p4lcr_8__dymux_10171), .ce(right_hi_if_dataout_block_p4lcr_8__ceinv_10167), .clk(right_hi_if_dataout_block_p4lcr_8__clkinv_10168), .rst(right_hi_if_dataout_block_p4lcr_8__ffy_rst), .o(right_hi_if_dataout_block_p4lcr_4_) );
x_ff_NO_rst  right_hi_if_dataout_block_p4lcr_8 (  .i(right_hi_if_dataout_block_p4lcr_8__dxmux_10180), .ce(right_hi_if_dataout_block_p4lcr_8__ceinv_10167), .clk(right_hi_if_dataout_block_p4lcr_8__clkinv_10168), .set(right_hi_if_dataout_block_p4lcr_8__srinv_10169), .o(right_hi_if_dataout_block_p4lcr_8_) );
x_buf  right_hi_if_dataout_block_p4lcr_8__dxmux ( .i(n97), .o(right_hi_if_dataout_block_p4lcr_8__dxmux_10180) );
x_buf  right_hi_if_dataout_block_p4lcr_8__dymux ( .i(n101), .o(right_hi_if_dataout_block_p4lcr_8__dymux_10171) );
x_buf  right_hi_if_dataout_block_p4lcr_8__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_p4lcr_8__srinv_10169) );
x_buf  right_hi_if_dataout_block_p4lcr_8__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_p4lcr_8__clkinv_10168) );
x_buf  right_hi_if_dataout_block_p4lcr_8__ceinv ( .i(p4lcr_wr_r_0), .o(right_hi_if_dataout_block_p4lcr_8__ceinv_10167) );
x_buf  data_fifo_wr_l_xused ( .i(data_fifo_wr_l), .o(data_fifo_wr_l_0) );
x_buf  data_fifo_wr_l_yused ( .i(csfr_wr), .o(csfr_wr_0) );
x_buf  right_hi_if_dataout_block_p4lcr_10__dxmux ( .i(n95), .o(right_hi_if_dataout_block_p4lcr_10__dxmux_10231) );
x_buf  right_hi_if_dataout_block_p4lcr_10__dymux ( .i(n96), .o(right_hi_if_dataout_block_p4lcr_10__dymux_10222) );
x_buf  right_hi_if_dataout_block_p4lcr_10__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_p4lcr_10__srinv_10220) );
x_buf  right_hi_if_dataout_block_p4lcr_10__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_p4lcr_10__clkinv_10219) );
x_buf  right_hi_if_dataout_block_p4lcr_10__ceinv ( .i(p4lcr_wr_r_0), .o(right_hi_if_dataout_block_p4lcr_10__ceinv_10218) );
x_buf  n250_xused ( .i(n250), .o(n250_0) );
x_buf  n250_yused ( .i(n252), .o(n252_0) );
x_buf  left_hi_if_dataout_block_fifo_wr_en1_or0000_yused ( .i(left_hi_if_dataout_block_fifo_wr_en1_or0000), .o(left_hi_if_dataout_block_fifo_wr_en1_or0000_0) );
x_buf  right_hi_if_dataout_block_fifo_wr_en1_or0000_yused ( .i(right_hi_if_dataout_block_fifo_wr_en1_or0000), .o(right_hi_if_dataout_block_fifo_wr_en1_or0000_0) );
x_buf left_hi_if_datain_block_i_fifo_1__dxmux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[1] ), .o ( left_hi_if_datain_block_i_fifo_1__dxmux_10306 ) );
x_buf left_hi_if_datain_block_i_fifo_1__dymux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[0] ), .o ( left_hi_if_datain_block_i_fifo_1__dymux_10297 ) );
x_buf  left_hi_if_datain_block_i_fifo_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i_fifo_1__srinv_10295) );
x_buf  left_hi_if_datain_block_i_fifo_1__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i_fifo_1__clkinv_10294) );
x_buf  left_hi_if_datain_block_i_fifo_1__ceinv ( .i(left_hi_if_datain_block_i_fifo_3_or0000_0), .o(left_hi_if_datain_block_i_fifo_1__ceinv_10293) );
x_buf left_hi_if_datain_block_i_fifo_3__dxmux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[3] ), .o ( left_hi_if_datain_block_i_fifo_3__dxmux_10334 ) );
x_buf left_hi_if_datain_block_i_fifo_3__dymux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[2] ), .o ( left_hi_if_datain_block_i_fifo_3__dymux_10325 ) );
x_buf  left_hi_if_datain_block_i_fifo_3__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i_fifo_3__srinv_10323) );
x_buf  left_hi_if_datain_block_i_fifo_3__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i_fifo_3__clkinv_10322) );
x_buf  left_hi_if_datain_block_i_fifo_3__ceinv ( .i(left_hi_if_datain_block_i_fifo_3_or0000_0), .o(left_hi_if_datain_block_i_fifo_3__ceinv_10321) );
x_buf  right_hi_if_enable_block_hoenr_4__ffy_rstor ( .i(right_hi_if_enable_block_hoenr_4__srinv_10351), .o(right_hi_if_enable_block_hoenr_4__ffy_rst) );
x_ff_NO_set  right_hi_if_enable_block_hoenr_1 (  .i ( right_hi_if_enable_block_hoenr_4__dymux_10353 ), .ce ( right_hi_if_enable_block_hoenr_4__ceinv_10349 ), .clk ( right_hi_if_enable_block_hoenr_4__clkinv_10350 ), .rst ( right_hi_if_enable_block_hoenr_4__ffy_rst ), .o ( \FlexBus_right_hi_if_enable_block_hoenr[1] ) );
x_buf  right_hi_if_enable_block_hoenr_4__ffx_rstor ( .i(right_hi_if_enable_block_hoenr_4__srinv_10351), .o(right_hi_if_enable_block_hoenr_4__ffx_rst) );
x_ff_NO_set  right_hi_if_enable_block_hoenr_4 (  .i ( right_hi_if_enable_block_hoenr_4__dxmux_10362 ), .ce ( right_hi_if_enable_block_hoenr_4__ceinv_10349 ), .clk ( right_hi_if_enable_block_hoenr_4__clkinv_10350 ), .rst ( right_hi_if_enable_block_hoenr_4__ffx_rst ), .o ( \FlexBus_right_hi_if_enable_block_hoenr[4] ) );
x_buf  right_hi_if_enable_block_hoenr_4__dxmux ( .i(n101), .o(right_hi_if_enable_block_hoenr_4__dxmux_10362) );
x_buf  right_hi_if_enable_block_hoenr_4__dymux ( .i(n104), .o(right_hi_if_enable_block_hoenr_4__dymux_10353) );
x_buf  right_hi_if_enable_block_hoenr_4__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_enable_block_hoenr_4__srinv_10351) );
x_buf  right_hi_if_enable_block_hoenr_4__clkinv ( .i(wrn_bufgp), .o(right_hi_if_enable_block_hoenr_4__clkinv_10350) );
x_buf  right_hi_if_enable_block_hoenr_4__ceinv ( .i(hoenr_wr_r_0), .o(right_hi_if_enable_block_hoenr_4__ceinv_10349) );
x_buf  left_hi_if_timer_block_bit_counter_cmp_eq0000893_xused ( .i(left_hi_if_timer_block_bit_counter_cmp_eq0000893_10379), .o(left_hi_if_timer_block_bit_counter_cmp_eq0000893_0) );
x_buf  control_logic_data_mux0000_5_60_xused ( .i(control_logic_data_mux0000_5_60_10403), .o(control_logic_data_mux0000_5_60_0) );
x_buf  control_logic_data_mux0000_5_60_yused ( .i(right_hi_if_timer_block_bit_counter_cmp_eq0000893_10396), .o(right_hi_if_timer_block_bit_counter_cmp_eq0000893_0) );
x_buf  left_hi_if_datain_block_i_fifo_5__ffy_rstor ( .i(left_hi_if_datain_block_i_fifo_5__srinv_10415), .o(left_hi_if_datain_block_i_fifo_5__ffy_rst) );
x_ff_NO_set  left_hi_if_datain_block_i_fifo_4 (  .i ( left_hi_if_datain_block_i_fifo_5__dymux_10417 ), .ce ( left_hi_if_datain_block_i_fifo_5__ceinv_10413 ), .clk ( left_hi_if_datain_block_i_fifo_5__clkinv_10414 ), .rst ( left_hi_if_datain_block_i_fifo_5__ffy_rst ), .o ( \FlexBus_left_hi_if_datain_block_i_fifo[4] ) );
x_buf  left_hi_if_datain_block_i_fifo_5__ffx_rstor ( .i(left_hi_if_datain_block_i_fifo_5__srinv_10415), .o(left_hi_if_datain_block_i_fifo_5__ffx_rst) );
x_ff_NO_set  left_hi_if_datain_block_i_fifo_5 (  .i ( left_hi_if_datain_block_i_fifo_5__dxmux_10426 ), .ce ( left_hi_if_datain_block_i_fifo_5__ceinv_10413 ), .clk ( left_hi_if_datain_block_i_fifo_5__clkinv_10414 ), .rst ( left_hi_if_datain_block_i_fifo_5__ffx_rst ), .o ( \FlexBus_left_hi_if_datain_block_i_fifo[5] ) );
x_buf left_hi_if_datain_block_i_fifo_5__dxmux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[5] ), .o ( left_hi_if_datain_block_i_fifo_5__dxmux_10426 ) );
x_buf left_hi_if_datain_block_i_fifo_5__dymux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[4] ), .o ( left_hi_if_datain_block_i_fifo_5__dymux_10417 ) );
x_buf  left_hi_if_datain_block_i_fifo_5__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i_fifo_5__srinv_10415) );
x_buf  left_hi_if_datain_block_i_fifo_5__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i_fifo_5__clkinv_10414) );
x_buf  left_hi_if_datain_block_i_fifo_5__ceinv ( .i(left_hi_if_datain_block_i_fifo_3_or0000_0), .o(left_hi_if_datain_block_i_fifo_5__ceinv_10413) );
x_buf  left_hi_if_dataout_block_hidsc_we1_and0000_yused ( .i(hidsc_wr_l_pack_1), .o(hidsc_wr_l) );
x_buf  left_hi_if_datain_block_i_fifo_7__ffy_rstor ( .i(left_hi_if_datain_block_i_fifo_7__srinv_10467), .o(left_hi_if_datain_block_i_fifo_7__ffy_rst) );
x_ff_NO_set  left_hi_if_datain_block_i_fifo_6 (  .i ( left_hi_if_datain_block_i_fifo_7__dymux_10469 ), .ce ( left_hi_if_datain_block_i_fifo_7__ceinv_10465 ), .clk ( left_hi_if_datain_block_i_fifo_7__clkinv_10466 ), .rst ( left_hi_if_datain_block_i_fifo_7__ffy_rst ), .o ( \FlexBus_left_hi_if_datain_block_i_fifo[6] ) );
x_buf  left_hi_if_datain_block_i_fifo_7__ffx_rstor ( .i(left_hi_if_datain_block_i_fifo_7__srinv_10467), .o(left_hi_if_datain_block_i_fifo_7__ffx_rst) );
x_ff_NO_set  left_hi_if_datain_block_i_fifo_7 (  .i ( left_hi_if_datain_block_i_fifo_7__dxmux_10478 ), .ce ( left_hi_if_datain_block_i_fifo_7__ceinv_10465 ), .clk ( left_hi_if_datain_block_i_fifo_7__clkinv_10466 ), .rst ( left_hi_if_datain_block_i_fifo_7__ffx_rst ), .o ( \FlexBus_left_hi_if_datain_block_i_fifo[7] ) );
x_buf left_hi_if_datain_block_i_fifo_7__dxmux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[7] ), .o ( left_hi_if_datain_block_i_fifo_7__dxmux_10478 ) );
x_buf left_hi_if_datain_block_i_fifo_7__dymux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[6] ), .o ( left_hi_if_datain_block_i_fifo_7__dymux_10469 ) );
x_buf  left_hi_if_datain_block_i_fifo_7__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i_fifo_7__srinv_10467) );
x_buf  left_hi_if_datain_block_i_fifo_7__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i_fifo_7__clkinv_10466) );
x_buf  left_hi_if_datain_block_i_fifo_7__ceinv ( .i(left_hi_if_datain_block_i_fifo_3_or0000_0), .o(left_hi_if_datain_block_i_fifo_7__ceinv_10465) );
x_buf  right_hi_if_timer_block_ten_wr_dymux ( .i(n91), .o(right_hi_if_timer_block_ten_wr_dymux_10495) );
x_buf  right_hi_if_timer_block_ten_wr_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_ten_wr_clkinv_10492) );
x_buf  right_hi_if_timer_block_ten_wr_ceinv ( .i(hibcr_wr_r_0), .o(right_hi_if_timer_block_ten_wr_ceinv_10491) );
x_buf left_hi_if_datain_block_i_fifo_8__dymux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[8] ), .o ( left_hi_if_datain_block_i_fifo_8__dymux_10512 ) );
x_buf  left_hi_if_datain_block_i_fifo_8__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i_fifo_8__clkinv_10509) );
x_buf  left_hi_if_datain_block_i_fifo_8__ceinv ( .i(left_hi_if_datain_block_i_fifo_3_or0000_0), .o(left_hi_if_datain_block_i_fifo_8__ceinv_10508) );
x_zero  right_hi_if_timer_block_prescale_cnt_0__logic_zero ( .o(right_hi_if_timer_block_prescale_cnt_0__logic_zero_10543) );
x_buf  right_hi_if_timer_block_prescale_cnt_0__dxmux ( .i(right_hi_if_timer_block_prescale_cnt_0__xorf_10567), .o(right_hi_if_timer_block_prescale_cnt_0__dxmux_10569) );
x_xor2 right_hi_if_timer_block_prescale_cnt_0__xorf (.i0 ( right_hi_if_timer_block_prescale_cnt_0__cyinit_10566 ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[0] ), .o ( right_hi_if_timer_block_prescale_cnt_0__xorf_10567 ) );
x_mux2  right_hi_if_timer_block_prescale_cnt_0__cymuxf ( .ia(right_hi_if_timer_block_prescale_cnt_0__logic_zero_10543), .ib(right_hi_if_timer_block_prescale_cnt_0__cyinit_10566), .sel(right_hi_if_timer_block_prescale_cnt_0__cyself_10558), .o(right_hi_if_timer_block_mcount_prescale_cnt_cy_0_) );
x_buf  right_hi_if_timer_block_prescale_cnt_0__cyinit ( .i(right_hi_if_timer_block_prescale_cnt_cmp_eq0000_inv), .o(right_hi_if_timer_block_prescale_cnt_0__cyinit_10566) );
x_buf right_hi_if_timer_block_prescale_cnt_0__cyself (.i ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[0] ), .o ( right_hi_if_timer_block_prescale_cnt_0__cyself_10558 ) );
x_buf  right_hi_if_timer_block_prescale_cnt_0__dymux ( .i(right_hi_if_timer_block_prescale_cnt_0__xorg_10546), .o(right_hi_if_timer_block_prescale_cnt_0__dymux_10548) );
x_xor2 right_hi_if_timer_block_prescale_cnt_0__xorg (.i0 ( right_hi_if_timer_block_mcount_prescale_cnt_cy_0_ ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[1] ), .o ( right_hi_if_timer_block_prescale_cnt_0__xorg_10546 ) );
x_buf  right_hi_if_timer_block_prescale_cnt_0__coutused ( .i(right_hi_if_timer_block_prescale_cnt_0__cymuxg_10545), .o(right_hi_if_timer_block_mcount_prescale_cnt_cy_1_) );
x_mux2  right_hi_if_timer_block_prescale_cnt_0__cymuxg ( .ia(right_hi_if_timer_block_prescale_cnt_0__logic_zero_10543), .ib(right_hi_if_timer_block_mcount_prescale_cnt_cy_0_), .sel(right_hi_if_timer_block_prescale_cnt_0__cyselg_10535), .o(right_hi_if_timer_block_prescale_cnt_0__cymuxg_10545) );
x_buf right_hi_if_timer_block_prescale_cnt_0__cyselg (.i ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[1] ), .o ( right_hi_if_timer_block_prescale_cnt_0__cyselg_10535 ) );
x_buf  right_hi_if_timer_block_prescale_cnt_0__srinv ( .i(right_hi_if_timer_block_tc_equal_not0001_inv_0), .o(right_hi_if_timer_block_prescale_cnt_0__srinv_10533) );
x_buf  right_hi_if_timer_block_prescale_cnt_0__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_prescale_cnt_0__clkinv_10532) );
x_buf  right_hi_if_timer_block_prescale_cnt_0__ceinv ( .i(right_hi_if_timer_block_i2c_sclint_7588), .o(right_hi_if_timer_block_prescale_cnt_0__ceinv_10531) );
x_zero  right_hi_if_timer_block_prescale_cnt_2__logic_zero ( .o(right_hi_if_timer_block_prescale_cnt_2__logic_zero_10600) );
x_buf  right_hi_if_timer_block_prescale_cnt_2__dxmux ( .i(right_hi_if_timer_block_prescale_cnt_2__xorf_10627), .o(right_hi_if_timer_block_prescale_cnt_2__dxmux_10629) );
x_xor2 right_hi_if_timer_block_prescale_cnt_2__xorf (.i0 ( right_hi_if_timer_block_prescale_cnt_2__cyinit_10626 ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[2] ), .o ( right_hi_if_timer_block_prescale_cnt_2__xorf_10627 ) );
x_mux2  right_hi_if_timer_block_prescale_cnt_2__cymuxf ( .ia(right_hi_if_timer_block_prescale_cnt_2__logic_zero_10600), .ib(right_hi_if_timer_block_prescale_cnt_2__cyinit_10626), .sel(right_hi_if_timer_block_prescale_cnt_2__cyself_10606), .o(right_hi_if_timer_block_mcount_prescale_cnt_cy_2_) );
x_mux2  right_hi_if_timer_block_prescale_cnt_2__cymuxf2 ( .ia(right_hi_if_timer_block_prescale_cnt_2__logic_zero_10600), .ib(right_hi_if_timer_block_prescale_cnt_2__logic_zero_10600), .sel(right_hi_if_timer_block_prescale_cnt_2__cyself_10606), .o(right_hi_if_timer_block_prescale_cnt_2__cymuxf2_10601) );
x_buf  right_hi_if_timer_block_prescale_cnt_2__cyinit ( .i(right_hi_if_timer_block_mcount_prescale_cnt_cy_1_), .o(right_hi_if_timer_block_prescale_cnt_2__cyinit_10626) );
x_buf right_hi_if_timer_block_prescale_cnt_2__cyself (.i ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[2] ), .o ( right_hi_if_timer_block_prescale_cnt_2__cyself_10606 ) );
x_buf  right_hi_if_timer_block_prescale_cnt_2__dymux ( .i(right_hi_if_timer_block_prescale_cnt_2__xorg_10608), .o(right_hi_if_timer_block_prescale_cnt_2__dymux_10610) );
x_xor2 right_hi_if_timer_block_prescale_cnt_2__xorg (.i0 ( right_hi_if_timer_block_mcount_prescale_cnt_cy_2_ ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[3] ), .o ( right_hi_if_timer_block_prescale_cnt_2__xorg_10608 ) );
x_buf  right_hi_if_timer_block_prescale_cnt_2__coutused ( .i(right_hi_if_timer_block_prescale_cnt_2__cymuxfast_10605), .o(right_hi_if_timer_block_mcount_prescale_cnt_cy_3_) );
x_buf  right_hi_if_timer_block_prescale_cnt_2__fastcarry ( .i(right_hi_if_timer_block_mcount_prescale_cnt_cy_1_), .o(right_hi_if_timer_block_prescale_cnt_2__fastcarry_10603) );
x_and2  right_hi_if_timer_block_prescale_cnt_2__cyand ( .i0(right_hi_if_timer_block_prescale_cnt_2__cyselg_10592), .i1(right_hi_if_timer_block_prescale_cnt_2__cyself_10606), .o(right_hi_if_timer_block_prescale_cnt_2__cyand_10604) );
x_mux2  right_hi_if_timer_block_prescale_cnt_2__cymuxfast ( .ia(right_hi_if_timer_block_prescale_cnt_2__cymuxg2_10602), .ib(right_hi_if_timer_block_prescale_cnt_2__fastcarry_10603), .sel(right_hi_if_timer_block_prescale_cnt_2__cyand_10604), .o(right_hi_if_timer_block_prescale_cnt_2__cymuxfast_10605) );
x_mux2  right_hi_if_timer_block_prescale_cnt_2__cymuxg2 ( .ia(right_hi_if_timer_block_prescale_cnt_2__logic_zero_10600), .ib(right_hi_if_timer_block_prescale_cnt_2__cymuxf2_10601), .sel(right_hi_if_timer_block_prescale_cnt_2__cyselg_10592), .o(right_hi_if_timer_block_prescale_cnt_2__cymuxg2_10602) );
x_buf right_hi_if_timer_block_prescale_cnt_2__cyselg (.i ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[3] ), .o ( right_hi_if_timer_block_prescale_cnt_2__cyselg_10592 ) );
x_buf  right_hi_if_timer_block_prescale_cnt_2__srinv ( .i(right_hi_if_timer_block_tc_equal_not0001_inv_0), .o(right_hi_if_timer_block_prescale_cnt_2__srinv_10590) );
x_buf  right_hi_if_timer_block_prescale_cnt_2__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_prescale_cnt_2__clkinv_10589) );
x_buf  right_hi_if_timer_block_prescale_cnt_2__ceinv ( .i(right_hi_if_timer_block_i2c_sclint_7588), .o(right_hi_if_timer_block_prescale_cnt_2__ceinv_10588) );
x_buf  right_hi_if_timer_block_prescale_cnt_4__ffx_rstor ( .i(right_hi_if_timer_block_prescale_cnt_4__srinv_10650), .o(right_hi_if_timer_block_prescale_cnt_4__ffx_rst) );
x_ff_NO_set  right_hi_if_timer_block_prescale_cnt_4 (  .i ( right_hi_if_timer_block_prescale_cnt_4__dxmux_10689 ), .ce ( right_hi_if_timer_block_prescale_cnt_4__ceinv_10648 ), .clk ( right_hi_if_timer_block_prescale_cnt_4__clkinv_10649 ), .rst ( right_hi_if_timer_block_prescale_cnt_4__ffx_rst ), .o ( \FlexBus_right_hi_if_timer_block_prescale_cnt[4] ) );
x_lut4_0x5500 right_hi_if_timer_block_mcount_prescale_cnt_lut_4_ ( .i0( right_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .i3( \FlexBus_right_hi_if_timer_block_prescale_cnt[4] ), .o( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[4] ) ) ;
x_zero  right_hi_if_timer_block_prescale_cnt_4__logic_zero ( .o(right_hi_if_timer_block_prescale_cnt_4__logic_zero_10660) );
x_buf  right_hi_if_timer_block_prescale_cnt_4__dxmux ( .i(right_hi_if_timer_block_prescale_cnt_4__xorf_10687), .o(right_hi_if_timer_block_prescale_cnt_4__dxmux_10689) );
x_xor2 right_hi_if_timer_block_prescale_cnt_4__xorf (.i0 ( right_hi_if_timer_block_prescale_cnt_4__cyinit_10686 ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[4] ), .o ( right_hi_if_timer_block_prescale_cnt_4__xorf_10687 ) );
x_mux2  right_hi_if_timer_block_prescale_cnt_4__cymuxf ( .ia(right_hi_if_timer_block_prescale_cnt_4__logic_zero_10660), .ib(right_hi_if_timer_block_prescale_cnt_4__cyinit_10686), .sel(right_hi_if_timer_block_prescale_cnt_4__cyself_10666), .o(right_hi_if_timer_block_mcount_prescale_cnt_cy_4_) );
x_mux2  right_hi_if_timer_block_prescale_cnt_4__cymuxf2 ( .ia(right_hi_if_timer_block_prescale_cnt_4__logic_zero_10660), .ib(right_hi_if_timer_block_prescale_cnt_4__logic_zero_10660), .sel(right_hi_if_timer_block_prescale_cnt_4__cyself_10666), .o(right_hi_if_timer_block_prescale_cnt_4__cymuxf2_10661) );
x_buf  right_hi_if_timer_block_prescale_cnt_4__cyinit ( .i(right_hi_if_timer_block_mcount_prescale_cnt_cy_3_), .o(right_hi_if_timer_block_prescale_cnt_4__cyinit_10686) );
x_buf right_hi_if_timer_block_prescale_cnt_4__cyself (.i ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[4] ), .o ( right_hi_if_timer_block_prescale_cnt_4__cyself_10666 ) );
x_buf  right_hi_if_timer_block_prescale_cnt_4__dymux ( .i(right_hi_if_timer_block_prescale_cnt_4__xorg_10668), .o(right_hi_if_timer_block_prescale_cnt_4__dymux_10670) );
x_xor2 right_hi_if_timer_block_prescale_cnt_4__xorg (.i0 ( right_hi_if_timer_block_mcount_prescale_cnt_cy_4_ ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[5] ), .o ( right_hi_if_timer_block_prescale_cnt_4__xorg_10668 ) );
x_buf  right_hi_if_timer_block_prescale_cnt_4__fastcarry ( .i(right_hi_if_timer_block_mcount_prescale_cnt_cy_3_), .o(right_hi_if_timer_block_prescale_cnt_4__fastcarry_10663) );
x_and2  right_hi_if_timer_block_prescale_cnt_4__cyand ( .i0(right_hi_if_timer_block_prescale_cnt_4__cyselg_10652), .i1(right_hi_if_timer_block_prescale_cnt_4__cyself_10666), .o(right_hi_if_timer_block_prescale_cnt_4__cyand_10664) );
x_mux2  right_hi_if_timer_block_prescale_cnt_4__cymuxfast ( .ia(right_hi_if_timer_block_prescale_cnt_4__cymuxg2_10662), .ib(right_hi_if_timer_block_prescale_cnt_4__fastcarry_10663), .sel(right_hi_if_timer_block_prescale_cnt_4__cyand_10664), .o(right_hi_if_timer_block_prescale_cnt_4__cymuxfast_10665) );
x_mux2  right_hi_if_timer_block_prescale_cnt_4__cymuxg2 ( .ia(right_hi_if_timer_block_prescale_cnt_4__logic_zero_10660), .ib(right_hi_if_timer_block_prescale_cnt_4__cymuxf2_10661), .sel(right_hi_if_timer_block_prescale_cnt_4__cyselg_10652), .o(right_hi_if_timer_block_prescale_cnt_4__cymuxg2_10662) );
x_buf right_hi_if_timer_block_prescale_cnt_4__cyselg (.i ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[5] ), .o ( right_hi_if_timer_block_prescale_cnt_4__cyselg_10652 ) );
x_buf  right_hi_if_timer_block_prescale_cnt_4__srinv ( .i(right_hi_if_timer_block_tc_equal_not0001_inv_0), .o(right_hi_if_timer_block_prescale_cnt_4__srinv_10650) );
x_buf  right_hi_if_timer_block_prescale_cnt_4__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_prescale_cnt_4__clkinv_10649) );
x_buf  right_hi_if_timer_block_prescale_cnt_4__ceinv ( .i(right_hi_if_timer_block_i2c_sclint_7588), .o(right_hi_if_timer_block_prescale_cnt_4__ceinv_10648) );
x_ff_NO_set  right_hi_if_timer_block_prescale_cnt_5 (  .i ( right_hi_if_timer_block_prescale_cnt_4__dymux_10670 ), .ce ( right_hi_if_timer_block_prescale_cnt_4__ceinv_10648 ), .clk ( right_hi_if_timer_block_prescale_cnt_4__clkinv_10649 ), .rst ( right_hi_if_timer_block_prescale_cnt_4__srinv_10650 ), .o ( \FlexBus_right_hi_if_timer_block_prescale_cnt[5] ) );
x_lut4_0x0a0a right_hi_if_timer_block_mcount_prescale_cnt_lut_6_ ( .i0( \FlexBus_right_hi_if_timer_block_prescale_cnt[6] ), .i2( right_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .o( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[6] ) ) ;
x_buf  right_hi_if_timer_block_prescale_cnt_6__ffy_rstor ( .i(right_hi_if_timer_block_prescale_cnt_6__srinv_10709), .o(right_hi_if_timer_block_prescale_cnt_6__ffy_rst) );
x_ff_NO_set  right_hi_if_timer_block_prescale_cnt_7 (  .i ( right_hi_if_timer_block_prescale_cnt_6__dymux_10721 ), .ce ( right_hi_if_timer_block_prescale_cnt_6__ceinv_10707 ), .clk ( right_hi_if_timer_block_prescale_cnt_6__clkinv_10708 ), .rst ( right_hi_if_timer_block_prescale_cnt_6__ffy_rst ), .o ( \FlexBus_right_hi_if_timer_block_prescale_cnt[7] ) );
x_zero  right_hi_if_timer_block_prescale_cnt_6__logic_zero ( .o(right_hi_if_timer_block_prescale_cnt_6__logic_zero_10739) );
x_buf  right_hi_if_timer_block_prescale_cnt_6__dxmux ( .i(right_hi_if_timer_block_prescale_cnt_6__xorf_10740), .o(right_hi_if_timer_block_prescale_cnt_6__dxmux_10742) );
x_xor2 right_hi_if_timer_block_prescale_cnt_6__xorf (.i0 ( right_hi_if_timer_block_prescale_cnt_6__cyinit_10738 ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[6] ), .o ( right_hi_if_timer_block_prescale_cnt_6__xorf_10740 ) );
x_mux2  right_hi_if_timer_block_prescale_cnt_6__cymuxf ( .ia(right_hi_if_timer_block_prescale_cnt_6__logic_zero_10739), .ib(right_hi_if_timer_block_prescale_cnt_6__cyinit_10738), .sel(right_hi_if_timer_block_prescale_cnt_6__cyself_10730), .o(right_hi_if_timer_block_mcount_prescale_cnt_cy_6_) );
x_buf  right_hi_if_timer_block_prescale_cnt_6__cyinit ( .i(right_hi_if_timer_block_prescale_cnt_4__cymuxfast_10665), .o(right_hi_if_timer_block_prescale_cnt_6__cyinit_10738) );
x_buf right_hi_if_timer_block_prescale_cnt_6__cyself (.i ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[6] ), .o ( right_hi_if_timer_block_prescale_cnt_6__cyself_10730 ) );
x_buf  right_hi_if_timer_block_prescale_cnt_6__dymux ( .i(right_hi_if_timer_block_prescale_cnt_6__xorg_10719), .o(right_hi_if_timer_block_prescale_cnt_6__dymux_10721) );
x_xor2 right_hi_if_timer_block_prescale_cnt_6__xorg (.i0 ( right_hi_if_timer_block_mcount_prescale_cnt_cy_6_ ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[7] ), .o ( right_hi_if_timer_block_prescale_cnt_6__xorg_10719 ) );
x_buf  right_hi_if_timer_block_prescale_cnt_6__srinv ( .i(right_hi_if_timer_block_tc_equal_not0001_inv_0), .o(right_hi_if_timer_block_prescale_cnt_6__srinv_10709) );
x_buf  right_hi_if_timer_block_prescale_cnt_6__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_prescale_cnt_6__clkinv_10708) );
x_buf  right_hi_if_timer_block_prescale_cnt_6__ceinv ( .i(right_hi_if_timer_block_i2c_sclint_7588), .o(right_hi_if_timer_block_prescale_cnt_6__ceinv_10707) );
x_lut4_0x5050 right_hi_if_timer_block_mcount_prescale_cnt_lut_7_ ( .i0( right_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .i2( \FlexBus_right_hi_if_timer_block_prescale_cnt[7] ), .o( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[7] ) ) ;
x_zero  left_hi_if_timer_block_prescale_cnt_0__logic_zero ( .o(left_hi_if_timer_block_prescale_cnt_0__logic_zero_10773) );
x_buf  left_hi_if_timer_block_prescale_cnt_0__dxmux ( .i(left_hi_if_timer_block_prescale_cnt_0__xorf_10797), .o(left_hi_if_timer_block_prescale_cnt_0__dxmux_10799) );
x_xor2 left_hi_if_timer_block_prescale_cnt_0__xorf (.i0 ( left_hi_if_timer_block_prescale_cnt_0__cyinit_10796 ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[0] ), .o ( left_hi_if_timer_block_prescale_cnt_0__xorf_10797 ) );
x_mux2  left_hi_if_timer_block_prescale_cnt_0__cymuxf ( .ia(left_hi_if_timer_block_prescale_cnt_0__logic_zero_10773), .ib(left_hi_if_timer_block_prescale_cnt_0__cyinit_10796), .sel(left_hi_if_timer_block_prescale_cnt_0__cyself_10788), .o(left_hi_if_timer_block_mcount_prescale_cnt_cy_0_) );
x_buf  left_hi_if_timer_block_prescale_cnt_0__cyinit ( .i(left_hi_if_timer_block_prescale_cnt_cmp_eq0000_inv), .o(left_hi_if_timer_block_prescale_cnt_0__cyinit_10796) );
x_buf left_hi_if_timer_block_prescale_cnt_0__cyself (.i ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[0] ), .o ( left_hi_if_timer_block_prescale_cnt_0__cyself_10788 ) );
x_buf  left_hi_if_timer_block_prescale_cnt_0__dymux ( .i(left_hi_if_timer_block_prescale_cnt_0__xorg_10776), .o(left_hi_if_timer_block_prescale_cnt_0__dymux_10778) );
x_xor2 left_hi_if_timer_block_prescale_cnt_0__xorg (.i0 ( left_hi_if_timer_block_mcount_prescale_cnt_cy_0_ ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[1] ), .o ( left_hi_if_timer_block_prescale_cnt_0__xorg_10776 ) );
x_buf  left_hi_if_timer_block_prescale_cnt_0__coutused ( .i(left_hi_if_timer_block_prescale_cnt_0__cymuxg_10775), .o(left_hi_if_timer_block_mcount_prescale_cnt_cy_1_) );
x_mux2  left_hi_if_timer_block_prescale_cnt_0__cymuxg ( .ia(left_hi_if_timer_block_prescale_cnt_0__logic_zero_10773), .ib(left_hi_if_timer_block_mcount_prescale_cnt_cy_0_), .sel(left_hi_if_timer_block_prescale_cnt_0__cyselg_10765), .o(left_hi_if_timer_block_prescale_cnt_0__cymuxg_10775) );
x_buf left_hi_if_timer_block_prescale_cnt_0__cyselg (.i ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[1] ), .o ( left_hi_if_timer_block_prescale_cnt_0__cyselg_10765 ) );
x_buf  left_hi_if_timer_block_prescale_cnt_0__srinv ( .i(left_hi_if_timer_block_tc_equal_not0001_inv_0), .o(left_hi_if_timer_block_prescale_cnt_0__srinv_10763) );
x_buf  left_hi_if_timer_block_prescale_cnt_0__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_prescale_cnt_0__clkinv_10762) );
x_buf  left_hi_if_timer_block_prescale_cnt_0__ceinv ( .i(left_hi_if_timer_block_i2c_sclint_7603), .o(left_hi_if_timer_block_prescale_cnt_0__ceinv_10761) );
x_zero  left_hi_if_timer_block_prescale_cnt_2__logic_zero ( .o(left_hi_if_timer_block_prescale_cnt_2__logic_zero_10830) );
x_buf  left_hi_if_timer_block_prescale_cnt_2__dxmux ( .i(left_hi_if_timer_block_prescale_cnt_2__xorf_10857), .o(left_hi_if_timer_block_prescale_cnt_2__dxmux_10859) );
x_xor2 left_hi_if_timer_block_prescale_cnt_2__xorf (.i0 ( left_hi_if_timer_block_prescale_cnt_2__cyinit_10856 ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[2] ), .o ( left_hi_if_timer_block_prescale_cnt_2__xorf_10857 ) );
x_mux2  left_hi_if_timer_block_prescale_cnt_2__cymuxf ( .ia(left_hi_if_timer_block_prescale_cnt_2__logic_zero_10830), .ib(left_hi_if_timer_block_prescale_cnt_2__cyinit_10856), .sel(left_hi_if_timer_block_prescale_cnt_2__cyself_10836), .o(left_hi_if_timer_block_mcount_prescale_cnt_cy_2_) );
x_mux2  left_hi_if_timer_block_prescale_cnt_2__cymuxf2 ( .ia(left_hi_if_timer_block_prescale_cnt_2__logic_zero_10830), .ib(left_hi_if_timer_block_prescale_cnt_2__logic_zero_10830), .sel(left_hi_if_timer_block_prescale_cnt_2__cyself_10836), .o(left_hi_if_timer_block_prescale_cnt_2__cymuxf2_10831) );
x_buf  left_hi_if_timer_block_prescale_cnt_2__cyinit ( .i(left_hi_if_timer_block_mcount_prescale_cnt_cy_1_), .o(left_hi_if_timer_block_prescale_cnt_2__cyinit_10856) );
x_buf left_hi_if_timer_block_prescale_cnt_2__cyself (.i ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[2] ), .o ( left_hi_if_timer_block_prescale_cnt_2__cyself_10836 ) );
x_buf  left_hi_if_timer_block_prescale_cnt_2__dymux ( .i(left_hi_if_timer_block_prescale_cnt_2__xorg_10838), .o(left_hi_if_timer_block_prescale_cnt_2__dymux_10840) );
x_xor2 left_hi_if_timer_block_prescale_cnt_2__xorg (.i0 ( left_hi_if_timer_block_mcount_prescale_cnt_cy_2_ ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[3] ), .o ( left_hi_if_timer_block_prescale_cnt_2__xorg_10838 ) );
x_buf  left_hi_if_timer_block_prescale_cnt_2__coutused ( .i(left_hi_if_timer_block_prescale_cnt_2__cymuxfast_10835), .o(left_hi_if_timer_block_mcount_prescale_cnt_cy_3_) );
x_buf  left_hi_if_timer_block_prescale_cnt_2__fastcarry ( .i(left_hi_if_timer_block_mcount_prescale_cnt_cy_1_), .o(left_hi_if_timer_block_prescale_cnt_2__fastcarry_10833) );
x_and2  left_hi_if_timer_block_prescale_cnt_2__cyand ( .i0(left_hi_if_timer_block_prescale_cnt_2__cyselg_10822), .i1(left_hi_if_timer_block_prescale_cnt_2__cyself_10836), .o(left_hi_if_timer_block_prescale_cnt_2__cyand_10834) );
x_mux2  left_hi_if_timer_block_prescale_cnt_2__cymuxfast ( .ia(left_hi_if_timer_block_prescale_cnt_2__cymuxg2_10832), .ib(left_hi_if_timer_block_prescale_cnt_2__fastcarry_10833), .sel(left_hi_if_timer_block_prescale_cnt_2__cyand_10834), .o(left_hi_if_timer_block_prescale_cnt_2__cymuxfast_10835) );
x_mux2  left_hi_if_timer_block_prescale_cnt_2__cymuxg2 ( .ia(left_hi_if_timer_block_prescale_cnt_2__logic_zero_10830), .ib(left_hi_if_timer_block_prescale_cnt_2__cymuxf2_10831), .sel(left_hi_if_timer_block_prescale_cnt_2__cyselg_10822), .o(left_hi_if_timer_block_prescale_cnt_2__cymuxg2_10832) );
x_buf left_hi_if_timer_block_prescale_cnt_2__cyselg (.i ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[3] ), .o ( left_hi_if_timer_block_prescale_cnt_2__cyselg_10822 ) );
x_buf  left_hi_if_timer_block_prescale_cnt_2__srinv ( .i(left_hi_if_timer_block_tc_equal_not0001_inv_0), .o(left_hi_if_timer_block_prescale_cnt_2__srinv_10820) );
x_buf  left_hi_if_timer_block_prescale_cnt_2__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_prescale_cnt_2__clkinv_10819) );
x_buf  left_hi_if_timer_block_prescale_cnt_2__ceinv ( .i(left_hi_if_timer_block_i2c_sclint_7603), .o(left_hi_if_timer_block_prescale_cnt_2__ceinv_10818) );
x_zero  left_hi_if_timer_block_prescale_cnt_4__logic_zero ( .o(left_hi_if_timer_block_prescale_cnt_4__logic_zero_10890) );
x_buf  left_hi_if_timer_block_prescale_cnt_4__dxmux ( .i(left_hi_if_timer_block_prescale_cnt_4__xorf_10917), .o(left_hi_if_timer_block_prescale_cnt_4__dxmux_10919) );
x_xor2 left_hi_if_timer_block_prescale_cnt_4__xorf (.i0 ( left_hi_if_timer_block_prescale_cnt_4__cyinit_10916 ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[4] ), .o ( left_hi_if_timer_block_prescale_cnt_4__xorf_10917 ) );
x_mux2  left_hi_if_timer_block_prescale_cnt_4__cymuxf ( .ia(left_hi_if_timer_block_prescale_cnt_4__logic_zero_10890), .ib(left_hi_if_timer_block_prescale_cnt_4__cyinit_10916), .sel(left_hi_if_timer_block_prescale_cnt_4__cyself_10896), .o(left_hi_if_timer_block_mcount_prescale_cnt_cy_4_) );
x_mux2  left_hi_if_timer_block_prescale_cnt_4__cymuxf2 ( .ia(left_hi_if_timer_block_prescale_cnt_4__logic_zero_10890), .ib(left_hi_if_timer_block_prescale_cnt_4__logic_zero_10890), .sel(left_hi_if_timer_block_prescale_cnt_4__cyself_10896), .o(left_hi_if_timer_block_prescale_cnt_4__cymuxf2_10891) );
x_buf  left_hi_if_timer_block_prescale_cnt_4__cyinit ( .i(left_hi_if_timer_block_mcount_prescale_cnt_cy_3_), .o(left_hi_if_timer_block_prescale_cnt_4__cyinit_10916) );
x_buf left_hi_if_timer_block_prescale_cnt_4__cyself (.i ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[4] ), .o ( left_hi_if_timer_block_prescale_cnt_4__cyself_10896 ) );
x_buf  left_hi_if_timer_block_prescale_cnt_4__dymux ( .i(left_hi_if_timer_block_prescale_cnt_4__xorg_10898), .o(left_hi_if_timer_block_prescale_cnt_4__dymux_10900) );
x_xor2 left_hi_if_timer_block_prescale_cnt_4__xorg (.i0 ( left_hi_if_timer_block_mcount_prescale_cnt_cy_4_ ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[5] ), .o ( left_hi_if_timer_block_prescale_cnt_4__xorg_10898 ) );
x_buf  left_hi_if_timer_block_prescale_cnt_4__fastcarry ( .i(left_hi_if_timer_block_mcount_prescale_cnt_cy_3_), .o(left_hi_if_timer_block_prescale_cnt_4__fastcarry_10893) );
x_and2  left_hi_if_timer_block_prescale_cnt_4__cyand ( .i0(left_hi_if_timer_block_prescale_cnt_4__cyselg_10882), .i1(left_hi_if_timer_block_prescale_cnt_4__cyself_10896), .o(left_hi_if_timer_block_prescale_cnt_4__cyand_10894) );
x_mux2  left_hi_if_timer_block_prescale_cnt_4__cymuxfast ( .ia(left_hi_if_timer_block_prescale_cnt_4__cymuxg2_10892), .ib(left_hi_if_timer_block_prescale_cnt_4__fastcarry_10893), .sel(left_hi_if_timer_block_prescale_cnt_4__cyand_10894), .o(left_hi_if_timer_block_prescale_cnt_4__cymuxfast_10895) );
x_mux2  left_hi_if_timer_block_prescale_cnt_4__cymuxg2 ( .ia(left_hi_if_timer_block_prescale_cnt_4__logic_zero_10890), .ib(left_hi_if_timer_block_prescale_cnt_4__cymuxf2_10891), .sel(left_hi_if_timer_block_prescale_cnt_4__cyselg_10882), .o(left_hi_if_timer_block_prescale_cnt_4__cymuxg2_10892) );
x_buf left_hi_if_timer_block_prescale_cnt_4__cyselg (.i ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[5] ), .o ( left_hi_if_timer_block_prescale_cnt_4__cyselg_10882 ) );
x_buf  left_hi_if_timer_block_prescale_cnt_4__srinv ( .i(left_hi_if_timer_block_tc_equal_not0001_inv_0), .o(left_hi_if_timer_block_prescale_cnt_4__srinv_10880) );
x_buf  left_hi_if_timer_block_prescale_cnt_4__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_prescale_cnt_4__clkinv_10879) );
x_buf  left_hi_if_timer_block_prescale_cnt_4__ceinv ( .i(left_hi_if_timer_block_i2c_sclint_7603), .o(left_hi_if_timer_block_prescale_cnt_4__ceinv_10878) );
x_zero  left_hi_if_timer_block_prescale_cnt_6__logic_zero ( .o(left_hi_if_timer_block_prescale_cnt_6__logic_zero_10969) );
x_buf  left_hi_if_timer_block_prescale_cnt_6__dxmux ( .i(left_hi_if_timer_block_prescale_cnt_6__xorf_10970), .o(left_hi_if_timer_block_prescale_cnt_6__dxmux_10972) );
x_xor2 left_hi_if_timer_block_prescale_cnt_6__xorf (.i0 ( left_hi_if_timer_block_prescale_cnt_6__cyinit_10968 ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[6] ), .o ( left_hi_if_timer_block_prescale_cnt_6__xorf_10970 ) );
x_mux2  left_hi_if_timer_block_prescale_cnt_6__cymuxf ( .ia(left_hi_if_timer_block_prescale_cnt_6__logic_zero_10969), .ib(left_hi_if_timer_block_prescale_cnt_6__cyinit_10968), .sel(left_hi_if_timer_block_prescale_cnt_6__cyself_10960), .o(left_hi_if_timer_block_mcount_prescale_cnt_cy_6_) );
x_buf  left_hi_if_timer_block_prescale_cnt_6__cyinit ( .i(left_hi_if_timer_block_prescale_cnt_4__cymuxfast_10895), .o(left_hi_if_timer_block_prescale_cnt_6__cyinit_10968) );
x_buf left_hi_if_timer_block_prescale_cnt_6__cyself (.i ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[6] ), .o ( left_hi_if_timer_block_prescale_cnt_6__cyself_10960 ) );
x_buf  left_hi_if_timer_block_prescale_cnt_6__dymux ( .i(left_hi_if_timer_block_prescale_cnt_6__xorg_10949), .o(left_hi_if_timer_block_prescale_cnt_6__dymux_10951) );
x_xor2 left_hi_if_timer_block_prescale_cnt_6__xorg (.i0 ( left_hi_if_timer_block_mcount_prescale_cnt_cy_6_ ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[7] ), .o ( left_hi_if_timer_block_prescale_cnt_6__xorg_10949 ) );
x_buf  left_hi_if_timer_block_prescale_cnt_6__srinv ( .i(left_hi_if_timer_block_tc_equal_not0001_inv_0), .o(left_hi_if_timer_block_prescale_cnt_6__srinv_10939) );
x_buf  left_hi_if_timer_block_prescale_cnt_6__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_prescale_cnt_6__clkinv_10938) );
x_buf  left_hi_if_timer_block_prescale_cnt_6__ceinv ( .i(left_hi_if_timer_block_i2c_sclint_7603), .o(left_hi_if_timer_block_prescale_cnt_6__ceinv_10937) );
x_buf  right_hi_if_timer_block_bit_counter_0__ffx_rstor ( .i(right_hi_if_timer_block_bit_counter_0__srinv_10993), .o(right_hi_if_timer_block_bit_counter_0__ffx_rst) );
x_ff_NO_set  right_hi_if_timer_block_bit_counter_0 (  .i ( right_hi_if_timer_block_bit_counter_0__dxmux_11029 ), .ce ( right_hi_if_timer_block_bit_counter_0__ceinv_10991 ), .clk ( right_hi_if_timer_block_bit_counter_0__clkinv_10992 ), .rst ( right_hi_if_timer_block_bit_counter_0__ffx_rst ), .o ( \FlexBus_right_hi_if_timer_block_bit_counter[0] ) );
x_buf  right_hi_if_timer_block_bit_counter_0__ffy_rstor ( .i(right_hi_if_timer_block_bit_counter_0__srinv_10993), .o(right_hi_if_timer_block_bit_counter_0__ffy_rst) );
x_ff_NO_set  right_hi_if_timer_block_bit_counter_1 (  .i ( right_hi_if_timer_block_bit_counter_0__dymux_11008 ), .ce ( right_hi_if_timer_block_bit_counter_0__ceinv_10991 ), .clk ( right_hi_if_timer_block_bit_counter_0__clkinv_10992 ), .rst ( right_hi_if_timer_block_bit_counter_0__ffy_rst ), .o ( \FlexBus_right_hi_if_timer_block_bit_counter[1] ) );
x_lut4_0x3030 right_hi_if_timer_block_mcount_bit_counter_lut_0_ ( .i1( nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_0__adr2 ), .i2( \FlexBus_right_hi_if_timer_block_bit_counter[0] ), .o( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[0] ) ) ;
x_zero  right_hi_if_timer_block_bit_counter_0__logic_zero ( .o(right_hi_if_timer_block_bit_counter_0__logic_zero_11003) );
x_buf  right_hi_if_timer_block_bit_counter_0__dxmux ( .i(right_hi_if_timer_block_bit_counter_0__xorf_11027), .o(right_hi_if_timer_block_bit_counter_0__dxmux_11029) );
x_xor2 right_hi_if_timer_block_bit_counter_0__xorf (.i0 ( right_hi_if_timer_block_bit_counter_0__cyinit_11026 ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[0] ), .o ( right_hi_if_timer_block_bit_counter_0__xorf_11027 ) );
x_mux2  right_hi_if_timer_block_bit_counter_0__cymuxf ( .ia(right_hi_if_timer_block_bit_counter_0__logic_zero_11003), .ib(right_hi_if_timer_block_bit_counter_0__cyinit_11026), .sel(right_hi_if_timer_block_bit_counter_0__cyself_11018), .o(right_hi_if_timer_block_mcount_bit_counter_cy_0_) );
x_buf  right_hi_if_timer_block_bit_counter_0__cyinit ( .i(right_hi_if_timer_block_bit_counter_cmp_eq0000_inv), .o(right_hi_if_timer_block_bit_counter_0__cyinit_11026) );
x_buf right_hi_if_timer_block_bit_counter_0__cyself (.i ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[0] ), .o ( right_hi_if_timer_block_bit_counter_0__cyself_11018 ) );
x_buf  right_hi_if_timer_block_bit_counter_0__dymux ( .i(right_hi_if_timer_block_bit_counter_0__xorg_11006), .o(right_hi_if_timer_block_bit_counter_0__dymux_11008) );
x_xor2 right_hi_if_timer_block_bit_counter_0__xorg (.i0 ( right_hi_if_timer_block_mcount_bit_counter_cy_0_ ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[1] ), .o ( right_hi_if_timer_block_bit_counter_0__xorg_11006 ) );
x_buf  right_hi_if_timer_block_bit_counter_0__coutused ( .i(right_hi_if_timer_block_bit_counter_0__cymuxg_11005), .o(right_hi_if_timer_block_mcount_bit_counter_cy_1_) );
x_mux2  right_hi_if_timer_block_bit_counter_0__cymuxg ( .ia(right_hi_if_timer_block_bit_counter_0__logic_zero_11003), .ib(right_hi_if_timer_block_mcount_bit_counter_cy_0_), .sel(right_hi_if_timer_block_bit_counter_0__cyselg_10995), .o(right_hi_if_timer_block_bit_counter_0__cymuxg_11005) );
x_buf right_hi_if_timer_block_bit_counter_0__cyselg (.i ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[1] ), .o ( right_hi_if_timer_block_bit_counter_0__cyselg_10995 ) );
x_buf  right_hi_if_timer_block_bit_counter_0__srinv ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_bit_counter_0__srinv_10993) );
x_buf  right_hi_if_timer_block_bit_counter_0__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_bit_counter_0__clkinv_10992) );
x_buf  right_hi_if_timer_block_bit_counter_0__ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_bit_counter_0__ceinv_10991) );
x_zero  right_hi_if_timer_block_bit_counter_2__logic_zero ( .o(right_hi_if_timer_block_bit_counter_2__logic_zero_11060) );
x_buf  right_hi_if_timer_block_bit_counter_2__dxmux ( .i(right_hi_if_timer_block_bit_counter_2__xorf_11087), .o(right_hi_if_timer_block_bit_counter_2__dxmux_11089) );
x_xor2 right_hi_if_timer_block_bit_counter_2__xorf (.i0 ( right_hi_if_timer_block_bit_counter_2__cyinit_11086 ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[2] ), .o ( right_hi_if_timer_block_bit_counter_2__xorf_11087 ) );
x_mux2  right_hi_if_timer_block_bit_counter_2__cymuxf ( .ia(right_hi_if_timer_block_bit_counter_2__logic_zero_11060), .ib(right_hi_if_timer_block_bit_counter_2__cyinit_11086), .sel(right_hi_if_timer_block_bit_counter_2__cyself_11066), .o(right_hi_if_timer_block_mcount_bit_counter_cy_2_) );
x_mux2  right_hi_if_timer_block_bit_counter_2__cymuxf2 ( .ia(right_hi_if_timer_block_bit_counter_2__logic_zero_11060), .ib(right_hi_if_timer_block_bit_counter_2__logic_zero_11060), .sel(right_hi_if_timer_block_bit_counter_2__cyself_11066), .o(right_hi_if_timer_block_bit_counter_2__cymuxf2_11061) );
x_buf  right_hi_if_timer_block_bit_counter_2__cyinit ( .i(right_hi_if_timer_block_mcount_bit_counter_cy_1_), .o(right_hi_if_timer_block_bit_counter_2__cyinit_11086) );
x_buf right_hi_if_timer_block_bit_counter_2__cyself (.i ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[2] ), .o ( right_hi_if_timer_block_bit_counter_2__cyself_11066 ) );
x_buf  right_hi_if_timer_block_bit_counter_2__dymux ( .i(right_hi_if_timer_block_bit_counter_2__xorg_11068), .o(right_hi_if_timer_block_bit_counter_2__dymux_11070) );
x_xor2 right_hi_if_timer_block_bit_counter_2__xorg (.i0 ( right_hi_if_timer_block_mcount_bit_counter_cy_2_ ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[3] ), .o ( right_hi_if_timer_block_bit_counter_2__xorg_11068 ) );
x_buf  right_hi_if_timer_block_bit_counter_2__coutused ( .i(right_hi_if_timer_block_bit_counter_2__cymuxfast_11065), .o(right_hi_if_timer_block_mcount_bit_counter_cy_3_) );
x_buf  right_hi_if_timer_block_bit_counter_2__fastcarry ( .i(right_hi_if_timer_block_mcount_bit_counter_cy_1_), .o(right_hi_if_timer_block_bit_counter_2__fastcarry_11063) );
x_and2  right_hi_if_timer_block_bit_counter_2__cyand ( .i0(right_hi_if_timer_block_bit_counter_2__cyselg_11052), .i1(right_hi_if_timer_block_bit_counter_2__cyself_11066), .o(right_hi_if_timer_block_bit_counter_2__cyand_11064) );
x_mux2  right_hi_if_timer_block_bit_counter_2__cymuxfast ( .ia(right_hi_if_timer_block_bit_counter_2__cymuxg2_11062), .ib(right_hi_if_timer_block_bit_counter_2__fastcarry_11063), .sel(right_hi_if_timer_block_bit_counter_2__cyand_11064), .o(right_hi_if_timer_block_bit_counter_2__cymuxfast_11065) );
x_mux2  right_hi_if_timer_block_bit_counter_2__cymuxg2 ( .ia(right_hi_if_timer_block_bit_counter_2__logic_zero_11060), .ib(right_hi_if_timer_block_bit_counter_2__cymuxf2_11061), .sel(right_hi_if_timer_block_bit_counter_2__cyselg_11052), .o(right_hi_if_timer_block_bit_counter_2__cymuxg2_11062) );
x_buf right_hi_if_timer_block_bit_counter_2__cyselg (.i ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[3] ), .o ( right_hi_if_timer_block_bit_counter_2__cyselg_11052 ) );
x_buf  right_hi_if_timer_block_bit_counter_2__srinv ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_bit_counter_2__srinv_11050) );
x_buf  right_hi_if_timer_block_bit_counter_2__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_bit_counter_2__clkinv_11049) );
x_buf  right_hi_if_timer_block_bit_counter_2__ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_bit_counter_2__ceinv_11048) );
x_buf  right_hi_if_timer_block_bit_counter_4__ffx_rstor ( .i(right_hi_if_timer_block_bit_counter_4__srinv_11110), .o(right_hi_if_timer_block_bit_counter_4__ffx_rst) );
x_ff_NO_set  right_hi_if_timer_block_bit_counter_4 (  .i ( right_hi_if_timer_block_bit_counter_4__dxmux_11149 ), .ce ( right_hi_if_timer_block_bit_counter_4__ceinv_11108 ), .clk ( right_hi_if_timer_block_bit_counter_4__clkinv_11109 ), .rst ( right_hi_if_timer_block_bit_counter_4__ffx_rst ), .o ( \FlexBus_right_hi_if_timer_block_bit_counter[4] ) );
x_zero  right_hi_if_timer_block_bit_counter_4__logic_zero ( .o(right_hi_if_timer_block_bit_counter_4__logic_zero_11120) );
x_buf  right_hi_if_timer_block_bit_counter_4__dxmux ( .i(right_hi_if_timer_block_bit_counter_4__xorf_11147), .o(right_hi_if_timer_block_bit_counter_4__dxmux_11149) );
x_xor2 right_hi_if_timer_block_bit_counter_4__xorf (.i0 ( right_hi_if_timer_block_bit_counter_4__cyinit_11146 ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[4] ), .o ( right_hi_if_timer_block_bit_counter_4__xorf_11147 ) );
x_mux2  right_hi_if_timer_block_bit_counter_4__cymuxf ( .ia(right_hi_if_timer_block_bit_counter_4__logic_zero_11120), .ib(right_hi_if_timer_block_bit_counter_4__cyinit_11146), .sel(right_hi_if_timer_block_bit_counter_4__cyself_11126), .o(right_hi_if_timer_block_mcount_bit_counter_cy_4_) );
x_mux2  right_hi_if_timer_block_bit_counter_4__cymuxf2 ( .ia(right_hi_if_timer_block_bit_counter_4__logic_zero_11120), .ib(right_hi_if_timer_block_bit_counter_4__logic_zero_11120), .sel(right_hi_if_timer_block_bit_counter_4__cyself_11126), .o(right_hi_if_timer_block_bit_counter_4__cymuxf2_11121) );
x_buf  right_hi_if_timer_block_bit_counter_4__cyinit ( .i(right_hi_if_timer_block_mcount_bit_counter_cy_3_), .o(right_hi_if_timer_block_bit_counter_4__cyinit_11146) );
x_buf right_hi_if_timer_block_bit_counter_4__cyself (.i ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[4] ), .o ( right_hi_if_timer_block_bit_counter_4__cyself_11126 ) );
x_buf  right_hi_if_timer_block_bit_counter_4__dymux ( .i(right_hi_if_timer_block_bit_counter_4__xorg_11128), .o(right_hi_if_timer_block_bit_counter_4__dymux_11130) );
x_xor2 right_hi_if_timer_block_bit_counter_4__xorg (.i0 ( right_hi_if_timer_block_mcount_bit_counter_cy_4_ ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[5] ), .o ( right_hi_if_timer_block_bit_counter_4__xorg_11128 ) );
x_buf  right_hi_if_timer_block_bit_counter_4__fastcarry ( .i(right_hi_if_timer_block_mcount_bit_counter_cy_3_), .o(right_hi_if_timer_block_bit_counter_4__fastcarry_11123) );
x_and2  right_hi_if_timer_block_bit_counter_4__cyand ( .i0(right_hi_if_timer_block_bit_counter_4__cyselg_11112), .i1(right_hi_if_timer_block_bit_counter_4__cyself_11126), .o(right_hi_if_timer_block_bit_counter_4__cyand_11124) );
x_mux2  right_hi_if_timer_block_bit_counter_4__cymuxfast ( .ia(right_hi_if_timer_block_bit_counter_4__cymuxg2_11122), .ib(right_hi_if_timer_block_bit_counter_4__fastcarry_11123), .sel(right_hi_if_timer_block_bit_counter_4__cyand_11124), .o(right_hi_if_timer_block_bit_counter_4__cymuxfast_11125) );
x_mux2  right_hi_if_timer_block_bit_counter_4__cymuxg2 ( .ia(right_hi_if_timer_block_bit_counter_4__logic_zero_11120), .ib(right_hi_if_timer_block_bit_counter_4__cymuxf2_11121), .sel(right_hi_if_timer_block_bit_counter_4__cyselg_11112), .o(right_hi_if_timer_block_bit_counter_4__cymuxg2_11122) );
x_buf right_hi_if_timer_block_bit_counter_4__cyselg (.i ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[5] ), .o ( right_hi_if_timer_block_bit_counter_4__cyselg_11112 ) );
x_buf  right_hi_if_timer_block_bit_counter_4__srinv ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_bit_counter_4__srinv_11110) );
x_buf  right_hi_if_timer_block_bit_counter_4__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_bit_counter_4__clkinv_11109) );
x_buf  right_hi_if_timer_block_bit_counter_4__ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_bit_counter_4__ceinv_11108) );
x_lut4_0x0c0c right_hi_if_timer_block_mcount_bit_counter_lut_4_ ( .i1( nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_4__adr2 ), .i2( nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_4__adr3 ), .o( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[4] ) ) ;
x_buf  right_hi_if_timer_block_bit_counter_6__ffy_rstor ( .i(right_hi_if_timer_block_bit_counter_6__srinv_11169), .o(right_hi_if_timer_block_bit_counter_6__ffy_rst) );
x_ff_NO_set  right_hi_if_timer_block_bit_counter_7 (  .i ( right_hi_if_timer_block_bit_counter_6__dymux_11181 ), .ce ( right_hi_if_timer_block_bit_counter_6__ceinv_11167 ), .clk ( right_hi_if_timer_block_bit_counter_6__clkinv_11168 ), .rst ( right_hi_if_timer_block_bit_counter_6__ffy_rst ), .o ( \FlexBus_right_hi_if_timer_block_bit_counter[7] ) );
x_zero  right_hi_if_timer_block_bit_counter_6__logic_zero ( .o(right_hi_if_timer_block_bit_counter_6__logic_zero_11199) );
x_buf  right_hi_if_timer_block_bit_counter_6__dxmux ( .i(right_hi_if_timer_block_bit_counter_6__xorf_11200), .o(right_hi_if_timer_block_bit_counter_6__dxmux_11202) );
x_xor2 right_hi_if_timer_block_bit_counter_6__xorf (.i0 ( right_hi_if_timer_block_bit_counter_6__cyinit_11198 ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[6] ), .o ( right_hi_if_timer_block_bit_counter_6__xorf_11200 ) );
x_mux2  right_hi_if_timer_block_bit_counter_6__cymuxf ( .ia(right_hi_if_timer_block_bit_counter_6__logic_zero_11199), .ib(right_hi_if_timer_block_bit_counter_6__cyinit_11198), .sel(right_hi_if_timer_block_bit_counter_6__cyself_11190), .o(right_hi_if_timer_block_mcount_bit_counter_cy_6_) );
x_buf  right_hi_if_timer_block_bit_counter_6__cyinit ( .i(right_hi_if_timer_block_bit_counter_4__cymuxfast_11125), .o(right_hi_if_timer_block_bit_counter_6__cyinit_11198) );
x_buf right_hi_if_timer_block_bit_counter_6__cyself (.i ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[6] ), .o ( right_hi_if_timer_block_bit_counter_6__cyself_11190 ) );
x_buf  right_hi_if_timer_block_bit_counter_6__dymux ( .i(right_hi_if_timer_block_bit_counter_6__xorg_11179), .o(right_hi_if_timer_block_bit_counter_6__dymux_11181) );
x_xor2 right_hi_if_timer_block_bit_counter_6__xorg (.i0 ( right_hi_if_timer_block_mcount_bit_counter_cy_6_ ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[7] ), .o ( right_hi_if_timer_block_bit_counter_6__xorg_11179 ) );
x_buf  right_hi_if_timer_block_bit_counter_6__srinv ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_bit_counter_6__srinv_11169) );
x_buf  right_hi_if_timer_block_bit_counter_6__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_bit_counter_6__clkinv_11168) );
x_buf  right_hi_if_timer_block_bit_counter_6__ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_bit_counter_6__ceinv_11167) );
x_lut4_0x0a0a right_hi_if_timer_block_mcount_bit_counter_lut_7_ ( .i0( \FlexBus_right_hi_if_timer_block_bit_counter[7] ), .i2( nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_7__adr3 ), .o( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[7] ) ) ;
x_zero  left_hi_if_timer_block_bit_counter_0__logic_zero ( .o(left_hi_if_timer_block_bit_counter_0__logic_zero_11233) );
x_buf  left_hi_if_timer_block_bit_counter_0__dxmux ( .i(left_hi_if_timer_block_bit_counter_0__xorf_11257), .o(left_hi_if_timer_block_bit_counter_0__dxmux_11259) );
x_xor2 left_hi_if_timer_block_bit_counter_0__xorf (.i0 ( left_hi_if_timer_block_bit_counter_0__cyinit_11256 ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[0] ), .o ( left_hi_if_timer_block_bit_counter_0__xorf_11257 ) );
x_mux2  left_hi_if_timer_block_bit_counter_0__cymuxf ( .ia(left_hi_if_timer_block_bit_counter_0__logic_zero_11233), .ib(left_hi_if_timer_block_bit_counter_0__cyinit_11256), .sel(left_hi_if_timer_block_bit_counter_0__cyself_11248), .o(left_hi_if_timer_block_mcount_bit_counter_cy_0_) );
x_buf  left_hi_if_timer_block_bit_counter_0__cyinit ( .i(left_hi_if_timer_block_bit_counter_cmp_eq0000_inv), .o(left_hi_if_timer_block_bit_counter_0__cyinit_11256) );
x_buf left_hi_if_timer_block_bit_counter_0__cyself (.i ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[0] ), .o ( left_hi_if_timer_block_bit_counter_0__cyself_11248 ) );
x_buf  left_hi_if_timer_block_bit_counter_0__dymux ( .i(left_hi_if_timer_block_bit_counter_0__xorg_11236), .o(left_hi_if_timer_block_bit_counter_0__dymux_11238) );
x_xor2 left_hi_if_timer_block_bit_counter_0__xorg (.i0 ( left_hi_if_timer_block_mcount_bit_counter_cy_0_ ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[1] ), .o ( left_hi_if_timer_block_bit_counter_0__xorg_11236 ) );
x_buf  left_hi_if_timer_block_bit_counter_0__coutused ( .i(left_hi_if_timer_block_bit_counter_0__cymuxg_11235), .o(left_hi_if_timer_block_mcount_bit_counter_cy_1_) );
x_mux2  left_hi_if_timer_block_bit_counter_0__cymuxg ( .ia(left_hi_if_timer_block_bit_counter_0__logic_zero_11233), .ib(left_hi_if_timer_block_mcount_bit_counter_cy_0_), .sel(left_hi_if_timer_block_bit_counter_0__cyselg_11225), .o(left_hi_if_timer_block_bit_counter_0__cymuxg_11235) );
x_buf left_hi_if_timer_block_bit_counter_0__cyselg (.i ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[1] ), .o ( left_hi_if_timer_block_bit_counter_0__cyselg_11225 ) );
x_buf  left_hi_if_timer_block_bit_counter_0__srinv ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_bit_counter_0__srinv_11223) );
x_buf  left_hi_if_timer_block_bit_counter_0__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_bit_counter_0__clkinv_11222) );
x_buf  left_hi_if_timer_block_bit_counter_0__ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_bit_counter_0__ceinv_11221) );
x_zero  left_hi_if_timer_block_bit_counter_2__logic_zero ( .o(left_hi_if_timer_block_bit_counter_2__logic_zero_11290) );
x_buf  left_hi_if_timer_block_bit_counter_2__dxmux ( .i(left_hi_if_timer_block_bit_counter_2__xorf_11317), .o(left_hi_if_timer_block_bit_counter_2__dxmux_11319) );
x_xor2 left_hi_if_timer_block_bit_counter_2__xorf (.i0 ( left_hi_if_timer_block_bit_counter_2__cyinit_11316 ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[2] ), .o ( left_hi_if_timer_block_bit_counter_2__xorf_11317 ) );
x_mux2  left_hi_if_timer_block_bit_counter_2__cymuxf ( .ia(left_hi_if_timer_block_bit_counter_2__logic_zero_11290), .ib(left_hi_if_timer_block_bit_counter_2__cyinit_11316), .sel(left_hi_if_timer_block_bit_counter_2__cyself_11296), .o(left_hi_if_timer_block_mcount_bit_counter_cy_2_) );
x_mux2  left_hi_if_timer_block_bit_counter_2__cymuxf2 ( .ia(left_hi_if_timer_block_bit_counter_2__logic_zero_11290), .ib(left_hi_if_timer_block_bit_counter_2__logic_zero_11290), .sel(left_hi_if_timer_block_bit_counter_2__cyself_11296), .o(left_hi_if_timer_block_bit_counter_2__cymuxf2_11291) );
x_buf  left_hi_if_timer_block_bit_counter_2__cyinit ( .i(left_hi_if_timer_block_mcount_bit_counter_cy_1_), .o(left_hi_if_timer_block_bit_counter_2__cyinit_11316) );
x_buf left_hi_if_timer_block_bit_counter_2__cyself (.i ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[2] ), .o ( left_hi_if_timer_block_bit_counter_2__cyself_11296 ) );
x_buf  left_hi_if_timer_block_bit_counter_2__dymux ( .i(left_hi_if_timer_block_bit_counter_2__xorg_11298), .o(left_hi_if_timer_block_bit_counter_2__dymux_11300) );
x_xor2 left_hi_if_timer_block_bit_counter_2__xorg (.i0 ( left_hi_if_timer_block_mcount_bit_counter_cy_2_ ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[3] ), .o ( left_hi_if_timer_block_bit_counter_2__xorg_11298 ) );
x_buf  left_hi_if_timer_block_bit_counter_2__coutused ( .i(left_hi_if_timer_block_bit_counter_2__cymuxfast_11295), .o(left_hi_if_timer_block_mcount_bit_counter_cy_3_) );
x_buf  left_hi_if_timer_block_bit_counter_2__fastcarry ( .i(left_hi_if_timer_block_mcount_bit_counter_cy_1_), .o(left_hi_if_timer_block_bit_counter_2__fastcarry_11293) );
x_and2  left_hi_if_timer_block_bit_counter_2__cyand ( .i0(left_hi_if_timer_block_bit_counter_2__cyselg_11282), .i1(left_hi_if_timer_block_bit_counter_2__cyself_11296), .o(left_hi_if_timer_block_bit_counter_2__cyand_11294) );
x_mux2  left_hi_if_timer_block_bit_counter_2__cymuxfast ( .ia(left_hi_if_timer_block_bit_counter_2__cymuxg2_11292), .ib(left_hi_if_timer_block_bit_counter_2__fastcarry_11293), .sel(left_hi_if_timer_block_bit_counter_2__cyand_11294), .o(left_hi_if_timer_block_bit_counter_2__cymuxfast_11295) );
x_mux2  left_hi_if_timer_block_bit_counter_2__cymuxg2 ( .ia(left_hi_if_timer_block_bit_counter_2__logic_zero_11290), .ib(left_hi_if_timer_block_bit_counter_2__cymuxf2_11291), .sel(left_hi_if_timer_block_bit_counter_2__cyselg_11282), .o(left_hi_if_timer_block_bit_counter_2__cymuxg2_11292) );
x_buf left_hi_if_timer_block_bit_counter_2__cyselg (.i ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[3] ), .o ( left_hi_if_timer_block_bit_counter_2__cyselg_11282 ) );
x_buf  left_hi_if_timer_block_bit_counter_2__srinv ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_bit_counter_2__srinv_11280) );
x_buf  left_hi_if_timer_block_bit_counter_2__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_bit_counter_2__clkinv_11279) );
x_buf  left_hi_if_timer_block_bit_counter_2__ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_bit_counter_2__ceinv_11278) );
x_lut4_0x00cc left_hi_if_timer_block_mcount_bit_counter_lut_2_ ( .i1( \FlexBus_left_hi_if_timer_block_bit_counter[2] ), .i3( left_hi_if_timer_block_bit_counter_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[2] ) ) ;
x_ff_NO_set  left_hi_if_timer_block_bit_counter_3 (  .i ( left_hi_if_timer_block_bit_counter_2__dymux_11300 ), .ce ( left_hi_if_timer_block_bit_counter_2__ceinv_11278 ), .clk ( left_hi_if_timer_block_bit_counter_2__clkinv_11279 ), .rst ( left_hi_if_timer_block_bit_counter_2__srinv_11280 ), .o ( \FlexBus_left_hi_if_timer_block_bit_counter[3] ) );
x_zero  left_hi_if_timer_block_bit_counter_4__logic_zero ( .o(left_hi_if_timer_block_bit_counter_4__logic_zero_11350) );
x_buf  left_hi_if_timer_block_bit_counter_4__dxmux ( .i(left_hi_if_timer_block_bit_counter_4__xorf_11377), .o(left_hi_if_timer_block_bit_counter_4__dxmux_11379) );
x_xor2 left_hi_if_timer_block_bit_counter_4__xorf (.i0 ( left_hi_if_timer_block_bit_counter_4__cyinit_11376 ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[4] ), .o ( left_hi_if_timer_block_bit_counter_4__xorf_11377 ) );
x_mux2  left_hi_if_timer_block_bit_counter_4__cymuxf ( .ia(left_hi_if_timer_block_bit_counter_4__logic_zero_11350), .ib(left_hi_if_timer_block_bit_counter_4__cyinit_11376), .sel(left_hi_if_timer_block_bit_counter_4__cyself_11356), .o(left_hi_if_timer_block_mcount_bit_counter_cy_4_) );
x_mux2  left_hi_if_timer_block_bit_counter_4__cymuxf2 ( .ia(left_hi_if_timer_block_bit_counter_4__logic_zero_11350), .ib(left_hi_if_timer_block_bit_counter_4__logic_zero_11350), .sel(left_hi_if_timer_block_bit_counter_4__cyself_11356), .o(left_hi_if_timer_block_bit_counter_4__cymuxf2_11351) );
x_buf  left_hi_if_timer_block_bit_counter_4__cyinit ( .i(left_hi_if_timer_block_mcount_bit_counter_cy_3_), .o(left_hi_if_timer_block_bit_counter_4__cyinit_11376) );
x_buf left_hi_if_timer_block_bit_counter_4__cyself (.i ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[4] ), .o ( left_hi_if_timer_block_bit_counter_4__cyself_11356 ) );
x_buf  left_hi_if_timer_block_bit_counter_4__dymux ( .i(left_hi_if_timer_block_bit_counter_4__xorg_11358), .o(left_hi_if_timer_block_bit_counter_4__dymux_11360) );
x_xor2 left_hi_if_timer_block_bit_counter_4__xorg (.i0 ( left_hi_if_timer_block_mcount_bit_counter_cy_4_ ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[5] ), .o ( left_hi_if_timer_block_bit_counter_4__xorg_11358 ) );
x_buf  left_hi_if_timer_block_bit_counter_4__fastcarry ( .i(left_hi_if_timer_block_mcount_bit_counter_cy_3_), .o(left_hi_if_timer_block_bit_counter_4__fastcarry_11353) );
x_and2  left_hi_if_timer_block_bit_counter_4__cyand ( .i0(left_hi_if_timer_block_bit_counter_4__cyselg_11342), .i1(left_hi_if_timer_block_bit_counter_4__cyself_11356), .o(left_hi_if_timer_block_bit_counter_4__cyand_11354) );
x_mux2  left_hi_if_timer_block_bit_counter_4__cymuxfast ( .ia(left_hi_if_timer_block_bit_counter_4__cymuxg2_11352), .ib(left_hi_if_timer_block_bit_counter_4__fastcarry_11353), .sel(left_hi_if_timer_block_bit_counter_4__cyand_11354), .o(left_hi_if_timer_block_bit_counter_4__cymuxfast_11355) );
x_mux2  left_hi_if_timer_block_bit_counter_4__cymuxg2 ( .ia(left_hi_if_timer_block_bit_counter_4__logic_zero_11350), .ib(left_hi_if_timer_block_bit_counter_4__cymuxf2_11351), .sel(left_hi_if_timer_block_bit_counter_4__cyselg_11342), .o(left_hi_if_timer_block_bit_counter_4__cymuxg2_11352) );
x_buf left_hi_if_timer_block_bit_counter_4__cyselg (.i ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[5] ), .o ( left_hi_if_timer_block_bit_counter_4__cyselg_11342 ) );
x_buf  left_hi_if_timer_block_bit_counter_4__srinv ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_bit_counter_4__srinv_11340) );
x_buf  left_hi_if_timer_block_bit_counter_4__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_bit_counter_4__clkinv_11339) );
x_buf  left_hi_if_timer_block_bit_counter_4__ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_bit_counter_4__ceinv_11338) );
x_zero  left_hi_if_timer_block_bit_counter_6__logic_zero ( .o(left_hi_if_timer_block_bit_counter_6__logic_zero_11429) );
x_buf  left_hi_if_timer_block_bit_counter_6__dxmux ( .i(left_hi_if_timer_block_bit_counter_6__xorf_11430), .o(left_hi_if_timer_block_bit_counter_6__dxmux_11432) );
x_xor2 left_hi_if_timer_block_bit_counter_6__xorf (.i0 ( left_hi_if_timer_block_bit_counter_6__cyinit_11428 ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[6] ), .o ( left_hi_if_timer_block_bit_counter_6__xorf_11430 ) );
x_mux2  left_hi_if_timer_block_bit_counter_6__cymuxf ( .ia(left_hi_if_timer_block_bit_counter_6__logic_zero_11429), .ib(left_hi_if_timer_block_bit_counter_6__cyinit_11428), .sel(left_hi_if_timer_block_bit_counter_6__cyself_11420), .o(left_hi_if_timer_block_mcount_bit_counter_cy_6_) );
x_buf  left_hi_if_timer_block_bit_counter_6__cyinit ( .i(left_hi_if_timer_block_bit_counter_4__cymuxfast_11355), .o(left_hi_if_timer_block_bit_counter_6__cyinit_11428) );
x_buf left_hi_if_timer_block_bit_counter_6__cyself (.i ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[6] ), .o ( left_hi_if_timer_block_bit_counter_6__cyself_11420 ) );
x_buf  left_hi_if_timer_block_bit_counter_6__dymux ( .i(left_hi_if_timer_block_bit_counter_6__xorg_11409), .o(left_hi_if_timer_block_bit_counter_6__dymux_11411) );
x_xor2 left_hi_if_timer_block_bit_counter_6__xorg (.i0 ( left_hi_if_timer_block_mcount_bit_counter_cy_6_ ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[7] ), .o ( left_hi_if_timer_block_bit_counter_6__xorg_11409 ) );
x_buf  left_hi_if_timer_block_bit_counter_6__srinv ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_bit_counter_6__srinv_11399) );
x_buf  left_hi_if_timer_block_bit_counter_6__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_bit_counter_6__clkinv_11398) );
x_buf  left_hi_if_timer_block_bit_counter_6__ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_bit_counter_6__ceinv_11397) );
x_one  right_hi_if_datain_block_i2csbytecnt_0__logic_one ( .o(right_hi_if_datain_block_i2csbytecnt_0__logic_one_11464) );
x_buf  right_hi_if_datain_block_i2csbytecnt_0__dxmux ( .i(right_hi_if_datain_block_i2csbytecnt_0__xorf_11487), .o(right_hi_if_datain_block_i2csbytecnt_0__dxmux_11489) );
x_xor2 right_hi_if_datain_block_i2csbytecnt_0__xorf (.i0 ( right_hi_if_datain_block_i2csbytecnt_0__cyinit_11486 ), .i1 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[0] ), .o ( right_hi_if_datain_block_i2csbytecnt_0__xorf_11487 ) );
x_mux2 right_hi_if_datain_block_i2csbytecnt_0__cymuxf (.ia ( right_hi_if_datain_block_i2csbytecnt_0__logic_one_11464 ), .ib ( right_hi_if_datain_block_i2csbytecnt_0__cyinit_11486 ), .sel ( right_hi_if_datain_block_i2csbytecnt_0__cyself_11479 ), .o ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[0] ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_0__cyinit ( .i(right_hi_if_datain_block_i2csbytecnt_and0000), .o(right_hi_if_datain_block_i2csbytecnt_0__cyinit_11486) );
x_buf right_hi_if_datain_block_i2csbytecnt_0__cyself (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[0] ), .o ( right_hi_if_datain_block_i2csbytecnt_0__cyself_11479 ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_0__dymux ( .i(right_hi_if_datain_block_i2csbytecnt_0__xorg_11467), .o(right_hi_if_datain_block_i2csbytecnt_0__dymux_11469) );
x_xor2 right_hi_if_datain_block_i2csbytecnt_0__xorg (.i0 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[0] ), .i1 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[1] ), .o ( right_hi_if_datain_block_i2csbytecnt_0__xorg_11467 ) );
x_buf right_hi_if_datain_block_i2csbytecnt_0__coutused (.i ( right_hi_if_datain_block_i2csbytecnt_0__cymuxg_11466 ), .o ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[1] ) );
x_mux2 right_hi_if_datain_block_i2csbytecnt_0__cymuxg (.ia ( right_hi_if_datain_block_i2csbytecnt_0__logic_one_11464 ), .ib ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[0] ), .sel ( right_hi_if_datain_block_i2csbytecnt_0__cyselg_11457 ), .o ( right_hi_if_datain_block_i2csbytecnt_0__cymuxg_11466 ) );
x_buf right_hi_if_datain_block_i2csbytecnt_0__cyselg (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[1] ), .o ( right_hi_if_datain_block_i2csbytecnt_0__cyselg_11457 ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_0__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2csbytecnt_0__srinv_11455) );
x_buf  right_hi_if_datain_block_i2csbytecnt_0__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i2csbytecnt_0__clkinv_11454) );
x_buf  right_hi_if_datain_block_i2csbytecnt_0__ceinv ( .i(right_hi_if_datain_block_i2csbytecnt_not0001_0), .o(right_hi_if_datain_block_i2csbytecnt_0__ceinv_11453) );
x_one  right_hi_if_datain_block_i2csbytecnt_2__logic_one ( .o(right_hi_if_datain_block_i2csbytecnt_2__logic_one_11521) );
x_buf  right_hi_if_datain_block_i2csbytecnt_2__dxmux ( .i(right_hi_if_datain_block_i2csbytecnt_2__xorf_11547), .o(right_hi_if_datain_block_i2csbytecnt_2__dxmux_11549) );
x_xor2 right_hi_if_datain_block_i2csbytecnt_2__xorf (.i0 ( right_hi_if_datain_block_i2csbytecnt_2__cyinit_11546 ), .i1 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[2] ), .o ( right_hi_if_datain_block_i2csbytecnt_2__xorf_11547 ) );
x_mux2 right_hi_if_datain_block_i2csbytecnt_2__cymuxf (.ia ( right_hi_if_datain_block_i2csbytecnt_2__logic_one_11521 ), .ib ( right_hi_if_datain_block_i2csbytecnt_2__cyinit_11546 ), .sel ( right_hi_if_datain_block_i2csbytecnt_2__cyself_11527 ), .o ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[2] ) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_2__cymuxf2 ( .ia(right_hi_if_datain_block_i2csbytecnt_2__logic_one_11521), .ib(right_hi_if_datain_block_i2csbytecnt_2__logic_one_11521), .sel(right_hi_if_datain_block_i2csbytecnt_2__cyself_11527), .o(right_hi_if_datain_block_i2csbytecnt_2__cymuxf2_11522) );
x_buf right_hi_if_datain_block_i2csbytecnt_2__cyinit (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[1] ), .o ( right_hi_if_datain_block_i2csbytecnt_2__cyinit_11546 ) );
x_buf right_hi_if_datain_block_i2csbytecnt_2__cyself (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[2] ), .o ( right_hi_if_datain_block_i2csbytecnt_2__cyself_11527 ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_2__dymux ( .i(right_hi_if_datain_block_i2csbytecnt_2__xorg_11529), .o(right_hi_if_datain_block_i2csbytecnt_2__dymux_11531) );
x_xor2 right_hi_if_datain_block_i2csbytecnt_2__xorg (.i0 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[2] ), .i1 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[3] ), .o ( right_hi_if_datain_block_i2csbytecnt_2__xorg_11529 ) );
x_buf right_hi_if_datain_block_i2csbytecnt_2__coutused (.i ( right_hi_if_datain_block_i2csbytecnt_2__cymuxfast_11526 ), .o ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[3] ) );
x_buf right_hi_if_datain_block_i2csbytecnt_2__fastcarry (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[1] ), .o ( right_hi_if_datain_block_i2csbytecnt_2__fastcarry_11524 ) );
x_and2  right_hi_if_datain_block_i2csbytecnt_2__cyand ( .i0(right_hi_if_datain_block_i2csbytecnt_2__cyselg_11514), .i1(right_hi_if_datain_block_i2csbytecnt_2__cyself_11527), .o(right_hi_if_datain_block_i2csbytecnt_2__cyand_11525) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_2__cymuxfast ( .ia(right_hi_if_datain_block_i2csbytecnt_2__cymuxg2_11523), .ib(right_hi_if_datain_block_i2csbytecnt_2__fastcarry_11524), .sel(right_hi_if_datain_block_i2csbytecnt_2__cyand_11525), .o(right_hi_if_datain_block_i2csbytecnt_2__cymuxfast_11526) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_2__cymuxg2 ( .ia(right_hi_if_datain_block_i2csbytecnt_2__logic_one_11521), .ib(right_hi_if_datain_block_i2csbytecnt_2__cymuxf2_11522), .sel(right_hi_if_datain_block_i2csbytecnt_2__cyselg_11514), .o(right_hi_if_datain_block_i2csbytecnt_2__cymuxg2_11523) );
x_buf right_hi_if_datain_block_i2csbytecnt_2__cyselg (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[3] ), .o ( right_hi_if_datain_block_i2csbytecnt_2__cyselg_11514 ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_2__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2csbytecnt_2__srinv_11512) );
x_buf  right_hi_if_datain_block_i2csbytecnt_2__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i2csbytecnt_2__clkinv_11511) );
x_buf  right_hi_if_datain_block_i2csbytecnt_2__ceinv ( .i(right_hi_if_datain_block_i2csbytecnt_not0001_0), .o(right_hi_if_datain_block_i2csbytecnt_2__ceinv_11510) );
x_one  right_hi_if_datain_block_i2csbytecnt_4__logic_one ( .o(right_hi_if_datain_block_i2csbytecnt_4__logic_one_11581) );
x_buf  right_hi_if_datain_block_i2csbytecnt_4__dxmux ( .i(right_hi_if_datain_block_i2csbytecnt_4__xorf_11607), .o(right_hi_if_datain_block_i2csbytecnt_4__dxmux_11609) );
x_xor2 right_hi_if_datain_block_i2csbytecnt_4__xorf (.i0 ( right_hi_if_datain_block_i2csbytecnt_4__cyinit_11606 ), .i1 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[4] ), .o ( right_hi_if_datain_block_i2csbytecnt_4__xorf_11607 ) );
x_mux2 right_hi_if_datain_block_i2csbytecnt_4__cymuxf (.ia ( right_hi_if_datain_block_i2csbytecnt_4__logic_one_11581 ), .ib ( right_hi_if_datain_block_i2csbytecnt_4__cyinit_11606 ), .sel ( right_hi_if_datain_block_i2csbytecnt_4__cyself_11587 ), .o ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[4] ) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_4__cymuxf2 ( .ia(right_hi_if_datain_block_i2csbytecnt_4__logic_one_11581), .ib(right_hi_if_datain_block_i2csbytecnt_4__logic_one_11581), .sel(right_hi_if_datain_block_i2csbytecnt_4__cyself_11587), .o(right_hi_if_datain_block_i2csbytecnt_4__cymuxf2_11582) );
x_buf right_hi_if_datain_block_i2csbytecnt_4__cyinit (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[3] ), .o ( right_hi_if_datain_block_i2csbytecnt_4__cyinit_11606 ) );
x_buf right_hi_if_datain_block_i2csbytecnt_4__cyself (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[4] ), .o ( right_hi_if_datain_block_i2csbytecnt_4__cyself_11587 ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_4__dymux ( .i(right_hi_if_datain_block_i2csbytecnt_4__xorg_11589), .o(right_hi_if_datain_block_i2csbytecnt_4__dymux_11591) );
x_xor2 right_hi_if_datain_block_i2csbytecnt_4__xorg (.i0 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[4] ), .i1 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[5] ), .o ( right_hi_if_datain_block_i2csbytecnt_4__xorg_11589 ) );
x_buf right_hi_if_datain_block_i2csbytecnt_4__coutused (.i ( right_hi_if_datain_block_i2csbytecnt_4__cymuxfast_11586 ), .o ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[5] ) );
x_buf right_hi_if_datain_block_i2csbytecnt_4__fastcarry (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[3] ), .o ( right_hi_if_datain_block_i2csbytecnt_4__fastcarry_11584 ) );
x_and2  right_hi_if_datain_block_i2csbytecnt_4__cyand ( .i0(right_hi_if_datain_block_i2csbytecnt_4__cyselg_11574), .i1(right_hi_if_datain_block_i2csbytecnt_4__cyself_11587), .o(right_hi_if_datain_block_i2csbytecnt_4__cyand_11585) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_4__cymuxfast ( .ia(right_hi_if_datain_block_i2csbytecnt_4__cymuxg2_11583), .ib(right_hi_if_datain_block_i2csbytecnt_4__fastcarry_11584), .sel(right_hi_if_datain_block_i2csbytecnt_4__cyand_11585), .o(right_hi_if_datain_block_i2csbytecnt_4__cymuxfast_11586) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_4__cymuxg2 ( .ia(right_hi_if_datain_block_i2csbytecnt_4__logic_one_11581), .ib(right_hi_if_datain_block_i2csbytecnt_4__cymuxf2_11582), .sel(right_hi_if_datain_block_i2csbytecnt_4__cyselg_11574), .o(right_hi_if_datain_block_i2csbytecnt_4__cymuxg2_11583) );
x_buf right_hi_if_datain_block_i2csbytecnt_4__cyselg (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[5] ), .o ( right_hi_if_datain_block_i2csbytecnt_4__cyselg_11574 ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_4__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2csbytecnt_4__srinv_11572) );
x_buf  right_hi_if_datain_block_i2csbytecnt_4__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i2csbytecnt_4__clkinv_11571) );
x_buf  right_hi_if_datain_block_i2csbytecnt_4__ceinv ( .i(right_hi_if_datain_block_i2csbytecnt_not0001_0), .o(right_hi_if_datain_block_i2csbytecnt_4__ceinv_11570) );
x_buf  right_hi_if_datain_block_i2csbytecnt_6__ffy_rstor ( .i(right_hi_if_datain_block_i2csbytecnt_6__srinv_11632), .o(right_hi_if_datain_block_i2csbytecnt_6__ffy_rst) );
x_ff_NO_set  right_hi_if_datain_block_i2csbytecnt_7 (  .i ( right_hi_if_datain_block_i2csbytecnt_6__dymux_11651 ), .ce ( right_hi_if_datain_block_i2csbytecnt_6__ceinv_11630 ), .clk ( right_hi_if_datain_block_i2csbytecnt_6__clkinv_11631 ), .rst ( right_hi_if_datain_block_i2csbytecnt_6__ffy_rst ), .o ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[7] ) );
x_lut4_0x05f5 right_hi_if_datain_block_mcount_i2csbytecnt_lut_6_ ( .i0( \FlexBus_right_hi_if_datain_block_i2csbytecnt[6] ), .i2( right_hi_if_datain_block_i2csbytecnt_and0000 ), .i3( right_hi_if_datain_block_i2cs_6_ ), .o( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[6] ) ) ;
x_one  right_hi_if_datain_block_i2csbytecnt_6__logic_one ( .o(right_hi_if_datain_block_i2csbytecnt_6__logic_one_11641) );
x_buf  right_hi_if_datain_block_i2csbytecnt_6__dxmux ( .i(right_hi_if_datain_block_i2csbytecnt_6__xorf_11667), .o(right_hi_if_datain_block_i2csbytecnt_6__dxmux_11669) );
x_xor2 right_hi_if_datain_block_i2csbytecnt_6__xorf (.i0 ( right_hi_if_datain_block_i2csbytecnt_6__cyinit_11666 ), .i1 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[6] ), .o ( right_hi_if_datain_block_i2csbytecnt_6__xorf_11667 ) );
x_mux2 right_hi_if_datain_block_i2csbytecnt_6__cymuxf (.ia ( right_hi_if_datain_block_i2csbytecnt_6__logic_one_11641 ), .ib ( right_hi_if_datain_block_i2csbytecnt_6__cyinit_11666 ), .sel ( right_hi_if_datain_block_i2csbytecnt_6__cyself_11647 ), .o ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[6] ) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_6__cymuxf2 ( .ia(right_hi_if_datain_block_i2csbytecnt_6__logic_one_11641), .ib(right_hi_if_datain_block_i2csbytecnt_6__logic_one_11641), .sel(right_hi_if_datain_block_i2csbytecnt_6__cyself_11647), .o(right_hi_if_datain_block_i2csbytecnt_6__cymuxf2_11642) );
x_buf right_hi_if_datain_block_i2csbytecnt_6__cyinit (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[5] ), .o ( right_hi_if_datain_block_i2csbytecnt_6__cyinit_11666 ) );
x_buf right_hi_if_datain_block_i2csbytecnt_6__cyself (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[6] ), .o ( right_hi_if_datain_block_i2csbytecnt_6__cyself_11647 ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_6__dymux ( .i(right_hi_if_datain_block_i2csbytecnt_6__xorg_11649), .o(right_hi_if_datain_block_i2csbytecnt_6__dymux_11651) );
x_xor2 right_hi_if_datain_block_i2csbytecnt_6__xorg (.i0 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[6] ), .i1 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[7] ), .o ( right_hi_if_datain_block_i2csbytecnt_6__xorg_11649 ) );
x_buf right_hi_if_datain_block_i2csbytecnt_6__coutused (.i ( right_hi_if_datain_block_i2csbytecnt_6__cymuxfast_11646 ), .o ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[7] ) );
x_buf right_hi_if_datain_block_i2csbytecnt_6__fastcarry (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[5] ), .o ( right_hi_if_datain_block_i2csbytecnt_6__fastcarry_11644 ) );
x_and2  right_hi_if_datain_block_i2csbytecnt_6__cyand ( .i0(right_hi_if_datain_block_i2csbytecnt_6__cyselg_11634), .i1(right_hi_if_datain_block_i2csbytecnt_6__cyself_11647), .o(right_hi_if_datain_block_i2csbytecnt_6__cyand_11645) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_6__cymuxfast ( .ia(right_hi_if_datain_block_i2csbytecnt_6__cymuxg2_11643), .ib(right_hi_if_datain_block_i2csbytecnt_6__fastcarry_11644), .sel(right_hi_if_datain_block_i2csbytecnt_6__cyand_11645), .o(right_hi_if_datain_block_i2csbytecnt_6__cymuxfast_11646) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_6__cymuxg2 ( .ia(right_hi_if_datain_block_i2csbytecnt_6__logic_one_11641), .ib(right_hi_if_datain_block_i2csbytecnt_6__cymuxf2_11642), .sel(right_hi_if_datain_block_i2csbytecnt_6__cyselg_11634), .o(right_hi_if_datain_block_i2csbytecnt_6__cymuxg2_11643) );
x_buf right_hi_if_datain_block_i2csbytecnt_6__cyselg (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[7] ), .o ( right_hi_if_datain_block_i2csbytecnt_6__cyselg_11634 ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_6__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2csbytecnt_6__srinv_11632) );
x_buf  right_hi_if_datain_block_i2csbytecnt_6__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i2csbytecnt_6__clkinv_11631) );
x_buf  right_hi_if_datain_block_i2csbytecnt_6__ceinv ( .i(right_hi_if_datain_block_i2csbytecnt_not0001_0), .o(right_hi_if_datain_block_i2csbytecnt_6__ceinv_11630) );
x_lut4_0x505f right_hi_if_datain_block_mcount_i2csbytecnt_lut_7_ ( .i0( right_hi_if_datain_block_i2cs_7_ ), .i2( right_hi_if_datain_block_i2csbytecnt_and0000 ), .i3( \FlexBus_right_hi_if_datain_block_i2csbytecnt[7] ), .o( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[7] ) ) ;
x_one  right_hi_if_datain_block_i2csbytecnt_8__logic_one ( .o(right_hi_if_datain_block_i2csbytecnt_8__logic_one_11701) );
x_buf  right_hi_if_datain_block_i2csbytecnt_8__dxmux ( .i(right_hi_if_datain_block_i2csbytecnt_8__xorf_11727), .o(right_hi_if_datain_block_i2csbytecnt_8__dxmux_11729) );
x_xor2 right_hi_if_datain_block_i2csbytecnt_8__xorf (.i0 ( right_hi_if_datain_block_i2csbytecnt_8__cyinit_11726 ), .i1 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[8] ), .o ( right_hi_if_datain_block_i2csbytecnt_8__xorf_11727 ) );
x_mux2 right_hi_if_datain_block_i2csbytecnt_8__cymuxf (.ia ( right_hi_if_datain_block_i2csbytecnt_8__logic_one_11701 ), .ib ( right_hi_if_datain_block_i2csbytecnt_8__cyinit_11726 ), .sel ( right_hi_if_datain_block_i2csbytecnt_8__cyself_11707 ), .o ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[8] ) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_8__cymuxf2 ( .ia(right_hi_if_datain_block_i2csbytecnt_8__logic_one_11701), .ib(right_hi_if_datain_block_i2csbytecnt_8__logic_one_11701), .sel(right_hi_if_datain_block_i2csbytecnt_8__cyself_11707), .o(right_hi_if_datain_block_i2csbytecnt_8__cymuxf2_11702) );
x_buf right_hi_if_datain_block_i2csbytecnt_8__cyinit (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[7] ), .o ( right_hi_if_datain_block_i2csbytecnt_8__cyinit_11726 ) );
x_buf right_hi_if_datain_block_i2csbytecnt_8__cyself (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[8] ), .o ( right_hi_if_datain_block_i2csbytecnt_8__cyself_11707 ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_8__dymux ( .i(right_hi_if_datain_block_i2csbytecnt_8__xorg_11709), .o(right_hi_if_datain_block_i2csbytecnt_8__dymux_11711) );
x_xor2 right_hi_if_datain_block_i2csbytecnt_8__xorg (.i0 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[8] ), .i1 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[9] ), .o ( right_hi_if_datain_block_i2csbytecnt_8__xorg_11709 ) );
x_buf right_hi_if_datain_block_i2csbytecnt_8__coutused (.i ( right_hi_if_datain_block_i2csbytecnt_8__cymuxfast_11706 ), .o ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[9] ) );
x_buf right_hi_if_datain_block_i2csbytecnt_8__fastcarry (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[7] ), .o ( right_hi_if_datain_block_i2csbytecnt_8__fastcarry_11704 ) );
x_and2  right_hi_if_datain_block_i2csbytecnt_8__cyand ( .i0(right_hi_if_datain_block_i2csbytecnt_8__cyselg_11694), .i1(right_hi_if_datain_block_i2csbytecnt_8__cyself_11707), .o(right_hi_if_datain_block_i2csbytecnt_8__cyand_11705) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_8__cymuxfast ( .ia(right_hi_if_datain_block_i2csbytecnt_8__cymuxg2_11703), .ib(right_hi_if_datain_block_i2csbytecnt_8__fastcarry_11704), .sel(right_hi_if_datain_block_i2csbytecnt_8__cyand_11705), .o(right_hi_if_datain_block_i2csbytecnt_8__cymuxfast_11706) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_8__cymuxg2 ( .ia(right_hi_if_datain_block_i2csbytecnt_8__logic_one_11701), .ib(right_hi_if_datain_block_i2csbytecnt_8__cymuxf2_11702), .sel(right_hi_if_datain_block_i2csbytecnt_8__cyselg_11694), .o(right_hi_if_datain_block_i2csbytecnt_8__cymuxg2_11703) );
x_buf right_hi_if_datain_block_i2csbytecnt_8__cyselg (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[9] ), .o ( right_hi_if_datain_block_i2csbytecnt_8__cyselg_11694 ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_8__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2csbytecnt_8__srinv_11692) );
x_buf  right_hi_if_datain_block_i2csbytecnt_8__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i2csbytecnt_8__clkinv_11691) );
x_buf  right_hi_if_datain_block_i2csbytecnt_8__ceinv ( .i(right_hi_if_datain_block_i2csbytecnt_not0001_0), .o(right_hi_if_datain_block_i2csbytecnt_8__ceinv_11690) );
x_one  right_hi_if_datain_block_i2csbytecnt_10__logic_one ( .o(right_hi_if_datain_block_i2csbytecnt_10__logic_one_11761) );
x_buf  right_hi_if_datain_block_i2csbytecnt_10__dxmux ( .i(right_hi_if_datain_block_i2csbytecnt_10__xorf_11787), .o(right_hi_if_datain_block_i2csbytecnt_10__dxmux_11789) );
x_xor2 right_hi_if_datain_block_i2csbytecnt_10__xorf (.i0 ( right_hi_if_datain_block_i2csbytecnt_10__cyinit_11786 ), .i1 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[10] ), .o ( right_hi_if_datain_block_i2csbytecnt_10__xorf_11787 ) );
x_mux2 right_hi_if_datain_block_i2csbytecnt_10__cymuxf (.ia ( right_hi_if_datain_block_i2csbytecnt_10__logic_one_11761 ), .ib ( right_hi_if_datain_block_i2csbytecnt_10__cyinit_11786 ), .sel ( right_hi_if_datain_block_i2csbytecnt_10__cyself_11767 ), .o ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[10] ) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_10__cymuxf2 ( .ia(right_hi_if_datain_block_i2csbytecnt_10__logic_one_11761), .ib(right_hi_if_datain_block_i2csbytecnt_10__logic_one_11761), .sel(right_hi_if_datain_block_i2csbytecnt_10__cyself_11767), .o(right_hi_if_datain_block_i2csbytecnt_10__cymuxf2_11762) );
x_buf right_hi_if_datain_block_i2csbytecnt_10__cyinit (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[9] ), .o ( right_hi_if_datain_block_i2csbytecnt_10__cyinit_11786 ) );
x_buf right_hi_if_datain_block_i2csbytecnt_10__cyself (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[10] ), .o ( right_hi_if_datain_block_i2csbytecnt_10__cyself_11767 ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_10__dymux ( .i(right_hi_if_datain_block_i2csbytecnt_10__xorg_11769), .o(right_hi_if_datain_block_i2csbytecnt_10__dymux_11771) );
x_xor2 right_hi_if_datain_block_i2csbytecnt_10__xorg (.i0 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[10] ), .i1 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[11] ), .o ( right_hi_if_datain_block_i2csbytecnt_10__xorg_11769 ) );
x_buf right_hi_if_datain_block_i2csbytecnt_10__fastcarry (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_cy[9] ), .o ( right_hi_if_datain_block_i2csbytecnt_10__fastcarry_11764 ) );
x_and2  right_hi_if_datain_block_i2csbytecnt_10__cyand ( .i0(right_hi_if_datain_block_i2csbytecnt_10__cyselg_11754), .i1(right_hi_if_datain_block_i2csbytecnt_10__cyself_11767), .o(right_hi_if_datain_block_i2csbytecnt_10__cyand_11765) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_10__cymuxfast ( .ia(right_hi_if_datain_block_i2csbytecnt_10__cymuxg2_11763), .ib(right_hi_if_datain_block_i2csbytecnt_10__fastcarry_11764), .sel(right_hi_if_datain_block_i2csbytecnt_10__cyand_11765), .o(right_hi_if_datain_block_i2csbytecnt_10__cymuxfast_11766) );
x_mux2  right_hi_if_datain_block_i2csbytecnt_10__cymuxg2 ( .ia(right_hi_if_datain_block_i2csbytecnt_10__logic_one_11761), .ib(right_hi_if_datain_block_i2csbytecnt_10__cymuxf2_11762), .sel(right_hi_if_datain_block_i2csbytecnt_10__cyselg_11754), .o(right_hi_if_datain_block_i2csbytecnt_10__cymuxg2_11763) );
x_buf right_hi_if_datain_block_i2csbytecnt_10__cyselg (.i ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[11] ), .o ( right_hi_if_datain_block_i2csbytecnt_10__cyselg_11754 ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_10__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2csbytecnt_10__srinv_11752) );
x_buf  right_hi_if_datain_block_i2csbytecnt_10__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i2csbytecnt_10__clkinv_11751) );
x_buf  right_hi_if_datain_block_i2csbytecnt_10__ceinv ( .i(right_hi_if_datain_block_i2csbytecnt_not0001_0), .o(right_hi_if_datain_block_i2csbytecnt_10__ceinv_11750) );
x_one  left_hi_if_datain_block_i2csbytecnt_0__logic_one ( .o(left_hi_if_datain_block_i2csbytecnt_0__logic_one_11821) );
x_buf  left_hi_if_datain_block_i2csbytecnt_0__dxmux ( .i(left_hi_if_datain_block_i2csbytecnt_0__xorf_11844), .o(left_hi_if_datain_block_i2csbytecnt_0__dxmux_11846) );
x_xor2 left_hi_if_datain_block_i2csbytecnt_0__xorf (.i0 ( left_hi_if_datain_block_i2csbytecnt_0__cyinit_11843 ), .i1 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[0] ), .o ( left_hi_if_datain_block_i2csbytecnt_0__xorf_11844 ) );
x_mux2 left_hi_if_datain_block_i2csbytecnt_0__cymuxf (.ia ( left_hi_if_datain_block_i2csbytecnt_0__logic_one_11821 ), .ib ( left_hi_if_datain_block_i2csbytecnt_0__cyinit_11843 ), .sel ( left_hi_if_datain_block_i2csbytecnt_0__cyself_11836 ), .o ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[0] ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_0__cyinit ( .i(left_hi_if_datain_block_i2csbytecnt_and0000), .o(left_hi_if_datain_block_i2csbytecnt_0__cyinit_11843) );
x_buf left_hi_if_datain_block_i2csbytecnt_0__cyself (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[0] ), .o ( left_hi_if_datain_block_i2csbytecnt_0__cyself_11836 ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_0__dymux ( .i(left_hi_if_datain_block_i2csbytecnt_0__xorg_11824), .o(left_hi_if_datain_block_i2csbytecnt_0__dymux_11826) );
x_xor2 left_hi_if_datain_block_i2csbytecnt_0__xorg (.i0 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[0] ), .i1 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[1] ), .o ( left_hi_if_datain_block_i2csbytecnt_0__xorg_11824 ) );
x_buf left_hi_if_datain_block_i2csbytecnt_0__coutused (.i ( left_hi_if_datain_block_i2csbytecnt_0__cymuxg_11823 ), .o ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[1] ) );
x_mux2 left_hi_if_datain_block_i2csbytecnt_0__cymuxg (.ia ( left_hi_if_datain_block_i2csbytecnt_0__logic_one_11821 ), .ib ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[0] ), .sel ( left_hi_if_datain_block_i2csbytecnt_0__cyselg_11814 ), .o ( left_hi_if_datain_block_i2csbytecnt_0__cymuxg_11823 ) );
x_buf left_hi_if_datain_block_i2csbytecnt_0__cyselg (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[1] ), .o ( left_hi_if_datain_block_i2csbytecnt_0__cyselg_11814 ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_0__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2csbytecnt_0__srinv_11812) );
x_buf  left_hi_if_datain_block_i2csbytecnt_0__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i2csbytecnt_0__clkinv_11811) );
x_buf  left_hi_if_datain_block_i2csbytecnt_0__ceinv ( .i(left_hi_if_datain_block_i2csbytecnt_not0001_0), .o(left_hi_if_datain_block_i2csbytecnt_0__ceinv_11810) );
x_one  left_hi_if_datain_block_i2csbytecnt_2__logic_one ( .o(left_hi_if_datain_block_i2csbytecnt_2__logic_one_11878) );
x_buf  left_hi_if_datain_block_i2csbytecnt_2__dxmux ( .i(left_hi_if_datain_block_i2csbytecnt_2__xorf_11904), .o(left_hi_if_datain_block_i2csbytecnt_2__dxmux_11906) );
x_xor2 left_hi_if_datain_block_i2csbytecnt_2__xorf (.i0 ( left_hi_if_datain_block_i2csbytecnt_2__cyinit_11903 ), .i1 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[2] ), .o ( left_hi_if_datain_block_i2csbytecnt_2__xorf_11904 ) );
x_mux2 left_hi_if_datain_block_i2csbytecnt_2__cymuxf (.ia ( left_hi_if_datain_block_i2csbytecnt_2__logic_one_11878 ), .ib ( left_hi_if_datain_block_i2csbytecnt_2__cyinit_11903 ), .sel ( left_hi_if_datain_block_i2csbytecnt_2__cyself_11884 ), .o ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[2] ) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_2__cymuxf2 ( .ia(left_hi_if_datain_block_i2csbytecnt_2__logic_one_11878), .ib(left_hi_if_datain_block_i2csbytecnt_2__logic_one_11878), .sel(left_hi_if_datain_block_i2csbytecnt_2__cyself_11884), .o(left_hi_if_datain_block_i2csbytecnt_2__cymuxf2_11879) );
x_buf left_hi_if_datain_block_i2csbytecnt_2__cyinit (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[1] ), .o ( left_hi_if_datain_block_i2csbytecnt_2__cyinit_11903 ) );
x_buf left_hi_if_datain_block_i2csbytecnt_2__cyself (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[2] ), .o ( left_hi_if_datain_block_i2csbytecnt_2__cyself_11884 ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_2__dymux ( .i(left_hi_if_datain_block_i2csbytecnt_2__xorg_11886), .o(left_hi_if_datain_block_i2csbytecnt_2__dymux_11888) );
x_xor2 left_hi_if_datain_block_i2csbytecnt_2__xorg (.i0 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[2] ), .i1 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[3] ), .o ( left_hi_if_datain_block_i2csbytecnt_2__xorg_11886 ) );
x_buf left_hi_if_datain_block_i2csbytecnt_2__coutused (.i ( left_hi_if_datain_block_i2csbytecnt_2__cymuxfast_11883 ), .o ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[3] ) );
x_buf left_hi_if_datain_block_i2csbytecnt_2__fastcarry (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[1] ), .o ( left_hi_if_datain_block_i2csbytecnt_2__fastcarry_11881 ) );
x_and2  left_hi_if_datain_block_i2csbytecnt_2__cyand ( .i0(left_hi_if_datain_block_i2csbytecnt_2__cyselg_11871), .i1(left_hi_if_datain_block_i2csbytecnt_2__cyself_11884), .o(left_hi_if_datain_block_i2csbytecnt_2__cyand_11882) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_2__cymuxfast ( .ia(left_hi_if_datain_block_i2csbytecnt_2__cymuxg2_11880), .ib(left_hi_if_datain_block_i2csbytecnt_2__fastcarry_11881), .sel(left_hi_if_datain_block_i2csbytecnt_2__cyand_11882), .o(left_hi_if_datain_block_i2csbytecnt_2__cymuxfast_11883) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_2__cymuxg2 ( .ia(left_hi_if_datain_block_i2csbytecnt_2__logic_one_11878), .ib(left_hi_if_datain_block_i2csbytecnt_2__cymuxf2_11879), .sel(left_hi_if_datain_block_i2csbytecnt_2__cyselg_11871), .o(left_hi_if_datain_block_i2csbytecnt_2__cymuxg2_11880) );
x_buf left_hi_if_datain_block_i2csbytecnt_2__cyselg (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[3] ), .o ( left_hi_if_datain_block_i2csbytecnt_2__cyselg_11871 ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_2__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2csbytecnt_2__srinv_11869) );
x_buf  left_hi_if_datain_block_i2csbytecnt_2__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i2csbytecnt_2__clkinv_11868) );
x_buf  left_hi_if_datain_block_i2csbytecnt_2__ceinv ( .i(left_hi_if_datain_block_i2csbytecnt_not0001_0), .o(left_hi_if_datain_block_i2csbytecnt_2__ceinv_11867) );
x_lut4_0x330f left_hi_if_datain_block_mcount_i2csbytecnt_lut_4_ ( .i1( left_hi_if_datain_block_i2cs_4_ ), .i2( \FlexBus_left_hi_if_datain_block_i2csbytecnt[4] ), .i3( left_hi_if_datain_block_i2csbytecnt_and0000 ), .o( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[4] ) ) ;
x_buf  left_hi_if_datain_block_i2csbytecnt_4__ffy_rstor ( .i(left_hi_if_datain_block_i2csbytecnt_4__srinv_11929), .o(left_hi_if_datain_block_i2csbytecnt_4__ffy_rst) );
x_ff_NO_set  left_hi_if_datain_block_i2csbytecnt_5 (  .i ( left_hi_if_datain_block_i2csbytecnt_4__dymux_11948 ), .ce ( left_hi_if_datain_block_i2csbytecnt_4__ceinv_11927 ), .clk ( left_hi_if_datain_block_i2csbytecnt_4__clkinv_11928 ), .rst ( left_hi_if_datain_block_i2csbytecnt_4__ffy_rst ), .o ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[5] ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_4__ffx_rstor ( .i(left_hi_if_datain_block_i2csbytecnt_4__srinv_11929), .o(left_hi_if_datain_block_i2csbytecnt_4__ffx_rst) );
x_ff_NO_set  left_hi_if_datain_block_i2csbytecnt_4 (  .i ( left_hi_if_datain_block_i2csbytecnt_4__dxmux_11966 ), .ce ( left_hi_if_datain_block_i2csbytecnt_4__ceinv_11927 ), .clk ( left_hi_if_datain_block_i2csbytecnt_4__clkinv_11928 ), .rst ( left_hi_if_datain_block_i2csbytecnt_4__ffx_rst ), .o ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[4] ) );
x_one  left_hi_if_datain_block_i2csbytecnt_4__logic_one ( .o(left_hi_if_datain_block_i2csbytecnt_4__logic_one_11938) );
x_buf  left_hi_if_datain_block_i2csbytecnt_4__dxmux ( .i(left_hi_if_datain_block_i2csbytecnt_4__xorf_11964), .o(left_hi_if_datain_block_i2csbytecnt_4__dxmux_11966) );
x_xor2 left_hi_if_datain_block_i2csbytecnt_4__xorf (.i0 ( left_hi_if_datain_block_i2csbytecnt_4__cyinit_11963 ), .i1 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[4] ), .o ( left_hi_if_datain_block_i2csbytecnt_4__xorf_11964 ) );
x_mux2 left_hi_if_datain_block_i2csbytecnt_4__cymuxf (.ia ( left_hi_if_datain_block_i2csbytecnt_4__logic_one_11938 ), .ib ( left_hi_if_datain_block_i2csbytecnt_4__cyinit_11963 ), .sel ( left_hi_if_datain_block_i2csbytecnt_4__cyself_11944 ), .o ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[4] ) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_4__cymuxf2 ( .ia(left_hi_if_datain_block_i2csbytecnt_4__logic_one_11938), .ib(left_hi_if_datain_block_i2csbytecnt_4__logic_one_11938), .sel(left_hi_if_datain_block_i2csbytecnt_4__cyself_11944), .o(left_hi_if_datain_block_i2csbytecnt_4__cymuxf2_11939) );
x_buf left_hi_if_datain_block_i2csbytecnt_4__cyinit (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[3] ), .o ( left_hi_if_datain_block_i2csbytecnt_4__cyinit_11963 ) );
x_buf left_hi_if_datain_block_i2csbytecnt_4__cyself (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[4] ), .o ( left_hi_if_datain_block_i2csbytecnt_4__cyself_11944 ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_4__dymux ( .i(left_hi_if_datain_block_i2csbytecnt_4__xorg_11946), .o(left_hi_if_datain_block_i2csbytecnt_4__dymux_11948) );
x_xor2 left_hi_if_datain_block_i2csbytecnt_4__xorg (.i0 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[4] ), .i1 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[5] ), .o ( left_hi_if_datain_block_i2csbytecnt_4__xorg_11946 ) );
x_buf left_hi_if_datain_block_i2csbytecnt_4__coutused (.i ( left_hi_if_datain_block_i2csbytecnt_4__cymuxfast_11943 ), .o ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[5] ) );
x_buf left_hi_if_datain_block_i2csbytecnt_4__fastcarry (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[3] ), .o ( left_hi_if_datain_block_i2csbytecnt_4__fastcarry_11941 ) );
x_and2  left_hi_if_datain_block_i2csbytecnt_4__cyand ( .i0(left_hi_if_datain_block_i2csbytecnt_4__cyselg_11931), .i1(left_hi_if_datain_block_i2csbytecnt_4__cyself_11944), .o(left_hi_if_datain_block_i2csbytecnt_4__cyand_11942) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_4__cymuxfast ( .ia(left_hi_if_datain_block_i2csbytecnt_4__cymuxg2_11940), .ib(left_hi_if_datain_block_i2csbytecnt_4__fastcarry_11941), .sel(left_hi_if_datain_block_i2csbytecnt_4__cyand_11942), .o(left_hi_if_datain_block_i2csbytecnt_4__cymuxfast_11943) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_4__cymuxg2 ( .ia(left_hi_if_datain_block_i2csbytecnt_4__logic_one_11938), .ib(left_hi_if_datain_block_i2csbytecnt_4__cymuxf2_11939), .sel(left_hi_if_datain_block_i2csbytecnt_4__cyselg_11931), .o(left_hi_if_datain_block_i2csbytecnt_4__cymuxg2_11940) );
x_buf left_hi_if_datain_block_i2csbytecnt_4__cyselg (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[5] ), .o ( left_hi_if_datain_block_i2csbytecnt_4__cyselg_11931 ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_4__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2csbytecnt_4__srinv_11929) );
x_buf  left_hi_if_datain_block_i2csbytecnt_4__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i2csbytecnt_4__clkinv_11928) );
x_buf  left_hi_if_datain_block_i2csbytecnt_4__ceinv ( .i(left_hi_if_datain_block_i2csbytecnt_not0001_0), .o(left_hi_if_datain_block_i2csbytecnt_4__ceinv_11927) );
x_lut4_0x0f33 left_hi_if_datain_block_mcount_i2csbytecnt_lut_5_ ( .i1( \FlexBus_left_hi_if_datain_block_i2csbytecnt[5] ), .i2( left_hi_if_datain_block_i2cs_5_ ), .i3( left_hi_if_datain_block_i2csbytecnt_and0000 ), .o( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[5] ) ) ;
x_one  left_hi_if_datain_block_i2csbytecnt_6__logic_one ( .o(left_hi_if_datain_block_i2csbytecnt_6__logic_one_11998) );
x_buf  left_hi_if_datain_block_i2csbytecnt_6__dxmux ( .i(left_hi_if_datain_block_i2csbytecnt_6__xorf_12024), .o(left_hi_if_datain_block_i2csbytecnt_6__dxmux_12026) );
x_xor2 left_hi_if_datain_block_i2csbytecnt_6__xorf (.i0 ( left_hi_if_datain_block_i2csbytecnt_6__cyinit_12023 ), .i1 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[6] ), .o ( left_hi_if_datain_block_i2csbytecnt_6__xorf_12024 ) );
x_mux2 left_hi_if_datain_block_i2csbytecnt_6__cymuxf (.ia ( left_hi_if_datain_block_i2csbytecnt_6__logic_one_11998 ), .ib ( left_hi_if_datain_block_i2csbytecnt_6__cyinit_12023 ), .sel ( left_hi_if_datain_block_i2csbytecnt_6__cyself_12004 ), .o ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[6] ) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_6__cymuxf2 ( .ia(left_hi_if_datain_block_i2csbytecnt_6__logic_one_11998), .ib(left_hi_if_datain_block_i2csbytecnt_6__logic_one_11998), .sel(left_hi_if_datain_block_i2csbytecnt_6__cyself_12004), .o(left_hi_if_datain_block_i2csbytecnt_6__cymuxf2_11999) );
x_buf left_hi_if_datain_block_i2csbytecnt_6__cyinit (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[5] ), .o ( left_hi_if_datain_block_i2csbytecnt_6__cyinit_12023 ) );
x_buf left_hi_if_datain_block_i2csbytecnt_6__cyself (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[6] ), .o ( left_hi_if_datain_block_i2csbytecnt_6__cyself_12004 ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_6__dymux ( .i(left_hi_if_datain_block_i2csbytecnt_6__xorg_12006), .o(left_hi_if_datain_block_i2csbytecnt_6__dymux_12008) );
x_xor2 left_hi_if_datain_block_i2csbytecnt_6__xorg (.i0 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[6] ), .i1 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[7] ), .o ( left_hi_if_datain_block_i2csbytecnt_6__xorg_12006 ) );
x_buf left_hi_if_datain_block_i2csbytecnt_6__coutused (.i ( left_hi_if_datain_block_i2csbytecnt_6__cymuxfast_12003 ), .o ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[7] ) );
x_buf left_hi_if_datain_block_i2csbytecnt_6__fastcarry (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[5] ), .o ( left_hi_if_datain_block_i2csbytecnt_6__fastcarry_12001 ) );
x_and2  left_hi_if_datain_block_i2csbytecnt_6__cyand ( .i0(left_hi_if_datain_block_i2csbytecnt_6__cyselg_11991), .i1(left_hi_if_datain_block_i2csbytecnt_6__cyself_12004), .o(left_hi_if_datain_block_i2csbytecnt_6__cyand_12002) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_6__cymuxfast ( .ia(left_hi_if_datain_block_i2csbytecnt_6__cymuxg2_12000), .ib(left_hi_if_datain_block_i2csbytecnt_6__fastcarry_12001), .sel(left_hi_if_datain_block_i2csbytecnt_6__cyand_12002), .o(left_hi_if_datain_block_i2csbytecnt_6__cymuxfast_12003) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_6__cymuxg2 ( .ia(left_hi_if_datain_block_i2csbytecnt_6__logic_one_11998), .ib(left_hi_if_datain_block_i2csbytecnt_6__cymuxf2_11999), .sel(left_hi_if_datain_block_i2csbytecnt_6__cyselg_11991), .o(left_hi_if_datain_block_i2csbytecnt_6__cymuxg2_12000) );
x_buf left_hi_if_datain_block_i2csbytecnt_6__cyselg (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[7] ), .o ( left_hi_if_datain_block_i2csbytecnt_6__cyselg_11991 ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_6__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2csbytecnt_6__srinv_11989) );
x_buf  left_hi_if_datain_block_i2csbytecnt_6__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i2csbytecnt_6__clkinv_11988) );
x_buf  left_hi_if_datain_block_i2csbytecnt_6__ceinv ( .i(left_hi_if_datain_block_i2csbytecnt_not0001_0), .o(left_hi_if_datain_block_i2csbytecnt_6__ceinv_11987) );
x_one  left_hi_if_datain_block_i2csbytecnt_8__logic_one ( .o(left_hi_if_datain_block_i2csbytecnt_8__logic_one_12058) );
x_buf  left_hi_if_datain_block_i2csbytecnt_8__dxmux ( .i(left_hi_if_datain_block_i2csbytecnt_8__xorf_12084), .o(left_hi_if_datain_block_i2csbytecnt_8__dxmux_12086) );
x_xor2 left_hi_if_datain_block_i2csbytecnt_8__xorf (.i0 ( left_hi_if_datain_block_i2csbytecnt_8__cyinit_12083 ), .i1 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[8] ), .o ( left_hi_if_datain_block_i2csbytecnt_8__xorf_12084 ) );
x_mux2 left_hi_if_datain_block_i2csbytecnt_8__cymuxf (.ia ( left_hi_if_datain_block_i2csbytecnt_8__logic_one_12058 ), .ib ( left_hi_if_datain_block_i2csbytecnt_8__cyinit_12083 ), .sel ( left_hi_if_datain_block_i2csbytecnt_8__cyself_12064 ), .o ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[8] ) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_8__cymuxf2 ( .ia(left_hi_if_datain_block_i2csbytecnt_8__logic_one_12058), .ib(left_hi_if_datain_block_i2csbytecnt_8__logic_one_12058), .sel(left_hi_if_datain_block_i2csbytecnt_8__cyself_12064), .o(left_hi_if_datain_block_i2csbytecnt_8__cymuxf2_12059) );
x_buf left_hi_if_datain_block_i2csbytecnt_8__cyinit (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[7] ), .o ( left_hi_if_datain_block_i2csbytecnt_8__cyinit_12083 ) );
x_buf left_hi_if_datain_block_i2csbytecnt_8__cyself (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[8] ), .o ( left_hi_if_datain_block_i2csbytecnt_8__cyself_12064 ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_8__dymux ( .i(left_hi_if_datain_block_i2csbytecnt_8__xorg_12066), .o(left_hi_if_datain_block_i2csbytecnt_8__dymux_12068) );
x_xor2 left_hi_if_datain_block_i2csbytecnt_8__xorg (.i0 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[8] ), .i1 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[9] ), .o ( left_hi_if_datain_block_i2csbytecnt_8__xorg_12066 ) );
x_buf left_hi_if_datain_block_i2csbytecnt_8__coutused (.i ( left_hi_if_datain_block_i2csbytecnt_8__cymuxfast_12063 ), .o ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[9] ) );
x_buf left_hi_if_datain_block_i2csbytecnt_8__fastcarry (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[7] ), .o ( left_hi_if_datain_block_i2csbytecnt_8__fastcarry_12061 ) );
x_and2  left_hi_if_datain_block_i2csbytecnt_8__cyand ( .i0(left_hi_if_datain_block_i2csbytecnt_8__cyselg_12051), .i1(left_hi_if_datain_block_i2csbytecnt_8__cyself_12064), .o(left_hi_if_datain_block_i2csbytecnt_8__cyand_12062) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_8__cymuxfast ( .ia(left_hi_if_datain_block_i2csbytecnt_8__cymuxg2_12060), .ib(left_hi_if_datain_block_i2csbytecnt_8__fastcarry_12061), .sel(left_hi_if_datain_block_i2csbytecnt_8__cyand_12062), .o(left_hi_if_datain_block_i2csbytecnt_8__cymuxfast_12063) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_8__cymuxg2 ( .ia(left_hi_if_datain_block_i2csbytecnt_8__logic_one_12058), .ib(left_hi_if_datain_block_i2csbytecnt_8__cymuxf2_12059), .sel(left_hi_if_datain_block_i2csbytecnt_8__cyselg_12051), .o(left_hi_if_datain_block_i2csbytecnt_8__cymuxg2_12060) );
x_buf left_hi_if_datain_block_i2csbytecnt_8__cyselg (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[9] ), .o ( left_hi_if_datain_block_i2csbytecnt_8__cyselg_12051 ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_8__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2csbytecnt_8__srinv_12049) );
x_buf  left_hi_if_datain_block_i2csbytecnt_8__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i2csbytecnt_8__clkinv_12048) );
x_buf  left_hi_if_datain_block_i2csbytecnt_8__ceinv ( .i(left_hi_if_datain_block_i2csbytecnt_not0001_0), .o(left_hi_if_datain_block_i2csbytecnt_8__ceinv_12047) );
x_buf  left_hi_if_datain_block_i2csbytecnt_10__ffx_rstor ( .i(left_hi_if_datain_block_i2csbytecnt_10__srinv_12109), .o(left_hi_if_datain_block_i2csbytecnt_10__ffx_rst) );
x_ff_NO_set  left_hi_if_datain_block_i2csbytecnt_10 (  .i ( left_hi_if_datain_block_i2csbytecnt_10__dxmux_12146 ), .ce ( left_hi_if_datain_block_i2csbytecnt_10__ceinv_12107 ), .clk ( left_hi_if_datain_block_i2csbytecnt_10__clkinv_12108 ), .rst ( left_hi_if_datain_block_i2csbytecnt_10__ffx_rst ), .o ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[10] ) );
x_lut4_0x03cf left_hi_if_datain_block_mcount_i2csbytecnt_lut_10_ ( .i1( left_hi_if_datain_block_i2csbytecnt_and0000 ), .i2( \FlexBus_left_hi_if_datain_block_i2csbytecnt[10] ), .i3( left_hi_if_datain_block_i2cs_10_ ), .o( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[10] ) ) ;
x_one  left_hi_if_datain_block_i2csbytecnt_10__logic_one ( .o(left_hi_if_datain_block_i2csbytecnt_10__logic_one_12118) );
x_buf  left_hi_if_datain_block_i2csbytecnt_10__dxmux ( .i(left_hi_if_datain_block_i2csbytecnt_10__xorf_12144), .o(left_hi_if_datain_block_i2csbytecnt_10__dxmux_12146) );
x_xor2 left_hi_if_datain_block_i2csbytecnt_10__xorf (.i0 ( left_hi_if_datain_block_i2csbytecnt_10__cyinit_12143 ), .i1 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[10] ), .o ( left_hi_if_datain_block_i2csbytecnt_10__xorf_12144 ) );
x_mux2 left_hi_if_datain_block_i2csbytecnt_10__cymuxf (.ia ( left_hi_if_datain_block_i2csbytecnt_10__logic_one_12118 ), .ib ( left_hi_if_datain_block_i2csbytecnt_10__cyinit_12143 ), .sel ( left_hi_if_datain_block_i2csbytecnt_10__cyself_12124 ), .o ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[10] ) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_10__cymuxf2 ( .ia(left_hi_if_datain_block_i2csbytecnt_10__logic_one_12118), .ib(left_hi_if_datain_block_i2csbytecnt_10__logic_one_12118), .sel(left_hi_if_datain_block_i2csbytecnt_10__cyself_12124), .o(left_hi_if_datain_block_i2csbytecnt_10__cymuxf2_12119) );
x_buf left_hi_if_datain_block_i2csbytecnt_10__cyinit (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[9] ), .o ( left_hi_if_datain_block_i2csbytecnt_10__cyinit_12143 ) );
x_buf left_hi_if_datain_block_i2csbytecnt_10__cyself (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[10] ), .o ( left_hi_if_datain_block_i2csbytecnt_10__cyself_12124 ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_10__dymux ( .i(left_hi_if_datain_block_i2csbytecnt_10__xorg_12126), .o(left_hi_if_datain_block_i2csbytecnt_10__dymux_12128) );
x_xor2 left_hi_if_datain_block_i2csbytecnt_10__xorg (.i0 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[10] ), .i1 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[11] ), .o ( left_hi_if_datain_block_i2csbytecnt_10__xorg_12126 ) );
x_buf left_hi_if_datain_block_i2csbytecnt_10__fastcarry (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_cy[9] ), .o ( left_hi_if_datain_block_i2csbytecnt_10__fastcarry_12121 ) );
x_and2  left_hi_if_datain_block_i2csbytecnt_10__cyand ( .i0(left_hi_if_datain_block_i2csbytecnt_10__cyselg_12111), .i1(left_hi_if_datain_block_i2csbytecnt_10__cyself_12124), .o(left_hi_if_datain_block_i2csbytecnt_10__cyand_12122) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_10__cymuxfast ( .ia(left_hi_if_datain_block_i2csbytecnt_10__cymuxg2_12120), .ib(left_hi_if_datain_block_i2csbytecnt_10__fastcarry_12121), .sel(left_hi_if_datain_block_i2csbytecnt_10__cyand_12122), .o(left_hi_if_datain_block_i2csbytecnt_10__cymuxfast_12123) );
x_mux2  left_hi_if_datain_block_i2csbytecnt_10__cymuxg2 ( .ia(left_hi_if_datain_block_i2csbytecnt_10__logic_one_12118), .ib(left_hi_if_datain_block_i2csbytecnt_10__cymuxf2_12119), .sel(left_hi_if_datain_block_i2csbytecnt_10__cyselg_12111), .o(left_hi_if_datain_block_i2csbytecnt_10__cymuxg2_12120) );
x_buf left_hi_if_datain_block_i2csbytecnt_10__cyselg (.i ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[11] ), .o ( left_hi_if_datain_block_i2csbytecnt_10__cyselg_12111 ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_10__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2csbytecnt_10__srinv_12109) );
x_buf  left_hi_if_datain_block_i2csbytecnt_10__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i2csbytecnt_10__clkinv_12108) );
x_buf  left_hi_if_datain_block_i2csbytecnt_10__ceinv ( .i(left_hi_if_datain_block_i2csbytecnt_not0001_0), .o(left_hi_if_datain_block_i2csbytecnt_10__ceinv_12107) );
x_ff_NO_set  left_hi_if_datain_block_i2csbytecnt_11 (  .i ( left_hi_if_datain_block_i2csbytecnt_10__dymux_12128 ), .ce ( left_hi_if_datain_block_i2csbytecnt_10__ceinv_12107 ), .clk ( left_hi_if_datain_block_i2csbytecnt_10__clkinv_12108 ), .rst ( left_hi_if_datain_block_i2csbytecnt_10__srinv_12109 ), .o ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[11] ) );
x_zero  right_hi_if_timer_block_timer_0__logic_zero ( .o(right_hi_if_timer_block_timer_0__logic_zero_12177) );
x_buf  right_hi_if_timer_block_timer_0__dxmux ( .i(right_hi_if_timer_block_timer_0__xorf_12201), .o(right_hi_if_timer_block_timer_0__dxmux_12203) );
x_xor2 right_hi_if_timer_block_timer_0__xorf (.i0 ( right_hi_if_timer_block_timer_0__cyinit_12200 ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[0] ), .o ( right_hi_if_timer_block_timer_0__xorf_12201 ) );
x_mux2  right_hi_if_timer_block_timer_0__cymuxf ( .ia(right_hi_if_timer_block_timer_0__logic_zero_12177), .ib(right_hi_if_timer_block_timer_0__cyinit_12200), .sel(right_hi_if_timer_block_timer_0__cyself_12192), .o(right_hi_if_timer_block_mcount_timer_cy_0_) );
x_buf  right_hi_if_timer_block_timer_0__cyinit ( .i(right_hi_if_timer_block_timer_cmp_eq0000_inv), .o(right_hi_if_timer_block_timer_0__cyinit_12200) );
x_buf right_hi_if_timer_block_timer_0__cyself (.i ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[0] ), .o ( right_hi_if_timer_block_timer_0__cyself_12192 ) );
x_buf  right_hi_if_timer_block_timer_0__dymux ( .i(right_hi_if_timer_block_timer_0__xorg_12180), .o(right_hi_if_timer_block_timer_0__dymux_12182) );
x_xor2 right_hi_if_timer_block_timer_0__xorg (.i0 ( right_hi_if_timer_block_mcount_timer_cy_0_ ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[1] ), .o ( right_hi_if_timer_block_timer_0__xorg_12180 ) );
x_buf  right_hi_if_timer_block_timer_0__coutused ( .i(right_hi_if_timer_block_timer_0__cymuxg_12179), .o(right_hi_if_timer_block_mcount_timer_cy_1_) );
x_mux2  right_hi_if_timer_block_timer_0__cymuxg ( .ia(right_hi_if_timer_block_timer_0__logic_zero_12177), .ib(right_hi_if_timer_block_mcount_timer_cy_0_), .sel(right_hi_if_timer_block_timer_0__cyselg_12169), .o(right_hi_if_timer_block_timer_0__cymuxg_12179) );
x_buf right_hi_if_timer_block_timer_0__cyselg (.i ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[1] ), .o ( right_hi_if_timer_block_timer_0__cyselg_12169 ) );
x_buf  right_hi_if_timer_block_timer_0__srinv ( .i(right_hi_if_timer_block_tc_equal_not0001_inv_0), .o(right_hi_if_timer_block_timer_0__srinv_12167) );
x_buf  right_hi_if_timer_block_timer_0__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_timer_0__clkinv_12166) );
x_buf  right_hi_if_timer_block_timer_0__ceinv ( .i(right_hi_if_timer_block_timer_ce_7708), .o(right_hi_if_timer_block_timer_0__ceinv_12165) );
x_buf  right_hi_if_timer_block_timer_2__ffx_rstor ( .i(right_hi_if_timer_block_timer_2__srinv_12224), .o(right_hi_if_timer_block_timer_2__ffx_rst) );
x_ff_NO_set  right_hi_if_timer_block_timer_2 (  .i ( right_hi_if_timer_block_timer_2__dxmux_12263 ), .ce ( right_hi_if_timer_block_timer_2__ceinv_12222 ), .clk ( right_hi_if_timer_block_timer_2__clkinv_12223 ), .rst ( right_hi_if_timer_block_timer_2__ffx_rst ), .o ( \FlexBus_right_hi_if_timer_block_timer[2] ) );
x_zero  right_hi_if_timer_block_timer_2__logic_zero ( .o(right_hi_if_timer_block_timer_2__logic_zero_12234) );
x_buf  right_hi_if_timer_block_timer_2__dxmux ( .i(right_hi_if_timer_block_timer_2__xorf_12261), .o(right_hi_if_timer_block_timer_2__dxmux_12263) );
x_xor2 right_hi_if_timer_block_timer_2__xorf (.i0 ( right_hi_if_timer_block_timer_2__cyinit_12260 ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[2] ), .o ( right_hi_if_timer_block_timer_2__xorf_12261 ) );
x_mux2  right_hi_if_timer_block_timer_2__cymuxf ( .ia(right_hi_if_timer_block_timer_2__logic_zero_12234), .ib(right_hi_if_timer_block_timer_2__cyinit_12260), .sel(right_hi_if_timer_block_timer_2__cyself_12240), .o(right_hi_if_timer_block_mcount_timer_cy_2_) );
x_mux2  right_hi_if_timer_block_timer_2__cymuxf2 ( .ia(right_hi_if_timer_block_timer_2__logic_zero_12234), .ib(right_hi_if_timer_block_timer_2__logic_zero_12234), .sel(right_hi_if_timer_block_timer_2__cyself_12240), .o(right_hi_if_timer_block_timer_2__cymuxf2_12235) );
x_buf  right_hi_if_timer_block_timer_2__cyinit ( .i(right_hi_if_timer_block_mcount_timer_cy_1_), .o(right_hi_if_timer_block_timer_2__cyinit_12260) );
x_buf right_hi_if_timer_block_timer_2__cyself (.i ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[2] ), .o ( right_hi_if_timer_block_timer_2__cyself_12240 ) );
x_buf  right_hi_if_timer_block_timer_2__dymux ( .i(right_hi_if_timer_block_timer_2__xorg_12242), .o(right_hi_if_timer_block_timer_2__dymux_12244) );
x_xor2 right_hi_if_timer_block_timer_2__xorg (.i0 ( right_hi_if_timer_block_mcount_timer_cy_2_ ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[3] ), .o ( right_hi_if_timer_block_timer_2__xorg_12242 ) );
x_buf  right_hi_if_timer_block_timer_2__coutused ( .i(right_hi_if_timer_block_timer_2__cymuxfast_12239), .o(right_hi_if_timer_block_mcount_timer_cy_3_) );
x_buf  right_hi_if_timer_block_timer_2__fastcarry ( .i(right_hi_if_timer_block_mcount_timer_cy_1_), .o(right_hi_if_timer_block_timer_2__fastcarry_12237) );
x_and2  right_hi_if_timer_block_timer_2__cyand ( .i0(right_hi_if_timer_block_timer_2__cyselg_12226), .i1(right_hi_if_timer_block_timer_2__cyself_12240), .o(right_hi_if_timer_block_timer_2__cyand_12238) );
x_mux2  right_hi_if_timer_block_timer_2__cymuxfast ( .ia(right_hi_if_timer_block_timer_2__cymuxg2_12236), .ib(right_hi_if_timer_block_timer_2__fastcarry_12237), .sel(right_hi_if_timer_block_timer_2__cyand_12238), .o(right_hi_if_timer_block_timer_2__cymuxfast_12239) );
x_mux2  right_hi_if_timer_block_timer_2__cymuxg2 ( .ia(right_hi_if_timer_block_timer_2__logic_zero_12234), .ib(right_hi_if_timer_block_timer_2__cymuxf2_12235), .sel(right_hi_if_timer_block_timer_2__cyselg_12226), .o(right_hi_if_timer_block_timer_2__cymuxg2_12236) );
x_buf right_hi_if_timer_block_timer_2__cyselg (.i ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[3] ), .o ( right_hi_if_timer_block_timer_2__cyselg_12226 ) );
x_buf  right_hi_if_timer_block_timer_2__srinv ( .i(right_hi_if_timer_block_tc_equal_not0001_inv_0), .o(right_hi_if_timer_block_timer_2__srinv_12224) );
x_buf  right_hi_if_timer_block_timer_2__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_timer_2__clkinv_12223) );
x_buf  right_hi_if_timer_block_timer_2__ceinv ( .i(right_hi_if_timer_block_timer_ce_7708), .o(right_hi_if_timer_block_timer_2__ceinv_12222) );
x_zero  right_hi_if_timer_block_timer_4__logic_zero ( .o(right_hi_if_timer_block_timer_4__logic_zero_12294) );
x_buf  right_hi_if_timer_block_timer_4__dxmux ( .i(right_hi_if_timer_block_timer_4__xorf_12321), .o(right_hi_if_timer_block_timer_4__dxmux_12323) );
x_xor2 right_hi_if_timer_block_timer_4__xorf (.i0 ( right_hi_if_timer_block_timer_4__cyinit_12320 ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[4] ), .o ( right_hi_if_timer_block_timer_4__xorf_12321 ) );
x_mux2  right_hi_if_timer_block_timer_4__cymuxf ( .ia(right_hi_if_timer_block_timer_4__logic_zero_12294), .ib(right_hi_if_timer_block_timer_4__cyinit_12320), .sel(right_hi_if_timer_block_timer_4__cyself_12300), .o(right_hi_if_timer_block_mcount_timer_cy_4_) );
x_mux2  right_hi_if_timer_block_timer_4__cymuxf2 ( .ia(right_hi_if_timer_block_timer_4__logic_zero_12294), .ib(right_hi_if_timer_block_timer_4__logic_zero_12294), .sel(right_hi_if_timer_block_timer_4__cyself_12300), .o(right_hi_if_timer_block_timer_4__cymuxf2_12295) );
x_buf  right_hi_if_timer_block_timer_4__cyinit ( .i(right_hi_if_timer_block_mcount_timer_cy_3_), .o(right_hi_if_timer_block_timer_4__cyinit_12320) );
x_buf right_hi_if_timer_block_timer_4__cyself (.i ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[4] ), .o ( right_hi_if_timer_block_timer_4__cyself_12300 ) );
x_buf  right_hi_if_timer_block_timer_4__dymux ( .i(right_hi_if_timer_block_timer_4__xorg_12302), .o(right_hi_if_timer_block_timer_4__dymux_12304) );
x_xor2 right_hi_if_timer_block_timer_4__xorg (.i0 ( right_hi_if_timer_block_mcount_timer_cy_4_ ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[5] ), .o ( right_hi_if_timer_block_timer_4__xorg_12302 ) );
x_buf  right_hi_if_timer_block_timer_4__fastcarry ( .i(right_hi_if_timer_block_mcount_timer_cy_3_), .o(right_hi_if_timer_block_timer_4__fastcarry_12297) );
x_and2  right_hi_if_timer_block_timer_4__cyand ( .i0(right_hi_if_timer_block_timer_4__cyselg_12286), .i1(right_hi_if_timer_block_timer_4__cyself_12300), .o(right_hi_if_timer_block_timer_4__cyand_12298) );
x_mux2  right_hi_if_timer_block_timer_4__cymuxfast ( .ia(right_hi_if_timer_block_timer_4__cymuxg2_12296), .ib(right_hi_if_timer_block_timer_4__fastcarry_12297), .sel(right_hi_if_timer_block_timer_4__cyand_12298), .o(right_hi_if_timer_block_timer_4__cymuxfast_12299) );
x_mux2  right_hi_if_timer_block_timer_4__cymuxg2 ( .ia(right_hi_if_timer_block_timer_4__logic_zero_12294), .ib(right_hi_if_timer_block_timer_4__cymuxf2_12295), .sel(right_hi_if_timer_block_timer_4__cyselg_12286), .o(right_hi_if_timer_block_timer_4__cymuxg2_12296) );
x_buf right_hi_if_timer_block_timer_4__cyselg (.i ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[5] ), .o ( right_hi_if_timer_block_timer_4__cyselg_12286 ) );
x_buf  right_hi_if_timer_block_timer_4__srinv ( .i(right_hi_if_timer_block_tc_equal_not0001_inv_0), .o(right_hi_if_timer_block_timer_4__srinv_12284) );
x_buf  right_hi_if_timer_block_timer_4__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_timer_4__clkinv_12283) );
x_buf  right_hi_if_timer_block_timer_4__ceinv ( .i(right_hi_if_timer_block_timer_ce_7708), .o(right_hi_if_timer_block_timer_4__ceinv_12282) );
x_zero  right_hi_if_timer_block_timer_6__logic_zero ( .o(right_hi_if_timer_block_timer_6__logic_zero_12373) );
x_buf  right_hi_if_timer_block_timer_6__dxmux ( .i(right_hi_if_timer_block_timer_6__xorf_12374), .o(right_hi_if_timer_block_timer_6__dxmux_12376) );
x_xor2 right_hi_if_timer_block_timer_6__xorf (.i0 ( right_hi_if_timer_block_timer_6__cyinit_12372 ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[6] ), .o ( right_hi_if_timer_block_timer_6__xorf_12374 ) );
x_mux2  right_hi_if_timer_block_timer_6__cymuxf ( .ia(right_hi_if_timer_block_timer_6__logic_zero_12373), .ib(right_hi_if_timer_block_timer_6__cyinit_12372), .sel(right_hi_if_timer_block_timer_6__cyself_12364), .o(right_hi_if_timer_block_mcount_timer_cy_6_) );
x_buf  right_hi_if_timer_block_timer_6__cyinit ( .i(right_hi_if_timer_block_timer_4__cymuxfast_12299), .o(right_hi_if_timer_block_timer_6__cyinit_12372) );
x_buf right_hi_if_timer_block_timer_6__cyself (.i ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[6] ), .o ( right_hi_if_timer_block_timer_6__cyself_12364 ) );
x_buf  right_hi_if_timer_block_timer_6__dymux ( .i(right_hi_if_timer_block_timer_6__xorg_12353), .o(right_hi_if_timer_block_timer_6__dymux_12355) );
x_xor2 right_hi_if_timer_block_timer_6__xorg (.i0 ( right_hi_if_timer_block_mcount_timer_cy_6_ ), .i1 ( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[7] ), .o ( right_hi_if_timer_block_timer_6__xorg_12353 ) );
x_buf  right_hi_if_timer_block_timer_6__srinv ( .i(right_hi_if_timer_block_tc_equal_not0001_inv_0), .o(right_hi_if_timer_block_timer_6__srinv_12343) );
x_buf  right_hi_if_timer_block_timer_6__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_timer_6__clkinv_12342) );
x_buf  right_hi_if_timer_block_timer_6__ceinv ( .i(right_hi_if_timer_block_timer_ce_7708), .o(right_hi_if_timer_block_timer_6__ceinv_12341) );
x_zero  left_hi_if_timer_block_timer_0__logic_zero ( .o(left_hi_if_timer_block_timer_0__logic_zero_12407) );
x_buf  left_hi_if_timer_block_timer_0__dxmux ( .i(left_hi_if_timer_block_timer_0__xorf_12431), .o(left_hi_if_timer_block_timer_0__dxmux_12433) );
x_xor2 left_hi_if_timer_block_timer_0__xorf (.i0 ( left_hi_if_timer_block_timer_0__cyinit_12430 ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[0] ), .o ( left_hi_if_timer_block_timer_0__xorf_12431 ) );
x_mux2  left_hi_if_timer_block_timer_0__cymuxf ( .ia(left_hi_if_timer_block_timer_0__logic_zero_12407), .ib(left_hi_if_timer_block_timer_0__cyinit_12430), .sel(left_hi_if_timer_block_timer_0__cyself_12422), .o(left_hi_if_timer_block_mcount_timer_cy_0_) );
x_buf  left_hi_if_timer_block_timer_0__cyinit ( .i(left_hi_if_timer_block_timer_cmp_eq0000_inv), .o(left_hi_if_timer_block_timer_0__cyinit_12430) );
x_buf left_hi_if_timer_block_timer_0__cyself (.i ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[0] ), .o ( left_hi_if_timer_block_timer_0__cyself_12422 ) );
x_buf  left_hi_if_timer_block_timer_0__dymux ( .i(left_hi_if_timer_block_timer_0__xorg_12410), .o(left_hi_if_timer_block_timer_0__dymux_12412) );
x_xor2 left_hi_if_timer_block_timer_0__xorg (.i0 ( left_hi_if_timer_block_mcount_timer_cy_0_ ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[1] ), .o ( left_hi_if_timer_block_timer_0__xorg_12410 ) );
x_buf  left_hi_if_timer_block_timer_0__coutused ( .i(left_hi_if_timer_block_timer_0__cymuxg_12409), .o(left_hi_if_timer_block_mcount_timer_cy_1_) );
x_mux2  left_hi_if_timer_block_timer_0__cymuxg ( .ia(left_hi_if_timer_block_timer_0__logic_zero_12407), .ib(left_hi_if_timer_block_mcount_timer_cy_0_), .sel(left_hi_if_timer_block_timer_0__cyselg_12399), .o(left_hi_if_timer_block_timer_0__cymuxg_12409) );
x_buf left_hi_if_timer_block_timer_0__cyselg (.i ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[1] ), .o ( left_hi_if_timer_block_timer_0__cyselg_12399 ) );
x_buf  left_hi_if_timer_block_timer_0__srinv ( .i(left_hi_if_timer_block_tc_equal_not0001_inv_0), .o(left_hi_if_timer_block_timer_0__srinv_12397) );
x_buf  left_hi_if_timer_block_timer_0__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_timer_0__clkinv_12396) );
x_buf  left_hi_if_timer_block_timer_0__ceinv ( .i(left_hi_if_timer_block_timer_ce_7722), .o(left_hi_if_timer_block_timer_0__ceinv_12395) );
x_zero  left_hi_if_timer_block_timer_2__logic_zero ( .o(left_hi_if_timer_block_timer_2__logic_zero_12464) );
x_buf  left_hi_if_timer_block_timer_2__dxmux ( .i(left_hi_if_timer_block_timer_2__xorf_12491), .o(left_hi_if_timer_block_timer_2__dxmux_12493) );
x_xor2 left_hi_if_timer_block_timer_2__xorf (.i0 ( left_hi_if_timer_block_timer_2__cyinit_12490 ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[2] ), .o ( left_hi_if_timer_block_timer_2__xorf_12491 ) );
x_mux2  left_hi_if_timer_block_timer_2__cymuxf ( .ia(left_hi_if_timer_block_timer_2__logic_zero_12464), .ib(left_hi_if_timer_block_timer_2__cyinit_12490), .sel(left_hi_if_timer_block_timer_2__cyself_12470), .o(left_hi_if_timer_block_mcount_timer_cy_2_) );
x_mux2  left_hi_if_timer_block_timer_2__cymuxf2 ( .ia(left_hi_if_timer_block_timer_2__logic_zero_12464), .ib(left_hi_if_timer_block_timer_2__logic_zero_12464), .sel(left_hi_if_timer_block_timer_2__cyself_12470), .o(left_hi_if_timer_block_timer_2__cymuxf2_12465) );
x_buf  left_hi_if_timer_block_timer_2__cyinit ( .i(left_hi_if_timer_block_mcount_timer_cy_1_), .o(left_hi_if_timer_block_timer_2__cyinit_12490) );
x_buf left_hi_if_timer_block_timer_2__cyself (.i ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[2] ), .o ( left_hi_if_timer_block_timer_2__cyself_12470 ) );
x_buf  left_hi_if_timer_block_timer_2__dymux ( .i(left_hi_if_timer_block_timer_2__xorg_12472), .o(left_hi_if_timer_block_timer_2__dymux_12474) );
x_xor2 left_hi_if_timer_block_timer_2__xorg (.i0 ( left_hi_if_timer_block_mcount_timer_cy_2_ ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[3] ), .o ( left_hi_if_timer_block_timer_2__xorg_12472 ) );
x_buf  left_hi_if_timer_block_timer_2__coutused ( .i(left_hi_if_timer_block_timer_2__cymuxfast_12469), .o(left_hi_if_timer_block_mcount_timer_cy_3_) );
x_buf  left_hi_if_timer_block_timer_2__fastcarry ( .i(left_hi_if_timer_block_mcount_timer_cy_1_), .o(left_hi_if_timer_block_timer_2__fastcarry_12467) );
x_and2  left_hi_if_timer_block_timer_2__cyand ( .i0(left_hi_if_timer_block_timer_2__cyselg_12456), .i1(left_hi_if_timer_block_timer_2__cyself_12470), .o(left_hi_if_timer_block_timer_2__cyand_12468) );
x_mux2  left_hi_if_timer_block_timer_2__cymuxfast ( .ia(left_hi_if_timer_block_timer_2__cymuxg2_12466), .ib(left_hi_if_timer_block_timer_2__fastcarry_12467), .sel(left_hi_if_timer_block_timer_2__cyand_12468), .o(left_hi_if_timer_block_timer_2__cymuxfast_12469) );
x_mux2  left_hi_if_timer_block_timer_2__cymuxg2 ( .ia(left_hi_if_timer_block_timer_2__logic_zero_12464), .ib(left_hi_if_timer_block_timer_2__cymuxf2_12465), .sel(left_hi_if_timer_block_timer_2__cyselg_12456), .o(left_hi_if_timer_block_timer_2__cymuxg2_12466) );
x_buf left_hi_if_timer_block_timer_2__cyselg (.i ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[3] ), .o ( left_hi_if_timer_block_timer_2__cyselg_12456 ) );
x_buf  left_hi_if_timer_block_timer_2__srinv ( .i(left_hi_if_timer_block_tc_equal_not0001_inv_0), .o(left_hi_if_timer_block_timer_2__srinv_12454) );
x_buf  left_hi_if_timer_block_timer_2__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_timer_2__clkinv_12453) );
x_buf  left_hi_if_timer_block_timer_2__ceinv ( .i(left_hi_if_timer_block_timer_ce_7722), .o(left_hi_if_timer_block_timer_2__ceinv_12452) );
x_zero  left_hi_if_timer_block_timer_4__logic_zero ( .o(left_hi_if_timer_block_timer_4__logic_zero_12524) );
x_buf  left_hi_if_timer_block_timer_4__dxmux ( .i(left_hi_if_timer_block_timer_4__xorf_12551), .o(left_hi_if_timer_block_timer_4__dxmux_12553) );
x_xor2 left_hi_if_timer_block_timer_4__xorf (.i0 ( left_hi_if_timer_block_timer_4__cyinit_12550 ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[4] ), .o ( left_hi_if_timer_block_timer_4__xorf_12551 ) );
x_mux2  left_hi_if_timer_block_timer_4__cymuxf ( .ia(left_hi_if_timer_block_timer_4__logic_zero_12524), .ib(left_hi_if_timer_block_timer_4__cyinit_12550), .sel(left_hi_if_timer_block_timer_4__cyself_12530), .o(left_hi_if_timer_block_mcount_timer_cy_4_) );
x_mux2  left_hi_if_timer_block_timer_4__cymuxf2 ( .ia(left_hi_if_timer_block_timer_4__logic_zero_12524), .ib(left_hi_if_timer_block_timer_4__logic_zero_12524), .sel(left_hi_if_timer_block_timer_4__cyself_12530), .o(left_hi_if_timer_block_timer_4__cymuxf2_12525) );
x_buf  left_hi_if_timer_block_timer_4__cyinit ( .i(left_hi_if_timer_block_mcount_timer_cy_3_), .o(left_hi_if_timer_block_timer_4__cyinit_12550) );
x_buf left_hi_if_timer_block_timer_4__cyself (.i ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[4] ), .o ( left_hi_if_timer_block_timer_4__cyself_12530 ) );
x_buf  left_hi_if_timer_block_timer_4__dymux ( .i(left_hi_if_timer_block_timer_4__xorg_12532), .o(left_hi_if_timer_block_timer_4__dymux_12534) );
x_xor2 left_hi_if_timer_block_timer_4__xorg (.i0 ( left_hi_if_timer_block_mcount_timer_cy_4_ ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[5] ), .o ( left_hi_if_timer_block_timer_4__xorg_12532 ) );
x_buf  left_hi_if_timer_block_timer_4__fastcarry ( .i(left_hi_if_timer_block_mcount_timer_cy_3_), .o(left_hi_if_timer_block_timer_4__fastcarry_12527) );
x_and2  left_hi_if_timer_block_timer_4__cyand ( .i0(left_hi_if_timer_block_timer_4__cyselg_12516), .i1(left_hi_if_timer_block_timer_4__cyself_12530), .o(left_hi_if_timer_block_timer_4__cyand_12528) );
x_mux2  left_hi_if_timer_block_timer_4__cymuxfast ( .ia(left_hi_if_timer_block_timer_4__cymuxg2_12526), .ib(left_hi_if_timer_block_timer_4__fastcarry_12527), .sel(left_hi_if_timer_block_timer_4__cyand_12528), .o(left_hi_if_timer_block_timer_4__cymuxfast_12529) );
x_mux2  left_hi_if_timer_block_timer_4__cymuxg2 ( .ia(left_hi_if_timer_block_timer_4__logic_zero_12524), .ib(left_hi_if_timer_block_timer_4__cymuxf2_12525), .sel(left_hi_if_timer_block_timer_4__cyselg_12516), .o(left_hi_if_timer_block_timer_4__cymuxg2_12526) );
x_buf left_hi_if_timer_block_timer_4__cyselg (.i ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[5] ), .o ( left_hi_if_timer_block_timer_4__cyselg_12516 ) );
x_buf  left_hi_if_timer_block_timer_4__srinv ( .i(left_hi_if_timer_block_tc_equal_not0001_inv_0), .o(left_hi_if_timer_block_timer_4__srinv_12514) );
x_buf  left_hi_if_timer_block_timer_4__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_timer_4__clkinv_12513) );
x_buf  left_hi_if_timer_block_timer_4__ceinv ( .i(left_hi_if_timer_block_timer_ce_7722), .o(left_hi_if_timer_block_timer_4__ceinv_12512) );
x_ff_NO_set  left_hi_if_timer_block_timer_4 (  .i ( left_hi_if_timer_block_timer_4__dxmux_12553 ), .ce ( left_hi_if_timer_block_timer_4__ceinv_12512 ), .clk ( left_hi_if_timer_block_timer_4__clkinv_12513 ), .rst ( left_hi_if_timer_block_timer_4__srinv_12514 ), .o ( \FlexBus_left_hi_if_timer_block_timer[4] ) );
x_buf  left_hi_if_timer_block_timer_6__ffx_rstor ( .i(left_hi_if_timer_block_timer_6__srinv_12573), .o(left_hi_if_timer_block_timer_6__ffx_rst) );
x_ff_NO_set  left_hi_if_timer_block_timer_6 (  .i ( left_hi_if_timer_block_timer_6__dxmux_12606 ), .ce ( left_hi_if_timer_block_timer_6__ceinv_12571 ), .clk ( left_hi_if_timer_block_timer_6__clkinv_12572 ), .rst ( left_hi_if_timer_block_timer_6__ffx_rst ), .o ( \FlexBus_left_hi_if_timer_block_timer[6] ) );
x_lut4_0x3030 left_hi_if_timer_block_mcount_timer_lut_6_ ( .i1( left_hi_if_timer_block_timer_cmp_eq0000_0 ), .i2( \FlexBus_left_hi_if_timer_block_timer[6] ), .o( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[6] ) ) ;
x_buf  left_hi_if_timer_block_timer_6__ffy_rstor ( .i(left_hi_if_timer_block_timer_6__srinv_12573), .o(left_hi_if_timer_block_timer_6__ffy_rst) );
x_ff_NO_set  left_hi_if_timer_block_timer_7 (  .i ( left_hi_if_timer_block_timer_6__dymux_12585 ), .ce ( left_hi_if_timer_block_timer_6__ceinv_12571 ), .clk ( left_hi_if_timer_block_timer_6__clkinv_12572 ), .rst ( left_hi_if_timer_block_timer_6__ffy_rst ), .o ( \FlexBus_left_hi_if_timer_block_timer[7] ) );
x_zero  left_hi_if_timer_block_timer_6__logic_zero ( .o(left_hi_if_timer_block_timer_6__logic_zero_12603) );
x_buf  left_hi_if_timer_block_timer_6__dxmux ( .i(left_hi_if_timer_block_timer_6__xorf_12604), .o(left_hi_if_timer_block_timer_6__dxmux_12606) );
x_xor2 left_hi_if_timer_block_timer_6__xorf (.i0 ( left_hi_if_timer_block_timer_6__cyinit_12602 ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[6] ), .o ( left_hi_if_timer_block_timer_6__xorf_12604 ) );
x_mux2  left_hi_if_timer_block_timer_6__cymuxf ( .ia(left_hi_if_timer_block_timer_6__logic_zero_12603), .ib(left_hi_if_timer_block_timer_6__cyinit_12602), .sel(left_hi_if_timer_block_timer_6__cyself_12594), .o(left_hi_if_timer_block_mcount_timer_cy_6_) );
x_buf  left_hi_if_timer_block_timer_6__cyinit ( .i(left_hi_if_timer_block_timer_4__cymuxfast_12529), .o(left_hi_if_timer_block_timer_6__cyinit_12602) );
x_buf left_hi_if_timer_block_timer_6__cyself (.i ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[6] ), .o ( left_hi_if_timer_block_timer_6__cyself_12594 ) );
x_buf  left_hi_if_timer_block_timer_6__dymux ( .i(left_hi_if_timer_block_timer_6__xorg_12583), .o(left_hi_if_timer_block_timer_6__dymux_12585) );
x_xor2 left_hi_if_timer_block_timer_6__xorg (.i0 ( left_hi_if_timer_block_mcount_timer_cy_6_ ), .i1 ( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[7] ), .o ( left_hi_if_timer_block_timer_6__xorg_12583 ) );
x_buf  left_hi_if_timer_block_timer_6__srinv ( .i(left_hi_if_timer_block_tc_equal_not0001_inv_0), .o(left_hi_if_timer_block_timer_6__srinv_12573) );
x_buf  left_hi_if_timer_block_timer_6__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_timer_6__clkinv_12572) );
x_buf  left_hi_if_timer_block_timer_6__ceinv ( .i(left_hi_if_timer_block_timer_ce_7722), .o(left_hi_if_timer_block_timer_6__ceinv_12571) );
x_lut4_0x2222 left_hi_if_timer_block_mcount_timer_lut_7_ ( .i0( \FlexBus_left_hi_if_timer_block_timer[7] ), .i1( left_hi_if_timer_block_timer_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[7] ) ) ;
x_buf  right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_f5used ( .i(right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_f5mux_12643), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5) );
x_mux2  right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_f5mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_7_12632), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_6_12641), .sel(right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_bxinv_12635), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_f5mux_12643) );
x_buf right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_bxinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_bxinv_12635 ) );
x_buf  right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_fxused ( .i(right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_f6mux_12634), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_4_f6) );
x_mux2  right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_f6mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5), .sel(right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_byinv_12626), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_f6mux_12634) );
x_buf right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_byinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[2] ), .o ( right_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_byinv_12626 ) );
x_buf  right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_f5used ( .i(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_f5mux_12673), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5) );
x_mux2  right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_f5mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_8_12662), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_71_12671), .sel(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_bxinv_12665), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_f5mux_12673) );
x_buf right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_bxinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_bxinv_12665 ) );
x_buf  right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_fxused ( .i(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_f6mux_12664), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_3_f7) );
x_mux2  right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_f6mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_5_f6), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_4_f6), .sel(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_byinv_12656), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_f6mux_12664) );
x_buf right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_byinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[3] ), .o ( right_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_byinv_12656 ) );
x_lut4_0xfc0c right_hi_if_dataout_block_mmux_clk_loop_outi_73 ( .i1( \FlexBus_right_hi_if_dataout_block_clk_loop[14] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_73_adr3 ), .i3( \FlexBus_right_hi_if_dataout_block_clk_loop[15] ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_73_12701 ) ) ;
x_buf  right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_f5used ( .i(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_f5mux_12703), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52) );
x_mux2  right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_f5mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_83_12692), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_73_12701), .sel(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_bxinv_12695), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_f5mux_12703) );
x_buf right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_bxinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_bxinv_12695 ) );
x_buf  right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_fxused ( .i(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_f6mux_12694), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_5_f61) );
x_mux2  right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_f6mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52), .sel(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_byinv_12686), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_f6mux_12694) );
x_buf right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_byinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[2] ), .o ( right_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_byinv_12686 ) );
x_lut4_0xfc0c right_hi_if_dataout_block_mmux_clk_loop_outi_83 ( .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_83_adr2 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_83_adr3 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_83_adr4 ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_83_12692 ) ) ;
x_buf  right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_f5used ( .i(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_f5mux_12733), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51) );
x_mux2  right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_f5mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_91_12722), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_84_12731), .sel(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_bxinv_12725), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_f5mux_12733) );
x_buf right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_bxinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_bxinv_12725 ) );
x_buf  right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_fxused ( .i(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_f6mux_12724), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_4_f7) );
x_mux2  right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_f6mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f6), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_5_f61), .sel(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_byinv_12716), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_f6mux_12724) );
x_buf right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_byinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[3] ), .o ( right_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_byinv_12716 ) );
x_buf  right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_f5used ( .i(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_f5mux_12763), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51) );
x_mux2  right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_f5mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_81_12752), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_72_12761), .sel(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_bxinv_12755), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_f5mux_12763) );
x_buf right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_bxinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_bxinv_12755 ) );
x_buf  right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_fxused ( .i(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_f6mux_12754), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_5_f6) );
x_mux2  right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_f6mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f5), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51), .sel(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_byinv_12746), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_f6mux_12754) );
x_buf right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_byinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[2] ), .o ( right_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_byinv_12746 ) );
x_lut4_0xee22 right_hi_if_dataout_block_mmux_clk_loop_outi_81 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_81_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_81_adr2 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_81_adr4 ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_81_12752 ) ) ;
x_buf  right_hi_if_clk_signal_f5used ( .i(right_hi_if_clk_signal_f5mux_12794), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f5) );
x_mux2  right_hi_if_clk_signal_f5mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_9_12782), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_82_12792), .sel(right_hi_if_clk_signal_bxinv_12786), .o(right_hi_if_clk_signal_f5mux_12794) );
x_buf right_hi_if_clk_signal_bxinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( right_hi_if_clk_signal_bxinv_12786 ) );
x_buf  right_hi_if_clk_signal_yused ( .i(right_hi_if_clk_signal_f6mux_12784), .o(right_hi_if_clk_signal) );
x_mux2  right_hi_if_clk_signal_f6mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_4_f7), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_3_f7), .sel(right_hi_if_clk_signal_byinv_12776), .o(right_hi_if_clk_signal_f6mux_12784) );
x_buf right_hi_if_clk_signal_byinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[4] ), .o ( right_hi_if_clk_signal_byinv_12776 ) );
x_buf  right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_f5used ( .i(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_f5mux_12824), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52) );
x_mux2  right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_f5mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_92_12813), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_85_12822), .sel(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_bxinv_12816), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_f5mux_12824) );
x_buf right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_bxinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_bxinv_12816 ) );
x_buf  right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_fxused ( .i(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_f6mux_12815), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_6_f6) );
x_mux2  right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_f6mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_8_f5), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52), .sel(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_byinv_12807), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_f6mux_12815) );
x_buf right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_byinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[2] ), .o ( right_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_byinv_12807 ) );
x_buf  right_hi_if_dataout_block_mmux_clk_loop_outi_8_f5_f5used ( .i(right_hi_if_dataout_block_mmux_clk_loop_outi_8_f5_f5mux_12848), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_8_f5) );
x_mux2  right_hi_if_dataout_block_mmux_clk_loop_outi_8_f5_f5mux ( .ia(right_hi_if_dataout_block_mmux_clk_loop_outi_10_12838), .ib(right_hi_if_dataout_block_mmux_clk_loop_outi_93_12846), .sel(right_hi_if_dataout_block_mmux_clk_loop_outi_8_f5_bxinv_12840), .o(right_hi_if_dataout_block_mmux_clk_loop_outi_8_f5_f5mux_12848) );
x_buf right_hi_if_dataout_block_mmux_clk_loop_outi_8_f5_bxinv (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( right_hi_if_dataout_block_mmux_clk_loop_outi_8_f5_bxinv_12840 ) );
x_buf  left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_f5used ( .i(left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_f5mux_12878), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5) );
x_mux2  left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_f5mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_7_12867), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_6_12876), .sel(left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_bxinv_12870), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_f5mux_12878) );
x_buf left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_bxinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_bxinv_12870 ) );
x_buf  left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_fxused ( .i(left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_f6mux_12869), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_4_f6) );
x_mux2  left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_f6mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5), .sel(left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_byinv_12861), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_f6mux_12869) );
x_buf left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_byinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[2] ), .o ( left_hi_if_dataout_block_mmux_clk_loop_outi_5_f5_byinv_12861 ) );
x_buf  left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_f5used ( .i(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_f5mux_12908), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5) );
x_mux2  left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_f5mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_8_12897), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_71_12906), .sel(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_bxinv_12900), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_f5mux_12908) );
x_buf left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_bxinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_bxinv_12900 ) );
x_buf  left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_fxused ( .i(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_f6mux_12899), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_3_f7) );
x_mux2  left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_f6mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_5_f6), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_4_f6), .sel(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_byinv_12891), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_f6mux_12899) );
x_buf left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_byinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[3] ), .o ( left_hi_if_dataout_block_mmux_clk_loop_outi_6_f5_byinv_12891 ) );
x_buf  left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_f5used ( .i(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_f5mux_12938), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52) );
x_mux2  left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_f5mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_83_12927), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_73_12936), .sel(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_bxinv_12930), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_f5mux_12938) );
x_buf left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_bxinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_bxinv_12930 ) );
x_buf  left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_fxused ( .i(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_f6mux_12929), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_5_f61) );
x_mux2  left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_f6mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52), .sel(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_byinv_12921), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_f6mux_12929) );
x_buf left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_byinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[2] ), .o ( left_hi_if_dataout_block_mmux_clk_loop_outi_6_f52_byinv_12921 ) );
x_buf  left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_f5used ( .i(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_f5mux_12968), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51) );
x_mux2  left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_f5mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_91_12957), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_84_12966), .sel(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_bxinv_12960), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_f5mux_12968) );
x_buf left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_bxinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_bxinv_12960 ) );
x_buf  left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_fxused ( .i(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_f6mux_12959), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_4_f7) );
x_mux2  left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_f6mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f6), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_5_f61), .sel(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_byinv_12951), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_f6mux_12959) );
x_buf left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_byinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[3] ), .o ( left_hi_if_dataout_block_mmux_clk_loop_outi_7_f51_byinv_12951 ) );
x_buf  left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_f5used ( .i(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_f5mux_12998), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51) );
x_mux2  left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_f5mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_81_12987), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_72_12996), .sel(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_bxinv_12990), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_f5mux_12998) );
x_buf left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_bxinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_bxinv_12990 ) );
x_buf  left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_fxused ( .i(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_f6mux_12989), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_5_f6) );
x_mux2  left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_f6mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f5), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51), .sel(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_byinv_12981), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_f6mux_12989) );
x_buf left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_byinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[2] ), .o ( left_hi_if_dataout_block_mmux_clk_loop_outi_6_f51_byinv_12981 ) );
x_buf  left_hi_if_clk_signal_f5used ( .i(left_hi_if_clk_signal_f5mux_13029), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f5) );
x_mux2  left_hi_if_clk_signal_f5mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_9_13017), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_82_13027), .sel(left_hi_if_clk_signal_bxinv_13021), .o(left_hi_if_clk_signal_f5mux_13029) );
x_buf left_hi_if_clk_signal_bxinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( left_hi_if_clk_signal_bxinv_13021 ) );
x_buf  left_hi_if_clk_signal_yused ( .i(left_hi_if_clk_signal_f6mux_13019), .o(left_hi_if_clk_signal) );
x_mux2  left_hi_if_clk_signal_f6mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_4_f7), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_3_f7), .sel(left_hi_if_clk_signal_byinv_13011), .o(left_hi_if_clk_signal_f6mux_13019) );
x_buf left_hi_if_clk_signal_byinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[4] ), .o ( left_hi_if_clk_signal_byinv_13011 ) );
x_buf  left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_f5used ( .i(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_f5mux_13059), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52) );
x_mux2  left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_f5mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_92_13048), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_85_13057), .sel(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_bxinv_13051), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_f5mux_13059) );
x_buf left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_bxinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_bxinv_13051 ) );
x_buf  left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_fxused ( .i(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_f6mux_13050), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_6_f6) );
x_mux2  left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_f6mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_8_f5), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52), .sel(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_byinv_13042), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_f6mux_13050) );
x_buf left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_byinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[2] ), .o ( left_hi_if_dataout_block_mmux_clk_loop_outi_7_f52_byinv_13042 ) );
x_lut4_0xaacc left_hi_if_dataout_block_mmux_clk_loop_outi_93 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_93_adr1 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_93_adr2 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_93_adr4 ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_93_13081 ) ) ;
x_buf  left_hi_if_dataout_block_mmux_clk_loop_outi_8_f5_f5used ( .i(left_hi_if_dataout_block_mmux_clk_loop_outi_8_f5_f5mux_13083), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_8_f5) );
x_mux2  left_hi_if_dataout_block_mmux_clk_loop_outi_8_f5_f5mux ( .ia(left_hi_if_dataout_block_mmux_clk_loop_outi_10_13073), .ib(left_hi_if_dataout_block_mmux_clk_loop_outi_93_13081), .sel(left_hi_if_dataout_block_mmux_clk_loop_outi_8_f5_bxinv_13075), .o(left_hi_if_dataout_block_mmux_clk_loop_outi_8_f5_f5mux_13083) );
x_buf left_hi_if_dataout_block_mmux_clk_loop_outi_8_f5_bxinv (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[1] ), .o ( left_hi_if_dataout_block_mmux_clk_loop_outi_8_f5_bxinv_13075 ) );
x_lut4_0xccaa left_hi_if_dataout_block_mmux_clk_loop_outi_10 ( .i0( \FlexBus_left_hi_if_dataout_block_clk_loop[0] ), .i1( \FlexBus_left_hi_if_dataout_block_clk_loop[1] ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_10_adr4 ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_10_13073 ) ) ;
x_buf  right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_f5used ( .i(right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_f5mux_13113), .o(right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5) );
x_mux2  right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_f5mux ( .ia(right_hi_if_dataout_block_mmux_shift_bit_outi_6_13102), .ib(right_hi_if_dataout_block_mmux_shift_bit_outi_5_13111), .sel(right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_bxinv_13105), .o(right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_f5mux_13113) );
x_buf right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_bxinv (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[1] ), .o ( right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_bxinv_13105 ) );
x_buf  right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_fxused ( .i(right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_f6mux_13104), .o(right_hi_if_dataout_block_mmux_shift_bit_outi_3_f6) );
x_mux2  right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_f6mux ( .ia(right_hi_if_dataout_block_mmux_shift_bit_outi_5_f5), .ib(right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5), .sel(right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_byinv_13096), .o(right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_f6mux_13104) );
x_buf right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_byinv (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[2] ), .o ( right_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_byinv_13096 ) );
x_buf  right_hi_if_fifo_output_f5used ( .i(right_hi_if_fifo_output_f5mux_13144), .o(right_hi_if_dataout_block_mmux_shift_bit_outi_5_f5) );
x_mux2  right_hi_if_fifo_output_f5mux ( .ia(right_hi_if_dataout_block_mmux_shift_bit_outi_7_13132), .ib(right_hi_if_dataout_block_mmux_shift_bit_outi_61_13142), .sel(right_hi_if_fifo_output_bxinv_13136), .o(right_hi_if_fifo_output_f5mux_13144) );
x_buf right_hi_if_fifo_output_bxinv (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[1] ), .o ( right_hi_if_fifo_output_bxinv_13136 ) );
x_buf  right_hi_if_fifo_output_yused ( .i(right_hi_if_fifo_output_f6mux_13134), .o(right_hi_if_fifo_output) );
x_mux2  right_hi_if_fifo_output_f6mux ( .ia(right_hi_if_dataout_block_mmux_shift_bit_outi_4_f6), .ib(right_hi_if_dataout_block_mmux_shift_bit_outi_3_f6), .sel(right_hi_if_fifo_output_byinv_13126), .o(right_hi_if_fifo_output_f6mux_13134) );
x_buf right_hi_if_fifo_output_byinv (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[3] ), .o ( right_hi_if_fifo_output_byinv_13126 ) );
x_lut4_0xb8b8 right_hi_if_dataout_block_mmux_shift_bit_outi_62 ( .i0( right_hi_if_dataout_block_shift_data_7__0 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_62_adr2 ), .i2( right_hi_if_dataout_block_shift_data_6__0 ), .o( right_hi_if_dataout_block_mmux_shift_bit_outi_62_13172 ) ) ;
x_buf  right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_f5used ( .i(right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_f5mux_13174), .o(right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51) );
x_mux2  right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_f5mux ( .ia(right_hi_if_dataout_block_mmux_shift_bit_outi_71_13163), .ib(right_hi_if_dataout_block_mmux_shift_bit_outi_62_13172), .sel(right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_bxinv_13166), .o(right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_f5mux_13174) );
x_buf right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_bxinv (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[1] ), .o ( right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_bxinv_13166 ) );
x_buf  right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_fxused ( .i(right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_f6mux_13165), .o(right_hi_if_dataout_block_mmux_shift_bit_outi_4_f6) );
x_mux2  right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_f6mux ( .ia(right_hi_if_dataout_block_mmux_shift_bit_outi_6_f5), .ib(right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51), .sel(right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_byinv_13157), .o(right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_f6mux_13165) );
x_buf right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_byinv (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[2] ), .o ( right_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_byinv_13157 ) );
x_lut4_0xee22 right_hi_if_dataout_block_mmux_shift_bit_outi_71 ( .i0( right_hi_if_dataout_block_shift_data_4__0 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_71_adr2 ), .i3( right_hi_if_dataout_block_shift_data_5__0 ), .o( right_hi_if_dataout_block_mmux_shift_bit_outi_71_13163 ) ) ;
x_buf  right_hi_if_dataout_block_mmux_shift_bit_outi_6_f5_f5used ( .i(right_hi_if_dataout_block_mmux_shift_bit_outi_6_f5_f5mux_13198), .o(right_hi_if_dataout_block_mmux_shift_bit_outi_6_f5) );
x_mux2  right_hi_if_dataout_block_mmux_shift_bit_outi_6_f5_f5mux ( .ia(right_hi_if_dataout_block_mmux_shift_bit_outi_8_13188), .ib(right_hi_if_dataout_block_mmux_shift_bit_outi_72_13196), .sel(right_hi_if_dataout_block_mmux_shift_bit_outi_6_f5_bxinv_13190), .o(right_hi_if_dataout_block_mmux_shift_bit_outi_6_f5_f5mux_13198) );
x_buf right_hi_if_dataout_block_mmux_shift_bit_outi_6_f5_bxinv (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[1] ), .o ( right_hi_if_dataout_block_mmux_shift_bit_outi_6_f5_bxinv_13190 ) );
x_buf  left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_f5used ( .i(left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_f5mux_13228), .o(left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5) );
x_mux2  left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_f5mux ( .ia(left_hi_if_dataout_block_mmux_shift_bit_outi_6_13217), .ib(left_hi_if_dataout_block_mmux_shift_bit_outi_5_13226), .sel(left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_bxinv_13220), .o(left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_f5mux_13228) );
x_buf left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_bxinv (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[1] ), .o ( left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_bxinv_13220 ) );
x_buf  left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_fxused ( .i(left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_f6mux_13219), .o(left_hi_if_dataout_block_mmux_shift_bit_outi_3_f6) );
x_mux2  left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_f6mux ( .ia(left_hi_if_dataout_block_mmux_shift_bit_outi_5_f5), .ib(left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5), .sel(left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_byinv_13211), .o(left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_f6mux_13219) );
x_buf left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_byinv (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[2] ), .o ( left_hi_if_dataout_block_mmux_shift_bit_outi_4_f5_byinv_13211 ) );
x_buf  left_hi_if_fifo_output_f5used ( .i(left_hi_if_fifo_output_f5mux_13259), .o(left_hi_if_dataout_block_mmux_shift_bit_outi_5_f5) );
x_mux2  left_hi_if_fifo_output_f5mux ( .ia(left_hi_if_dataout_block_mmux_shift_bit_outi_7_13247), .ib(left_hi_if_dataout_block_mmux_shift_bit_outi_61_13257), .sel(left_hi_if_fifo_output_bxinv_13251), .o(left_hi_if_fifo_output_f5mux_13259) );
x_buf left_hi_if_fifo_output_bxinv (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[1] ), .o ( left_hi_if_fifo_output_bxinv_13251 ) );
x_buf  left_hi_if_fifo_output_yused ( .i(left_hi_if_fifo_output_f6mux_13249), .o(left_hi_if_fifo_output) );
x_mux2  left_hi_if_fifo_output_f6mux ( .ia(left_hi_if_dataout_block_mmux_shift_bit_outi_4_f6), .ib(left_hi_if_dataout_block_mmux_shift_bit_outi_3_f6), .sel(left_hi_if_fifo_output_byinv_13241), .o(left_hi_if_fifo_output_f6mux_13249) );
x_buf left_hi_if_fifo_output_byinv (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[3] ), .o ( left_hi_if_fifo_output_byinv_13241 ) );
x_buf  left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_f5used ( .i(left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_f5mux_13289), .o(left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51) );
x_mux2  left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_f5mux ( .ia(left_hi_if_dataout_block_mmux_shift_bit_outi_71_13278), .ib(left_hi_if_dataout_block_mmux_shift_bit_outi_62_13287), .sel(left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_bxinv_13281), .o(left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_f5mux_13289) );
x_buf left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_bxinv (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[1] ), .o ( left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_bxinv_13281 ) );
x_buf  left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_fxused ( .i(left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_f6mux_13280), .o(left_hi_if_dataout_block_mmux_shift_bit_outi_4_f6) );
x_mux2  left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_f6mux ( .ia(left_hi_if_dataout_block_mmux_shift_bit_outi_6_f5), .ib(left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51), .sel(left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_byinv_13272), .o(left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_f6mux_13280) );
x_buf left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_byinv (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[2] ), .o ( left_hi_if_dataout_block_mmux_shift_bit_outi_5_f51_byinv_13272 ) );
x_lut4_0xfc0c left_hi_if_dataout_block_mmux_shift_bit_outi_72 ( .i1( left_hi_if_dataout_block_shift_data_2__0 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_72_adr3 ), .i3( left_hi_if_dataout_block_shift_data_3__0 ), .o( left_hi_if_dataout_block_mmux_shift_bit_outi_72_13311 ) ) ;
x_buf  left_hi_if_dataout_block_mmux_shift_bit_outi_6_f5_f5used ( .i(left_hi_if_dataout_block_mmux_shift_bit_outi_6_f5_f5mux_13313), .o(left_hi_if_dataout_block_mmux_shift_bit_outi_6_f5) );
x_mux2  left_hi_if_dataout_block_mmux_shift_bit_outi_6_f5_f5mux ( .ia(left_hi_if_dataout_block_mmux_shift_bit_outi_8_13303), .ib(left_hi_if_dataout_block_mmux_shift_bit_outi_72_13311), .sel(left_hi_if_dataout_block_mmux_shift_bit_outi_6_f5_bxinv_13305), .o(left_hi_if_dataout_block_mmux_shift_bit_outi_6_f5_f5mux_13313) );
x_buf left_hi_if_dataout_block_mmux_shift_bit_outi_6_f5_bxinv (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[1] ), .o ( left_hi_if_dataout_block_mmux_shift_bit_outi_6_f5_bxinv_13305 ) );
x_lut4_0xcfc0 left_hi_if_dataout_block_mmux_shift_bit_outi_8 ( .i1( left_hi_if_dataout_block_shift_data_1__0 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_8_adr3 ), .i3( left_hi_if_dataout_block_shift_data_0__0 ), .o( left_hi_if_dataout_block_mmux_shift_bit_outi_8_13303 ) ) ;
x_lut4_0xccff left_hi_if_datain_block_i2cs_wrqq_not00011 ( .i1( left_hi_if_datain_block_i2cs_wrq_7896 ), .i3( left_hi_if_datain_block_i2c_sdaint_7895 ), .o( left_hi_if_datain_block_i2cs_wrqq_not0001 ) ) ;
x_buf  left_hi_if_datain_block_i2cs_wrqq_not0001_f5used ( .i(left_hi_if_datain_block_i2cs_wrqq_not0001_f5mux_13345), .o(left_hi_if_dataout_block_mmux_p4_a_bn5_f6_f5_i1) );
x_mux2  left_hi_if_datain_block_i2cs_wrqq_not0001_f5mux ( .ia(left_hi_if_dataout_block_mmux_p4_a_bn5), .ib(left_hi_if_datain_block_i2cs_wrqq_not0001), .sel(left_hi_if_datain_block_i2cs_wrqq_not0001_bxinv_13336), .o(left_hi_if_datain_block_i2cs_wrqq_not0001_f5mux_13345) );
x_buf  left_hi_if_datain_block_i2cs_wrqq_not0001_bxinv ( .i(1'b0), .o(left_hi_if_datain_block_i2cs_wrqq_not0001_bxinv_13336) );
x_buf  left_hi_if_datain_block_i2cs_wrqq_not0001_yused ( .i(left_hi_if_datain_block_i2cs_wrqq_not0001_f6mux_13334), .o(left_hi_if_dataout_block_p4_a_bn) );
x_mux2  left_hi_if_datain_block_i2cs_wrqq_not0001_f6mux ( .ia(left_hi_if_dataout_block_mmux_p4_a_bn5_f5), .ib(left_hi_if_dataout_block_mmux_p4_a_bn5_f6_f5_i1), .sel(left_hi_if_datain_block_i2cs_wrqq_not0001_byinv_13327), .o(left_hi_if_datain_block_i2cs_wrqq_not0001_f6mux_13334) );
x_buf  left_hi_if_datain_block_i2cs_wrqq_not0001_byinv ( .i(left_hi_if_dataout_block_hidsc_2_), .o(left_hi_if_datain_block_i2cs_wrqq_not0001_byinv_13327) );
x_lut4_0xfdec left_hi_if_dataout_block_mmux_p4_a_bn51 ( .i0( left_hi_if_dataout_block_hidsc_0_ ), .i1( left_hi_if_dataout_block_hidsc_1_ ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mmux_p4_a_bn51_adr3 ), .i3( left_hi_if_datain_block_i2c_sdaint_7895 ), .o( left_hi_if_dataout_block_mmux_p4_a_bn5 ) ) ;
x_buf  left_hi_if_dataout_block_mmux_p4_a_bn5_f5_f5used ( .i(left_hi_if_dataout_block_mmux_p4_a_bn5_f5_f5mux_13370), .o(left_hi_if_dataout_block_mmux_p4_a_bn5_f5) );
x_mux2  left_hi_if_dataout_block_mmux_p4_a_bn5_f5_f5mux ( .ia(left_hi_if_dataout_block_mmux_p4_a_bn52_13360), .ib(left_hi_if_dataout_block_mmux_p4_a_bn51_13368), .sel(left_hi_if_dataout_block_mmux_p4_a_bn5_f5_bxinv_13362), .o(left_hi_if_dataout_block_mmux_p4_a_bn5_f5_f5mux_13370) );
x_buf  left_hi_if_dataout_block_mmux_p4_a_bn5_f5_bxinv ( .i(left_hi_if_dataout_block_hidsc_1_), .o(left_hi_if_dataout_block_mmux_p4_a_bn5_f5_bxinv_13362) );
x_buf  right_hi_if_datain_block_i2cs_wrqq_not0001_f5used ( .i(right_hi_if_datain_block_i2cs_wrqq_not0001_f5mux_13402), .o(right_hi_if_dataout_block_mmux_p4_a_bn5_f6_f5_i1) );
x_mux2  right_hi_if_datain_block_i2cs_wrqq_not0001_f5mux ( .ia(right_hi_if_dataout_block_mmux_p4_a_bn5), .ib(right_hi_if_datain_block_i2cs_wrqq_not0001), .sel(right_hi_if_datain_block_i2cs_wrqq_not0001_bxinv_13393), .o(right_hi_if_datain_block_i2cs_wrqq_not0001_f5mux_13402) );
x_buf  right_hi_if_datain_block_i2cs_wrqq_not0001_bxinv ( .i(1'b0), .o(right_hi_if_datain_block_i2cs_wrqq_not0001_bxinv_13393) );
x_buf  right_hi_if_datain_block_i2cs_wrqq_not0001_yused ( .i(right_hi_if_datain_block_i2cs_wrqq_not0001_f6mux_13391), .o(right_hi_if_dataout_block_p4_a_bn) );
x_mux2  right_hi_if_datain_block_i2cs_wrqq_not0001_f6mux ( .ia(right_hi_if_dataout_block_mmux_p4_a_bn5_f5), .ib(right_hi_if_dataout_block_mmux_p4_a_bn5_f6_f5_i1), .sel(right_hi_if_datain_block_i2cs_wrqq_not0001_byinv_13384), .o(right_hi_if_datain_block_i2cs_wrqq_not0001_f6mux_13391) );
x_buf  right_hi_if_datain_block_i2cs_wrqq_not0001_byinv ( .i(right_hi_if_dataout_block_hidsc_2_), .o(right_hi_if_datain_block_i2cs_wrqq_not0001_byinv_13384) );
x_buf  right_hi_if_dataout_block_mmux_p4_a_bn5_f5_f5used ( .i(right_hi_if_dataout_block_mmux_p4_a_bn5_f5_f5mux_13427), .o(right_hi_if_dataout_block_mmux_p4_a_bn5_f5) );
x_mux2  right_hi_if_dataout_block_mmux_p4_a_bn5_f5_f5mux ( .ia(right_hi_if_dataout_block_mmux_p4_a_bn52_13417), .ib(right_hi_if_dataout_block_mmux_p4_a_bn51_13425), .sel(right_hi_if_dataout_block_mmux_p4_a_bn5_f5_bxinv_13419), .o(right_hi_if_dataout_block_mmux_p4_a_bn5_f5_f5mux_13427) );
x_buf  right_hi_if_dataout_block_mmux_p4_a_bn5_f5_bxinv ( .i(right_hi_if_dataout_block_hidsc_1_), .o(right_hi_if_dataout_block_mmux_p4_a_bn5_f5_bxinv_13419) );
x_bufgmux  inp_pin3_l_ibuf_bufg ( .i0(inp_pin3_l_ibuf_bufg_i0_inv), .i1(gnd), .s(inp_pin3_l_ibuf_bufg_s_invnot), .o(inp_pin3_l_ibuf_7982) );
x_inv  inp_pin3_l_ibuf_bufg_sinv ( .i(1'b1), .o(inp_pin3_l_ibuf_bufg_s_invnot) );
x_buf  inp_pin3_l_ibuf_bufg_i0_used ( .i(inp_pin3_l_ibuf1), .o(inp_pin3_l_ibuf_bufg_i0_inv) );
x_bufgmux  inp_pin4_l_ibuf_bufg ( .i0(inp_pin4_l_ibuf_bufg_i0_inv), .i1(gnd), .s(inp_pin4_l_ibuf_bufg_s_invnot), .o(inp_pin4_l_ibuf_7983) );
x_inv  inp_pin4_l_ibuf_bufg_sinv ( .i(1'b1), .o(inp_pin4_l_ibuf_bufg_s_invnot) );
x_buf  inp_pin4_l_ibuf_bufg_i0_used ( .i(inp_pin4_l_ibuf1), .o(inp_pin4_l_ibuf_bufg_i0_inv) );
x_bufgmux  clk_in_ibuf_bufg ( .i0(clk_in_ibuf_bufg_i0_inv), .i1(gnd), .s(clk_in_ibuf_bufg_s_invnot), .o(clk_in_ibuf_7548) );
x_inv  clk_in_ibuf_bufg_sinv ( .i(1'b1), .o(clk_in_ibuf_bufg_s_invnot) );
x_buf  clk_in_ibuf_bufg_i0_used ( .i(clk_in_ibuf1), .o(clk_in_ibuf_bufg_i0_inv) );
x_bufgmux  inp_pin3_r_ibuf_bufg ( .i0(inp_pin3_r_ibuf_bufg_i0_inv), .i1(gnd), .s(inp_pin3_r_ibuf_bufg_s_invnot), .o(inp_pin3_r_ibuf_7984) );
x_inv  inp_pin3_r_ibuf_bufg_sinv ( .i(1'b1), .o(inp_pin3_r_ibuf_bufg_s_invnot) );
x_buf  inp_pin3_r_ibuf_bufg_i0_used ( .i(inp_pin3_r_ibuf1), .o(inp_pin3_r_ibuf_bufg_i0_inv) );
x_bufgmux  inp_pin4_r_ibuf_bufg ( .i0(inp_pin4_r_ibuf_bufg_i0_inv), .i1(gnd), .s(inp_pin4_r_ibuf_bufg_s_invnot), .o(inp_pin4_r_ibuf_7985) );
x_inv  inp_pin4_r_ibuf_bufg_sinv ( .i(1'b1), .o(inp_pin4_r_ibuf_bufg_s_invnot) );
x_buf  inp_pin4_r_ibuf_bufg_i0_used ( .i(inp_pin4_r_ibuf1), .o(inp_pin4_r_ibuf_bufg_i0_inv) );
x_bufgmux  wrn_bufgp_bufg ( .i0(wrn_bufgp_bufg_i0_inv), .i1(gnd), .s(wrn_bufgp_bufg_s_invnot), .o(wrn_bufgp) );
x_inv  wrn_bufgp_bufg_sinv ( .i(1'b1), .o(wrn_bufgp_bufg_s_invnot) );
x_buf  wrn_bufgp_bufg_i0_used ( .i(wrn_inbuf), .o(wrn_bufgp_bufg_i0_inv) );
x_buf left_hi_if_timer_block_timing_val_0__xused (.i ( left_hi_if_timer_block_timing_val_0__f5mux_14539 ), .o ( \FlexBus_left_hi_if_timer_block_timing_val[0] ) );
x_mux2  left_hi_if_timer_block_timing_val_0__f5mux ( .ia(n156), .ib(n157), .sel(left_hi_if_timer_block_timing_val_0__bxinv_14531), .o(left_hi_if_timer_block_timing_val_0__f5mux_14539) );
x_buf  left_hi_if_timer_block_timing_val_0__bxinv ( .i(left_hi_if_timer_block_shift_an_b_7986), .o(left_hi_if_timer_block_timing_val_0__bxinv_14531) );
x_buf right_hi_if_timer_block_timing_val_0__xused (.i ( right_hi_if_timer_block_timing_val_0__f5mux_14564 ), .o ( \FlexBus_right_hi_if_timer_block_timing_val[0] ) );
x_mux2  right_hi_if_timer_block_timing_val_0__f5mux ( .ia(n140), .ib(n141), .sel(right_hi_if_timer_block_timing_val_0__bxinv_14556), .o(right_hi_if_timer_block_timing_val_0__f5mux_14564) );
x_buf  right_hi_if_timer_block_timing_val_0__bxinv ( .i(right_hi_if_timer_block_shift_an_b_7989), .o(right_hi_if_timer_block_timing_val_0__bxinv_14556) );
x_buf left_hi_if_timer_block_timing_val_1__xused (.i ( left_hi_if_timer_block_timing_val_1__f5mux_14589 ), .o ( \FlexBus_left_hi_if_timer_block_timing_val[1] ) );
x_mux2  left_hi_if_timer_block_timing_val_1__f5mux ( .ia(n154), .ib(n155), .sel(left_hi_if_timer_block_timing_val_1__bxinv_14581), .o(left_hi_if_timer_block_timing_val_1__f5mux_14589) );
x_buf  left_hi_if_timer_block_timing_val_1__bxinv ( .i(left_hi_if_timer_block_shift_an_b_7986), .o(left_hi_if_timer_block_timing_val_1__bxinv_14581) );
x_buf right_hi_if_timer_block_timing_val_1__xused (.i ( right_hi_if_timer_block_timing_val_1__f5mux_14614 ), .o ( \FlexBus_right_hi_if_timer_block_timing_val[1] ) );
x_mux2  right_hi_if_timer_block_timing_val_1__f5mux ( .ia(n138), .ib(n139), .sel(right_hi_if_timer_block_timing_val_1__bxinv_14606), .o(right_hi_if_timer_block_timing_val_1__f5mux_14614) );
x_buf  right_hi_if_timer_block_timing_val_1__bxinv ( .i(right_hi_if_timer_block_shift_an_b_7989), .o(right_hi_if_timer_block_timing_val_1__bxinv_14606) );
x_lut4_0xbb88 left_hi_if_timer_block_timing_val_2_28_g ( .i0( left_hi_if_timer_block_n15_0 ), .i1( nlwbuffersignal_left_hi_if_timer_block_timing_val_2_28_g_adr2 ), .i3( left_hi_if_timer_block_n13_0 ), .o( n153 ) ) ;
x_buf left_hi_if_timer_block_timing_val_2__xused (.i ( left_hi_if_timer_block_timing_val_2__f5mux_14639 ), .o ( \FlexBus_left_hi_if_timer_block_timing_val[2] ) );
x_mux2  left_hi_if_timer_block_timing_val_2__f5mux ( .ia(n152), .ib(n153), .sel(left_hi_if_timer_block_timing_val_2__bxinv_14631), .o(left_hi_if_timer_block_timing_val_2__f5mux_14639) );
x_buf  left_hi_if_timer_block_timing_val_2__bxinv ( .i(left_hi_if_timer_block_shift_an_b_7986), .o(left_hi_if_timer_block_timing_val_2__bxinv_14631) );
x_lut4_0xee22 left_hi_if_timer_block_timing_val_2_28_f ( .i0( left_hi_if_timer_block_n47_0 ), .i1( nlwbuffersignal_left_hi_if_timer_block_timing_val_2_28_f_adr2 ), .i3( left_hi_if_timer_block_n49_0 ), .o( n152 ) ) ;
x_lut4_0xfc0c right_hi_if_timer_block_timing_val_2_28_g ( .i1( right_hi_if_timer_block_n13_0 ), .i2( nlwbuffersignal_right_hi_if_timer_block_timing_val_2_28_g_adr3 ), .i3( right_hi_if_timer_block_n15_0 ), .o( n137 ) ) ;
x_buf right_hi_if_timer_block_timing_val_2__xused (.i ( right_hi_if_timer_block_timing_val_2__f5mux_14664 ), .o ( \FlexBus_right_hi_if_timer_block_timing_val[2] ) );
x_mux2  right_hi_if_timer_block_timing_val_2__f5mux ( .ia(n136), .ib(n137), .sel(right_hi_if_timer_block_timing_val_2__bxinv_14656), .o(right_hi_if_timer_block_timing_val_2__f5mux_14664) );
x_buf  right_hi_if_timer_block_timing_val_2__bxinv ( .i(right_hi_if_timer_block_shift_an_b_7989), .o(right_hi_if_timer_block_timing_val_2__bxinv_14656) );
x_lut4_0xfc0c right_hi_if_timer_block_timing_val_2_28_f ( .i1( right_hi_if_timer_block_n47_0 ), .i2( nlwbuffersignal_right_hi_if_timer_block_timing_val_2_28_f_adr3 ), .i3( right_hi_if_timer_block_n49_0 ), .o( n136 ) ) ;
x_lut4_0xb8b8 left_hi_if_timer_block_timing_val_3_28_g ( .i0( nlwbuffersignal_left_hi_if_timer_block_timing_val_3_28_g_adr1 ), .i1( nlwbuffersignal_left_hi_if_timer_block_timing_val_3_28_g_adr2 ), .i2( left_hi_if_timer_block_n17_0 ), .o( n151 ) ) ;
x_buf left_hi_if_timer_block_timing_val_3__xused (.i ( left_hi_if_timer_block_timing_val_3__f5mux_14689 ), .o ( \FlexBus_left_hi_if_timer_block_timing_val[3] ) );
x_mux2  left_hi_if_timer_block_timing_val_3__f5mux ( .ia(n150), .ib(n151), .sel(left_hi_if_timer_block_timing_val_3__bxinv_14681), .o(left_hi_if_timer_block_timing_val_3__f5mux_14689) );
x_buf  left_hi_if_timer_block_timing_val_3__bxinv ( .i(left_hi_if_timer_block_shift_an_b_7986), .o(left_hi_if_timer_block_timing_val_3__bxinv_14681) );
x_lut4_0xbb88 left_hi_if_timer_block_timing_val_3_28_f ( .i0( left_hi_if_timer_block_n53_0 ), .i1( nlwbuffersignal_left_hi_if_timer_block_timing_val_3_28_f_adr2 ), .i3( left_hi_if_timer_block_n51_0 ), .o( n150 ) ) ;
x_lut4_0xee22 right_hi_if_timer_block_timing_val_3_28_g ( .i0( right_hi_if_timer_block_n17_0 ), .i1( nlwbuffersignal_right_hi_if_timer_block_timing_val_3_28_g_adr2 ), .i3( right_hi_if_timer_block_n19_0 ), .o( n135 ) ) ;
x_buf right_hi_if_timer_block_timing_val_3__xused (.i ( right_hi_if_timer_block_timing_val_3__f5mux_14714 ), .o ( \FlexBus_right_hi_if_timer_block_timing_val[3] ) );
x_mux2  right_hi_if_timer_block_timing_val_3__f5mux ( .ia(n134), .ib(n135), .sel(right_hi_if_timer_block_timing_val_3__bxinv_14706), .o(right_hi_if_timer_block_timing_val_3__f5mux_14714) );
x_buf  right_hi_if_timer_block_timing_val_3__bxinv ( .i(right_hi_if_timer_block_shift_an_b_7989), .o(right_hi_if_timer_block_timing_val_3__bxinv_14706) );
x_lut4_0xfc30 right_hi_if_timer_block_timing_val_3_28_f ( .i1( nlwbuffersignal_right_hi_if_timer_block_timing_val_3_28_f_adr2 ), .i2( right_hi_if_timer_block_n51_0 ), .i3( right_hi_if_timer_block_n53_0 ), .o( n134 ) ) ;
x_lut4_0xf3c0 left_hi_if_timer_block_timing_val_4_28_g ( .i1( nlwbuffersignal_left_hi_if_timer_block_timing_val_4_28_g_adr2 ), .i2( left_hi_if_timer_block_n23_0 ), .i3( left_hi_if_timer_block_n21_0 ), .o( n149 ) ) ;
x_buf left_hi_if_timer_block_timing_val_4__xused (.i ( left_hi_if_timer_block_timing_val_4__f5mux_14739 ), .o ( \FlexBus_left_hi_if_timer_block_timing_val[4] ) );
x_mux2  left_hi_if_timer_block_timing_val_4__f5mux ( .ia(n148), .ib(n149), .sel(left_hi_if_timer_block_timing_val_4__bxinv_14731), .o(left_hi_if_timer_block_timing_val_4__f5mux_14739) );
x_buf  left_hi_if_timer_block_timing_val_4__bxinv ( .i(left_hi_if_timer_block_shift_an_b_7986), .o(left_hi_if_timer_block_timing_val_4__bxinv_14731) );
x_lut4_0xfc30 left_hi_if_timer_block_timing_val_4_28_f ( .i1( nlwbuffersignal_left_hi_if_timer_block_timing_val_4_28_f_adr2 ), .i2( left_hi_if_timer_block_n55_0 ), .i3( left_hi_if_timer_block_n57_0 ), .o( n148 ) ) ;
x_lut4_0xccaa right_hi_if_timer_block_timing_val_4_28_g ( .i0( right_hi_if_timer_block_n21_0 ), .i1( right_hi_if_timer_block_n23_0 ), .i3( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o( n133 ) ) ;
x_buf right_hi_if_timer_block_timing_val_4__xused (.i ( right_hi_if_timer_block_timing_val_4__f5mux_14764 ), .o ( \FlexBus_right_hi_if_timer_block_timing_val[4] ) );
x_mux2  right_hi_if_timer_block_timing_val_4__f5mux ( .ia(n132), .ib(n133), .sel(right_hi_if_timer_block_timing_val_4__bxinv_14756), .o(right_hi_if_timer_block_timing_val_4__f5mux_14764) );
x_buf  right_hi_if_timer_block_timing_val_4__bxinv ( .i(right_hi_if_timer_block_shift_an_b_7989), .o(right_hi_if_timer_block_timing_val_4__bxinv_14756) );
x_lut4_0xccf0 right_hi_if_timer_block_timing_val_4_28_f ( .i1( right_hi_if_timer_block_n57_0 ), .i2( nlwbuffersignal_right_hi_if_timer_block_timing_val_4_28_f_adr3 ), .i3( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o( n132 ) ) ;
x_lut4_0xacac left_hi_if_timer_block_timing_val_5_28_g ( .i0( left_hi_if_timer_block_n27_0 ), .i1( left_hi_if_timer_block_n25_0 ), .i2( nlwbuffersignal_left_hi_if_timer_block_timing_val_5_28_g_adr3 ), .o( n147 ) ) ;
x_buf left_hi_if_timer_block_timing_val_5__xused (.i ( left_hi_if_timer_block_timing_val_5__f5mux_14789 ), .o ( \FlexBus_left_hi_if_timer_block_timing_val[5] ) );
x_mux2  left_hi_if_timer_block_timing_val_5__f5mux ( .ia(n146), .ib(n147), .sel(left_hi_if_timer_block_timing_val_5__bxinv_14781), .o(left_hi_if_timer_block_timing_val_5__f5mux_14789) );
x_buf  left_hi_if_timer_block_timing_val_5__bxinv ( .i(left_hi_if_timer_block_shift_an_b_7986), .o(left_hi_if_timer_block_timing_val_5__bxinv_14781) );
x_lut4_0xcaca left_hi_if_timer_block_timing_val_5_28_f ( .i0( left_hi_if_timer_block_n59_0 ), .i1( left_hi_if_timer_block_n61_0 ), .i2( nlwbuffersignal_left_hi_if_timer_block_timing_val_5_28_f_adr3 ), .o( n146 ) ) ;
x_lut4_0xafa0 right_hi_if_timer_block_timing_val_5_28_g ( .i0( right_hi_if_timer_block_n27_0 ), .i2( nlwbuffersignal_right_hi_if_timer_block_timing_val_5_28_g_adr3 ), .i3( right_hi_if_timer_block_n25_0 ), .o( n131 ) ) ;
x_buf right_hi_if_timer_block_timing_val_5__xused (.i ( right_hi_if_timer_block_timing_val_5__f5mux_14814 ), .o ( \FlexBus_right_hi_if_timer_block_timing_val[5] ) );
x_mux2  right_hi_if_timer_block_timing_val_5__f5mux ( .ia(n130), .ib(n131), .sel(right_hi_if_timer_block_timing_val_5__bxinv_14806), .o(right_hi_if_timer_block_timing_val_5__f5mux_14814) );
x_buf  right_hi_if_timer_block_timing_val_5__bxinv ( .i(right_hi_if_timer_block_shift_an_b_7989), .o(right_hi_if_timer_block_timing_val_5__bxinv_14806) );
x_lut4_0xcaca right_hi_if_timer_block_timing_val_5_28_f ( .i0( right_hi_if_timer_block_n59_0 ), .i1( right_hi_if_timer_block_n61_0 ), .i2( nlwbuffersignal_right_hi_if_timer_block_timing_val_5_28_f_adr3 ), .o( n130 ) ) ;
x_lut4_0xfff8 control_logic_data_mux0000_0_1101 ( .i0( nlwbuffersignal_control_logic_data_mux0000_0_1101_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_0_1101_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_0_1101_adr3 ), .i3( control_logic_data_mux0000_0_4_0 ), .o( control_logic_data_mux0000_0_110 ) ) ;
x_mux2  data_0_iobuf_f5mux ( .ia(control_logic_data_mux0000_0_1101_14830), .ib(control_logic_data_mux0000_0_110), .sel(data_0_iobuf_bxinv_14832), .o(data_0_iobuf_f5mux_14839) );
x_buf  data_0_iobuf_bxinv ( .i(n221_0), .o(data_0_iobuf_bxinv_14832) );
x_lut4_0xff88 control_logic_data_mux0000_0_1102 ( .i0( nlwbuffersignal_control_logic_data_mux0000_0_1102_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_0_1102_adr2 ), .i3( nlwbuffersignal_control_logic_data_mux0000_0_1102_adr4 ), .o( control_logic_data_mux0000_0_1101_14830 ) ) ;
x_lut4_0xafa0 left_hi_if_timer_block_timing_val_6_28_g ( .i0( left_hi_if_timer_block_n31_0 ), .i2( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .i3( left_hi_if_timer_block_n29_0 ), .o( n145 ) ) ;
x_buf left_hi_if_timer_block_timing_val_6__xused (.i ( left_hi_if_timer_block_timing_val_6__f5mux_14864 ), .o ( \FlexBus_left_hi_if_timer_block_timing_val[6] ) );
x_mux2  left_hi_if_timer_block_timing_val_6__f5mux ( .ia(n144), .ib(n145), .sel(left_hi_if_timer_block_timing_val_6__bxinv_14856), .o(left_hi_if_timer_block_timing_val_6__f5mux_14864) );
x_buf  left_hi_if_timer_block_timing_val_6__bxinv ( .i(left_hi_if_timer_block_shift_an_b_7986), .o(left_hi_if_timer_block_timing_val_6__bxinv_14856) );
x_lut4_0xfa0a left_hi_if_timer_block_timing_val_6_28_f ( .i0( left_hi_if_timer_block_n63_0 ), .i2( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .i3( left_hi_if_timer_block_n65_0 ), .o( n144 ) ) ;
x_lut4_0xb8b8 right_hi_if_timer_block_timing_val_6_28_g ( .i0( right_hi_if_timer_block_n31_0 ), .i1( nlwbuffersignal_right_hi_if_timer_block_timing_val_6_28_g_adr2 ), .i2( right_hi_if_timer_block_n29_0 ), .o( n129 ) ) ;
x_buf right_hi_if_timer_block_timing_val_6__xused (.i ( right_hi_if_timer_block_timing_val_6__f5mux_14889 ), .o ( \FlexBus_right_hi_if_timer_block_timing_val[6] ) );
x_mux2  right_hi_if_timer_block_timing_val_6__f5mux ( .ia(n128), .ib(n129), .sel(right_hi_if_timer_block_timing_val_6__bxinv_14881), .o(right_hi_if_timer_block_timing_val_6__f5mux_14889) );
x_buf  right_hi_if_timer_block_timing_val_6__bxinv ( .i(right_hi_if_timer_block_shift_an_b_7989), .o(right_hi_if_timer_block_timing_val_6__bxinv_14881) );
x_lut4_0xfa50 right_hi_if_timer_block_timing_val_6_28_f ( .i0( nlwbuffersignal_right_hi_if_timer_block_timing_val_6_28_f_adr1 ), .i2( right_hi_if_timer_block_n63_0 ), .i3( right_hi_if_timer_block_n65_0 ), .o( n128 ) ) ;
x_lut4_0xfa0a left_hi_if_timer_block_timing_val_7_28_g ( .i0( left_hi_if_timer_block_n33_0 ), .i2( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .i3( left_hi_if_timer_block_n35_0 ), .o( n143 ) ) ;
x_buf left_hi_if_timer_block_timing_val_7__xused (.i ( left_hi_if_timer_block_timing_val_7__f5mux_14914 ), .o ( \FlexBus_left_hi_if_timer_block_timing_val[7] ) );
x_mux2  left_hi_if_timer_block_timing_val_7__f5mux ( .ia(n142), .ib(n143), .sel(left_hi_if_timer_block_timing_val_7__bxinv_14906), .o(left_hi_if_timer_block_timing_val_7__f5mux_14914) );
x_buf  left_hi_if_timer_block_timing_val_7__bxinv ( .i(left_hi_if_timer_block_shift_an_b_7986), .o(left_hi_if_timer_block_timing_val_7__bxinv_14906) );
x_lut4_0xafa0 left_hi_if_timer_block_timing_val_7_28_f ( .i0( left_hi_if_timer_block_n69_0 ), .i2( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .i3( left_hi_if_timer_block_n67_0 ), .o( n142 ) ) ;
x_lut4_0xafa0 right_hi_if_timer_block_timing_val_7_28_g ( .i0( right_hi_if_timer_block_n35_0 ), .i2( nlwbuffersignal_right_hi_if_timer_block_timing_val_7_28_g_adr3 ), .i3( right_hi_if_timer_block_n33_0 ), .o( n127 ) ) ;
x_buf right_hi_if_timer_block_timing_val_7__xused (.i ( right_hi_if_timer_block_timing_val_7__f5mux_14939 ), .o ( \FlexBus_right_hi_if_timer_block_timing_val[7] ) );
x_mux2  right_hi_if_timer_block_timing_val_7__f5mux ( .ia(n126), .ib(n127), .sel(right_hi_if_timer_block_timing_val_7__bxinv_14931), .o(right_hi_if_timer_block_timing_val_7__f5mux_14939) );
x_buf  right_hi_if_timer_block_timing_val_7__bxinv ( .i(right_hi_if_timer_block_shift_an_b_7989), .o(right_hi_if_timer_block_timing_val_7__bxinv_14931) );
x_lut4_0xfc0c right_hi_if_timer_block_timing_val_7_28_f ( .i1( nlwbuffersignal_right_hi_if_timer_block_timing_val_7_28_f_adr2 ), .i2( nlwbuffersignal_right_hi_if_timer_block_timing_val_7_28_f_adr3 ), .i3( right_hi_if_timer_block_n69_0 ), .o( n126 ) ) ;
x_buf  left_hi_if_dataout_block_fifo_intr_ffx_rstor ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_intr_ffx_rst) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_intr (  .i(left_hi_if_dataout_block_fifo_intr_dxmux_14972), .ce(left_hi_if_dataout_block_fifo_intr_ceinv_14950), .clk(left_hi_if_dataout_block_fifo_intr_clkinv_14951), .rst(left_hi_if_dataout_block_fifo_intr_ffx_rst), .o(left_hi_if_dataout_block_fifo_intr_8052) );
x_lut4_0x0001 left_hi_if_dataout_block_fifo_intr_mux00011 ( .i0( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[1] ), .i1( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[2] ), .i2( nlwbuffersignal_left_hi_if_dataout_block_fifo_intr_mux00011_adr3 ), .i3( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .o( left_hi_if_dataout_block_fifo_intr_mux00011_14968 ) ) ;
x_buf  left_hi_if_dataout_block_fifo_intr_dxmux ( .i(left_hi_if_dataout_block_fifo_intr_f5mux_14970), .o(left_hi_if_dataout_block_fifo_intr_dxmux_14972) );
x_mux2  left_hi_if_dataout_block_fifo_intr_f5mux ( .ia(left_hi_if_dataout_block_fifo_intr_g), .ib(left_hi_if_dataout_block_fifo_intr_mux00011_14968), .sel(left_hi_if_dataout_block_fifo_intr_bxinv_14963), .o(left_hi_if_dataout_block_fifo_intr_f5mux_14970) );
x_buf left_hi_if_dataout_block_fifo_intr_bxinv (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[3] ), .o ( left_hi_if_dataout_block_fifo_intr_bxinv_14963 ) );
x_buf  left_hi_if_dataout_block_fifo_intr_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_fifo_intr_clkinv_14951) );
x_buf  left_hi_if_dataout_block_fifo_intr_ceinv ( .i(left_hi_if_dataout_block_fifo_intr_not0001_0), .o(left_hi_if_dataout_block_fifo_intr_ceinv_14950) );
x_buf  right_hi_if_dataout_block_fifo_intr_ffx_rstor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_intr_ffx_rst) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_intr (  .i(right_hi_if_dataout_block_fifo_intr_dxmux_15011), .ce(right_hi_if_dataout_block_fifo_intr_ceinv_14989), .clk(right_hi_if_dataout_block_fifo_intr_clkinv_14990), .rst(right_hi_if_dataout_block_fifo_intr_ffx_rst), .o(right_hi_if_dataout_block_fifo_intr_8055) );
x_lut4_0x0001 right_hi_if_dataout_block_fifo_intr_mux00011 ( .i0( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[1] ), .i1( nlwbuffersignal_right_hi_if_dataout_block_fifo_intr_mux00011_adr2 ), .i2( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .i3( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[2] ), .o( right_hi_if_dataout_block_fifo_intr_mux00011_15007 ) ) ;
x_buf  right_hi_if_dataout_block_fifo_intr_dxmux ( .i(right_hi_if_dataout_block_fifo_intr_f5mux_15009), .o(right_hi_if_dataout_block_fifo_intr_dxmux_15011) );
x_mux2  right_hi_if_dataout_block_fifo_intr_f5mux ( .ia(right_hi_if_dataout_block_fifo_intr_g), .ib(right_hi_if_dataout_block_fifo_intr_mux00011_15007), .sel(right_hi_if_dataout_block_fifo_intr_bxinv_15002), .o(right_hi_if_dataout_block_fifo_intr_f5mux_15009) );
x_buf right_hi_if_dataout_block_fifo_intr_bxinv (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[3] ), .o ( right_hi_if_dataout_block_fifo_intr_bxinv_15002 ) );
x_buf  right_hi_if_dataout_block_fifo_intr_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_fifo_intr_clkinv_14990) );
x_buf  right_hi_if_dataout_block_fifo_intr_ceinv ( .i(right_hi_if_dataout_block_fifo_intr_not0001_0), .o(right_hi_if_dataout_block_fifo_intr_ceinv_14989) );
x_buf  n214_xused ( .i(n214_f5mux_15042), .o(n214) );
x_mux2  n214_f5mux ( .ia(control_logic_data_mux0000_0_33_sw01_15033), .ib(control_logic_data_mux0000_0_33_sw0), .sel(n214_bxinv_15035), .o(n214_f5mux_15042) );
x_buf  n214_bxinv ( .i(left_hi_if_timer_block_hitcr_int_0_), .o(n214_bxinv_15035) );
x_buf  n212_xused ( .i(n212_f5mux_15067), .o(n212) );
x_mux2  n212_f5mux ( .ia(control_logic_data_mux0000_1_33_sw01_15058), .ib(control_logic_data_mux0000_1_33_sw0), .sel(n212_bxinv_15060), .o(n212_f5mux_15067) );
x_buf  n212_bxinv ( .i(left_hi_if_timer_block_hitcr_int_1_), .o(n212_bxinv_15060) );
x_buf  n210_xused ( .i(n210_f5mux_15092), .o(n210) );
x_mux2  n210_f5mux ( .ia(control_logic_data_mux0000_2_33_sw01_15083), .ib(control_logic_data_mux0000_2_33_sw0), .sel(n210_bxinv_15085), .o(n210_f5mux_15092) );
x_buf  n210_bxinv ( .i(left_hi_if_timer_block_hitcr_int_2_), .o(n210_bxinv_15085) );
x_buf  n208_xused ( .i(n208_f5mux_15117), .o(n208) );
x_mux2  n208_f5mux ( .ia(control_logic_data_mux0000_3_33_sw01_15108), .ib(control_logic_data_mux0000_3_33_sw0), .sel(n208_bxinv_15110), .o(n208_f5mux_15117) );
x_buf  n208_bxinv ( .i(left_hi_if_timer_block_hitcr_int_3_), .o(n208_bxinv_15110) );
x_buf  n206_xused ( .i(n206_f5mux_15142), .o(n206) );
x_mux2  n206_f5mux ( .ia(control_logic_data_mux0000_4_33_sw01_15133), .ib(control_logic_data_mux0000_4_33_sw0), .sel(n206_bxinv_15135), .o(n206_f5mux_15142) );
x_buf  n206_bxinv ( .i(left_hi_if_timer_block_hitcr_int_4_), .o(n206_bxinv_15135) );
x_buf  n204_xused ( .i(n204_f5mux_15167), .o(n204) );
x_mux2  n204_f5mux ( .ia(control_logic_data_mux0000_5_33_sw01_15158), .ib(control_logic_data_mux0000_5_33_sw0), .sel(n204_bxinv_15160), .o(n204_f5mux_15167) );
x_buf  n204_bxinv ( .i(left_hi_if_timer_block_hitcr_int_5_), .o(n204_bxinv_15160) );
x_mux2  data_1_iobuf_f5mux ( .ia(control_logic_data_mux0000_1_1101_15183), .ib(control_logic_data_mux0000_1_110), .sel(data_1_iobuf_bxinv_15185), .o(data_1_iobuf_f5mux_15192) );
x_buf  data_1_iobuf_bxinv ( .i(n221_0), .o(data_1_iobuf_bxinv_15185) );
x_buf  n202_xused ( .i(n202_f5mux_15217), .o(n202) );
x_mux2  n202_f5mux ( .ia(control_logic_data_mux0000_6_33_sw01_15208), .ib(control_logic_data_mux0000_6_33_sw0), .sel(n202_bxinv_15210), .o(n202_f5mux_15217) );
x_buf  n202_bxinv ( .i(left_hi_if_timer_block_hitcr_int_6_), .o(n202_bxinv_15210) );
x_buf  n200_xused ( .i(n200_f5mux_15242), .o(n200) );
x_mux2  n200_f5mux ( .ia(control_logic_data_mux0000_7_33_sw01_15233), .ib(control_logic_data_mux0000_7_33_sw0), .sel(n200_bxinv_15235), .o(n200_f5mux_15242) );
x_buf  n200_bxinv ( .i(left_hi_if_timer_block_hitcr_int_7_), .o(n200_bxinv_15235) );
x_buf  left_hi_if_dataout_block_fifo_wa_3__dxmux ( .i(left_hi_if_dataout_block_fifo_wa_3__f5mux_15273), .o(left_hi_if_dataout_block_fifo_wa_3__dxmux_15275) );
x_mux2  left_hi_if_dataout_block_fifo_wa_3__f5mux ( .ia(left_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_15264), .ib(left_hi_if_dataout_block_mcount_fifo_wa_xor_3_1), .sel(left_hi_if_dataout_block_fifo_wa_3__bxinv_15266), .o(left_hi_if_dataout_block_fifo_wa_3__f5mux_15273) );
x_buf left_hi_if_dataout_block_fifo_wa_3__bxinv (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( left_hi_if_dataout_block_fifo_wa_3__bxinv_15266 ) );
x_buf  left_hi_if_dataout_block_fifo_wa_3__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_fifo_wa_3__clkinv_15258) );
x_buf  left_hi_if_dataout_block_fifo_wa_3__ceinv ( .i(left_hi_if_dataout_block_fifo_wa_not0001_0), .o(left_hi_if_dataout_block_fifo_wa_3__ceinv_15257) );
x_lut4_0x1555 right_hi_if_dataout_block_mcount_fifo_wa_xor_3_11 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr2 ), .i2( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .i3( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr4 ), .o( right_hi_if_dataout_block_mcount_fifo_wa_xor_3_1 ) ) ;
x_lut4_0x4000 right_hi_if_dataout_block_mcount_fifo_wa_xor_3_12 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr2 ), .i2( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .i3( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr4 ), .o( right_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_15303 ) ) ;
x_buf  right_hi_if_dataout_block_fifo_wa_3__ffx_rstor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_wa_3__ffx_rst) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_wa_3 (  .i ( right_hi_if_dataout_block_fifo_wa_3__dxmux_15314 ), .ce ( right_hi_if_dataout_block_fifo_wa_3__ceinv_15296 ), .clk ( right_hi_if_dataout_block_fifo_wa_3__clkinv_15297 ), .rst ( right_hi_if_dataout_block_fifo_wa_3__ffx_rst ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ) );
x_buf  right_hi_if_dataout_block_fifo_wa_3__dxmux ( .i(right_hi_if_dataout_block_fifo_wa_3__f5mux_15312), .o(right_hi_if_dataout_block_fifo_wa_3__dxmux_15314) );
x_mux2  right_hi_if_dataout_block_fifo_wa_3__f5mux ( .ia(right_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_15303), .ib(right_hi_if_dataout_block_mcount_fifo_wa_xor_3_1), .sel(right_hi_if_dataout_block_fifo_wa_3__bxinv_15305), .o(right_hi_if_dataout_block_fifo_wa_3__f5mux_15312) );
x_buf right_hi_if_dataout_block_fifo_wa_3__bxinv (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( right_hi_if_dataout_block_fifo_wa_3__bxinv_15305 ) );
x_buf  right_hi_if_dataout_block_fifo_wa_3__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_fifo_wa_3__clkinv_15297) );
x_buf  right_hi_if_dataout_block_fifo_wa_3__ceinv ( .i(right_hi_if_dataout_block_fifo_wa_not0001_0), .o(right_hi_if_dataout_block_fifo_wa_3__ceinv_15296) );
x_lut4_0x0020 control_logic_data_mux0000_9_241 ( .i0( n221_0 ), .i1( nlwbuffersignal_control_logic_data_mux0000_9_241_adr2 ), .i2( left_hi_if_timer_block_hibcr_int_9_ ), .i3( control_logic_rd_ioint_l_cmp_eq0000_0 ), .o( control_logic_data_mux0000_9_241_15343 ) ) ;
x_buf  control_logic_data_mux0000_9_24_xused ( .i(control_logic_data_mux0000_9_24_f5mux_15345), .o(control_logic_data_mux0000_9_24) );
x_mux2  control_logic_data_mux0000_9_24_f5mux ( .ia(control_logic_data_mux0000_9_242_15336), .ib(control_logic_data_mux0000_9_241_15343), .sel(control_logic_data_mux0000_9_24_bxinv_15338), .o(control_logic_data_mux0000_9_24_f5mux_15345) );
x_buf  control_logic_data_mux0000_9_24_bxinv ( .i(adr_0_ibuf_7430), .o(control_logic_data_mux0000_9_24_bxinv_15338) );
x_lut4_0x2200 control_logic_data_mux0000_9_242 ( .i0( n221_0 ), .i1( nlwbuffersignal_control_logic_data_mux0000_9_242_adr2 ), .i3( nlwbuffersignal_control_logic_data_mux0000_9_242_adr4 ), .o( control_logic_data_mux0000_9_242_15336 ) ) ;
x_lut4_0xfefa control_logic_data_mux0000_2_1101 ( .i0( control_logic_data_mux0000_2_4_0 ), .i1( nlwbuffersignal_control_logic_data_mux0000_2_1101_adr2 ), .i2( n210 ), .i3( n22_0 ), .o( control_logic_data_mux0000_2_110 ) ) ;
x_mux2  data_2_iobuf_f5mux ( .ia(control_logic_data_mux0000_2_1101_15361), .ib(control_logic_data_mux0000_2_110), .sel(data_2_iobuf_bxinv_15363), .o(data_2_iobuf_f5mux_15370) );
x_buf  data_2_iobuf_bxinv ( .i(n221_0), .o(data_2_iobuf_bxinv_15363) );
x_lut4_0xeeaa control_logic_data_mux0000_2_1102 ( .i0( control_logic_data_mux0000_2_4_0 ), .i1( nlwbuffersignal_control_logic_data_mux0000_2_1102_adr2 ), .i3( n22_0 ), .o( control_logic_data_mux0000_2_1101_15361 ) ) ;
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd10_dxmux ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd10_f5mux_15401), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd10_dxmux_15403) );
x_mux2  left_hi_if_datain_block_statesda_scl_fsm_ffd10_f5mux ( .ia(left_hi_if_datain_block_statesda_scl_fsm_ffd10_in2_15392), .ib(left_hi_if_datain_block_statesda_scl_fsm_ffd10_in1_15399), .sel(left_hi_if_datain_block_statesda_scl_fsm_ffd10_bxinv_15394), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd10_f5mux_15401) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd10_bxinv ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd2_8095), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd10_bxinv_15394) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd10_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd10_clkinv_15385) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd10_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd10_ceinv_15384) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd10_dxmux ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd10_f5mux_15439), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd10_dxmux_15441) );
x_mux2  right_hi_if_datain_block_statesda_scl_fsm_ffd10_f5mux ( .ia(right_hi_if_datain_block_statesda_scl_fsm_ffd10_in2_15430), .ib(right_hi_if_datain_block_statesda_scl_fsm_ffd10_in1_15437), .sel(right_hi_if_datain_block_statesda_scl_fsm_ffd10_bxinv_15432), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd10_f5mux_15439) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd10_bxinv ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd2_8100), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd10_bxinv_15432) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd10_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd10_clkinv_15423) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd10_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd10_ceinv_15422) );
x_buf  left_hi_if_timer_block_ext_trig_dxmux ( .i(left_hi_if_timer_block_ext_trig_fxmux_15482), .o(left_hi_if_timer_block_ext_trig_dxmux_15483) );
x_buf  left_hi_if_timer_block_ext_trig_xused ( .i(left_hi_if_timer_block_ext_trig_fxmux_15482), .o(left_hi_if_timer_block_ext_trig_mux0000) );
x_buf  left_hi_if_timer_block_ext_trig_fxmux ( .i(left_hi_if_timer_block_ext_trig_f5mux_15481), .o(left_hi_if_timer_block_ext_trig_fxmux_15482) );
x_mux2  left_hi_if_timer_block_ext_trig_f5mux ( .ia(n260), .ib(n2611), .sel(left_hi_if_timer_block_ext_trig_bxinv_15473), .o(left_hi_if_timer_block_ext_trig_f5mux_15481) );
x_buf  left_hi_if_timer_block_ext_trig_bxinv ( .i(left_hi_if_timer_block_hitcr_int_12_), .o(left_hi_if_timer_block_ext_trig_bxinv_15473) );
x_inv  left_hi_if_timer_block_ext_trig_clkinv ( .i(left_hi_if_timer_block_hitcr_int_12_), .o(left_hi_if_timer_block_ext_trig_clkinvnot) );
x_buf  left_hi_if_timer_block_ext_trig_ceinv ( .i(left_hi_if_timer_block_hitcr_int_11_), .o(left_hi_if_timer_block_ext_trig_ceinv_15461) );
x_buf  right_hi_if_timer_block_ext_trig_dxmux ( .i(right_hi_if_timer_block_ext_trig_fxmux_15527), .o(right_hi_if_timer_block_ext_trig_dxmux_15528) );
x_buf  right_hi_if_timer_block_ext_trig_xused ( .i(right_hi_if_timer_block_ext_trig_fxmux_15527), .o(right_hi_if_timer_block_ext_trig_mux0000) );
x_buf  right_hi_if_timer_block_ext_trig_fxmux ( .i(right_hi_if_timer_block_ext_trig_f5mux_15526), .o(right_hi_if_timer_block_ext_trig_fxmux_15527) );
x_mux2  right_hi_if_timer_block_ext_trig_f5mux ( .ia(n258), .ib(n259), .sel(right_hi_if_timer_block_ext_trig_bxinv_15518), .o(right_hi_if_timer_block_ext_trig_f5mux_15526) );
x_buf  right_hi_if_timer_block_ext_trig_bxinv ( .i(right_hi_if_timer_block_hitcr_int_12_), .o(right_hi_if_timer_block_ext_trig_bxinv_15518) );
x_inv  right_hi_if_timer_block_ext_trig_clkinv ( .i(right_hi_if_timer_block_hitcr_int_12_), .o(right_hi_if_timer_block_ext_trig_clkinvnot) );
x_buf  right_hi_if_timer_block_ext_trig_ceinv ( .i(right_hi_if_timer_block_hitcr_int_11_), .o(right_hi_if_timer_block_ext_trig_ceinv_15506) );
x_buf  control_logic_data_mux0000_13_22_xused ( .i(control_logic_data_mux0000_13_22_f5mux_15561), .o(control_logic_data_mux0000_13_22) );
x_mux2  control_logic_data_mux0000_13_22_f5mux ( .ia(n288), .ib(n289), .sel(control_logic_data_mux0000_13_22_bxinv_15554), .o(control_logic_data_mux0000_13_22_f5mux_15561) );
x_buf  control_logic_data_mux0000_13_22_bxinv ( .i(adr_0_ibuf_7430), .o(control_logic_data_mux0000_13_22_bxinv_15554) );
x_buf  control_logic_data_mux0000_0_86_xused ( .i(control_logic_data_mux0000_0_86_f5mux_15586), .o(control_logic_data_mux0000_0_86) );
x_mux2  control_logic_data_mux0000_0_86_f5mux ( .ia(n278), .ib(n279), .sel(control_logic_data_mux0000_0_86_bxinv_15578), .o(control_logic_data_mux0000_0_86_f5mux_15586) );
x_buf  control_logic_data_mux0000_0_86_bxinv ( .i(adr_0_ibuf_7430), .o(control_logic_data_mux0000_0_86_bxinv_15578) );
x_buf  control_logic_data_mux0000_1_86_xused ( .i(control_logic_data_mux0000_1_86_f5mux_15611), .o(control_logic_data_mux0000_1_86) );
x_mux2  control_logic_data_mux0000_1_86_f5mux ( .ia(n276), .ib(n277), .sel(control_logic_data_mux0000_1_86_bxinv_15603), .o(control_logic_data_mux0000_1_86_f5mux_15611) );
x_buf  control_logic_data_mux0000_1_86_bxinv ( .i(adr_0_ibuf_7430), .o(control_logic_data_mux0000_1_86_bxinv_15603) );
x_lut4_0xeaea control_logic_data_mux0000_2_86_g ( .i0( control_logic_data_mux0000_2_60_0 ), .i1( nlwbuffersignal_control_logic_data_mux0000_2_86_g_adr2 ), .i2( n21 ), .o( n275 ) ) ;
x_buf  control_logic_data_mux0000_2_86_xused ( .i(control_logic_data_mux0000_2_86_f5mux_15636), .o(control_logic_data_mux0000_2_86) );
x_mux2  control_logic_data_mux0000_2_86_f5mux ( .ia(n274), .ib(n275), .sel(control_logic_data_mux0000_2_86_bxinv_15628), .o(control_logic_data_mux0000_2_86_f5mux_15636) );
x_buf  control_logic_data_mux0000_2_86_bxinv ( .i(adr_0_ibuf_7430), .o(control_logic_data_mux0000_2_86_bxinv_15628) );
x_lut4_0xcaaa control_logic_data_mux0000_2_86_f ( .i0( control_logic_data_mux0000_2_60_0 ), .i1( nlwbuffersignal_control_logic_data_mux0000_2_86_f_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_2_86_f_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_2_86_f_adr4 ), .o( n274 ) ) ;
x_lut4_0xfccc control_logic_data_mux0000_3_86_g ( .i1( control_logic_data_mux0000_3_60_0 ), .i2( nlwbuffersignal_control_logic_data_mux0000_3_86_g_adr3 ), .i3( right_hi_if_timer_block_hibcr_int_3_ ), .o( n273 ) ) ;
x_buf  control_logic_data_mux0000_3_86_xused ( .i(control_logic_data_mux0000_3_86_f5mux_15661), .o(control_logic_data_mux0000_3_86) );
x_mux2  control_logic_data_mux0000_3_86_f5mux ( .ia(n272), .ib(n273), .sel(control_logic_data_mux0000_3_86_bxinv_15653), .o(control_logic_data_mux0000_3_86_f5mux_15661) );
x_buf  control_logic_data_mux0000_3_86_bxinv ( .i(adr_0_ibuf_7430), .o(control_logic_data_mux0000_3_86_bxinv_15653) );
x_lut4_0xf870 control_logic_data_mux0000_3_86_f ( .i0( nlwbuffersignal_control_logic_data_mux0000_3_86_f_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_3_86_f_adr2 ), .i2( control_logic_data_mux0000_3_60_0 ), .i3( nlwbuffersignal_control_logic_data_mux0000_3_86_f_adr4 ), .o( n272 ) ) ;
x_lut4_0xeecc control_logic_data_mux0000_4_86_g ( .i0( right_hi_if_timer_block_hibcr_int_4_ ), .i1( control_logic_data_mux0000_4_60_0 ), .i3( n21 ), .o( n271 ) ) ;
x_lut4_0xaccc control_logic_data_mux0000_4_86_f ( .i0( nlwbuffersignal_control_logic_data_mux0000_4_86_f_adr1 ), .i1( control_logic_data_mux0000_4_60_0 ), .i2( nlwbuffersignal_control_logic_data_mux0000_4_86_f_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_4_86_f_adr4 ), .o( n270 ) ) ;
x_buf  control_logic_data_mux0000_4_86_xused ( .i(control_logic_data_mux0000_4_86_f5mux_15686), .o(control_logic_data_mux0000_4_86) );
x_mux2  control_logic_data_mux0000_4_86_f5mux ( .ia(n270), .ib(n271), .sel(control_logic_data_mux0000_4_86_bxinv_15678), .o(control_logic_data_mux0000_4_86_f5mux_15686) );
x_buf  control_logic_data_mux0000_4_86_bxinv ( .i(adr_0_ibuf_7430), .o(control_logic_data_mux0000_4_86_bxinv_15678) );
x_buf  control_logic_data_mux0000_5_86_xused ( .i(control_logic_data_mux0000_5_86_f5mux_15711), .o(control_logic_data_mux0000_5_86) );
x_mux2  control_logic_data_mux0000_5_86_f5mux ( .ia(n268), .ib(n269), .sel(control_logic_data_mux0000_5_86_bxinv_15703), .o(control_logic_data_mux0000_5_86_f5mux_15711) );
x_buf  control_logic_data_mux0000_5_86_bxinv ( .i(adr_0_ibuf_7430), .o(control_logic_data_mux0000_5_86_bxinv_15703) );
x_lut4_0xff88 control_logic_data_mux0000_6_86_g ( .i0( n21 ), .i1( right_hi_if_timer_block_hibcr_int_6_ ), .i3( control_logic_data_mux0000_6_60_0 ), .o( n267 ) ) ;
x_buf  control_logic_data_mux0000_6_86_xused ( .i(control_logic_data_mux0000_6_86_f5mux_15736), .o(control_logic_data_mux0000_6_86) );
x_mux2  control_logic_data_mux0000_6_86_f5mux ( .ia(n266), .ib(n267), .sel(control_logic_data_mux0000_6_86_bxinv_15728), .o(control_logic_data_mux0000_6_86_f5mux_15736) );
x_buf  control_logic_data_mux0000_6_86_bxinv ( .i(adr_0_ibuf_7430), .o(control_logic_data_mux0000_6_86_bxinv_15728) );
x_lut4_0xf780 control_logic_data_mux0000_6_86_f ( .i0( nlwbuffersignal_control_logic_data_mux0000_6_86_f_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_6_86_f_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_6_86_f_adr3 ), .i3( control_logic_data_mux0000_6_60_0 ), .o( n266 ) ) ;
x_lut4_0xec4c control_logic_data_mux0000_7_86_f ( .i0( nlwbuffersignal_control_logic_data_mux0000_7_86_f_adr1 ), .i1( control_logic_data_mux0000_7_60_0 ), .i2( nlwbuffersignal_control_logic_data_mux0000_7_86_f_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_7_86_f_adr4 ), .o( n264 ) ) ;
x_buf  control_logic_data_mux0000_7_86_xused ( .i(control_logic_data_mux0000_7_86_f5mux_15761), .o(control_logic_data_mux0000_7_86) );
x_mux2  control_logic_data_mux0000_7_86_f5mux ( .ia(n264), .ib(n265), .sel(control_logic_data_mux0000_7_86_bxinv_15753), .o(control_logic_data_mux0000_7_86_f5mux_15761) );
x_buf  control_logic_data_mux0000_7_86_bxinv ( .i(adr_0_ibuf_7430), .o(control_logic_data_mux0000_7_86_bxinv_15753) );
x_mux2  data_3_iobuf_f5mux ( .ia(control_logic_data_mux0000_3_1101_15777), .ib(control_logic_data_mux0000_3_110), .sel(data_3_iobuf_bxinv_15779), .o(data_3_iobuf_f5mux_15786) );
x_buf  data_3_iobuf_bxinv ( .i(n221_0), .o(data_3_iobuf_bxinv_15779) );
x_lut4_0xf8f0 left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_12 ( .i0( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[2] ), .i1( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[1] ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_12_adr3 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_12_adr4 ), .o( left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11_15808 ) ) ;
x_ff_NO_rst  left_hi_if_dataout_block_fifo_ra_h_3 (  .i ( left_hi_if_dataout_block_fifo_ra_h_3__dxmux_15819 ), .ce ( left_hi_if_dataout_block_fifo_ra_h_3__ceinv_15801 ), .clk ( left_hi_if_dataout_block_fifo_ra_h_3__clkinv_15802 ), .set ( left_hi_if_dataout_block_fifo_ra_h_3__srinv_15803 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[3] ) );
x_lut4_0xf7ff left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11 ( .i0( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[2] ), .i1( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[1] ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11_adr3 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11_adr4 ), .o( left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_1 ) ) ;
x_buf  left_hi_if_dataout_block_fifo_ra_h_3__dxmux ( .i(left_hi_if_dataout_block_fifo_ra_h_3__f5mux_15817), .o(left_hi_if_dataout_block_fifo_ra_h_3__dxmux_15819) );
x_mux2  left_hi_if_dataout_block_fifo_ra_h_3__f5mux ( .ia(left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11_15808), .ib(left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_1), .sel(left_hi_if_dataout_block_fifo_ra_h_3__bxinv_15810), .o(left_hi_if_dataout_block_fifo_ra_h_3__f5mux_15817) );
x_buf left_hi_if_dataout_block_fifo_ra_h_3__bxinv (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[3] ), .o ( left_hi_if_dataout_block_fifo_ra_h_3__bxinv_15810 ) );
x_buf  left_hi_if_dataout_block_fifo_ra_h_3__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_ra_h_3__srinv_15803) );
x_buf  left_hi_if_dataout_block_fifo_ra_h_3__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_fifo_ra_h_3__clkinv_15802) );
x_buf  left_hi_if_dataout_block_fifo_ra_h_3__ceinv ( .i(left_hi_if_dataout_block_fifo_ra_h_not0001_0), .o(left_hi_if_dataout_block_fifo_ra_h_3__ceinv_15801) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_3__dxmux ( .i(right_hi_if_dataout_block_fifo_ra_h_3__f5mux_15855), .o(right_hi_if_dataout_block_fifo_ra_h_3__dxmux_15857) );
x_mux2  right_hi_if_dataout_block_fifo_ra_h_3__f5mux ( .ia(right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11_15846), .ib(right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_1), .sel(right_hi_if_dataout_block_fifo_ra_h_3__bxinv_15848), .o(right_hi_if_dataout_block_fifo_ra_h_3__f5mux_15855) );
x_buf right_hi_if_dataout_block_fifo_ra_h_3__bxinv (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[3] ), .o ( right_hi_if_dataout_block_fifo_ra_h_3__bxinv_15848 ) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_3__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_fifo_ra_h_3__clkinv_15840) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_3__ceinv ( .i(right_hi_if_dataout_block_fifo_ra_h_not0001_0), .o(right_hi_if_dataout_block_fifo_ra_h_3__ceinv_15839) );
x_lut4_0xa800 left_hi_if_datain_block_en_inpcapdly_and0000_g ( .i0( left_hi_if_datain_block_n15 ), .i1( nlwbuffersignal_left_hi_if_datain_block_en_inpcapdly_and0000_g_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_en_inpcapdly_and0000_g_adr3 ), .i3( nlwbuffersignal_left_hi_if_datain_block_en_inpcapdly_and0000_g_adr4 ), .o( n283 ) ) ;
x_buf  left_hi_if_datain_block_en_inpcapdly_ffx_rstor ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_en_inpcapdly_ffx_rst) );
x_ff_NO_ce_set  left_hi_if_datain_block_en_inpcapdly (  .i(left_hi_if_datain_block_en_inpcapdly_dxmux_15893), .clk(left_hi_if_datain_block_en_inpcapdly_clkinv_15875), .rst(left_hi_if_datain_block_en_inpcapdly_ffx_rst), .o(left_hi_if_datain_block_en_inpcapdly_8164) );
x_lut4_0x0300 left_hi_if_datain_block_en_inpcapdly_and0000_f ( .i1( \FlexBus_left_hi_if_datain_block_icc_ifcs[1] ), .i2( nlwbuffersignal_left_hi_if_datain_block_en_inpcapdly_and0000_f_adr3 ), .i3( nlwbuffersignal_left_hi_if_datain_block_en_inpcapdly_and0000_f_adr4 ), .o( n282 ) ) ;
x_buf  left_hi_if_datain_block_en_inpcapdly_dxmux ( .i(left_hi_if_datain_block_en_inpcapdly_f5mux_15891), .o(left_hi_if_datain_block_en_inpcapdly_dxmux_15893) );
x_mux2  left_hi_if_datain_block_en_inpcapdly_f5mux ( .ia(n282), .ib(n283), .sel(left_hi_if_datain_block_en_inpcapdly_bxinv_15884), .o(left_hi_if_datain_block_en_inpcapdly_f5mux_15891) );
x_buf left_hi_if_datain_block_en_inpcapdly_bxinv (.i ( \FlexBus_left_hi_if_datain_block_icc_ifcs[0] ), .o ( left_hi_if_datain_block_en_inpcapdly_bxinv_15884 ) );
x_buf  left_hi_if_datain_block_en_inpcapdly_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_en_inpcapdly_clkinv_15875) );
x_buf  right_hi_if_datain_block_en_inpcapdly_dxmux ( .i(right_hi_if_datain_block_en_inpcapdly_f5mux_15927), .o(right_hi_if_datain_block_en_inpcapdly_dxmux_15929) );
x_mux2  right_hi_if_datain_block_en_inpcapdly_f5mux ( .ia(n280), .ib(n281), .sel(right_hi_if_datain_block_en_inpcapdly_bxinv_15920), .o(right_hi_if_datain_block_en_inpcapdly_f5mux_15927) );
x_buf right_hi_if_datain_block_en_inpcapdly_bxinv (.i ( \FlexBus_right_hi_if_datain_block_icc_ifcs[0] ), .o ( right_hi_if_datain_block_en_inpcapdly_bxinv_15920 ) );
x_buf  right_hi_if_datain_block_en_inpcapdly_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_en_inpcapdly_clkinv_15911) );
x_lut4_0xfefc control_logic_data_mux0000_4_1101 ( .i0( control_logic_data_mux0000_4_86 ), .i1( control_logic_data_mux0000_4_4_0 ), .i2( n206 ), .i3( n22_0 ), .o( control_logic_data_mux0000_4_110 ) ) ;
x_mux2  data_4_iobuf_f5mux ( .ia(control_logic_data_mux0000_4_1101_15950), .ib(control_logic_data_mux0000_4_110), .sel(data_4_iobuf_bxinv_15952), .o(data_4_iobuf_f5mux_15959) );
x_buf  data_4_iobuf_bxinv ( .i(n221_0), .o(data_4_iobuf_bxinv_15952) );
x_lut4_0xeecc control_logic_data_mux0000_4_1102 ( .i0( control_logic_data_mux0000_4_86 ), .i1( control_logic_data_mux0000_4_4_0 ), .i3( n22_0 ), .o( control_logic_data_mux0000_4_1101_15950 ) ) ;
x_buf  left_hi_if_dataout_block_fifo_ra_l_3__dxmux ( .i(left_hi_if_dataout_block_fifo_ra_l_3__f5mux_15990), .o(left_hi_if_dataout_block_fifo_ra_l_3__dxmux_15992) );
x_mux2  left_hi_if_dataout_block_fifo_ra_l_3__f5mux ( .ia(left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_11_15981), .ib(left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_1), .sel(left_hi_if_dataout_block_fifo_ra_l_3__bxinv_15983), .o(left_hi_if_dataout_block_fifo_ra_l_3__f5mux_15990) );
x_buf left_hi_if_dataout_block_fifo_ra_l_3__bxinv (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[3] ), .o ( left_hi_if_dataout_block_fifo_ra_l_3__bxinv_15983 ) );
x_buf  left_hi_if_dataout_block_fifo_ra_l_3__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_fifo_ra_l_3__clkinv_15975) );
x_buf  left_hi_if_dataout_block_fifo_ra_l_3__ceinv ( .i(left_hi_if_dataout_block_fifo_ra_l_not0001_0), .o(left_hi_if_dataout_block_fifo_ra_l_3__ceinv_15974) );
x_buf  right_hi_if_dataout_block_fifo_ra_l_3__dxmux ( .i(right_hi_if_dataout_block_fifo_ra_l_3__f5mux_16029), .o(right_hi_if_dataout_block_fifo_ra_l_3__dxmux_16031) );
x_mux2  right_hi_if_dataout_block_fifo_ra_l_3__f5mux ( .ia(right_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_11_16020), .ib(right_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_1), .sel(right_hi_if_dataout_block_fifo_ra_l_3__bxinv_16022), .o(right_hi_if_dataout_block_fifo_ra_l_3__f5mux_16029) );
x_buf right_hi_if_dataout_block_fifo_ra_l_3__bxinv (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[3] ), .o ( right_hi_if_dataout_block_fifo_ra_l_3__bxinv_16022 ) );
x_buf  right_hi_if_dataout_block_fifo_ra_l_3__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_fifo_ra_l_3__clkinv_16014) );
x_buf  right_hi_if_dataout_block_fifo_ra_l_3__ceinv ( .i(right_hi_if_dataout_block_fifo_ra_l_not0001_0), .o(right_hi_if_dataout_block_fifo_ra_l_3__ceinv_16013) );
x_lut4_0xaaff control_logic_data_or000195_sw01 ( .i0( nlwbuffersignal_control_logic_data_or000195_sw01_adr1 ), .i3( nlwbuffersignal_control_logic_data_or000195_sw01_adr4 ), .o( control_logic_data_or000195_sw0 ) ) ;
x_buf  n224_xused ( .i(n224_f5mux_16062), .o(n224) );
x_mux2  n224_f5mux ( .ia(control_logic_data_or000195_sw01_16051), .ib(control_logic_data_or000195_sw0), .sel(n224_bxinv_16053), .o(n224_f5mux_16062) );
x_buf  n224_bxinv ( .i(adr_6_ibuf_7930), .o(n224_bxinv_16053) );
x_lut4_0xff14 control_logic_data_or000195_sw02 ( .i0( nlwbuffersignal_control_logic_data_or000195_sw02_adr1 ), .i1( nlwbuffersignal_control_logic_data_or000195_sw02_adr2 ), .i2( nlwbuffersignal_control_logic_data_or000195_sw02_adr3 ), .i3( nlwbuffersignal_control_logic_data_or000195_sw02_adr4 ), .o( control_logic_data_or000195_sw01_16051 ) ) ;
x_mux2  left_hi_if_inout_block_dsp_intr_mux0000_f5mux ( .ia(left_hi_if_inout_block_dsp_intr_mux0000111_16078), .ib(left_hi_if_inout_block_dsp_intr_mux000011), .sel(left_hi_if_inout_block_dsp_intr_mux0000_bxinv_16080), .o(left_hi_if_inout_block_dsp_intr_mux0000_f5mux_16087) );
x_buf left_hi_if_inout_block_dsp_intr_mux0000_bxinv (.i ( \FlexBus_left_hi_if_inout_block_hiocr[0] ), .o ( left_hi_if_inout_block_dsp_intr_mux0000_bxinv_16080 ) );
x_mux2  right_hi_if_inout_block_dsp_intr_mux0000_f5mux ( .ia(right_hi_if_inout_block_dsp_intr_mux0000111_16103), .ib(right_hi_if_inout_block_dsp_intr_mux000011), .sel(right_hi_if_inout_block_dsp_intr_mux0000_bxinv_16105), .o(right_hi_if_inout_block_dsp_intr_mux0000_f5mux_16112) );
x_buf right_hi_if_inout_block_dsp_intr_mux0000_bxinv (.i ( \FlexBus_right_hi_if_inout_block_hiocr[0] ), .o ( right_hi_if_inout_block_dsp_intr_mux0000_bxinv_16105 ) );
x_lut4_0xfeae left_hi_if_dataout_block_mmux_p3_a_bn537_g ( .i0( left_hi_if_dataout_block_hidsc_9_ ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn537_g_adr2 ), .i2( left_hi_if_dataout_block_hidsc_8_ ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn537_g_adr4 ), .o( n287 ) ) ;
x_buf  left_hi_if_dataout_block_mmux_p3_a_bn537_xused ( .i(left_hi_if_dataout_block_mmux_p3_a_bn537_f5mux_16137), .o(left_hi_if_dataout_block_mmux_p3_a_bn537) );
x_mux2  left_hi_if_dataout_block_mmux_p3_a_bn537_f5mux ( .ia(n286), .ib(n287), .sel(left_hi_if_dataout_block_mmux_p3_a_bn537_bxinv_16130), .o(left_hi_if_dataout_block_mmux_p3_a_bn537_f5mux_16137) );
x_buf  left_hi_if_dataout_block_mmux_p3_a_bn537_bxinv ( .i(left_hi_if_dataout_block_hidsc_10_), .o(left_hi_if_dataout_block_mmux_p3_a_bn537_bxinv_16130) );
x_lut4_0x5404 left_hi_if_dataout_block_mmux_p3_a_bn537_f ( .i0( left_hi_if_dataout_block_hidsc_9_ ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn537_f_adr2 ), .i2( left_hi_if_dataout_block_hidsc_8_ ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn537_f_adr4 ), .o( n286 ) ) ;
x_buf  right_hi_if_dataout_block_mmux_p3_a_bn537_xused ( .i(right_hi_if_dataout_block_mmux_p3_a_bn537_f5mux_16162), .o(right_hi_if_dataout_block_mmux_p3_a_bn537) );
x_mux2  right_hi_if_dataout_block_mmux_p3_a_bn537_f5mux ( .ia(n284), .ib(n285), .sel(right_hi_if_dataout_block_mmux_p3_a_bn537_bxinv_16155), .o(right_hi_if_dataout_block_mmux_p3_a_bn537_f5mux_16162) );
x_buf  right_hi_if_dataout_block_mmux_p3_a_bn537_bxinv ( .i(right_hi_if_dataout_block_hidsc_10_), .o(right_hi_if_dataout_block_mmux_p3_a_bn537_bxinv_16155) );
x_mux2  data_5_iobuf_f5mux ( .ia(control_logic_data_mux0000_5_1101_16178), .ib(control_logic_data_mux0000_5_110), .sel(data_5_iobuf_bxinv_16180), .o(data_5_iobuf_f5mux_16187) );
x_buf  data_5_iobuf_bxinv ( .i(n221_0), .o(data_5_iobuf_bxinv_16180) );
x_lut4_0xfd5d common_functions_audio_clk_g ( .i0( common_functions_csfri_2_ ), .i1( \FlexBus_common_functions_div_clk[1] ), .i2( common_functions_csfri_0_ ), .i3( \FlexBus_common_functions_div_clk[2] ), .o( n263 ) ) ;
x_mux2  audio_clk_obuf_f5mux ( .ia(n262), .ib(n263), .sel(audio_clk_obuf_bxinv_16205), .o(audio_clk_obuf_f5mux_16212) );
x_buf  audio_clk_obuf_bxinv ( .i(common_functions_csfri_1_), .o(audio_clk_obuf_bxinv_16205) );
x_lut4_0x0400 control_logic_data_mux0000_10_241 ( .i0( nlwbuffersignal_control_logic_data_mux0000_10_241_adr1 ), .i1( left_hi_if_timer_block_hibcr_int_10_ ), .i2( nlwbuffersignal_control_logic_data_mux0000_10_241_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_10_241_adr4 ), .o( control_logic_data_mux0000_10_241_16235 ) ) ;
x_buf  control_logic_data_mux0000_10_24_xused ( .i(control_logic_data_mux0000_10_24_f5mux_16237), .o(control_logic_data_mux0000_10_24) );
x_mux2  control_logic_data_mux0000_10_24_f5mux ( .ia(control_logic_data_mux0000_10_242_16228), .ib(control_logic_data_mux0000_10_241_16235), .sel(control_logic_data_mux0000_10_24_bxinv_16230), .o(control_logic_data_mux0000_10_24_f5mux_16237) );
x_buf  control_logic_data_mux0000_10_24_bxinv ( .i(adr_0_ibuf_7430), .o(control_logic_data_mux0000_10_24_bxinv_16230) );
x_lut4_0x0c00 control_logic_data_mux0000_10_242 ( .i1( nlwbuffersignal_control_logic_data_mux0000_10_242_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_10_242_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_10_242_adr4 ), .o( control_logic_data_mux0000_10_242_16228 ) ) ;
x_lut4_0xfefc control_logic_data_mux0000_6_1101 ( .i0( control_logic_data_mux0000_6_86 ), .i1( control_logic_data_mux0000_6_4_0 ), .i2( n202 ), .i3( n22_0 ), .o( control_logic_data_mux0000_6_110 ) ) ;
x_mux2  data_6_iobuf_f5mux ( .ia(control_logic_data_mux0000_6_1101_16253), .ib(control_logic_data_mux0000_6_110), .sel(data_6_iobuf_bxinv_16255), .o(data_6_iobuf_f5mux_16262) );
x_buf  data_6_iobuf_bxinv ( .i(n221_0), .o(data_6_iobuf_bxinv_16255) );
x_lut4_0xeecc control_logic_data_mux0000_6_1102 ( .i0( control_logic_data_mux0000_6_86 ), .i1( control_logic_data_mux0000_6_4_0 ), .i3( n22_0 ), .o( control_logic_data_mux0000_6_1101_16253 ) ) ;
x_buf  left_hi_if_timer_block_i2c_sclint_ffx_rstor ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_i2c_sclint_ffx_rst) );
x_ff_NO_ce_set  left_hi_if_timer_block_i2c_sclint (  .i(left_hi_if_timer_block_i2c_sclint_dxmux_16293), .clk(left_hi_if_timer_block_i2c_sclint_clkinv_16276), .rst(left_hi_if_timer_block_i2c_sclint_ffx_rst), .o(left_hi_if_timer_block_i2c_sclint_7603) );
x_buf  left_hi_if_timer_block_i2c_sclint_dxmux ( .i(left_hi_if_timer_block_i2c_sclint_f5mux_16291), .o(left_hi_if_timer_block_i2c_sclint_dxmux_16293) );
x_mux2  left_hi_if_timer_block_i2c_sclint_f5mux ( .ia(left_hi_if_timer_block_i2c_sclint_mux00012_16282), .ib(left_hi_if_timer_block_i2c_sclint_mux00011_16289), .sel(left_hi_if_timer_block_i2c_sclint_bxinv_16284), .o(left_hi_if_timer_block_i2c_sclint_f5mux_16291) );
x_buf  left_hi_if_timer_block_i2c_sclint_bxinv ( .i(left_hi_if_timer_block_hitcr_int_11_), .o(left_hi_if_timer_block_i2c_sclint_bxinv_16284) );
x_buf  left_hi_if_timer_block_i2c_sclint_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_i2c_sclint_clkinv_16276) );
x_buf  right_hi_if_timer_block_i2c_sclint_dxmux ( .i(right_hi_if_timer_block_i2c_sclint_f5mux_16327), .o(right_hi_if_timer_block_i2c_sclint_dxmux_16329) );
x_mux2  right_hi_if_timer_block_i2c_sclint_f5mux ( .ia(right_hi_if_timer_block_i2c_sclint_mux00012_16318), .ib(right_hi_if_timer_block_i2c_sclint_mux00011_16325), .sel(right_hi_if_timer_block_i2c_sclint_bxinv_16320), .o(right_hi_if_timer_block_i2c_sclint_f5mux_16327) );
x_buf  right_hi_if_timer_block_i2c_sclint_bxinv ( .i(right_hi_if_timer_block_hitcr_int_11_), .o(right_hi_if_timer_block_i2c_sclint_bxinv_16320) );
x_buf  right_hi_if_timer_block_i2c_sclint_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_i2c_sclint_clkinv_16312) );
x_buf  n184_xused ( .i(n184_f5mux_16359), .o(n184) );
x_mux2  n184_f5mux ( .ia(left_hi_if_datain_block_rstbitcnt_or000032_sw01_16350), .ib(left_hi_if_datain_block_rstbitcnt_or000032_sw0), .sel(n184_bxinv_16352), .o(n184_f5mux_16359) );
x_buf  n184_bxinv ( .i(left_hi_if_datain_block_wr_inpcap_8158), .o(n184_bxinv_16352) );
x_buf  n182_xused ( .i(n182_f5mux_16384), .o(n182) );
x_mux2  n182_f5mux ( .ia(right_hi_if_datain_block_rstbitcnt_or000032_sw01_16375), .ib(right_hi_if_datain_block_rstbitcnt_or000032_sw0), .sel(n182_bxinv_16377), .o(n182_f5mux_16384) );
x_buf  n182_bxinv ( .i(right_hi_if_datain_block_wr_inpcap_8167), .o(n182_bxinv_16377) );
x_mux2  left_hi_if_inout_block_dsp_timer_mux0000_f5mux ( .ia(left_hi_if_inout_block_dsp_timer_mux000011_16400), .ib(left_hi_if_inout_block_dsp_timer_mux00001), .sel(left_hi_if_inout_block_dsp_timer_mux0000_bxinv_16402), .o(left_hi_if_inout_block_dsp_timer_mux0000_f5mux_16409) );
x_buf left_hi_if_inout_block_dsp_timer_mux0000_bxinv (.i ( \FlexBus_left_hi_if_inout_block_hiocr[6] ), .o ( left_hi_if_inout_block_dsp_timer_mux0000_bxinv_16402 ) );
x_mux2  right_hi_if_inout_block_dsp_timer_mux0000_f5mux ( .ia(right_hi_if_inout_block_dsp_timer_mux000011_16425), .ib(right_hi_if_inout_block_dsp_timer_mux00001), .sel(right_hi_if_inout_block_dsp_timer_mux0000_bxinv_16427), .o(right_hi_if_inout_block_dsp_timer_mux0000_f5mux_16434) );
x_buf right_hi_if_inout_block_dsp_timer_mux0000_bxinv (.i ( \FlexBus_right_hi_if_inout_block_hiocr[6] ), .o ( right_hi_if_inout_block_dsp_timer_mux0000_bxinv_16427 ) );
x_mux2  data_7_iobuf_f5mux ( .ia(control_logic_data_mux0000_7_1101_16450), .ib(control_logic_data_mux0000_7_110), .sel(data_7_iobuf_bxinv_16452), .o(data_7_iobuf_f5mux_16459) );
x_buf  data_7_iobuf_bxinv ( .i(n221_0), .o(data_7_iobuf_bxinv_16452) );
x_mux2  data_13_iobuf_f5mux ( .ia(control_logic_data_mux0000_13_22_rt_16475), .ib(control_logic_data_mux0000_13_33), .sel(data_13_iobuf_bxinv_16477), .o(data_13_iobuf_f5mux_16484) );
x_buf  data_13_iobuf_bxinv ( .i(right_hi_if_timer_block_hibcr_int_13_), .o(data_13_iobuf_bxinv_16477) );
x_buf  left_hi_if_datain_block_data_shiftint_dxmux ( .i(left_hi_if_datain_block_data_shiftint_f5mux_16515), .o(left_hi_if_datain_block_data_shiftint_dxmux_16517) );
x_mux2  left_hi_if_datain_block_data_shiftint_f5mux ( .ia(left_hi_if_datain_block_data_shiftint_mux0000231_16506), .ib(left_hi_if_datain_block_data_shiftint_mux000023), .sel(left_hi_if_datain_block_data_shiftint_bxinv_16508), .o(left_hi_if_datain_block_data_shiftint_f5mux_16515) );
x_buf  left_hi_if_datain_block_data_shiftint_bxinv ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd7_8223), .o(left_hi_if_datain_block_data_shiftint_bxinv_16508) );
x_buf  left_hi_if_datain_block_data_shiftint_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_data_shiftint_clkinv_16499) );
x_buf  left_hi_if_datain_block_data_shiftint_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_datain_block_data_shiftint_ceinv_16498) );
x_buf  right_hi_if_datain_block_data_shiftint_dxmux ( .i(right_hi_if_datain_block_data_shiftint_f5mux_16553), .o(right_hi_if_datain_block_data_shiftint_dxmux_16555) );
x_mux2  right_hi_if_datain_block_data_shiftint_f5mux ( .ia(right_hi_if_datain_block_data_shiftint_mux0000231_16544), .ib(right_hi_if_datain_block_data_shiftint_mux000023), .sel(right_hi_if_datain_block_data_shiftint_bxinv_16546), .o(right_hi_if_datain_block_data_shiftint_f5mux_16553) );
x_buf  right_hi_if_datain_block_data_shiftint_bxinv ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd7_8228), .o(right_hi_if_datain_block_data_shiftint_bxinv_16546) );
x_buf  right_hi_if_datain_block_data_shiftint_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_data_shiftint_clkinv_16537) );
x_buf  right_hi_if_datain_block_data_shiftint_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_datain_block_data_shiftint_ceinv_16536) );
x_buf  left_hi_if_dataout_block_fifo_ra_h_not0001_xused ( .i(left_hi_if_dataout_block_fifo_ra_h_not0001_16583), .o(left_hi_if_dataout_block_fifo_ra_h_not0001_0) );
x_buf  left_hi_if_dataout_block_fifo_ra_h_not0001_yused ( .i(left_hi_if_dataout_block_fifo_ra_h_not0001_sw0_o_pack_1), .o(left_hi_if_dataout_block_fifo_ra_h_not0001_sw0_o) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_not0001_xused ( .i(right_hi_if_dataout_block_fifo_ra_h_not0001_16607), .o(right_hi_if_dataout_block_fifo_ra_h_not0001_0) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_not0001_yused ( .i(right_hi_if_dataout_block_fifo_ra_h_not0001_sw0_o_pack_1), .o(right_hi_if_dataout_block_fifo_ra_h_not0001_sw0_o) );
x_buf  right_hi_if_datain_block_i2c_sdaint_mux000122_xused ( .i(right_hi_if_datain_block_i2c_sdaint_mux000122_16631), .o(right_hi_if_datain_block_i2c_sdaint_mux000122_0) );
x_buf  right_hi_if_datain_block_i2c_sdaint_mux000122_yused ( .i(right_hi_if_datain_block_i2c_sdaint_mux000122_sw0_o_pack_1), .o(right_hi_if_datain_block_i2c_sdaint_mux000122_sw0_o) );
x_buf  left_hi_if_timer_block_prescale_cnt_cmp_eq0000_xused ( .i(left_hi_if_timer_block_prescale_cnt_cmp_eq0000), .o(left_hi_if_timer_block_prescale_cnt_cmp_eq0000_0) );
x_buf  left_hi_if_timer_block_prescale_cnt_cmp_eq0000_yused ( .i(left_hi_if_timer_block_prescale_cnt_cmp_eq0000826_pack_1), .o(left_hi_if_timer_block_prescale_cnt_cmp_eq0000826_8242) );
x_buf  right_hi_if_timer_block_prescale_cnt_cmp_eq0000_xused ( .i(right_hi_if_timer_block_prescale_cnt_cmp_eq0000), .o(right_hi_if_timer_block_prescale_cnt_cmp_eq0000_0) );
x_buf  right_hi_if_timer_block_prescale_cnt_cmp_eq0000_yused ( .i(right_hi_if_timer_block_prescale_cnt_cmp_eq0000826_pack_1), .o(right_hi_if_timer_block_prescale_cnt_cmp_eq0000826_8246) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_2_not0001_yused ( .i(left_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_o_pack_1), .o(left_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_o) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_2_not0001_yused ( .i(right_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_o_pack_1), .o(right_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_o) );
x_buf  left_hi_if_timer_block_tcen_not0001_yused ( .i(left_hi_if_timer_block_tcen_and0000_pack_2), .o(left_hi_if_timer_block_tcen_and0000) );
x_buf  right_hi_if_timer_block_tcen_not0001_yused ( .i(right_hi_if_timer_block_tcen_and0000_pack_2), .o(right_hi_if_timer_block_tcen_and0000) );
x_buf  left_hi_if_timer_block_prescale_cnt_cmp_eq0000_inv_yused ( .i(left_hi_if_timer_block_prescale_cnt_cmp_eq0000853_pack_1), .o(left_hi_if_timer_block_prescale_cnt_cmp_eq0000853_8243) );
x_buf  right_hi_if_timer_block_prescale_cnt_cmp_eq0000_inv_yused ( .i(right_hi_if_timer_block_prescale_cnt_cmp_eq0000853_pack_1), .o(right_hi_if_timer_block_prescale_cnt_cmp_eq0000853_8247) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_3_not0001_yused ( .i(left_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_o_pack_1), .o(left_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_o) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_3_not0001_yused ( .i(right_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_o_pack_1), .o(right_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_o) );
x_buf  n188_xused ( .i(n188), .o(n188_0) );
x_buf  n188_yused ( .i(left_hi_if_datain_block_i2c_sdaint_mux00015_o_pack_1), .o(left_hi_if_datain_block_i2c_sdaint_mux00015_o) );
x_buf  left_hi_if_timer_block_timer_cmp_eq0000_inv_yused ( .i(left_hi_if_timer_block_timer_cmp_eq0000853_pack_1), .o(left_hi_if_timer_block_timer_cmp_eq0000853_8281) );
x_buf  right_hi_if_timer_block_timer_cmp_eq0000_inv_yused ( .i(right_hi_if_timer_block_timer_cmp_eq0000853_pack_1), .o(right_hi_if_timer_block_timer_cmp_eq0000853_8285) );
x_buf  left_hi_if_timer_block_timer_cmp_eq0000_xused ( .i(left_hi_if_timer_block_timer_cmp_eq0000), .o(left_hi_if_timer_block_timer_cmp_eq0000_0) );
x_buf  left_hi_if_timer_block_timer_cmp_eq0000_yused ( .i(left_hi_if_timer_block_timer_cmp_eq0000826_pack_1), .o(left_hi_if_timer_block_timer_cmp_eq0000826_8280) );
x_buf  right_hi_if_timer_block_timer_cmp_eq0000_xused ( .i(right_hi_if_timer_block_timer_cmp_eq0000), .o(right_hi_if_timer_block_timer_cmp_eq0000_0) );
x_buf  right_hi_if_timer_block_timer_cmp_eq0000_yused ( .i(right_hi_if_timer_block_timer_cmp_eq0000826_pack_1), .o(right_hi_if_timer_block_timer_cmp_eq0000826_8284) );
x_buf  left_hi_if_timer_block_frame_cnt_3__dxmux ( .i(left_hi_if_timer_block_frame_cnt_3__fxmux_17024), .o(left_hi_if_timer_block_frame_cnt_3__dxmux_17025) );
x_buf  left_hi_if_timer_block_frame_cnt_3__xused ( .i(left_hi_if_timer_block_frame_cnt_3__fxmux_17024), .o(left_hi_if_timer_block_mcount_frame_cnt3_0) );
x_buf  left_hi_if_timer_block_frame_cnt_3__fxmux ( .i(left_hi_if_timer_block_mcount_frame_cnt3), .o(left_hi_if_timer_block_frame_cnt_3__fxmux_17024) );
x_buf left_hi_if_timer_block_frame_cnt_3__yused (.i ( left_hi_if_timer_block_mcount_frame_cnt_cy_2__pack_3 ), .o ( \FlexBus_left_hi_if_timer_block_mcount_frame_cnt_cy[2] ) );
x_buf  left_hi_if_timer_block_frame_cnt_3__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_frame_cnt_3__clkinv_17008) );
x_buf  left_hi_if_timer_block_frame_cnt_3__ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_frame_cnt_3__ceinv_17007) );
x_buf  right_hi_if_timer_block_frame_cnt_3__dxmux ( .i(right_hi_if_timer_block_frame_cnt_3__fxmux_17063), .o(right_hi_if_timer_block_frame_cnt_3__dxmux_17064) );
x_buf  right_hi_if_timer_block_frame_cnt_3__xused ( .i(right_hi_if_timer_block_frame_cnt_3__fxmux_17063), .o(right_hi_if_timer_block_mcount_frame_cnt3_0) );
x_buf  right_hi_if_timer_block_frame_cnt_3__fxmux ( .i(right_hi_if_timer_block_mcount_frame_cnt3), .o(right_hi_if_timer_block_frame_cnt_3__fxmux_17063) );
x_buf right_hi_if_timer_block_frame_cnt_3__yused (.i ( right_hi_if_timer_block_mcount_frame_cnt_cy_2__pack_3 ), .o ( \FlexBus_right_hi_if_timer_block_mcount_frame_cnt_cy[2] ) );
x_buf  right_hi_if_timer_block_frame_cnt_3__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_frame_cnt_3__clkinv_17047) );
x_buf  right_hi_if_timer_block_frame_cnt_3__ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_frame_cnt_3__ceinv_17046) );
x_buf  left_hi_if_timer_block_bit_counter_cmp_eq0000_xused ( .i(left_hi_if_timer_block_bit_counter_cmp_eq0000), .o(left_hi_if_timer_block_bit_counter_cmp_eq0000_0) );
x_buf  left_hi_if_timer_block_bit_counter_cmp_eq0000_yused ( .i(left_hi_if_timer_block_bit_counter_cmp_eq0000826_pack_1), .o(left_hi_if_timer_block_bit_counter_cmp_eq0000826_8302) );
x_buf  right_hi_if_timer_block_bit_counter_cmp_eq0000_xused ( .i(right_hi_if_timer_block_bit_counter_cmp_eq0000), .o(right_hi_if_timer_block_bit_counter_cmp_eq0000_0) );
x_buf  right_hi_if_timer_block_bit_counter_cmp_eq0000_yused ( .i(right_hi_if_timer_block_bit_counter_cmp_eq0000826_pack_1), .o(right_hi_if_timer_block_bit_counter_cmp_eq0000826_8305) );
x_buf  left_hi_if_timer_block_bit_counter_cmp_eq0000_inv_yused ( .i(left_hi_if_timer_block_bit_counter_cmp_eq0000853_pack_1), .o(left_hi_if_timer_block_bit_counter_cmp_eq0000853_8303) );
x_buf  right_hi_if_timer_block_bit_counter_cmp_eq0000_inv_yused ( .i(right_hi_if_timer_block_bit_counter_cmp_eq0000853_pack_1), .o(right_hi_if_timer_block_bit_counter_cmp_eq0000853_8306) );
x_buf  left_hi_if_timer_block_frame_cnt_cmp_eq0000_xused ( .i(left_hi_if_timer_block_frame_cnt_cmp_eq0000), .o(left_hi_if_timer_block_frame_cnt_cmp_eq0000_0) );
x_buf  left_hi_if_timer_block_frame_cnt_cmp_eq0000_yused ( .i(left_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_o_pack_1), .o(left_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_o) );
x_buf  right_hi_if_timer_block_frame_cnt_cmp_eq0000_xused ( .i(right_hi_if_timer_block_frame_cnt_cmp_eq0000), .o(right_hi_if_timer_block_frame_cnt_cmp_eq0000_0) );
x_buf  right_hi_if_timer_block_frame_cnt_cmp_eq0000_yused ( .i(right_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_o_pack_1), .o(right_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_o) );
x_buf  n63_xused ( .i(n63), .o(n63_0) );
x_buf  n63_yused ( .i(left_hi_if_data_shift_pack_1), .o(left_hi_if_data_shift) );
x_buf  n59_xused ( .i(n59), .o(n59_0) );
x_buf  n59_yused ( .i(right_hi_if_data_shift_pack_1), .o(right_hi_if_data_shift) );
x_buf right_hi_if_dataout_block_clk_loop_cnt_1__dxmux (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[3] ), .o ( right_hi_if_dataout_block_clk_loop_cnt_1__dxmux_17302 ) );
x_buf right_hi_if_dataout_block_clk_loop_cnt_1__dymux (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[4] ), .o ( right_hi_if_dataout_block_clk_loop_cnt_1__dymux_17287 ) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_cnt_1__srinv_17278) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_1__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_clk_loop_cnt_1__clkinv_17277) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_1__ceinv ( .i(right_hi_if_dataout_block_clk_loop_cnt_not0002), .o(right_hi_if_dataout_block_clk_loop_cnt_1__ceinv_17276) );
x_buf left_hi_if_dataout_block_clk_loop_cnt_1__dxmux (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[3] ), .o ( left_hi_if_dataout_block_clk_loop_cnt_1__dxmux_17348 ) );
x_buf left_hi_if_dataout_block_clk_loop_cnt_1__dymux (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[4] ), .o ( left_hi_if_dataout_block_clk_loop_cnt_1__dymux_17333 ) );
x_buf  left_hi_if_dataout_block_clk_loop_cnt_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_cnt_1__srinv_17324) );
x_buf  left_hi_if_dataout_block_clk_loop_cnt_1__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_clk_loop_cnt_1__clkinv_17323) );
x_buf  left_hi_if_dataout_block_clk_loop_cnt_1__ceinv ( .i(left_hi_if_dataout_block_clk_loop_cnt_not0002), .o(left_hi_if_dataout_block_clk_loop_cnt_1__ceinv_17322) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_3__xused ( .i(right_hi_if_dataout_block_clk_loop_cnt_not0002_pack_3), .o(right_hi_if_dataout_block_clk_loop_cnt_not0002) );
x_buf right_hi_if_dataout_block_clk_loop_cnt_3__dymux (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[1] ), .o ( right_hi_if_dataout_block_clk_loop_cnt_3__dymux_17378 ) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_3__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_clk_loop_cnt_3__clkinv_17369) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_3__ceinv ( .i(right_hi_if_dataout_block_clk_loop_cnt_not0002), .o(right_hi_if_dataout_block_clk_loop_cnt_3__ceinv_17368) );
x_buf  left_hi_if_dataout_block_clk_loop_cnt_3__xused ( .i(left_hi_if_dataout_block_clk_loop_cnt_not0002_pack_3), .o(left_hi_if_dataout_block_clk_loop_cnt_not0002) );
x_buf left_hi_if_dataout_block_clk_loop_cnt_3__dymux (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[1] ), .o ( left_hi_if_dataout_block_clk_loop_cnt_3__dymux_17416 ) );
x_buf  left_hi_if_dataout_block_clk_loop_cnt_3__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_clk_loop_cnt_3__clkinv_17407) );
x_buf  left_hi_if_dataout_block_clk_loop_cnt_3__ceinv ( .i(left_hi_if_dataout_block_clk_loop_cnt_not0002), .o(left_hi_if_dataout_block_clk_loop_cnt_3__ceinv_17406) );
x_buf right_hi_if_datain_block_inputcap_1__dxmux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[0] ), .o ( right_hi_if_datain_block_inputcap_1__dxmux_17461 ) );
x_buf  right_hi_if_datain_block_inputcap_1__dymux ( .i(right_hi_if_datain_block_inp_pin3_4), .o(right_hi_if_datain_block_inputcap_1__dymux_17452) );
x_buf  right_hi_if_datain_block_inputcap_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_inputcap_1__srinv_17443) );
x_buf  right_hi_if_datain_block_inputcap_1__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_inputcap_1__clkinv_17442) );
x_buf  right_hi_if_datain_block_inputcap_1__ceinv ( .i(right_hi_if_datain_block_en_inpcapdly_8173), .o(right_hi_if_datain_block_inputcap_1__ceinv_17441) );
x_buf left_hi_if_datain_block_inputcap_1__dxmux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[0] ), .o ( left_hi_if_datain_block_inputcap_1__dxmux_17498 ) );
x_buf  left_hi_if_datain_block_inputcap_1__dymux ( .i(left_hi_if_datain_block_inp_pin3_4), .o(left_hi_if_datain_block_inputcap_1__dymux_17489) );
x_buf  left_hi_if_datain_block_inputcap_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_inputcap_1__srinv_17480) );
x_buf  left_hi_if_datain_block_inputcap_1__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_inputcap_1__clkinv_17479) );
x_buf  left_hi_if_datain_block_inputcap_1__ceinv ( .i(left_hi_if_datain_block_en_inpcapdly_8164), .o(left_hi_if_datain_block_inputcap_1__ceinv_17478) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_1__dxmux ( .i(right_hi_if_dataout_block_mcount_fifo_ra_h1), .o(right_hi_if_dataout_block_fifo_ra_h_1__dxmux_17543) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_1__dymux ( .i(right_hi_if_dataout_block_mcount_fifo_ra_h), .o(right_hi_if_dataout_block_fifo_ra_h_1__dymux_17528) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_ra_h_1__srinv_17518) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_1__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_fifo_ra_h_1__clkinv_17517) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_1__ceinv ( .i(right_hi_if_dataout_block_fifo_ra_h_not0001_0), .o(right_hi_if_dataout_block_fifo_ra_h_1__ceinv_17516) );
x_buf  left_hi_if_dataout_block_fifo_ra_h_1__dxmux ( .i(left_hi_if_dataout_block_mcount_fifo_ra_h1), .o(left_hi_if_dataout_block_fifo_ra_h_1__dxmux_17587) );
x_buf  left_hi_if_dataout_block_fifo_ra_h_1__dymux ( .i(left_hi_if_dataout_block_mcount_fifo_ra_h), .o(left_hi_if_dataout_block_fifo_ra_h_1__dymux_17572) );
x_buf  left_hi_if_dataout_block_fifo_ra_h_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_ra_h_1__srinv_17562) );
x_buf  left_hi_if_dataout_block_fifo_ra_h_1__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_fifo_ra_h_1__clkinv_17561) );
x_buf  left_hi_if_dataout_block_fifo_ra_h_1__ceinv ( .i(left_hi_if_dataout_block_fifo_ra_h_not0001_0), .o(left_hi_if_dataout_block_fifo_ra_h_1__ceinv_17560) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_2__dymux ( .i(right_hi_if_dataout_block_mcount_fifo_ra_h2), .o(right_hi_if_dataout_block_fifo_ra_h_2__dymux_17615) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_2__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_fifo_ra_h_2__clkinv_17606) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_2__ceinv ( .i(right_hi_if_dataout_block_fifo_ra_h_not0001_0), .o(right_hi_if_dataout_block_fifo_ra_h_2__ceinv_17605) );
x_buf  left_hi_if_dataout_block_fifo_ra_h_2__dymux ( .i(left_hi_if_dataout_block_mcount_fifo_ra_h2), .o(left_hi_if_dataout_block_fifo_ra_h_2__dymux_17652) );
x_buf  left_hi_if_dataout_block_fifo_ra_h_2__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_fifo_ra_h_2__clkinv_17643) );
x_buf  left_hi_if_dataout_block_fifo_ra_h_2__ceinv ( .i(left_hi_if_dataout_block_fifo_ra_h_not0001_0), .o(left_hi_if_dataout_block_fifo_ra_h_2__ceinv_17642) );
x_buf  right_hi_if_dataout_block_fifo_ra_l_1__dxmux ( .i(right_hi_if_dataout_block_mcount_fifo_ra_l1), .o(right_hi_if_dataout_block_fifo_ra_l_1__dxmux_17706) );
x_buf  right_hi_if_dataout_block_fifo_ra_l_1__dymux ( .i(right_hi_if_dataout_block_mcount_fifo_ra_l), .o(right_hi_if_dataout_block_fifo_ra_l_1__dymux_17690) );
x_buf  right_hi_if_dataout_block_fifo_ra_l_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_ra_l_1__srinv_17680) );
x_buf  right_hi_if_dataout_block_fifo_ra_l_1__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_fifo_ra_l_1__clkinv_17679) );
x_buf  right_hi_if_dataout_block_fifo_ra_l_1__ceinv ( .i(right_hi_if_dataout_block_fifo_ra_l_not0001_0), .o(right_hi_if_dataout_block_fifo_ra_l_1__ceinv_17678) );
x_buf  left_hi_if_dataout_block_fifo_ra_l_1__dxmux ( .i(left_hi_if_dataout_block_mcount_fifo_ra_l1), .o(left_hi_if_dataout_block_fifo_ra_l_1__dxmux_17752) );
x_buf  left_hi_if_dataout_block_fifo_ra_l_1__dymux ( .i(left_hi_if_dataout_block_mcount_fifo_ra_l), .o(left_hi_if_dataout_block_fifo_ra_l_1__dymux_17736) );
x_buf  left_hi_if_dataout_block_fifo_ra_l_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_ra_l_1__srinv_17726) );
x_buf  left_hi_if_dataout_block_fifo_ra_l_1__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_fifo_ra_l_1__clkinv_17725) );
x_buf  left_hi_if_dataout_block_fifo_ra_l_1__ceinv ( .i(left_hi_if_dataout_block_fifo_ra_l_not0001_0), .o(left_hi_if_dataout_block_fifo_ra_l_1__ceinv_17724) );
x_buf  right_hi_if_dataout_block_fifo_ra_l_2__xused ( .i(right_hi_if_dataout_block_fifo_wa_not0001), .o(right_hi_if_dataout_block_fifo_wa_not0001_0) );
x_buf  right_hi_if_dataout_block_fifo_ra_l_2__dymux ( .i(right_hi_if_dataout_block_mcount_fifo_ra_l2), .o(right_hi_if_dataout_block_fifo_ra_l_2__dymux_17781) );
x_buf  right_hi_if_dataout_block_fifo_ra_l_2__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_fifo_ra_l_2__clkinv_17772) );
x_buf  right_hi_if_dataout_block_fifo_ra_l_2__ceinv ( .i(right_hi_if_dataout_block_fifo_ra_l_not0001_0), .o(right_hi_if_dataout_block_fifo_ra_l_2__ceinv_17771) );
x_buf  left_hi_if_dataout_block_fifo_ra_l_2__xused ( .i(left_hi_if_dataout_block_fifo_wa_not0001), .o(left_hi_if_dataout_block_fifo_wa_not0001_0) );
x_buf  left_hi_if_dataout_block_fifo_ra_l_2__dymux ( .i(left_hi_if_dataout_block_mcount_fifo_ra_l2), .o(left_hi_if_dataout_block_fifo_ra_l_2__dymux_17819) );
x_buf  left_hi_if_dataout_block_fifo_ra_l_2__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_fifo_ra_l_2__clkinv_17810) );
x_buf  left_hi_if_dataout_block_fifo_ra_l_2__ceinv ( .i(left_hi_if_dataout_block_fifo_ra_l_not0001_0), .o(left_hi_if_dataout_block_fifo_ra_l_2__ceinv_17809) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_0__xused ( .i(right_hi_if_dataout_block_fifo_ra_l_not0001_17871), .o(right_hi_if_dataout_block_fifo_ra_l_not0001_0) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_0__dymux ( .i(right_hi_if_dataout_block_shift_bit_cnt_0_mux0000), .o(right_hi_if_dataout_block_shift_bit_cnt_0__dymux_17859) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_0__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_bit_cnt_0__clkinv_17848) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_0__ceinv ( .i(right_hi_if_dataout_block_shift_bit_cnt_0_not0001), .o(right_hi_if_dataout_block_shift_bit_cnt_0__ceinv_17847) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_0__xused ( .i(left_hi_if_dataout_block_fifo_ra_l_not0001_17909), .o(left_hi_if_dataout_block_fifo_ra_l_not0001_0) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_0__dymux ( .i(left_hi_if_dataout_block_shift_bit_cnt_0_mux0000), .o(left_hi_if_dataout_block_shift_bit_cnt_0__dymux_17897) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_0__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_bit_cnt_0__clkinv_17886) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_0__ceinv ( .i(left_hi_if_dataout_block_shift_bit_cnt_0_not0001), .o(left_hi_if_dataout_block_shift_bit_cnt_0__ceinv_17885) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_1__dymux ( .i(right_hi_if_dataout_block_shift_bit_cnt_1_mux0000), .o(right_hi_if_dataout_block_shift_bit_cnt_1__dymux_17934) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_1__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_bit_cnt_1__clkinv_17923) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_1__ceinv ( .i(right_hi_if_dataout_block_shift_bit_cnt_1_not0001), .o(right_hi_if_dataout_block_shift_bit_cnt_1__ceinv_17922) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_1__dymux ( .i(left_hi_if_dataout_block_shift_bit_cnt_1_mux0000), .o(left_hi_if_dataout_block_shift_bit_cnt_1__dymux_17972) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_1__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_bit_cnt_1__clkinv_17961) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_1__ceinv ( .i(left_hi_if_dataout_block_shift_bit_cnt_1_not0001), .o(left_hi_if_dataout_block_shift_bit_cnt_1__ceinv_17960) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_2__xused ( .i(right_hi_if_dataout_block_fifo_intr_not0001), .o(right_hi_if_dataout_block_fifo_intr_not0001_0) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_2__dymux ( .i(right_hi_if_dataout_block_shift_bit_cnt_2_mux0000), .o(right_hi_if_dataout_block_shift_bit_cnt_2__dymux_18011) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_2__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_bit_cnt_2__clkinv_18000) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_2__ceinv ( .i(right_hi_if_dataout_block_shift_bit_cnt_2_not0001_16727), .o(right_hi_if_dataout_block_shift_bit_cnt_2__ceinv_17999) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_2__xused ( .i(left_hi_if_dataout_block_fifo_intr_not0001), .o(left_hi_if_dataout_block_fifo_intr_not0001_0) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_2__dymux ( .i(left_hi_if_dataout_block_shift_bit_cnt_2_mux0000), .o(left_hi_if_dataout_block_shift_bit_cnt_2__dymux_18049) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_2__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_bit_cnt_2__clkinv_18038) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_2__ceinv ( .i(left_hi_if_dataout_block_shift_bit_cnt_2_not0001_16703), .o(left_hi_if_dataout_block_shift_bit_cnt_2__ceinv_18037) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_3__dymux ( .i(right_hi_if_dataout_block_shift_bit_cnt_3_mux0000), .o(right_hi_if_dataout_block_shift_bit_cnt_3__dymux_18087) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_3__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_bit_cnt_3__clkinv_18076) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_3__ceinv ( .i(right_hi_if_dataout_block_shift_bit_cnt_3_not0001_16871), .o(right_hi_if_dataout_block_shift_bit_cnt_3__ceinv_18075) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_3__dymux ( .i(left_hi_if_dataout_block_shift_bit_cnt_3_mux0000), .o(left_hi_if_dataout_block_shift_bit_cnt_3__dymux_18125) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_3__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_bit_cnt_3__clkinv_18114) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_3__ceinv ( .i(left_hi_if_dataout_block_shift_bit_cnt_3_not0001_16847), .o(left_hi_if_dataout_block_shift_bit_cnt_3__ceinv_18113) );
x_buf  right_hi_if_dataout_block_fifo_wa_1__dxmux ( .i(right_hi_if_dataout_block_mcount_fifo_wa1), .o(right_hi_if_dataout_block_fifo_wa_1__dxmux_18178) );
x_buf  right_hi_if_dataout_block_fifo_wa_1__dymux ( .i(right_hi_if_dataout_block_mcount_fifo_wa), .o(right_hi_if_dataout_block_fifo_wa_1__dymux_18162) );
x_buf  right_hi_if_dataout_block_fifo_wa_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_wa_1__srinv_18152) );
x_buf  right_hi_if_dataout_block_fifo_wa_1__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_fifo_wa_1__clkinv_18151) );
x_buf  right_hi_if_dataout_block_fifo_wa_1__ceinv ( .i(right_hi_if_dataout_block_fifo_wa_not0001_0), .o(right_hi_if_dataout_block_fifo_wa_1__ceinv_18150) );
x_lut4_0x0606 left_hi_if_dataout_block_mcount_fifo_wa_xor_1_11 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr1 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr2 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr3 ), .o( left_hi_if_dataout_block_mcount_fifo_wa1 ) ) ;
x_buf  left_hi_if_dataout_block_fifo_wa_1__ffy_rstor ( .i(left_hi_if_dataout_block_fifo_wa_1__srinv_18198), .o(left_hi_if_dataout_block_fifo_wa_1__ffy_rst) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_wa_0 (  .i ( left_hi_if_dataout_block_fifo_wa_1__dymux_18208 ), .ce ( left_hi_if_dataout_block_fifo_wa_1__ceinv_18196 ), .clk ( left_hi_if_dataout_block_fifo_wa_1__clkinv_18197 ), .rst ( left_hi_if_dataout_block_fifo_wa_1__ffy_rst ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ) );
x_lut4_0x1111 left_hi_if_dataout_block_mcount_fifo_wa_xor_0_11 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_0_11_adr1 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_0_11_adr2 ), .o( left_hi_if_dataout_block_mcount_fifo_wa ) ) ;
x_buf  left_hi_if_dataout_block_fifo_wa_1__ffx_rstor ( .i(left_hi_if_dataout_block_fifo_wa_1__srinv_18198), .o(left_hi_if_dataout_block_fifo_wa_1__ffx_rst) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_wa_1 (  .i ( left_hi_if_dataout_block_fifo_wa_1__dxmux_18224 ), .ce ( left_hi_if_dataout_block_fifo_wa_1__ceinv_18196 ), .clk ( left_hi_if_dataout_block_fifo_wa_1__clkinv_18197 ), .rst ( left_hi_if_dataout_block_fifo_wa_1__ffx_rst ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ) );
x_buf  left_hi_if_dataout_block_fifo_wa_1__dxmux ( .i(left_hi_if_dataout_block_mcount_fifo_wa1), .o(left_hi_if_dataout_block_fifo_wa_1__dxmux_18224) );
x_buf  left_hi_if_dataout_block_fifo_wa_1__dymux ( .i(left_hi_if_dataout_block_mcount_fifo_wa), .o(left_hi_if_dataout_block_fifo_wa_1__dymux_18208) );
x_buf  left_hi_if_dataout_block_fifo_wa_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_wa_1__srinv_18198) );
x_buf  left_hi_if_dataout_block_fifo_wa_1__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_fifo_wa_1__clkinv_18197) );
x_buf  left_hi_if_dataout_block_fifo_wa_1__ceinv ( .i(left_hi_if_dataout_block_fifo_wa_not0001_0), .o(left_hi_if_dataout_block_fifo_wa_1__ceinv_18196) );
x_buf  right_hi_if_dataout_block_fifo_wa_2__ffy_rstor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_wa_2__ffy_rst) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_wa_2 (  .i ( right_hi_if_dataout_block_fifo_wa_2__dymux_18250 ), .ce ( right_hi_if_dataout_block_fifo_wa_2__ceinv_18240 ), .clk ( right_hi_if_dataout_block_fifo_wa_2__clkinv_18241 ), .rst ( right_hi_if_dataout_block_fifo_wa_2__ffy_rst ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ) );
x_lut4_0x0078 right_hi_if_dataout_block_mcount_fifo_wa_xor_2_11 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr1 ), .i1( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr3 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr4 ), .o( right_hi_if_dataout_block_mcount_fifo_wa2 ) ) ;
x_buf  right_hi_if_dataout_block_fifo_wa_2__dymux ( .i(right_hi_if_dataout_block_mcount_fifo_wa2), .o(right_hi_if_dataout_block_fifo_wa_2__dymux_18250) );
x_buf  right_hi_if_dataout_block_fifo_wa_2__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_fifo_wa_2__clkinv_18241) );
x_buf  right_hi_if_dataout_block_fifo_wa_2__ceinv ( .i(right_hi_if_dataout_block_fifo_wa_not0001_0), .o(right_hi_if_dataout_block_fifo_wa_2__ceinv_18240) );
x_buf  left_hi_if_dataout_block_fifo_wa_2__ffy_rstor ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_wa_2__ffy_rst) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_wa_2 (  .i ( left_hi_if_dataout_block_fifo_wa_2__dymux_18276 ), .ce ( left_hi_if_dataout_block_fifo_wa_2__ceinv_18266 ), .clk ( left_hi_if_dataout_block_fifo_wa_2__clkinv_18267 ), .rst ( left_hi_if_dataout_block_fifo_wa_2__ffy_rst ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ) );
x_lut4_0x1444 left_hi_if_dataout_block_mcount_fifo_wa_xor_2_11 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr1 ), .i1( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr3 ), .i3( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o( left_hi_if_dataout_block_mcount_fifo_wa2 ) ) ;
x_buf  left_hi_if_dataout_block_fifo_wa_2__dymux ( .i(left_hi_if_dataout_block_mcount_fifo_wa2), .o(left_hi_if_dataout_block_fifo_wa_2__dymux_18276) );
x_buf  left_hi_if_dataout_block_fifo_wa_2__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_fifo_wa_2__clkinv_18267) );
x_buf  left_hi_if_dataout_block_fifo_wa_2__ceinv ( .i(left_hi_if_dataout_block_fifo_wa_not0001_0), .o(left_hi_if_dataout_block_fifo_wa_2__ceinv_18266) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd2_ffy_rstor ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd2_srinv_18299), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd2_ffy_rst) );
x_ff_NO_set  right_hi_if_datain_block_statesda_scl_fsm_ffd1 (  .i(right_hi_if_datain_block_statesda_scl_fsm_ffd2_dymux_18309), .ce(right_hi_if_datain_block_statesda_scl_fsm_ffd2_ceinv_18297), .clk(right_hi_if_datain_block_statesda_scl_fsm_ffd2_clkinv_18298), .rst(right_hi_if_datain_block_statesda_scl_fsm_ffd2_ffy_rst), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd1_8104) );
x_lut4_0xaa00 right_hi_if_datain_block_statesda_scl_fsm_ffd1_in1 ( .i0( right_hi_if_datain_block_statesda_scl_fsm_ffd2_8100 ), .i3( right_hi_if_datain_block_i2cs_15_ ), .o( right_hi_if_datain_block_statesda_scl_fsm_ffd1_in ) ) ;
x_lut4_0xfffe right_hi_if_datain_block_data_shiftint_mux00008 ( .i0( right_hi_if_datain_block_statesda_scl_fsm_ffd2_8100 ), .i1( right_hi_if_datain_block_statesda_scl_fsm_ffd4_8337 ), .i2( right_hi_if_datain_block_statesda_scl_fsm_ffd10_8102 ), .i3( right_hi_if_datain_block_statesda_scl_fsm_ffd3_8336 ), .o( right_hi_if_datain_block_data_shiftint_mux00008_18322 ) ) ;
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd2_ffx_rstor ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd2_srinv_18299), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd2_ffx_rst) );
x_ff_NO_set  right_hi_if_datain_block_statesda_scl_fsm_ffd2 (  .i(right_hi_if_datain_block_statesda_scl_fsm_ffd2_dxmux_18325), .ce(right_hi_if_datain_block_statesda_scl_fsm_ffd2_ceinv_18297), .clk(right_hi_if_datain_block_statesda_scl_fsm_ffd2_clkinv_18298), .rst(right_hi_if_datain_block_statesda_scl_fsm_ffd2_ffx_rst), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd2_8100) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd2_dxmux ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd3_8336), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd2_dxmux_18325) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd2_xused ( .i(right_hi_if_datain_block_data_shiftint_mux00008_18322), .o(right_hi_if_datain_block_data_shiftint_mux00008_0) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd2_dymux ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd1_in), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd2_dymux_18309) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd2_srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd2_srinv_18299) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd2_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd2_clkinv_18298) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd2_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd2_ceinv_18297) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd2_dxmux ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd3_8338), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd2_dxmux_18374) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd2_xused ( .i(left_hi_if_datain_block_data_shiftint_mux00008_18371), .o(left_hi_if_datain_block_data_shiftint_mux00008_0) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd2_dymux ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd1_in), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd2_dymux_18358) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd2_srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd2_srinv_18348) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd2_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd2_clkinv_18347) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd2_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd2_ceinv_18346) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd9_dxmux ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd9_in), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd9_dxmux_18420) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd9_dymux ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd8_in), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd9_dymux_18405) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd9_srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd9_srinv_18396) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd9_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd9_clkinv_18395) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd9_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd9_ceinv_18394) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd9_dxmux ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd9_in), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd9_dxmux_18466) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd9_dymux ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd8_in), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd9_dymux_18451) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd9_srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd9_srinv_18442) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd9_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd9_clkinv_18441) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd9_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd9_ceinv_18440) );
x_lut4_0xddff right_hi_if_datain_block_i_fifo_10_mux00001 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i_fifo_10_mux00001_adr1 ), .i1( \FlexBus_right_hi_if_datain_block_intstatus[0] ), .i3( \FlexBus_right_hi_if_datain_block_intstatus[1] ), .o( right_hi_if_datain_block_i_fifo_10_mux0000 ) ) ;
x_buf  right_hi_if_datain_block_i_fifo_10__ffy_rstor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i_fifo_10__ffy_rst) );
x_ff_NO_set  right_hi_if_datain_block_i_fifo_10 (  .i ( right_hi_if_datain_block_i_fifo_10__dymux_18497 ), .ce ( right_hi_if_datain_block_i_fifo_10__ceinv_18486 ), .clk ( right_hi_if_datain_block_i_fifo_10__clkinv_18487 ), .rst ( right_hi_if_datain_block_i_fifo_10__ffy_rst ), .o ( \FlexBus_right_hi_if_datain_block_i_fifo[10] ) );
x_lut4_0xf2f0 right_hi_if_datain_block_i_fifo_10_not00011 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i_fifo_10_not00011_adr1 ), .i1( \FlexBus_right_hi_if_datain_block_intstatus[0] ), .i2( nlwbuffersignal_right_hi_if_datain_block_i_fifo_10_not00011_adr3 ), .i3( \FlexBus_right_hi_if_datain_block_intstatus[1] ), .o( right_hi_if_datain_block_i_fifo_10_not0001_pack_4 ) ) ;
x_buf  right_hi_if_datain_block_i_fifo_10__dymux ( .i(right_hi_if_datain_block_i_fifo_10_mux0000), .o(right_hi_if_datain_block_i_fifo_10__dymux_18497) );
x_buf  right_hi_if_datain_block_i_fifo_10__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i_fifo_10__clkinv_18487) );
x_buf  right_hi_if_datain_block_i_fifo_10__ceinv ( .i(right_hi_if_datain_block_i_fifo_10_not0001_pack_4), .o(right_hi_if_datain_block_i_fifo_10__ceinv_18486) );
x_ff_NO_rst  right_hi_if_datain_block_i2c_sdaint (  .i(right_hi_if_datain_block_i2c_sdaint_dymux_18530), .ce(right_hi_if_datain_block_i2c_sdaint_ceinv_18518), .clk(right_hi_if_datain_block_i2c_sdaint_clkinv_18519), .set(right_hi_if_datain_block_i2c_sdaint_srinv_18520), .o(right_hi_if_datain_block_i2c_sdaint_7907) );
x_lut4_0xfff0 right_hi_if_datain_block_i2c_sdaint_mux000142 ( .i2( right_hi_if_datain_block_i2c_sdaint_mux000122_0 ), .i3( right_hi_if_datain_block_i2c_sdaint_mux000141_0 ), .o( right_hi_if_datain_block_i2c_sdaint_mux0001 ) ) ;
x_buf  right_hi_if_datain_block_i2c_sdaint_dymux ( .i(right_hi_if_datain_block_i2c_sdaint_mux0001), .o(right_hi_if_datain_block_i2c_sdaint_dymux_18530) );
x_buf  right_hi_if_datain_block_i2c_sdaint_srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2c_sdaint_srinv_18520) );
x_buf  right_hi_if_datain_block_i2c_sdaint_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i2c_sdaint_clkinv_18519) );
x_buf  right_hi_if_datain_block_i2c_sdaint_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_datain_block_i2c_sdaint_ceinv_18518) );
x_buf  right_hi_if_datain_block_i_fifo_9__xused ( .i(n53), .o(n53_0) );
x_buf  right_hi_if_datain_block_i_fifo_9__dymux ( .i(right_hi_if_datain_block_i_fifo_9_mux0000), .o(right_hi_if_datain_block_i_fifo_9__dymux_18558) );
x_buf  right_hi_if_datain_block_i_fifo_9__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i_fifo_9__clkinv_18547) );
x_buf  right_hi_if_datain_block_i_fifo_9__ceinv ( .i(right_hi_if_datain_block_i_fifo_9_not0001_20140), .o(right_hi_if_datain_block_i_fifo_9__ceinv_18546) );
x_lut4_0x005a right_hi_if_timer_block_mcount_frame_cnt_xor_1_11 ( .i0( \FlexBus_right_hi_if_timer_block_frame_cnt[1] ), .i2( \FlexBus_right_hi_if_timer_block_frame_cnt[0] ), .i3( right_hi_if_timer_block_frame_cnt_cmp_eq0000_0 ), .o( right_hi_if_timer_block_mcount_frame_cnt1 ) ) ;
x_lut4_0x000f right_hi_if_timer_block_mcount_frame_cnt_xor_0_11 ( .i2( \FlexBus_right_hi_if_timer_block_frame_cnt[0] ), .i3( right_hi_if_timer_block_frame_cnt_cmp_eq0000_0 ), .o( right_hi_if_timer_block_mcount_frame_cnt ) ) ;
x_buf  right_hi_if_timer_block_frame_cnt_1__ffy_rstor ( .i(right_hi_if_timer_block_frame_cnt_1__srinv_18589), .o(right_hi_if_timer_block_frame_cnt_1__ffy_rst) );
x_ff_NO_set  right_hi_if_timer_block_frame_cnt_0 (  .i ( right_hi_if_timer_block_frame_cnt_1__dymux_18599 ), .ce ( right_hi_if_timer_block_frame_cnt_1__ceinv_18587 ), .clk ( right_hi_if_timer_block_frame_cnt_1__clkinv_18588 ), .rst ( right_hi_if_timer_block_frame_cnt_1__ffy_rst ), .o ( \FlexBus_right_hi_if_timer_block_frame_cnt[0] ) );
x_buf  right_hi_if_timer_block_frame_cnt_1__dxmux ( .i(right_hi_if_timer_block_frame_cnt_1__fxmux_18614), .o(right_hi_if_timer_block_frame_cnt_1__dxmux_18615) );
x_buf  right_hi_if_timer_block_frame_cnt_1__xused ( .i(right_hi_if_timer_block_frame_cnt_1__fxmux_18614), .o(right_hi_if_timer_block_mcount_frame_cnt1_0) );
x_buf  right_hi_if_timer_block_frame_cnt_1__fxmux ( .i(right_hi_if_timer_block_mcount_frame_cnt1), .o(right_hi_if_timer_block_frame_cnt_1__fxmux_18614) );
x_buf  right_hi_if_timer_block_frame_cnt_1__dymux ( .i(right_hi_if_timer_block_frame_cnt_1__gymux_18598), .o(right_hi_if_timer_block_frame_cnt_1__dymux_18599) );
x_buf  right_hi_if_timer_block_frame_cnt_1__yused ( .i(right_hi_if_timer_block_frame_cnt_1__gymux_18598), .o(right_hi_if_timer_block_mcount_frame_cnt_0) );
x_buf  right_hi_if_timer_block_frame_cnt_1__gymux ( .i(right_hi_if_timer_block_mcount_frame_cnt), .o(right_hi_if_timer_block_frame_cnt_1__gymux_18598) );
x_buf  right_hi_if_timer_block_frame_cnt_1__srinv ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_frame_cnt_1__srinv_18589) );
x_buf  right_hi_if_timer_block_frame_cnt_1__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_frame_cnt_1__clkinv_18588) );
x_buf  right_hi_if_timer_block_frame_cnt_1__ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_frame_cnt_1__ceinv_18587) );
x_ff_NO_set  right_hi_if_timer_block_frame_cnt_1 (  .i ( right_hi_if_timer_block_frame_cnt_1__dxmux_18615 ), .ce ( right_hi_if_timer_block_frame_cnt_1__ceinv_18587 ), .clk ( right_hi_if_timer_block_frame_cnt_1__clkinv_18588 ), .rst ( right_hi_if_timer_block_frame_cnt_1__srinv_18589 ), .o ( \FlexBus_right_hi_if_timer_block_frame_cnt[1] ) );
x_buf  left_hi_if_timer_block_frame_cnt_1__dxmux ( .i(left_hi_if_timer_block_frame_cnt_1__fxmux_18662), .o(left_hi_if_timer_block_frame_cnt_1__dxmux_18663) );
x_buf  left_hi_if_timer_block_frame_cnt_1__xused ( .i(left_hi_if_timer_block_frame_cnt_1__fxmux_18662), .o(left_hi_if_timer_block_mcount_frame_cnt1_0) );
x_buf  left_hi_if_timer_block_frame_cnt_1__fxmux ( .i(left_hi_if_timer_block_mcount_frame_cnt1), .o(left_hi_if_timer_block_frame_cnt_1__fxmux_18662) );
x_buf  left_hi_if_timer_block_frame_cnt_1__dymux ( .i(left_hi_if_timer_block_frame_cnt_1__gymux_18646), .o(left_hi_if_timer_block_frame_cnt_1__dymux_18647) );
x_buf  left_hi_if_timer_block_frame_cnt_1__yused ( .i(left_hi_if_timer_block_frame_cnt_1__gymux_18646), .o(left_hi_if_timer_block_mcount_frame_cnt_0) );
x_buf  left_hi_if_timer_block_frame_cnt_1__gymux ( .i(left_hi_if_timer_block_mcount_frame_cnt), .o(left_hi_if_timer_block_frame_cnt_1__gymux_18646) );
x_buf  left_hi_if_timer_block_frame_cnt_1__srinv ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_frame_cnt_1__srinv_18637) );
x_buf  left_hi_if_timer_block_frame_cnt_1__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_frame_cnt_1__clkinv_18636) );
x_buf  left_hi_if_timer_block_frame_cnt_1__ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_frame_cnt_1__ceinv_18635) );
x_buf  right_hi_if_timer_block_frame_cnt_2__xused ( .i(right_hi_if_timer_block_frame_cnt_cmp_eq0000562_18707), .o(right_hi_if_timer_block_frame_cnt_cmp_eq0000562_0) );
x_buf  right_hi_if_timer_block_frame_cnt_2__dymux ( .i(right_hi_if_timer_block_frame_cnt_2__gymux_18694), .o(right_hi_if_timer_block_frame_cnt_2__dymux_18695) );
x_buf  right_hi_if_timer_block_frame_cnt_2__yused ( .i(right_hi_if_timer_block_frame_cnt_2__gymux_18694), .o(right_hi_if_timer_block_mcount_frame_cnt2_0) );
x_buf  right_hi_if_timer_block_frame_cnt_2__gymux ( .i(right_hi_if_timer_block_mcount_frame_cnt2), .o(right_hi_if_timer_block_frame_cnt_2__gymux_18694) );
x_buf  right_hi_if_timer_block_frame_cnt_2__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_frame_cnt_2__clkinv_18686) );
x_buf  right_hi_if_timer_block_frame_cnt_2__ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_frame_cnt_2__ceinv_18685) );
x_lut4_0x8241 left_hi_if_timer_block_frame_cnt_cmp_eq0000562 ( .i0( left_hi_if_timer_block_hibcr_int_11_ ), .i1( left_hi_if_timer_block_hibcr_int_12_ ), .i2( \FlexBus_left_hi_if_timer_block_frame_cnt[3] ), .i3( \FlexBus_left_hi_if_timer_block_frame_cnt[2] ), .o( left_hi_if_timer_block_frame_cnt_cmp_eq0000562_18746 ) ) ;
x_lut4_0x0708 left_hi_if_timer_block_mcount_frame_cnt_xor_2_11 ( .i0( \FlexBus_left_hi_if_timer_block_frame_cnt[0] ), .i1( nlwbuffersignal_left_hi_if_timer_block_mcount_frame_cnt_xor_2_11_adr2 ), .i2( left_hi_if_timer_block_frame_cnt_cmp_eq0000_0 ), .i3( \FlexBus_left_hi_if_timer_block_frame_cnt[2] ), .o( left_hi_if_timer_block_mcount_frame_cnt2 ) ) ;
x_buf  left_hi_if_timer_block_frame_cnt_2__ffy_rstor ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_frame_cnt_2__ffy_rst) );
x_ff_NO_set  left_hi_if_timer_block_frame_cnt_2 (  .i ( left_hi_if_timer_block_frame_cnt_2__dymux_18734 ), .ce ( left_hi_if_timer_block_frame_cnt_2__ceinv_18724 ), .clk ( left_hi_if_timer_block_frame_cnt_2__clkinv_18725 ), .rst ( left_hi_if_timer_block_frame_cnt_2__ffy_rst ), .o ( \FlexBus_left_hi_if_timer_block_frame_cnt[2] ) );
x_buf  left_hi_if_timer_block_frame_cnt_2__xused ( .i(left_hi_if_timer_block_frame_cnt_cmp_eq0000562_18746), .o(left_hi_if_timer_block_frame_cnt_cmp_eq0000562_0) );
x_buf  left_hi_if_timer_block_frame_cnt_2__dymux ( .i(left_hi_if_timer_block_frame_cnt_2__gymux_18733), .o(left_hi_if_timer_block_frame_cnt_2__dymux_18734) );
x_buf  left_hi_if_timer_block_frame_cnt_2__yused ( .i(left_hi_if_timer_block_frame_cnt_2__gymux_18733), .o(left_hi_if_timer_block_mcount_frame_cnt2_0) );
x_buf  left_hi_if_timer_block_frame_cnt_2__gymux ( .i(left_hi_if_timer_block_mcount_frame_cnt2), .o(left_hi_if_timer_block_frame_cnt_2__gymux_18733) );
x_buf  left_hi_if_timer_block_frame_cnt_2__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_frame_cnt_2__clkinv_18725) );
x_buf  left_hi_if_timer_block_frame_cnt_2__ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_frame_cnt_2__ceinv_18724) );
x_buf  right_hi_if_timer_block_frame_cnt_4__dymux ( .i(right_hi_if_timer_block_mcount_frame_cnt4), .o(right_hi_if_timer_block_frame_cnt_4__dymux_18767) );
x_buf  right_hi_if_timer_block_frame_cnt_4__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_frame_cnt_4__clkinv_18758) );
x_buf  right_hi_if_timer_block_frame_cnt_4__ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_frame_cnt_4__ceinv_18757) );
x_buf  left_hi_if_timer_block_frame_cnt_4__ffy_rstor ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_frame_cnt_4__ffy_rst) );
x_ff_NO_set  left_hi_if_timer_block_frame_cnt_4 (  .i ( left_hi_if_timer_block_frame_cnt_4__dymux_18793 ), .ce ( left_hi_if_timer_block_frame_cnt_4__ceinv_18783 ), .clk ( left_hi_if_timer_block_frame_cnt_4__clkinv_18784 ), .rst ( left_hi_if_timer_block_frame_cnt_4__ffy_rst ), .o ( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ) );
x_lut4_0x1540 left_hi_if_timer_block_mcount_frame_cnt_xor_4_11 ( .i0( left_hi_if_timer_block_frame_cnt_cmp_eq0000_0 ), .i1( \FlexBus_left_hi_if_timer_block_frame_cnt[3] ), .i2( \FlexBus_left_hi_if_timer_block_mcount_frame_cnt_cy[2] ), .i3( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .o( left_hi_if_timer_block_mcount_frame_cnt4 ) ) ;
x_buf  left_hi_if_timer_block_frame_cnt_4__dymux ( .i(left_hi_if_timer_block_mcount_frame_cnt4), .o(left_hi_if_timer_block_frame_cnt_4__dymux_18793) );
x_buf  left_hi_if_timer_block_frame_cnt_4__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_frame_cnt_4__clkinv_18784) );
x_buf  left_hi_if_timer_block_frame_cnt_4__ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_frame_cnt_4__ceinv_18783) );
x_buf  right_hi_if_datain_block_data_intrint_dymux ( .i(right_hi_if_datain_block_data_intrint_and0000), .o(right_hi_if_datain_block_data_intrint_dymux_18820) );
x_buf  right_hi_if_datain_block_data_intrint_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_data_intrint_clkinv_18809) );
x_lut4_0xfafa left_hi_if_datain_block_reset_intr_or00001 ( .i0( left_hi_if_datain_block_reset_intrint_8364 ), .i2( common_functions_resf_t_7470 ), .o( left_hi_if_datain_block_reset_intr_or0000 ) ) ;
x_buf  left_hi_if_datain_block_data_intrint_ffy_rstor ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_data_intrint_ffy_rst) );
x_ff_NO_ce_set  left_hi_if_datain_block_data_intrint (  .i(left_hi_if_datain_block_data_intrint_dymux_18855), .clk(left_hi_if_datain_block_data_intrint_clkinv_18844), .rst(left_hi_if_datain_block_data_intrint_ffy_rst), .o(left_hi_if_datain_block_data_intrint_7480) );
x_buf  left_hi_if_datain_block_data_intrint_dymux ( .i(left_hi_if_datain_block_data_intrint_and0000), .o(left_hi_if_datain_block_data_intrint_dymux_18855) );
x_buf  left_hi_if_datain_block_data_intrint_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_data_intrint_clkinv_18844) );
x_buf  left_hi_if_dataout_block_shift_c_dymux ( .i(left_hi_if_dataout_block_shift_c_mux0000), .o(left_hi_if_dataout_block_shift_c_dymux_18889) );
x_buf  left_hi_if_dataout_block_shift_c_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_c_clkinv_18878) );
x_buf  left_hi_if_dataout_block_shift_c_ceinv ( .i(left_hi_if_dataout_block_fifo_intr_not0001_0), .o(left_hi_if_dataout_block_shift_c_ceinv_18877) );
x_buf  common_functions_div_clk_1__dxmux ( .i(common_functions_mcount_div_clk1), .o(common_functions_div_clk_1__dxmux_18932) );
x_buf  common_functions_div_clk_1__dymux ( .i(common_functions_mcount_div_clk), .o(common_functions_div_clk_1__dymux_18917) );
x_buf  common_functions_div_clk_1__srinv ( .i(common_functions_resf_t_7470), .o(common_functions_div_clk_1__srinv_18907) );
x_buf  common_functions_div_clk_1__clkinv ( .i(clk_in_ibuf_7548), .o(common_functions_div_clk_1__clkinv_18906) );
x_buf  common_functions_div_clk_2__ffy_rstor ( .i(common_functions_resf_t_7470), .o(common_functions_div_clk_2__ffy_rst) );
x_ff_NO_ce_set  common_functions_div_clk_2 (  .i ( common_functions_div_clk_2__dymux_18955 ), .clk ( common_functions_div_clk_2__clkinv_18946 ), .rst ( common_functions_div_clk_2__ffy_rst ), .o ( \FlexBus_common_functions_div_clk[2] ) );
x_lut4_0x6a00 common_functions_mcount_div_clk_xor_2_11 ( .i0( \FlexBus_common_functions_div_clk[2] ), .i1( nlwbuffersignal_common_functions_mcount_div_clk_xor_2_11_adr2 ), .i2( \FlexBus_common_functions_div_clk[1] ), .i3( common_functions_csfri_2_ ), .o( common_functions_mcount_div_clk2 ) ) ;
x_buf  common_functions_div_clk_2__dymux ( .i(common_functions_mcount_div_clk2), .o(common_functions_div_clk_2__dymux_18955) );
x_buf  common_functions_div_clk_2__clkinv ( .i(clk_in_ibuf_7548), .o(common_functions_div_clk_2__clkinv_18946) );
x_buf  right_hi_if_datain_block_i2cactiveterm_xused ( .i(n190), .o(n190_0) );
x_buf  right_hi_if_datain_block_i2cactiveterm_dymux ( .i(right_hi_if_datain_block_statesda_scl_cmp_eq0000), .o(right_hi_if_datain_block_i2cactiveterm_dymux_18983) );
x_buf  right_hi_if_datain_block_i2cactiveterm_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i2cactiveterm_clkinv_18974) );
x_buf  left_hi_if_datain_block_i2cactiveterm_xused ( .i(n192), .o(n192_0) );
x_buf  left_hi_if_datain_block_i2cactiveterm_dymux ( .i(left_hi_if_datain_block_statesda_scl_cmp_eq0000), .o(left_hi_if_datain_block_i2cactiveterm_dymux_19018) );
x_buf  left_hi_if_datain_block_i2cactiveterm_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i2cactiveterm_clkinv_19009) );
x_buf  left_hi_if_timer_block_tcen_dymux ( .i(left_hi_if_timer_block_tcen_mux0000), .o(left_hi_if_timer_block_tcen_dymux_19053) );
x_buf  left_hi_if_timer_block_tcen_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_tcen_clkinv_19044) );
x_buf  left_hi_if_timer_block_tcen_ceinv ( .i(left_hi_if_timer_block_tcen_not0001), .o(left_hi_if_timer_block_tcen_ceinv_19043) );
x_buf  right_hi_if_datain_block_clk_signalint_dxmux ( .i(right_hi_if_datain_block_clk_signalint_and0000), .o(right_hi_if_datain_block_clk_signalint_dxmux_19105) );
x_buf  right_hi_if_datain_block_clk_signalint_dymux ( .i(right_hi_if_datain_block_clk_signalmux), .o(right_hi_if_datain_block_clk_signalint_dymux_19090) );
x_buf  right_hi_if_datain_block_clk_signalint_srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_clk_signalint_srinv_19080) );
x_buf  right_hi_if_datain_block_clk_signalint_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_clk_signalint_clkinv_19079) );
x_buf  left_hi_if_datain_block_clk_signalint_dxmux ( .i(left_hi_if_datain_block_clk_signalint_and0000), .o(left_hi_if_datain_block_clk_signalint_dxmux_19147) );
x_buf  left_hi_if_datain_block_clk_signalint_dymux ( .i(left_hi_if_datain_block_clk_signalmux), .o(left_hi_if_datain_block_clk_signalint_dymux_19132) );
x_buf  left_hi_if_datain_block_clk_signalint_srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_clk_signalint_srinv_19122) );
x_buf  left_hi_if_datain_block_clk_signalint_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_clk_signalint_clkinv_19121) );
x_buf  right_hi_if_timer_block_timer_ce_dymux ( .i(right_hi_if_timer_block_timer_ce_mux0002), .o(right_hi_if_timer_block_timer_ce_dymux_19170) );
x_buf  right_hi_if_timer_block_timer_ce_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_timer_ce_clkinv_19159) );
x_buf  left_hi_if_datain_block_i_fifo_10__dymux ( .i(left_hi_if_datain_block_i_fifo_10_mux0000), .o(left_hi_if_datain_block_i_fifo_10__dymux_19200) );
x_buf  left_hi_if_datain_block_i_fifo_10__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i_fifo_10__clkinv_19190) );
x_buf  left_hi_if_datain_block_i_fifo_10__ceinv ( .i(left_hi_if_datain_block_i_fifo_10_not0001_pack_4), .o(left_hi_if_datain_block_i_fifo_10__ceinv_19189) );
x_buf  left_hi_if_timer_block_timer_ce_dymux ( .i(left_hi_if_timer_block_timer_ce_mux0002), .o(left_hi_if_timer_block_timer_ce_dymux_19231) );
x_buf  left_hi_if_timer_block_timer_ce_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_timer_ce_clkinv_19220) );
x_buf  right_hi_if_timer_block_tc_equal_dymux ( .i(right_hi_if_timer_block_tc_equal_mux0002), .o(right_hi_if_timer_block_tc_equal_dymux_19254) );
x_buf  right_hi_if_timer_block_tc_equal_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_tc_equal_clkinv_19243) );
x_buf  right_hi_if_dataout_block_shift_c_dymux ( .i(right_hi_if_dataout_block_shift_c_mux0000), .o(right_hi_if_dataout_block_shift_c_dymux_19279) );
x_buf  right_hi_if_dataout_block_shift_c_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_c_clkinv_19268) );
x_buf  right_hi_if_dataout_block_shift_c_ceinv ( .i(right_hi_if_dataout_block_fifo_intr_not0001_0), .o(right_hi_if_dataout_block_shift_c_ceinv_19267) );
x_buf  right_hi_if_datain_block_bytecntnull_dymux ( .i(right_hi_if_datain_block_bytecntnull_and0000), .o(right_hi_if_datain_block_bytecntnull_dymux_19307) );
x_buf  right_hi_if_datain_block_bytecntnull_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_bytecntnull_clkinv_19298) );
x_buf  left_hi_if_datain_block_bytecntnull_dymux ( .i(left_hi_if_datain_block_bytecntnull_and0000), .o(left_hi_if_datain_block_bytecntnull_dymux_19342) );
x_buf  left_hi_if_datain_block_bytecntnull_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_bytecntnull_clkinv_19333) );
x_buf  right_hi_if_datain_block_inpbitcnt_3__dxmux ( .i(right_hi_if_datain_block_mcount_inpbitcnt3), .o(right_hi_if_datain_block_inpbitcnt_3__dxmux_19395) );
x_buf  right_hi_if_datain_block_inpbitcnt_3__dymux ( .i(right_hi_if_datain_block_mcount_inpbitcnt2), .o(right_hi_if_datain_block_inpbitcnt_3__dymux_19380) );
x_buf  right_hi_if_datain_block_inpbitcnt_3__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_inpbitcnt_3__srinv_19372) );
x_buf  right_hi_if_datain_block_inpbitcnt_3__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_inpbitcnt_3__clkinv_19371) );
x_buf  right_hi_if_datain_block_inpbitcnt_3__ceinv ( .i(right_hi_if_datain_block_inpbitcnt_not0001_0), .o(right_hi_if_datain_block_inpbitcnt_3__ceinv_19370) );
x_buf  left_hi_if_datain_block_inpbitcnt_3__dxmux ( .i(left_hi_if_datain_block_mcount_inpbitcnt3), .o(left_hi_if_datain_block_inpbitcnt_3__dxmux_19441) );
x_buf  left_hi_if_datain_block_inpbitcnt_3__dymux ( .i(left_hi_if_datain_block_mcount_inpbitcnt2), .o(left_hi_if_datain_block_inpbitcnt_3__dymux_19426) );
x_buf  left_hi_if_datain_block_inpbitcnt_3__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_inpbitcnt_3__srinv_19418) );
x_buf  left_hi_if_datain_block_inpbitcnt_3__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_inpbitcnt_3__clkinv_19417) );
x_buf  left_hi_if_datain_block_inpbitcnt_3__ceinv ( .i(left_hi_if_datain_block_inpbitcnt_not0001_0), .o(left_hi_if_datain_block_inpbitcnt_3__ceinv_19416) );
x_buf  left_hi_if_timer_block_tc_equal_dymux ( .i(left_hi_if_timer_block_tc_equal_mux0002), .o(left_hi_if_timer_block_tc_equal_dymux_19465) );
x_buf  left_hi_if_timer_block_tc_equal_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_tc_equal_clkinv_19454) );
x_buf  right_hi_if_timer_block_tcen_dymux ( .i(right_hi_if_timer_block_tcen_mux0000), .o(right_hi_if_timer_block_tcen_dymux_19493) );
x_buf  right_hi_if_timer_block_tcen_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_tcen_clkinv_19484) );
x_buf  right_hi_if_timer_block_tcen_ceinv ( .i(right_hi_if_timer_block_tcen_not0001), .o(right_hi_if_timer_block_tcen_ceinv_19483) );
x_buf  right_hi_if_datain_block_intstatus_1__dxmux ( .i(right_hi_if_datain_block_intstatus_1_mux0000), .o(right_hi_if_datain_block_intstatus_1__dxmux_19545) );
x_buf  right_hi_if_datain_block_intstatus_1__dymux ( .i(right_hi_if_datain_block_intstatus_0_mux0000), .o(right_hi_if_datain_block_intstatus_1__dymux_19531) );
x_buf  right_hi_if_datain_block_intstatus_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_intstatus_1__srinv_19523) );
x_buf  right_hi_if_datain_block_intstatus_1__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_intstatus_1__clkinv_19522) );
x_buf  left_hi_if_datain_block_intstatus_1__dxmux ( .i(left_hi_if_datain_block_intstatus_1_mux0000), .o(left_hi_if_datain_block_intstatus_1__dxmux_19587) );
x_buf  left_hi_if_datain_block_intstatus_1__dymux ( .i(left_hi_if_datain_block_intstatus_0_mux0000), .o(left_hi_if_datain_block_intstatus_1__dymux_19573) );
x_buf  left_hi_if_datain_block_intstatus_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_intstatus_1__srinv_19565) );
x_buf  left_hi_if_datain_block_intstatus_1__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_intstatus_1__clkinv_19564) );
x_buf  right_hi_if_datain_block_fifo_intrqq_dymux ( .i(right_hi_if_datain_block_fifo_intrqq_and0000), .o(right_hi_if_datain_block_fifo_intrqq_dymux_19610) );
x_buf  right_hi_if_datain_block_fifo_intrqq_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_fifo_intrqq_clkinv_19599) );
x_buf  left_hi_if_datain_block_fifo_intrqq_dymux ( .i(left_hi_if_datain_block_fifo_intrqq_and0000), .o(left_hi_if_datain_block_fifo_intrqq_dymux_19633) );
x_buf  left_hi_if_datain_block_fifo_intrqq_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_fifo_intrqq_clkinv_19622) );
x_buf  left_hi_if_datain_block_i_fifo_9__xused ( .i(n57), .o(n57_0) );
x_buf  left_hi_if_datain_block_i_fifo_9__dymux ( .i(left_hi_if_datain_block_i_fifo_9_mux0000), .o(left_hi_if_datain_block_i_fifo_9__dymux_19661) );
x_buf  left_hi_if_datain_block_i_fifo_9__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i_fifo_9__clkinv_19650) );
x_buf  left_hi_if_datain_block_i_fifo_9__ceinv ( .i(left_hi_if_datain_block_i_fifo_9_not0001_20116), .o(left_hi_if_datain_block_i_fifo_9__ceinv_19649) );
x_buf  n221_xused ( .i(n221), .o(n221_0) );
x_buf  n221_yused ( .i(n112_pack_1), .o(n112) );
x_buf  right_hi_if_timer_block_write_ctrl3_xused ( .i(right_hi_if_timer_block_write_ctrl3_19723), .o(right_hi_if_timer_block_write_ctrl3_0) );
x_buf  right_hi_if_timer_block_write_ctrl3_yused ( .i(trama_wr_r_pack_1), .o(trama_wr_r) );
x_buf  left_hi_if_datain_block_i2c_sdaint_mux000141_xused ( .i(left_hi_if_datain_block_i2c_sdaint_mux000141_19759), .o(left_hi_if_datain_block_i2c_sdaint_mux000141_0) );
x_buf  left_hi_if_datain_block_i2c_sdaint_mux000141_yused ( .i(left_hi_if_datain_block_n5_pack_1), .o(left_hi_if_datain_block_n5) );
x_buf  right_hi_if_datain_block_i2c_sdaint_mux000141_xused ( .i(right_hi_if_datain_block_i2c_sdaint_mux000141_19783), .o(right_hi_if_datain_block_i2c_sdaint_mux000141_0) );
x_buf  right_hi_if_datain_block_i2c_sdaint_mux000141_yused ( .i(right_hi_if_datain_block_n5_pack_1), .o(right_hi_if_datain_block_n5) );
x_buf  left_hi_if_datain_block_rstbitcnt_or000055_xused ( .i(left_hi_if_datain_block_rstbitcnt_or000055_19807), .o(left_hi_if_datain_block_rstbitcnt_or000055_0) );
x_buf  left_hi_if_datain_block_rstbitcnt_or000055_yused ( .i(left_hi_if_datain_block_inpbitcnt_not0001_19800), .o(left_hi_if_datain_block_inpbitcnt_not0001_0) );
x_buf  right_hi_if_datain_block_rstbitcnt_or000055_xused ( .i(right_hi_if_datain_block_rstbitcnt_or000055_19831), .o(right_hi_if_datain_block_rstbitcnt_or000055_0) );
x_buf  right_hi_if_datain_block_rstbitcnt_or000055_yused ( .i(right_hi_if_datain_block_inpbitcnt_not0001_19824), .o(right_hi_if_datain_block_inpbitcnt_not0001_0) );
x_buf  left_hi_if_datain_block_i2c_sdaint_dxmux ( .i(left_hi_if_datain_block_i2c_sdaint_mux0001), .o(left_hi_if_datain_block_i2c_sdaint_dxmux_19864) );
x_buf  left_hi_if_datain_block_i2c_sdaint_yused ( .i(left_hi_if_datain_block_i2c_sdaint_mux000122_pack_2), .o(left_hi_if_datain_block_i2c_sdaint_mux000122_8432) );
x_buf  left_hi_if_datain_block_i2c_sdaint_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i2c_sdaint_clkinv_19846) );
x_buf  left_hi_if_datain_block_i2c_sdaint_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_datain_block_i2c_sdaint_ceinv_19845) );
x_buf  left_hi_if_timer_block_prescale_cnt_cmp_eq0000893_xused ( .i(left_hi_if_timer_block_prescale_cnt_cmp_eq0000893_19880), .o(left_hi_if_timer_block_prescale_cnt_cmp_eq0000893_0) );
x_buf  control_logic_data_mux0000_4_60_xused ( .i(control_logic_data_mux0000_4_60_19904), .o(control_logic_data_mux0000_4_60_0) );
x_buf  control_logic_data_mux0000_4_60_yused ( .i(right_hi_if_timer_block_prescale_cnt_cmp_eq0000893_19897), .o(right_hi_if_timer_block_prescale_cnt_cmp_eq0000893_0) );
x_buf  right_hi_if_datain_block_rd_ioint_qq_dymux ( .i(right_hi_if_datain_block_rd_ioint_q_8434), .o(right_hi_if_datain_block_rd_ioint_qq_dymux_19914) );
x_buf  right_hi_if_datain_block_rd_ioint_qq_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_rd_ioint_qq_clkinv_19911) );
x_buf  left_hi_if_datain_block_rd_ioint_qq_dymux ( .i(left_hi_if_datain_block_rd_ioint_q_8436), .o(left_hi_if_datain_block_rd_ioint_qq_dymux_19928) );
x_buf  left_hi_if_datain_block_rd_ioint_qq_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_rd_ioint_qq_clkinv_19925) );
x_buf  common_functions_resf_dymux ( .i(common_functions_csfri_15_), .o(common_functions_resf_dymux_19940) );
x_buf  common_functions_resf_clkinv ( .i(clk_in_ibuf_7548), .o(common_functions_resf_clkinv_19938) );
x_buf  left_hi_if_datain_block_bytecntzeroflag_dxmux ( .i(left_hi_if_datain_block_bytecntzeroflag_or0000), .o(left_hi_if_datain_block_bytecntzeroflag_dxmux_19972) );
x_buf  left_hi_if_datain_block_bytecntzeroflag_yused ( .i(n228_pack_1), .o(n228) );
x_buf  left_hi_if_datain_block_bytecntzeroflag_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_bytecntzeroflag_clkinv_19956) );
x_buf  right_hi_if_datain_block_bytecntzeroflag_dxmux ( .i(right_hi_if_datain_block_bytecntzeroflag_or0000), .o(right_hi_if_datain_block_bytecntzeroflag_dxmux_20006) );
x_buf  right_hi_if_datain_block_bytecntzeroflag_yused ( .i(n226_pack_1), .o(n226) );
x_buf  right_hi_if_datain_block_bytecntzeroflag_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_bytecntzeroflag_clkinv_19990) );
x_buf  right_hi_if_dataout_block_hidsc_1__dxmux ( .i(n104), .o(right_hi_if_dataout_block_hidsc_1__dxmux_20031) );
x_buf  right_hi_if_dataout_block_hidsc_1__dymux ( .i(n105), .o(right_hi_if_dataout_block_hidsc_1__dymux_20023) );
x_buf  right_hi_if_dataout_block_hidsc_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_hidsc_1__srinv_20021) );
x_buf  right_hi_if_dataout_block_hidsc_1__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_hidsc_1__clkinv_20020) );
x_buf  right_hi_if_dataout_block_hidsc_1__ceinv ( .i(hidsc_wr_r), .o(right_hi_if_dataout_block_hidsc_1__ceinv_20019) );
x_buf  right_hi_if_dataout_block_hidsc_8__dxmux ( .i(n97), .o(right_hi_if_dataout_block_hidsc_8__dxmux_20059) );
x_buf  right_hi_if_dataout_block_hidsc_8__dymux ( .i(n103), .o(right_hi_if_dataout_block_hidsc_8__dymux_20050) );
x_buf  right_hi_if_dataout_block_hidsc_8__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_hidsc_8__srinv_20048) );
x_buf  right_hi_if_dataout_block_hidsc_8__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_hidsc_8__clkinv_20047) );
x_buf  right_hi_if_dataout_block_hidsc_8__ceinv ( .i(hidsc_wr_r), .o(right_hi_if_dataout_block_hidsc_8__ceinv_20046) );
x_buf  left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_xused ( .i(left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_20075), .o(left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_0) );
x_buf  control_logic_data_mux0000_6_60_xused ( .i(control_logic_data_mux0000_6_60_20099), .o(control_logic_data_mux0000_6_60_0) );
x_buf  control_logic_data_mux0000_6_60_yused ( .i(right_hi_if_timer_block_prescale_cnt_cmp_eq00008120_20092), .o(right_hi_if_timer_block_prescale_cnt_cmp_eq00008120_0) );
x_buf  left_hi_if_datain_block_wr_inpcap_mux00002_xused ( .i(left_hi_if_datain_block_wr_inpcap_mux00002_20171), .o(left_hi_if_datain_block_wr_inpcap_mux00002_0) );
x_buf  left_hi_if_datain_block_wr_inpcap_mux00002_yused ( .i(n41), .o(n41_0) );
x_buf  right_hi_if_datain_block_wr_inpcap_mux00002_xused ( .i(right_hi_if_datain_block_wr_inpcap_mux00002_20195), .o(right_hi_if_datain_block_wr_inpcap_mux00002_0) );
x_buf  right_hi_if_datain_block_wr_inpcap_mux00002_yused ( .i(n39), .o(n39_0) );
x_buf  right_hi_if_dataout_block_hidsc_10__dxmux ( .i(n95), .o(right_hi_if_dataout_block_hidsc_10__dxmux_20218) );
x_buf  right_hi_if_dataout_block_hidsc_10__dymux ( .i(n96), .o(right_hi_if_dataout_block_hidsc_10__dymux_20209) );
x_buf  right_hi_if_dataout_block_hidsc_10__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_hidsc_10__srinv_20207) );
x_buf  right_hi_if_dataout_block_hidsc_10__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_hidsc_10__clkinv_20206) );
x_buf  right_hi_if_dataout_block_hidsc_10__ceinv ( .i(hidsc_wr_r), .o(right_hi_if_dataout_block_hidsc_10__ceinv_20205) );
x_buf  left_hi_if_datain_block_i2cs_11__dxmux ( .i(n94), .o(left_hi_if_datain_block_i2cs_11__dxmux_20246) );
x_buf  left_hi_if_datain_block_i2cs_11__dymux ( .i(n95), .o(left_hi_if_datain_block_i2cs_11__dymux_20237) );
x_buf  left_hi_if_datain_block_i2cs_11__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2cs_11__srinv_20235) );
x_buf  left_hi_if_datain_block_i2cs_11__clkinv ( .i(wrn_bufgp), .o(left_hi_if_datain_block_i2cs_11__clkinv_20234) );
x_buf  left_hi_if_datain_block_i2cs_11__ceinv ( .i(i2cs_wr_l_0), .o(left_hi_if_datain_block_i2cs_11__ceinv_20233) );
x_buf  left_hi_if_datain_block_i2cs_15__dxmux ( .i(n90), .o(left_hi_if_datain_block_i2cs_15__dxmux_20274) );
x_buf  left_hi_if_datain_block_i2cs_15__dymux ( .i(n93), .o(left_hi_if_datain_block_i2cs_15__dymux_20265) );
x_buf  left_hi_if_datain_block_i2cs_15__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2cs_15__srinv_20263) );
x_buf  left_hi_if_datain_block_i2cs_15__clkinv ( .i(wrn_bufgp), .o(left_hi_if_datain_block_i2cs_15__clkinv_20262) );
x_buf  left_hi_if_datain_block_i2cs_15__ceinv ( .i(i2cs_wr_l_0), .o(left_hi_if_datain_block_i2cs_15__ceinv_20261) );
x_buf  right_hi_if_timer_block_brb_dsp_dymux ( .i(n97), .o(right_hi_if_timer_block_brb_dsp_dymux_20291) );
x_buf  right_hi_if_timer_block_brb_dsp_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_brb_dsp_clkinv_20288) );
x_buf  right_hi_if_timer_block_brb_dsp_ceinv ( .i(hibcr_wr_r_0), .o(right_hi_if_timer_block_brb_dsp_ceinv_20287) );
x_buf  data_14_iobuf_yused ( .i(n248_pack_1), .o(n248) );
x_buf  left_hi_if_enable_block_hoenr_4__dxmux ( .i(n101), .o(left_hi_if_enable_block_hoenr_4__dxmux_20343) );
x_buf  left_hi_if_enable_block_hoenr_4__dymux ( .i(n104), .o(left_hi_if_enable_block_hoenr_4__dymux_20334) );
x_buf  left_hi_if_enable_block_hoenr_4__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_enable_block_hoenr_4__srinv_20332) );
x_buf  left_hi_if_enable_block_hoenr_4__clkinv ( .i(wrn_bufgp), .o(left_hi_if_enable_block_hoenr_4__clkinv_20331) );
x_buf  left_hi_if_enable_block_hoenr_4__ceinv ( .i(hoenr_wr_l_0), .o(left_hi_if_enable_block_hoenr_4__ceinv_20330) );
x_buf  right_hi_if_timer_block_write_ctrl1_xused ( .i(right_hi_if_timer_block_write_ctrl1_20372), .o(right_hi_if_timer_block_write_ctrl1_0) );
x_buf  right_hi_if_timer_block_write_ctrl1_yused ( .i(tramb_wr_r_pack_1), .o(tramb_wr_r) );
x_buf  right_hi_if_timer_block_ext_trig3n_dymux ( .i(right_hi_if_timer_block_hitcr_int_9_), .o(right_hi_if_timer_block_ext_trig3n_dymux_20382) );
x_inv  right_hi_if_timer_block_ext_trig3n_clkinv ( .i(inp_pin3_r_ibuf_7984), .o(right_hi_if_timer_block_ext_trig3n_clkinvnot) );
x_buf  control_logic_data_or00014_xused ( .i(control_logic_data_or00014_20410), .o(control_logic_data_or00014_0) );
x_buf  right_hi_if_timer_block_ext_trig3p_dymux ( .i(right_hi_if_timer_block_hitcr_int_9_), .o(right_hi_if_timer_block_ext_trig3p_dymux_20420) );
x_buf  right_hi_if_timer_block_ext_trig3p_clkinv ( .i(inp_pin3_r_ibuf_7984), .o(right_hi_if_timer_block_ext_trig3p_clkinv_20417) );
x_buf  right_hi_if_timer_block_ext_trig4n_dymux ( .i(right_hi_if_timer_block_hitcr_int_9_), .o(right_hi_if_timer_block_ext_trig4n_dymux_20434) );
x_inv  right_hi_if_timer_block_ext_trig4n_clkinv ( .i(inp_pin4_r_ibuf_7985), .o(right_hi_if_timer_block_ext_trig4n_clkinvnot) );
x_buf  right_hi_if_timer_block_ext_trig4p_dymux ( .i(right_hi_if_timer_block_hitcr_int_9_), .o(right_hi_if_timer_block_ext_trig4p_dymux_20448) );
x_buf  right_hi_if_timer_block_ext_trig4p_clkinv ( .i(inp_pin4_r_ibuf_7985), .o(right_hi_if_timer_block_ext_trig4p_clkinv_20445) );
x_buf  icc_wr_l_xused ( .i(icc_wr_l), .o(icc_wr_l_0) );
x_buf  icc_wr_l_yused ( .i(clk_loop_lo_wr_l), .o(clk_loop_lo_wr_l_0) );
x_buf  right_hi_if_timer_block_tcen_dsp_dymux ( .i(n97), .o(right_hi_if_timer_block_tcen_dsp_dymux_20536) );
x_buf  right_hi_if_timer_block_tcen_dsp_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_tcen_dsp_clkinv_20533) );
x_buf  right_hi_if_timer_block_tcen_dsp_ceinv ( .i(hitcr_wr_r_0), .o(right_hi_if_timer_block_tcen_dsp_ceinv_20532) );
x_buf  right_hi_if_datain_block_i2cactive_dymux ( .i(right_hi_if_datain_block_i2cs_wrqq_8477), .o(right_hi_if_datain_block_i2cactive_dymux_20553) );
x_buf  right_hi_if_datain_block_i2cactive_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i2cactive_clkinv_20550) );
x_buf  right_hi_if_datain_block_i2cactive_ceinv ( .i(right_hi_if_datain_block_i2cactive_not0001), .o(right_hi_if_datain_block_i2cactive_ceinv_20549) );
x_buf  right_hi_if_datain_block_rd_ioint_qqq_dymux ( .i(right_hi_if_datain_block_rd_ioint_qq_8435), .o(right_hi_if_datain_block_rd_ioint_qqq_dymux_20568) );
x_buf  right_hi_if_datain_block_rd_ioint_qqq_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_rd_ioint_qqq_clkinv_20565) );
x_buf  left_hi_if_datain_block_rd_ioint_qqq_dymux ( .i(left_hi_if_datain_block_rd_ioint_qq_8437), .o(left_hi_if_datain_block_rd_ioint_qqq_dymux_20582) );
x_buf  left_hi_if_datain_block_rd_ioint_qqq_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_rd_ioint_qqq_clkinv_20579) );
x_buf  clk_loop_lo_wr_r_xused ( .i(clk_loop_lo_wr_r), .o(clk_loop_lo_wr_r_0) );
x_buf  clk_loop_lo_wr_r_yused ( .i(n22), .o(n22_0) );
x_buf  control_logic_data_mux0000_8_4_xused ( .i(control_logic_data_mux0000_8_4_20634), .o(control_logic_data_mux0000_8_4_0) );
x_buf  control_logic_data_mux0000_8_4_yused ( .i(n191_pack_1), .o(n191) );
x_buf  right_hi_if_dataout_block_clk_loop_lo_wri_ffy_rstor ( .i(right_hi_if_dataout_block_clk_loop_lo_wri_or0000), .o(right_hi_if_dataout_block_clk_loop_lo_wri_ffy_rst) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_lo_wri (  .i(right_hi_if_dataout_block_clk_loop_lo_wri_dymux_20646), .ce(right_hi_if_dataout_block_clk_loop_lo_wri_ceinv_20642), .clk(right_hi_if_dataout_block_clk_loop_lo_wri_clkinv_20643), .rst(right_hi_if_dataout_block_clk_loop_lo_wri_ffy_rst), .o(right_hi_if_dataout_block_clk_loop_lo_wri_8486) );
x_buf  right_hi_if_dataout_block_clk_loop_lo_wri_dymux ( .i(right_hi_if_dataout_block_clk_loop_lo_wri_byinv_20645), .o(right_hi_if_dataout_block_clk_loop_lo_wri_dymux_20646) );
x_buf  right_hi_if_dataout_block_clk_loop_lo_wri_byinv ( .i(1'b1), .o(right_hi_if_dataout_block_clk_loop_lo_wri_byinv_20645) );
x_buf  right_hi_if_dataout_block_clk_loop_lo_wri_clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_lo_wri_clkinv_20643) );
x_buf  right_hi_if_dataout_block_clk_loop_lo_wri_ceinv ( .i(clk_loop_lo_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_lo_wri_ceinv_20642) );
x_buf  left_hi_if_dataout_block_clk_loop_lo_wri_ffy_rstor ( .i(left_hi_if_dataout_block_clk_loop_lo_wri_or0000), .o(left_hi_if_dataout_block_clk_loop_lo_wri_ffy_rst) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_lo_wri (  .i(left_hi_if_dataout_block_clk_loop_lo_wri_dymux_20663), .ce(left_hi_if_dataout_block_clk_loop_lo_wri_ceinv_20659), .clk(left_hi_if_dataout_block_clk_loop_lo_wri_clkinv_20660), .rst(left_hi_if_dataout_block_clk_loop_lo_wri_ffy_rst), .o(left_hi_if_dataout_block_clk_loop_lo_wri_8488) );
x_buf  left_hi_if_dataout_block_clk_loop_lo_wri_dymux ( .i(left_hi_if_dataout_block_clk_loop_lo_wri_byinv_20662), .o(left_hi_if_dataout_block_clk_loop_lo_wri_dymux_20663) );
x_buf  left_hi_if_dataout_block_clk_loop_lo_wri_byinv ( .i(1'b1), .o(left_hi_if_dataout_block_clk_loop_lo_wri_byinv_20662) );
x_buf  left_hi_if_dataout_block_clk_loop_lo_wri_clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_lo_wri_clkinv_20660) );
x_buf  left_hi_if_dataout_block_clk_loop_lo_wri_ceinv ( .i(clk_loop_lo_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_lo_wri_ceinv_20659) );
x_lut4_0xeac0 control_logic_data_mux0000_0_41 ( .i0( nlwbuffersignal_control_logic_data_mux0000_0_41_adr1 ), .i1( \FlexBus_right_hi_if_datain_block_i_fifo[0] ), .i2( nlwbuffersignal_control_logic_data_mux0000_0_41_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_0_41_adr4 ), .o( control_logic_data_mux0000_0_4 ) ) ;
x_buf  control_logic_data_mux0000_0_4_xused ( .i(control_logic_data_mux0000_0_4), .o(control_logic_data_mux0000_0_4_0) );
x_buf  control_logic_data_mux0000_0_4_yused ( .i(control_logic_data_mux0000_1_4_20685), .o(control_logic_data_mux0000_1_4_0) );
x_lut4_0xeca0 control_logic_data_mux0000_1_4 ( .i0( \FlexBus_right_hi_if_datain_block_i_fifo[1] ), .i1( nlwbuffersignal_control_logic_data_mux0000_1_4_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_1_4_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_1_4_adr4 ), .o( control_logic_data_mux0000_1_4_20685 ) ) ;
x_buf  right_hi_if_datain_block_inputcap_3__ffx_rstor ( .i(right_hi_if_datain_block_inputcap_3__srinv_20704), .o(right_hi_if_datain_block_inputcap_3__ffx_rst) );
x_ff_NO_set  right_hi_if_datain_block_inputcap_3 (  .i ( right_hi_if_datain_block_inputcap_3__dxmux_20715 ), .ce ( right_hi_if_datain_block_inputcap_3__ceinv_20702 ), .clk ( right_hi_if_datain_block_inputcap_3__clkinv_20703 ), .rst ( right_hi_if_datain_block_inputcap_3__ffx_rst ), .o ( \FlexBus_right_hi_if_datain_block_inputcap[3] ) );
x_buf  right_hi_if_datain_block_inputcap_3__ffy_rstor ( .i(right_hi_if_datain_block_inputcap_3__srinv_20704), .o(right_hi_if_datain_block_inputcap_3__ffy_rst) );
x_ff_NO_set  right_hi_if_datain_block_inputcap_2 (  .i ( right_hi_if_datain_block_inputcap_3__dymux_20706 ), .ce ( right_hi_if_datain_block_inputcap_3__ceinv_20702 ), .clk ( right_hi_if_datain_block_inputcap_3__clkinv_20703 ), .rst ( right_hi_if_datain_block_inputcap_3__ffy_rst ), .o ( \FlexBus_right_hi_if_datain_block_inputcap[2] ) );
x_buf right_hi_if_datain_block_inputcap_3__dxmux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[2] ), .o ( right_hi_if_datain_block_inputcap_3__dxmux_20715 ) );
x_buf right_hi_if_datain_block_inputcap_3__dymux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[1] ), .o ( right_hi_if_datain_block_inputcap_3__dymux_20706 ) );
x_buf  right_hi_if_datain_block_inputcap_3__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_inputcap_3__srinv_20704) );
x_buf  right_hi_if_datain_block_inputcap_3__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_inputcap_3__clkinv_20703) );
x_buf  right_hi_if_datain_block_inputcap_3__ceinv ( .i(right_hi_if_datain_block_en_inpcapdly_8173), .o(right_hi_if_datain_block_inputcap_3__ceinv_20702) );
x_buf  left_hi_if_datain_block_inputcap_3__ffy_rstor ( .i(left_hi_if_datain_block_inputcap_3__srinv_20732), .o(left_hi_if_datain_block_inputcap_3__ffy_rst) );
x_ff_NO_set  left_hi_if_datain_block_inputcap_2 (  .i ( left_hi_if_datain_block_inputcap_3__dymux_20734 ), .ce ( left_hi_if_datain_block_inputcap_3__ceinv_20730 ), .clk ( left_hi_if_datain_block_inputcap_3__clkinv_20731 ), .rst ( left_hi_if_datain_block_inputcap_3__ffy_rst ), .o ( \FlexBus_left_hi_if_datain_block_inputcap[2] ) );
x_buf  left_hi_if_datain_block_inputcap_3__ffx_rstor ( .i(left_hi_if_datain_block_inputcap_3__srinv_20732), .o(left_hi_if_datain_block_inputcap_3__ffx_rst) );
x_ff_NO_set  left_hi_if_datain_block_inputcap_3 (  .i ( left_hi_if_datain_block_inputcap_3__dxmux_20743 ), .ce ( left_hi_if_datain_block_inputcap_3__ceinv_20730 ), .clk ( left_hi_if_datain_block_inputcap_3__clkinv_20731 ), .rst ( left_hi_if_datain_block_inputcap_3__ffx_rst ), .o ( \FlexBus_left_hi_if_datain_block_inputcap[3] ) );
x_buf left_hi_if_datain_block_inputcap_3__dxmux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[2] ), .o ( left_hi_if_datain_block_inputcap_3__dxmux_20743 ) );
x_buf left_hi_if_datain_block_inputcap_3__dymux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[1] ), .o ( left_hi_if_datain_block_inputcap_3__dymux_20734 ) );
x_buf  left_hi_if_datain_block_inputcap_3__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_inputcap_3__srinv_20732) );
x_buf  left_hi_if_datain_block_inputcap_3__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_inputcap_3__clkinv_20731) );
x_buf  left_hi_if_datain_block_inputcap_3__ceinv ( .i(left_hi_if_datain_block_en_inpcapdly_8164), .o(left_hi_if_datain_block_inputcap_3__ceinv_20730) );
x_buf  right_hi_if_datain_block_inputcap_5__ffy_rstor ( .i(right_hi_if_datain_block_inputcap_5__srinv_20760), .o(right_hi_if_datain_block_inputcap_5__ffy_rst) );
x_ff_NO_set  right_hi_if_datain_block_inputcap_4 (  .i ( right_hi_if_datain_block_inputcap_5__dymux_20762 ), .ce ( right_hi_if_datain_block_inputcap_5__ceinv_20758 ), .clk ( right_hi_if_datain_block_inputcap_5__clkinv_20759 ), .rst ( right_hi_if_datain_block_inputcap_5__ffy_rst ), .o ( \FlexBus_right_hi_if_datain_block_inputcap[4] ) );
x_buf  right_hi_if_datain_block_inputcap_5__ffx_rstor ( .i(right_hi_if_datain_block_inputcap_5__srinv_20760), .o(right_hi_if_datain_block_inputcap_5__ffx_rst) );
x_ff_NO_set  right_hi_if_datain_block_inputcap_5 (  .i ( right_hi_if_datain_block_inputcap_5__dxmux_20771 ), .ce ( right_hi_if_datain_block_inputcap_5__ceinv_20758 ), .clk ( right_hi_if_datain_block_inputcap_5__clkinv_20759 ), .rst ( right_hi_if_datain_block_inputcap_5__ffx_rst ), .o ( \FlexBus_right_hi_if_datain_block_inputcap[5] ) );
x_buf right_hi_if_datain_block_inputcap_5__dxmux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[4] ), .o ( right_hi_if_datain_block_inputcap_5__dxmux_20771 ) );
x_buf right_hi_if_datain_block_inputcap_5__dymux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[3] ), .o ( right_hi_if_datain_block_inputcap_5__dymux_20762 ) );
x_buf  right_hi_if_datain_block_inputcap_5__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_inputcap_5__srinv_20760) );
x_buf  right_hi_if_datain_block_inputcap_5__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_inputcap_5__clkinv_20759) );
x_buf  right_hi_if_datain_block_inputcap_5__ceinv ( .i(right_hi_if_datain_block_en_inpcapdly_8173), .o(right_hi_if_datain_block_inputcap_5__ceinv_20758) );
x_buf  left_hi_if_datain_block_inputcap_5__ffy_rstor ( .i(left_hi_if_datain_block_inputcap_5__srinv_20788), .o(left_hi_if_datain_block_inputcap_5__ffy_rst) );
x_ff_NO_set  left_hi_if_datain_block_inputcap_4 (  .i ( left_hi_if_datain_block_inputcap_5__dymux_20790 ), .ce ( left_hi_if_datain_block_inputcap_5__ceinv_20786 ), .clk ( left_hi_if_datain_block_inputcap_5__clkinv_20787 ), .rst ( left_hi_if_datain_block_inputcap_5__ffy_rst ), .o ( \FlexBus_left_hi_if_datain_block_inputcap[4] ) );
x_buf  left_hi_if_datain_block_inputcap_5__ffx_rstor ( .i(left_hi_if_datain_block_inputcap_5__srinv_20788), .o(left_hi_if_datain_block_inputcap_5__ffx_rst) );
x_ff_NO_set  left_hi_if_datain_block_inputcap_5 (  .i ( left_hi_if_datain_block_inputcap_5__dxmux_20799 ), .ce ( left_hi_if_datain_block_inputcap_5__ceinv_20786 ), .clk ( left_hi_if_datain_block_inputcap_5__clkinv_20787 ), .rst ( left_hi_if_datain_block_inputcap_5__ffx_rst ), .o ( \FlexBus_left_hi_if_datain_block_inputcap[5] ) );
x_buf left_hi_if_datain_block_inputcap_5__dxmux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[4] ), .o ( left_hi_if_datain_block_inputcap_5__dxmux_20799 ) );
x_buf left_hi_if_datain_block_inputcap_5__dymux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[3] ), .o ( left_hi_if_datain_block_inputcap_5__dymux_20790 ) );
x_buf  left_hi_if_datain_block_inputcap_5__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_inputcap_5__srinv_20788) );
x_buf  left_hi_if_datain_block_inputcap_5__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_inputcap_5__clkinv_20787) );
x_buf  left_hi_if_datain_block_inputcap_5__ceinv ( .i(left_hi_if_datain_block_en_inpcapdly_8164), .o(left_hi_if_datain_block_inputcap_5__ceinv_20786) );
x_buf  control_logic_data_mux0000_3_4_xused ( .i(control_logic_data_mux0000_3_4_20828), .o(control_logic_data_mux0000_3_4_0) );
x_buf  control_logic_data_mux0000_3_4_yused ( .i(control_logic_data_mux0000_2_4_20821), .o(control_logic_data_mux0000_2_4_0) );
x_buf right_hi_if_datain_block_inputcap_7__dxmux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[6] ), .o ( right_hi_if_datain_block_inputcap_7__dxmux_20851 ) );
x_buf right_hi_if_datain_block_inputcap_7__dymux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[5] ), .o ( right_hi_if_datain_block_inputcap_7__dymux_20842 ) );
x_buf  right_hi_if_datain_block_inputcap_7__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_inputcap_7__srinv_20840) );
x_buf  right_hi_if_datain_block_inputcap_7__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_inputcap_7__clkinv_20839) );
x_buf  right_hi_if_datain_block_inputcap_7__ceinv ( .i(right_hi_if_datain_block_en_inpcapdly_8173), .o(right_hi_if_datain_block_inputcap_7__ceinv_20838) );
x_buf left_hi_if_datain_block_inputcap_7__dxmux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[6] ), .o ( left_hi_if_datain_block_inputcap_7__dxmux_20879 ) );
x_buf left_hi_if_datain_block_inputcap_7__dymux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[5] ), .o ( left_hi_if_datain_block_inputcap_7__dymux_20870 ) );
x_buf  left_hi_if_datain_block_inputcap_7__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_inputcap_7__srinv_20868) );
x_buf  left_hi_if_datain_block_inputcap_7__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_inputcap_7__clkinv_20867) );
x_buf  left_hi_if_datain_block_inputcap_7__ceinv ( .i(left_hi_if_datain_block_en_inpcapdly_8164), .o(left_hi_if_datain_block_inputcap_7__ceinv_20866) );
x_buf  right_hi_if_datain_block_inputcap_8__ffy_rstor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_inputcap_8__ffy_rst) );
x_ff_NO_set  right_hi_if_datain_block_inputcap_8 (  .i ( right_hi_if_datain_block_inputcap_8__dymux_20896 ), .ce ( right_hi_if_datain_block_inputcap_8__ceinv_20892 ), .clk ( right_hi_if_datain_block_inputcap_8__clkinv_20893 ), .rst ( right_hi_if_datain_block_inputcap_8__ffy_rst ), .o ( \FlexBus_right_hi_if_datain_block_inputcap[8] ) );
x_buf right_hi_if_datain_block_inputcap_8__dymux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[7] ), .o ( right_hi_if_datain_block_inputcap_8__dymux_20896 ) );
x_buf  right_hi_if_datain_block_inputcap_8__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_inputcap_8__clkinv_20893) );
x_buf  right_hi_if_datain_block_inputcap_8__ceinv ( .i(right_hi_if_datain_block_en_inpcapdly_8173), .o(right_hi_if_datain_block_inputcap_8__ceinv_20892) );
x_buf  left_hi_if_datain_block_inputcap_8__ffy_rstor ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_inputcap_8__ffy_rst) );
x_ff_NO_set  left_hi_if_datain_block_inputcap_8 (  .i ( left_hi_if_datain_block_inputcap_8__dymux_20913 ), .ce ( left_hi_if_datain_block_inputcap_8__ceinv_20909 ), .clk ( left_hi_if_datain_block_inputcap_8__clkinv_20910 ), .rst ( left_hi_if_datain_block_inputcap_8__ffy_rst ), .o ( \FlexBus_left_hi_if_datain_block_inputcap[8] ) );
x_buf left_hi_if_datain_block_inputcap_8__dymux (.i ( \FlexBus_left_hi_if_datain_block_inputcap[7] ), .o ( left_hi_if_datain_block_inputcap_8__dymux_20913 ) );
x_buf  left_hi_if_datain_block_inputcap_8__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_inputcap_8__clkinv_20910) );
x_buf  left_hi_if_datain_block_inputcap_8__ceinv ( .i(left_hi_if_datain_block_en_inpcapdly_8164), .o(left_hi_if_datain_block_inputcap_8__ceinv_20909) );
x_buf  left_hi_if_dataout_block_clk_loop_cnt_2__ffx_rstor ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_cnt_2__ffx_rst) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_cnt_2 (  .i ( left_hi_if_dataout_block_clk_loop_cnt_2__dxmux_20951 ), .ce ( left_hi_if_dataout_block_clk_loop_cnt_2__ceinv_20932 ), .clk ( left_hi_if_dataout_block_clk_loop_cnt_2__clkinv_20933 ), .rst ( left_hi_if_dataout_block_clk_loop_cnt_2__ffx_rst ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[2] ) );
x_buf left_hi_if_dataout_block_clk_loop_cnt_2__dxmux (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[2] ), .o ( left_hi_if_dataout_block_clk_loop_cnt_2__dxmux_20951 ) );
x_buf  left_hi_if_dataout_block_clk_loop_cnt_2__yused ( .i(left_hi_if_dataout_block_n26_pack_2), .o(left_hi_if_dataout_block_n26) );
x_buf  left_hi_if_dataout_block_clk_loop_cnt_2__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_clk_loop_cnt_2__clkinv_20933) );
x_buf  left_hi_if_dataout_block_clk_loop_cnt_2__ceinv ( .i(left_hi_if_dataout_block_clk_loop_cnt_not0002), .o(left_hi_if_dataout_block_clk_loop_cnt_2__ceinv_20932) );
x_buf right_hi_if_dataout_block_clk_loop_cnt_2__dxmux (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[2] ), .o ( right_hi_if_dataout_block_clk_loop_cnt_2__dxmux_20989 ) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_2__yused ( .i(right_hi_if_dataout_block_n26_pack_2), .o(right_hi_if_dataout_block_n26) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_2__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_clk_loop_cnt_2__clkinv_20971) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_2__ceinv ( .i(right_hi_if_dataout_block_clk_loop_cnt_not0002), .o(right_hi_if_dataout_block_clk_loop_cnt_2__ceinv_20970) );
x_buf  right_hi_if_timer_block_tcen_we1_dymux ( .i(right_hi_if_timer_block_tcen_we1_byinv_21005), .o(right_hi_if_timer_block_tcen_we1_dymux_21006) );
x_buf  right_hi_if_timer_block_tcen_we1_byinv ( .i(1'b1), .o(right_hi_if_timer_block_tcen_we1_byinv_21005) );
x_buf  right_hi_if_timer_block_tcen_we1_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_tcen_we1_clkinv_21003) );
x_buf  right_hi_if_timer_block_tcen_we1_ceinv ( .i(hitcr_wr_r_0), .o(right_hi_if_timer_block_tcen_we1_ceinv_21002) );
x_buf  right_hi_if_timer_block_tcen_we2_ffy_rstor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_tcen_we2_ffy_rst) );
x_ff_NO_ce_set  right_hi_if_timer_block_tcen_we2 (  .i(right_hi_if_timer_block_tcen_we2_dymux_21021), .clk(right_hi_if_timer_block_tcen_we2_clkinv_21018), .rst(right_hi_if_timer_block_tcen_we2_ffy_rst), .o(right_hi_if_timer_block_tcen_we2_8264) );
x_buf  right_hi_if_timer_block_tcen_we2_dymux ( .i(right_hi_if_timer_block_tcen_we1_8503), .o(right_hi_if_timer_block_tcen_we2_dymux_21021) );
x_buf  right_hi_if_timer_block_tcen_we2_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_tcen_we2_clkinv_21018) );
x_lut4_0xeca0 control_logic_data_mux0000_4_4 ( .i0( \FlexBus_left_hi_if_datain_block_i_fifo[4] ), .i1( nlwbuffersignal_control_logic_data_mux0000_4_4_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_4_4_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_4_4_adr4 ), .o( control_logic_data_mux0000_4_4_21042 ) ) ;
x_buf  control_logic_data_mux0000_5_4_xused ( .i(control_logic_data_mux0000_5_4_21049), .o(control_logic_data_mux0000_5_4_0) );
x_buf  control_logic_data_mux0000_5_4_yused ( .i(control_logic_data_mux0000_4_4_21042), .o(control_logic_data_mux0000_4_4_0) );
x_lut4_0x8848 left_hi_if_dataout_block_clk_loop_cnt_mux0001_0_1 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_0_1_adr1 ), .i1( left_hi_if_dataout_block_n26 ), .i2( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[3] ), .i3( left_hi_if_dataout_block_n11 ), .o( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[0] ) ) ;
x_buf  left_hi_if_dataout_block_clk_loop_cnt_4__ffx_rstor ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_cnt_4__ffx_rst) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_cnt_4 (  .i ( left_hi_if_dataout_block_clk_loop_cnt_4__dxmux_21082 ), .ce ( left_hi_if_dataout_block_clk_loop_cnt_4__ceinv_21064 ), .clk ( left_hi_if_dataout_block_clk_loop_cnt_4__clkinv_21065 ), .rst ( left_hi_if_dataout_block_clk_loop_cnt_4__ffx_rst ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[4] ) );
x_lut4_0x7f7f left_hi_if_dataout_block_clk_loop_cnt_mux0001_1_11 ( .i0( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .i1( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[1] ), .i2( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_1_11_adr3 ), .o( left_hi_if_dataout_block_n11_pack_2 ) ) ;
x_buf left_hi_if_dataout_block_clk_loop_cnt_4__dxmux (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[0] ), .o ( left_hi_if_dataout_block_clk_loop_cnt_4__dxmux_21082 ) );
x_buf  left_hi_if_dataout_block_clk_loop_cnt_4__yused ( .i(left_hi_if_dataout_block_n11_pack_2), .o(left_hi_if_dataout_block_n11) );
x_buf  left_hi_if_dataout_block_clk_loop_cnt_4__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_clk_loop_cnt_4__clkinv_21065) );
x_buf  left_hi_if_dataout_block_clk_loop_cnt_4__ceinv ( .i(left_hi_if_dataout_block_clk_loop_cnt_not0002), .o(left_hi_if_dataout_block_clk_loop_cnt_4__ceinv_21064) );
x_buf right_hi_if_dataout_block_clk_loop_cnt_4__dxmux (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[0] ), .o ( right_hi_if_dataout_block_clk_loop_cnt_4__dxmux_21120 ) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_4__yused ( .i(right_hi_if_dataout_block_n11_pack_2), .o(right_hi_if_dataout_block_n11) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_4__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_clk_loop_cnt_4__clkinv_21103) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_4__ceinv ( .i(right_hi_if_dataout_block_clk_loop_cnt_not0002), .o(right_hi_if_dataout_block_clk_loop_cnt_4__ceinv_21102) );
x_buf  control_logic_data_mux0000_7_4_xused ( .i(control_logic_data_mux0000_7_4_21149), .o(control_logic_data_mux0000_7_4_0) );
x_buf  control_logic_data_mux0000_7_4_yused ( .i(control_logic_data_mux0000_6_4_21142), .o(control_logic_data_mux0000_6_4_0) );
x_buf  control_logic_data_mux0000_8_38_xused ( .i(control_logic_data_mux0000_8_38_21173), .o(control_logic_data_mux0000_8_38_0) );
x_buf  control_logic_data_mux0000_8_38_yused ( .i(control_logic_data_cmp_eq0002_pack_2), .o(control_logic_data_cmp_eq0002) );
x_lut4_0xfefc control_logic_data_mux0000_8_50 ( .i0( control_logic_data_mux0000_8_38_0 ), .i1( control_logic_data_mux0000_8_4_0 ), .i2( control_logic_data_mux0000_8_5_8510 ), .i3( nlwbuffersignal_control_logic_data_mux0000_8_50_adr4 ), .o( data_8_iobuf ) ) ;
x_buf  data_8_iobuf_yused ( .i(control_logic_data_mux0000_8_5_pack_1), .o(control_logic_data_mux0000_8_5_8510) );
x_lut4_0x0008 control_logic_data_mux0000_8_5 ( .i0( nlwbuffersignal_control_logic_data_mux0000_8_5_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_8_5_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_8_5_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_8_5_adr4 ), .o( control_logic_data_mux0000_8_5_pack_1 ) ) ;
x_buf  hiocr_wr_l_xused ( .i(hiocr_wr_l), .o(hiocr_wr_l_0) );
x_buf  hiocr_wr_l_yused ( .i(p3lcr_wr_l), .o(p3lcr_wr_l_0) );
x_lut4_0xffec control_logic_data_mux0000_9_77 ( .i0( nlwbuffersignal_control_logic_data_mux0000_9_77_adr1 ), .i1( control_logic_data_mux0000_9_24 ), .i2( nlwbuffersignal_control_logic_data_mux0000_9_77_adr3 ), .i3( control_logic_data_mux0000_9_4_8514 ), .o( data_9_iobuf ) ) ;
x_lut4_0xeca0 control_logic_data_mux0000_9_4 ( .i0( n191 ), .i1( nlwbuffersignal_control_logic_data_mux0000_9_4_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_9_4_adr3 ), .i3( control_logic_rd_ioint_l_cmp_eq0000_0 ), .o( control_logic_data_mux0000_9_4_pack_1 ) ) ;
x_buf  data_9_iobuf_yused ( .i(control_logic_data_mux0000_9_4_pack_1), .o(control_logic_data_mux0000_9_4_8514) );
x_buf  right_hi_if_datain_block_icc_ifcs_1__dxmux ( .i(n104), .o(right_hi_if_datain_block_icc_ifcs_1__dxmux_21267) );
x_buf  right_hi_if_datain_block_icc_ifcs_1__dymux ( .i(n105), .o(right_hi_if_datain_block_icc_ifcs_1__dymux_21259) );
x_buf  right_hi_if_datain_block_icc_ifcs_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_icc_ifcs_1__srinv_21257) );
x_buf  right_hi_if_datain_block_icc_ifcs_1__clkinv ( .i(wrn_bufgp), .o(right_hi_if_datain_block_icc_ifcs_1__clkinv_21256) );
x_buf  right_hi_if_datain_block_icc_ifcs_1__ceinv ( .i(icc_wr_r_0), .o(right_hi_if_datain_block_icc_ifcs_1__ceinv_21255) );
x_ff_NO_rst  left_hi_if_datain_block_icc_ifcs_0 (  .i ( left_hi_if_datain_block_icc_ifcs_1__dymux_21285 ), .ce ( left_hi_if_datain_block_icc_ifcs_1__ceinv_21281 ), .clk ( left_hi_if_datain_block_icc_ifcs_1__clkinv_21282 ), .set ( left_hi_if_datain_block_icc_ifcs_1__srinv_21283 ), .o ( \FlexBus_left_hi_if_datain_block_icc_ifcs[0] ) );
x_buf  left_hi_if_datain_block_icc_ifcs_1__dxmux ( .i(n104), .o(left_hi_if_datain_block_icc_ifcs_1__dxmux_21293) );
x_buf  left_hi_if_datain_block_icc_ifcs_1__dymux ( .i(n105), .o(left_hi_if_datain_block_icc_ifcs_1__dymux_21285) );
x_buf  left_hi_if_datain_block_icc_ifcs_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_icc_ifcs_1__srinv_21283) );
x_buf  left_hi_if_datain_block_icc_ifcs_1__clkinv ( .i(wrn_bufgp), .o(left_hi_if_datain_block_icc_ifcs_1__clkinv_21282) );
x_buf  left_hi_if_datain_block_icc_ifcs_1__ceinv ( .i(icc_wr_l_0), .o(left_hi_if_datain_block_icc_ifcs_1__ceinv_21281) );
x_lut4_0xffaa right_hi_if_dataout_block_clk_loop_lo_wri_or00001 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_lo_wri_or00001_adr1 ), .i3( right_hi_if_dataout_block_clk_loop_rst_lo_8318 ), .o( right_hi_if_dataout_block_clk_loop_lo_wri_or0000 ) ) ;
x_buf  left_hi_if_datain_block_i2cs_1__dxmux ( .i(n104), .o(left_hi_if_datain_block_i2cs_1__dxmux_21344) );
x_buf  left_hi_if_datain_block_i2cs_1__dymux ( .i(n105), .o(left_hi_if_datain_block_i2cs_1__dymux_21335) );
x_buf  left_hi_if_datain_block_i2cs_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2cs_1__srinv_21333) );
x_buf  left_hi_if_datain_block_i2cs_1__clkinv ( .i(wrn_bufgp), .o(left_hi_if_datain_block_i2cs_1__clkinv_21332) );
x_buf  left_hi_if_datain_block_i2cs_1__ceinv ( .i(i2cs_wr_l_0), .o(left_hi_if_datain_block_i2cs_1__ceinv_21331) );
x_buf  right_hi_if_datain_block_icc_ifcs_2__dymux ( .i(n103), .o(right_hi_if_datain_block_icc_ifcs_2__dymux_21361) );
x_buf  right_hi_if_datain_block_icc_ifcs_2__clkinv ( .i(wrn_bufgp), .o(right_hi_if_datain_block_icc_ifcs_2__clkinv_21358) );
x_buf  right_hi_if_datain_block_icc_ifcs_2__ceinv ( .i(icc_wr_r_0), .o(right_hi_if_datain_block_icc_ifcs_2__ceinv_21357) );
x_buf  left_hi_if_datain_block_icc_ifcs_2__dymux ( .i(n103), .o(left_hi_if_datain_block_icc_ifcs_2__dymux_21377) );
x_buf  left_hi_if_datain_block_icc_ifcs_2__clkinv ( .i(wrn_bufgp), .o(left_hi_if_datain_block_icc_ifcs_2__clkinv_21374) );
x_buf  left_hi_if_datain_block_icc_ifcs_2__ceinv ( .i(icc_wr_l_0), .o(left_hi_if_datain_block_icc_ifcs_2__ceinv_21373) );
x_buf  left_hi_if_datain_block_i2cs_3__dxmux ( .i(n102), .o(left_hi_if_datain_block_i2cs_3__dxmux_21404) );
x_buf  left_hi_if_datain_block_i2cs_3__dymux ( .i(n103), .o(left_hi_if_datain_block_i2cs_3__dymux_21395) );
x_buf  left_hi_if_datain_block_i2cs_3__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2cs_3__srinv_21393) );
x_buf  left_hi_if_datain_block_i2cs_3__clkinv ( .i(wrn_bufgp), .o(left_hi_if_datain_block_i2cs_3__clkinv_21392) );
x_buf  left_hi_if_datain_block_i2cs_3__ceinv ( .i(i2cs_wr_l_0), .o(left_hi_if_datain_block_i2cs_3__ceinv_21391) );
x_buf  left_hi_if_datain_block_i2cs_5__dxmux ( .i(n100), .o(left_hi_if_datain_block_i2cs_5__dxmux_21432) );
x_buf  left_hi_if_datain_block_i2cs_5__dymux ( .i(n101), .o(left_hi_if_datain_block_i2cs_5__dymux_21423) );
x_buf  left_hi_if_datain_block_i2cs_5__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2cs_5__srinv_21421) );
x_buf  left_hi_if_datain_block_i2cs_5__clkinv ( .i(wrn_bufgp), .o(left_hi_if_datain_block_i2cs_5__clkinv_21420) );
x_buf  left_hi_if_datain_block_i2cs_5__ceinv ( .i(i2cs_wr_l_0), .o(left_hi_if_datain_block_i2cs_5__ceinv_21419) );
x_buf  right_hi_if_timer_block_hitcr_int_1__dxmux ( .i(n104), .o(right_hi_if_timer_block_hitcr_int_1__dxmux_21460) );
x_buf  right_hi_if_timer_block_hitcr_int_1__dymux ( .i(n105), .o(right_hi_if_timer_block_hitcr_int_1__dymux_21451) );
x_buf  right_hi_if_timer_block_hitcr_int_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_hitcr_int_1__srinv_21449) );
x_buf  right_hi_if_timer_block_hitcr_int_1__clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_hitcr_int_1__clkinv_21448) );
x_buf  right_hi_if_timer_block_hitcr_int_1__ceinv ( .i(hitcr_wr_r_0), .o(right_hi_if_timer_block_hitcr_int_1__ceinv_21447) );
x_buf  left_hi_if_timer_block_hitcr_int_1__dxmux ( .i(n104), .o(left_hi_if_timer_block_hitcr_int_1__dxmux_21488) );
x_buf  left_hi_if_timer_block_hitcr_int_1__dymux ( .i(n105), .o(left_hi_if_timer_block_hitcr_int_1__dymux_21479) );
x_buf  left_hi_if_timer_block_hitcr_int_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_hitcr_int_1__srinv_21477) );
x_buf  left_hi_if_timer_block_hitcr_int_1__clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_hitcr_int_1__clkinv_21476) );
x_buf  left_hi_if_timer_block_hitcr_int_1__ceinv ( .i(hitcr_wr_l_0), .o(left_hi_if_timer_block_hitcr_int_1__ceinv_21475) );
x_buf  left_hi_if_datain_block_i2cs_7__dxmux ( .i(n98), .o(left_hi_if_datain_block_i2cs_7__dxmux_21516) );
x_buf  left_hi_if_datain_block_i2cs_7__dymux ( .i(n99), .o(left_hi_if_datain_block_i2cs_7__dymux_21507) );
x_buf  left_hi_if_datain_block_i2cs_7__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2cs_7__srinv_21505) );
x_buf  left_hi_if_datain_block_i2cs_7__clkinv ( .i(wrn_bufgp), .o(left_hi_if_datain_block_i2cs_7__clkinv_21504) );
x_buf  left_hi_if_datain_block_i2cs_7__ceinv ( .i(i2cs_wr_l_0), .o(left_hi_if_datain_block_i2cs_7__ceinv_21503) );
x_buf  right_hi_if_timer_block_hitcr_int_3__dxmux ( .i(n102), .o(right_hi_if_timer_block_hitcr_int_3__dxmux_21544) );
x_buf  right_hi_if_timer_block_hitcr_int_3__dymux ( .i(n103), .o(right_hi_if_timer_block_hitcr_int_3__dymux_21535) );
x_buf  right_hi_if_timer_block_hitcr_int_3__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_hitcr_int_3__srinv_21533) );
x_buf  right_hi_if_timer_block_hitcr_int_3__clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_hitcr_int_3__clkinv_21532) );
x_buf  right_hi_if_timer_block_hitcr_int_3__ceinv ( .i(hitcr_wr_r_0), .o(right_hi_if_timer_block_hitcr_int_3__ceinv_21531) );
x_buf  left_hi_if_timer_block_hitcr_int_3__dxmux ( .i(n102), .o(left_hi_if_timer_block_hitcr_int_3__dxmux_21572) );
x_buf  left_hi_if_timer_block_hitcr_int_3__dymux ( .i(n103), .o(left_hi_if_timer_block_hitcr_int_3__dymux_21563) );
x_buf  left_hi_if_timer_block_hitcr_int_3__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_hitcr_int_3__srinv_21561) );
x_buf  left_hi_if_timer_block_hitcr_int_3__clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_hitcr_int_3__clkinv_21560) );
x_buf  left_hi_if_timer_block_hitcr_int_3__ceinv ( .i(hitcr_wr_l_0), .o(left_hi_if_timer_block_hitcr_int_3__ceinv_21559) );
x_buf  left_hi_if_datain_block_i2cs_9__dxmux ( .i(n96), .o(left_hi_if_datain_block_i2cs_9__dxmux_21600) );
x_buf  left_hi_if_datain_block_i2cs_9__dymux ( .i(n97), .o(left_hi_if_datain_block_i2cs_9__dymux_21591) );
x_buf  left_hi_if_datain_block_i2cs_9__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2cs_9__srinv_21589) );
x_buf  left_hi_if_datain_block_i2cs_9__clkinv ( .i(wrn_bufgp), .o(left_hi_if_datain_block_i2cs_9__clkinv_21588) );
x_buf  left_hi_if_datain_block_i2cs_9__ceinv ( .i(i2cs_wr_l_0), .o(left_hi_if_datain_block_i2cs_9__ceinv_21587) );
x_buf  right_hi_if_timer_block_hitcr_int_5__dxmux ( .i(n100), .o(right_hi_if_timer_block_hitcr_int_5__dxmux_21628) );
x_buf  right_hi_if_timer_block_hitcr_int_5__dymux ( .i(n101), .o(right_hi_if_timer_block_hitcr_int_5__dymux_21619) );
x_buf  right_hi_if_timer_block_hitcr_int_5__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_hitcr_int_5__srinv_21617) );
x_buf  right_hi_if_timer_block_hitcr_int_5__clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_hitcr_int_5__clkinv_21616) );
x_buf  right_hi_if_timer_block_hitcr_int_5__ceinv ( .i(hitcr_wr_r_0), .o(right_hi_if_timer_block_hitcr_int_5__ceinv_21615) );
x_buf  left_hi_if_timer_block_hitcr_int_5__dxmux ( .i(n100), .o(left_hi_if_timer_block_hitcr_int_5__dxmux_21656) );
x_buf  left_hi_if_timer_block_hitcr_int_5__dymux ( .i(n101), .o(left_hi_if_timer_block_hitcr_int_5__dymux_21647) );
x_buf  left_hi_if_timer_block_hitcr_int_5__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_hitcr_int_5__srinv_21645) );
x_buf  left_hi_if_timer_block_hitcr_int_5__clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_hitcr_int_5__clkinv_21644) );
x_buf  left_hi_if_timer_block_hitcr_int_5__ceinv ( .i(hitcr_wr_l_0), .o(left_hi_if_timer_block_hitcr_int_5__ceinv_21643) );
x_buf  p3lcr_wr_r_xused ( .i(p3lcr_wr_r), .o(p3lcr_wr_r_0) );
x_buf  p3lcr_wr_r_yused ( .i(data_fifo_wr_r), .o(data_fifo_wr_r_0) );
x_buf  right_hi_if_timer_block_hitcr_int_7__dxmux ( .i(n98), .o(right_hi_if_timer_block_hitcr_int_7__dxmux_21708) );
x_buf  right_hi_if_timer_block_hitcr_int_7__dymux ( .i(n99), .o(right_hi_if_timer_block_hitcr_int_7__dymux_21699) );
x_buf  right_hi_if_timer_block_hitcr_int_7__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_hitcr_int_7__srinv_21697) );
x_buf  right_hi_if_timer_block_hitcr_int_7__clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_hitcr_int_7__clkinv_21696) );
x_buf  right_hi_if_timer_block_hitcr_int_7__ceinv ( .i(hitcr_wr_r_0), .o(right_hi_if_timer_block_hitcr_int_7__ceinv_21695) );
x_buf  left_hi_if_timer_block_hitcr_int_7__dxmux ( .i(n98), .o(left_hi_if_timer_block_hitcr_int_7__dxmux_21736) );
x_buf  left_hi_if_timer_block_hitcr_int_7__dymux ( .i(n99), .o(left_hi_if_timer_block_hitcr_int_7__dymux_21727) );
x_buf  left_hi_if_timer_block_hitcr_int_7__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_hitcr_int_7__srinv_21725) );
x_buf  left_hi_if_timer_block_hitcr_int_7__clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_hitcr_int_7__clkinv_21724) );
x_buf  left_hi_if_timer_block_hitcr_int_7__ceinv ( .i(hitcr_wr_l_0), .o(left_hi_if_timer_block_hitcr_int_7__ceinv_21723) );
x_buf  right_hi_if_timer_block_hitcr_int_10__dxmux ( .i(n95), .o(right_hi_if_timer_block_hitcr_int_10__dxmux_21764) );
x_buf  right_hi_if_timer_block_hitcr_int_10__dymux ( .i(n96), .o(right_hi_if_timer_block_hitcr_int_10__dymux_21755) );
x_buf  right_hi_if_timer_block_hitcr_int_10__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_hitcr_int_10__srinv_21753) );
x_buf  right_hi_if_timer_block_hitcr_int_10__clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_hitcr_int_10__clkinv_21752) );
x_buf  right_hi_if_timer_block_hitcr_int_10__ceinv ( .i(hitcr_wr_r_0), .o(right_hi_if_timer_block_hitcr_int_10__ceinv_21751) );
x_buf  left_hi_if_timer_block_hitcr_int_10__dxmux ( .i(n95), .o(left_hi_if_timer_block_hitcr_int_10__dxmux_21792) );
x_buf  left_hi_if_timer_block_hitcr_int_10__dymux ( .i(n96), .o(left_hi_if_timer_block_hitcr_int_10__dymux_21783) );
x_buf  left_hi_if_timer_block_hitcr_int_10__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_hitcr_int_10__srinv_21781) );
x_buf  left_hi_if_timer_block_hitcr_int_10__clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_hitcr_int_10__clkinv_21780) );
x_buf  left_hi_if_timer_block_hitcr_int_10__ceinv ( .i(hitcr_wr_l_0), .o(left_hi_if_timer_block_hitcr_int_10__ceinv_21779) );
x_buf  right_hi_if_datain_block_data_shiftintq_dymux ( .i(right_hi_if_datain_block_data_shiftintq_byinv_21856), .o(right_hi_if_datain_block_data_shiftintq_dymux_21857) );
x_buf  right_hi_if_datain_block_data_shiftintq_byinv ( .i(1'b1), .o(right_hi_if_datain_block_data_shiftintq_byinv_21856) );
x_buf  right_hi_if_datain_block_data_shiftintq_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_data_shiftintq_clkinv_21854) );
x_buf  right_hi_if_datain_block_data_shiftintq_ceinv ( .i(right_hi_if_datain_block_data_shiftint_8230), .o(right_hi_if_datain_block_data_shiftintq_ceinv_21853) );
x_buf  left_hi_if_datain_block_data_shiftintq_dymux ( .i(left_hi_if_datain_block_data_shiftintq_byinv_21873), .o(left_hi_if_datain_block_data_shiftintq_dymux_21874) );
x_buf  left_hi_if_datain_block_data_shiftintq_byinv ( .i(1'b1), .o(left_hi_if_datain_block_data_shiftintq_byinv_21873) );
x_buf  left_hi_if_datain_block_data_shiftintq_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_data_shiftintq_clkinv_21871) );
x_buf  left_hi_if_datain_block_data_shiftintq_ceinv ( .i(left_hi_if_datain_block_data_shiftint_8225), .o(left_hi_if_datain_block_data_shiftintq_ceinv_21870) );
x_buf  right_hi_if_timer_block_ext_trig_q_dymux ( .i(right_hi_if_timer_block_ext_trig_8124), .o(right_hi_if_timer_block_ext_trig_q_dymux_21889) );
x_buf  right_hi_if_timer_block_ext_trig_q_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_ext_trig_q_clkinv_21886) );
x_buf  data_15_iobuf_yused ( .i(n246_pack_1), .o(n246) );
x_buf  left_hi_if_timer_block_ten_wr_or0000_yused ( .i(left_hi_if_timer_block_ten_wr_or0000), .o(left_hi_if_timer_block_ten_wr_or0000_0) );
x_buf  right_hi_if_timer_block_ten_wr_or0000_yused ( .i(right_hi_if_timer_block_ten_wr_or0000), .o(right_hi_if_timer_block_ten_wr_or0000_0) );
x_buf  common_functions_csfri_1__dxmux ( .i(n104), .o(common_functions_csfri_1__dxmux_21963) );
x_buf  common_functions_csfri_1__dymux ( .i(n105), .o(common_functions_csfri_1__dymux_21955) );
x_buf  common_functions_csfri_1__srinv ( .i(common_functions_resf_t_7470), .o(common_functions_csfri_1__srinv_21953) );
x_buf  common_functions_csfri_1__clkinv ( .i(wrn_bufgp), .o(common_functions_csfri_1__clkinv_21952) );
x_buf  common_functions_csfri_1__ceinv ( .i(csfr_wr_0), .o(common_functions_csfri_1__ceinv_21951) );
x_buf  left_hi_if_datain_block_i_fifo_3_or0000_xused ( .i(left_hi_if_datain_block_i_fifo_3_or0000), .o(left_hi_if_datain_block_i_fifo_3_or0000_0) );
x_buf  left_hi_if_datain_block_i_fifo_3_or0000_yused ( .i(left_hi_if_datain_block_n14_pack_1), .o(left_hi_if_datain_block_n14) );
x_buf  right_hi_if_datain_block_i_fifo_3_or0000_xused ( .i(right_hi_if_datain_block_i_fifo_3_or0000), .o(right_hi_if_datain_block_i_fifo_3_or0000_0) );
x_buf  right_hi_if_datain_block_i_fifo_3_or0000_yused ( .i(right_hi_if_datain_block_n14_pack_1), .o(right_hi_if_datain_block_n14) );
x_buf  common_functions_csfri_4__dxmux ( .i(n101), .o(common_functions_csfri_4__dxmux_22038) );
x_buf  common_functions_csfri_4__dymux ( .i(n103), .o(common_functions_csfri_4__dymux_22029) );
x_buf  common_functions_csfri_4__srinv ( .i(common_functions_resf_t_7470), .o(common_functions_csfri_4__srinv_22027) );
x_buf  common_functions_csfri_4__clkinv ( .i(wrn_bufgp), .o(common_functions_csfri_4__clkinv_22026) );
x_buf  common_functions_csfri_4__ceinv ( .i(csfr_wr_0), .o(common_functions_csfri_4__ceinv_22025) );
x_buf  common_functions_csfri_7__dxmux ( .i(n98), .o(common_functions_csfri_7__dxmux_22066) );
x_buf  common_functions_csfri_7__dymux ( .i(n100), .o(common_functions_csfri_7__dymux_22057) );
x_buf  common_functions_csfri_7__srinv ( .i(common_functions_resf_t_7470), .o(common_functions_csfri_7__srinv_22055) );
x_buf  common_functions_csfri_7__clkinv ( .i(wrn_bufgp), .o(common_functions_csfri_7__clkinv_22054) );
x_buf  common_functions_csfri_7__ceinv ( .i(csfr_wr_0), .o(common_functions_csfri_7__ceinv_22053) );
x_buf  right_hi_if_timer_block_clr_ten_dymux ( .i(right_hi_if_timer_block_ten_8391), .o(right_hi_if_timer_block_clr_ten_dymux_22082) );
x_buf  right_hi_if_timer_block_clr_ten_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_clr_ten_clkinv_22079) );
x_buf  right_hi_if_timer_block_clr_ten_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_clr_ten_ceinv_22078) );
x_buf  left_hi_if_datain_block_i2csbytecnt_12__dxmux ( .i(left_hi_if_datain_block_i2csbytecnt_12__xorf_22121), .o(left_hi_if_datain_block_i2csbytecnt_12__dxmux_22123) );
x_xor2 left_hi_if_datain_block_i2csbytecnt_12__xorf (.i0 ( left_hi_if_datain_block_i2csbytecnt_12__cyinit_22120 ), .i1 ( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[12] ), .o ( left_hi_if_datain_block_i2csbytecnt_12__xorf_22121 ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_12__cyinit ( .i(left_hi_if_datain_block_i2csbytecnt_10__cymuxfast_12123), .o(left_hi_if_datain_block_i2csbytecnt_12__cyinit_22120) );
x_buf  left_hi_if_datain_block_i2csbytecnt_12__yused ( .i(left_hi_if_datain_block_i2csbytecnt_and0000_pack_2), .o(left_hi_if_datain_block_i2csbytecnt_and0000) );
x_buf  left_hi_if_datain_block_i2csbytecnt_12__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i2csbytecnt_12__clkinv_22103) );
x_buf  left_hi_if_datain_block_i2csbytecnt_12__ceinv ( .i(left_hi_if_datain_block_i2csbytecnt_not0001_0), .o(left_hi_if_datain_block_i2csbytecnt_12__ceinv_22102) );
x_buf  right_hi_if_datain_block_i2csbytecnt_12__dxmux ( .i(right_hi_if_datain_block_i2csbytecnt_12__xorf_22162), .o(right_hi_if_datain_block_i2csbytecnt_12__dxmux_22164) );
x_xor2 right_hi_if_datain_block_i2csbytecnt_12__xorf (.i0 ( right_hi_if_datain_block_i2csbytecnt_12__cyinit_22161 ), .i1 ( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[12] ), .o ( right_hi_if_datain_block_i2csbytecnt_12__xorf_22162 ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_12__cyinit ( .i(right_hi_if_datain_block_i2csbytecnt_10__cymuxfast_11766), .o(right_hi_if_datain_block_i2csbytecnt_12__cyinit_22161) );
x_buf  right_hi_if_datain_block_i2csbytecnt_12__yused ( .i(right_hi_if_datain_block_i2csbytecnt_and0000_pack_2), .o(right_hi_if_datain_block_i2csbytecnt_and0000) );
x_buf  right_hi_if_datain_block_i2csbytecnt_12__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i2csbytecnt_12__clkinv_22144) );
x_buf  right_hi_if_datain_block_i2csbytecnt_12__ceinv ( .i(right_hi_if_datain_block_i2csbytecnt_not0001_0), .o(right_hi_if_datain_block_i2csbytecnt_12__ceinv_22143) );
x_buf  left_hi_if_timer_block_ten_wr_dymux ( .i(n91), .o(left_hi_if_timer_block_ten_wr_dymux_22277) );
x_buf  left_hi_if_timer_block_ten_wr_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_ten_wr_clkinv_22274) );
x_buf  left_hi_if_timer_block_ten_wr_ceinv ( .i(hibcr_wr_l_0), .o(left_hi_if_timer_block_ten_wr_ceinv_22273) );
x_buf  left_hi_if_timer_block_tcen_dsp_dymux ( .i(n97), .o(left_hi_if_timer_block_tcen_dsp_dymux_22294) );
x_buf  left_hi_if_timer_block_tcen_dsp_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_tcen_dsp_clkinv_22291) );
x_buf  left_hi_if_timer_block_tcen_dsp_ceinv ( .i(hitcr_wr_l_0), .o(left_hi_if_timer_block_tcen_dsp_ceinv_22290) );
x_buf  right_hi_if_timer_block_ext_sync_dymux ( .i(right_hi_if_timer_block_ext_trig_q_8166), .o(right_hi_if_timer_block_ext_sync_dymux_22309) );
x_buf  right_hi_if_timer_block_ext_sync_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_ext_sync_clkinv_22306) );
x_buf  right_hi_if_datain_block_staterst_fsm_ffd1_dxmux ( .i(right_hi_if_datain_block_staterst_fsm_ffd1_bxinv_22345), .o(right_hi_if_datain_block_staterst_fsm_ffd1_dxmux_22356) );
x_mux2  right_hi_if_datain_block_staterst_fsm_ffd1_f5mux ( .ia(right_hi_if_datain_block_staterst_fsm_ffd2_in2_22336), .ib(right_hi_if_datain_block_staterst_fsm_ffd2_in1_22352), .sel(right_hi_if_datain_block_staterst_fsm_ffd1_bxinv_22345), .o(right_hi_if_datain_block_staterst_fsm_ffd1_f5mux_22354) );
x_buf  right_hi_if_datain_block_staterst_fsm_ffd1_bxinv ( .i(right_hi_if_datain_block_staterst_fsm_ffd2_8414), .o(right_hi_if_datain_block_staterst_fsm_ffd1_bxinv_22345) );
x_buf  right_hi_if_datain_block_staterst_fsm_ffd1_dymux ( .i(right_hi_if_datain_block_staterst_fsm_ffd1_f5mux_22354), .o(right_hi_if_datain_block_staterst_fsm_ffd1_dymux_22338) );
x_buf  right_hi_if_datain_block_staterst_fsm_ffd1_srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_staterst_fsm_ffd1_srinv_22329) );
x_buf  right_hi_if_datain_block_staterst_fsm_ffd1_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_staterst_fsm_ffd1_clkinv_22328) );
x_buf  left_hi_if_datain_block_staterst_fsm_ffd1_dxmux ( .i(left_hi_if_datain_block_staterst_fsm_ffd1_bxinv_22392), .o(left_hi_if_datain_block_staterst_fsm_ffd1_dxmux_22403) );
x_mux2  left_hi_if_datain_block_staterst_fsm_ffd1_f5mux ( .ia(left_hi_if_datain_block_staterst_fsm_ffd2_in2_22383), .ib(left_hi_if_datain_block_staterst_fsm_ffd2_in1_22399), .sel(left_hi_if_datain_block_staterst_fsm_ffd1_bxinv_22392), .o(left_hi_if_datain_block_staterst_fsm_ffd1_f5mux_22401) );
x_buf  left_hi_if_datain_block_staterst_fsm_ffd1_bxinv ( .i(left_hi_if_datain_block_staterst_fsm_ffd2_8416), .o(left_hi_if_datain_block_staterst_fsm_ffd1_bxinv_22392) );
x_buf  left_hi_if_datain_block_staterst_fsm_ffd1_dymux ( .i(left_hi_if_datain_block_staterst_fsm_ffd1_f5mux_22401), .o(left_hi_if_datain_block_staterst_fsm_ffd1_dymux_22385) );
x_buf  left_hi_if_datain_block_staterst_fsm_ffd1_srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_staterst_fsm_ffd1_srinv_22376) );
x_buf  left_hi_if_datain_block_staterst_fsm_ffd1_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_staterst_fsm_ffd1_clkinv_22375) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd6_dxmux ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd7_8228), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd6_dxmux_22430) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd6_dymux ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd6_8239), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd6_dymux_22421) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd6_srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd6_srinv_22419) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd6_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd6_clkinv_22418) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd6_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd6_ceinv_22417) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd6_dxmux ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd7_8223), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd6_dxmux_22458) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd6_dymux ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd6_8275), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd6_dymux_22449) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd6_srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd6_srinv_22447) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd6_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd6_clkinv_22446) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd6_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd6_ceinv_22445) );
x_buf  right_hi_if_dataout_block_clk_loop_rst_hi_dymux ( .i(right_hi_if_dataout_block_clk_loop_hi_wri_7450), .o(right_hi_if_dataout_block_clk_loop_rst_hi_dymux_22473) );
x_buf  right_hi_if_dataout_block_clk_loop_rst_hi_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_clk_loop_rst_hi_clkinv_22470) );
x_buf  left_hi_if_dataout_block_clk_loop_rst_hi_dymux ( .i(left_hi_if_dataout_block_clk_loop_hi_wri_7453), .o(left_hi_if_dataout_block_clk_loop_rst_hi_dymux_22487) );
x_buf  left_hi_if_dataout_block_clk_loop_rst_hi_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_clk_loop_rst_hi_clkinv_22484) );
x_buf  left_hi_if_timer_block_tcen_we1_dymux ( .i(left_hi_if_timer_block_tcen_we1_byinv_22502), .o(left_hi_if_timer_block_tcen_we1_dymux_22503) );
x_buf  left_hi_if_timer_block_tcen_we1_byinv ( .i(1'b1), .o(left_hi_if_timer_block_tcen_we1_byinv_22502) );
x_buf  left_hi_if_timer_block_tcen_we1_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_tcen_we1_clkinv_22500) );
x_buf  left_hi_if_timer_block_tcen_we1_ceinv ( .i(hitcr_wr_l_0), .o(left_hi_if_timer_block_tcen_we1_ceinv_22499) );
x_buf  left_hi_if_timer_block_tcen_we2_dymux ( .i(left_hi_if_timer_block_tcen_we1_8555), .o(left_hi_if_timer_block_tcen_we2_dymux_22518) );
x_buf  left_hi_if_timer_block_tcen_we2_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_tcen_we2_clkinv_22515) );
x_buf  right_hi_if_timer_block_hibcr_int_12__dxmux ( .i(n93), .o(right_hi_if_timer_block_hibcr_int_12__dxmux_22545) );
x_buf  right_hi_if_timer_block_hibcr_int_12__dymux ( .i(n94), .o(right_hi_if_timer_block_hibcr_int_12__dymux_22536) );
x_buf  right_hi_if_timer_block_hibcr_int_12__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_hibcr_int_12__srinv_22534) );
x_buf  right_hi_if_timer_block_hibcr_int_12__clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_hibcr_int_12__clkinv_22533) );
x_buf  right_hi_if_timer_block_hibcr_int_12__ceinv ( .i(hibcr_wr_r_0), .o(right_hi_if_timer_block_hibcr_int_12__ceinv_22532) );
x_buf  left_hi_if_timer_block_hibcr_int_12__dxmux ( .i(n93), .o(left_hi_if_timer_block_hibcr_int_12__dxmux_22573) );
x_buf  left_hi_if_timer_block_hibcr_int_12__dymux ( .i(n94), .o(left_hi_if_timer_block_hibcr_int_12__dymux_22564) );
x_buf  left_hi_if_timer_block_hibcr_int_12__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_hibcr_int_12__srinv_22562) );
x_buf  left_hi_if_timer_block_hibcr_int_12__clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_hibcr_int_12__clkinv_22561) );
x_buf  left_hi_if_timer_block_hibcr_int_12__ceinv ( .i(hibcr_wr_l_0), .o(left_hi_if_timer_block_hibcr_int_12__ceinv_22560) );
x_buf  right_hi_if_dataout_block_clk_loop_rst_lo_dymux ( .i(right_hi_if_dataout_block_clk_loop_lo_wri_8486), .o(right_hi_if_dataout_block_clk_loop_rst_lo_dymux_22588) );
x_buf  right_hi_if_dataout_block_clk_loop_rst_lo_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_clk_loop_rst_lo_clkinv_22585) );
x_buf  left_hi_if_dataout_block_clk_loop_rst_lo_dymux ( .i(left_hi_if_dataout_block_clk_loop_lo_wri_8488), .o(left_hi_if_dataout_block_clk_loop_rst_lo_dymux_22602) );
x_buf  left_hi_if_dataout_block_clk_loop_rst_lo_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_clk_loop_rst_lo_clkinv_22599) );
x_buf  right_hi_if_timer_block_hibcr_int_13__dymux ( .i(n92), .o(right_hi_if_timer_block_hibcr_int_13__dymux_22618) );
x_buf  right_hi_if_timer_block_hibcr_int_13__clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_hibcr_int_13__clkinv_22615) );
x_buf  right_hi_if_timer_block_hibcr_int_13__ceinv ( .i(hibcr_wr_r_0), .o(right_hi_if_timer_block_hibcr_int_13__ceinv_22614) );
x_buf  left_hi_if_timer_block_hibcr_int_13__dymux ( .i(n92), .o(left_hi_if_timer_block_hibcr_int_13__dymux_22635) );
x_buf  left_hi_if_timer_block_hibcr_int_13__clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_hibcr_int_13__clkinv_22632) );
x_buf  left_hi_if_timer_block_hibcr_int_13__ceinv ( .i(hibcr_wr_l_0), .o(left_hi_if_timer_block_hibcr_int_13__ceinv_22631) );
x_buf right_hi_if_datain_block_i_fifo_1__dxmux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[1] ), .o ( right_hi_if_datain_block_i_fifo_1__dxmux_22663 ) );
x_buf right_hi_if_datain_block_i_fifo_1__dymux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[0] ), .o ( right_hi_if_datain_block_i_fifo_1__dymux_22654 ) );
x_buf  right_hi_if_datain_block_i_fifo_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i_fifo_1__srinv_22652) );
x_buf  right_hi_if_datain_block_i_fifo_1__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i_fifo_1__clkinv_22651) );
x_buf  right_hi_if_datain_block_i_fifo_1__ceinv ( .i(right_hi_if_datain_block_i_fifo_3_or0000_0), .o(right_hi_if_datain_block_i_fifo_1__ceinv_22650) );
x_buf right_hi_if_datain_block_i_fifo_3__dxmux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[3] ), .o ( right_hi_if_datain_block_i_fifo_3__dxmux_22691 ) );
x_buf right_hi_if_datain_block_i_fifo_3__dymux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[2] ), .o ( right_hi_if_datain_block_i_fifo_3__dymux_22682 ) );
x_buf  right_hi_if_datain_block_i_fifo_3__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i_fifo_3__srinv_22680) );
x_buf  right_hi_if_datain_block_i_fifo_3__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i_fifo_3__clkinv_22679) );
x_buf  right_hi_if_datain_block_i_fifo_3__ceinv ( .i(right_hi_if_datain_block_i_fifo_3_or0000_0), .o(right_hi_if_datain_block_i_fifo_3__ceinv_22678) );
x_buf right_hi_if_datain_block_i_fifo_5__dxmux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[5] ), .o ( right_hi_if_datain_block_i_fifo_5__dxmux_22719 ) );
x_buf right_hi_if_datain_block_i_fifo_5__dymux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[4] ), .o ( right_hi_if_datain_block_i_fifo_5__dymux_22710 ) );
x_buf  right_hi_if_datain_block_i_fifo_5__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i_fifo_5__srinv_22708) );
x_buf  right_hi_if_datain_block_i_fifo_5__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i_fifo_5__clkinv_22707) );
x_buf  right_hi_if_datain_block_i_fifo_5__ceinv ( .i(right_hi_if_datain_block_i_fifo_3_or0000_0), .o(right_hi_if_datain_block_i_fifo_5__ceinv_22706) );
x_buf right_hi_if_datain_block_i_fifo_7__dxmux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[7] ), .o ( right_hi_if_datain_block_i_fifo_7__dxmux_22747 ) );
x_buf right_hi_if_datain_block_i_fifo_7__dymux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[6] ), .o ( right_hi_if_datain_block_i_fifo_7__dymux_22738 ) );
x_buf  right_hi_if_datain_block_i_fifo_7__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i_fifo_7__srinv_22736) );
x_buf  right_hi_if_datain_block_i_fifo_7__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i_fifo_7__clkinv_22735) );
x_buf  right_hi_if_datain_block_i_fifo_7__ceinv ( .i(right_hi_if_datain_block_i_fifo_3_or0000_0), .o(right_hi_if_datain_block_i_fifo_7__ceinv_22734) );
x_buf right_hi_if_datain_block_i_fifo_8__dymux (.i ( \FlexBus_right_hi_if_datain_block_inputcap[8] ), .o ( right_hi_if_datain_block_i_fifo_8__dymux_22764 ) );
x_buf  right_hi_if_datain_block_i_fifo_8__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i_fifo_8__clkinv_22761) );
x_buf  right_hi_if_datain_block_i_fifo_8__ceinv ( .i(right_hi_if_datain_block_i_fifo_3_or0000_0), .o(right_hi_if_datain_block_i_fifo_8__ceinv_22760) );
x_buf  left_hi_if_timer_block_tc_equal_not0001_inv_yused ( .i(left_hi_if_timer_block_tc_equal_not0001_inv), .o(left_hi_if_timer_block_tc_equal_not0001_inv_0) );
x_buf  right_hi_if_timer_block_tc_equal_not0001_inv_yused ( .i(right_hi_if_timer_block_tc_equal_not0001_inv), .o(right_hi_if_timer_block_tc_equal_not0001_inv_0) );
x_lut4_0xbbbb right_hi_if_timer_block_tc_equal_or00001 ( .i0( nlwbuffersignal_right_hi_if_timer_block_tc_equal_or00001_adr1 ), .i1( nlwbuffersignal_right_hi_if_timer_block_tc_equal_or00001_adr2 ), .o( right_hi_if_timer_block_tc_equal_not0001_inv ) ) ;
x_lut4_0xfefa control_logic_data_mux0000_10_77 ( .i0( control_logic_data_mux0000_10_24 ), .i1( nlwbuffersignal_control_logic_data_mux0000_10_77_adr2 ), .i2( control_logic_data_mux0000_10_4_8557 ), .i3( nlwbuffersignal_control_logic_data_mux0000_10_77_adr4 ), .o( data_10_iobuf ) ) ;
x_buf  data_10_iobuf_yused ( .i(control_logic_data_mux0000_10_4_pack_1), .o(control_logic_data_mux0000_10_4_8557) );
x_lut4_0xeac0 control_logic_data_mux0000_10_4 ( .i0( control_logic_rd_ioint_l_cmp_eq0000_0 ), .i1( nlwbuffersignal_control_logic_data_mux0000_10_4_adr2 ), .i2( n191 ), .i3( nlwbuffersignal_control_logic_data_mux0000_10_4_adr4 ), .o( control_logic_data_mux0000_10_4_pack_1 ) ) ;
x_lut4_0xaa00 right_hi_if_dataout_block_hidsc_we1_and00001 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_hidsc_we1_and00001_adr1 ), .i3( hidsc_wr_r ), .o( right_hi_if_dataout_block_hidsc_we1_and0000 ) ) ;
x_buf  right_hi_if_dataout_block_hidsc_we1_and0000_yused ( .i(hidsc_wr_r_pack_1), .o(hidsc_wr_r) );
x_lut4_0x2000 control_logic_hidsc_wr_r_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_hidsc_wr_r_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_hidsc_wr_r_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_hidsc_wr_r_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_hidsc_wr_r_cmp_eq00001_adr4 ), .o( hidsc_wr_r_pack_1 ) ) ;
x_buf  right_hi_if_datain_block_i2cs_wrqq_ffy_rstor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2cs_wrqq_ffy_rst) );
x_ff_NO_set  right_hi_if_datain_block_i2cs_wrqq (  .i(right_hi_if_datain_block_i2cs_wrqq_dymux_22853), .ce(right_hi_if_datain_block_i2cs_wrqq_ceinv_22849), .clk(right_hi_if_datain_block_i2cs_wrqq_clkinv_22850), .rst(right_hi_if_datain_block_i2cs_wrqq_ffy_rst), .o(right_hi_if_datain_block_i2cs_wrqq_8477) );
x_buf  right_hi_if_datain_block_i2cs_wrqq_dymux ( .i(right_hi_if_datain_block_i2cs_wrq_7908), .o(right_hi_if_datain_block_i2cs_wrqq_dymux_22853) );
x_buf  right_hi_if_datain_block_i2cs_wrqq_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i2cs_wrqq_clkinv_22850) );
x_buf  right_hi_if_datain_block_i2cs_wrqq_ceinv ( .i(right_hi_if_datain_block_i2cs_wrqq_not0001), .o(right_hi_if_datain_block_i2cs_wrqq_ceinv_22849) );
x_lut4_0xfcfc left_hi_if_dataout_block_clk_loop_hi_wri_or00001 ( .i1( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_hi_wri_or00001_adr2 ), .i2( left_hi_if_dataout_block_clk_loop_rst_hi_8320 ), .o( left_hi_if_dataout_block_clk_loop_hi_wri_or0000 ) ) ;
x_lut4_0xeeee right_hi_if_dataout_block_clk_loop_hi_wri_or00001 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_hi_wri_or00001_adr1 ), .i1( right_hi_if_dataout_block_clk_loop_rst_hi_8317 ), .o( right_hi_if_dataout_block_clk_loop_hi_wri_or0000 ) ) ;
x_lut4_0x5140 control_logic_data_mux0000_12_56 ( .i0( n168 ), .i1( nlwbuffersignal_control_logic_data_mux0000_12_56_adr2 ), .i2( right_hi_if_timer_block_hibcr_int_12_ ), .i3( right_hi_if_timer_block_hitcr_int_12_ ), .o( control_logic_data_mux0000_12_56_22906 ) ) ;
x_buf  control_logic_data_mux0000_12_56_xused ( .i(control_logic_data_mux0000_12_56_22906), .o(control_logic_data_mux0000_12_56_0) );
x_buf  control_logic_data_mux0000_12_56_yused ( .i(control_logic_data_mux0000_10_62_22899), .o(control_logic_data_mux0000_10_62_0) );
x_lut4_0x0c0a control_logic_data_mux0000_10_62 ( .i0( nlwbuffersignal_control_logic_data_mux0000_10_62_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_10_62_adr2 ), .i2( n168 ), .i3( nlwbuffersignal_control_logic_data_mux0000_10_62_adr4 ), .o( control_logic_data_mux0000_10_62_22899 ) ) ;
x_lut4_0xee22 left_hi_if_dataout_block_p4out_1_1 ( .i0( left_hi_if_dataout_block_p4lcr_1_ ), .i1( nlwbuffersignal_left_hi_if_dataout_block_p4out_1_1_adr2 ), .i3( left_hi_if_dataout_block_p4lcr_9_ ), .o( p4out_l_1_obuf_22930 ) ) ;
x_lut4_0xf3c0 left_hi_if_dataout_block_p4out_0_1 ( .i1( nlwbuffersignal_left_hi_if_dataout_block_p4out_0_1_adr2 ), .i2( left_hi_if_dataout_block_p4lcr_8_ ), .i3( left_hi_if_dataout_block_p4lcr_0_ ), .o( p4out_l_0_obuf_22922 ) ) ;
x_lut4_0xbb88 right_hi_if_dataout_block_p4out_1_1 ( .i0( right_hi_if_dataout_block_p4lcr_9_ ), .i1( nlwbuffersignal_right_hi_if_dataout_block_p4out_1_1_adr2 ), .i3( right_hi_if_dataout_block_p4lcr_1_ ), .o( p4out_r_1_obuf_22954 ) ) ;
x_lut4_0xee22 right_hi_if_dataout_block_p4out_0_1 ( .i0( right_hi_if_dataout_block_p4lcr_0_ ), .i1( nlwbuffersignal_right_hi_if_dataout_block_p4out_0_1_adr2 ), .i3( right_hi_if_dataout_block_p4lcr_8_ ), .o( p4out_r_0_obuf_22946 ) ) ;
x_buf  data_11_iobuf_yused ( .i(control_logic_data_mux0000_11_28_pack_1), .o(control_logic_data_mux0000_11_28_8566) );
x_buf  control_logic_data_mux0000_1_60_xused ( .i(control_logic_data_mux0000_1_60_23002), .o(control_logic_data_mux0000_1_60_0) );
x_buf  control_logic_data_mux0000_1_60_yused ( .i(control_logic_data_mux0000_0_60_22995), .o(control_logic_data_mux0000_0_60_0) );
x_lut4_0xcfc0 left_hi_if_dataout_block_p4out_3_1 ( .i1( left_hi_if_dataout_block_p4lcr_11_ ), .i2( nlwbuffersignal_left_hi_if_dataout_block_p4out_3_1_adr3 ), .i3( left_hi_if_dataout_block_p4lcr_3_ ), .o( p4out_l_3_obuf_23026 ) ) ;
x_lut4_0xfa0a left_hi_if_dataout_block_p4out_2_1 ( .i0( left_hi_if_dataout_block_p4lcr_2_ ), .i2( nlwbuffersignal_left_hi_if_dataout_block_p4out_2_1_adr3 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_p4out_2_1_adr4 ), .o( p4out_l_2_obuf_23018 ) ) ;
x_buf  right_hi_if_timer_block_write_ctrl2_xused ( .i(right_hi_if_timer_block_write_ctrl2_23074), .o(right_hi_if_timer_block_write_ctrl2_0) );
x_buf  right_hi_if_timer_block_write_ctrl2_yused ( .i(right_hi_if_timer_block_write_ctrl_23065), .o(right_hi_if_timer_block_write_ctrl_0) );
x_lut4_0xf8f8 control_logic_data_mux0000_12_70 ( .i0( nlwbuffersignal_control_logic_data_mux0000_12_70_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_12_70_adr2 ), .i2( control_logic_data_mux0000_12_28_8574 ), .o( data_12_iobuf ) ) ;
x_buf  data_12_iobuf_yused ( .i(control_logic_data_mux0000_12_28_pack_1), .o(control_logic_data_mux0000_12_28_8574) );
x_lut4_0xfeee control_logic_data_mux0000_12_28 ( .i0( nlwbuffersignal_control_logic_data_mux0000_12_28_adr1 ), .i1( n191 ), .i2( n216_0 ), .i3( nlwbuffersignal_control_logic_data_mux0000_12_28_adr4 ), .o( control_logic_data_mux0000_12_28_pack_1 ) ) ;
x_lut4_0x22e2 control_logic_data_mux0000_3_60 ( .i0( nlwbuffersignal_control_logic_data_mux0000_3_60_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_3_60_adr2 ), .i2( right_hi_if_timer_block_hitcr_int_3_ ), .i3( nlwbuffersignal_control_logic_data_mux0000_3_60_adr4 ), .o( control_logic_data_mux0000_3_60_23146 ) ) ;
x_buf  control_logic_data_mux0000_3_60_xused ( .i(control_logic_data_mux0000_3_60_23146), .o(control_logic_data_mux0000_3_60_0) );
x_buf  control_logic_data_mux0000_3_60_yused ( .i(control_logic_data_mux0000_2_60_23139), .o(control_logic_data_mux0000_2_60_0) );
x_lut4_0x7430 control_logic_data_mux0000_2_60 ( .i0( nlwbuffersignal_control_logic_data_mux0000_2_60_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_2_60_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_2_60_adr3 ), .i3( right_hi_if_timer_block_hitcr_int_2_ ), .o( control_logic_data_mux0000_2_60_23139 ) ) ;
x_buf  control_logic_data_mux0000_15_16_xused ( .i(control_logic_data_mux0000_15_16_23170), .o(control_logic_data_mux0000_15_16_0) );
x_buf  control_logic_data_mux0000_15_16_yused ( .i(control_logic_data_mux0000_14_16_23163), .o(control_logic_data_mux0000_14_16_0) );
x_lut4_0xffcc right_hi_if_datain_block_rd_ioint_q_or00001 ( .i1( nlwbuffersignal_right_hi_if_datain_block_rd_ioint_q_or00001_adr2 ), .i3( nlwbuffersignal_right_hi_if_datain_block_rd_ioint_q_or00001_adr4 ), .o( right_hi_if_datain_block_rd_ioint_q_or0000 ) ) ;
x_buf  common_functions_resf_t_dymux ( .i(common_functions_resf_8439), .o(common_functions_resf_t_dymux_23202) );
x_buf  common_functions_resf_t_clkinv ( .i(clk_in_ibuf_7548), .o(common_functions_resf_t_clkinv_23200) );
x_lut4_0xffcc left_hi_if_timer_block_tcen_we1_or00001 ( .i1( nlwbuffersignal_left_hi_if_timer_block_tcen_we1_or00001_adr2 ), .i3( left_hi_if_timer_block_tcen_we2_8260 ), .o( left_hi_if_timer_block_tcen_we1_or0000 ) ) ;
x_buf  left_hi_if_inout_block_hiocr_1__dxmux ( .i(n104), .o(left_hi_if_inout_block_hiocr_1__dxmux_23249) );
x_buf  left_hi_if_inout_block_hiocr_1__dymux ( .i(n105), .o(left_hi_if_inout_block_hiocr_1__dymux_23241) );
x_buf  left_hi_if_inout_block_hiocr_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_inout_block_hiocr_1__srinv_23239) );
x_buf  left_hi_if_inout_block_hiocr_1__clkinv ( .i(wrn_bufgp), .o(left_hi_if_inout_block_hiocr_1__clkinv_23238) );
x_buf  left_hi_if_inout_block_hiocr_1__ceinv ( .i(hiocr_wr_l_0), .o(left_hi_if_inout_block_hiocr_1__ceinv_23237) );
x_buf  left_hi_if_inout_block_hiocr_3__dxmux ( .i(n102), .o(left_hi_if_inout_block_hiocr_3__dxmux_23277) );
x_buf  left_hi_if_inout_block_hiocr_3__dymux ( .i(n103), .o(left_hi_if_inout_block_hiocr_3__dymux_23268) );
x_buf  left_hi_if_inout_block_hiocr_3__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_inout_block_hiocr_3__srinv_23266) );
x_buf  left_hi_if_inout_block_hiocr_3__clkinv ( .i(wrn_bufgp), .o(left_hi_if_inout_block_hiocr_3__clkinv_23265) );
x_buf  left_hi_if_inout_block_hiocr_3__ceinv ( .i(hiocr_wr_l_0), .o(left_hi_if_inout_block_hiocr_3__ceinv_23264) );
x_buf  left_hi_if_inout_block_hiocr_5__ffy_rstor ( .i(left_hi_if_inout_block_hiocr_5__srinv_23294), .o(left_hi_if_inout_block_hiocr_5__ffy_rst) );
x_ff_NO_set  left_hi_if_inout_block_hiocr_4 (  .i ( left_hi_if_inout_block_hiocr_5__dymux_23296 ), .ce ( left_hi_if_inout_block_hiocr_5__ceinv_23292 ), .clk ( left_hi_if_inout_block_hiocr_5__clkinv_23293 ), .rst ( left_hi_if_inout_block_hiocr_5__ffy_rst ), .o ( \FlexBus_left_hi_if_inout_block_hiocr[4] ) );
x_buf  left_hi_if_inout_block_hiocr_5__ffx_rstor ( .i(left_hi_if_inout_block_hiocr_5__srinv_23294), .o(left_hi_if_inout_block_hiocr_5__ffx_rst) );
x_ff_NO_set  left_hi_if_inout_block_hiocr_5 (  .i ( left_hi_if_inout_block_hiocr_5__dxmux_23305 ), .ce ( left_hi_if_inout_block_hiocr_5__ceinv_23292 ), .clk ( left_hi_if_inout_block_hiocr_5__clkinv_23293 ), .rst ( left_hi_if_inout_block_hiocr_5__ffx_rst ), .o ( \FlexBus_left_hi_if_inout_block_hiocr[5] ) );
x_buf  left_hi_if_inout_block_hiocr_5__dxmux ( .i(n100), .o(left_hi_if_inout_block_hiocr_5__dxmux_23305) );
x_buf  left_hi_if_inout_block_hiocr_5__dymux ( .i(n101), .o(left_hi_if_inout_block_hiocr_5__dymux_23296) );
x_buf  left_hi_if_inout_block_hiocr_5__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_inout_block_hiocr_5__srinv_23294) );
x_buf  left_hi_if_inout_block_hiocr_5__clkinv ( .i(wrn_bufgp), .o(left_hi_if_inout_block_hiocr_5__clkinv_23293) );
x_buf  left_hi_if_inout_block_hiocr_5__ceinv ( .i(hiocr_wr_l_0), .o(left_hi_if_inout_block_hiocr_5__ceinv_23292) );
x_buf  left_hi_if_inout_block_hiocr_7__dxmux ( .i(n98), .o(left_hi_if_inout_block_hiocr_7__dxmux_23333) );
x_buf  left_hi_if_inout_block_hiocr_7__dymux ( .i(n99), .o(left_hi_if_inout_block_hiocr_7__dymux_23324) );
x_buf  left_hi_if_inout_block_hiocr_7__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_inout_block_hiocr_7__srinv_23322) );
x_buf  left_hi_if_inout_block_hiocr_7__clkinv ( .i(wrn_bufgp), .o(left_hi_if_inout_block_hiocr_7__clkinv_23321) );
x_buf  left_hi_if_inout_block_hiocr_7__ceinv ( .i(hiocr_wr_l_0), .o(left_hi_if_inout_block_hiocr_7__ceinv_23320) );
x_buf  left_hi_if_inout_block_hiocr_8__ffy_rstor ( .i(common_functions_resf_t_7470), .o(left_hi_if_inout_block_hiocr_8__ffy_rst) );
x_ff_NO_set  left_hi_if_inout_block_hiocr_8 (  .i ( left_hi_if_inout_block_hiocr_8__dymux_23350 ), .ce ( left_hi_if_inout_block_hiocr_8__ceinv_23346 ), .clk ( left_hi_if_inout_block_hiocr_8__clkinv_23347 ), .rst ( left_hi_if_inout_block_hiocr_8__ffy_rst ), .o ( \FlexBus_left_hi_if_inout_block_hiocr[8] ) );
x_buf  left_hi_if_inout_block_hiocr_8__dymux ( .i(n97), .o(left_hi_if_inout_block_hiocr_8__dymux_23350) );
x_buf  left_hi_if_inout_block_hiocr_8__clkinv ( .i(wrn_bufgp), .o(left_hi_if_inout_block_hiocr_8__clkinv_23347) );
x_buf  left_hi_if_inout_block_hiocr_8__ceinv ( .i(hiocr_wr_l_0), .o(left_hi_if_inout_block_hiocr_8__ceinv_23346) );
x_buf  hitcr_wr_l_xused ( .i(hitcr_wr_l), .o(hitcr_wr_l_0) );
x_buf  hitcr_wr_l_yused ( .i(hibcr_wr_l), .o(hibcr_wr_l_0) );
x_buf  right_hi_if_dataout_block_hidsc_we1_dymux ( .i(right_hi_if_dataout_block_hidsc_we1_byinv_23390), .o(right_hi_if_dataout_block_hidsc_we1_dymux_23391) );
x_buf  right_hi_if_dataout_block_hidsc_we1_byinv ( .i(1'b1), .o(right_hi_if_dataout_block_hidsc_we1_byinv_23390) );
x_buf  right_hi_if_dataout_block_hidsc_we1_clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_hidsc_we1_clkinv_23388) );
x_buf  right_hi_if_dataout_block_hidsc_we1_ceinv ( .i(right_hi_if_dataout_block_hidsc_we1_and0000), .o(right_hi_if_dataout_block_hidsc_we1_ceinv_23387) );
x_buf  left_hi_if_dataout_block_hidsc_we1_dymux ( .i(left_hi_if_dataout_block_hidsc_we1_byinv_23407), .o(left_hi_if_dataout_block_hidsc_we1_dymux_23408) );
x_buf  left_hi_if_dataout_block_hidsc_we1_byinv ( .i(1'b1), .o(left_hi_if_dataout_block_hidsc_we1_byinv_23407) );
x_buf  left_hi_if_dataout_block_hidsc_we1_clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_hidsc_we1_clkinv_23405) );
x_buf  left_hi_if_dataout_block_hidsc_we1_ceinv ( .i(left_hi_if_dataout_block_hidsc_we1_and0000), .o(left_hi_if_dataout_block_hidsc_we1_ceinv_23404) );
x_ff_NO_set  left_hi_if_dataout_block_hidsc_we1 (  .i(left_hi_if_dataout_block_hidsc_we1_dymux_23408), .ce(left_hi_if_dataout_block_hidsc_we1_ceinv_23404), .clk(left_hi_if_dataout_block_hidsc_we1_clkinv_23405), .rst(left_hi_if_dataout_block_hidsc_we1_ffy_rstand_23414), .o(left_hi_if_dataout_block_hidsc_we1_8583) );
x_buf  left_hi_if_dataout_block_hidsc_we1_ffy_rstand ( .i(left_hi_if_dataout_block_hidsc_we1_or0000), .o(left_hi_if_dataout_block_hidsc_we1_ffy_rstand_23414) );
x_buf  right_hi_if_dataout_block_hidsc_we2_ffy_rstor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_hidsc_we2_ffy_rst) );
x_ff_NO_ce_set  right_hi_if_dataout_block_hidsc_we2 (  .i(right_hi_if_dataout_block_hidsc_we2_dymux_23423), .clk(right_hi_if_dataout_block_hidsc_we2_clkinv_23420), .rst(right_hi_if_dataout_block_hidsc_we2_ffy_rst), .o(right_hi_if_dataout_block_hidsc_we2_8584) );
x_buf  right_hi_if_dataout_block_hidsc_we2_dymux ( .i(right_hi_if_dataout_block_hidsc_we1_8582), .o(right_hi_if_dataout_block_hidsc_we2_dymux_23423) );
x_buf  right_hi_if_dataout_block_hidsc_we2_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_hidsc_we2_clkinv_23420) );
x_buf  left_hi_if_dataout_block_hidsc_we2_dymux ( .i(left_hi_if_dataout_block_hidsc_we1_8583), .o(left_hi_if_dataout_block_hidsc_we2_dymux_23437) );
x_buf  left_hi_if_dataout_block_hidsc_we2_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_hidsc_we2_clkinv_23434) );
x_buf  control_logic_data_not0001_inv_xused ( .i(control_logic_data_not0001_inv), .o(control_logic_data_not0001_inv_0) );
x_buf  control_logic_data_not0001_inv_yused ( .i(n176_pack_1), .o(n176) );
x_buf  left_hi_if_timer_block_write_ctrl_xused ( .i(left_hi_if_timer_block_write_ctrl_23489), .o(left_hi_if_timer_block_write_ctrl_0) );
x_buf  left_hi_if_timer_block_write_ctrl_yused ( .i(left_hi_if_timer_block_write_ctrl2_23480), .o(left_hi_if_timer_block_write_ctrl2_0) );
x_buf  control_logic_data_mux0000_7_60_xused ( .i(control_logic_data_mux0000_7_60_23513), .o(control_logic_data_mux0000_7_60_0) );
x_buf  control_logic_data_mux0000_7_60_yused ( .i(n21_pack_1), .o(n21) );
x_buf  right_hi_if_dataout_block_fifo_flush_dymux ( .i(right_hi_if_dataout_block_hidsc_we2_8584), .o(right_hi_if_dataout_block_fifo_flush_dymux_23523) );
x_buf  right_hi_if_dataout_block_fifo_flush_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_fifo_flush_clkinv_23520) );
x_buf  left_hi_if_dataout_block_fifo_flush_dymux ( .i(left_hi_if_dataout_block_hidsc_we2_8585), .o(left_hi_if_dataout_block_fifo_flush_dymux_23537) );
x_buf  left_hi_if_dataout_block_fifo_flush_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_fifo_flush_clkinv_23534) );
x_buf  left_hi_if_timer_block_ext_sync_dymux ( .i(left_hi_if_timer_block_ext_trig_q_8157), .o(left_hi_if_timer_block_ext_sync_dymux_23551) );
x_buf  left_hi_if_timer_block_ext_sync_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_ext_sync_clkinv_23548) );
x_buf  right_hi_if_datain_block_fifo_intrq_dymux ( .i(right_hi_if_dataout_block_fifo_intr_8055), .o(right_hi_if_datain_block_fifo_intrq_dymux_23565) );
x_buf  right_hi_if_datain_block_fifo_intrq_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_fifo_intrq_clkinv_23562) );
x_buf  left_hi_if_datain_block_fifo_intrq_dymux ( .i(left_hi_if_dataout_block_fifo_intr_8052), .o(left_hi_if_datain_block_fifo_intrq_dymux_23579) );
x_buf  left_hi_if_datain_block_fifo_intrq_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_fifo_intrq_clkinv_23576) );
x_buf  left_hi_if_timer_block_ext_trig3n_dymux ( .i(left_hi_if_timer_block_hitcr_int_9_), .o(left_hi_if_timer_block_ext_trig3n_dymux_23593) );
x_inv  left_hi_if_timer_block_ext_trig3n_clkinv ( .i(inp_pin3_l_ibuf_7982), .o(left_hi_if_timer_block_ext_trig3n_clkinvnot) );
x_buf  left_hi_if_timer_block_ext_trig3p_ffy_rstor ( .i(left_hi_if_timer_block_ext_sync_8377), .o(left_hi_if_timer_block_ext_trig3p_ffy_rst) );
x_ff_NO_ce_set  left_hi_if_timer_block_ext_trig3p (  .i(left_hi_if_timer_block_ext_trig3p_dymux_23607), .clk(left_hi_if_timer_block_ext_trig3p_clkinv_23604), .rst(left_hi_if_timer_block_ext_trig3p_ffy_rst), .o(left_hi_if_timer_block_ext_trig3p_8111) );
x_buf  left_hi_if_timer_block_ext_trig3p_dymux ( .i(left_hi_if_timer_block_hitcr_int_9_), .o(left_hi_if_timer_block_ext_trig3p_dymux_23607) );
x_buf  left_hi_if_timer_block_ext_trig3p_clkinv ( .i(inp_pin3_l_ibuf_7982), .o(left_hi_if_timer_block_ext_trig3p_clkinv_23604) );
x_buf  left_hi_if_timer_block_ext_trig4n_dymux ( .i(left_hi_if_timer_block_hitcr_int_9_), .o(left_hi_if_timer_block_ext_trig4n_dymux_23621) );
x_inv  left_hi_if_timer_block_ext_trig4n_clkinv ( .i(inp_pin4_l_ibuf_7983), .o(left_hi_if_timer_block_ext_trig4n_clkinvnot) );
x_buf  left_hi_if_timer_block_ext_trig4p_dymux ( .i(left_hi_if_timer_block_hitcr_int_9_), .o(left_hi_if_timer_block_ext_trig4p_dymux_23635) );
x_buf  left_hi_if_timer_block_ext_trig4p_clkinv ( .i(inp_pin4_l_ibuf_7983), .o(left_hi_if_timer_block_ext_trig4p_clkinv_23632) );
x_buf  left_hi_if_datain_block_icc_icrp_dymux ( .i(n99), .o(left_hi_if_datain_block_icc_icrp_dymux_23651) );
x_buf  left_hi_if_datain_block_icc_icrp_clkinv ( .i(wrn_bufgp), .o(left_hi_if_datain_block_icc_icrp_clkinv_23648) );
x_buf  left_hi_if_datain_block_icc_icrp_ceinv ( .i(icc_wr_l_0), .o(left_hi_if_datain_block_icc_icrp_ceinv_23647) );
x_buf  control_logic_data_mux0000_9_62_xused ( .i(control_logic_data_mux0000_9_62_23668), .o(control_logic_data_mux0000_9_62_0) );
x_lut4_0xaa80 left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19 ( .i0( left_hi_if_datain_block_statesda_scl_fsm_ffd4_8278 ), .i1( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_adr3 ), .i3( n160 ), .o( left_hi_if_datain_block_statesda_scl_fsm_ffd3_in ) ) ;
x_lut4_0xff02 left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0 ( .i0( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr1 ), .i1( left_hi_if_datain_block_n13 ), .i2( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr3 ), .i3( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr4 ), .o( n160_pack_2 ) ) ;
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd3_ffy_rstor ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd3_srinv_23688), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd3_ffy_rst) );
x_ff_NO_set  left_hi_if_datain_block_statesda_scl_fsm_ffd4 (  .i(left_hi_if_datain_block_statesda_scl_fsm_ffd3_dymux_23697), .ce(left_hi_if_datain_block_statesda_scl_fsm_ffd3_ceinv_23686), .clk(left_hi_if_datain_block_statesda_scl_fsm_ffd3_clkinv_23687), .rst(left_hi_if_datain_block_statesda_scl_fsm_ffd3_ffy_rst), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd4_8278) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd3_dxmux ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd3_in), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd3_dxmux_23712) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd3_dymux ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd5_8277), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd3_dymux_23697) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd3_yused ( .i(n160_pack_2), .o(n160) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd3_srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd3_srinv_23688) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd3_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd3_clkinv_23687) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd3_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd3_ceinv_23686) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd3_dxmux ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd3_in), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd3_dxmux_23761) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd3_dymux ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd5_8553), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd3_dymux_23746) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd3_yused ( .i(n158_pack_2), .o(n158) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd3_srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd3_srinv_23737) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd3_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd3_clkinv_23736) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd3_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd3_ceinv_23735) );
x_buf  clk_loop_hi_wr_l_xused ( .i(clk_loop_hi_wr_l), .o(clk_loop_hi_wr_l_0) );
x_buf  clk_loop_hi_wr_l_yused ( .i(hoenr_wr_l), .o(hoenr_wr_l_0) );
x_buf  right_hi_if_timer_block_hitcr_int_12__dxmux ( .i(n93), .o(right_hi_if_timer_block_hitcr_int_12__dxmux_23813) );
x_buf  right_hi_if_timer_block_hitcr_int_12__dymux ( .i(n94), .o(right_hi_if_timer_block_hitcr_int_12__dymux_23804) );
x_buf  right_hi_if_timer_block_hitcr_int_12__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_hitcr_int_12__srinv_23802) );
x_buf  right_hi_if_timer_block_hitcr_int_12__clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_hitcr_int_12__clkinv_23801) );
x_buf  right_hi_if_timer_block_hitcr_int_12__ceinv ( .i(hitcr_wr_r_0), .o(right_hi_if_timer_block_hitcr_int_12__ceinv_23800) );
x_buf  left_hi_if_timer_block_hitcr_int_12__dxmux ( .i(n93), .o(left_hi_if_timer_block_hitcr_int_12__dxmux_23841) );
x_buf  left_hi_if_timer_block_hitcr_int_12__dymux ( .i(n94), .o(left_hi_if_timer_block_hitcr_int_12__dymux_23832) );
x_buf  left_hi_if_timer_block_hitcr_int_12__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_hitcr_int_12__srinv_23830) );
x_buf  left_hi_if_timer_block_hitcr_int_12__clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_hitcr_int_12__clkinv_23829) );
x_buf  left_hi_if_timer_block_hitcr_int_12__ceinv ( .i(hitcr_wr_l_0), .o(left_hi_if_timer_block_hitcr_int_12__ceinv_23828) );
x_buf  right_hi_if_datain_block_rd_ioint_q_dymux ( .i(right_hi_if_datain_block_rd_ioint_q_byinv_23855), .o(right_hi_if_datain_block_rd_ioint_q_dymux_23856) );
x_buf  right_hi_if_datain_block_rd_ioint_q_byinv ( .i(1'b1), .o(right_hi_if_datain_block_rd_ioint_q_byinv_23855) );
x_inv  right_hi_if_datain_block_rd_ioint_q_clkinv ( .i(rd_ioint_r), .o(right_hi_if_datain_block_rd_ioint_q_clkinvnot) );
x_buf  left_hi_if_datain_block_rd_ioint_q_dymux ( .i(left_hi_if_datain_block_rd_ioint_q_byinv_23869), .o(left_hi_if_datain_block_rd_ioint_q_dymux_23870) );
x_buf  left_hi_if_datain_block_rd_ioint_q_byinv ( .i(1'b1), .o(left_hi_if_datain_block_rd_ioint_q_byinv_23869) );
x_inv  left_hi_if_datain_block_rd_ioint_q_clkinv ( .i(rd_ioint_l), .o(left_hi_if_datain_block_rd_ioint_q_clkinvnot) );
x_buf  right_hi_if_timer_block_hitcr_int_15__dxmux ( .i(n90), .o(right_hi_if_timer_block_hitcr_int_15__dxmux_23897) );
x_buf  right_hi_if_timer_block_hitcr_int_15__dymux ( .i(n91), .o(right_hi_if_timer_block_hitcr_int_15__dymux_23888) );
x_buf  right_hi_if_timer_block_hitcr_int_15__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_hitcr_int_15__srinv_23886) );
x_buf  right_hi_if_timer_block_hitcr_int_15__clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_hitcr_int_15__clkinv_23885) );
x_buf  right_hi_if_timer_block_hitcr_int_15__ceinv ( .i(hitcr_wr_r_0), .o(right_hi_if_timer_block_hitcr_int_15__ceinv_23884) );
x_buf  left_hi_if_timer_block_hitcr_int_15__dxmux ( .i(n90), .o(left_hi_if_timer_block_hitcr_int_15__dxmux_23925) );
x_buf  left_hi_if_timer_block_hitcr_int_15__dymux ( .i(n91), .o(left_hi_if_timer_block_hitcr_int_15__dymux_23916) );
x_buf  left_hi_if_timer_block_hitcr_int_15__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_hitcr_int_15__srinv_23914) );
x_buf  left_hi_if_timer_block_hitcr_int_15__clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_hitcr_int_15__clkinv_23913) );
x_buf  left_hi_if_timer_block_hitcr_int_15__ceinv ( .i(hitcr_wr_l_0), .o(left_hi_if_timer_block_hitcr_int_15__ceinv_23912) );
x_buf  left_hi_if_timer_block_shift_an_b_or0000_yused ( .i(left_hi_if_timer_block_shift_an_b_or0000), .o(left_hi_if_timer_block_shift_an_b_or0000_0) );
x_buf  right_hi_if_timer_block_shift_an_b_or0000_yused ( .i(right_hi_if_timer_block_shift_an_b_or0000), .o(right_hi_if_timer_block_shift_an_b_or0000_0) );
x_buf  left_hi_if_datain_block_i2cs_wrq_dymux ( .i(left_hi_if_datain_block_i2cs_wrq_byinv_23965), .o(left_hi_if_datain_block_i2cs_wrq_dymux_23966) );
x_buf  left_hi_if_datain_block_i2cs_wrq_byinv ( .i(1'b1), .o(left_hi_if_datain_block_i2cs_wrq_byinv_23965) );
x_buf  left_hi_if_datain_block_i2cs_wrq_clkinv ( .i(wrn_bufgp), .o(left_hi_if_datain_block_i2cs_wrq_clkinv_23963) );
x_buf  left_hi_if_datain_block_i2cs_wrq_ceinv ( .i(i2cs_wr_l_0), .o(left_hi_if_datain_block_i2cs_wrq_ceinv_23962) );
x_buf  left_hi_if_datain_block_i2cactive_dymux ( .i(left_hi_if_datain_block_i2cs_wrqq_8474), .o(left_hi_if_datain_block_i2cactive_dymux_23983) );
x_buf  left_hi_if_datain_block_i2cactive_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i2cactive_clkinv_23980) );
x_buf  left_hi_if_datain_block_i2cactive_ceinv ( .i(left_hi_if_datain_block_i2cactive_not0001), .o(left_hi_if_datain_block_i2cactive_ceinv_23979) );
x_lut4_0xf000 left_hi_if_timer_block_write_ctrl3 ( .i2( nlwbuffersignal_left_hi_if_timer_block_write_ctrl3_adr3 ), .i3( trama_wr_l ), .o( left_hi_if_timer_block_write_ctrl3_24012 ) ) ;
x_buf  left_hi_if_timer_block_write_ctrl3_xused ( .i(left_hi_if_timer_block_write_ctrl3_24012), .o(left_hi_if_timer_block_write_ctrl3_0) );
x_buf  left_hi_if_timer_block_write_ctrl3_yused ( .i(trama_wr_l_pack_1), .o(trama_wr_l) );
x_lut4_0x0002 control_logic_trama_wr_l_or00001 ( .i0( nlwbuffersignal_control_logic_trama_wr_l_or00001_adr1 ), .i1( nlwbuffersignal_control_logic_trama_wr_l_or00001_adr2 ), .i2( nlwbuffersignal_control_logic_trama_wr_l_or00001_adr3 ), .i3( nlwbuffersignal_control_logic_trama_wr_l_or00001_adr4 ), .o( trama_wr_l_pack_1 ) ) ;
x_buf  left_hi_if_datain_block_inpbitcnt_1__dxmux ( .i(left_hi_if_datain_block_mcount_inpbitcnt1), .o(left_hi_if_datain_block_inpbitcnt_1__dxmux_24045) );
x_buf  left_hi_if_datain_block_inpbitcnt_1__yused ( .i(left_hi_if_datain_block_n01_pack_2), .o(left_hi_if_datain_block_n01) );
x_buf  left_hi_if_datain_block_inpbitcnt_1__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_inpbitcnt_1__clkinv_24027) );
x_buf  left_hi_if_datain_block_inpbitcnt_1__ceinv ( .i(left_hi_if_datain_block_inpbitcnt_not0001_0), .o(left_hi_if_datain_block_inpbitcnt_1__ceinv_24026) );
x_buf  right_hi_if_datain_block_inpbitcnt_1__dxmux ( .i(right_hi_if_datain_block_mcount_inpbitcnt1), .o(right_hi_if_datain_block_inpbitcnt_1__dxmux_24083) );
x_buf  right_hi_if_datain_block_inpbitcnt_1__yused ( .i(right_hi_if_datain_block_n01_pack_2), .o(right_hi_if_datain_block_n01) );
x_buf  right_hi_if_datain_block_inpbitcnt_1__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_inpbitcnt_1__clkinv_24065) );
x_buf  right_hi_if_datain_block_inpbitcnt_1__ceinv ( .i(right_hi_if_datain_block_inpbitcnt_not0001_0), .o(right_hi_if_datain_block_inpbitcnt_1__ceinv_24064) );
x_buf  left_hi_if_datain_block_icc_cp_dymux ( .i(n102), .o(left_hi_if_datain_block_icc_cp_dymux_24100) );
x_buf  left_hi_if_datain_block_icc_cp_clkinv ( .i(wrn_bufgp), .o(left_hi_if_datain_block_icc_cp_clkinv_24097) );
x_buf  left_hi_if_datain_block_icc_cp_ceinv ( .i(icc_wr_l_0), .o(left_hi_if_datain_block_icc_cp_ceinv_24096) );
x_buf  left_hi_if_datain_block_rstbitcnt_dxmux ( .i(left_hi_if_datain_block_rstbitcnt_or0000), .o(left_hi_if_datain_block_rstbitcnt_dxmux_24138) );
x_buf  left_hi_if_datain_block_rstbitcnt_yused ( .i(left_hi_if_datain_block_rstbitcnt_or000032_pack_1), .o(left_hi_if_datain_block_rstbitcnt_or000032_8600) );
x_buf  left_hi_if_datain_block_rstbitcnt_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_rstbitcnt_clkinv_24122) );
x_buf  left_hi_if_datain_block_rstbitcnt_ceinv ( .i(left_hi_if_datain_block_tc_clksig), .o(left_hi_if_datain_block_rstbitcnt_ceinv_24121) );
x_lut4_0xaa20 right_hi_if_datain_block_rstbitcnt_or000080 ( .i0( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000080_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000080_adr2 ), .i2( right_hi_if_datain_block_rstbitcnt_or000055_0 ), .i3( right_hi_if_datain_block_rstbitcnt_or000032_8601 ), .o( right_hi_if_datain_block_rstbitcnt_or0000 ) ) ;
x_buf  right_hi_if_datain_block_rstbitcnt_ffx_rstor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_rstbitcnt_ffx_rst) );
x_ff_NO_set  right_hi_if_datain_block_rstbitcnt (  .i(right_hi_if_datain_block_rstbitcnt_dxmux_24176), .ce(right_hi_if_datain_block_rstbitcnt_ceinv_24159), .clk(right_hi_if_datain_block_rstbitcnt_clkinv_24160), .rst(right_hi_if_datain_block_rstbitcnt_ffx_rst), .o(right_hi_if_datain_block_rstbitcnt_8393) );
x_lut4_0x0020 right_hi_if_datain_block_rstbitcnt_or000032 ( .i0( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000032_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000032_adr2 ), .i2( \FlexBus_right_hi_if_datain_block_inpbitcnt[2] ), .i3( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000032_adr4 ), .o( right_hi_if_datain_block_rstbitcnt_or000032_pack_1 ) ) ;
x_buf  right_hi_if_datain_block_rstbitcnt_dxmux ( .i(right_hi_if_datain_block_rstbitcnt_or0000), .o(right_hi_if_datain_block_rstbitcnt_dxmux_24176) );
x_buf  right_hi_if_datain_block_rstbitcnt_yused ( .i(right_hi_if_datain_block_rstbitcnt_or000032_pack_1), .o(right_hi_if_datain_block_rstbitcnt_or000032_8601) );
x_buf  right_hi_if_datain_block_rstbitcnt_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_rstbitcnt_clkinv_24160) );
x_buf  right_hi_if_datain_block_rstbitcnt_ceinv ( .i(right_hi_if_datain_block_tc_clksig), .o(right_hi_if_datain_block_rstbitcnt_ceinv_24159) );
x_buf  left_hi_if_datain_block_ldfifo_clk_signal_dxmux ( .i(left_hi_if_datain_block_ldfifo_clk_signal_and0000), .o(left_hi_if_datain_block_ldfifo_clk_signal_dxmux_24212) );
x_buf  left_hi_if_datain_block_ldfifo_clk_signal_yused ( .i(left_hi_if_datain_block_n15_pack_1), .o(left_hi_if_datain_block_n15) );
x_buf  left_hi_if_datain_block_ldfifo_clk_signal_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_ldfifo_clk_signal_clkinv_24194) );
x_buf  right_hi_if_datain_block_ldfifo_clk_signal_dxmux ( .i(right_hi_if_datain_block_ldfifo_clk_signal_and0000), .o(right_hi_if_datain_block_ldfifo_clk_signal_dxmux_24247) );
x_buf  right_hi_if_datain_block_ldfifo_clk_signal_yused ( .i(right_hi_if_datain_block_n15_pack_1), .o(right_hi_if_datain_block_n15) );
x_buf  right_hi_if_datain_block_ldfifo_clk_signal_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_ldfifo_clk_signal_clkinv_24229) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_xused ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_24275), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_0) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_yused ( .i(left_hi_if_datain_block_n13_pack_1), .o(left_hi_if_datain_block_n13) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_xused ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_24299), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_0) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_yused ( .i(right_hi_if_datain_block_n13_pack_1), .o(right_hi_if_datain_block_n13) );
x_buf  left_hi_if_datain_block_icc_ds_dymux ( .i(n101), .o(left_hi_if_datain_block_icc_ds_dymux_24311) );
x_buf  left_hi_if_datain_block_icc_ds_clkinv ( .i(wrn_bufgp), .o(left_hi_if_datain_block_icc_ds_clkinv_24308) );
x_buf  left_hi_if_datain_block_icc_ds_ceinv ( .i(icc_wr_l_0), .o(left_hi_if_datain_block_icc_ds_ceinv_24307) );
x_buf  common_functions_csfri_15__dymux ( .i(n90), .o(common_functions_csfri_15__dymux_24328) );
x_buf  common_functions_csfri_15__clkinv ( .i(wrn_bufgp), .o(common_functions_csfri_15__clkinv_24325) );
x_buf  common_functions_csfri_15__ceinv ( .i(csfr_wr_0), .o(common_functions_csfri_15__ceinv_24324) );
x_buf  i2cs_wr_r_xused ( .i(i2cs_wr_r), .o(i2cs_wr_r_0) );
x_buf  i2cs_wr_r_yused ( .i(n211_pack_1), .o(n211) );
x_buf  right_hi_if_datain_block_reset_intrint_dymux ( .i(right_hi_if_datain_block_reset_intr_8362), .o(right_hi_if_datain_block_reset_intrint_dymux_24367) );
x_buf  right_hi_if_datain_block_reset_intrint_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_reset_intrint_clkinv_24364) );
x_buf  left_hi_if_datain_block_reset_intrint_dymux ( .i(left_hi_if_datain_block_reset_intr_8365), .o(left_hi_if_datain_block_reset_intrint_dymux_24381) );
x_buf  left_hi_if_datain_block_reset_intrint_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_reset_intrint_clkinv_24378) );
x_buf  right_hi_if_dataout_block_p3lcr_12__dxmux ( .i(n93), .o(right_hi_if_dataout_block_p3lcr_12__dxmux_24408) );
x_buf  right_hi_if_dataout_block_p3lcr_12__dymux ( .i(n94), .o(right_hi_if_dataout_block_p3lcr_12__dymux_24399) );
x_buf  right_hi_if_dataout_block_p3lcr_12__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_p3lcr_12__srinv_24397) );
x_buf  right_hi_if_dataout_block_p3lcr_12__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_p3lcr_12__clkinv_24396) );
x_buf  right_hi_if_dataout_block_p3lcr_12__ceinv ( .i(p3lcr_wr_r_0), .o(right_hi_if_dataout_block_p3lcr_12__ceinv_24395) );
x_buf  left_hi_if_timer_block_timer_cmp_eq00008120_xused ( .i(left_hi_if_timer_block_timer_cmp_eq00008120_24424), .o(left_hi_if_timer_block_timer_cmp_eq00008120_0) );
x_lut4_0x8421 left_hi_if_timer_block_timer_cmp_eq00008120 ( .i0( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq00008120_adr1 ), .i1( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq00008120_adr2 ), .i2( \FlexBus_left_hi_if_timer_block_timing_val[6] ), .i3( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq00008120_adr4 ), .o( left_hi_if_timer_block_timer_cmp_eq00008120_24424 ) ) ;
x_buf  right_hi_if_timer_block_timer_cmp_eq00008120_xused ( .i(right_hi_if_timer_block_timer_cmp_eq00008120_24436), .o(right_hi_if_timer_block_timer_cmp_eq00008120_0) );
x_buf  n241_xused ( .i(n241), .o(n241_0) );
x_buf  n241_yused ( .i(n121_pack_1), .o(n121) );
x_buf  i2cs_wr_l_xused ( .i(i2cs_wr_l), .o(i2cs_wr_l_0) );
x_buf  i2cs_wr_l_yused ( .i(n231), .o(n231_0) );
x_buf  left_hi_if_timer_block_ext_trig_q_dymux ( .i(left_hi_if_timer_block_ext_trig_8114), .o(left_hi_if_timer_block_ext_trig_q_dymux_24494) );
x_buf  left_hi_if_timer_block_ext_trig_q_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_ext_trig_q_clkinv_24491) );
x_buf  right_hi_if_datain_block_icc_bls_ffy_rstor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_icc_bls_ffy_rst) );
x_ff_NO_set  right_hi_if_datain_block_icc_bls (  .i(right_hi_if_datain_block_icc_bls_dymux_24510), .ce(right_hi_if_datain_block_icc_bls_ceinv_24506), .clk(right_hi_if_datain_block_icc_bls_clkinv_24507), .rst(right_hi_if_datain_block_icc_bls_ffy_rst), .o(right_hi_if_datain_block_icc_bls_8215) );
x_buf  right_hi_if_datain_block_icc_bls_dymux ( .i(n100), .o(right_hi_if_datain_block_icc_bls_dymux_24510) );
x_buf  right_hi_if_datain_block_icc_bls_clkinv ( .i(wrn_bufgp), .o(right_hi_if_datain_block_icc_bls_clkinv_24507) );
x_buf  right_hi_if_datain_block_icc_bls_ceinv ( .i(icc_wr_r_0), .o(right_hi_if_datain_block_icc_bls_ceinv_24506) );
x_buf  right_hi_if_datain_block_data_shiftintqq_dymux ( .i(right_hi_if_datain_block_data_shiftintqq_byinv_24526), .o(right_hi_if_datain_block_data_shiftintqq_dymux_24527) );
x_buf  right_hi_if_datain_block_data_shiftintqq_byinv ( .i(1'b1), .o(right_hi_if_datain_block_data_shiftintqq_byinv_24526) );
x_buf  right_hi_if_datain_block_data_shiftintqq_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_data_shiftintqq_clkinv_24524) );
x_buf  right_hi_if_datain_block_data_shiftintqq_ceinv ( .i(right_hi_if_datain_block_data_shiftintq_8258), .o(right_hi_if_datain_block_data_shiftintqq_ceinv_24523) );
x_buf  left_hi_if_datain_block_data_shiftintqq_dymux ( .i(left_hi_if_datain_block_data_shiftintqq_byinv_24543), .o(left_hi_if_datain_block_data_shiftintqq_dymux_24544) );
x_buf  left_hi_if_datain_block_data_shiftintqq_byinv ( .i(1'b1), .o(left_hi_if_datain_block_data_shiftintqq_byinv_24543) );
x_buf  left_hi_if_datain_block_data_shiftintqq_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_data_shiftintqq_clkinv_24541) );
x_buf  left_hi_if_datain_block_data_shiftintqq_ceinv ( .i(left_hi_if_datain_block_data_shiftintq_8254), .o(left_hi_if_datain_block_data_shiftintqq_ceinv_24540) );
x_buf  rd_ioint_r_yused ( .i(n218_pack_1), .o(n218) );
x_lut4_0x8810 left_hi_if_datain_block_inpbitcnt_not0001_sw0 ( .i0( nlwbuffersignal_left_hi_if_datain_block_inpbitcnt_not0001_sw0_adr1 ), .i1( nlwbuffersignal_left_hi_if_datain_block_inpbitcnt_not0001_sw0_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_inpbitcnt_not0001_sw0_adr3 ), .i3( nlwbuffersignal_left_hi_if_datain_block_inpbitcnt_not0001_sw0_adr4 ), .o( n73 ) ) ;
x_buf  n73_xused ( .i(n73), .o(n73_0) );
x_buf  n73_yused ( .i(left_hi_if_datain_block_n10), .o(left_hi_if_datain_block_n10_0) );
x_lut4_0x66ef left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111 ( .i0( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr1 ), .i1( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr3 ), .i3( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr4 ), .o( left_hi_if_datain_block_n10 ) ) ;
x_buf  n71_xused ( .i(n71), .o(n71_0) );
x_buf  n71_yused ( .i(right_hi_if_datain_block_n10), .o(right_hi_if_datain_block_n10_0) );
x_buf  left_hi_if_datain_block_inpbitcnt_0__dxmux ( .i(left_hi_if_datain_block_mcount_inpbitcnt), .o(left_hi_if_datain_block_inpbitcnt_0__dxmux_24654) );
x_buf  left_hi_if_datain_block_inpbitcnt_0__yused ( .i(left_hi_if_datain_block_n19_pack_2), .o(left_hi_if_datain_block_n19) );
x_buf  left_hi_if_datain_block_inpbitcnt_0__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_inpbitcnt_0__clkinv_24638) );
x_buf  left_hi_if_datain_block_inpbitcnt_0__ceinv ( .i(left_hi_if_datain_block_inpbitcnt_not0001_0), .o(left_hi_if_datain_block_inpbitcnt_0__ceinv_24637) );
x_buf  right_hi_if_datain_block_inpbitcnt_0__dxmux ( .i(right_hi_if_datain_block_mcount_inpbitcnt), .o(right_hi_if_datain_block_inpbitcnt_0__dxmux_24692) );
x_buf  right_hi_if_datain_block_inpbitcnt_0__yused ( .i(right_hi_if_datain_block_n19_pack_2), .o(right_hi_if_datain_block_n19) );
x_buf  right_hi_if_datain_block_inpbitcnt_0__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_inpbitcnt_0__clkinv_24676) );
x_buf  right_hi_if_datain_block_inpbitcnt_0__ceinv ( .i(right_hi_if_datain_block_inpbitcnt_not0001_0), .o(right_hi_if_datain_block_inpbitcnt_0__ceinv_24675) );
x_buf  left_hi_if_datain_block_data_shiftint_mux00003_xused ( .i(left_hi_if_datain_block_data_shiftint_mux00003_24709), .o(left_hi_if_datain_block_data_shiftint_mux00003_0) );
x_lut4_0xfffc left_hi_if_datain_block_data_shiftint_mux00003 ( .i1( nlwbuffersignal_left_hi_if_datain_block_data_shiftint_mux00003_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_data_shiftint_mux00003_adr3 ), .i3( left_hi_if_datain_block_statesda_scl_fsm_ffd1_8099 ), .o( left_hi_if_datain_block_data_shiftint_mux00003_24709 ) ) ;
x_buf  right_hi_if_datain_block_i2c_sdaint_mux00015_xused ( .i(right_hi_if_datain_block_i2c_sdaint_mux00015_24733), .o(right_hi_if_datain_block_i2c_sdaint_mux00015_0) );
x_buf  right_hi_if_datain_block_i2c_sdaint_mux00015_yused ( .i(right_hi_if_datain_block_data_shiftint_mux00003_24726), .o(right_hi_if_datain_block_data_shiftint_mux00003_0) );
x_inv  right_hi_if_timer_block_shift_an_b_dymux ( .i(right_hi_if_timer_block_shift_an_b_7989), .o(right_hi_if_timer_block_shift_an_b_dymux_24745) );
x_buf  right_hi_if_timer_block_shift_an_b_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_shift_an_b_clkinv_24742) );
x_buf  right_hi_if_timer_block_shift_an_b_ceinv ( .i(right_hi_if_timer_block_shift_an_b_not0002), .o(right_hi_if_timer_block_shift_an_b_ceinv_24741) );
x_buf  right_hi_if_dataout_block_fifo_wr_en1_dymux ( .i(right_hi_if_dataout_block_fifo_wr_en1_byinv_24761), .o(right_hi_if_dataout_block_fifo_wr_en1_dymux_24762) );
x_buf  right_hi_if_dataout_block_fifo_wr_en1_byinv ( .i(1'b1), .o(right_hi_if_dataout_block_fifo_wr_en1_byinv_24761) );
x_buf  right_hi_if_dataout_block_fifo_wr_en1_clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_fifo_wr_en1_clkinv_24759) );
x_buf  right_hi_if_dataout_block_fifo_wr_en1_ceinv ( .i(data_fifo_wr_r_0), .o(right_hi_if_dataout_block_fifo_wr_en1_ceinv_24758) );
x_buf  left_hi_if_dataout_block_fifo_wr_en1_dymux ( .i(left_hi_if_dataout_block_fifo_wr_en1_byinv_24778), .o(left_hi_if_dataout_block_fifo_wr_en1_dymux_24779) );
x_buf  left_hi_if_dataout_block_fifo_wr_en1_byinv ( .i(1'b1), .o(left_hi_if_dataout_block_fifo_wr_en1_byinv_24778) );
x_buf  left_hi_if_dataout_block_fifo_wr_en1_clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_fifo_wr_en1_clkinv_24776) );
x_buf  left_hi_if_dataout_block_fifo_wr_en1_ceinv ( .i(data_fifo_wr_l_0), .o(left_hi_if_dataout_block_fifo_wr_en1_ceinv_24775) );
x_buf  left_hi_if_dataout_block_p3lcr_1__dxmux ( .i(n104), .o(left_hi_if_dataout_block_p3lcr_1__dxmux_24806) );
x_buf  left_hi_if_dataout_block_p3lcr_1__dymux ( .i(n105), .o(left_hi_if_dataout_block_p3lcr_1__dymux_24798) );
x_buf  left_hi_if_dataout_block_p3lcr_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_p3lcr_1__srinv_24796) );
x_buf  left_hi_if_dataout_block_p3lcr_1__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_p3lcr_1__clkinv_24795) );
x_buf  left_hi_if_dataout_block_p3lcr_1__ceinv ( .i(p3lcr_wr_l_0), .o(left_hi_if_dataout_block_p3lcr_1__ceinv_24794) );
x_buf  right_hi_if_dataout_block_fifo_wr_en2_ffy_rstor ( .i(right_hi_if_dataout_block_fifo_wr_en1_or0000_0), .o(right_hi_if_dataout_block_fifo_wr_en2_ffy_rst) );
x_ff_NO_ce_set  right_hi_if_dataout_block_fifo_wr_en2 (  .i(right_hi_if_dataout_block_fifo_wr_en2_dymux_24821), .clk(right_hi_if_dataout_block_fifo_wr_en2_clkinv_24818), .rst(right_hi_if_dataout_block_fifo_wr_en2_ffy_rst), .o(right_hi_if_dataout_block_fifo_wr_en2_8614) );
x_buf  right_hi_if_dataout_block_fifo_wr_en2_dymux ( .i(right_hi_if_dataout_block_fifo_wr_en1_8612), .o(right_hi_if_dataout_block_fifo_wr_en2_dymux_24821) );
x_buf  right_hi_if_dataout_block_fifo_wr_en2_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_fifo_wr_en2_clkinv_24818) );
x_buf  left_hi_if_dataout_block_fifo_wr_en2_dymux ( .i(left_hi_if_dataout_block_fifo_wr_en1_8613), .o(left_hi_if_dataout_block_fifo_wr_en2_dymux_24835) );
x_buf  left_hi_if_dataout_block_fifo_wr_en2_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_fifo_wr_en2_clkinv_24832) );
x_lut4_0xf3ff control_logic_rd_ioint_l_cmp_eq0000_sw0 ( .i1( nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq0000_sw0_adr2 ), .i2( nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq0000_sw0_adr3 ), .i3( nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq0000_sw0_adr4 ), .o( n79_pack_1 ) ) ;
x_buf  control_logic_rd_ioint_l_cmp_eq0000_xused ( .i(control_logic_rd_ioint_l_cmp_eq0000_24863), .o(control_logic_rd_ioint_l_cmp_eq0000_0) );
x_buf  control_logic_rd_ioint_l_cmp_eq0000_yused ( .i(n79_pack_1), .o(n79) );
x_lut4_0xfafa left_hi_if_datain_block_icc_icrp_or00001 ( .i0( nlwbuffersignal_left_hi_if_datain_block_icc_icrp_or00001_adr1 ), .i2( left_hi_if_datain_block_reset_icrp_8617 ), .o( left_hi_if_datain_block_icc_icrp_or0000 ) ) ;
x_buf  right_hi_if_dataout_block_fifo_wr_en4_dxmux ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_fifo_wr_en4_dxmux_24907) );
x_buf  right_hi_if_dataout_block_fifo_wr_en4_dymux ( .i(right_hi_if_dataout_block_fifo_wr_en2_8614), .o(right_hi_if_dataout_block_fifo_wr_en4_dymux_24899) );
x_buf  right_hi_if_dataout_block_fifo_wr_en4_srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_wr_en4_srinv_24897) );
x_buf  right_hi_if_dataout_block_fifo_wr_en4_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_fifo_wr_en4_clkinv_24896) );
x_buf  left_hi_if_dataout_block_fifo_wr_en4_dxmux ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_fifo_wr_en4_dxmux_24931) );
x_buf  left_hi_if_dataout_block_fifo_wr_en4_dymux ( .i(left_hi_if_dataout_block_fifo_wr_en2_8615), .o(left_hi_if_dataout_block_fifo_wr_en4_dymux_24923) );
x_buf  left_hi_if_dataout_block_fifo_wr_en4_srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_wr_en4_srinv_24921) );
x_buf  left_hi_if_dataout_block_fifo_wr_en4_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_fifo_wr_en4_clkinv_24920) );
x_buf  left_hi_if_dataout_block_p3lcr_3__dxmux ( .i(n102), .o(left_hi_if_dataout_block_p3lcr_3__dxmux_24957) );
x_buf  left_hi_if_dataout_block_p3lcr_3__dymux ( .i(n103), .o(left_hi_if_dataout_block_p3lcr_3__dymux_24949) );
x_buf  left_hi_if_dataout_block_p3lcr_3__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_p3lcr_3__srinv_24947) );
x_buf  left_hi_if_dataout_block_p3lcr_3__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_p3lcr_3__clkinv_24946) );
x_buf  left_hi_if_dataout_block_p3lcr_3__ceinv ( .i(p3lcr_wr_l_0), .o(left_hi_if_dataout_block_p3lcr_3__ceinv_24945) );
x_buf  right_hi_if_dataout_block_p4lcr_12__dxmux ( .i(n93), .o(right_hi_if_dataout_block_p4lcr_12__dxmux_24985) );
x_buf  right_hi_if_dataout_block_p4lcr_12__dymux ( .i(n94), .o(right_hi_if_dataout_block_p4lcr_12__dymux_24976) );
x_buf  right_hi_if_dataout_block_p4lcr_12__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_p4lcr_12__srinv_24974) );
x_buf  right_hi_if_dataout_block_p4lcr_12__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_p4lcr_12__clkinv_24973) );
x_buf  right_hi_if_dataout_block_p4lcr_12__ceinv ( .i(p4lcr_wr_r_0), .o(right_hi_if_dataout_block_p4lcr_12__ceinv_24972) );
x_buf  left_hi_if_dataout_block_p3lcr_8__dxmux ( .i(n97), .o(left_hi_if_dataout_block_p3lcr_8__dxmux_25012) );
x_buf  left_hi_if_dataout_block_p3lcr_8__dymux ( .i(n101), .o(left_hi_if_dataout_block_p3lcr_8__dymux_25004) );
x_buf  left_hi_if_dataout_block_p3lcr_8__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_p3lcr_8__srinv_25002) );
x_buf  left_hi_if_dataout_block_p3lcr_8__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_p3lcr_8__clkinv_25001) );
x_buf  left_hi_if_dataout_block_p3lcr_8__ceinv ( .i(p3lcr_wr_l_0), .o(left_hi_if_dataout_block_p3lcr_8__ceinv_25000) );
x_buf  n25_xused ( .i(n25), .o(n25_0) );
x_buf  left_hi_if_dataout_block_p3lcr_10__dxmux ( .i(n95), .o(left_hi_if_dataout_block_p3lcr_10__dxmux_25051) );
x_buf  left_hi_if_dataout_block_p3lcr_10__dymux ( .i(n96), .o(left_hi_if_dataout_block_p3lcr_10__dymux_25042) );
x_buf  left_hi_if_dataout_block_p3lcr_10__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_p3lcr_10__srinv_25040) );
x_buf  left_hi_if_dataout_block_p3lcr_10__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_p3lcr_10__clkinv_25039) );
x_buf  left_hi_if_dataout_block_p3lcr_10__ceinv ( .i(p3lcr_wr_l_0), .o(left_hi_if_dataout_block_p3lcr_10__ceinv_25038) );
x_lut4_0xf000 left_hi_if_timer_block_write_ctrl1 ( .i2( nlwbuffersignal_left_hi_if_timer_block_write_ctrl1_adr3 ), .i3( tramb_wr_l ), .o( left_hi_if_timer_block_write_ctrl1_25079 ) ) ;
x_buf  left_hi_if_timer_block_write_ctrl1_xused ( .i(left_hi_if_timer_block_write_ctrl1_25079), .o(left_hi_if_timer_block_write_ctrl1_0) );
x_buf  left_hi_if_timer_block_write_ctrl1_yused ( .i(tramb_wr_l_pack_1), .o(tramb_wr_l) );
x_lut4_0x0010 control_logic_tramb_wr_l_or00001 ( .i0( nlwbuffersignal_control_logic_tramb_wr_l_or00001_adr1 ), .i1( nlwbuffersignal_control_logic_tramb_wr_l_or00001_adr2 ), .i2( nlwbuffersignal_control_logic_tramb_wr_l_or00001_adr3 ), .i3( nlwbuffersignal_control_logic_tramb_wr_l_or00001_adr4 ), .o( tramb_wr_l_pack_1 ) ) ;
x_buf  left_hi_if_timer_block_bit_counter_cmp_eq00008120_xused ( .i(left_hi_if_timer_block_bit_counter_cmp_eq00008120_25091), .o(left_hi_if_timer_block_bit_counter_cmp_eq00008120_0) );
x_buf  right_hi_if_timer_block_bit_counter_cmp_eq00008120_xused ( .i(right_hi_if_timer_block_bit_counter_cmp_eq00008120_25103), .o(right_hi_if_timer_block_bit_counter_cmp_eq00008120_0) );
x_lut4_0x9009 right_hi_if_timer_block_bit_counter_cmp_eq00008120 ( .i0( nlwbuffersignal_right_hi_if_timer_block_bit_counter_cmp_eq00008120_adr1 ), .i1( right_hi_if_timer_block_hibcr_int_7_ ), .i2( right_hi_if_timer_block_hibcr_int_6_ ), .i3( nlwbuffersignal_right_hi_if_timer_block_bit_counter_cmp_eq00008120_adr4 ), .o( right_hi_if_timer_block_bit_counter_cmp_eq00008120_25103 ) ) ;
x_buf  left_hi_if_dataout_block_p4lcr_1__dxmux ( .i(n104), .o(left_hi_if_dataout_block_p4lcr_1__dxmux_25125) );
x_buf  left_hi_if_dataout_block_p4lcr_1__dymux ( .i(n105), .o(left_hi_if_dataout_block_p4lcr_1__dymux_25117) );
x_buf  left_hi_if_dataout_block_p4lcr_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_p4lcr_1__srinv_25115) );
x_buf  left_hi_if_dataout_block_p4lcr_1__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_p4lcr_1__clkinv_25114) );
x_buf  left_hi_if_dataout_block_p4lcr_1__ceinv ( .i(p4lcr_wr_l_0), .o(left_hi_if_dataout_block_p4lcr_1__ceinv_25113) );
x_buf  left_hi_if_dataout_block_p4lcr_3__dxmux ( .i(n102), .o(left_hi_if_dataout_block_p4lcr_3__dxmux_25152) );
x_buf  left_hi_if_dataout_block_p4lcr_3__dymux ( .i(n103), .o(left_hi_if_dataout_block_p4lcr_3__dymux_25144) );
x_buf  left_hi_if_dataout_block_p4lcr_3__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_p4lcr_3__srinv_25142) );
x_buf  left_hi_if_dataout_block_p4lcr_3__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_p4lcr_3__clkinv_25141) );
x_buf  left_hi_if_dataout_block_p4lcr_3__ceinv ( .i(p4lcr_wr_l_0), .o(left_hi_if_dataout_block_p4lcr_3__ceinv_25140) );
x_buf  left_hi_if_dataout_block_p4lcr_8__dxmux ( .i(n97), .o(left_hi_if_dataout_block_p4lcr_8__dxmux_25180) );
x_buf  left_hi_if_dataout_block_p4lcr_8__dymux ( .i(n101), .o(left_hi_if_dataout_block_p4lcr_8__dymux_25171) );
x_buf  left_hi_if_dataout_block_p4lcr_8__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_p4lcr_8__srinv_25169) );
x_buf  left_hi_if_dataout_block_p4lcr_8__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_p4lcr_8__clkinv_25168) );
x_buf  left_hi_if_dataout_block_p4lcr_8__ceinv ( .i(p4lcr_wr_l_0), .o(left_hi_if_dataout_block_p4lcr_8__ceinv_25167) );
x_buf  left_hi_if_dataout_block_p4lcr_10__dxmux ( .i(n95), .o(left_hi_if_dataout_block_p4lcr_10__dxmux_25207) );
x_buf  left_hi_if_dataout_block_p4lcr_10__dymux ( .i(n96), .o(left_hi_if_dataout_block_p4lcr_10__dymux_25198) );
x_buf  left_hi_if_dataout_block_p4lcr_10__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_p4lcr_10__srinv_25196) );
x_buf  left_hi_if_dataout_block_p4lcr_10__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_p4lcr_10__clkinv_25195) );
x_buf  left_hi_if_dataout_block_p4lcr_10__ceinv ( .i(p4lcr_wr_l_0), .o(left_hi_if_dataout_block_p4lcr_10__ceinv_25194) );
x_buf  left_hi_if_datain_block_reset_icrp_dxmux ( .i(left_hi_if_datain_block_reset_icrp_and0000), .o(left_hi_if_datain_block_reset_icrp_dxmux_25242) );
x_buf  left_hi_if_datain_block_reset_icrp_yused ( .i(left_hi_if_datain_block_tc_clksig_pack_1), .o(left_hi_if_datain_block_tc_clksig) );
x_buf  left_hi_if_datain_block_reset_icrp_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_reset_icrp_clkinv_25224) );
x_buf  right_hi_if_datain_block_reset_icrp_dxmux ( .i(right_hi_if_datain_block_reset_icrp_and0000), .o(right_hi_if_datain_block_reset_icrp_dxmux_25277) );
x_buf  right_hi_if_datain_block_reset_icrp_yused ( .i(right_hi_if_datain_block_tc_clksig_pack_1), .o(right_hi_if_datain_block_tc_clksig) );
x_buf  right_hi_if_datain_block_reset_icrp_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_reset_icrp_clkinv_25259) );
x_buf  right_hi_if_datain_block_i2cs_1__ffy_rstor ( .i(right_hi_if_datain_block_i2cs_1__srinv_25293), .o(right_hi_if_datain_block_i2cs_1__ffy_rst) );
x_ff_NO_set  right_hi_if_datain_block_i2cs_0 (  .i(right_hi_if_datain_block_i2cs_1__dymux_25295), .ce(right_hi_if_datain_block_i2cs_1__ceinv_25291), .clk(right_hi_if_datain_block_i2cs_1__clkinv_25292), .rst(right_hi_if_datain_block_i2cs_1__ffy_rst), .o(right_hi_if_datain_block_i2cs_0_) );
x_buf  right_hi_if_datain_block_i2cs_1__ffx_rstor ( .i(right_hi_if_datain_block_i2cs_1__srinv_25293), .o(right_hi_if_datain_block_i2cs_1__ffx_rst) );
x_ff_NO_set  right_hi_if_datain_block_i2cs_1 (  .i(right_hi_if_datain_block_i2cs_1__dxmux_25304), .ce(right_hi_if_datain_block_i2cs_1__ceinv_25291), .clk(right_hi_if_datain_block_i2cs_1__clkinv_25292), .rst(right_hi_if_datain_block_i2cs_1__ffx_rst), .o(right_hi_if_datain_block_i2cs_1_) );
x_buf  right_hi_if_datain_block_i2cs_1__dxmux ( .i(n104), .o(right_hi_if_datain_block_i2cs_1__dxmux_25304) );
x_buf  right_hi_if_datain_block_i2cs_1__dymux ( .i(n105), .o(right_hi_if_datain_block_i2cs_1__dymux_25295) );
x_buf  right_hi_if_datain_block_i2cs_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2cs_1__srinv_25293) );
x_buf  right_hi_if_datain_block_i2cs_1__clkinv ( .i(wrn_bufgp), .o(right_hi_if_datain_block_i2cs_1__clkinv_25292) );
x_buf  right_hi_if_datain_block_i2cs_1__ceinv ( .i(i2cs_wr_r_0), .o(right_hi_if_datain_block_i2cs_1__ceinv_25291) );
x_buf  right_hi_if_datain_block_i2cs_3__dxmux ( .i(n102), .o(right_hi_if_datain_block_i2cs_3__dxmux_25332) );
x_buf  right_hi_if_datain_block_i2cs_3__dymux ( .i(n103), .o(right_hi_if_datain_block_i2cs_3__dymux_25323) );
x_buf  right_hi_if_datain_block_i2cs_3__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2cs_3__srinv_25321) );
x_buf  right_hi_if_datain_block_i2cs_3__clkinv ( .i(wrn_bufgp), .o(right_hi_if_datain_block_i2cs_3__clkinv_25320) );
x_buf  right_hi_if_datain_block_i2cs_3__ceinv ( .i(i2cs_wr_r_0), .o(right_hi_if_datain_block_i2cs_3__ceinv_25319) );
x_buf  right_hi_if_timer_block_n39_xused ( .i(right_hi_if_timer_block_n39), .o(right_hi_if_timer_block_n39_0) );
x_buf  right_hi_if_timer_block_n39_dif_mux ( .i(right_hi_if_timer_block_n39_dig_mux_25360), .o(right_hi_if_timer_block_n39_dif_mux_25373) );
x_buf  right_hi_if_timer_block_n39_dig_mux ( .i(n105), .o(right_hi_if_timer_block_n39_dig_mux_25360) );
x_buf  right_hi_if_timer_block_n39_srinv ( .i(right_hi_if_timer_block_write_ctrl2_0), .o(right_hi_if_timer_block_n39_srinv_25352) );
x_buf  right_hi_if_timer_block_n39_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n39_clkinv_25358) );
x_buf  right_hi_if_timer_block_n41_xused ( .i(right_hi_if_timer_block_n41), .o(right_hi_if_timer_block_n41_0) );
x_buf  right_hi_if_timer_block_n41_dif_mux ( .i(right_hi_if_timer_block_n41_dig_mux_25408), .o(right_hi_if_timer_block_n41_dif_mux_25421) );
x_buf  right_hi_if_timer_block_n41_dig_mux ( .i(n105), .o(right_hi_if_timer_block_n41_dig_mux_25408) );
x_buf  right_hi_if_timer_block_n41_srinv ( .i(right_hi_if_timer_block_write_ctrl3_0), .o(right_hi_if_timer_block_n41_srinv_25400) );
x_buf  right_hi_if_timer_block_n41_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n41_clkinv_25406) );
x_buf  right_hi_if_datain_block_i2cs_5__dxmux ( .i(n100), .o(right_hi_if_datain_block_i2cs_5__dxmux_25456) );
x_buf  right_hi_if_datain_block_i2cs_5__dymux ( .i(n101), .o(right_hi_if_datain_block_i2cs_5__dymux_25447) );
x_buf  right_hi_if_datain_block_i2cs_5__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2cs_5__srinv_25445) );
x_buf  right_hi_if_datain_block_i2cs_5__clkinv ( .i(wrn_bufgp), .o(right_hi_if_datain_block_i2cs_5__clkinv_25444) );
x_buf  right_hi_if_datain_block_i2cs_5__ceinv ( .i(i2cs_wr_r_0), .o(right_hi_if_datain_block_i2cs_5__ceinv_25443) );
x_buf  right_hi_if_timer_block_n5_xused ( .i(right_hi_if_timer_block_n5), .o(right_hi_if_timer_block_n5_0) );
x_buf  right_hi_if_timer_block_n5_dif_mux ( .i(right_hi_if_timer_block_n5_dig_mux_25484), .o(right_hi_if_timer_block_n5_dif_mux_25497) );
x_buf  right_hi_if_timer_block_n5_dig_mux ( .i(n105), .o(right_hi_if_timer_block_n5_dig_mux_25484) );
x_buf  right_hi_if_timer_block_n5_srinv ( .i(right_hi_if_timer_block_write_ctrl_0), .o(right_hi_if_timer_block_n5_srinv_25476) );
x_buf  right_hi_if_timer_block_n5_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n5_clkinv_25482) );
x_buf  right_hi_if_timer_block_n43_xused ( .i(right_hi_if_timer_block_n43), .o(right_hi_if_timer_block_n43_0) );
x_buf  right_hi_if_timer_block_n43_dif_mux ( .i(right_hi_if_timer_block_n43_dig_mux_25532), .o(right_hi_if_timer_block_n43_dif_mux_25545) );
x_buf  right_hi_if_timer_block_n43_dig_mux ( .i(n104), .o(right_hi_if_timer_block_n43_dig_mux_25532) );
x_buf  right_hi_if_timer_block_n43_srinv ( .i(right_hi_if_timer_block_write_ctrl2_0), .o(right_hi_if_timer_block_n43_srinv_25524) );
x_buf  right_hi_if_timer_block_n43_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n43_clkinv_25530) );
x_buf  right_hi_if_timer_block_n7_xused ( .i(right_hi_if_timer_block_n7), .o(right_hi_if_timer_block_n7_0) );
x_buf  right_hi_if_timer_block_n7_dif_mux ( .i(right_hi_if_timer_block_n7_dig_mux_25580), .o(right_hi_if_timer_block_n7_dif_mux_25593) );
x_buf  right_hi_if_timer_block_n7_dig_mux ( .i(n105), .o(right_hi_if_timer_block_n7_dig_mux_25580) );
x_buf  right_hi_if_timer_block_n7_srinv ( .i(right_hi_if_timer_block_write_ctrl1_0), .o(right_hi_if_timer_block_n7_srinv_25572) );
x_buf  right_hi_if_timer_block_n7_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n7_clkinv_25578) );
x_buf  right_hi_if_timer_block_n45_xused ( .i(right_hi_if_timer_block_n45), .o(right_hi_if_timer_block_n45_0) );
x_buf  right_hi_if_timer_block_n45_dif_mux ( .i(right_hi_if_timer_block_n45_dig_mux_25628), .o(right_hi_if_timer_block_n45_dif_mux_25641) );
x_buf  right_hi_if_timer_block_n45_dig_mux ( .i(n104), .o(right_hi_if_timer_block_n45_dig_mux_25628) );
x_buf  right_hi_if_timer_block_n45_srinv ( .i(right_hi_if_timer_block_write_ctrl3_0), .o(right_hi_if_timer_block_n45_srinv_25620) );
x_buf  right_hi_if_timer_block_n45_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n45_clkinv_25626) );
x_buf  right_hi_if_datain_block_i2cs_7__dxmux ( .i(n98), .o(right_hi_if_datain_block_i2cs_7__dxmux_25676) );
x_buf  right_hi_if_datain_block_i2cs_7__dymux ( .i(n99), .o(right_hi_if_datain_block_i2cs_7__dymux_25667) );
x_buf  right_hi_if_datain_block_i2cs_7__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2cs_7__srinv_25665) );
x_buf  right_hi_if_datain_block_i2cs_7__clkinv ( .i(wrn_bufgp), .o(right_hi_if_datain_block_i2cs_7__clkinv_25664) );
x_buf  right_hi_if_datain_block_i2cs_7__ceinv ( .i(i2cs_wr_r_0), .o(right_hi_if_datain_block_i2cs_7__ceinv_25663) );
x_buf  right_hi_if_timer_block_hibcr_int_1__dxmux ( .i(n104), .o(right_hi_if_timer_block_hibcr_int_1__dxmux_25704) );
x_buf  right_hi_if_timer_block_hibcr_int_1__dymux ( .i(n105), .o(right_hi_if_timer_block_hibcr_int_1__dymux_25695) );
x_buf  right_hi_if_timer_block_hibcr_int_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_hibcr_int_1__srinv_25693) );
x_buf  right_hi_if_timer_block_hibcr_int_1__clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_hibcr_int_1__clkinv_25692) );
x_buf  right_hi_if_timer_block_hibcr_int_1__ceinv ( .i(hibcr_wr_r_0), .o(right_hi_if_timer_block_hibcr_int_1__ceinv_25691) );
x_buf  right_hi_if_timer_block_n9_xused ( .i(right_hi_if_timer_block_n9), .o(right_hi_if_timer_block_n9_0) );
x_buf  right_hi_if_timer_block_n9_dif_mux ( .i(right_hi_if_timer_block_n9_dig_mux_25732), .o(right_hi_if_timer_block_n9_dif_mux_25745) );
x_buf  right_hi_if_timer_block_n9_dig_mux ( .i(n104), .o(right_hi_if_timer_block_n9_dig_mux_25732) );
x_buf  right_hi_if_timer_block_n9_srinv ( .i(right_hi_if_timer_block_write_ctrl_0), .o(right_hi_if_timer_block_n9_srinv_25724) );
x_buf  right_hi_if_timer_block_n9_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n9_clkinv_25730) );
x_buf  right_hi_if_timer_block_n47_xused ( .i(right_hi_if_timer_block_n47), .o(right_hi_if_timer_block_n47_0) );
x_buf  right_hi_if_timer_block_n47_dif_mux ( .i(right_hi_if_timer_block_n47_dig_mux_25780), .o(right_hi_if_timer_block_n47_dif_mux_25793) );
x_buf  right_hi_if_timer_block_n47_dig_mux ( .i(n103), .o(right_hi_if_timer_block_n47_dig_mux_25780) );
x_buf  right_hi_if_timer_block_n47_srinv ( .i(right_hi_if_timer_block_write_ctrl2_0), .o(right_hi_if_timer_block_n47_srinv_25772) );
x_buf  right_hi_if_timer_block_n47_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n47_clkinv_25778) );
x_buf  left_hi_if_timer_block_hibcr_int_1__dxmux ( .i(n104), .o(left_hi_if_timer_block_hibcr_int_1__dxmux_25828) );
x_buf  left_hi_if_timer_block_hibcr_int_1__dymux ( .i(n105), .o(left_hi_if_timer_block_hibcr_int_1__dymux_25819) );
x_buf  left_hi_if_timer_block_hibcr_int_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_hibcr_int_1__srinv_25817) );
x_buf  left_hi_if_timer_block_hibcr_int_1__clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_hibcr_int_1__clkinv_25816) );
x_buf  left_hi_if_timer_block_hibcr_int_1__ceinv ( .i(hibcr_wr_l_0), .o(left_hi_if_timer_block_hibcr_int_1__ceinv_25815) );
x_buf  right_hi_if_dataout_block_fifo_data_1__dxmux ( .i(n104), .o(right_hi_if_dataout_block_fifo_data_1__dxmux_25856) );
x_buf  right_hi_if_dataout_block_fifo_data_1__dymux ( .i(n105), .o(right_hi_if_dataout_block_fifo_data_1__dymux_25847) );
x_buf  right_hi_if_dataout_block_fifo_data_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_data_1__srinv_25845) );
x_buf  right_hi_if_dataout_block_fifo_data_1__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_fifo_data_1__clkinv_25844) );
x_buf  right_hi_if_dataout_block_fifo_data_1__ceinv ( .i(data_fifo_wr_r_0), .o(right_hi_if_dataout_block_fifo_data_1__ceinv_25843) );
x_buf  left_hi_if_dataout_block_fifo_data_1__dxmux ( .i(n104), .o(left_hi_if_dataout_block_fifo_data_1__dxmux_25884) );
x_buf  left_hi_if_dataout_block_fifo_data_1__dymux ( .i(n105), .o(left_hi_if_dataout_block_fifo_data_1__dymux_25875) );
x_buf  left_hi_if_dataout_block_fifo_data_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_data_1__srinv_25873) );
x_buf  left_hi_if_dataout_block_fifo_data_1__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_fifo_data_1__clkinv_25872) );
x_buf  left_hi_if_dataout_block_fifo_data_1__ceinv ( .i(data_fifo_wr_l_0), .o(left_hi_if_dataout_block_fifo_data_1__ceinv_25871) );
x_buf  right_hi_if_timer_block_n11_xused ( .i(right_hi_if_timer_block_n11), .o(right_hi_if_timer_block_n11_0) );
x_buf  right_hi_if_timer_block_n11_dif_mux ( .i(right_hi_if_timer_block_n11_dig_mux_25912), .o(right_hi_if_timer_block_n11_dif_mux_25925) );
x_buf  right_hi_if_timer_block_n11_dig_mux ( .i(n104), .o(right_hi_if_timer_block_n11_dig_mux_25912) );
x_buf  right_hi_if_timer_block_n11_srinv ( .i(right_hi_if_timer_block_write_ctrl1_0), .o(right_hi_if_timer_block_n11_srinv_25904) );
x_buf  right_hi_if_timer_block_n11_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n11_clkinv_25910) );
x_buf  right_hi_if_timer_block_n49_xused ( .i(right_hi_if_timer_block_n49), .o(right_hi_if_timer_block_n49_0) );
x_buf  right_hi_if_timer_block_n49_dif_mux ( .i(right_hi_if_timer_block_n49_dig_mux_25960), .o(right_hi_if_timer_block_n49_dif_mux_25973) );
x_buf  right_hi_if_timer_block_n49_dig_mux ( .i(n103), .o(right_hi_if_timer_block_n49_dig_mux_25960) );
x_buf  right_hi_if_timer_block_n49_srinv ( .i(right_hi_if_timer_block_write_ctrl3_0), .o(right_hi_if_timer_block_n49_srinv_25952) );
x_buf  right_hi_if_timer_block_n49_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n49_clkinv_25958) );
x_buf  right_hi_if_datain_block_i2cs_9__dxmux ( .i(n96), .o(right_hi_if_datain_block_i2cs_9__dxmux_26008) );
x_buf  right_hi_if_datain_block_i2cs_9__dymux ( .i(n97), .o(right_hi_if_datain_block_i2cs_9__dymux_25999) );
x_buf  right_hi_if_datain_block_i2cs_9__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2cs_9__srinv_25997) );
x_buf  right_hi_if_datain_block_i2cs_9__clkinv ( .i(wrn_bufgp), .o(right_hi_if_datain_block_i2cs_9__clkinv_25996) );
x_buf  right_hi_if_datain_block_i2cs_9__ceinv ( .i(i2cs_wr_r_0), .o(right_hi_if_datain_block_i2cs_9__ceinv_25995) );
x_buf  right_hi_if_timer_block_hibcr_int_3__dxmux ( .i(n102), .o(right_hi_if_timer_block_hibcr_int_3__dxmux_26036) );
x_buf  right_hi_if_timer_block_hibcr_int_3__dymux ( .i(n103), .o(right_hi_if_timer_block_hibcr_int_3__dymux_26027) );
x_buf  right_hi_if_timer_block_hibcr_int_3__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_hibcr_int_3__srinv_26025) );
x_buf  right_hi_if_timer_block_hibcr_int_3__clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_hibcr_int_3__clkinv_26024) );
x_buf  right_hi_if_timer_block_hibcr_int_3__ceinv ( .i(hibcr_wr_r_0), .o(right_hi_if_timer_block_hibcr_int_3__ceinv_26023) );
x_buf  right_hi_if_timer_block_n13_xused ( .i(right_hi_if_timer_block_n13), .o(right_hi_if_timer_block_n13_0) );
x_buf  right_hi_if_timer_block_n13_dif_mux ( .i(right_hi_if_timer_block_n13_dig_mux_26064), .o(right_hi_if_timer_block_n13_dif_mux_26077) );
x_buf  right_hi_if_timer_block_n13_dig_mux ( .i(n103), .o(right_hi_if_timer_block_n13_dig_mux_26064) );
x_buf  right_hi_if_timer_block_n13_srinv ( .i(right_hi_if_timer_block_write_ctrl_0), .o(right_hi_if_timer_block_n13_srinv_26056) );
x_buf  right_hi_if_timer_block_n13_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n13_clkinv_26062) );
x_buf  right_hi_if_timer_block_n51_xused ( .i(right_hi_if_timer_block_n51), .o(right_hi_if_timer_block_n51_0) );
x_buf  right_hi_if_timer_block_n51_dif_mux ( .i(right_hi_if_timer_block_n51_dig_mux_26112), .o(right_hi_if_timer_block_n51_dif_mux_26125) );
x_buf  right_hi_if_timer_block_n51_dig_mux ( .i(n102), .o(right_hi_if_timer_block_n51_dig_mux_26112) );
x_buf  right_hi_if_timer_block_n51_srinv ( .i(right_hi_if_timer_block_write_ctrl2_0), .o(right_hi_if_timer_block_n51_srinv_26104) );
x_buf  right_hi_if_timer_block_n51_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n51_clkinv_26110) );
x_buf  left_hi_if_timer_block_hibcr_int_3__dxmux ( .i(n102), .o(left_hi_if_timer_block_hibcr_int_3__dxmux_26160) );
x_buf  left_hi_if_timer_block_hibcr_int_3__dymux ( .i(n103), .o(left_hi_if_timer_block_hibcr_int_3__dymux_26151) );
x_buf  left_hi_if_timer_block_hibcr_int_3__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_hibcr_int_3__srinv_26149) );
x_buf  left_hi_if_timer_block_hibcr_int_3__clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_hibcr_int_3__clkinv_26148) );
x_buf  left_hi_if_timer_block_hibcr_int_3__ceinv ( .i(hibcr_wr_l_0), .o(left_hi_if_timer_block_hibcr_int_3__ceinv_26147) );
x_buf  right_hi_if_dataout_block_fifo_data_3__dxmux ( .i(n102), .o(right_hi_if_dataout_block_fifo_data_3__dxmux_26188) );
x_buf  right_hi_if_dataout_block_fifo_data_3__dymux ( .i(n103), .o(right_hi_if_dataout_block_fifo_data_3__dymux_26179) );
x_buf  right_hi_if_dataout_block_fifo_data_3__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_data_3__srinv_26177) );
x_buf  right_hi_if_dataout_block_fifo_data_3__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_fifo_data_3__clkinv_26176) );
x_buf  right_hi_if_dataout_block_fifo_data_3__ceinv ( .i(data_fifo_wr_r_0), .o(right_hi_if_dataout_block_fifo_data_3__ceinv_26175) );
x_buf  left_hi_if_dataout_block_fifo_data_3__dxmux ( .i(n102), .o(left_hi_if_dataout_block_fifo_data_3__dxmux_26216) );
x_buf  left_hi_if_dataout_block_fifo_data_3__dymux ( .i(n103), .o(left_hi_if_dataout_block_fifo_data_3__dymux_26207) );
x_buf  left_hi_if_dataout_block_fifo_data_3__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_data_3__srinv_26205) );
x_buf  left_hi_if_dataout_block_fifo_data_3__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_fifo_data_3__clkinv_26204) );
x_buf  left_hi_if_dataout_block_fifo_data_3__ceinv ( .i(data_fifo_wr_l_0), .o(left_hi_if_dataout_block_fifo_data_3__ceinv_26203) );
x_buf  right_hi_if_timer_block_n15_xused ( .i(right_hi_if_timer_block_n15), .o(right_hi_if_timer_block_n15_0) );
x_buf  right_hi_if_timer_block_n15_dif_mux ( .i(right_hi_if_timer_block_n15_dig_mux_26244), .o(right_hi_if_timer_block_n15_dif_mux_26257) );
x_buf  right_hi_if_timer_block_n15_dig_mux ( .i(n103), .o(right_hi_if_timer_block_n15_dig_mux_26244) );
x_buf  right_hi_if_timer_block_n15_srinv ( .i(right_hi_if_timer_block_write_ctrl1_0), .o(right_hi_if_timer_block_n15_srinv_26236) );
x_buf  right_hi_if_timer_block_n15_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n15_clkinv_26242) );
x_buf  right_hi_if_timer_block_n53_xused ( .i(right_hi_if_timer_block_n53), .o(right_hi_if_timer_block_n53_0) );
x_buf  right_hi_if_timer_block_n53_dif_mux ( .i(right_hi_if_timer_block_n53_dig_mux_26292), .o(right_hi_if_timer_block_n53_dif_mux_26305) );
x_buf  right_hi_if_timer_block_n53_dig_mux ( .i(n102), .o(right_hi_if_timer_block_n53_dig_mux_26292) );
x_buf  right_hi_if_timer_block_n53_srinv ( .i(right_hi_if_timer_block_write_ctrl3_0), .o(right_hi_if_timer_block_n53_srinv_26284) );
x_buf  right_hi_if_timer_block_n53_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n53_clkinv_26290) );
x_buf  right_hi_if_timer_block_hibcr_int_5__dxmux ( .i(n100), .o(right_hi_if_timer_block_hibcr_int_5__dxmux_26340) );
x_buf  right_hi_if_timer_block_hibcr_int_5__dymux ( .i(n101), .o(right_hi_if_timer_block_hibcr_int_5__dymux_26331) );
x_buf  right_hi_if_timer_block_hibcr_int_5__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_hibcr_int_5__srinv_26329) );
x_buf  right_hi_if_timer_block_hibcr_int_5__clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_hibcr_int_5__clkinv_26328) );
x_buf  right_hi_if_timer_block_hibcr_int_5__ceinv ( .i(hibcr_wr_r_0), .o(right_hi_if_timer_block_hibcr_int_5__ceinv_26327) );
x_buf  right_hi_if_timer_block_n17_xused ( .i(right_hi_if_timer_block_n17), .o(right_hi_if_timer_block_n17_0) );
x_buf  right_hi_if_timer_block_n17_dif_mux ( .i(right_hi_if_timer_block_n17_dig_mux_26368), .o(right_hi_if_timer_block_n17_dif_mux_26381) );
x_buf  right_hi_if_timer_block_n17_dig_mux ( .i(n102), .o(right_hi_if_timer_block_n17_dig_mux_26368) );
x_buf  right_hi_if_timer_block_n17_srinv ( .i(right_hi_if_timer_block_write_ctrl_0), .o(right_hi_if_timer_block_n17_srinv_26360) );
x_buf  right_hi_if_timer_block_n17_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n17_clkinv_26366) );
x_buf  right_hi_if_timer_block_n55_xused ( .i(right_hi_if_timer_block_n55), .o(right_hi_if_timer_block_n55_0) );
x_buf  right_hi_if_timer_block_n55_dif_mux ( .i(right_hi_if_timer_block_n55_dig_mux_26416), .o(right_hi_if_timer_block_n55_dif_mux_26429) );
x_buf  right_hi_if_timer_block_n55_dig_mux ( .i(n101), .o(right_hi_if_timer_block_n55_dig_mux_26416) );
x_buf  right_hi_if_timer_block_n55_srinv ( .i(right_hi_if_timer_block_write_ctrl2_0), .o(right_hi_if_timer_block_n55_srinv_26408) );
x_buf  right_hi_if_timer_block_n55_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n55_clkinv_26414) );
x_buf  left_hi_if_timer_block_hibcr_int_5__dxmux ( .i(n100), .o(left_hi_if_timer_block_hibcr_int_5__dxmux_26464) );
x_buf  left_hi_if_timer_block_hibcr_int_5__dymux ( .i(n101), .o(left_hi_if_timer_block_hibcr_int_5__dymux_26455) );
x_buf  left_hi_if_timer_block_hibcr_int_5__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_hibcr_int_5__srinv_26453) );
x_buf  left_hi_if_timer_block_hibcr_int_5__clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_hibcr_int_5__clkinv_26452) );
x_buf  left_hi_if_timer_block_hibcr_int_5__ceinv ( .i(hibcr_wr_l_0), .o(left_hi_if_timer_block_hibcr_int_5__ceinv_26451) );
x_buf  left_hi_if_timer_block_brb_dsp_dymux ( .i(n97), .o(left_hi_if_timer_block_brb_dsp_dymux_26481) );
x_buf  left_hi_if_timer_block_brb_dsp_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_brb_dsp_clkinv_26478) );
x_buf  left_hi_if_timer_block_brb_dsp_ceinv ( .i(hibcr_wr_l_0), .o(left_hi_if_timer_block_brb_dsp_ceinv_26477) );
x_buf  right_hi_if_dataout_block_fifo_data_5__dxmux ( .i(n100), .o(right_hi_if_dataout_block_fifo_data_5__dxmux_26509) );
x_buf  right_hi_if_dataout_block_fifo_data_5__dymux ( .i(n101), .o(right_hi_if_dataout_block_fifo_data_5__dymux_26500) );
x_buf  right_hi_if_dataout_block_fifo_data_5__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_data_5__srinv_26498) );
x_buf  right_hi_if_dataout_block_fifo_data_5__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_fifo_data_5__clkinv_26497) );
x_buf  right_hi_if_dataout_block_fifo_data_5__ceinv ( .i(data_fifo_wr_r_0), .o(right_hi_if_dataout_block_fifo_data_5__ceinv_26496) );
x_buf  left_hi_if_dataout_block_fifo_data_5__dxmux ( .i(n100), .o(left_hi_if_dataout_block_fifo_data_5__dxmux_26537) );
x_buf  left_hi_if_dataout_block_fifo_data_5__dymux ( .i(n101), .o(left_hi_if_dataout_block_fifo_data_5__dymux_26528) );
x_buf  left_hi_if_dataout_block_fifo_data_5__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_data_5__srinv_26526) );
x_buf  left_hi_if_dataout_block_fifo_data_5__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_fifo_data_5__clkinv_26525) );
x_buf  left_hi_if_dataout_block_fifo_data_5__ceinv ( .i(data_fifo_wr_l_0), .o(left_hi_if_dataout_block_fifo_data_5__ceinv_26524) );
x_buf  right_hi_if_timer_block_n19_xused ( .i(right_hi_if_timer_block_n19), .o(right_hi_if_timer_block_n19_0) );
x_buf  right_hi_if_timer_block_n19_dif_mux ( .i(right_hi_if_timer_block_n19_dig_mux_26565), .o(right_hi_if_timer_block_n19_dif_mux_26578) );
x_buf  right_hi_if_timer_block_n19_dig_mux ( .i(n102), .o(right_hi_if_timer_block_n19_dig_mux_26565) );
x_buf  right_hi_if_timer_block_n19_srinv ( .i(right_hi_if_timer_block_write_ctrl1_0), .o(right_hi_if_timer_block_n19_srinv_26557) );
x_buf  right_hi_if_timer_block_n19_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n19_clkinv_26563) );
x_buf  right_hi_if_timer_block_hibcr_int_7__dxmux ( .i(n98), .o(right_hi_if_timer_block_hibcr_int_7__dxmux_26613) );
x_buf  right_hi_if_timer_block_hibcr_int_7__dymux ( .i(n99), .o(right_hi_if_timer_block_hibcr_int_7__dymux_26604) );
x_buf  right_hi_if_timer_block_hibcr_int_7__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_hibcr_int_7__srinv_26602) );
x_buf  right_hi_if_timer_block_hibcr_int_7__clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_hibcr_int_7__clkinv_26601) );
x_buf  right_hi_if_timer_block_hibcr_int_7__ceinv ( .i(hibcr_wr_r_0), .o(right_hi_if_timer_block_hibcr_int_7__ceinv_26600) );
x_buf  right_hi_if_timer_block_n21_xused ( .i(right_hi_if_timer_block_n21), .o(right_hi_if_timer_block_n21_0) );
x_buf  right_hi_if_timer_block_n21_dif_mux ( .i(right_hi_if_timer_block_n21_dig_mux_26641), .o(right_hi_if_timer_block_n21_dif_mux_26654) );
x_buf  right_hi_if_timer_block_n21_dig_mux ( .i(n101), .o(right_hi_if_timer_block_n21_dig_mux_26641) );
x_buf  right_hi_if_timer_block_n21_srinv ( .i(right_hi_if_timer_block_write_ctrl_0), .o(right_hi_if_timer_block_n21_srinv_26633) );
x_buf  right_hi_if_timer_block_n21_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n21_clkinv_26639) );
x_buf  left_hi_if_timer_block_hibcr_int_7__dxmux ( .i(n98), .o(left_hi_if_timer_block_hibcr_int_7__dxmux_26689) );
x_buf  left_hi_if_timer_block_hibcr_int_7__dymux ( .i(n99), .o(left_hi_if_timer_block_hibcr_int_7__dymux_26680) );
x_buf  left_hi_if_timer_block_hibcr_int_7__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_hibcr_int_7__srinv_26678) );
x_buf  left_hi_if_timer_block_hibcr_int_7__clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_hibcr_int_7__clkinv_26677) );
x_buf  left_hi_if_timer_block_hibcr_int_7__ceinv ( .i(hibcr_wr_l_0), .o(left_hi_if_timer_block_hibcr_int_7__ceinv_26676) );
x_buf  right_hi_if_dataout_block_fifo_data_7__dxmux ( .i(n98), .o(right_hi_if_dataout_block_fifo_data_7__dxmux_26717) );
x_buf  right_hi_if_dataout_block_fifo_data_7__dymux ( .i(n99), .o(right_hi_if_dataout_block_fifo_data_7__dymux_26708) );
x_buf  right_hi_if_dataout_block_fifo_data_7__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_data_7__srinv_26706) );
x_buf  right_hi_if_dataout_block_fifo_data_7__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_fifo_data_7__clkinv_26705) );
x_buf  right_hi_if_dataout_block_fifo_data_7__ceinv ( .i(data_fifo_wr_r_0), .o(right_hi_if_dataout_block_fifo_data_7__ceinv_26704) );
x_buf  left_hi_if_dataout_block_fifo_data_7__dxmux ( .i(n98), .o(left_hi_if_dataout_block_fifo_data_7__dxmux_26745) );
x_buf  left_hi_if_dataout_block_fifo_data_7__dymux ( .i(n99), .o(left_hi_if_dataout_block_fifo_data_7__dymux_26736) );
x_buf  left_hi_if_dataout_block_fifo_data_7__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_data_7__srinv_26734) );
x_buf  left_hi_if_dataout_block_fifo_data_7__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_fifo_data_7__clkinv_26733) );
x_buf  left_hi_if_dataout_block_fifo_data_7__ceinv ( .i(data_fifo_wr_l_0), .o(left_hi_if_dataout_block_fifo_data_7__ceinv_26732) );
x_buf  right_hi_if_dataout_block_fifo_data_9__dxmux ( .i(n96), .o(right_hi_if_dataout_block_fifo_data_9__dxmux_26773) );
x_buf  right_hi_if_dataout_block_fifo_data_9__dymux ( .i(n97), .o(right_hi_if_dataout_block_fifo_data_9__dymux_26764) );
x_buf  right_hi_if_dataout_block_fifo_data_9__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_data_9__srinv_26762) );
x_buf  right_hi_if_dataout_block_fifo_data_9__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_fifo_data_9__clkinv_26761) );
x_buf  right_hi_if_dataout_block_fifo_data_9__ceinv ( .i(data_fifo_wr_r_0), .o(right_hi_if_dataout_block_fifo_data_9__ceinv_26760) );
x_buf  left_hi_if_dataout_block_fifo_data_9__dxmux ( .i(n96), .o(left_hi_if_dataout_block_fifo_data_9__dxmux_26801) );
x_buf  left_hi_if_dataout_block_fifo_data_9__dymux ( .i(n97), .o(left_hi_if_dataout_block_fifo_data_9__dymux_26792) );
x_buf  left_hi_if_dataout_block_fifo_data_9__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_data_9__srinv_26790) );
x_buf  left_hi_if_dataout_block_fifo_data_9__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_fifo_data_9__clkinv_26789) );
x_buf  left_hi_if_dataout_block_fifo_data_9__ceinv ( .i(data_fifo_wr_l_0), .o(left_hi_if_dataout_block_fifo_data_9__ceinv_26788) );
x_buf  right_hi_if_timer_block_hibcr_int_10__dxmux ( .i(n95), .o(right_hi_if_timer_block_hibcr_int_10__dxmux_26829) );
x_buf  right_hi_if_timer_block_hibcr_int_10__dymux ( .i(n96), .o(right_hi_if_timer_block_hibcr_int_10__dymux_26820) );
x_buf  right_hi_if_timer_block_hibcr_int_10__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_hibcr_int_10__srinv_26818) );
x_buf  right_hi_if_timer_block_hibcr_int_10__clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_hibcr_int_10__clkinv_26817) );
x_buf  right_hi_if_timer_block_hibcr_int_10__ceinv ( .i(hibcr_wr_r_0), .o(right_hi_if_timer_block_hibcr_int_10__ceinv_26816) );
x_buf  left_hi_if_timer_block_hibcr_int_10__dxmux ( .i(n95), .o(left_hi_if_timer_block_hibcr_int_10__dxmux_26857) );
x_buf  left_hi_if_timer_block_hibcr_int_10__dymux ( .i(n96), .o(left_hi_if_timer_block_hibcr_int_10__dymux_26848) );
x_buf  left_hi_if_timer_block_hibcr_int_10__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_hibcr_int_10__srinv_26846) );
x_buf  left_hi_if_timer_block_hibcr_int_10__clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_hibcr_int_10__clkinv_26845) );
x_buf  left_hi_if_timer_block_hibcr_int_10__ceinv ( .i(hibcr_wr_l_0), .o(left_hi_if_timer_block_hibcr_int_10__ceinv_26844) );
x_buf  left_hi_if_datain_block_i2cs_wrqq_dymux ( .i(left_hi_if_datain_block_i2cs_wrq_7896), .o(left_hi_if_datain_block_i2cs_wrqq_dymux_26898) );
x_buf  left_hi_if_datain_block_i2cs_wrqq_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i2cs_wrqq_clkinv_26895) );
x_buf  left_hi_if_datain_block_i2cs_wrqq_ceinv ( .i(left_hi_if_datain_block_i2cs_wrqq_not0001), .o(left_hi_if_datain_block_i2cs_wrqq_ceinv_26894) );
x_buf  right_hi_if_datain_block_reset_intr_dymux ( .i(right_hi_if_datain_block_reset_intr_byinv_26914), .o(right_hi_if_datain_block_reset_intr_dymux_26915) );
x_buf  right_hi_if_datain_block_reset_intr_byinv ( .i(1'b1), .o(right_hi_if_datain_block_reset_intr_byinv_26914) );
x_buf  right_hi_if_datain_block_reset_intr_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_reset_intr_clkinv_26912) );
x_buf  right_hi_if_datain_block_reset_intr_ceinv ( .i(right_hi_if_datain_block_reset_intr_or0001), .o(right_hi_if_datain_block_reset_intr_ceinv_26911) );
x_buf  left_hi_if_datain_block_reset_intr_dymux ( .i(left_hi_if_datain_block_reset_intr_byinv_26931), .o(left_hi_if_datain_block_reset_intr_dymux_26932) );
x_buf  left_hi_if_datain_block_reset_intr_byinv ( .i(1'b1), .o(left_hi_if_datain_block_reset_intr_byinv_26931) );
x_buf  left_hi_if_datain_block_reset_intr_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_reset_intr_clkinv_26929) );
x_buf  left_hi_if_datain_block_reset_intr_ceinv ( .i(left_hi_if_datain_block_reset_intr_or0001), .o(left_hi_if_datain_block_reset_intr_ceinv_26928) );
x_buf  p3out_l_4_obuf_yused ( .i(left_hi_if_dataout_block_mmux_p3_a_bn563_pack_1), .o(left_hi_if_dataout_block_mmux_p3_a_bn563_8532) );
x_buf  p3out_r_4_obuf_yused ( .i(right_hi_if_dataout_block_mmux_p3_a_bn563_pack_1), .o(right_hi_if_dataout_block_mmux_p3_a_bn563_8537) );
x_buf  p4lcr_wr_l_xused ( .i(p4lcr_wr_l), .o(p4lcr_wr_l_0) );
x_buf  p4lcr_wr_l_yused ( .i(n16_pack_1), .o(n16) );
x_buf right_hi_if_dataout_block_shift_data_8__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[8] ), .o ( right_hi_if_dataout_block_shift_data_8__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_8__dif_mux ( .i(right_hi_if_dataout_block_shift_data_8__dig_mux_27032), .o(right_hi_if_dataout_block_shift_data_8__dif_mux_27045) );
x_buf right_hi_if_dataout_block_shift_data_8__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[15] ), .o ( right_hi_if_dataout_block_shift_data_8__dig_mux_27032 ) );
x_buf  right_hi_if_dataout_block_shift_data_8__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_8__srinv_27024) );
x_buf  right_hi_if_dataout_block_shift_data_8__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_8__clkinv_27030) );
x_buf left_hi_if_dataout_block_shift_data_8__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[8] ), .o ( left_hi_if_dataout_block_shift_data_8__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_8__dif_mux ( .i(left_hi_if_dataout_block_shift_data_8__dig_mux_27080), .o(left_hi_if_dataout_block_shift_data_8__dif_mux_27093) );
x_buf left_hi_if_dataout_block_shift_data_8__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[15] ), .o ( left_hi_if_dataout_block_shift_data_8__dig_mux_27080 ) );
x_buf  left_hi_if_dataout_block_shift_data_8__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_8__srinv_27072) );
x_buf  left_hi_if_dataout_block_shift_data_8__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_8__clkinv_27078) );
x_buf right_hi_if_dataout_block_shift_data_9__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[9] ), .o ( right_hi_if_dataout_block_shift_data_9__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_9__dif_mux ( .i(right_hi_if_dataout_block_shift_data_9__dig_mux_27128), .o(right_hi_if_dataout_block_shift_data_9__dif_mux_27141) );
x_buf right_hi_if_dataout_block_shift_data_9__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[14] ), .o ( right_hi_if_dataout_block_shift_data_9__dig_mux_27128 ) );
x_buf  right_hi_if_dataout_block_shift_data_9__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_9__srinv_27120) );
x_buf  right_hi_if_dataout_block_shift_data_9__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_9__clkinv_27126) );
x_buf left_hi_if_dataout_block_shift_data_9__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[9] ), .o ( left_hi_if_dataout_block_shift_data_9__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_9__dif_mux ( .i(left_hi_if_dataout_block_shift_data_9__dig_mux_27176), .o(left_hi_if_dataout_block_shift_data_9__dif_mux_27189) );
x_buf left_hi_if_dataout_block_shift_data_9__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[14] ), .o ( left_hi_if_dataout_block_shift_data_9__dig_mux_27176 ) );
x_buf  left_hi_if_dataout_block_shift_data_9__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_9__srinv_27168) );
x_buf  left_hi_if_dataout_block_shift_data_9__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_9__clkinv_27174) );
x_buf  icc_wr_r_xused ( .i(icc_wr_r), .o(icc_wr_r_0) );
x_buf  icc_wr_r_yused ( .i(n26_pack_1), .o(n26) );
x_ramd16 right_hi_if_dataout_block_mram_ram_h3_slicem_f (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_f_radr3 ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr1 ), .wadr1 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .wadr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr3 ), .wadr3 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .i ( right_hi_if_dataout_block_shift_data_10__dif_mux_27261 ), .clk ( right_hi_if_dataout_block_shift_data_10__clkinv_27246 ), .we ( right_hi_if_dataout_block_shift_data_10__srinv_27240 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[10] ) );
x_ramd16 right_hi_if_dataout_block_mram_ram_h3_slicem_g (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_g_radr1 ), .radr1 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .radr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_g_radr3 ), .radr3 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr1 ), .wadr1 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .wadr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr3 ), .wadr3 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .i ( right_hi_if_dataout_block_shift_data_10__dig_mux_27248 ), .clk ( right_hi_if_dataout_block_shift_data_10__clkinv_27246 ), .we ( right_hi_if_dataout_block_shift_data_10__srinv_27240 ), .o ( right_hi_if_dataout_block_shift_data_10__g_ramout ) );
x_buf right_hi_if_dataout_block_shift_data_10__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[10] ), .o ( right_hi_if_dataout_block_shift_data_10__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_10__dif_mux ( .i(right_hi_if_dataout_block_shift_data_10__dig_mux_27248), .o(right_hi_if_dataout_block_shift_data_10__dif_mux_27261) );
x_buf right_hi_if_dataout_block_shift_data_10__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[12] ), .o ( right_hi_if_dataout_block_shift_data_10__dig_mux_27248 ) );
x_buf  right_hi_if_dataout_block_shift_data_10__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_10__srinv_27240) );
x_buf  right_hi_if_dataout_block_shift_data_10__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_10__clkinv_27246) );
x_ramd16 left_hi_if_dataout_block_mram_ram_h3_slicem_f (.radr0 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_f_radr2 ), .radr2 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[2] ), .radr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr4 ), .i ( left_hi_if_dataout_block_shift_data_10__dif_mux_27309 ), .clk ( left_hi_if_dataout_block_shift_data_10__clkinv_27294 ), .we ( left_hi_if_dataout_block_shift_data_10__srinv_27288 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[10] ) );
x_ramd16  left_hi_if_dataout_block_mram_ram_h3_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr4), .i(left_hi_if_dataout_block_shift_data_10__dig_mux_27296), .clk(left_hi_if_dataout_block_shift_data_10__clkinv_27294), .we(left_hi_if_dataout_block_shift_data_10__srinv_27288), .o(left_hi_if_dataout_block_shift_data_10__g_ramout) );
x_buf left_hi_if_dataout_block_shift_data_10__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[10] ), .o ( left_hi_if_dataout_block_shift_data_10__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_10__dif_mux ( .i(left_hi_if_dataout_block_shift_data_10__dig_mux_27296), .o(left_hi_if_dataout_block_shift_data_10__dif_mux_27309) );
x_buf left_hi_if_dataout_block_shift_data_10__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[12] ), .o ( left_hi_if_dataout_block_shift_data_10__dig_mux_27296 ) );
x_buf  left_hi_if_dataout_block_shift_data_10__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_10__srinv_27288) );
x_buf  left_hi_if_dataout_block_shift_data_10__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_10__clkinv_27294) );
x_lut4_0xba00 left_hi_if_datain_block_i2csbytecnt_not00011 ( .i0( left_hi_if_datain_block_i2cs_wrqq_8474 ), .i1( nlwbuffersignal_left_hi_if_datain_block_i2csbytecnt_not00011_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_i2csbytecnt_not00011_adr3 ), .i3( left_hi_if_data_shift_clk ), .o( left_hi_if_datain_block_i2csbytecnt_not0001 ) ) ;
x_buf  left_hi_if_datain_block_i2csbytecnt_not0001_xused ( .i(left_hi_if_datain_block_i2csbytecnt_not0001), .o(left_hi_if_datain_block_i2csbytecnt_not0001_0) );
x_buf  left_hi_if_datain_block_i2csbytecnt_not0001_yused ( .i(left_hi_if_data_shift_clk_pack_1), .o(left_hi_if_data_shift_clk) );
x_lut4_0xfcfc left_hi_if_timer_block_data_shifti1 ( .i1( nlwbuffersignal_left_hi_if_timer_block_data_shifti1_adr2 ), .i2( nlwbuffersignal_left_hi_if_timer_block_data_shifti1_adr3 ), .o( left_hi_if_data_shift_clk_pack_1 ) ) ;
x_lut4_0xce00 right_hi_if_datain_block_i2csbytecnt_not00011 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i2csbytecnt_not00011_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_i2csbytecnt_not00011_adr2 ), .i2( right_hi_if_datain_block_bytecntzeroflag_8392 ), .i3( right_hi_if_data_shift_clk ), .o( right_hi_if_datain_block_i2csbytecnt_not0001 ) ) ;
x_buf  right_hi_if_datain_block_i2csbytecnt_not0001_xused ( .i(right_hi_if_datain_block_i2csbytecnt_not0001), .o(right_hi_if_datain_block_i2csbytecnt_not0001_0) );
x_buf  right_hi_if_datain_block_i2csbytecnt_not0001_yused ( .i(right_hi_if_data_shift_clk_pack_1), .o(right_hi_if_data_shift_clk) );
x_lut4_0xffcc right_hi_if_timer_block_data_shifti1 ( .i1( nlwbuffersignal_right_hi_if_timer_block_data_shifti1_adr2 ), .i3( nlwbuffersignal_right_hi_if_timer_block_data_shifti1_adr4 ), .o( right_hi_if_data_shift_clk_pack_1 ) ) ;
x_ramd16 right_hi_if_dataout_block_mram_ram_h4_slicem_g (.radr0 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_g_radr2 ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_g_radr4 ), .wadr0 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr2 ), .wadr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_11__dig_mux_27392 ), .clk ( right_hi_if_dataout_block_shift_data_11__clkinv_27390 ), .we ( right_hi_if_dataout_block_shift_data_11__srinv_27384 ), .o ( right_hi_if_dataout_block_shift_data_11__g_ramout ) );
x_ramd16 right_hi_if_dataout_block_mram_ram_h4_slicem_f (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_f_radr3 ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_f_radr4 ), .wadr0 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr2 ), .wadr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_11__dif_mux_27405 ), .clk ( right_hi_if_dataout_block_shift_data_11__clkinv_27390 ), .we ( right_hi_if_dataout_block_shift_data_11__srinv_27384 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[11] ) );
x_buf right_hi_if_dataout_block_shift_data_11__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[11] ), .o ( right_hi_if_dataout_block_shift_data_11__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_11__dif_mux ( .i(right_hi_if_dataout_block_shift_data_11__dig_mux_27392), .o(right_hi_if_dataout_block_shift_data_11__dif_mux_27405) );
x_buf right_hi_if_dataout_block_shift_data_11__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[13] ), .o ( right_hi_if_dataout_block_shift_data_11__dig_mux_27392 ) );
x_buf  right_hi_if_dataout_block_shift_data_11__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_11__srinv_27384) );
x_buf  right_hi_if_dataout_block_shift_data_11__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_11__clkinv_27390) );
x_ramd16  left_hi_if_dataout_block_mram_ram_h4_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr4), .i(left_hi_if_dataout_block_shift_data_11__dig_mux_27440), .clk(left_hi_if_dataout_block_shift_data_11__clkinv_27438), .we(left_hi_if_dataout_block_shift_data_11__srinv_27432), .o(left_hi_if_dataout_block_shift_data_11__g_ramout) );
x_ramd16 left_hi_if_dataout_block_mram_ram_h4_slicem_f (.radr0 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_f_radr2 ), .radr2 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[2] ), .radr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr4 ), .i ( left_hi_if_dataout_block_shift_data_11__dif_mux_27453 ), .clk ( left_hi_if_dataout_block_shift_data_11__clkinv_27438 ), .we ( left_hi_if_dataout_block_shift_data_11__srinv_27432 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[11] ) );
x_buf left_hi_if_dataout_block_shift_data_11__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[11] ), .o ( left_hi_if_dataout_block_shift_data_11__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_11__dif_mux ( .i(left_hi_if_dataout_block_shift_data_11__dig_mux_27440), .o(left_hi_if_dataout_block_shift_data_11__dif_mux_27453) );
x_buf left_hi_if_dataout_block_shift_data_11__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[13] ), .o ( left_hi_if_dataout_block_shift_data_11__dig_mux_27440 ) );
x_buf  left_hi_if_dataout_block_shift_data_11__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_11__srinv_27432) );
x_buf  left_hi_if_dataout_block_shift_data_11__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_11__clkinv_27438) );
x_buf right_hi_if_dataout_block_shift_data_12__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[12] ), .o ( right_hi_if_dataout_block_shift_data_12__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_12__dif_mux ( .i(right_hi_if_dataout_block_shift_data_12__dig_mux_27488), .o(right_hi_if_dataout_block_shift_data_12__dif_mux_27501) );
x_buf right_hi_if_dataout_block_shift_data_12__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[8] ), .o ( right_hi_if_dataout_block_shift_data_12__dig_mux_27488 ) );
x_buf  right_hi_if_dataout_block_shift_data_12__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_12__srinv_27480) );
x_buf  right_hi_if_dataout_block_shift_data_12__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_12__clkinv_27486) );
x_buf left_hi_if_dataout_block_shift_data_12__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[12] ), .o ( left_hi_if_dataout_block_shift_data_12__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_12__dif_mux ( .i(left_hi_if_dataout_block_shift_data_12__dig_mux_27536), .o(left_hi_if_dataout_block_shift_data_12__dif_mux_27549) );
x_buf left_hi_if_dataout_block_shift_data_12__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[8] ), .o ( left_hi_if_dataout_block_shift_data_12__dig_mux_27536 ) );
x_buf  left_hi_if_dataout_block_shift_data_12__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_12__srinv_27528) );
x_buf  left_hi_if_dataout_block_shift_data_12__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_12__clkinv_27534) );
x_buf right_hi_if_dataout_block_shift_data_13__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[13] ), .o ( right_hi_if_dataout_block_shift_data_13__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_13__dif_mux ( .i(right_hi_if_dataout_block_shift_data_13__dig_mux_27584), .o(right_hi_if_dataout_block_shift_data_13__dif_mux_27597) );
x_buf right_hi_if_dataout_block_shift_data_13__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[9] ), .o ( right_hi_if_dataout_block_shift_data_13__dig_mux_27584 ) );
x_buf  right_hi_if_dataout_block_shift_data_13__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_13__srinv_27576) );
x_buf  right_hi_if_dataout_block_shift_data_13__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_13__clkinv_27582) );
x_ramd16 left_hi_if_dataout_block_mram_ram_h6_slicem_f (.radr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_radr3 ), .radr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr4 ), .i ( left_hi_if_dataout_block_shift_data_13__dif_mux_27645 ), .clk ( left_hi_if_dataout_block_shift_data_13__clkinv_27630 ), .we ( left_hi_if_dataout_block_shift_data_13__srinv_27624 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[13] ) );
x_ramd16  left_hi_if_dataout_block_mram_ram_h6_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr4), .i(left_hi_if_dataout_block_shift_data_13__dig_mux_27632), .clk(left_hi_if_dataout_block_shift_data_13__clkinv_27630), .we(left_hi_if_dataout_block_shift_data_13__srinv_27624), .o(left_hi_if_dataout_block_shift_data_13__g_ramout) );
x_buf left_hi_if_dataout_block_shift_data_13__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[13] ), .o ( left_hi_if_dataout_block_shift_data_13__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_13__dif_mux ( .i(left_hi_if_dataout_block_shift_data_13__dig_mux_27632), .o(left_hi_if_dataout_block_shift_data_13__dif_mux_27645) );
x_buf left_hi_if_dataout_block_shift_data_13__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[9] ), .o ( left_hi_if_dataout_block_shift_data_13__dig_mux_27632 ) );
x_buf  left_hi_if_dataout_block_shift_data_13__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_13__srinv_27624) );
x_buf  left_hi_if_dataout_block_shift_data_13__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_13__clkinv_27630) );
x_buf right_hi_if_dataout_block_shift_data_14__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[14] ), .o ( right_hi_if_dataout_block_shift_data_14__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_14__dif_mux ( .i(right_hi_if_dataout_block_shift_data_14__dig_mux_27680), .o(right_hi_if_dataout_block_shift_data_14__dif_mux_27693) );
x_buf right_hi_if_dataout_block_shift_data_14__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[11] ), .o ( right_hi_if_dataout_block_shift_data_14__dig_mux_27680 ) );
x_buf  right_hi_if_dataout_block_shift_data_14__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_14__srinv_27672) );
x_buf  right_hi_if_dataout_block_shift_data_14__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_14__clkinv_27678) );
x_buf left_hi_if_dataout_block_shift_data_14__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[14] ), .o ( left_hi_if_dataout_block_shift_data_14__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_14__dif_mux ( .i(left_hi_if_dataout_block_shift_data_14__dig_mux_27728), .o(left_hi_if_dataout_block_shift_data_14__dif_mux_27741) );
x_buf left_hi_if_dataout_block_shift_data_14__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[11] ), .o ( left_hi_if_dataout_block_shift_data_14__dig_mux_27728 ) );
x_buf  left_hi_if_dataout_block_shift_data_14__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_14__srinv_27720) );
x_buf  left_hi_if_dataout_block_shift_data_14__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_14__clkinv_27726) );
x_buf right_hi_if_dataout_block_shift_data_15__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[15] ), .o ( right_hi_if_dataout_block_shift_data_15__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_15__dif_mux ( .i(right_hi_if_dataout_block_shift_data_15__dig_mux_27776), .o(right_hi_if_dataout_block_shift_data_15__dif_mux_27789) );
x_buf right_hi_if_dataout_block_shift_data_15__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[10] ), .o ( right_hi_if_dataout_block_shift_data_15__dig_mux_27776 ) );
x_buf  right_hi_if_dataout_block_shift_data_15__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_15__srinv_27768) );
x_buf  right_hi_if_dataout_block_shift_data_15__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_15__clkinv_27774) );
x_buf left_hi_if_dataout_block_shift_data_15__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[15] ), .o ( left_hi_if_dataout_block_shift_data_15__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_15__dif_mux ( .i(left_hi_if_dataout_block_shift_data_15__dig_mux_27824), .o(left_hi_if_dataout_block_shift_data_15__dif_mux_27837) );
x_buf left_hi_if_dataout_block_shift_data_15__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[10] ), .o ( left_hi_if_dataout_block_shift_data_15__dig_mux_27824 ) );
x_buf  left_hi_if_dataout_block_shift_data_15__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_15__srinv_27816) );
x_buf  left_hi_if_dataout_block_shift_data_15__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_15__clkinv_27822) );
x_ramd16 right_hi_if_dataout_block_mram_ram_l1_slicem_f (.radr0 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_f_radr2 ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[2] ), .radr3 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[3] ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr2 ), .wadr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_0__dif_mux_27885 ), .clk ( right_hi_if_dataout_block_shift_data_0__clkinv_27870 ), .we ( right_hi_if_dataout_block_shift_data_0__srinv_27864 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[0] ) );
x_ramd16 right_hi_if_dataout_block_mram_ram_l1_slicem_g (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_g_radr1 ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_g_radr2 ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_g_radr4 ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr2 ), .wadr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_0__dig_mux_27872 ), .clk ( right_hi_if_dataout_block_shift_data_0__clkinv_27870 ), .we ( right_hi_if_dataout_block_shift_data_0__srinv_27864 ), .o ( right_hi_if_dataout_block_shift_data_0__g_ramout ) );
x_buf right_hi_if_dataout_block_shift_data_0__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[0] ), .o ( right_hi_if_dataout_block_shift_data_0__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_0__dif_mux ( .i(right_hi_if_dataout_block_shift_data_0__dig_mux_27872), .o(right_hi_if_dataout_block_shift_data_0__dif_mux_27885) );
x_buf right_hi_if_dataout_block_shift_data_0__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[0] ), .o ( right_hi_if_dataout_block_shift_data_0__dig_mux_27872 ) );
x_buf  right_hi_if_dataout_block_shift_data_0__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_0__srinv_27864) );
x_buf  right_hi_if_dataout_block_shift_data_0__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_0__clkinv_27870) );
x_buf left_hi_if_dataout_block_shift_data_0__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[0] ), .o ( left_hi_if_dataout_block_shift_data_0__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_0__dif_mux ( .i(left_hi_if_dataout_block_shift_data_0__dig_mux_27920), .o(left_hi_if_dataout_block_shift_data_0__dif_mux_27933) );
x_buf left_hi_if_dataout_block_shift_data_0__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[0] ), .o ( left_hi_if_dataout_block_shift_data_0__dig_mux_27920 ) );
x_buf  left_hi_if_dataout_block_shift_data_0__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_0__srinv_27912) );
x_buf  left_hi_if_dataout_block_shift_data_0__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_0__clkinv_27918) );
x_ramd16 right_hi_if_dataout_block_mram_ram_l2_slicem_f (.radr0 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_f_radr2 ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[2] ), .radr3 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[3] ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr2 ), .wadr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_1__dif_mux_27981 ), .clk ( right_hi_if_dataout_block_shift_data_1__clkinv_27966 ), .we ( right_hi_if_dataout_block_shift_data_1__srinv_27960 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[1] ) );
x_ramd16 right_hi_if_dataout_block_mram_ram_l2_slicem_g (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_g_radr1 ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_g_radr2 ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_g_radr4 ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr2 ), .wadr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_1__dig_mux_27968 ), .clk ( right_hi_if_dataout_block_shift_data_1__clkinv_27966 ), .we ( right_hi_if_dataout_block_shift_data_1__srinv_27960 ), .o ( right_hi_if_dataout_block_shift_data_1__g_ramout ) );
x_buf right_hi_if_dataout_block_shift_data_1__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[1] ), .o ( right_hi_if_dataout_block_shift_data_1__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_1__dif_mux ( .i(right_hi_if_dataout_block_shift_data_1__dig_mux_27968), .o(right_hi_if_dataout_block_shift_data_1__dif_mux_27981) );
x_buf right_hi_if_dataout_block_shift_data_1__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[1] ), .o ( right_hi_if_dataout_block_shift_data_1__dig_mux_27968 ) );
x_buf  right_hi_if_dataout_block_shift_data_1__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_1__srinv_27960) );
x_buf  right_hi_if_dataout_block_shift_data_1__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_1__clkinv_27966) );
x_buf left_hi_if_dataout_block_shift_data_1__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[1] ), .o ( left_hi_if_dataout_block_shift_data_1__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_1__dif_mux ( .i(left_hi_if_dataout_block_shift_data_1__dig_mux_28016), .o(left_hi_if_dataout_block_shift_data_1__dif_mux_28029) );
x_buf left_hi_if_dataout_block_shift_data_1__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[1] ), .o ( left_hi_if_dataout_block_shift_data_1__dig_mux_28016 ) );
x_buf  left_hi_if_dataout_block_shift_data_1__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_1__srinv_28008) );
x_buf  left_hi_if_dataout_block_shift_data_1__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_1__clkinv_28014) );
x_buf right_hi_if_dataout_block_shift_data_2__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[2] ), .o ( right_hi_if_dataout_block_shift_data_2__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_2__dif_mux ( .i(right_hi_if_dataout_block_shift_data_2__dig_mux_28064), .o(right_hi_if_dataout_block_shift_data_2__dif_mux_28077) );
x_buf right_hi_if_dataout_block_shift_data_2__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[3] ), .o ( right_hi_if_dataout_block_shift_data_2__dig_mux_28064 ) );
x_buf  right_hi_if_dataout_block_shift_data_2__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_2__srinv_28056) );
x_buf  right_hi_if_dataout_block_shift_data_2__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_2__clkinv_28062) );
x_buf left_hi_if_dataout_block_shift_data_2__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[2] ), .o ( left_hi_if_dataout_block_shift_data_2__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_2__dif_mux ( .i(left_hi_if_dataout_block_shift_data_2__dig_mux_28112), .o(left_hi_if_dataout_block_shift_data_2__dif_mux_28125) );
x_buf left_hi_if_dataout_block_shift_data_2__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[3] ), .o ( left_hi_if_dataout_block_shift_data_2__dig_mux_28112 ) );
x_buf  left_hi_if_dataout_block_shift_data_2__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_2__srinv_28104) );
x_buf  left_hi_if_dataout_block_shift_data_2__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_2__clkinv_28110) );
x_buf  left_hi_if_datain_block_icc_bls_ffy_rstor ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_icc_bls_ffy_rst) );
x_ff_NO_set  left_hi_if_datain_block_icc_bls (  .i(left_hi_if_datain_block_icc_bls_dymux_28149), .ce(left_hi_if_datain_block_icc_bls_ceinv_28145), .clk(left_hi_if_datain_block_icc_bls_clkinv_28146), .rst(left_hi_if_datain_block_icc_bls_ffy_rst), .o(left_hi_if_datain_block_icc_bls_8212) );
x_buf  left_hi_if_datain_block_icc_bls_dymux ( .i(n100), .o(left_hi_if_datain_block_icc_bls_dymux_28149) );
x_buf  left_hi_if_datain_block_icc_bls_clkinv ( .i(wrn_bufgp), .o(left_hi_if_datain_block_icc_bls_clkinv_28146) );
x_buf  left_hi_if_datain_block_icc_bls_ceinv ( .i(icc_wr_l_0), .o(left_hi_if_datain_block_icc_bls_ceinv_28145) );
x_ramd16 right_hi_if_dataout_block_mram_ram_l4_slicem_g (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_g_radr1 ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_g_radr2 ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_g_radr4 ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr2 ), .wadr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_3__dig_mux_28177 ), .clk ( right_hi_if_dataout_block_shift_data_3__clkinv_28175 ), .we ( right_hi_if_dataout_block_shift_data_3__srinv_28169 ), .o ( right_hi_if_dataout_block_shift_data_3__g_ramout ) );
x_ramd16 right_hi_if_dataout_block_mram_ram_l4_slicem_f (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_f_radr1 ), .radr1 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[1] ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[2] ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr2 ), .wadr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_3__dif_mux_28190 ), .clk ( right_hi_if_dataout_block_shift_data_3__clkinv_28175 ), .we ( right_hi_if_dataout_block_shift_data_3__srinv_28169 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[3] ) );
x_buf right_hi_if_dataout_block_shift_data_3__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[3] ), .o ( right_hi_if_dataout_block_shift_data_3__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_3__dif_mux ( .i(right_hi_if_dataout_block_shift_data_3__dig_mux_28177), .o(right_hi_if_dataout_block_shift_data_3__dif_mux_28190) );
x_buf right_hi_if_dataout_block_shift_data_3__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[2] ), .o ( right_hi_if_dataout_block_shift_data_3__dig_mux_28177 ) );
x_buf  right_hi_if_dataout_block_shift_data_3__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_3__srinv_28169) );
x_buf  right_hi_if_dataout_block_shift_data_3__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_3__clkinv_28175) );
x_ramd16  left_hi_if_dataout_block_mram_ram_l4_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr4), .i(left_hi_if_dataout_block_shift_data_3__dig_mux_28225), .clk(left_hi_if_dataout_block_shift_data_3__clkinv_28223), .we(left_hi_if_dataout_block_shift_data_3__srinv_28217), .o(left_hi_if_dataout_block_shift_data_3__g_ramout) );
x_ramd16 left_hi_if_dataout_block_mram_ram_l4_slicem_f (.radr0 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_f_radr2 ), .radr2 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[2] ), .radr3 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[3] ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr4 ), .i ( left_hi_if_dataout_block_shift_data_3__dif_mux_28238 ), .clk ( left_hi_if_dataout_block_shift_data_3__clkinv_28223 ), .we ( left_hi_if_dataout_block_shift_data_3__srinv_28217 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[3] ) );
x_buf left_hi_if_dataout_block_shift_data_3__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[3] ), .o ( left_hi_if_dataout_block_shift_data_3__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_3__dif_mux ( .i(left_hi_if_dataout_block_shift_data_3__dig_mux_28225), .o(left_hi_if_dataout_block_shift_data_3__dif_mux_28238) );
x_buf left_hi_if_dataout_block_shift_data_3__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[2] ), .o ( left_hi_if_dataout_block_shift_data_3__dig_mux_28225 ) );
x_buf  left_hi_if_dataout_block_shift_data_3__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_3__srinv_28217) );
x_buf  left_hi_if_dataout_block_shift_data_3__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_3__clkinv_28223) );
x_buf right_hi_if_dataout_block_shift_data_4__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[4] ), .o ( right_hi_if_dataout_block_shift_data_4__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_4__dif_mux ( .i(right_hi_if_dataout_block_shift_data_4__dig_mux_28273), .o(right_hi_if_dataout_block_shift_data_4__dif_mux_28286) );
x_buf right_hi_if_dataout_block_shift_data_4__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[7] ), .o ( right_hi_if_dataout_block_shift_data_4__dig_mux_28273 ) );
x_buf  right_hi_if_dataout_block_shift_data_4__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_4__srinv_28265) );
x_buf  right_hi_if_dataout_block_shift_data_4__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_4__clkinv_28271) );
x_ramd16  left_hi_if_dataout_block_mram_ram_l5_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr4), .i(left_hi_if_dataout_block_shift_data_4__dig_mux_28321), .clk(left_hi_if_dataout_block_shift_data_4__clkinv_28319), .we(left_hi_if_dataout_block_shift_data_4__srinv_28313), .o(left_hi_if_dataout_block_shift_data_4__g_ramout) );
x_ramd16 left_hi_if_dataout_block_mram_ram_l5_slicem_f (.radr0 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_f_radr3 ), .radr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr4 ), .i ( left_hi_if_dataout_block_shift_data_4__dif_mux_28334 ), .clk ( left_hi_if_dataout_block_shift_data_4__clkinv_28319 ), .we ( left_hi_if_dataout_block_shift_data_4__srinv_28313 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[4] ) );
x_buf left_hi_if_dataout_block_shift_data_4__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[4] ), .o ( left_hi_if_dataout_block_shift_data_4__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_4__dif_mux ( .i(left_hi_if_dataout_block_shift_data_4__dig_mux_28321), .o(left_hi_if_dataout_block_shift_data_4__dif_mux_28334) );
x_buf left_hi_if_dataout_block_shift_data_4__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[7] ), .o ( left_hi_if_dataout_block_shift_data_4__dig_mux_28321 ) );
x_buf  left_hi_if_dataout_block_shift_data_4__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_4__srinv_28313) );
x_buf  left_hi_if_dataout_block_shift_data_4__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_4__clkinv_28319) );
x_buf right_hi_if_dataout_block_shift_data_5__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[5] ), .o ( right_hi_if_dataout_block_shift_data_5__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_5__dif_mux ( .i(right_hi_if_dataout_block_shift_data_5__dig_mux_28369), .o(right_hi_if_dataout_block_shift_data_5__dif_mux_28382) );
x_buf right_hi_if_dataout_block_shift_data_5__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[6] ), .o ( right_hi_if_dataout_block_shift_data_5__dig_mux_28369 ) );
x_buf  right_hi_if_dataout_block_shift_data_5__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_5__srinv_28361) );
x_buf  right_hi_if_dataout_block_shift_data_5__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_5__clkinv_28367) );
x_buf left_hi_if_dataout_block_shift_data_5__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[5] ), .o ( left_hi_if_dataout_block_shift_data_5__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_5__dif_mux ( .i(left_hi_if_dataout_block_shift_data_5__dig_mux_28417), .o(left_hi_if_dataout_block_shift_data_5__dif_mux_28430) );
x_buf left_hi_if_dataout_block_shift_data_5__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[6] ), .o ( left_hi_if_dataout_block_shift_data_5__dig_mux_28417 ) );
x_buf  left_hi_if_dataout_block_shift_data_5__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_5__srinv_28409) );
x_buf  left_hi_if_dataout_block_shift_data_5__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_5__clkinv_28415) );
x_ramd16  right_hi_if_dataout_block_mram_ram_l7_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr4), .i(right_hi_if_dataout_block_shift_data_6__dig_mux_28465), .clk(right_hi_if_dataout_block_shift_data_6__clkinv_28463), .we(right_hi_if_dataout_block_shift_data_6__srinv_28457), .o(right_hi_if_dataout_block_shift_data_6__g_ramout) );
x_ramd16 right_hi_if_dataout_block_mram_ram_l7_slicem_f (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_f_radr1 ), .radr1 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[1] ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[2] ), .radr3 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[3] ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_6__dif_mux_28478 ), .clk ( right_hi_if_dataout_block_shift_data_6__clkinv_28463 ), .we ( right_hi_if_dataout_block_shift_data_6__srinv_28457 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[6] ) );
x_buf right_hi_if_dataout_block_shift_data_6__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[6] ), .o ( right_hi_if_dataout_block_shift_data_6__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_6__dif_mux ( .i(right_hi_if_dataout_block_shift_data_6__dig_mux_28465), .o(right_hi_if_dataout_block_shift_data_6__dif_mux_28478) );
x_buf right_hi_if_dataout_block_shift_data_6__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[4] ), .o ( right_hi_if_dataout_block_shift_data_6__dig_mux_28465 ) );
x_buf  right_hi_if_dataout_block_shift_data_6__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_6__srinv_28457) );
x_buf  right_hi_if_dataout_block_shift_data_6__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_6__clkinv_28463) );
x_buf left_hi_if_dataout_block_shift_data_6__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[6] ), .o ( left_hi_if_dataout_block_shift_data_6__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_6__dif_mux ( .i(left_hi_if_dataout_block_shift_data_6__dig_mux_28513), .o(left_hi_if_dataout_block_shift_data_6__dif_mux_28526) );
x_buf left_hi_if_dataout_block_shift_data_6__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[4] ), .o ( left_hi_if_dataout_block_shift_data_6__dig_mux_28513 ) );
x_buf  left_hi_if_dataout_block_shift_data_6__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_6__srinv_28505) );
x_buf  left_hi_if_dataout_block_shift_data_6__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_6__clkinv_28511) );
x_buf right_hi_if_dataout_block_shift_data_7__xused (.i ( \FlexBus_right_hi_if_dataout_block_shift_data[7] ), .o ( right_hi_if_dataout_block_shift_data_7__0 ) );
x_buf  right_hi_if_dataout_block_shift_data_7__dif_mux ( .i(right_hi_if_dataout_block_shift_data_7__dig_mux_28561), .o(right_hi_if_dataout_block_shift_data_7__dif_mux_28574) );
x_buf right_hi_if_dataout_block_shift_data_7__dig_mux (.i ( \FlexBus_right_hi_if_dataout_block_fifo_data[5] ), .o ( right_hi_if_dataout_block_shift_data_7__dig_mux_28561 ) );
x_buf  right_hi_if_dataout_block_shift_data_7__srinv ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(right_hi_if_dataout_block_shift_data_7__srinv_28553) );
x_buf  right_hi_if_dataout_block_shift_data_7__clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_dataout_block_shift_data_7__clkinv_28559) );
x_buf left_hi_if_dataout_block_shift_data_7__xused (.i ( \FlexBus_left_hi_if_dataout_block_shift_data[7] ), .o ( left_hi_if_dataout_block_shift_data_7__0 ) );
x_buf  left_hi_if_dataout_block_shift_data_7__dif_mux ( .i(left_hi_if_dataout_block_shift_data_7__dig_mux_28609), .o(left_hi_if_dataout_block_shift_data_7__dif_mux_28622) );
x_buf left_hi_if_dataout_block_shift_data_7__dig_mux (.i ( \FlexBus_left_hi_if_dataout_block_fifo_data[5] ), .o ( left_hi_if_dataout_block_shift_data_7__dig_mux_28609 ) );
x_buf  left_hi_if_dataout_block_shift_data_7__srinv ( .i(left_hi_if_dataout_block_fifo_wr_en3_7541), .o(left_hi_if_dataout_block_shift_data_7__srinv_28601) );
x_buf  left_hi_if_dataout_block_shift_data_7__clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_dataout_block_shift_data_7__clkinv_28607) );
x_buf  left_hi_if_timer_block_brb_dymux ( .i(left_hi_if_timer_block_brb_dsp_8634), .o(left_hi_if_timer_block_brb_dymux_28644) );
x_buf  left_hi_if_timer_block_brb_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_brb_clkinv_28641) );
x_buf  left_hi_if_dataout_block_hidsc_1__dxmux ( .i(n104), .o(left_hi_if_dataout_block_hidsc_1__dxmux_28670) );
x_buf  left_hi_if_dataout_block_hidsc_1__dymux ( .i(n105), .o(left_hi_if_dataout_block_hidsc_1__dymux_28662) );
x_buf  left_hi_if_dataout_block_hidsc_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_hidsc_1__srinv_28660) );
x_buf  left_hi_if_dataout_block_hidsc_1__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_hidsc_1__clkinv_28659) );
x_buf  left_hi_if_dataout_block_hidsc_1__ceinv ( .i(hidsc_wr_l), .o(left_hi_if_dataout_block_hidsc_1__ceinv_28658) );
x_buf  left_hi_if_dataout_block_hidsc_8__dxmux ( .i(n97), .o(left_hi_if_dataout_block_hidsc_8__dxmux_28698) );
x_buf  left_hi_if_dataout_block_hidsc_8__dymux ( .i(n103), .o(left_hi_if_dataout_block_hidsc_8__dymux_28689) );
x_buf  left_hi_if_dataout_block_hidsc_8__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_hidsc_8__srinv_28687) );
x_buf  left_hi_if_dataout_block_hidsc_8__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_hidsc_8__clkinv_28686) );
x_buf  left_hi_if_dataout_block_hidsc_8__ceinv ( .i(hidsc_wr_l), .o(left_hi_if_dataout_block_hidsc_8__ceinv_28685) );
x_buf  left_hi_if_dataout_block_hidsc_10__dxmux ( .i(n95), .o(left_hi_if_dataout_block_hidsc_10__dxmux_28725) );
x_buf  left_hi_if_dataout_block_hidsc_10__dymux ( .i(n96), .o(left_hi_if_dataout_block_hidsc_10__dymux_28716) );
x_buf  left_hi_if_dataout_block_hidsc_10__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_hidsc_10__srinv_28714) );
x_buf  left_hi_if_dataout_block_hidsc_10__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_hidsc_10__clkinv_28713) );
x_buf  left_hi_if_dataout_block_hidsc_10__ceinv ( .i(hidsc_wr_l), .o(left_hi_if_dataout_block_hidsc_10__ceinv_28712) );
x_buf  n24_xused ( .i(n24), .o(n24_0) );
x_buf  control_logic_data_or000116_xused ( .i(control_logic_data_or000116_28754), .o(control_logic_data_or000116_0) );
x_buf  p4lcr_wr_r_xused ( .i(p4lcr_wr_r), .o(p4lcr_wr_r_0) );
x_buf  p4lcr_wr_r_yused ( .i(hiocr_wr_r), .o(hiocr_wr_r_0) );
x_buf  left_hi_if_timer_block_timer_cmp_eq0000893_xused ( .i(left_hi_if_timer_block_timer_cmp_eq0000893_28790), .o(left_hi_if_timer_block_timer_cmp_eq0000893_0) );
x_lut4_0x9009 left_hi_if_timer_block_timer_cmp_eq0000893 ( .i0( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq0000893_adr1 ), .i1( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq0000893_adr2 ), .i2( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq0000893_adr3 ), .i3( \FlexBus_left_hi_if_timer_block_timer[4] ), .o( left_hi_if_timer_block_timer_cmp_eq0000893_28790 ) ) ;
x_buf  right_hi_if_timer_block_timer_cmp_eq0000893_xused ( .i(right_hi_if_timer_block_timer_cmp_eq0000893_28802), .o(right_hi_if_timer_block_timer_cmp_eq0000893_0) );
x_buf  left_hi_if_timer_block_ten_dymux ( .i(left_hi_if_timer_block_ten_wr_8550), .o(left_hi_if_timer_block_ten_dymux_28812) );
x_buf  left_hi_if_timer_block_ten_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_ten_clkinv_28809) );
x_buf  right_hi_if_timer_block_frame_cnt_0_1_dymux ( .i(right_hi_if_timer_block_mcount_frame_cnt_0), .o(right_hi_if_timer_block_frame_cnt_0_1_dymux_28828) );
x_buf  right_hi_if_timer_block_frame_cnt_0_1_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_frame_cnt_0_1_clkinv_28825) );
x_buf  right_hi_if_timer_block_frame_cnt_0_1_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_frame_cnt_0_1_ceinv_28824) );
x_buf  left_hi_if_timer_block_frame_cnt_0_1_dymux ( .i(left_hi_if_timer_block_mcount_frame_cnt_0), .o(left_hi_if_timer_block_frame_cnt_0_1_dymux_28845) );
x_buf  left_hi_if_timer_block_frame_cnt_0_1_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_frame_cnt_0_1_clkinv_28842) );
x_buf  left_hi_if_timer_block_frame_cnt_0_1_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_frame_cnt_0_1_ceinv_28841) );
x_buf  right_hi_if_timer_block_frame_cnt_0_2_ffy_rstor ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_frame_cnt_0_2_ffy_rst) );
x_ff_NO_set  right_hi_if_timer_block_frame_cnt_0_2 (  .i(right_hi_if_timer_block_frame_cnt_0_2_dymux_28862), .ce(right_hi_if_timer_block_frame_cnt_0_2_ceinv_28858), .clk(right_hi_if_timer_block_frame_cnt_0_2_clkinv_28859), .rst(right_hi_if_timer_block_frame_cnt_0_2_ffy_rst), .o(right_hi_if_timer_block_frame_cnt_0_2_7436) );
x_buf  right_hi_if_timer_block_frame_cnt_0_2_dymux ( .i(right_hi_if_timer_block_mcount_frame_cnt_0), .o(right_hi_if_timer_block_frame_cnt_0_2_dymux_28862) );
x_buf  right_hi_if_timer_block_frame_cnt_0_2_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_frame_cnt_0_2_clkinv_28859) );
x_buf  right_hi_if_timer_block_frame_cnt_0_2_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_frame_cnt_0_2_ceinv_28858) );
x_buf  left_hi_if_timer_block_frame_cnt_0_2_dymux ( .i(left_hi_if_timer_block_mcount_frame_cnt_0), .o(left_hi_if_timer_block_frame_cnt_0_2_dymux_28879) );
x_buf  left_hi_if_timer_block_frame_cnt_0_2_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_frame_cnt_0_2_clkinv_28876) );
x_buf  left_hi_if_timer_block_frame_cnt_0_2_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_frame_cnt_0_2_ceinv_28875) );
x_buf  right_hi_if_timer_block_frame_cnt_1_1_dymux ( .i(right_hi_if_timer_block_mcount_frame_cnt1_0), .o(right_hi_if_timer_block_frame_cnt_1_1_dymux_28896) );
x_buf  right_hi_if_timer_block_frame_cnt_1_1_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_frame_cnt_1_1_clkinv_28893) );
x_buf  right_hi_if_timer_block_frame_cnt_1_1_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_frame_cnt_1_1_ceinv_28892) );
x_buf  left_hi_if_timer_block_frame_cnt_1_1_dymux ( .i(left_hi_if_timer_block_mcount_frame_cnt1_0), .o(left_hi_if_timer_block_frame_cnt_1_1_dymux_28913) );
x_buf  left_hi_if_timer_block_frame_cnt_1_1_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_frame_cnt_1_1_clkinv_28910) );
x_buf  left_hi_if_timer_block_frame_cnt_1_1_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_frame_cnt_1_1_ceinv_28909) );
x_buf  right_hi_if_timer_block_frame_cnt_1_2_dymux ( .i(right_hi_if_timer_block_mcount_frame_cnt1_0), .o(right_hi_if_timer_block_frame_cnt_1_2_dymux_28930) );
x_buf  right_hi_if_timer_block_frame_cnt_1_2_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_frame_cnt_1_2_clkinv_28927) );
x_buf  right_hi_if_timer_block_frame_cnt_1_2_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_frame_cnt_1_2_ceinv_28926) );
x_buf  left_hi_if_timer_block_frame_cnt_1_2_dymux ( .i(left_hi_if_timer_block_mcount_frame_cnt1_0), .o(left_hi_if_timer_block_frame_cnt_1_2_dymux_28947) );
x_buf  left_hi_if_timer_block_frame_cnt_1_2_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_frame_cnt_1_2_clkinv_28944) );
x_buf  left_hi_if_timer_block_frame_cnt_1_2_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_frame_cnt_1_2_ceinv_28943) );
x_buf  n194_xused ( .i(n194), .o(n194_0) );
x_buf  right_hi_if_timer_block_frame_cnt_2_1_ffy_rstor ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_frame_cnt_2_1_ffy_rst) );
x_ff_NO_set  right_hi_if_timer_block_frame_cnt_2_1 (  .i(right_hi_if_timer_block_frame_cnt_2_1_dymux_28976), .ce(right_hi_if_timer_block_frame_cnt_2_1_ceinv_28972), .clk(right_hi_if_timer_block_frame_cnt_2_1_clkinv_28973), .rst(right_hi_if_timer_block_frame_cnt_2_1_ffy_rst), .o(right_hi_if_timer_block_frame_cnt_2_1_8624) );
x_buf  right_hi_if_timer_block_frame_cnt_2_1_dymux ( .i(right_hi_if_timer_block_mcount_frame_cnt2_0), .o(right_hi_if_timer_block_frame_cnt_2_1_dymux_28976) );
x_buf  right_hi_if_timer_block_frame_cnt_2_1_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_frame_cnt_2_1_clkinv_28973) );
x_buf  right_hi_if_timer_block_frame_cnt_2_1_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_frame_cnt_2_1_ceinv_28972) );
x_buf  left_hi_if_timer_block_frame_cnt_2_1_dymux ( .i(left_hi_if_timer_block_mcount_frame_cnt2_0), .o(left_hi_if_timer_block_frame_cnt_2_1_dymux_28993) );
x_buf  left_hi_if_timer_block_frame_cnt_2_1_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_frame_cnt_2_1_clkinv_28990) );
x_buf  left_hi_if_timer_block_frame_cnt_2_1_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_frame_cnt_2_1_ceinv_28989) );
x_buf  right_hi_if_timer_block_frame_cnt_2_2_dymux ( .i(right_hi_if_timer_block_mcount_frame_cnt2_0), .o(right_hi_if_timer_block_frame_cnt_2_2_dymux_29010) );
x_buf  right_hi_if_timer_block_frame_cnt_2_2_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_frame_cnt_2_2_clkinv_29007) );
x_buf  right_hi_if_timer_block_frame_cnt_2_2_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_frame_cnt_2_2_ceinv_29006) );
x_buf  left_hi_if_timer_block_frame_cnt_2_2_dymux ( .i(left_hi_if_timer_block_mcount_frame_cnt2_0), .o(left_hi_if_timer_block_frame_cnt_2_2_dymux_29027) );
x_buf  left_hi_if_timer_block_frame_cnt_2_2_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_frame_cnt_2_2_clkinv_29024) );
x_buf  left_hi_if_timer_block_frame_cnt_2_2_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_frame_cnt_2_2_ceinv_29023) );
x_buf  right_hi_if_timer_block_frame_cnt_3_1_dymux ( .i(right_hi_if_timer_block_mcount_frame_cnt3_0), .o(right_hi_if_timer_block_frame_cnt_3_1_dymux_29044) );
x_buf  right_hi_if_timer_block_frame_cnt_3_1_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_frame_cnt_3_1_clkinv_29041) );
x_buf  right_hi_if_timer_block_frame_cnt_3_1_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_frame_cnt_3_1_ceinv_29040) );
x_buf  left_hi_if_timer_block_frame_cnt_3_1_dymux ( .i(left_hi_if_timer_block_mcount_frame_cnt3_0), .o(left_hi_if_timer_block_frame_cnt_3_1_dymux_29061) );
x_buf  left_hi_if_timer_block_frame_cnt_3_1_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_frame_cnt_3_1_clkinv_29058) );
x_buf  left_hi_if_timer_block_frame_cnt_3_1_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_frame_cnt_3_1_ceinv_29057) );
x_buf  right_hi_if_timer_block_frame_cnt_3_2_dymux ( .i(right_hi_if_timer_block_mcount_frame_cnt3_0), .o(right_hi_if_timer_block_frame_cnt_3_2_dymux_29078) );
x_buf  right_hi_if_timer_block_frame_cnt_3_2_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_frame_cnt_3_2_clkinv_29075) );
x_buf  right_hi_if_timer_block_frame_cnt_3_2_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_timer_block_frame_cnt_3_2_ceinv_29074) );
x_buf  left_hi_if_timer_block_frame_cnt_3_2_dymux ( .i(left_hi_if_timer_block_mcount_frame_cnt3_0), .o(left_hi_if_timer_block_frame_cnt_3_2_dymux_29095) );
x_buf  left_hi_if_timer_block_frame_cnt_3_2_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_frame_cnt_3_2_clkinv_29092) );
x_buf  left_hi_if_timer_block_frame_cnt_3_2_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_frame_cnt_3_2_ceinv_29091) );
x_buf  right_hi_if_dataout_block_clk_loop_11__dxmux ( .i(n94), .o(right_hi_if_dataout_block_clk_loop_11__dxmux_29147) );
x_buf  right_hi_if_dataout_block_clk_loop_11__dymux ( .i(n95), .o(right_hi_if_dataout_block_clk_loop_11__dymux_29138) );
x_buf  right_hi_if_dataout_block_clk_loop_11__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_11__srinv_29136) );
x_buf  right_hi_if_dataout_block_clk_loop_11__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_11__clkinv_29135) );
x_buf  right_hi_if_dataout_block_clk_loop_11__ceinv ( .i(clk_loop_lo_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_11__ceinv_29134) );
x_buf  left_hi_if_dataout_block_clk_loop_11__dxmux ( .i(n94), .o(left_hi_if_dataout_block_clk_loop_11__dxmux_29175) );
x_buf  left_hi_if_dataout_block_clk_loop_11__dymux ( .i(n95), .o(left_hi_if_dataout_block_clk_loop_11__dymux_29166) );
x_buf  left_hi_if_dataout_block_clk_loop_11__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_11__srinv_29164) );
x_buf  left_hi_if_dataout_block_clk_loop_11__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_11__clkinv_29163) );
x_buf  left_hi_if_dataout_block_clk_loop_11__ceinv ( .i(clk_loop_lo_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_11__ceinv_29162) );
x_buf  hitcr_wr_r_xused ( .i(hitcr_wr_r), .o(hitcr_wr_r_0) );
x_buf  hitcr_wr_r_yused ( .i(hibcr_wr_r), .o(hibcr_wr_r_0) );
x_buf  right_hi_if_dataout_block_clk_loop_13__dxmux ( .i(n92), .o(right_hi_if_dataout_block_clk_loop_13__dxmux_29227) );
x_buf  right_hi_if_dataout_block_clk_loop_13__dymux ( .i(n93), .o(right_hi_if_dataout_block_clk_loop_13__dymux_29218) );
x_buf  right_hi_if_dataout_block_clk_loop_13__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_13__srinv_29216) );
x_buf  right_hi_if_dataout_block_clk_loop_13__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_13__clkinv_29215) );
x_buf  right_hi_if_dataout_block_clk_loop_13__ceinv ( .i(clk_loop_lo_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_13__ceinv_29214) );
x_buf  right_hi_if_dataout_block_clk_loop_21__dxmux ( .i(n100), .o(right_hi_if_dataout_block_clk_loop_21__dxmux_29255) );
x_buf  right_hi_if_dataout_block_clk_loop_21__dymux ( .i(n101), .o(right_hi_if_dataout_block_clk_loop_21__dymux_29246) );
x_buf  right_hi_if_dataout_block_clk_loop_21__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_21__srinv_29244) );
x_buf  right_hi_if_dataout_block_clk_loop_21__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_21__clkinv_29243) );
x_buf  right_hi_if_dataout_block_clk_loop_21__ceinv ( .i(clk_loop_hi_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_21__ceinv_29242) );
x_buf  left_hi_if_dataout_block_clk_loop_13__dxmux ( .i(n92), .o(left_hi_if_dataout_block_clk_loop_13__dxmux_29283) );
x_buf  left_hi_if_dataout_block_clk_loop_13__dymux ( .i(n93), .o(left_hi_if_dataout_block_clk_loop_13__dymux_29274) );
x_buf  left_hi_if_dataout_block_clk_loop_13__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_13__srinv_29272) );
x_buf  left_hi_if_dataout_block_clk_loop_13__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_13__clkinv_29271) );
x_buf  left_hi_if_dataout_block_clk_loop_13__ceinv ( .i(clk_loop_lo_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_13__ceinv_29270) );
x_buf  left_hi_if_dataout_block_clk_loop_21__ffy_rstor ( .i(left_hi_if_dataout_block_clk_loop_21__srinv_29300), .o(left_hi_if_dataout_block_clk_loop_21__ffy_rst) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_20 (  .i ( left_hi_if_dataout_block_clk_loop_21__dymux_29302 ), .ce ( left_hi_if_dataout_block_clk_loop_21__ceinv_29298 ), .clk ( left_hi_if_dataout_block_clk_loop_21__clkinv_29299 ), .rst ( left_hi_if_dataout_block_clk_loop_21__ffy_rst ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[20] ) );
x_buf  left_hi_if_dataout_block_clk_loop_21__ffx_rstor ( .i(left_hi_if_dataout_block_clk_loop_21__srinv_29300), .o(left_hi_if_dataout_block_clk_loop_21__ffx_rst) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_21 (  .i ( left_hi_if_dataout_block_clk_loop_21__dxmux_29311 ), .ce ( left_hi_if_dataout_block_clk_loop_21__ceinv_29298 ), .clk ( left_hi_if_dataout_block_clk_loop_21__clkinv_29299 ), .rst ( left_hi_if_dataout_block_clk_loop_21__ffx_rst ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[21] ) );
x_buf  left_hi_if_dataout_block_clk_loop_21__dxmux ( .i(n100), .o(left_hi_if_dataout_block_clk_loop_21__dxmux_29311) );
x_buf  left_hi_if_dataout_block_clk_loop_21__dymux ( .i(n101), .o(left_hi_if_dataout_block_clk_loop_21__dymux_29302) );
x_buf  left_hi_if_dataout_block_clk_loop_21__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_21__srinv_29300) );
x_buf  left_hi_if_dataout_block_clk_loop_21__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_21__clkinv_29299) );
x_buf  left_hi_if_dataout_block_clk_loop_21__ceinv ( .i(clk_loop_hi_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_21__ceinv_29298) );
x_buf  right_hi_if_dataout_block_clk_loop_15__dxmux ( .i(n90), .o(right_hi_if_dataout_block_clk_loop_15__dxmux_29339) );
x_buf  right_hi_if_dataout_block_clk_loop_15__dymux ( .i(n91), .o(right_hi_if_dataout_block_clk_loop_15__dymux_29330) );
x_buf  right_hi_if_dataout_block_clk_loop_15__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_15__srinv_29328) );
x_buf  right_hi_if_dataout_block_clk_loop_15__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_15__clkinv_29327) );
x_buf  right_hi_if_dataout_block_clk_loop_15__ceinv ( .i(clk_loop_lo_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_15__ceinv_29326) );
x_buf  right_hi_if_dataout_block_clk_loop_23__dxmux ( .i(n98), .o(right_hi_if_dataout_block_clk_loop_23__dxmux_29367) );
x_buf  right_hi_if_dataout_block_clk_loop_23__dymux ( .i(n99), .o(right_hi_if_dataout_block_clk_loop_23__dymux_29358) );
x_buf  right_hi_if_dataout_block_clk_loop_23__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_23__srinv_29356) );
x_buf  right_hi_if_dataout_block_clk_loop_23__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_23__clkinv_29355) );
x_buf  right_hi_if_dataout_block_clk_loop_23__ceinv ( .i(clk_loop_hi_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_23__ceinv_29354) );
x_buf  right_hi_if_dataout_block_clk_loop_31__dxmux ( .i(n90), .o(right_hi_if_dataout_block_clk_loop_31__dxmux_29395) );
x_buf  right_hi_if_dataout_block_clk_loop_31__dymux ( .i(n91), .o(right_hi_if_dataout_block_clk_loop_31__dymux_29386) );
x_buf  right_hi_if_dataout_block_clk_loop_31__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_31__srinv_29384) );
x_buf  right_hi_if_dataout_block_clk_loop_31__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_31__clkinv_29383) );
x_buf  right_hi_if_dataout_block_clk_loop_31__ceinv ( .i(clk_loop_hi_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_31__ceinv_29382) );
x_buf  left_hi_if_dataout_block_clk_loop_15__ffy_rstor ( .i(left_hi_if_dataout_block_clk_loop_15__srinv_29412), .o(left_hi_if_dataout_block_clk_loop_15__ffy_rst) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_14 (  .i ( left_hi_if_dataout_block_clk_loop_15__dymux_29414 ), .ce ( left_hi_if_dataout_block_clk_loop_15__ceinv_29410 ), .clk ( left_hi_if_dataout_block_clk_loop_15__clkinv_29411 ), .rst ( left_hi_if_dataout_block_clk_loop_15__ffy_rst ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[14] ) );
x_buf  left_hi_if_dataout_block_clk_loop_15__dxmux ( .i(n90), .o(left_hi_if_dataout_block_clk_loop_15__dxmux_29423) );
x_buf  left_hi_if_dataout_block_clk_loop_15__dymux ( .i(n91), .o(left_hi_if_dataout_block_clk_loop_15__dymux_29414) );
x_buf  left_hi_if_dataout_block_clk_loop_15__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_15__srinv_29412) );
x_buf  left_hi_if_dataout_block_clk_loop_15__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_15__clkinv_29411) );
x_buf  left_hi_if_dataout_block_clk_loop_15__ceinv ( .i(clk_loop_lo_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_15__ceinv_29410) );
x_buf  left_hi_if_dataout_block_clk_loop_23__dxmux ( .i(n98), .o(left_hi_if_dataout_block_clk_loop_23__dxmux_29451) );
x_buf  left_hi_if_dataout_block_clk_loop_23__dymux ( .i(n99), .o(left_hi_if_dataout_block_clk_loop_23__dymux_29442) );
x_buf  left_hi_if_dataout_block_clk_loop_23__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_23__srinv_29440) );
x_buf  left_hi_if_dataout_block_clk_loop_23__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_23__clkinv_29439) );
x_buf  left_hi_if_dataout_block_clk_loop_23__ceinv ( .i(clk_loop_hi_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_23__ceinv_29438) );
x_buf  left_hi_if_dataout_block_clk_loop_31__ffy_rstor ( .i(left_hi_if_dataout_block_clk_loop_31__srinv_29468), .o(left_hi_if_dataout_block_clk_loop_31__ffy_rst) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_30 (  .i ( left_hi_if_dataout_block_clk_loop_31__dymux_29470 ), .ce ( left_hi_if_dataout_block_clk_loop_31__ceinv_29466 ), .clk ( left_hi_if_dataout_block_clk_loop_31__clkinv_29467 ), .rst ( left_hi_if_dataout_block_clk_loop_31__ffy_rst ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[30] ) );
x_buf  left_hi_if_dataout_block_clk_loop_31__ffx_rstor ( .i(left_hi_if_dataout_block_clk_loop_31__srinv_29468), .o(left_hi_if_dataout_block_clk_loop_31__ffx_rst) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_31 (  .i ( left_hi_if_dataout_block_clk_loop_31__dxmux_29479 ), .ce ( left_hi_if_dataout_block_clk_loop_31__ceinv_29466 ), .clk ( left_hi_if_dataout_block_clk_loop_31__clkinv_29467 ), .rst ( left_hi_if_dataout_block_clk_loop_31__ffx_rst ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[31] ) );
x_buf  left_hi_if_dataout_block_clk_loop_31__dxmux ( .i(n90), .o(left_hi_if_dataout_block_clk_loop_31__dxmux_29479) );
x_buf  left_hi_if_dataout_block_clk_loop_31__dymux ( .i(n91), .o(left_hi_if_dataout_block_clk_loop_31__dymux_29470) );
x_buf  left_hi_if_dataout_block_clk_loop_31__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_31__srinv_29468) );
x_buf  left_hi_if_dataout_block_clk_loop_31__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_31__clkinv_29467) );
x_buf  left_hi_if_dataout_block_clk_loop_31__ceinv ( .i(clk_loop_hi_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_31__ceinv_29466) );
x_buf  right_hi_if_dataout_block_clk_loop_17__dxmux ( .i(n104), .o(right_hi_if_dataout_block_clk_loop_17__dxmux_29507) );
x_buf  right_hi_if_dataout_block_clk_loop_17__dymux ( .i(n105), .o(right_hi_if_dataout_block_clk_loop_17__dymux_29498) );
x_buf  right_hi_if_dataout_block_clk_loop_17__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_17__srinv_29496) );
x_buf  right_hi_if_dataout_block_clk_loop_17__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_17__clkinv_29495) );
x_buf  right_hi_if_dataout_block_clk_loop_17__ceinv ( .i(clk_loop_hi_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_17__ceinv_29494) );
x_buf  right_hi_if_dataout_block_clk_loop_25__dxmux ( .i(n96), .o(right_hi_if_dataout_block_clk_loop_25__dxmux_29535) );
x_buf  right_hi_if_dataout_block_clk_loop_25__dymux ( .i(n97), .o(right_hi_if_dataout_block_clk_loop_25__dymux_29526) );
x_buf  right_hi_if_dataout_block_clk_loop_25__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_25__srinv_29524) );
x_buf  right_hi_if_dataout_block_clk_loop_25__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_25__clkinv_29523) );
x_buf  right_hi_if_dataout_block_clk_loop_25__ceinv ( .i(clk_loop_hi_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_25__ceinv_29522) );
x_buf  left_hi_if_dataout_block_clk_loop_17__dxmux ( .i(n104), .o(left_hi_if_dataout_block_clk_loop_17__dxmux_29563) );
x_buf  left_hi_if_dataout_block_clk_loop_17__dymux ( .i(n105), .o(left_hi_if_dataout_block_clk_loop_17__dymux_29554) );
x_buf  left_hi_if_dataout_block_clk_loop_17__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_17__srinv_29552) );
x_buf  left_hi_if_dataout_block_clk_loop_17__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_17__clkinv_29551) );
x_buf  left_hi_if_dataout_block_clk_loop_17__ceinv ( .i(clk_loop_hi_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_17__ceinv_29550) );
x_buf  left_hi_if_dataout_block_clk_loop_25__dxmux ( .i(n96), .o(left_hi_if_dataout_block_clk_loop_25__dxmux_29591) );
x_buf  left_hi_if_dataout_block_clk_loop_25__dymux ( .i(n97), .o(left_hi_if_dataout_block_clk_loop_25__dymux_29582) );
x_buf  left_hi_if_dataout_block_clk_loop_25__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_25__srinv_29580) );
x_buf  left_hi_if_dataout_block_clk_loop_25__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_25__clkinv_29579) );
x_buf  left_hi_if_dataout_block_clk_loop_25__ceinv ( .i(clk_loop_hi_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_25__ceinv_29578) );
x_buf  right_hi_if_dataout_block_clk_loop_19__dxmux ( .i(n102), .o(right_hi_if_dataout_block_clk_loop_19__dxmux_29619) );
x_buf  right_hi_if_dataout_block_clk_loop_19__dymux ( .i(n103), .o(right_hi_if_dataout_block_clk_loop_19__dymux_29610) );
x_buf  right_hi_if_dataout_block_clk_loop_19__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_19__srinv_29608) );
x_buf  right_hi_if_dataout_block_clk_loop_19__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_19__clkinv_29607) );
x_buf  right_hi_if_dataout_block_clk_loop_19__ceinv ( .i(clk_loop_hi_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_19__ceinv_29606) );
x_buf  right_hi_if_dataout_block_clk_loop_27__dxmux ( .i(n94), .o(right_hi_if_dataout_block_clk_loop_27__dxmux_29647) );
x_buf  right_hi_if_dataout_block_clk_loop_27__dymux ( .i(n95), .o(right_hi_if_dataout_block_clk_loop_27__dymux_29638) );
x_buf  right_hi_if_dataout_block_clk_loop_27__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_27__srinv_29636) );
x_buf  right_hi_if_dataout_block_clk_loop_27__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_27__clkinv_29635) );
x_buf  right_hi_if_dataout_block_clk_loop_27__ceinv ( .i(clk_loop_hi_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_27__ceinv_29634) );
x_buf  left_hi_if_dataout_block_clk_loop_19__dxmux ( .i(n102), .o(left_hi_if_dataout_block_clk_loop_19__dxmux_29675) );
x_buf  left_hi_if_dataout_block_clk_loop_19__dymux ( .i(n103), .o(left_hi_if_dataout_block_clk_loop_19__dymux_29666) );
x_buf  left_hi_if_dataout_block_clk_loop_19__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_19__srinv_29664) );
x_buf  left_hi_if_dataout_block_clk_loop_19__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_19__clkinv_29663) );
x_buf  left_hi_if_dataout_block_clk_loop_19__ceinv ( .i(clk_loop_hi_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_19__ceinv_29662) );
x_buf  left_hi_if_dataout_block_clk_loop_27__dxmux ( .i(n94), .o(left_hi_if_dataout_block_clk_loop_27__dxmux_29703) );
x_buf  left_hi_if_dataout_block_clk_loop_27__dymux ( .i(n95), .o(left_hi_if_dataout_block_clk_loop_27__dymux_29694) );
x_buf  left_hi_if_dataout_block_clk_loop_27__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_27__srinv_29692) );
x_buf  left_hi_if_dataout_block_clk_loop_27__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_27__clkinv_29691) );
x_buf  left_hi_if_dataout_block_clk_loop_27__ceinv ( .i(clk_loop_hi_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_27__ceinv_29690) );
x_buf  right_hi_if_dataout_block_clk_loop_29__dxmux ( .i(n92), .o(right_hi_if_dataout_block_clk_loop_29__dxmux_29731) );
x_buf  right_hi_if_dataout_block_clk_loop_29__dymux ( .i(n93), .o(right_hi_if_dataout_block_clk_loop_29__dymux_29722) );
x_buf  right_hi_if_dataout_block_clk_loop_29__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_29__srinv_29720) );
x_buf  right_hi_if_dataout_block_clk_loop_29__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_29__clkinv_29719) );
x_buf  right_hi_if_dataout_block_clk_loop_29__ceinv ( .i(clk_loop_hi_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_29__ceinv_29718) );
x_buf  left_hi_if_dataout_block_clk_loop_29__dxmux ( .i(n92), .o(left_hi_if_dataout_block_clk_loop_29__dxmux_29759) );
x_buf  left_hi_if_dataout_block_clk_loop_29__dymux ( .i(n93), .o(left_hi_if_dataout_block_clk_loop_29__dymux_29750) );
x_buf  left_hi_if_dataout_block_clk_loop_29__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_29__srinv_29748) );
x_buf  left_hi_if_dataout_block_clk_loop_29__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_29__clkinv_29747) );
x_buf  left_hi_if_dataout_block_clk_loop_29__ceinv ( .i(clk_loop_hi_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_29__ceinv_29746) );
x_buf  right_hi_if_datain_block_icc_icrp_dymux ( .i(n99), .o(right_hi_if_datain_block_icc_icrp_dymux_29776) );
x_buf  right_hi_if_datain_block_icc_icrp_clkinv ( .i(wrn_bufgp), .o(right_hi_if_datain_block_icc_icrp_clkinv_29773) );
x_buf  right_hi_if_datain_block_icc_icrp_ceinv ( .i(icc_wr_r_0), .o(right_hi_if_datain_block_icc_icrp_ceinv_29772) );
x_buf  control_logic_data_mux0000_11_70_xused ( .i(control_logic_data_mux0000_11_70_29805), .o(control_logic_data_mux0000_11_70_0) );
x_buf  control_logic_data_mux0000_11_70_yused ( .i(n168_pack_1), .o(n168) );
x_buf  left_hi_if_datain_block_wr_inpcap_dxmux ( .i(left_hi_if_datain_block_wr_inpcap_mux0000), .o(left_hi_if_datain_block_wr_inpcap_dxmux_29838) );
x_buf  left_hi_if_datain_block_wr_inpcap_yused ( .i(left_hi_if_datain_block_wr_inpcap_mux00005_pack_2), .o(left_hi_if_datain_block_wr_inpcap_mux00005_8650) );
x_buf  left_hi_if_datain_block_wr_inpcap_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_wr_inpcap_clkinv_29821) );
x_buf  left_hi_if_datain_block_wr_inpcap_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_datain_block_wr_inpcap_ceinv_29820) );
x_buf  right_hi_if_datain_block_wr_inpcap_dxmux ( .i(right_hi_if_datain_block_wr_inpcap_mux0000), .o(right_hi_if_datain_block_wr_inpcap_dxmux_29876) );
x_buf  right_hi_if_datain_block_wr_inpcap_yused ( .i(right_hi_if_datain_block_wr_inpcap_mux00005_pack_2), .o(right_hi_if_datain_block_wr_inpcap_mux00005_8652) );
x_buf  right_hi_if_datain_block_wr_inpcap_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_wr_inpcap_clkinv_29859) );
x_buf  right_hi_if_datain_block_wr_inpcap_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_datain_block_wr_inpcap_ceinv_29858) );
x_buf  left_hi_if_timer_block_clr_ten_ffy_rstor ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_clr_ten_ffy_rst) );
x_ff_NO_set  left_hi_if_timer_block_clr_ten (  .i(left_hi_if_timer_block_clr_ten_dymux_29893), .ce(left_hi_if_timer_block_clr_ten_ceinv_29889), .clk(left_hi_if_timer_block_clr_ten_clkinv_29890), .rst(left_hi_if_timer_block_clr_ten_ffy_rst), .o(left_hi_if_timer_block_clr_ten_8522) );
x_buf  left_hi_if_timer_block_clr_ten_dymux ( .i(left_hi_if_timer_block_ten_8396), .o(left_hi_if_timer_block_clr_ten_dymux_29893) );
x_buf  left_hi_if_timer_block_clr_ten_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_clr_ten_clkinv_29890) );
x_buf  left_hi_if_timer_block_clr_ten_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_timer_block_clr_ten_ceinv_29889) );
x_buf  right_hi_if_datain_block_i2cs_wrq_dymux ( .i(right_hi_if_datain_block_i2cs_wrq_byinv_29909), .o(right_hi_if_datain_block_i2cs_wrq_dymux_29910) );
x_buf  right_hi_if_datain_block_i2cs_wrq_byinv ( .i(1'b1), .o(right_hi_if_datain_block_i2cs_wrq_byinv_29909) );
x_buf  right_hi_if_datain_block_i2cs_wrq_clkinv ( .i(wrn_bufgp), .o(right_hi_if_datain_block_i2cs_wrq_clkinv_29907) );
x_buf  right_hi_if_datain_block_i2cs_wrq_ceinv ( .i(i2cs_wr_r_0), .o(right_hi_if_datain_block_i2cs_wrq_ceinv_29906) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd7_dxmux ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd7_in), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd7_dxmux_29948) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd7_yused ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_pack_1), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_8654) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd7_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd7_clkinv_29931) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd7_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd7_ceinv_29930) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd7_dxmux ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd7_in), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd7_dxmux_29986) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd7_yused ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_pack_1), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_8655) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd7_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd7_clkinv_29969) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd7_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd7_ceinv_29968) );
x_buf  clk_loop_hi_wr_r_xused ( .i(clk_loop_hi_wr_r), .o(clk_loop_hi_wr_r_0) );
x_buf  clk_loop_hi_wr_r_yused ( .i(hoenr_wr_r), .o(hoenr_wr_r_0) );
x_buf  left_hi_if_dataout_block_p3lcr_12__ffy_rstor ( .i(left_hi_if_dataout_block_p3lcr_12__srinv_30027), .o(left_hi_if_dataout_block_p3lcr_12__ffy_rst) );
x_ff_NO_set  left_hi_if_dataout_block_p3lcr_11 (  .i(left_hi_if_dataout_block_p3lcr_12__dymux_30029), .ce(left_hi_if_dataout_block_p3lcr_12__ceinv_30025), .clk(left_hi_if_dataout_block_p3lcr_12__clkinv_30026), .rst(left_hi_if_dataout_block_p3lcr_12__ffy_rst), .o(left_hi_if_dataout_block_p3lcr_11_) );
x_buf  left_hi_if_dataout_block_p3lcr_12__dxmux ( .i(n93), .o(left_hi_if_dataout_block_p3lcr_12__dxmux_30038) );
x_buf  left_hi_if_dataout_block_p3lcr_12__dymux ( .i(n94), .o(left_hi_if_dataout_block_p3lcr_12__dymux_30029) );
x_buf  left_hi_if_dataout_block_p3lcr_12__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_p3lcr_12__srinv_30027) );
x_buf  left_hi_if_dataout_block_p3lcr_12__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_p3lcr_12__clkinv_30026) );
x_buf  left_hi_if_dataout_block_p3lcr_12__ceinv ( .i(p3lcr_wr_l_0), .o(left_hi_if_dataout_block_p3lcr_12__ceinv_30025) );
x_buf  common_functions_resf_t_1_dymux ( .i(common_functions_resf_8439), .o(common_functions_resf_t_1_dymux_30050) );
x_buf  common_functions_resf_t_1_clkinv ( .i(clk_in_ibuf_7548), .o(common_functions_resf_t_1_clkinv_30048) );
x_buf  right_hi_if_inout_block_hiocr_1__dxmux ( .i(n104), .o(right_hi_if_inout_block_hiocr_1__dxmux_30073) );
x_buf  right_hi_if_inout_block_hiocr_1__dymux ( .i(n105), .o(right_hi_if_inout_block_hiocr_1__dymux_30065) );
x_buf  right_hi_if_inout_block_hiocr_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_inout_block_hiocr_1__srinv_30063) );
x_buf  right_hi_if_inout_block_hiocr_1__clkinv ( .i(wrn_bufgp), .o(right_hi_if_inout_block_hiocr_1__clkinv_30062) );
x_buf  right_hi_if_inout_block_hiocr_1__ceinv ( .i(hiocr_wr_r_0), .o(right_hi_if_inout_block_hiocr_1__ceinv_30061) );
x_buf  right_hi_if_inout_block_hiocr_3__dxmux ( .i(n102), .o(right_hi_if_inout_block_hiocr_3__dxmux_30101) );
x_buf  right_hi_if_inout_block_hiocr_3__dymux ( .i(n103), .o(right_hi_if_inout_block_hiocr_3__dymux_30092) );
x_buf  right_hi_if_inout_block_hiocr_3__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_inout_block_hiocr_3__srinv_30090) );
x_buf  right_hi_if_inout_block_hiocr_3__clkinv ( .i(wrn_bufgp), .o(right_hi_if_inout_block_hiocr_3__clkinv_30089) );
x_buf  right_hi_if_inout_block_hiocr_3__ceinv ( .i(hiocr_wr_r_0), .o(right_hi_if_inout_block_hiocr_3__ceinv_30088) );
x_buf  right_hi_if_inout_block_hiocr_5__dxmux ( .i(n100), .o(right_hi_if_inout_block_hiocr_5__dxmux_30129) );
x_buf  right_hi_if_inout_block_hiocr_5__dymux ( .i(n101), .o(right_hi_if_inout_block_hiocr_5__dymux_30120) );
x_buf  right_hi_if_inout_block_hiocr_5__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_inout_block_hiocr_5__srinv_30118) );
x_buf  right_hi_if_inout_block_hiocr_5__clkinv ( .i(wrn_bufgp), .o(right_hi_if_inout_block_hiocr_5__clkinv_30117) );
x_buf  right_hi_if_inout_block_hiocr_5__ceinv ( .i(hiocr_wr_r_0), .o(right_hi_if_inout_block_hiocr_5__ceinv_30116) );
x_buf  right_hi_if_inout_block_hiocr_7__dxmux ( .i(n98), .o(right_hi_if_inout_block_hiocr_7__dxmux_30157) );
x_buf  right_hi_if_inout_block_hiocr_7__dymux ( .i(n99), .o(right_hi_if_inout_block_hiocr_7__dymux_30148) );
x_buf  right_hi_if_inout_block_hiocr_7__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_inout_block_hiocr_7__srinv_30146) );
x_buf  right_hi_if_inout_block_hiocr_7__clkinv ( .i(wrn_bufgp), .o(right_hi_if_inout_block_hiocr_7__clkinv_30145) );
x_buf  right_hi_if_inout_block_hiocr_7__ceinv ( .i(hiocr_wr_r_0), .o(right_hi_if_inout_block_hiocr_7__ceinv_30144) );
x_buf  right_hi_if_inout_block_hiocr_8__dymux ( .i(n97), .o(right_hi_if_inout_block_hiocr_8__dymux_30174) );
x_buf  right_hi_if_inout_block_hiocr_8__clkinv ( .i(wrn_bufgp), .o(right_hi_if_inout_block_hiocr_8__clkinv_30171) );
x_buf  right_hi_if_inout_block_hiocr_8__ceinv ( .i(hiocr_wr_r_0), .o(right_hi_if_inout_block_hiocr_8__ceinv_30170) );
x_buf  right_hi_if_dataout_block_clk_loop_1__dxmux ( .i(n104), .o(right_hi_if_dataout_block_clk_loop_1__dxmux_30202) );
x_buf  right_hi_if_dataout_block_clk_loop_1__dymux ( .i(n105), .o(right_hi_if_dataout_block_clk_loop_1__dymux_30193) );
x_buf  right_hi_if_dataout_block_clk_loop_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_1__srinv_30191) );
x_buf  right_hi_if_dataout_block_clk_loop_1__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_1__clkinv_30190) );
x_buf  right_hi_if_dataout_block_clk_loop_1__ceinv ( .i(clk_loop_lo_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_1__ceinv_30189) );
x_buf  left_hi_if_dataout_block_clk_loop_1__dxmux ( .i(n104), .o(left_hi_if_dataout_block_clk_loop_1__dxmux_30230) );
x_buf  left_hi_if_dataout_block_clk_loop_1__dymux ( .i(n105), .o(left_hi_if_dataout_block_clk_loop_1__dymux_30221) );
x_buf  left_hi_if_dataout_block_clk_loop_1__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_1__srinv_30219) );
x_buf  left_hi_if_dataout_block_clk_loop_1__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_1__clkinv_30218) );
x_buf  left_hi_if_dataout_block_clk_loop_1__ceinv ( .i(clk_loop_lo_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_1__ceinv_30217) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_1 (  .i ( left_hi_if_dataout_block_clk_loop_1__dxmux_30230 ), .ce ( left_hi_if_dataout_block_clk_loop_1__ceinv_30217 ), .clk ( left_hi_if_dataout_block_clk_loop_1__clkinv_30218 ), .rst ( left_hi_if_dataout_block_clk_loop_1__srinv_30219 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[1] ) );
x_buf  right_hi_if_dataout_block_clk_loop_3__dxmux ( .i(n102), .o(right_hi_if_dataout_block_clk_loop_3__dxmux_30258) );
x_buf  right_hi_if_dataout_block_clk_loop_3__dymux ( .i(n103), .o(right_hi_if_dataout_block_clk_loop_3__dymux_30249) );
x_buf  right_hi_if_dataout_block_clk_loop_3__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_3__srinv_30247) );
x_buf  right_hi_if_dataout_block_clk_loop_3__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_3__clkinv_30246) );
x_buf  right_hi_if_dataout_block_clk_loop_3__ceinv ( .i(clk_loop_lo_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_3__ceinv_30245) );
x_buf  left_hi_if_dataout_block_clk_loop_3__dxmux ( .i(n102), .o(left_hi_if_dataout_block_clk_loop_3__dxmux_30286) );
x_buf  left_hi_if_dataout_block_clk_loop_3__dymux ( .i(n103), .o(left_hi_if_dataout_block_clk_loop_3__dymux_30277) );
x_buf  left_hi_if_dataout_block_clk_loop_3__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_3__srinv_30275) );
x_buf  left_hi_if_dataout_block_clk_loop_3__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_3__clkinv_30274) );
x_buf  left_hi_if_dataout_block_clk_loop_3__ceinv ( .i(clk_loop_lo_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_3__ceinv_30273) );
x_buf  left_hi_if_datain_block_bytecntzeroflag_or000030_xused ( .i(left_hi_if_datain_block_bytecntzeroflag_or000030_30303), .o(left_hi_if_datain_block_bytecntzeroflag_or000030_0) );
x_lut4_0x0001 left_hi_if_datain_block_bytecntzeroflag_or000030 ( .i0( nlwbuffersignal_left_hi_if_datain_block_bytecntzeroflag_or000030_adr1 ), .i1( \FlexBus_left_hi_if_datain_block_i2csbytecnt[10] ), .i2( \FlexBus_left_hi_if_datain_block_i2csbytecnt[12] ), .i3( \FlexBus_left_hi_if_datain_block_i2csbytecnt[11] ), .o( left_hi_if_datain_block_bytecntzeroflag_or000030_30303 ) ) ;
x_buf  right_hi_if_datain_block_bytecntzeroflag_or000030_xused ( .i(right_hi_if_datain_block_bytecntzeroflag_or000030_30315), .o(right_hi_if_datain_block_bytecntzeroflag_or000030_0) );
x_buf  right_hi_if_dataout_block_clk_loop_5__dxmux ( .i(n100), .o(right_hi_if_dataout_block_clk_loop_5__dxmux_30338) );
x_buf  right_hi_if_dataout_block_clk_loop_5__dymux ( .i(n101), .o(right_hi_if_dataout_block_clk_loop_5__dymux_30329) );
x_buf  right_hi_if_dataout_block_clk_loop_5__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_5__srinv_30327) );
x_buf  right_hi_if_dataout_block_clk_loop_5__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_5__clkinv_30326) );
x_buf  right_hi_if_dataout_block_clk_loop_5__ceinv ( .i(clk_loop_lo_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_5__ceinv_30325) );
x_buf  left_hi_if_dataout_block_clk_loop_5__ffx_rstor ( .i(left_hi_if_dataout_block_clk_loop_5__srinv_30355), .o(left_hi_if_dataout_block_clk_loop_5__ffx_rst) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_5 (  .i ( left_hi_if_dataout_block_clk_loop_5__dxmux_30366 ), .ce ( left_hi_if_dataout_block_clk_loop_5__ceinv_30353 ), .clk ( left_hi_if_dataout_block_clk_loop_5__clkinv_30354 ), .rst ( left_hi_if_dataout_block_clk_loop_5__ffx_rst ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[5] ) );
x_buf  left_hi_if_dataout_block_clk_loop_5__ffy_rstor ( .i(left_hi_if_dataout_block_clk_loop_5__srinv_30355), .o(left_hi_if_dataout_block_clk_loop_5__ffy_rst) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_4 (  .i ( left_hi_if_dataout_block_clk_loop_5__dymux_30357 ), .ce ( left_hi_if_dataout_block_clk_loop_5__ceinv_30353 ), .clk ( left_hi_if_dataout_block_clk_loop_5__clkinv_30354 ), .rst ( left_hi_if_dataout_block_clk_loop_5__ffy_rst ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[4] ) );
x_buf  left_hi_if_dataout_block_clk_loop_5__dxmux ( .i(n100), .o(left_hi_if_dataout_block_clk_loop_5__dxmux_30366) );
x_buf  left_hi_if_dataout_block_clk_loop_5__dymux ( .i(n101), .o(left_hi_if_dataout_block_clk_loop_5__dymux_30357) );
x_buf  left_hi_if_dataout_block_clk_loop_5__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_5__srinv_30355) );
x_buf  left_hi_if_dataout_block_clk_loop_5__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_5__clkinv_30354) );
x_buf  left_hi_if_dataout_block_clk_loop_5__ceinv ( .i(clk_loop_lo_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_5__ceinv_30353) );
x_buf  right_hi_if_dataout_block_clk_loop_7__dxmux ( .i(n98), .o(right_hi_if_dataout_block_clk_loop_7__dxmux_30394) );
x_buf  right_hi_if_dataout_block_clk_loop_7__dymux ( .i(n99), .o(right_hi_if_dataout_block_clk_loop_7__dymux_30385) );
x_buf  right_hi_if_dataout_block_clk_loop_7__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_7__srinv_30383) );
x_buf  right_hi_if_dataout_block_clk_loop_7__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_7__clkinv_30382) );
x_buf  right_hi_if_dataout_block_clk_loop_7__ceinv ( .i(clk_loop_lo_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_7__ceinv_30381) );
x_buf  left_hi_if_dataout_block_clk_loop_7__dxmux ( .i(n98), .o(left_hi_if_dataout_block_clk_loop_7__dxmux_30422) );
x_buf  left_hi_if_dataout_block_clk_loop_7__dymux ( .i(n99), .o(left_hi_if_dataout_block_clk_loop_7__dymux_30413) );
x_buf  left_hi_if_dataout_block_clk_loop_7__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_7__srinv_30411) );
x_buf  left_hi_if_dataout_block_clk_loop_7__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_7__clkinv_30410) );
x_buf  left_hi_if_dataout_block_clk_loop_7__ceinv ( .i(clk_loop_lo_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_7__ceinv_30409) );
x_buf  left_hi_if_datain_block_bytecntzeroflag_or000017_xused ( .i(left_hi_if_datain_block_bytecntzeroflag_or000017_30439), .o(left_hi_if_datain_block_bytecntzeroflag_or000017_0) );
x_buf  right_hi_if_datain_block_bytecntzeroflag_or000017_xused ( .i(right_hi_if_datain_block_bytecntzeroflag_or000017_30451), .o(right_hi_if_datain_block_bytecntzeroflag_or000017_0) );
x_buf  right_hi_if_dataout_block_clk_loop_9__dxmux ( .i(n96), .o(right_hi_if_dataout_block_clk_loop_9__dxmux_30474) );
x_buf  right_hi_if_dataout_block_clk_loop_9__dymux ( .i(n97), .o(right_hi_if_dataout_block_clk_loop_9__dymux_30465) );
x_buf  right_hi_if_dataout_block_clk_loop_9__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_9__srinv_30463) );
x_buf  right_hi_if_dataout_block_clk_loop_9__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_clk_loop_9__clkinv_30462) );
x_buf  right_hi_if_dataout_block_clk_loop_9__ceinv ( .i(clk_loop_lo_wr_r_0), .o(right_hi_if_dataout_block_clk_loop_9__ceinv_30461) );
x_buf  left_hi_if_dataout_block_clk_loop_9__dxmux ( .i(n96), .o(left_hi_if_dataout_block_clk_loop_9__dxmux_30502) );
x_buf  left_hi_if_dataout_block_clk_loop_9__dymux ( .i(n97), .o(left_hi_if_dataout_block_clk_loop_9__dymux_30493) );
x_buf  left_hi_if_dataout_block_clk_loop_9__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_9__srinv_30491) );
x_buf  left_hi_if_dataout_block_clk_loop_9__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_clk_loop_9__clkinv_30490) );
x_buf  left_hi_if_dataout_block_clk_loop_9__ceinv ( .i(clk_loop_lo_wr_l_0), .o(left_hi_if_dataout_block_clk_loop_9__ceinv_30489) );
x_buf  left_hi_if_datain_block_bytecntzeroflag_or000054_xused ( .i(left_hi_if_datain_block_bytecntzeroflag_or000054_30519), .o(left_hi_if_datain_block_bytecntzeroflag_or000054_0) );
x_buf  right_hi_if_datain_block_bytecntzeroflag_or000054_xused ( .i(right_hi_if_datain_block_bytecntzeroflag_or000054_30531), .o(right_hi_if_datain_block_bytecntzeroflag_or000054_0) );
x_inv  left_hi_if_timer_block_shift_an_b_dymux ( .i(left_hi_if_timer_block_shift_an_b_7986), .o(left_hi_if_timer_block_shift_an_b_dymux_30543) );
x_buf  left_hi_if_timer_block_shift_an_b_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_timer_block_shift_an_b_clkinv_30540) );
x_buf  left_hi_if_timer_block_shift_an_b_ceinv ( .i(left_hi_if_timer_block_shift_an_b_not0002), .o(left_hi_if_timer_block_shift_an_b_ceinv_30539) );
x_buf  right_hi_if_timer_block_brb_dymux ( .i(right_hi_if_timer_block_brb_dsp_8463), .o(right_hi_if_timer_block_brb_dymux_30558) );
x_buf  right_hi_if_timer_block_brb_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_brb_clkinv_30555) );
x_buf  n216_xused ( .i(n216), .o(n216_0) );
x_buf  left_hi_if_dataout_block_p4lcr_12__dxmux ( .i(n93), .o(left_hi_if_dataout_block_p4lcr_12__dxmux_30597) );
x_buf  left_hi_if_dataout_block_p4lcr_12__dymux ( .i(n94), .o(left_hi_if_dataout_block_p4lcr_12__dymux_30588) );
x_buf  left_hi_if_dataout_block_p4lcr_12__srinv ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_p4lcr_12__srinv_30586) );
x_buf  left_hi_if_dataout_block_p4lcr_12__clkinv ( .i(wrn_bufgp), .o(left_hi_if_dataout_block_p4lcr_12__clkinv_30585) );
x_buf  left_hi_if_dataout_block_p4lcr_12__ceinv ( .i(p4lcr_wr_l_0), .o(left_hi_if_dataout_block_p4lcr_12__ceinv_30584) );
x_buf  right_hi_if_datain_block_icc_cp_dymux ( .i(n102), .o(right_hi_if_datain_block_icc_cp_dymux_30614) );
x_buf  right_hi_if_datain_block_icc_cp_clkinv ( .i(wrn_bufgp), .o(right_hi_if_datain_block_icc_cp_clkinv_30611) );
x_buf  right_hi_if_datain_block_icc_cp_ceinv ( .i(icc_wr_r_0), .o(right_hi_if_datain_block_icc_cp_ceinv_30610) );
x_buf  right_hi_if_dataout_block_p3lcr_1__dxmux ( .i(n104), .o(right_hi_if_dataout_block_p3lcr_1__dxmux_30641) );
x_buf  right_hi_if_dataout_block_p3lcr_1__dymux ( .i(n105), .o(right_hi_if_dataout_block_p3lcr_1__dymux_30633) );
x_buf  right_hi_if_dataout_block_p3lcr_1__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_p3lcr_1__srinv_30631) );
x_buf  right_hi_if_dataout_block_p3lcr_1__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_p3lcr_1__clkinv_30630) );
x_buf  right_hi_if_dataout_block_p3lcr_1__ceinv ( .i(p3lcr_wr_r_0), .o(right_hi_if_dataout_block_p3lcr_1__ceinv_30629) );
x_buf  left_hi_if_datain_block_i2c_sclint_dxmux ( .i(left_hi_if_datain_block_i2c_sclint_mux0000_30676), .o(left_hi_if_datain_block_i2c_sclint_dxmux_30679) );
x_buf  left_hi_if_datain_block_i2c_sclint_yused ( .i(left_hi_if_datain_block_n29_pack_2), .o(left_hi_if_datain_block_n29) );
x_buf  left_hi_if_datain_block_i2c_sclint_clkinv ( .i(clk_in_ibuf_7548), .o(left_hi_if_datain_block_i2c_sclint_clkinv_30662) );
x_buf  left_hi_if_datain_block_i2c_sclint_ceinv ( .i(left_hi_if_data_shift_clk), .o(left_hi_if_datain_block_i2c_sclint_ceinv_30661) );
x_buf  right_hi_if_datain_block_i2c_sclint_dxmux ( .i(right_hi_if_datain_block_i2c_sclint_mux0000_30713), .o(right_hi_if_datain_block_i2c_sclint_dxmux_30716) );
x_buf  right_hi_if_datain_block_i2c_sclint_yused ( .i(right_hi_if_datain_block_n29_pack_2), .o(right_hi_if_datain_block_n29) );
x_buf  right_hi_if_datain_block_i2c_sclint_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_datain_block_i2c_sclint_clkinv_30699) );
x_buf  right_hi_if_datain_block_i2c_sclint_ceinv ( .i(right_hi_if_data_shift_clk), .o(right_hi_if_datain_block_i2c_sclint_ceinv_30698) );
x_buf  right_hi_if_dataout_block_p3lcr_3__dxmux ( .i(n102), .o(right_hi_if_dataout_block_p3lcr_3__dxmux_30742) );
x_buf  right_hi_if_dataout_block_p3lcr_3__dymux ( .i(n103), .o(right_hi_if_dataout_block_p3lcr_3__dymux_30734) );
x_buf  right_hi_if_dataout_block_p3lcr_3__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_p3lcr_3__srinv_30732) );
x_buf  right_hi_if_dataout_block_p3lcr_3__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_p3lcr_3__clkinv_30731) );
x_buf  right_hi_if_dataout_block_p3lcr_3__ceinv ( .i(p3lcr_wr_r_0), .o(right_hi_if_dataout_block_p3lcr_3__ceinv_30730) );
x_buf  right_hi_if_dataout_block_p3lcr_8__dxmux ( .i(n97), .o(right_hi_if_dataout_block_p3lcr_8__dxmux_30769) );
x_buf  right_hi_if_dataout_block_p3lcr_8__dymux ( .i(n101), .o(right_hi_if_dataout_block_p3lcr_8__dymux_30761) );
x_buf  right_hi_if_dataout_block_p3lcr_8__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_p3lcr_8__srinv_30759) );
x_buf  right_hi_if_dataout_block_p3lcr_8__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_p3lcr_8__clkinv_30758) );
x_buf  right_hi_if_dataout_block_p3lcr_8__ceinv ( .i(p3lcr_wr_r_0), .o(right_hi_if_dataout_block_p3lcr_8__ceinv_30757) );
x_buf  right_hi_if_datain_block_icc_ds_dymux ( .i(n101), .o(right_hi_if_datain_block_icc_ds_dymux_30785) );
x_buf  right_hi_if_datain_block_icc_ds_clkinv ( .i(wrn_bufgp), .o(right_hi_if_datain_block_icc_ds_clkinv_30782) );
x_buf  right_hi_if_datain_block_icc_ds_ceinv ( .i(icc_wr_r_0), .o(right_hi_if_datain_block_icc_ds_ceinv_30781) );
x_buf  right_hi_if_datain_block_i2cs_11__dxmux ( .i(n94), .o(right_hi_if_datain_block_i2cs_11__dxmux_30813) );
x_buf  right_hi_if_datain_block_i2cs_11__dymux ( .i(n95), .o(right_hi_if_datain_block_i2cs_11__dymux_30804) );
x_buf  right_hi_if_datain_block_i2cs_11__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2cs_11__srinv_30802) );
x_buf  right_hi_if_datain_block_i2cs_11__clkinv ( .i(wrn_bufgp), .o(right_hi_if_datain_block_i2cs_11__clkinv_30801) );
x_buf  right_hi_if_datain_block_i2cs_11__ceinv ( .i(i2cs_wr_r_0), .o(right_hi_if_datain_block_i2cs_11__ceinv_30800) );
x_buf  right_hi_if_datain_block_i2cs_15__dxmux ( .i(n90), .o(right_hi_if_datain_block_i2cs_15__dxmux_30841) );
x_buf  right_hi_if_datain_block_i2cs_15__dymux ( .i(n93), .o(right_hi_if_datain_block_i2cs_15__dymux_30832) );
x_buf  right_hi_if_datain_block_i2cs_15__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2cs_15__srinv_30830) );
x_buf  right_hi_if_datain_block_i2cs_15__clkinv ( .i(wrn_bufgp), .o(right_hi_if_datain_block_i2cs_15__clkinv_30829) );
x_buf  right_hi_if_datain_block_i2cs_15__ceinv ( .i(i2cs_wr_r_0), .o(right_hi_if_datain_block_i2cs_15__ceinv_30828) );
x_buf  right_hi_if_timer_block_n57_xused ( .i(right_hi_if_timer_block_n57), .o(right_hi_if_timer_block_n57_0) );
x_buf  right_hi_if_timer_block_n57_dif_mux ( .i(right_hi_if_timer_block_n57_dig_mux_30869), .o(right_hi_if_timer_block_n57_dif_mux_30882) );
x_buf  right_hi_if_timer_block_n57_dig_mux ( .i(n101), .o(right_hi_if_timer_block_n57_dig_mux_30869) );
x_buf  right_hi_if_timer_block_n57_srinv ( .i(right_hi_if_timer_block_write_ctrl3_0), .o(right_hi_if_timer_block_n57_srinv_30861) );
x_buf  right_hi_if_timer_block_n57_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n57_clkinv_30867) );
x_buf  left_hi_if_timer_block_n57_xused ( .i(left_hi_if_timer_block_n57), .o(left_hi_if_timer_block_n57_0) );
x_buf  left_hi_if_timer_block_n57_dif_mux ( .i(left_hi_if_timer_block_n57_dig_mux_30917), .o(left_hi_if_timer_block_n57_dif_mux_30930) );
x_buf  left_hi_if_timer_block_n57_dig_mux ( .i(n101), .o(left_hi_if_timer_block_n57_dig_mux_30917) );
x_buf  left_hi_if_timer_block_n57_srinv ( .i(left_hi_if_timer_block_write_ctrl3_0), .o(left_hi_if_timer_block_n57_srinv_30909) );
x_buf  left_hi_if_timer_block_n57_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n57_clkinv_30915) );
x_buf  right_hi_if_timer_block_n59_xused ( .i(right_hi_if_timer_block_n59), .o(right_hi_if_timer_block_n59_0) );
x_buf  right_hi_if_timer_block_n59_dif_mux ( .i(right_hi_if_timer_block_n59_dig_mux_30965), .o(right_hi_if_timer_block_n59_dif_mux_30978) );
x_buf  right_hi_if_timer_block_n59_dig_mux ( .i(n100), .o(right_hi_if_timer_block_n59_dig_mux_30965) );
x_buf  right_hi_if_timer_block_n59_srinv ( .i(right_hi_if_timer_block_write_ctrl2_0), .o(right_hi_if_timer_block_n59_srinv_30957) );
x_buf  right_hi_if_timer_block_n59_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n59_clkinv_30963) );
x_buf  left_hi_if_timer_block_n59_xused ( .i(left_hi_if_timer_block_n59), .o(left_hi_if_timer_block_n59_0) );
x_buf  left_hi_if_timer_block_n59_dif_mux ( .i(left_hi_if_timer_block_n59_dig_mux_31013), .o(left_hi_if_timer_block_n59_dif_mux_31026) );
x_buf  left_hi_if_timer_block_n59_dig_mux ( .i(n100), .o(left_hi_if_timer_block_n59_dig_mux_31013) );
x_buf  left_hi_if_timer_block_n59_srinv ( .i(left_hi_if_timer_block_write_ctrl2_0), .o(left_hi_if_timer_block_n59_srinv_31005) );
x_buf  left_hi_if_timer_block_n59_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n59_clkinv_31011) );
x_buf  right_hi_if_dataout_block_p3lcr_10__dxmux ( .i(n95), .o(right_hi_if_dataout_block_p3lcr_10__dxmux_31061) );
x_buf  right_hi_if_dataout_block_p3lcr_10__dymux ( .i(n96), .o(right_hi_if_dataout_block_p3lcr_10__dymux_31052) );
x_buf  right_hi_if_dataout_block_p3lcr_10__srinv ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_p3lcr_10__srinv_31050) );
x_buf  right_hi_if_dataout_block_p3lcr_10__clkinv ( .i(wrn_bufgp), .o(right_hi_if_dataout_block_p3lcr_10__clkinv_31049) );
x_buf  right_hi_if_dataout_block_p3lcr_10__ceinv ( .i(p3lcr_wr_r_0), .o(right_hi_if_dataout_block_p3lcr_10__ceinv_31048) );
x_buf  right_hi_if_timer_block_n61_xused ( .i(right_hi_if_timer_block_n61), .o(right_hi_if_timer_block_n61_0) );
x_buf  right_hi_if_timer_block_n61_dif_mux ( .i(right_hi_if_timer_block_n61_dig_mux_31088), .o(right_hi_if_timer_block_n61_dif_mux_31101) );
x_buf  right_hi_if_timer_block_n61_dig_mux ( .i(n100), .o(right_hi_if_timer_block_n61_dig_mux_31088) );
x_buf  right_hi_if_timer_block_n61_srinv ( .i(right_hi_if_timer_block_write_ctrl3_0), .o(right_hi_if_timer_block_n61_srinv_31080) );
x_buf  right_hi_if_timer_block_n61_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n61_clkinv_31086) );
x_buf  left_hi_if_timer_block_n61_xused ( .i(left_hi_if_timer_block_n61), .o(left_hi_if_timer_block_n61_0) );
x_buf  left_hi_if_timer_block_n61_dif_mux ( .i(left_hi_if_timer_block_n61_dig_mux_31136), .o(left_hi_if_timer_block_n61_dif_mux_31149) );
x_buf  left_hi_if_timer_block_n61_dig_mux ( .i(n100), .o(left_hi_if_timer_block_n61_dig_mux_31136) );
x_buf  left_hi_if_timer_block_n61_srinv ( .i(left_hi_if_timer_block_write_ctrl3_0), .o(left_hi_if_timer_block_n61_srinv_31128) );
x_buf  left_hi_if_timer_block_n61_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n61_clkinv_31134) );
x_buf  right_hi_if_timer_block_n63_xused ( .i(right_hi_if_timer_block_n63), .o(right_hi_if_timer_block_n63_0) );
x_buf  right_hi_if_timer_block_n63_dif_mux ( .i(right_hi_if_timer_block_n63_dig_mux_31184), .o(right_hi_if_timer_block_n63_dif_mux_31197) );
x_buf  right_hi_if_timer_block_n63_dig_mux ( .i(n99), .o(right_hi_if_timer_block_n63_dig_mux_31184) );
x_buf  right_hi_if_timer_block_n63_srinv ( .i(right_hi_if_timer_block_write_ctrl2_0), .o(right_hi_if_timer_block_n63_srinv_31176) );
x_buf  right_hi_if_timer_block_n63_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n63_clkinv_31182) );
x_buf  left_hi_if_timer_block_n63_xused ( .i(left_hi_if_timer_block_n63), .o(left_hi_if_timer_block_n63_0) );
x_buf  left_hi_if_timer_block_n63_dif_mux ( .i(left_hi_if_timer_block_n63_dig_mux_31232), .o(left_hi_if_timer_block_n63_dif_mux_31245) );
x_buf  left_hi_if_timer_block_n63_dig_mux ( .i(n99), .o(left_hi_if_timer_block_n63_dig_mux_31232) );
x_buf  left_hi_if_timer_block_n63_srinv ( .i(left_hi_if_timer_block_write_ctrl2_0), .o(left_hi_if_timer_block_n63_srinv_31224) );
x_buf  left_hi_if_timer_block_n63_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n63_clkinv_31230) );
x_buf  right_hi_if_timer_block_n23_xused ( .i(right_hi_if_timer_block_n23), .o(right_hi_if_timer_block_n23_0) );
x_buf  right_hi_if_timer_block_n23_dif_mux ( .i(right_hi_if_timer_block_n23_dig_mux_31280), .o(right_hi_if_timer_block_n23_dif_mux_31293) );
x_buf  right_hi_if_timer_block_n23_dig_mux ( .i(n101), .o(right_hi_if_timer_block_n23_dig_mux_31280) );
x_buf  right_hi_if_timer_block_n23_srinv ( .i(right_hi_if_timer_block_write_ctrl1_0), .o(right_hi_if_timer_block_n23_srinv_31272) );
x_buf  right_hi_if_timer_block_n23_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n23_clkinv_31278) );
x_buf  right_hi_if_timer_block_n65_xused ( .i(right_hi_if_timer_block_n65), .o(right_hi_if_timer_block_n65_0) );
x_buf  right_hi_if_timer_block_n65_dif_mux ( .i(right_hi_if_timer_block_n65_dig_mux_31328), .o(right_hi_if_timer_block_n65_dif_mux_31341) );
x_buf  right_hi_if_timer_block_n65_dig_mux ( .i(n99), .o(right_hi_if_timer_block_n65_dig_mux_31328) );
x_buf  right_hi_if_timer_block_n65_srinv ( .i(right_hi_if_timer_block_write_ctrl3_0), .o(right_hi_if_timer_block_n65_srinv_31320) );
x_buf  right_hi_if_timer_block_n65_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n65_clkinv_31326) );
x_buf  left_hi_if_timer_block_n23_xused ( .i(left_hi_if_timer_block_n23), .o(left_hi_if_timer_block_n23_0) );
x_buf  left_hi_if_timer_block_n23_dif_mux ( .i(left_hi_if_timer_block_n23_dig_mux_31376), .o(left_hi_if_timer_block_n23_dif_mux_31389) );
x_buf  left_hi_if_timer_block_n23_dig_mux ( .i(n101), .o(left_hi_if_timer_block_n23_dig_mux_31376) );
x_buf  left_hi_if_timer_block_n23_srinv ( .i(left_hi_if_timer_block_write_ctrl1_0), .o(left_hi_if_timer_block_n23_srinv_31368) );
x_buf  left_hi_if_timer_block_n23_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n23_clkinv_31374) );
x_buf  left_hi_if_timer_block_n65_xused ( .i(left_hi_if_timer_block_n65), .o(left_hi_if_timer_block_n65_0) );
x_buf  left_hi_if_timer_block_n65_dif_mux ( .i(left_hi_if_timer_block_n65_dig_mux_31424), .o(left_hi_if_timer_block_n65_dif_mux_31437) );
x_buf  left_hi_if_timer_block_n65_dig_mux ( .i(n99), .o(left_hi_if_timer_block_n65_dig_mux_31424) );
x_buf  left_hi_if_timer_block_n65_srinv ( .i(left_hi_if_timer_block_write_ctrl3_0), .o(left_hi_if_timer_block_n65_srinv_31416) );
x_buf  left_hi_if_timer_block_n65_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n65_clkinv_31422) );
x_buf  right_hi_if_timer_block_n25_xused ( .i(right_hi_if_timer_block_n25), .o(right_hi_if_timer_block_n25_0) );
x_buf  right_hi_if_timer_block_n25_dif_mux ( .i(right_hi_if_timer_block_n25_dig_mux_31472), .o(right_hi_if_timer_block_n25_dif_mux_31485) );
x_buf  right_hi_if_timer_block_n25_dig_mux ( .i(n100), .o(right_hi_if_timer_block_n25_dig_mux_31472) );
x_buf  right_hi_if_timer_block_n25_srinv ( .i(right_hi_if_timer_block_write_ctrl_0), .o(right_hi_if_timer_block_n25_srinv_31464) );
x_buf  right_hi_if_timer_block_n25_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n25_clkinv_31470) );
x_buf  right_hi_if_timer_block_n67_xused ( .i(right_hi_if_timer_block_n67), .o(right_hi_if_timer_block_n67_0) );
x_buf  right_hi_if_timer_block_n67_dif_mux ( .i(right_hi_if_timer_block_n67_dig_mux_31520), .o(right_hi_if_timer_block_n67_dif_mux_31533) );
x_buf  right_hi_if_timer_block_n67_dig_mux ( .i(n98), .o(right_hi_if_timer_block_n67_dig_mux_31520) );
x_buf  right_hi_if_timer_block_n67_srinv ( .i(right_hi_if_timer_block_write_ctrl2_0), .o(right_hi_if_timer_block_n67_srinv_31512) );
x_buf  right_hi_if_timer_block_n67_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n67_clkinv_31518) );
x_buf  left_hi_if_timer_block_n25_xused ( .i(left_hi_if_timer_block_n25), .o(left_hi_if_timer_block_n25_0) );
x_buf  left_hi_if_timer_block_n25_dif_mux ( .i(left_hi_if_timer_block_n25_dig_mux_31568), .o(left_hi_if_timer_block_n25_dif_mux_31581) );
x_buf  left_hi_if_timer_block_n25_dig_mux ( .i(n100), .o(left_hi_if_timer_block_n25_dig_mux_31568) );
x_buf  left_hi_if_timer_block_n25_srinv ( .i(left_hi_if_timer_block_write_ctrl_0), .o(left_hi_if_timer_block_n25_srinv_31560) );
x_buf  left_hi_if_timer_block_n25_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n25_clkinv_31566) );
x_buf  left_hi_if_timer_block_n67_xused ( .i(left_hi_if_timer_block_n67), .o(left_hi_if_timer_block_n67_0) );
x_buf  left_hi_if_timer_block_n67_dif_mux ( .i(left_hi_if_timer_block_n67_dig_mux_31616), .o(left_hi_if_timer_block_n67_dif_mux_31629) );
x_buf  left_hi_if_timer_block_n67_dig_mux ( .i(n98), .o(left_hi_if_timer_block_n67_dig_mux_31616) );
x_buf  left_hi_if_timer_block_n67_srinv ( .i(left_hi_if_timer_block_write_ctrl2_0), .o(left_hi_if_timer_block_n67_srinv_31608) );
x_buf  left_hi_if_timer_block_n67_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n67_clkinv_31614) );
x_buf  right_hi_if_timer_block_n27_xused ( .i(right_hi_if_timer_block_n27), .o(right_hi_if_timer_block_n27_0) );
x_buf  right_hi_if_timer_block_n27_dif_mux ( .i(right_hi_if_timer_block_n27_dig_mux_31664), .o(right_hi_if_timer_block_n27_dif_mux_31677) );
x_buf  right_hi_if_timer_block_n27_dig_mux ( .i(n100), .o(right_hi_if_timer_block_n27_dig_mux_31664) );
x_buf  right_hi_if_timer_block_n27_srinv ( .i(right_hi_if_timer_block_write_ctrl1_0), .o(right_hi_if_timer_block_n27_srinv_31656) );
x_buf  right_hi_if_timer_block_n27_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n27_clkinv_31662) );
x_buf  right_hi_if_timer_block_n69_xused ( .i(right_hi_if_timer_block_n69), .o(right_hi_if_timer_block_n69_0) );
x_buf  right_hi_if_timer_block_n69_dif_mux ( .i(right_hi_if_timer_block_n69_dig_mux_31712), .o(right_hi_if_timer_block_n69_dif_mux_31725) );
x_buf  right_hi_if_timer_block_n69_dig_mux ( .i(n98), .o(right_hi_if_timer_block_n69_dig_mux_31712) );
x_buf  right_hi_if_timer_block_n69_srinv ( .i(right_hi_if_timer_block_write_ctrl3_0), .o(right_hi_if_timer_block_n69_srinv_31704) );
x_buf  right_hi_if_timer_block_n69_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n69_clkinv_31710) );
x_buf  left_hi_if_timer_block_n27_xused ( .i(left_hi_if_timer_block_n27), .o(left_hi_if_timer_block_n27_0) );
x_buf  left_hi_if_timer_block_n27_dif_mux ( .i(left_hi_if_timer_block_n27_dig_mux_31760), .o(left_hi_if_timer_block_n27_dif_mux_31773) );
x_buf  left_hi_if_timer_block_n27_dig_mux ( .i(n100), .o(left_hi_if_timer_block_n27_dig_mux_31760) );
x_buf  left_hi_if_timer_block_n27_srinv ( .i(left_hi_if_timer_block_write_ctrl1_0), .o(left_hi_if_timer_block_n27_srinv_31752) );
x_buf  left_hi_if_timer_block_n27_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n27_clkinv_31758) );
x_buf  left_hi_if_timer_block_n69_xused ( .i(left_hi_if_timer_block_n69), .o(left_hi_if_timer_block_n69_0) );
x_buf  left_hi_if_timer_block_n69_dif_mux ( .i(left_hi_if_timer_block_n69_dig_mux_31808), .o(left_hi_if_timer_block_n69_dif_mux_31821) );
x_buf  left_hi_if_timer_block_n69_dig_mux ( .i(n98), .o(left_hi_if_timer_block_n69_dig_mux_31808) );
x_buf  left_hi_if_timer_block_n69_srinv ( .i(left_hi_if_timer_block_write_ctrl3_0), .o(left_hi_if_timer_block_n69_srinv_31800) );
x_buf  left_hi_if_timer_block_n69_clkinv ( .i(wrn_bufgp), .o(left_hi_if_timer_block_n69_clkinv_31806) );
x_buf  right_hi_if_timer_block_ten_dymux ( .i(right_hi_if_timer_block_ten_wr_7584), .o(right_hi_if_timer_block_ten_dymux_31843) );
x_buf  right_hi_if_timer_block_ten_clkinv ( .i(clk_in_ibuf_7548), .o(right_hi_if_timer_block_ten_clkinv_31840) );
x_buf  right_hi_if_timer_block_n29_xused ( .i(right_hi_if_timer_block_n29), .o(right_hi_if_timer_block_n29_0) );
x_buf  right_hi_if_timer_block_n29_dif_mux ( .i(right_hi_if_timer_block_n29_dig_mux_31870), .o(right_hi_if_timer_block_n29_dif_mux_31883) );
x_buf  right_hi_if_timer_block_n29_dig_mux ( .i(n99), .o(right_hi_if_timer_block_n29_dig_mux_31870) );
x_buf  right_hi_if_timer_block_n29_srinv ( .i(right_hi_if_timer_block_write_ctrl_0), .o(right_hi_if_timer_block_n29_srinv_31862) );
x_buf  right_hi_if_timer_block_n29_clkinv ( .i(wrn_bufgp), .o(right_hi_if_timer_block_n29_clkinv_31868) );
x_ff_NO_set  right_hi_if_dataout_block_p4lcr_1 (  .i(right_hi_if_dataout_block_p4lcr_1__dxmux_10125), .ce(right_hi_if_dataout_block_p4lcr_1__ceinv_10113), .clk(right_hi_if_dataout_block_p4lcr_1__clkinv_10114), .rst(right_hi_if_dataout_block_p4lcr_1__srinv_10115), .o(right_hi_if_dataout_block_p4lcr_1_) );
x_lut4_0x4444 right_hi_if_timer_block_mcount_prescale_cnt_lut_5_ ( .i0( right_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .i1( \FlexBus_right_hi_if_timer_block_prescale_cnt[5] ), .o( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[5] ) ) ;
x_ff_NO_rst  right_hi_if_dataout_block_p4lcr_0 (  .i(right_hi_if_dataout_block_p4lcr_1__dymux_10117), .ce(right_hi_if_dataout_block_p4lcr_1__ceinv_10113), .clk(right_hi_if_dataout_block_p4lcr_1__clkinv_10114), .set(right_hi_if_dataout_block_p4lcr_1__srinv_10115), .o(right_hi_if_dataout_block_p4lcr_0_) );
x_lut4_0xfff0 right_hi_if_dataout_block_fifo_wr_en1_or00001 ( .i2( nlwbuffersignal_right_hi_if_dataout_block_fifo_wr_en1_or00001_adr3 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_fifo_wr_en1_or00001_adr4 ), .o( right_hi_if_dataout_block_fifo_wr_en1_or0000 ) ) ;
x_ff_NO_set  left_hi_if_timer_block_prescale_cnt_2 (  .i ( left_hi_if_timer_block_prescale_cnt_2__dxmux_10859 ), .ce ( left_hi_if_timer_block_prescale_cnt_2__ceinv_10818 ), .clk ( left_hi_if_timer_block_prescale_cnt_2__clkinv_10819 ), .rst ( left_hi_if_timer_block_prescale_cnt_2__srinv_10820 ), .o ( \FlexBus_left_hi_if_timer_block_prescale_cnt[2] ) );
x_lut4_0x0f00 left_hi_if_timer_block_mcount_prescale_cnt_lut_2_ ( .i2( left_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .i3( \FlexBus_left_hi_if_timer_block_prescale_cnt[2] ), .o( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[2] ) ) ;
x_lut4_0x2222 right_hi_if_timer_block_mcount_bit_counter_lut_1_ ( .i0( nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_1__adr1 ), .i1( nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_1__adr2 ), .o( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[1] ) ) ;
x_lut4_0x0f00 right_hi_if_timer_block_mcount_bit_counter_lut_6_ ( .i2( nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_6__adr3 ), .i3( \FlexBus_right_hi_if_timer_block_bit_counter[6] ), .o( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[6] ) ) ;
x_ff_NO_set  left_hi_if_timer_block_bit_counter_2 (  .i ( left_hi_if_timer_block_bit_counter_2__dxmux_11319 ), .ce ( left_hi_if_timer_block_bit_counter_2__ceinv_11278 ), .clk ( left_hi_if_timer_block_bit_counter_2__clkinv_11279 ), .rst ( left_hi_if_timer_block_bit_counter_2__srinv_11280 ), .o ( \FlexBus_left_hi_if_timer_block_bit_counter[2] ) );
x_ff_NO_set  right_hi_if_datain_block_i2csbytecnt_1 (  .i ( right_hi_if_datain_block_i2csbytecnt_0__dymux_11469 ), .ce ( right_hi_if_datain_block_i2csbytecnt_0__ceinv_11453 ), .clk ( right_hi_if_datain_block_i2csbytecnt_0__clkinv_11454 ), .rst ( right_hi_if_datain_block_i2csbytecnt_0__srinv_11455 ), .o ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[1] ) );
x_lut4_0x1b1b right_hi_if_datain_block_mcount_i2csbytecnt_lut_1_ ( .i0( nlwbuffersignal_right_hi_if_datain_block_mcount_i2csbytecnt_lut_1__adr1 ), .i1( \FlexBus_right_hi_if_datain_block_i2csbytecnt[1] ), .i2( nlwbuffersignal_right_hi_if_datain_block_mcount_i2csbytecnt_lut_1__adr3 ), .o( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[1] ) ) ;
x_ff_NO_set  left_hi_if_datain_block_i2csbytecnt_1 (  .i ( left_hi_if_datain_block_i2csbytecnt_0__dymux_11826 ), .ce ( left_hi_if_datain_block_i2csbytecnt_0__ceinv_11810 ), .clk ( left_hi_if_datain_block_i2csbytecnt_0__clkinv_11811 ), .rst ( left_hi_if_datain_block_i2csbytecnt_0__srinv_11812 ), .o ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[1] ) );
x_lut4_0xbb88 left_hi_if_dataout_block_mmux_shift_bit_outi_6 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_6_adr1 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_6_adr2 ), .i3( left_hi_if_dataout_block_shift_data_12__0 ), .o( left_hi_if_dataout_block_mmux_shift_bit_outi_6_13217 ) ) ;
x_lut4_0xb8b8 right_hi_if_dataout_block_mmux_clk_loop_outi_84 ( .i0( \FlexBus_right_hi_if_dataout_block_clk_loop[11] ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_84_adr2 ), .i2( \FlexBus_right_hi_if_dataout_block_clk_loop[10] ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_84_12731 ) ) ;
x_ff_NO_set  right_hi_if_datain_block_i2csbytecnt_6 (  .i ( right_hi_if_datain_block_i2csbytecnt_6__dxmux_11669 ), .ce ( right_hi_if_datain_block_i2csbytecnt_6__ceinv_11630 ), .clk ( right_hi_if_datain_block_i2csbytecnt_6__clkinv_11631 ), .rst ( right_hi_if_datain_block_i2csbytecnt_6__srinv_11632 ), .o ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[6] ) );
x_lut4_0x0f33 left_hi_if_datain_block_mcount_i2csbytecnt_lut_1_ ( .i1( \FlexBus_left_hi_if_datain_block_i2csbytecnt[1] ), .i2( left_hi_if_datain_block_i2cs_1_ ), .i3( nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_1__adr4 ), .o( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[1] ) ) ;
x_lut4_0xdd88 left_hi_if_dataout_block_mmux_clk_loop_outi_81 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_81_adr1 ), .i1( \FlexBus_left_hi_if_dataout_block_clk_loop[21] ), .i3( \FlexBus_left_hi_if_dataout_block_clk_loop[20] ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_81_12987 ) ) ;
x_lut4_0xe2e2 right_hi_if_dataout_block_mmux_clk_loop_outi_9 ( .i0( \FlexBus_right_hi_if_dataout_block_clk_loop[16] ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_9_adr2 ), .i2( \FlexBus_right_hi_if_dataout_block_clk_loop[17] ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_9_12782 ) ) ;
x_lut4_0xcaca right_hi_if_dataout_block_mmux_clk_loop_outi_72 ( .i0( \FlexBus_right_hi_if_dataout_block_clk_loop[22] ), .i1( \FlexBus_right_hi_if_dataout_block_clk_loop[23] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_72_adr3 ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_72_12761 ) ) ;
x_lut4_0xfa50 left_hi_if_dataout_block_mmux_clk_loop_outi_91 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_91_adr1 ), .i2( \FlexBus_left_hi_if_dataout_block_clk_loop[8] ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_91_adr4 ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_91_12957 ) ) ;
x_lut4_0xcaca right_hi_if_dataout_block_mmux_clk_loop_outi_91 ( .i0( \FlexBus_right_hi_if_dataout_block_clk_loop[8] ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_91_adr2 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_91_adr3 ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_91_12722 ) ) ;
x_lut4_0xcfc0 right_hi_if_dataout_block_mmux_clk_loop_outi_82 ( .i1( \FlexBus_right_hi_if_dataout_block_clk_loop[19] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_82_adr3 ), .i3( \FlexBus_right_hi_if_dataout_block_clk_loop[18] ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_82_12792 ) ) ;
x_lut4_0xe2e2 right_hi_if_dataout_block_mmux_clk_loop_outi_8 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_8_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_8_adr2 ), .i2( \FlexBus_right_hi_if_dataout_block_clk_loop[25] ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_8_12662 ) ) ;
x_lut4_0xfa0a right_hi_if_dataout_block_mmux_clk_loop_outi_71 ( .i0( \FlexBus_right_hi_if_dataout_block_clk_loop[26] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_71_adr3 ), .i3( \FlexBus_right_hi_if_dataout_block_clk_loop[27] ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_71_12671 ) ) ;
x_lut4_0xf5a0 left_hi_if_dataout_block_mmux_clk_loop_outi_92 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_92_adr1 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_92_adr3 ), .i3( \FlexBus_left_hi_if_dataout_block_clk_loop[4] ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_92_13048 ) ) ;
x_lut4_0xf0cc left_hi_if_dataout_block_mmux_clk_loop_outi_83 ( .i1( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_83_adr2 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_83_adr3 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_83_adr4 ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_83_12927 ) ) ;
x_lut4_0xacac left_hi_if_dataout_block_mmux_shift_bit_outi_71 ( .i0( left_hi_if_dataout_block_shift_data_5__0 ), .i1( left_hi_if_dataout_block_shift_data_4__0 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_71_adr3 ), .o( left_hi_if_dataout_block_mmux_shift_bit_outi_71_13278 ) ) ;
x_lut4_0xb8b8 left_hi_if_dataout_block_mmux_shift_bit_outi_62 ( .i0( left_hi_if_dataout_block_shift_data_7__0 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_62_adr2 ), .i2( left_hi_if_dataout_block_shift_data_6__0 ), .o( left_hi_if_dataout_block_mmux_shift_bit_outi_62_13287 ) ) ;
x_lut4_0x1555 right_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_11 ( .i0( right_hi_if_dataout_block_fifo_flush_8054 ), .i1( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[2] ), .i2( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[1] ), .i3( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ), .o( right_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_1 ) ) ;
x_lut4_0xaaee left_hi_if_datain_block_statesda_scl_fsm_ffd10_in2 ( .i0( left_hi_if_datain_block_statesda_scl_fsm_ffd1_8099 ), .i1( left_hi_if_datain_block_statesda_scl_fsm_ffd10_8097 ), .i3( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd10_in2_adr4 ), .o( left_hi_if_datain_block_statesda_scl_fsm_ffd10_in2_15392 ) ) ;
x_lut4_0xf0aa right_hi_if_timer_block_ext_trig_mux0000_f ( .i0( right_hi_if_timer_block_ext_trig3p_8121 ), .i2( right_hi_if_timer_block_ext_trig4p_8122 ), .i3( nlwbuffersignal_right_hi_if_timer_block_ext_trig_mux0000_f_adr4 ), .o( n258 ) ) ;
x_latche  right_hi_if_timer_block_ext_trig ( .i(right_hi_if_timer_block_ext_trig_dxmux_15528), .ge(right_hi_if_timer_block_ext_trig_ceinv_15506), .clk(nlwinvertersignal_right_hi_if_timer_block_ext_trig_clk), .set(right_hi_if_timer_block_ext_trig_ffx_set), .rst(right_hi_if_timer_block_ext_trig_ffx_rstand_15535), .o(right_hi_if_timer_block_ext_trig_8124) );
x_buf  right_hi_if_timer_block_ext_trig_ffx_setor ( .i(right_hi_if_timer_block_ext_trig__and0001), .o(right_hi_if_timer_block_ext_trig_ffx_set) );
x_buf  right_hi_if_timer_block_ext_trig_ffx_rstand ( .i(right_hi_if_timer_block_ext_trig__and0000), .o(right_hi_if_timer_block_ext_trig_ffx_rstand_15535) );
x_lut4_0x4000 right_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_12 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_12_adr1 ), .i1( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[2] ), .i2( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[1] ), .i3( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ), .o( right_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_11_16020 ) ) ;
x_lut4_0xccaa right_hi_if_timer_block_ext_trig_mux0000_g ( .i0( right_hi_if_timer_block_ext_trig3n_8119 ), .i1( right_hi_if_timer_block_ext_trig4n_8120 ), .i3( nlwbuffersignal_right_hi_if_timer_block_ext_trig_mux0000_g_adr4 ), .o( n259 ) ) ;
x_lut4_0x006c right_hi_if_timer_block_mcount_frame_cnt_xor_2_11 ( .i0( \FlexBus_right_hi_if_timer_block_frame_cnt[0] ), .i1( \FlexBus_right_hi_if_timer_block_frame_cnt[2] ), .i2( \FlexBus_right_hi_if_timer_block_frame_cnt[1] ), .i3( right_hi_if_timer_block_frame_cnt_cmp_eq0000_0 ), .o( right_hi_if_timer_block_mcount_frame_cnt2 ) ) ;
x_lut4_0x020f control_logic_data_mux0000_0_33_sw01 ( .i0( left_hi_if_timer_block_hibcr_int_0_ ), .i1( nlwbuffersignal_control_logic_data_mux0000_0_33_sw01_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_0_33_sw01_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_0_33_sw01_adr4 ), .o( control_logic_data_mux0000_0_33_sw0 ) ) ;
x_lut4_0x7ff7 left_hi_if_timer_block_i2c_sclint_mux00011 ( .i0( nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00011_adr1 ), .i1( nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00011_adr2 ), .i2( nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00011_adr3 ), .i3( nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00011_adr4 ), .o( left_hi_if_timer_block_i2c_sclint_mux00011_16289 ) ) ;
x_lut4_0x0200 control_logic_data_mux0000_0_33_sw02 ( .i0( left_hi_if_timer_block_hibcr_int_0_ ), .i1( nlwbuffersignal_control_logic_data_mux0000_0_33_sw02_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_0_33_sw02_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_0_33_sw02_adr4 ), .o( control_logic_data_mux0000_0_33_sw01_15033 ) ) ;
x_lut4_0xafef left_hi_if_datain_block_statesda_scl_fsm_ffd10_in1 ( .i0( left_hi_if_datain_block_statesda_scl_fsm_ffd1_8099 ), .i1( left_hi_if_datain_block_statesda_scl_fsm_ffd10_8097 ), .i2( left_hi_if_datain_block_i2cs_15_ ), .i3( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd10_in1_adr4 ), .o( left_hi_if_datain_block_statesda_scl_fsm_ffd10_in1_15399 ) ) ;
x_ff_NO_rst  left_hi_if_datain_block_statesda_scl_fsm_ffd10 (  .i(left_hi_if_datain_block_statesda_scl_fsm_ffd10_dxmux_15403), .ce(left_hi_if_datain_block_statesda_scl_fsm_ffd10_ceinv_15384), .clk(left_hi_if_datain_block_statesda_scl_fsm_ffd10_clkinv_15385), .set(left_hi_if_datain_block_statesda_scl_fsm_ffd10_ffx_set), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd10_8097) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd10_ffx_setor ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd10_ffx_set) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_ra_l_3 (  .i ( right_hi_if_dataout_block_fifo_ra_l_3__dxmux_16031 ), .ce ( right_hi_if_dataout_block_fifo_ra_l_3__ceinv_16013 ), .clk ( right_hi_if_dataout_block_fifo_ra_l_3__clkinv_16014 ), .rst ( right_hi_if_dataout_block_fifo_ra_l_3__ffx_rstand_16037 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[3] ) );
x_buf  right_hi_if_dataout_block_fifo_ra_l_3__ffx_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_ra_l_3__ffx_rstand_16037) );
x_ff_NO_rst  right_hi_if_datain_block_icc_ifcs_1 (  .i ( right_hi_if_datain_block_icc_ifcs_1__dxmux_21267 ), .ce ( right_hi_if_datain_block_icc_ifcs_1__ceinv_21255 ), .clk ( right_hi_if_datain_block_icc_ifcs_1__clkinv_21256 ), .set ( right_hi_if_datain_block_icc_ifcs_1__srinv_21257 ), .o ( \FlexBus_right_hi_if_datain_block_icc_ifcs[1] ) );
x_ff_NO_ce_set  common_functions_div_clk_0 (  .i ( common_functions_div_clk_1__dymux_18917 ), .clk ( common_functions_div_clk_1__clkinv_18906 ), .rst ( common_functions_div_clk_1__srinv_18907 ), .o ( \FlexBus_common_functions_div_clk[0] ) );
x_lut4_0x7ff7 left_hi_if_timer_block_i2c_sclint_mux00012 ( .i0( nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00012_adr1 ), .i1( nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00012_adr2 ), .i2( nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00012_adr3 ), .i3( nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00012_adr4 ), .o( left_hi_if_timer_block_i2c_sclint_mux00012_16282 ) ) ;
x_lut4_0xbaff control_logic_data_mux0000_8_38 ( .i0( control_logic_data_cmp_eq0002 ), .i1( nlwbuffersignal_control_logic_data_mux0000_8_38_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_8_38_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_8_38_adr4 ), .o( control_logic_data_mux0000_8_38_21173 ) ) ;
x_lut4_0x3300 common_functions_mcount_div_clk_xor_0_11 ( .i1( nlwbuffersignal_common_functions_mcount_div_clk_xor_0_11_adr2 ), .i3( common_functions_csfri_2_ ), .o( common_functions_mcount_div_clk ) ) ;
x_ff_NO_set  left_hi_if_datain_block_statesda_scl_fsm_ffd2 (  .i(left_hi_if_datain_block_statesda_scl_fsm_ffd2_dxmux_18374), .ce(left_hi_if_datain_block_statesda_scl_fsm_ffd2_ceinv_18346), .clk(left_hi_if_datain_block_statesda_scl_fsm_ffd2_clkinv_18347), .rst(left_hi_if_datain_block_statesda_scl_fsm_ffd2_srinv_18348), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd2_8095) );
x_lut4_0xfffe left_hi_if_datain_block_data_shiftint_mux00008 ( .i0( nlwbuffersignal_left_hi_if_datain_block_data_shiftint_mux00008_adr1 ), .i1( left_hi_if_datain_block_statesda_scl_fsm_ffd10_8097 ), .i2( nlwbuffersignal_left_hi_if_datain_block_data_shiftint_mux00008_adr3 ), .i3( left_hi_if_datain_block_statesda_scl_fsm_ffd3_8338 ), .o( left_hi_if_datain_block_data_shiftint_mux00008_18371 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_statesda_scl_fsm_ffd1 (  .i(left_hi_if_datain_block_statesda_scl_fsm_ffd2_dymux_18358), .ce(left_hi_if_datain_block_statesda_scl_fsm_ffd2_ceinv_18346), .clk(left_hi_if_datain_block_statesda_scl_fsm_ffd2_clkinv_18347), .rst(left_hi_if_datain_block_statesda_scl_fsm_ffd2_srinv_18348), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd1_8099) );
x_lut4_0xaa00 left_hi_if_datain_block_statesda_scl_fsm_ffd1_in1 ( .i0( left_hi_if_datain_block_i2cs_15_ ), .i3( left_hi_if_datain_block_statesda_scl_fsm_ffd2_8095 ), .o( left_hi_if_datain_block_statesda_scl_fsm_ffd1_in ) ) ;
x_lut4_0x8241 right_hi_if_timer_block_frame_cnt_cmp_eq0000562 ( .i0( \FlexBus_right_hi_if_timer_block_frame_cnt[3] ), .i1( right_hi_if_timer_block_hibcr_int_11_ ), .i2( \FlexBus_right_hi_if_timer_block_frame_cnt[2] ), .i3( right_hi_if_timer_block_hibcr_int_12_ ), .o( right_hi_if_timer_block_frame_cnt_cmp_eq0000562_18707 ) ) ;
x_ff_NO_set  right_hi_if_timer_block_frame_cnt_2 (  .i ( right_hi_if_timer_block_frame_cnt_2__dymux_18695 ), .ce ( right_hi_if_timer_block_frame_cnt_2__ceinv_18685 ), .clk ( right_hi_if_timer_block_frame_cnt_2__clkinv_18686 ), .rst ( right_hi_if_timer_block_frame_cnt_2__ffy_rstand_18701 ), .o ( \FlexBus_right_hi_if_timer_block_frame_cnt[2] ) );
x_buf  right_hi_if_timer_block_frame_cnt_2__ffy_rstand ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_frame_cnt_2__ffy_rstand_18701) );
x_lut4_0x0808 control_logic_data_cmp_eq00021 ( .i0( nlwbuffersignal_control_logic_data_cmp_eq00021_adr1 ), .i1( n221_0 ), .i2( nlwbuffersignal_control_logic_data_cmp_eq00021_adr3 ), .o( control_logic_data_cmp_eq0002_pack_2 ) ) ;
x_ff_NO_rst  right_hi_if_datain_block_icc_ifcs_0 (  .i ( right_hi_if_datain_block_icc_ifcs_1__dymux_21259 ), .ce ( right_hi_if_datain_block_icc_ifcs_1__ceinv_21255 ), .clk ( right_hi_if_datain_block_icc_ifcs_1__clkinv_21256 ), .set ( right_hi_if_datain_block_icc_ifcs_1__srinv_21257 ), .o ( \FlexBus_right_hi_if_datain_block_icc_ifcs[0] ) );
x_ff_NO_rst  left_hi_if_datain_block_icc_ifcs_1 (  .i ( left_hi_if_datain_block_icc_ifcs_1__dxmux_21293 ), .ce ( left_hi_if_datain_block_icc_ifcs_1__ceinv_21281 ), .clk ( left_hi_if_datain_block_icc_ifcs_1__clkinv_21282 ), .set ( left_hi_if_datain_block_icc_ifcs_1__srinv_21283 ), .o ( \FlexBus_left_hi_if_datain_block_icc_ifcs[1] ) );
x_lut4_0xeca0 control_logic_data_mux0000_2_4 ( .i0( \FlexBus_left_hi_if_datain_block_i_fifo[2] ), .i1( \FlexBus_right_hi_if_datain_block_i_fifo[2] ), .i2( nlwbuffersignal_control_logic_data_mux0000_2_4_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_2_4_adr4 ), .o( control_logic_data_mux0000_2_4_20821 ) ) ;
x_lut4_0xf888 control_logic_data_mux0000_3_4 ( .i0( \FlexBus_right_hi_if_datain_block_i_fifo[3] ), .i1( nlwbuffersignal_control_logic_data_mux0000_3_4_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_3_4_adr3 ), .i3( \FlexBus_left_hi_if_datain_block_i_fifo[3] ), .o( control_logic_data_mux0000_3_4_20828 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_statesda_scl_fsm_ffd3 (  .i(left_hi_if_datain_block_statesda_scl_fsm_ffd3_dxmux_23712), .ce(left_hi_if_datain_block_statesda_scl_fsm_ffd3_ceinv_23686), .clk(left_hi_if_datain_block_statesda_scl_fsm_ffd3_clkinv_23687), .rst(left_hi_if_datain_block_statesda_scl_fsm_ffd3_srinv_23688), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd3_8338) );
x_lut4_0xefff control_logic_rd_ioint_r_sw1 ( .i0( nlwbuffersignal_control_logic_rd_ioint_r_sw1_adr1 ), .i1( nlwbuffersignal_control_logic_rd_ioint_r_sw1_adr2 ), .i2( n25_0 ), .i3( n112 ), .o( n218_pack_1 ) ) ;
x_ramd16  left_hi_if_dataout_block_mram_ram_l3_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr4), .i(left_hi_if_dataout_block_shift_data_2__dig_mux_28112), .clk(left_hi_if_dataout_block_shift_data_2__clkinv_28110), .we(left_hi_if_dataout_block_shift_data_2__srinv_28104), .o(left_hi_if_dataout_block_shift_data_2__g_ramout) );
x_ramd16  right_hi_if_dataout_block_mram_ram_h8_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr4), .i(right_hi_if_dataout_block_shift_data_15__dig_mux_27776), .clk(right_hi_if_dataout_block_shift_data_15__clkinv_27774), .we(right_hi_if_dataout_block_shift_data_15__srinv_27768), .o(right_hi_if_dataout_block_shift_data_15__g_ramout) );
x_ramd16 right_hi_if_dataout_block_mram_ram_h8_slicem_f (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_f_radr1 ), .radr1 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[1] ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[2] ), .radr3 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[3] ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_15__dif_mux_27789 ), .clk ( right_hi_if_dataout_block_shift_data_15__clkinv_27774 ), .we ( right_hi_if_dataout_block_shift_data_15__srinv_27768 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[15] ) );
x_ramd16 right_hi_if_dataout_block_mram_ram_l5_slicem_f (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_f_radr2 ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[2] ), .radr3 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[3] ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr2 ), .wadr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_4__dif_mux_28286 ), .clk ( right_hi_if_dataout_block_shift_data_4__clkinv_28271 ), .we ( right_hi_if_dataout_block_shift_data_4__srinv_28265 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[4] ) );
x_ramd16 right_hi_if_dataout_block_mram_ram_l5_slicem_g (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_g_radr1 ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_g_radr2 ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_g_radr4 ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr2 ), .wadr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_4__dig_mux_28273 ), .clk ( right_hi_if_dataout_block_shift_data_4__clkinv_28271 ), .we ( right_hi_if_dataout_block_shift_data_4__srinv_28265 ), .o ( right_hi_if_dataout_block_shift_data_4__g_ramout ) );
x_ramd16 left_hi_if_dataout_block_mram_ram_l3_slicem_f (.radr0 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_f_radr2 ), .radr2 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[2] ), .radr3 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[3] ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr4 ), .i ( left_hi_if_dataout_block_shift_data_2__dif_mux_28125 ), .clk ( left_hi_if_dataout_block_shift_data_2__clkinv_28110 ), .we ( left_hi_if_dataout_block_shift_data_2__srinv_28104 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[2] ) );
x_ff_NO_set  left_hi_if_dataout_block_hidsc_9 (  .i(left_hi_if_dataout_block_hidsc_10__dymux_28716), .ce(left_hi_if_dataout_block_hidsc_10__ceinv_28712), .clk(left_hi_if_dataout_block_hidsc_10__clkinv_28713), .rst(left_hi_if_dataout_block_hidsc_10__srinv_28714), .o(left_hi_if_dataout_block_hidsc_9_) );
x_ff_NO_rst  left_hi_if_dataout_block_p3lcr_12 (  .i(left_hi_if_dataout_block_p3lcr_12__dxmux_30038), .ce(left_hi_if_dataout_block_p3lcr_12__ceinv_30025), .clk(left_hi_if_dataout_block_p3lcr_12__clkinv_30026), .set(left_hi_if_dataout_block_p3lcr_12__srinv_30027), .o(left_hi_if_dataout_block_p3lcr_12_) );
x_lut4_0x0004 control_logic_rd_ioint_r ( .i0( n218 ), .i1( nlwbuffersignal_control_logic_rd_ioint_r_adr2 ), .i2( nlwbuffersignal_control_logic_rd_ioint_r_adr3 ), .i3( nlwbuffersignal_control_logic_rd_ioint_r_adr4 ), .o( rd_ioint_r ) ) ;
x_ramd16  left_hi_if_timer_block_mram_ramb9_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_f_radr1), .radr1(left_hi_if_timer_block_frame_cnt_1_2_7427), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_f_wadr4), .i(left_hi_if_timer_block_n21_dif_mux_10091), .clk(left_hi_if_timer_block_n21_clkinv_10076), .we(left_hi_if_timer_block_n21_srinv_10070), .o(left_hi_if_timer_block_n21) );
x_ff_NO_set  left_hi_if_datain_block_i_fifo_2 (  .i ( left_hi_if_datain_block_i_fifo_3__dymux_10325 ), .ce ( left_hi_if_datain_block_i_fifo_3__ceinv_10321 ), .clk ( left_hi_if_datain_block_i_fifo_3__clkinv_10322 ), .rst ( left_hi_if_datain_block_i_fifo_3__srinv_10323 ), .o ( \FlexBus_left_hi_if_datain_block_i_fifo[2] ) );
x_ramd16  left_hi_if_timer_block_mram_ramb9_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_wadr4), .i(left_hi_if_timer_block_n21_dig_mux_10078), .clk(left_hi_if_timer_block_n21_clkinv_10076), .we(left_hi_if_timer_block_n21_srinv_10070), .o(left_hi_if_timer_block_n21_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_ramb5_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_wadr4), .i(left_hi_if_timer_block_n13_dif_mux_9755), .clk(left_hi_if_timer_block_n13_clkinv_9740), .we(left_hi_if_timer_block_n13_srinv_9734), .o(left_hi_if_timer_block_n13) );
x_ramd16  left_hi_if_timer_block_mram_ramb5_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_wadr4), .i(left_hi_if_timer_block_n13_dig_mux_9742), .clk(left_hi_if_timer_block_n13_clkinv_9740), .we(left_hi_if_timer_block_n13_srinv_9734), .o(left_hi_if_timer_block_n13_g_ramout) );
x_lut4_0x00f0 left_hi_if_timer_block_mcount_bit_counter_lut_6_ ( .i2( \FlexBus_left_hi_if_timer_block_bit_counter[6] ), .i3( left_hi_if_timer_block_bit_counter_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[6] ) ) ;
x_lut4_0xfcfc left_hi_if_dataout_block_fifo_wr_en1_or00001 ( .i1( left_hi_if_dataout_block_fifo_wr_en3_7541 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_fifo_wr_en1_or00001_adr3 ), .o( left_hi_if_dataout_block_fifo_wr_en1_or0000 ) ) ;
x_lut4_0x7520 control_logic_data_mux0000_7_60 ( .i0( n21 ), .i1( nlwbuffersignal_control_logic_data_mux0000_7_60_adr2 ), .i2( right_hi_if_timer_block_hitcr_int_7_ ), .i3( nlwbuffersignal_control_logic_data_mux0000_7_60_adr4 ), .o( control_logic_data_mux0000_7_60_23513 ) ) ;
x_ramd16 right_hi_if_dataout_block_mram_ram_l8_slicem_g (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_g_radr1 ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_g_radr2 ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_g_radr4 ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr2 ), .wadr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_7__dig_mux_28561 ), .clk ( right_hi_if_dataout_block_shift_data_7__clkinv_28559 ), .we ( right_hi_if_dataout_block_shift_data_7__srinv_28553 ), .o ( right_hi_if_dataout_block_shift_data_7__g_ramout ) );
x_ff_NO_set  right_hi_if_datain_block_inputcap_7 (  .i ( right_hi_if_datain_block_inputcap_7__dxmux_20851 ), .ce ( right_hi_if_datain_block_inputcap_7__ceinv_20838 ), .clk ( right_hi_if_datain_block_inputcap_7__clkinv_20839 ), .rst ( right_hi_if_datain_block_inputcap_7__srinv_20840 ), .o ( \FlexBus_right_hi_if_datain_block_inputcap[7] ) );
x_lut4_0x8000 control_logic_p3lcr_wr_l_cmp_eq00001 ( .i0( n16 ), .i1( nlwbuffersignal_control_logic_p3lcr_wr_l_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_p3lcr_wr_l_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_p3lcr_wr_l_cmp_eq00001_adr4 ), .o( p3lcr_wr_l ) ) ;
x_ff_NO_set  right_hi_if_datain_block_inputcap_6 (  .i ( right_hi_if_datain_block_inputcap_7__dymux_20842 ), .ce ( right_hi_if_datain_block_inputcap_7__ceinv_20838 ), .clk ( right_hi_if_datain_block_inputcap_7__clkinv_20839 ), .rst ( right_hi_if_datain_block_inputcap_7__srinv_20840 ), .o ( \FlexBus_right_hi_if_datain_block_inputcap[6] ) );
x_lut4_0xeca0 control_logic_data_mux0000_7_4 ( .i0( nlwbuffersignal_control_logic_data_mux0000_7_4_adr1 ), .i1( \FlexBus_left_hi_if_datain_block_i_fifo[7] ), .i2( nlwbuffersignal_control_logic_data_mux0000_7_4_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_7_4_adr4 ), .o( control_logic_data_mux0000_7_4_21149 ) ) ;
x_lut4_0x8000 control_logic_hiocr_wr_l_cmp_eq00001 ( .i0( n16 ), .i1( n211 ), .i2( nlwbuffersignal_control_logic_hiocr_wr_l_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_hiocr_wr_l_cmp_eq00001_adr4 ), .o( hiocr_wr_l ) ) ;
x_lut4_0x6c00 right_hi_if_dataout_block_clk_loop_cnt_mux0001_2_1 ( .i0( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[1] ), .i1( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[2] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_mux0001_2_1_adr3 ), .i3( right_hi_if_dataout_block_n26 ), .o( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[2] ) ) ;
x_ff_NO_set  left_hi_if_datain_block_statesda_scl_fsm_ffd8 (  .i(left_hi_if_datain_block_statesda_scl_fsm_ffd9_dymux_18451), .ce(left_hi_if_datain_block_statesda_scl_fsm_ffd9_ceinv_18440), .clk(left_hi_if_datain_block_statesda_scl_fsm_ffd9_clkinv_18441), .rst(left_hi_if_datain_block_statesda_scl_fsm_ffd9_srinv_18442), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd8_8276) );
x_lut4_0xeac0 control_logic_data_mux0000_6_4 ( .i0( \FlexBus_left_hi_if_datain_block_i_fifo[6] ), .i1( \FlexBus_right_hi_if_datain_block_i_fifo[6] ), .i2( nlwbuffersignal_control_logic_data_mux0000_6_4_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_6_4_adr4 ), .o( control_logic_data_mux0000_6_4_21142 ) ) ;
x_lut4_0xffcc right_hi_if_datain_block_reset_intr_or00001 ( .i1( right_hi_if_datain_block_reset_intrint_8361 ), .i3( nlwbuffersignal_right_hi_if_datain_block_reset_intr_or00001_adr4 ), .o( right_hi_if_datain_block_reset_intr_or0000 ) ) ;
x_lut4_0x0550 right_hi_if_dataout_block_mcount_fifo_wa_xor_1_11 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr1 ), .i2( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .i3( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr4 ), .o( right_hi_if_dataout_block_mcount_fifo_wa1 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_fifo_wa_1 (  .i ( right_hi_if_dataout_block_fifo_wa_1__dxmux_18178 ), .ce ( right_hi_if_dataout_block_fifo_wa_1__ceinv_18150 ), .clk ( right_hi_if_dataout_block_fifo_wa_1__clkinv_18151 ), .rst ( right_hi_if_dataout_block_fifo_wa_1__srinv_18152 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ) );
x_ff_NO_ce_set  right_hi_if_datain_block_data_intrint (  .i(right_hi_if_datain_block_data_intrint_dymux_18820), .clk(right_hi_if_datain_block_data_intrint_clkinv_18809), .rst(right_hi_if_datain_block_data_intrint_ffy_rstand_18825), .o(right_hi_if_datain_block_data_intrint_7488) );
x_buf  right_hi_if_datain_block_data_intrint_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_data_intrint_ffy_rstand_18825) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_cnt_2 (  .i ( right_hi_if_dataout_block_clk_loop_cnt_2__dxmux_20989 ), .ce ( right_hi_if_dataout_block_clk_loop_cnt_2__ceinv_20970 ), .clk ( right_hi_if_dataout_block_clk_loop_cnt_2__clkinv_20971 ), .rst ( right_hi_if_dataout_block_clk_loop_cnt_2__ffx_rstand_20995 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[2] ) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_2__ffx_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_cnt_2__ffx_rstand_20995) );
x_ff_NO_set  left_hi_if_dataout_block_shift_c (  .i(left_hi_if_dataout_block_shift_c_dymux_18889), .ce(left_hi_if_dataout_block_shift_c_ceinv_18877), .clk(left_hi_if_dataout_block_shift_c_clkinv_18878), .rst(left_hi_if_dataout_block_shift_c_ffy_rstand_18895), .o(left_hi_if_dataout_block_shift_c_8253) );
x_buf  left_hi_if_dataout_block_shift_c_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_shift_c_ffy_rstand_18895) );
x_lut4_0x1122 left_hi_if_timer_block_mcount_frame_cnt_xor_1_11 ( .i0( \FlexBus_left_hi_if_timer_block_frame_cnt[0] ), .i1( left_hi_if_timer_block_frame_cnt_cmp_eq0000_0 ), .i3( \FlexBus_left_hi_if_timer_block_frame_cnt[1] ), .o( left_hi_if_timer_block_mcount_frame_cnt1 ) ) ;
x_lut4_0xfffe control_logic_data_or000195 ( .i0( control_logic_data_or000116_0 ), .i1( n176 ), .i2( control_logic_data_or00014_0 ), .i3( n224 ), .o( control_logic_data_not0001_inv ) ) ;
x_lut4_0x1444 right_hi_if_timer_block_mcount_frame_cnt_xor_4_11 ( .i0( right_hi_if_timer_block_frame_cnt_cmp_eq0000_0 ), .i1( nlwbuffersignal_right_hi_if_timer_block_mcount_frame_cnt_xor_4_11_adr2 ), .i2( \FlexBus_right_hi_if_timer_block_mcount_frame_cnt_cy[2] ), .i3( \FlexBus_right_hi_if_timer_block_frame_cnt[3] ), .o( right_hi_if_timer_block_mcount_frame_cnt4 ) ) ;
x_lut4_0xa000 left_hi_if_datain_block_statesda_scl_fsm_ffd8_in1 ( .i0( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd8_in1_adr1 ), .i2( left_hi_if_datain_block_statesda_scl_fsm_ffd10_8097 ), .i3( left_hi_if_datain_block_i2cs_15_ ), .o( left_hi_if_datain_block_statesda_scl_fsm_ffd8_in ) ) ;
x_lut4_0x000f right_hi_if_dataout_block_clk_loop_cnt_mux0001_0_31 ( .i2( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_mux0001_0_31_adr3 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_mux0001_0_31_adr4 ), .o( right_hi_if_dataout_block_n26_pack_2 ) ) ;
x_lut4_0x3300 right_hi_if_datain_block_data_intrint_and00001 ( .i1( right_hi_if_datain_block_reset_intrint_8361 ), .i3( nlwbuffersignal_right_hi_if_datain_block_data_intrint_and00001_adr4 ), .o( right_hi_if_datain_block_data_intrint_and0000 ) ) ;
x_lut4_0xccec left_hi_if_datain_block_statesda_scl_fsm_ffd9_in1 ( .i0( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd9_in1_adr1 ), .i1( left_hi_if_datain_block_statesda_scl_fsm_ffd8_8276 ), .i2( left_hi_if_datain_block_statesda_scl_fsm_ffd10_8097 ), .i3( left_hi_if_datain_block_i2cs_15_ ), .o( left_hi_if_datain_block_statesda_scl_fsm_ffd9_in ) ) ;
x_ff_NO_set  left_hi_if_datain_block_statesda_scl_fsm_ffd9 (  .i(left_hi_if_datain_block_statesda_scl_fsm_ffd9_dxmux_18466), .ce(left_hi_if_datain_block_statesda_scl_fsm_ffd9_ceinv_18440), .clk(left_hi_if_datain_block_statesda_scl_fsm_ffd9_clkinv_18441), .rst(left_hi_if_datain_block_statesda_scl_fsm_ffd9_srinv_18442), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd9_8340) );
x_lut4_0x5a55 left_hi_if_inout_block_dsp_intr_mux0000112 ( .i0( n45_0 ), .i2( nlwbuffersignal_left_hi_if_inout_block_dsp_intr_mux0000112_adr3 ), .i3( nlwbuffersignal_left_hi_if_inout_block_dsp_intr_mux0000112_adr4 ), .o( left_hi_if_inout_block_dsp_intr_mux0000111_16078 ) ) ;
x_lut4_0xecec control_logic_data_mux0000_3_1102 ( .i0( nlwbuffersignal_control_logic_data_mux0000_3_1102_adr1 ), .i1( control_logic_data_mux0000_3_4_0 ), .i2( n22_0 ), .o( control_logic_data_mux0000_3_1101_15777 ) ) ;
x_lut4_0xaaf0 left_hi_if_dataout_block_mmux_clk_loop_outi_7 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_7_adr1 ), .i2( \FlexBus_left_hi_if_dataout_block_clk_loop[28] ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_7_adr4 ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_7_12867 ) ) ;
x_lut4_0xf3c0 right_hi_if_dataout_block_mmux_clk_loop_outi_6 ( .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_6_adr2 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_6_adr3 ), .i3( \FlexBus_right_hi_if_dataout_block_clk_loop[30] ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_6_12641 ) ) ;
x_lut4_0xffec control_logic_data_mux0000_3_1101 ( .i0( nlwbuffersignal_control_logic_data_mux0000_3_1101_adr1 ), .i1( control_logic_data_mux0000_3_4_0 ), .i2( n22_0 ), .i3( n208 ), .o( control_logic_data_mux0000_3_110 ) ) ;
x_lut4_0xcaca right_hi_if_dataout_block_mmux_clk_loop_outi_7 ( .i0( \FlexBus_right_hi_if_dataout_block_clk_loop[28] ), .i1( \FlexBus_right_hi_if_dataout_block_clk_loop[29] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_7_adr3 ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_7_12632 ) ) ;
x_ff_NO_set  left_hi_if_timer_block_frame_cnt_1 (  .i ( left_hi_if_timer_block_frame_cnt_1__dxmux_18663 ), .ce ( left_hi_if_timer_block_frame_cnt_1__ceinv_18635 ), .clk ( left_hi_if_timer_block_frame_cnt_1__clkinv_18636 ), .rst ( left_hi_if_timer_block_frame_cnt_1__srinv_18637 ), .o ( \FlexBus_left_hi_if_timer_block_frame_cnt[1] ) );
x_lut4_0xfd5d common_functions_audio_clk_f ( .i0( common_functions_csfri_2_ ), .i1( nlwbuffersignal_common_functions_audio_clk_f_adr2 ), .i2( common_functions_csfri_0_ ), .i3( nlwbuffersignal_common_functions_audio_clk_f_adr4 ), .o( n262 ) ) ;
x_lut4_0x00f0 right_hi_if_timer_block_mcount_timer_lut_7_ ( .i2( \FlexBus_right_hi_if_timer_block_timer[7] ), .i3( right_hi_if_timer_block_timer_cmp_eq0000_0 ), .o( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[7] ) ) ;
x_lut4_0xee44 left_hi_if_dataout_block_mmux_clk_loop_outi_6 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_6_adr1 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_6_adr2 ), .i3( \FlexBus_left_hi_if_dataout_block_clk_loop[31] ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_6_12876 ) ) ;
x_lut4_0x00cc right_hi_if_timer_block_mcount_timer_lut_6_ ( .i1( \FlexBus_right_hi_if_timer_block_timer[6] ), .i3( right_hi_if_timer_block_timer_cmp_eq0000_0 ), .o( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[6] ) ) ;
x_ff_NO_set  right_hi_if_timer_block_frame_cnt_4 (  .i ( right_hi_if_timer_block_frame_cnt_4__dymux_18767 ), .ce ( right_hi_if_timer_block_frame_cnt_4__ceinv_18757 ), .clk ( right_hi_if_timer_block_frame_cnt_4__clkinv_18758 ), .rst ( right_hi_if_timer_block_frame_cnt_4__ffy_rstand_18773 ), .o ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ) );
x_buf  right_hi_if_timer_block_frame_cnt_4__ffy_rstand ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_frame_cnt_4__ffy_rstand_18773) );
x_lut4_0xcfc0 right_hi_if_dataout_block_mmux_clk_loop_outi_92 ( .i1( \FlexBus_right_hi_if_dataout_block_clk_loop[5] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_92_adr3 ), .i3( \FlexBus_right_hi_if_dataout_block_clk_loop[4] ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_92_12813 ) ) ;
x_lut4_0xfc0c right_hi_if_dataout_block_mmux_clk_loop_outi_85 ( .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_85_adr2 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_85_adr3 ), .i3( \FlexBus_right_hi_if_dataout_block_clk_loop[7] ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_85_12822 ) ) ;
x_lut4_0x00aa left_hi_if_timer_block_mcount_timer_lut_0_ ( .i0( \FlexBus_left_hi_if_timer_block_timer[0] ), .i3( left_hi_if_timer_block_timer_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[0] ) ) ;
x_lut4_0x330f left_hi_if_datain_block_mcount_i2csbytecnt_lut_0_ ( .i1( left_hi_if_datain_block_i2cs_0_ ), .i2( nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_0__adr3 ), .i3( left_hi_if_datain_block_i2csbytecnt_and0000 ), .o( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[0] ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_fifo_ra_l_3 (  .i ( left_hi_if_dataout_block_fifo_ra_l_3__dxmux_15992 ), .ce ( left_hi_if_dataout_block_fifo_ra_l_3__ceinv_15974 ), .clk ( left_hi_if_dataout_block_fifo_ra_l_3__clkinv_15975 ), .rst ( left_hi_if_dataout_block_fifo_ra_l_3__ffx_rstand_15998 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[3] ) );
x_buf  left_hi_if_dataout_block_fifo_ra_l_3__ffx_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_ra_l_3__ffx_rstand_15998) );
x_lut4_0x00cc left_hi_if_timer_block_mcount_timer_lut_1_ ( .i1( \FlexBus_left_hi_if_timer_block_timer[1] ), .i3( left_hi_if_timer_block_timer_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[1] ) ) ;
x_ff_NO_set  left_hi_if_timer_block_timer_0 (  .i ( left_hi_if_timer_block_timer_0__dxmux_12433 ), .ce ( left_hi_if_timer_block_timer_0__ceinv_12395 ), .clk ( left_hi_if_timer_block_timer_0__clkinv_12396 ), .rst ( left_hi_if_timer_block_timer_0__srinv_12397 ), .o ( \FlexBus_left_hi_if_timer_block_timer[0] ) );
x_lut4_0x2d22 left_hi_if_inout_block_dsp_intr_mux0000111 ( .i0( nlwbuffersignal_left_hi_if_inout_block_dsp_intr_mux0000111_adr1 ), .i1( \FlexBus_left_hi_if_inout_block_hiocr[1] ), .i2( \FlexBus_left_hi_if_inout_block_hiocr[2] ), .i3( nlwbuffersignal_left_hi_if_inout_block_dsp_intr_mux0000111_adr4 ), .o( left_hi_if_inout_block_dsp_intr_mux000011 ) ) ;
x_ff_NO_set  right_hi_if_timer_block_timer_7 (  .i ( right_hi_if_timer_block_timer_6__dymux_12355 ), .ce ( right_hi_if_timer_block_timer_6__ceinv_12341 ), .clk ( right_hi_if_timer_block_timer_6__clkinv_12342 ), .rst ( right_hi_if_timer_block_timer_6__srinv_12343 ), .o ( \FlexBus_right_hi_if_timer_block_timer[7] ) );
x_lut4_0x00aa left_hi_if_timer_block_mcount_bit_counter_lut_7_ ( .i0( \FlexBus_left_hi_if_timer_block_bit_counter[7] ), .i3( left_hi_if_timer_block_bit_counter_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[7] ) ) ;
x_ff_NO_set  left_hi_if_datain_block_i2csbytecnt_0 (  .i ( left_hi_if_datain_block_i2csbytecnt_0__dxmux_11846 ), .ce ( left_hi_if_datain_block_i2csbytecnt_0__ceinv_11810 ), .clk ( left_hi_if_datain_block_i2csbytecnt_0__clkinv_11811 ), .rst ( left_hi_if_datain_block_i2csbytecnt_0__srinv_11812 ), .o ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[0] ) );
x_lut4_0x330f right_hi_if_datain_block_mcount_i2csbytecnt_lut_0_ ( .i1( nlwbuffersignal_right_hi_if_datain_block_mcount_i2csbytecnt_lut_0__adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_mcount_i2csbytecnt_lut_0__adr3 ), .i3( right_hi_if_datain_block_i2csbytecnt_and0000 ), .o( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[0] ) ) ;
x_ff_NO_set  left_hi_if_timer_block_bit_counter_6 (  .i ( left_hi_if_timer_block_bit_counter_6__dxmux_11432 ), .ce ( left_hi_if_timer_block_bit_counter_6__ceinv_11397 ), .clk ( left_hi_if_timer_block_bit_counter_6__clkinv_11398 ), .rst ( left_hi_if_timer_block_bit_counter_6__srinv_11399 ), .o ( \FlexBus_left_hi_if_timer_block_bit_counter[6] ) );
x_lut4_0x0f33 left_hi_if_datain_block_mcount_i2csbytecnt_lut_9_ ( .i1( nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_9__adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_9__adr3 ), .i3( left_hi_if_datain_block_i2csbytecnt_and0000 ), .o( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[9] ) ) ;
x_ff_NO_set  right_hi_if_timer_block_timer_6 (  .i ( right_hi_if_timer_block_timer_6__dxmux_12376 ), .ce ( right_hi_if_timer_block_timer_6__ceinv_12341 ), .clk ( right_hi_if_timer_block_timer_6__clkinv_12342 ), .rst ( right_hi_if_timer_block_timer_6__srinv_12343 ), .o ( \FlexBus_right_hi_if_timer_block_timer[6] ) );
x_ff_NO_set  left_hi_if_timer_block_bit_counter_7 (  .i ( left_hi_if_timer_block_bit_counter_6__dymux_11411 ), .ce ( left_hi_if_timer_block_bit_counter_6__ceinv_11397 ), .clk ( left_hi_if_timer_block_bit_counter_6__clkinv_11398 ), .rst ( left_hi_if_timer_block_bit_counter_6__srinv_11399 ), .o ( \FlexBus_left_hi_if_timer_block_bit_counter[7] ) );
x_ff_NO_set  right_hi_if_datain_block_i2csbytecnt_0 (  .i ( right_hi_if_datain_block_i2csbytecnt_0__dxmux_11489 ), .ce ( right_hi_if_datain_block_i2csbytecnt_0__ceinv_11453 ), .clk ( right_hi_if_datain_block_i2csbytecnt_0__clkinv_11454 ), .rst ( right_hi_if_datain_block_i2csbytecnt_0__srinv_11455 ), .o ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[0] ) );
x_ff_NO_set  left_hi_if_datain_block_i2csbytecnt_9 (  .i ( left_hi_if_datain_block_i2csbytecnt_8__dymux_12068 ), .ce ( left_hi_if_datain_block_i2csbytecnt_8__ceinv_12047 ), .clk ( left_hi_if_datain_block_i2csbytecnt_8__clkinv_12048 ), .rst ( left_hi_if_datain_block_i2csbytecnt_8__srinv_12049 ), .o ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[9] ) );
x_lut4_0x0f33 right_hi_if_datain_block_mcount_i2csbytecnt_lut_5_ ( .i1( \FlexBus_right_hi_if_datain_block_i2csbytecnt[5] ), .i2( right_hi_if_datain_block_i2cs_5_ ), .i3( right_hi_if_datain_block_i2csbytecnt_and0000 ), .o( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[5] ) ) ;
x_ff_NO_set  left_hi_if_timer_block_timer_1 (  .i ( left_hi_if_timer_block_timer_0__dymux_12412 ), .ce ( left_hi_if_timer_block_timer_0__ceinv_12395 ), .clk ( left_hi_if_timer_block_timer_0__clkinv_12396 ), .rst ( left_hi_if_timer_block_timer_0__srinv_12397 ), .o ( \FlexBus_left_hi_if_timer_block_timer[1] ) );
x_lut4_0x03f3 left_hi_if_datain_block_mcount_i2csbytecnt_lut_8_ ( .i1( \FlexBus_left_hi_if_datain_block_i2csbytecnt[8] ), .i2( left_hi_if_datain_block_i2csbytecnt_and0000 ), .i3( left_hi_if_datain_block_i2cs_8_ ), .o( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[8] ) ) ;
x_ff_NO_set  right_hi_if_datain_block_i2csbytecnt_5 (  .i ( right_hi_if_datain_block_i2csbytecnt_4__dymux_11591 ), .ce ( right_hi_if_datain_block_i2csbytecnt_4__ceinv_11570 ), .clk ( right_hi_if_datain_block_i2csbytecnt_4__clkinv_11571 ), .rst ( right_hi_if_datain_block_i2csbytecnt_4__srinv_11572 ), .o ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[5] ) );
x_ff_NO_set  left_hi_if_datain_block_i_fifo_3 (  .i ( left_hi_if_datain_block_i_fifo_3__dxmux_10334 ), .ce ( left_hi_if_datain_block_i_fifo_3__ceinv_10321 ), .clk ( left_hi_if_datain_block_i_fifo_3__clkinv_10322 ), .rst ( left_hi_if_datain_block_i_fifo_3__srinv_10323 ), .o ( \FlexBus_left_hi_if_datain_block_i_fifo[3] ) );
x_ff_NO_set  left_hi_if_timer_block_prescale_cnt_7 (  .i ( left_hi_if_timer_block_prescale_cnt_6__dymux_10951 ), .ce ( left_hi_if_timer_block_prescale_cnt_6__ceinv_10937 ), .clk ( left_hi_if_timer_block_prescale_cnt_6__clkinv_10938 ), .rst ( left_hi_if_timer_block_prescale_cnt_6__srinv_10939 ), .o ( \FlexBus_left_hi_if_timer_block_prescale_cnt[7] ) );
x_lut4_0x5500 left_hi_if_timer_block_mcount_prescale_cnt_lut_7_ ( .i0( left_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .i3( \FlexBus_left_hi_if_timer_block_prescale_cnt[7] ), .o( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[7] ) ) ;
x_lut4_0x330f right_hi_if_datain_block_mcount_i2csbytecnt_lut_4_ ( .i1( right_hi_if_datain_block_i2cs_4_ ), .i2( \FlexBus_right_hi_if_datain_block_i2csbytecnt[4] ), .i3( right_hi_if_datain_block_i2csbytecnt_and0000 ), .o( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[4] ) ) ;
x_lut4_0xcfc0 left_hi_if_dataout_block_p4out_4_1 ( .i1( left_hi_if_dataout_block_p4lcr_12_ ), .i2( nlwbuffersignal_left_hi_if_dataout_block_p4out_4_1_adr3 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_p4out_4_1_adr4 ), .o( p4out_l_4_obuf_23110 ) ) ;
x_lut4_0xfcfc left_hi_if_dataout_block_clk_loop_lo_wri_or00001 ( .i1( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_lo_wri_or00001_adr2 ), .i2( left_hi_if_dataout_block_clk_loop_rst_lo_8321 ), .o( left_hi_if_dataout_block_clk_loop_lo_wri_or0000 ) ) ;
x_lut4_0xf8f8 control_logic_data_mux0000_11_87 ( .i0( nlwbuffersignal_control_logic_data_mux0000_11_87_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_11_87_adr2 ), .i2( control_logic_data_mux0000_11_28_8566 ), .o( data_11_iobuf ) ) ;
x_lut4_0xf3c0 right_hi_if_dataout_block_p4out_2_1 ( .i1( nlwbuffersignal_right_hi_if_dataout_block_p4out_2_1_adr2 ), .i2( right_hi_if_dataout_block_p4lcr_10_ ), .i3( right_hi_if_dataout_block_p4lcr_2_ ), .o( p4out_r_2_obuf_23042 ) ) ;
x_ff_NO_set  left_hi_if_inout_block_hiocr_1 (  .i ( left_hi_if_inout_block_hiocr_1__dxmux_23249 ), .ce ( left_hi_if_inout_block_hiocr_1__ceinv_23237 ), .clk ( left_hi_if_inout_block_hiocr_1__clkinv_23238 ), .rst ( left_hi_if_inout_block_hiocr_1__srinv_23239 ), .o ( \FlexBus_left_hi_if_inout_block_hiocr[1] ) );
x_lut4_0x1000 control_logic_data_mux0000_15_16 ( .i0( control_logic_data_cmp_eq0002 ), .i1( nlwbuffersignal_control_logic_data_mux0000_15_16_adr2 ), .i2( right_hi_if_timer_block_hitcr_int_15_ ), .i3( nlwbuffersignal_control_logic_data_mux0000_15_16_adr4 ), .o( control_logic_data_mux0000_15_16_23170 ) ) ;
x_lut4_0x1000 control_logic_data_cmp_eq000313 ( .i0( nlwbuffersignal_control_logic_data_cmp_eq000313_adr1 ), .i1( nlwbuffersignal_control_logic_data_cmp_eq000313_adr2 ), .i2( nlwbuffersignal_control_logic_data_cmp_eq000313_adr3 ), .i3( nlwbuffersignal_control_logic_data_cmp_eq000313_adr4 ), .o( n21_pack_1 ) ) ;
x_lut4_0xee22 right_hi_if_dataout_block_p4out_3_1 ( .i0( right_hi_if_dataout_block_p4lcr_3_ ), .i1( nlwbuffersignal_right_hi_if_dataout_block_p4out_3_1_adr2 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_p4out_3_1_adr4 ), .o( p4out_r_3_obuf_23050 ) ) ;
x_ff_NO_ce_set  left_hi_if_timer_block_ext_trig4p (  .i(left_hi_if_timer_block_ext_trig4p_dymux_23635), .clk(left_hi_if_timer_block_ext_trig4p_clkinv_23632), .rst(left_hi_if_timer_block_ext_trig4p_ffy_rstand_23640), .o(left_hi_if_timer_block_ext_trig4p_8112) );
x_buf  left_hi_if_timer_block_ext_trig4p_ffy_rstand ( .i(left_hi_if_timer_block_ext_sync_8377), .o(left_hi_if_timer_block_ext_trig4p_ffy_rstand_23640) );
x_lut4_0xfcff left_hi_if_datain_block_statesda_scl_fsm_ffd7_in5 ( .i1( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_adr2 ), .i2( left_hi_if_datain_block_n13 ), .i3( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_adr4 ), .o( left_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_24275 ) ) ;
x_lut4_0xffec control_logic_data_mux0000_11_28 ( .i0( nlwbuffersignal_control_logic_data_mux0000_11_28_adr1 ), .i1( n191 ), .i2( n194_0 ), .i3( control_logic_rd_ioint_l_cmp_eq0000_0 ), .o( control_logic_data_mux0000_11_28_pack_1 ) ) ;
x_lut4_0xfaff left_hi_if_datain_block_rstbitcnt_or000034 ( .i0( nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000034_adr1 ), .i2( \FlexBus_left_hi_if_datain_block_inpbitcnt[1] ), .i3( \FlexBus_left_hi_if_datain_block_inpbitcnt[3] ), .o( left_hi_if_datain_block_n13_pack_1 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_data_shiftintqq (  .i(left_hi_if_datain_block_data_shiftintqq_dymux_24544), .ce(left_hi_if_datain_block_data_shiftintqq_ceinv_24540), .clk(left_hi_if_datain_block_data_shiftintqq_clkinv_24541), .rst(left_hi_if_datain_block_data_shiftintqq_ffy_rstand_24550), .o(left_hi_if_datain_block_data_shiftintqq_8610) );
x_buf  left_hi_if_datain_block_data_shiftintqq_ffy_rstand ( .i(left_hi_if_datain_block_data_shiftintqq_not0001_inv), .o(left_hi_if_datain_block_data_shiftintqq_ffy_rstand_24550) );
x_ramd16  left_hi_if_dataout_block_mram_ram_l1_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr4), .i(left_hi_if_dataout_block_shift_data_0__dig_mux_27920), .clk(left_hi_if_dataout_block_shift_data_0__clkinv_27918), .we(left_hi_if_dataout_block_shift_data_0__srinv_27912), .o(left_hi_if_dataout_block_shift_data_0__g_ramout) );
x_ff_NO_set  left_hi_if_dataout_block_hidsc_10 (  .i(left_hi_if_dataout_block_hidsc_10__dxmux_28725), .ce(left_hi_if_dataout_block_hidsc_10__ceinv_28712), .clk(left_hi_if_dataout_block_hidsc_10__clkinv_28713), .rst(left_hi_if_dataout_block_hidsc_10__srinv_28714), .o(left_hi_if_dataout_block_hidsc_10_) );
x_ramd16 right_hi_if_dataout_block_mram_ram_h5_slicem_f (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_f_radr1 ), .radr1 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[1] ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[2] ), .radr3 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[3] ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_12__dif_mux_27501 ), .clk ( right_hi_if_dataout_block_shift_data_12__clkinv_27486 ), .we ( right_hi_if_dataout_block_shift_data_12__srinv_27480 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[12] ) );
x_ramd16 right_hi_if_dataout_block_mram_ram_h7_slicem_f (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_f_radr1 ), .radr1 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[1] ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[2] ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_14__dif_mux_27693 ), .clk ( right_hi_if_dataout_block_shift_data_14__clkinv_27678 ), .we ( right_hi_if_dataout_block_shift_data_14__srinv_27672 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[14] ) );
x_ramd16 left_hi_if_dataout_block_mram_ram_h8_slicem_f (.radr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_radr3 ), .radr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr4 ), .i ( left_hi_if_dataout_block_shift_data_15__dif_mux_27837 ), .clk ( left_hi_if_dataout_block_shift_data_15__clkinv_27822 ), .we ( left_hi_if_dataout_block_shift_data_15__srinv_27816 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[15] ) );
x_ramd16 right_hi_if_dataout_block_mram_ram_l3_slicem_f (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_f_radr1 ), .radr1 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[1] ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[2] ), .radr3 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[3] ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_2__dif_mux_28077 ), .clk ( right_hi_if_dataout_block_shift_data_2__clkinv_28062 ), .we ( right_hi_if_dataout_block_shift_data_2__srinv_28056 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[2] ) );
x_ff_NO_ce_set  left_hi_if_timer_block_ten (  .i(left_hi_if_timer_block_ten_dymux_28812), .clk(left_hi_if_timer_block_ten_clkinv_28809), .rst(left_hi_if_timer_block_ten_ffy_rstand_28817), .o(left_hi_if_timer_block_ten_8396) );
x_buf  left_hi_if_timer_block_ten_ffy_rstand ( .i(left_hi_if_timer_block_ten_wr_or0000_0), .o(left_hi_if_timer_block_ten_ffy_rstand_28817) );
x_ff_NO_ce_set  left_hi_if_timer_block_brb (  .i(left_hi_if_timer_block_brb_dymux_28644), .clk(left_hi_if_timer_block_brb_clkinv_28641), .rst(left_hi_if_timer_block_brb_ffy_rstand_28649), .o(left_hi_if_timer_block_brb_8598) );
x_buf  left_hi_if_timer_block_brb_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_brb_ffy_rstand_28649) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_15 (  .i ( left_hi_if_dataout_block_clk_loop_15__dxmux_29423 ), .ce ( left_hi_if_dataout_block_clk_loop_15__ceinv_29410 ), .clk ( left_hi_if_dataout_block_clk_loop_15__clkinv_29411 ), .rst ( left_hi_if_dataout_block_clk_loop_15__srinv_29412 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[15] ) );
x_ramd16  left_hi_if_dataout_block_mram_ram_h8_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr4), .i(left_hi_if_dataout_block_shift_data_15__dig_mux_27824), .clk(left_hi_if_dataout_block_shift_data_15__clkinv_27822), .we(left_hi_if_dataout_block_shift_data_15__srinv_27816), .o(left_hi_if_dataout_block_shift_data_15__g_ramout) );
x_ff_NO_rst  left_hi_if_inout_block_hiocr_0 (  .i ( left_hi_if_inout_block_hiocr_1__dymux_23241 ), .ce ( left_hi_if_inout_block_hiocr_1__ceinv_23237 ), .clk ( left_hi_if_inout_block_hiocr_1__clkinv_23238 ), .set ( left_hi_if_inout_block_hiocr_1__srinv_23239 ), .o ( \FlexBus_left_hi_if_inout_block_hiocr[0] ) );
x_lut4_0xffcc right_hi_if_timer_block_tcen_we1_or00001 ( .i1( nlwbuffersignal_right_hi_if_timer_block_tcen_we1_or00001_adr2 ), .i3( nlwbuffersignal_right_hi_if_timer_block_tcen_we1_or00001_adr4 ), .o( right_hi_if_timer_block_tcen_we1_or0000 ) ) ;
x_lut4_0x020f control_logic_data_mux0000_1_33_sw01 ( .i0( left_hi_if_timer_block_hibcr_int_1_ ), .i1( nlwbuffersignal_control_logic_data_mux0000_1_33_sw01_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_1_33_sw01_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_1_33_sw01_adr4 ), .o( control_logic_data_mux0000_1_33_sw0 ) ) ;
x_ramd16 left_hi_if_dataout_block_mram_ram_h5_slicem_g (.radr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_g_radr1 ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_g_radr2 ), .radr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_g_radr3 ), .radr3 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr3 ), .wadr3 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .i ( left_hi_if_dataout_block_shift_data_12__dig_mux_27536 ), .clk ( left_hi_if_dataout_block_shift_data_12__clkinv_27534 ), .we ( left_hi_if_dataout_block_shift_data_12__srinv_27528 ), .o ( left_hi_if_dataout_block_shift_data_12__g_ramout ) );
x_ramd16 left_hi_if_dataout_block_mram_ram_h5_slicem_f (.radr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_f_radr3 ), .radr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr3 ), .wadr3 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .i ( left_hi_if_dataout_block_shift_data_12__dif_mux_27549 ), .clk ( left_hi_if_dataout_block_shift_data_12__clkinv_27534 ), .we ( left_hi_if_dataout_block_shift_data_12__srinv_27528 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[12] ) );
x_ramd16  right_hi_if_dataout_block_mram_ram_l3_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr4), .i(right_hi_if_dataout_block_shift_data_2__dig_mux_28064), .clk(right_hi_if_dataout_block_shift_data_2__clkinv_28062), .we(right_hi_if_dataout_block_shift_data_2__srinv_28056), .o(right_hi_if_dataout_block_shift_data_2__g_ramout) );
x_ramd16  right_hi_if_dataout_block_mram_ram_h7_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr4), .i(right_hi_if_dataout_block_shift_data_14__dig_mux_27680), .clk(right_hi_if_dataout_block_shift_data_14__clkinv_27678), .we(right_hi_if_dataout_block_shift_data_14__srinv_27672), .o(right_hi_if_dataout_block_shift_data_14__g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_ramb6_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_wadr4), .i(left_hi_if_timer_block_n15_dig_mux_9838), .clk(left_hi_if_timer_block_n15_clkinv_9836), .we(left_hi_if_timer_block_n15_srinv_9830), .o(left_hi_if_timer_block_n15_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_ramb6_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_f_radr2), .radr2(left_hi_if_timer_block_frame_cnt_2_2_7428), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_f_wadr4), .i(left_hi_if_timer_block_n15_dif_mux_9851), .clk(left_hi_if_timer_block_n15_clkinv_9836), .we(left_hi_if_timer_block_n15_srinv_9830), .o(left_hi_if_timer_block_n15) );
x_ff_NO_set  left_hi_if_datain_block_i_fifo_8 (  .i ( left_hi_if_datain_block_i_fifo_8__dymux_10512 ), .ce ( left_hi_if_datain_block_i_fifo_8__ceinv_10508 ), .clk ( left_hi_if_datain_block_i_fifo_8__clkinv_10509 ), .rst ( left_hi_if_datain_block_i_fifo_8__ffy_rstand_10518 ), .o ( \FlexBus_left_hi_if_datain_block_i_fifo[8] ) );
x_buf  left_hi_if_datain_block_i_fifo_8__ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i_fifo_8__ffy_rstand_10518) );
x_lut4_0x8241 left_hi_if_timer_block_bit_counter_cmp_eq0000893 ( .i0( \FlexBus_left_hi_if_timer_block_bit_counter[5] ), .i1( left_hi_if_timer_block_hibcr_int_4_ ), .i2( \FlexBus_left_hi_if_timer_block_bit_counter[4] ), .i3( left_hi_if_timer_block_hibcr_int_5_ ), .o( left_hi_if_timer_block_bit_counter_cmp_eq0000893_10379 ) ) ;
x_ff_NO_rst  right_hi_if_datain_block_statesda_scl_fsm_ffd10 (  .i(right_hi_if_datain_block_statesda_scl_fsm_ffd10_dxmux_15441), .ce(right_hi_if_datain_block_statesda_scl_fsm_ffd10_ceinv_15422), .clk(right_hi_if_datain_block_statesda_scl_fsm_ffd10_clkinv_15423), .set(right_hi_if_datain_block_statesda_scl_fsm_ffd10_ffx_set), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd10_8102) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd10_ffx_setor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd10_ffx_set) );
x_lut4_0x4000 control_logic_data_fifo_wr_l_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_data_fifo_wr_l_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_data_fifo_wr_l_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_data_fifo_wr_l_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_data_fifo_wr_l_cmp_eq00001_adr4 ), .o( data_fifo_wr_l ) ) ;
x_ff_NO_set  right_hi_if_timer_block_prescale_cnt_6 (  .i ( right_hi_if_timer_block_prescale_cnt_6__dxmux_10742 ), .ce ( right_hi_if_timer_block_prescale_cnt_6__ceinv_10707 ), .clk ( right_hi_if_timer_block_prescale_cnt_6__clkinv_10708 ), .rst ( right_hi_if_timer_block_prescale_cnt_6__srinv_10709 ), .o ( \FlexBus_right_hi_if_timer_block_prescale_cnt[6] ) );
x_ramd16  right_hi_if_dataout_block_mram_ram_h5_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr4), .i(right_hi_if_dataout_block_shift_data_12__dig_mux_27488), .clk(right_hi_if_dataout_block_shift_data_12__clkinv_27486), .we(right_hi_if_dataout_block_shift_data_12__srinv_27480), .o(right_hi_if_dataout_block_shift_data_12__g_ramout) );
x_lut4_0xfc30 left_hi_if_dataout_block_mmux_shift_bit_outi_5 ( .i1( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_5_adr2 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_5_adr3 ), .i3( left_hi_if_dataout_block_shift_data_15__0 ), .o( left_hi_if_dataout_block_mmux_shift_bit_outi_5_13226 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_i2cs_wrq (  .i(left_hi_if_datain_block_i2cs_wrq_dymux_23966), .ce(left_hi_if_datain_block_i2cs_wrq_ceinv_23962), .clk(left_hi_if_datain_block_i2cs_wrq_clkinv_23963), .rst(left_hi_if_datain_block_i2cs_wrq_ffy_rstand_23972), .o(left_hi_if_datain_block_i2cs_wrq_7896) );
x_buf  left_hi_if_datain_block_i2cs_wrq_ffy_rstand ( .i(left_hi_if_datain_block_i2cs_wrq_or0000), .o(left_hi_if_datain_block_i2cs_wrq_ffy_rstand_23972) );
x_lut4_0x0233 control_logic_data_mux0000_4_33_sw01 ( .i0( left_hi_if_timer_block_hibcr_int_4_ ), .i1( nlwbuffersignal_control_logic_data_mux0000_4_33_sw01_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_4_33_sw01_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_4_33_sw01_adr4 ), .o( control_logic_data_mux0000_4_33_sw0 ) ) ;
x_lut4_0xaacc left_hi_if_dataout_block_mmux_clk_loop_outi_71 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_71_adr1 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_71_adr2 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_71_adr4 ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_71_12906 ) ) ;
x_lut4_0xaaf0 left_hi_if_dataout_block_mmux_clk_loop_outi_73 ( .i0( \FlexBus_left_hi_if_dataout_block_clk_loop[15] ), .i2( \FlexBus_left_hi_if_dataout_block_clk_loop[14] ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_73_adr4 ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_73_12936 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_24 (  .i ( right_hi_if_dataout_block_clk_loop_25__dymux_29526 ), .ce ( right_hi_if_dataout_block_clk_loop_25__ceinv_29522 ), .clk ( right_hi_if_dataout_block_clk_loop_25__clkinv_29523 ), .rst ( right_hi_if_dataout_block_clk_loop_25__srinv_29524 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[24] ) );
x_lut4_0xf5a0 left_hi_if_dataout_block_mmux_clk_loop_outi_8 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_8_adr1 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_8_adr3 ), .i3( \FlexBus_left_hi_if_dataout_block_clk_loop[24] ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_8_12897 ) ) ;
x_lut4_0xf0aa left_hi_if_dataout_block_mmux_clk_loop_outi_85 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_85_adr1 ), .i2( \FlexBus_left_hi_if_dataout_block_clk_loop[7] ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_85_adr4 ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_85_13057 ) ) ;
x_lut4_0xe2e2 left_hi_if_dataout_block_mmux_shift_bit_outi_7 ( .i0( left_hi_if_dataout_block_shift_data_8__0 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_7_adr2 ), .i2( left_hi_if_dataout_block_shift_data_9__0 ), .o( left_hi_if_dataout_block_mmux_shift_bit_outi_7_13247 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_25 (  .i ( right_hi_if_dataout_block_clk_loop_25__dxmux_29535 ), .ce ( right_hi_if_dataout_block_clk_loop_25__ceinv_29522 ), .clk ( right_hi_if_dataout_block_clk_loop_25__clkinv_29523 ), .rst ( right_hi_if_dataout_block_clk_loop_25__srinv_29524 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[25] ) );
x_lut4_0xaacc left_hi_if_dataout_block_mmux_clk_loop_outi_84 ( .i0( \FlexBus_left_hi_if_dataout_block_clk_loop[11] ), .i1( \FlexBus_left_hi_if_dataout_block_clk_loop[10] ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_84_adr4 ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_84_12966 ) ) ;
x_ff_NO_rst  right_hi_if_dataout_block_fifo_ra_h_3 (  .i ( right_hi_if_dataout_block_fifo_ra_h_3__dxmux_15857 ), .ce ( right_hi_if_dataout_block_fifo_ra_h_3__ceinv_15839 ), .clk ( right_hi_if_dataout_block_fifo_ra_h_3__clkinv_15840 ), .set ( right_hi_if_dataout_block_fifo_ra_h_3__ffx_set ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[3] ) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_3__ffx_setor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_ra_h_3__ffx_set) );
x_lut4_0x0055 right_hi_if_dataout_block_mcount_fifo_wa_xor_0_11 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_0_11_adr1 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_0_11_adr4 ), .o( right_hi_if_dataout_block_mcount_fifo_wa ) ) ;
x_lut4_0x00cc right_hi_if_timer_block_mcount_prescale_cnt_lut_1_ ( .i1( \FlexBus_right_hi_if_timer_block_prescale_cnt[1] ), .i3( right_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .o( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[1] ) ) ;
x_lut4_0xeac0 control_logic_data_mux0000_5_4 ( .i0( nlwbuffersignal_control_logic_data_mux0000_5_4_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_5_4_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_5_4_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_5_4_adr4 ), .o( control_logic_data_mux0000_5_4_21049 ) ) ;
x_lut4_0x0040 control_logic_csfr_wr_cmp_eq00002 ( .i0( nlwbuffersignal_control_logic_csfr_wr_cmp_eq00002_adr1 ), .i1( nlwbuffersignal_control_logic_csfr_wr_cmp_eq00002_adr2 ), .i2( nlwbuffersignal_control_logic_csfr_wr_cmp_eq00002_adr3 ), .i3( nlwbuffersignal_control_logic_csfr_wr_cmp_eq00002_adr4 ), .o( csfr_wr ) ) ;
x_lut4_0xc000 control_logic_data_or000135_sw0 ( .i1( nlwbuffersignal_control_logic_data_or000135_sw0_adr2 ), .i2( nlwbuffersignal_control_logic_data_or000135_sw0_adr3 ), .i3( nlwbuffersignal_control_logic_data_or000135_sw0_adr4 ), .o( n176_pack_1 ) ) ;
x_lut4_0x1111 left_hi_if_timer_block_mcount_frame_cnt_xor_0_11 ( .i0( \FlexBus_left_hi_if_timer_block_frame_cnt[0] ), .i1( left_hi_if_timer_block_frame_cnt_cmp_eq0000_0 ), .o( left_hi_if_timer_block_mcount_frame_cnt ) ) ;
x_lut4_0x1311 control_logic_data_mux0000_3_33_sw01 ( .i0( nlwbuffersignal_control_logic_data_mux0000_3_33_sw01_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_3_33_sw01_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_3_33_sw01_adr3 ), .i3( left_hi_if_timer_block_hibcr_int_3_ ), .o( control_logic_data_mux0000_3_33_sw0 ) ) ;
x_lut4_0x0705 control_logic_data_mux0000_2_33_sw01 ( .i0( nlwbuffersignal_control_logic_data_mux0000_2_33_sw01_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_2_33_sw01_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_2_33_sw01_adr3 ), .i3( left_hi_if_timer_block_hibcr_int_2_ ), .o( control_logic_data_mux0000_2_33_sw0 ) ) ;
x_lut4_0xcecc control_logic_data_mux0000_13_22_g ( .i0( left_hi_if_timer_block_hibcr_int_13_ ), .i1( nlwbuffersignal_control_logic_data_mux0000_13_22_g_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_13_22_g_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_13_22_g_adr4 ), .o( n289 ) ) ;
x_lut4_0x509c right_hi_if_inout_block_dsp_intr_mux0000111 ( .i0( \FlexBus_right_hi_if_inout_block_hiocr[1] ), .i1( \FlexBus_right_hi_if_inout_block_hiocr[3] ), .i2( nlwbuffersignal_right_hi_if_inout_block_dsp_intr_mux0000111_adr3 ), .i3( \FlexBus_right_hi_if_inout_block_hiocr[2] ), .o( right_hi_if_inout_block_dsp_intr_mux000011 ) ) ;
x_ff_NO_rst  left_hi_if_dataout_block_p4lcr_0 (  .i(left_hi_if_dataout_block_p4lcr_1__dymux_25117), .ce(left_hi_if_dataout_block_p4lcr_1__ceinv_25113), .clk(left_hi_if_dataout_block_p4lcr_1__clkinv_25114), .set(left_hi_if_dataout_block_p4lcr_1__srinv_25115), .o(left_hi_if_dataout_block_p4lcr_0_) );
x_ramd16 left_hi_if_dataout_block_mram_ram_l1_slicem_f (.radr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_radr3 ), .radr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr4 ), .i ( left_hi_if_dataout_block_shift_data_0__dif_mux_27933 ), .clk ( left_hi_if_dataout_block_shift_data_0__clkinv_27918 ), .we ( left_hi_if_dataout_block_shift_data_0__srinv_27912 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[0] ) );
x_ff_NO_ce_rst_set  common_functions_resf_t (  .i(common_functions_resf_t_dymux_23202), .clk(common_functions_resf_t_clkinv_23200), .o(common_functions_resf_t_7470) );
x_lut4_0x0200 control_logic_data_mux0000_14_16 ( .i0( right_hi_if_timer_block_hitcr_int_14_ ), .i1( nlwbuffersignal_control_logic_data_mux0000_14_16_adr2 ), .i2( control_logic_data_cmp_eq0002 ), .i3( nlwbuffersignal_control_logic_data_mux0000_14_16_adr4 ), .o( control_logic_data_mux0000_14_16_23163 ) ) ;
x_lut4_0x0002 control_logic_rd_ioint_l_cmp_eq0000 ( .i0( n112 ), .i1( nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq0000_adr2 ), .i2( n79 ), .i3( nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq0000_adr4 ), .o( control_logic_rd_ioint_l_cmp_eq0000_24863 ) ) ;
x_lut4_0x55a5 right_hi_if_inout_block_dsp_intr_mux0000112 ( .i0( n43_0 ), .i2( \FlexBus_right_hi_if_inout_block_hiocr[3] ), .i3( \FlexBus_right_hi_if_inout_block_hiocr[2] ), .o( right_hi_if_inout_block_dsp_intr_mux0000111_16103 ) ) ;
x_lut4_0xffea control_logic_data_mux0000_1_1101 ( .i0( n212 ), .i1( control_logic_data_mux0000_1_86 ), .i2( nlwbuffersignal_control_logic_data_mux0000_1_1101_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_1_1101_adr4 ), .o( control_logic_data_mux0000_1_110 ) ) ;
x_lut4_0xcccd control_logic_data_mux0000_13_22_f ( .i0( nlwbuffersignal_control_logic_data_mux0000_13_22_f_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_13_22_f_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_13_22_f_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_13_22_f_adr4 ), .o( n288 ) ) ;
x_lut4_0xffc0 control_logic_data_mux0000_1_1102 ( .i1( control_logic_data_mux0000_1_86 ), .i2( nlwbuffersignal_control_logic_data_mux0000_1_1102_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_1_1102_adr4 ), .o( control_logic_data_mux0000_1_1101_15183 ) ) ;
x_lut4_0x0200 control_logic_data_mux0000_1_33_sw02 ( .i0( left_hi_if_timer_block_hibcr_int_1_ ), .i1( nlwbuffersignal_control_logic_data_mux0000_1_33_sw02_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_1_33_sw02_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_1_33_sw02_adr4 ), .o( control_logic_data_mux0000_1_33_sw01_15058 ) ) ;
x_ff_NO_set  left_hi_if_timer_block_frame_cnt_0 (  .i ( left_hi_if_timer_block_frame_cnt_1__dymux_18647 ), .ce ( left_hi_if_timer_block_frame_cnt_1__ceinv_18635 ), .clk ( left_hi_if_timer_block_frame_cnt_1__clkinv_18636 ), .rst ( left_hi_if_timer_block_frame_cnt_1__srinv_18637 ), .o ( \FlexBus_left_hi_if_timer_block_frame_cnt[0] ) );
x_lut4_0x0200 control_logic_data_mux0000_2_33_sw02 ( .i0( nlwbuffersignal_control_logic_data_mux0000_2_33_sw02_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_2_33_sw02_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_2_33_sw02_adr3 ), .i3( left_hi_if_timer_block_hibcr_int_2_ ), .o( control_logic_data_mux0000_2_33_sw01_15083 ) ) ;
x_lut4_0x0200 control_logic_data_mux0000_3_33_sw02 ( .i0( nlwbuffersignal_control_logic_data_mux0000_3_33_sw02_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_3_33_sw02_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_3_33_sw02_adr3 ), .i3( left_hi_if_timer_block_hibcr_int_3_ ), .o( control_logic_data_mux0000_3_33_sw01_15108 ) ) ;
x_lut4_0x0200 control_logic_data_mux0000_4_33_sw02 ( .i0( left_hi_if_timer_block_hibcr_int_4_ ), .i1( nlwbuffersignal_control_logic_data_mux0000_4_33_sw02_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_4_33_sw02_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_4_33_sw02_adr4 ), .o( control_logic_data_mux0000_4_33_sw01_15133 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_fifo_wa_0 (  .i ( right_hi_if_dataout_block_fifo_wa_1__dymux_18162 ), .ce ( right_hi_if_dataout_block_fifo_wa_1__ceinv_18150 ), .clk ( right_hi_if_dataout_block_fifo_wa_1__clkinv_18151 ), .rst ( right_hi_if_dataout_block_fifo_wa_1__srinv_18152 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ) );
x_lut4_0x0020 control_logic_data_mux0000_5_33_sw02 ( .i0( left_hi_if_timer_block_hibcr_int_5_ ), .i1( nlwbuffersignal_control_logic_data_mux0000_5_33_sw02_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_5_33_sw02_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_5_33_sw02_adr4 ), .o( control_logic_data_mux0000_5_33_sw01_15158 ) ) ;
x_lut4_0x1000 control_logic_data_mux0000_6_33_sw02 ( .i0( nlwbuffersignal_control_logic_data_mux0000_6_33_sw02_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_6_33_sw02_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_6_33_sw02_adr3 ), .i3( left_hi_if_timer_block_hibcr_int_6_ ), .o( control_logic_data_mux0000_6_33_sw01_15208 ) ) ;
x_lut4_0xfccc control_logic_data_mux0000_7_86_g ( .i1( control_logic_data_mux0000_7_60_0 ), .i2( n21 ), .i3( nlwbuffersignal_control_logic_data_mux0000_7_86_g_adr4 ), .o( n265 ) ) ;
x_lut4_0x0400 control_logic_data_mux0000_7_33_sw02 ( .i0( nlwbuffersignal_control_logic_data_mux0000_7_33_sw02_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_7_33_sw02_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_7_33_sw02_adr3 ), .i3( left_hi_if_timer_block_hibcr_int_7_ ), .o( control_logic_data_mux0000_7_33_sw01_15233 ) ) ;
x_lut4_0x0703 control_logic_data_mux0000_7_33_sw01 ( .i0( nlwbuffersignal_control_logic_data_mux0000_7_33_sw01_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_7_33_sw01_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_7_33_sw01_adr3 ), .i3( left_hi_if_timer_block_hibcr_int_7_ ), .o( control_logic_data_mux0000_7_33_sw0 ) ) ;
x_lut4_0xeaaa right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_12 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_12_adr1 ), .i1( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[2] ), .i2( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[1] ), .i3( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_12_adr4 ), .o( right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11_15846 ) ) ;
x_lut4_0x1505 control_logic_data_mux0000_6_33_sw01 ( .i0( nlwbuffersignal_control_logic_data_mux0000_6_33_sw01_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_6_33_sw01_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_6_33_sw01_adr3 ), .i3( left_hi_if_timer_block_hibcr_int_6_ ), .o( control_logic_data_mux0000_6_33_sw0 ) ) ;
x_lut4_0xaaee right_hi_if_datain_block_statesda_scl_fsm_ffd10_in2 ( .i0( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd10_in2_adr1 ), .i1( right_hi_if_datain_block_statesda_scl_fsm_ffd10_8102 ), .i3( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd10_in2_adr4 ), .o( right_hi_if_datain_block_statesda_scl_fsm_ffd10_in2_15430 ) ) ;
x_lut4_0xbfff right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11_adr1 ), .i1( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[2] ), .i2( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[1] ), .i3( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ), .o( right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_1 ) ) ;
x_lut4_0xf5fd right_hi_if_datain_block_statesda_scl_fsm_ffd10_in1 ( .i0( right_hi_if_datain_block_i2cs_15_ ), .i1( right_hi_if_datain_block_statesda_scl_fsm_ffd10_8102 ), .i2( right_hi_if_datain_block_statesda_scl_fsm_ffd1_8104 ), .i3( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd10_in1_adr4 ), .o( right_hi_if_datain_block_statesda_scl_fsm_ffd10_in1_15437 ) ) ;
x_lut4_0x0323 control_logic_data_mux0000_5_33_sw01 ( .i0( left_hi_if_timer_block_hibcr_int_5_ ), .i1( nlwbuffersignal_control_logic_data_mux0000_5_33_sw01_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_5_33_sw01_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_5_33_sw01_adr4 ), .o( control_logic_data_mux0000_5_33_sw0 ) ) ;
x_lut4_0x0300 right_hi_if_datain_block_en_inpcapdly_and0000_f ( .i1( \FlexBus_right_hi_if_datain_block_icc_ifcs[2] ), .i2( \FlexBus_right_hi_if_datain_block_icc_ifcs[1] ), .i3( nlwbuffersignal_right_hi_if_datain_block_en_inpcapdly_and0000_f_adr4 ), .o( n280 ) ) ;
x_ramd16  left_hi_if_timer_block_mram_rama9_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_wadr4), .i(left_hi_if_timer_block_n55_dig_mux_9982), .clk(left_hi_if_timer_block_n55_clkinv_9980), .we(left_hi_if_timer_block_n55_srinv_9974), .o(left_hi_if_timer_block_n55_g_ramout) );
x_ff_NO_set  left_hi_if_datain_block_i_fifo_0 (  .i ( left_hi_if_datain_block_i_fifo_1__dymux_10297 ), .ce ( left_hi_if_datain_block_i_fifo_1__ceinv_10293 ), .clk ( left_hi_if_datain_block_i_fifo_1__clkinv_10294 ), .rst ( left_hi_if_datain_block_i_fifo_1__srinv_10295 ), .o ( \FlexBus_left_hi_if_datain_block_i_fifo[0] ) );
x_ff_NO_set  right_hi_if_dataout_block_p4lcr_9 (  .i(right_hi_if_dataout_block_p4lcr_10__dymux_10222), .ce(right_hi_if_dataout_block_p4lcr_10__ceinv_10218), .clk(right_hi_if_dataout_block_p4lcr_10__clkinv_10219), .rst(right_hi_if_dataout_block_p4lcr_10__srinv_10220), .o(right_hi_if_dataout_block_p4lcr_9_) );
x_ff_NO_rst  right_hi_if_dataout_block_p4lcr_10 (  .i(right_hi_if_dataout_block_p4lcr_10__dxmux_10231), .ce(right_hi_if_dataout_block_p4lcr_10__ceinv_10218), .clk(right_hi_if_dataout_block_p4lcr_10__clkinv_10219), .set(right_hi_if_dataout_block_p4lcr_10__srinv_10220), .o(right_hi_if_dataout_block_p4lcr_10_) );
x_ramd16  left_hi_if_timer_block_mram_ramb7_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_wadr4), .i(left_hi_if_timer_block_n17_dig_mux_9934), .clk(left_hi_if_timer_block_n17_clkinv_9932), .we(left_hi_if_timer_block_n17_srinv_9926), .o(left_hi_if_timer_block_n17_g_ramout) );
x_ff_NO_set  right_hi_if_timer_block_prescale_cnt_0 (  .i ( right_hi_if_timer_block_prescale_cnt_0__dxmux_10569 ), .ce ( right_hi_if_timer_block_prescale_cnt_0__ceinv_10531 ), .clk ( right_hi_if_timer_block_prescale_cnt_0__clkinv_10532 ), .rst ( right_hi_if_timer_block_prescale_cnt_0__srinv_10533 ), .o ( \FlexBus_right_hi_if_timer_block_prescale_cnt[0] ) );
x_ff_NO_set  left_hi_if_datain_block_i_fifo_1 (  .i ( left_hi_if_datain_block_i_fifo_1__dxmux_10306 ), .ce ( left_hi_if_datain_block_i_fifo_1__ceinv_10293 ), .clk ( left_hi_if_datain_block_i_fifo_1__clkinv_10294 ), .rst ( left_hi_if_datain_block_i_fifo_1__srinv_10295 ), .o ( \FlexBus_left_hi_if_datain_block_i_fifo[1] ) );
x_lut4_0x00cc right_hi_if_timer_block_mcount_prescale_cnt_lut_0_ ( .i1( nlwbuffersignal_right_hi_if_timer_block_mcount_prescale_cnt_lut_0__adr2 ), .i3( right_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .o( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[0] ) ) ;
x_ramd16  left_hi_if_timer_block_mram_ramb7_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_f_radr2), .radr2(left_hi_if_timer_block_frame_cnt_2_1_7460), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_f_wadr4), .i(left_hi_if_timer_block_n17_dif_mux_9947), .clk(left_hi_if_timer_block_n17_clkinv_9932), .we(left_hi_if_timer_block_n17_srinv_9926), .o(left_hi_if_timer_block_n17) );
x_ramd16  left_hi_if_timer_block_mram_rama9_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_wadr4), .i(left_hi_if_timer_block_n55_dif_mux_9995), .clk(left_hi_if_timer_block_n55_clkinv_9980), .we(left_hi_if_timer_block_n55_srinv_9974), .o(left_hi_if_timer_block_n55) );
x_ff_NO_set  right_hi_if_timer_block_prescale_cnt_1 (  .i ( right_hi_if_timer_block_prescale_cnt_0__dymux_10548 ), .ce ( right_hi_if_timer_block_prescale_cnt_0__ceinv_10531 ), .clk ( right_hi_if_timer_block_prescale_cnt_0__clkinv_10532 ), .rst ( right_hi_if_timer_block_prescale_cnt_0__srinv_10533 ), .o ( \FlexBus_right_hi_if_timer_block_prescale_cnt[1] ) );
x_ramd16  left_hi_if_timer_block_mram_rama8_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_wadr4), .i(left_hi_if_timer_block_n53_dig_mux_9886), .clk(left_hi_if_timer_block_n53_clkinv_9884), .we(left_hi_if_timer_block_n53_srinv_9878), .o(left_hi_if_timer_block_n53_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_rama8_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_wadr4), .i(left_hi_if_timer_block_n53_dif_mux_9899), .clk(left_hi_if_timer_block_n53_clkinv_9884), .we(left_hi_if_timer_block_n53_srinv_9878), .o(left_hi_if_timer_block_n53) );
x_lut4_0x8421 right_hi_if_timer_block_bit_counter_cmp_eq0000893 ( .i0( nlwbuffersignal_right_hi_if_timer_block_bit_counter_cmp_eq0000893_adr1 ), .i1( nlwbuffersignal_right_hi_if_timer_block_bit_counter_cmp_eq0000893_adr2 ), .i2( right_hi_if_timer_block_hibcr_int_5_ ), .i3( right_hi_if_timer_block_hibcr_int_4_ ), .o( right_hi_if_timer_block_bit_counter_cmp_eq0000893_10396 ) ) ;
x_lut4_0x0080 control_logic_hidsc_wr_l_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_hidsc_wr_l_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_hidsc_wr_l_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_hidsc_wr_l_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_hidsc_wr_l_cmp_eq00001_adr4 ), .o( hidsc_wr_l_pack_1 ) ) ;
x_lut4_0xcc00 left_hi_if_dataout_block_hidsc_we1_and00001 ( .i1( nlwbuffersignal_left_hi_if_dataout_block_hidsc_we1_and00001_adr2 ), .i3( hidsc_wr_l ), .o( left_hi_if_dataout_block_hidsc_we1_and0000 ) ) ;
x_lut4_0x0caa control_logic_data_mux0000_5_60 ( .i0( nlwbuffersignal_control_logic_data_mux0000_5_60_adr1 ), .i1( right_hi_if_timer_block_hitcr_int_5_ ), .i2( nlwbuffersignal_control_logic_data_mux0000_5_60_adr3 ), .i3( n21 ), .o( control_logic_data_mux0000_5_60_10403 ) ) ;
x_ramd16  left_hi_if_timer_block_mram_ramb8_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_wadr4), .i(left_hi_if_timer_block_n19_dig_mux_10030), .clk(left_hi_if_timer_block_n19_clkinv_10028), .we(left_hi_if_timer_block_n19_srinv_10022), .o(left_hi_if_timer_block_n19_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_ramb4_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_wadr4), .i(left_hi_if_timer_block_n11_dig_mux_9646), .clk(left_hi_if_timer_block_n11_clkinv_9644), .we(left_hi_if_timer_block_n11_srinv_9638), .o(left_hi_if_timer_block_n11_g_ramout) );
x_ff_NO_set  right_hi_if_timer_block_bit_counter_6 (  .i ( right_hi_if_timer_block_bit_counter_6__dxmux_11202 ), .ce ( right_hi_if_timer_block_bit_counter_6__ceinv_11167 ), .clk ( right_hi_if_timer_block_bit_counter_6__clkinv_11168 ), .rst ( right_hi_if_timer_block_bit_counter_6__srinv_11169 ), .o ( \FlexBus_right_hi_if_timer_block_bit_counter[6] ) );
x_ramd16  left_hi_if_timer_block_mram_ramb8_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_wadr4), .i(left_hi_if_timer_block_n19_dif_mux_10043), .clk(left_hi_if_timer_block_n19_clkinv_10028), .we(left_hi_if_timer_block_n19_srinv_10022), .o(left_hi_if_timer_block_n19) );
x_ff_NO_set  right_hi_if_timer_block_ten_wr (  .i(right_hi_if_timer_block_ten_wr_dymux_10495), .ce(right_hi_if_timer_block_ten_wr_ceinv_10491), .clk(right_hi_if_timer_block_ten_wr_clkinv_10492), .rst(right_hi_if_timer_block_ten_wr_ffy_rstand_10501), .o(right_hi_if_timer_block_ten_wr_7584) );
x_buf  right_hi_if_timer_block_ten_wr_ffy_rstand ( .i(right_hi_if_timer_block_ten_wr_or0000_0), .o(right_hi_if_timer_block_ten_wr_ffy_rstand_10501) );
x_ramd16  left_hi_if_timer_block_mram_ramb4_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_wadr4), .i(left_hi_if_timer_block_n11_dif_mux_9659), .clk(left_hi_if_timer_block_n11_clkinv_9644), .we(left_hi_if_timer_block_n11_srinv_9638), .o(left_hi_if_timer_block_n11) );
x_ramd16  left_hi_if_timer_block_mram_rama6_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_wadr4), .i(left_hi_if_timer_block_n49_dig_mux_9694), .clk(left_hi_if_timer_block_n49_clkinv_9692), .we(left_hi_if_timer_block_n49_srinv_9686), .o(left_hi_if_timer_block_n49_g_ramout) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_14 (  .i ( left_hi_if_dataout_block_fifo_data_15__dymux_9609 ), .ce ( left_hi_if_dataout_block_fifo_data_15__ceinv_9605 ), .clk ( left_hi_if_dataout_block_fifo_data_15__clkinv_9606 ), .rst ( left_hi_if_dataout_block_fifo_data_15__srinv_9607 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[14] ) );
x_ramd16  left_hi_if_timer_block_mram_rama5_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_wadr4), .i(left_hi_if_timer_block_n47_dif_mux_9555), .clk(left_hi_if_timer_block_n47_clkinv_9540), .we(left_hi_if_timer_block_n47_srinv_9534), .o(left_hi_if_timer_block_n47) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_15 (  .i ( right_hi_if_dataout_block_fifo_data_15__dxmux_9590 ), .ce ( right_hi_if_dataout_block_fifo_data_15__ceinv_9577 ), .clk ( right_hi_if_dataout_block_fifo_data_15__clkinv_9578 ), .rst ( right_hi_if_dataout_block_fifo_data_15__srinv_9579 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[15] ) );
x_lut4_0xff77 control_logic_data_mux0000_0_5_sw1 ( .i0( nlwbuffersignal_control_logic_data_mux0000_0_5_sw1_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_0_5_sw1_adr2 ), .i3( nlwbuffersignal_control_logic_data_mux0000_0_5_sw1_adr4 ), .o( n250 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_15 (  .i ( left_hi_if_dataout_block_fifo_data_15__dxmux_9618 ), .ce ( left_hi_if_dataout_block_fifo_data_15__ceinv_9605 ), .clk ( left_hi_if_dataout_block_fifo_data_15__clkinv_9606 ), .rst ( left_hi_if_dataout_block_fifo_data_15__srinv_9607 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[15] ) );
x_ramd16  left_hi_if_timer_block_mram_rama5_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_wadr4), .i(left_hi_if_timer_block_n47_dig_mux_9542), .clk(left_hi_if_timer_block_n47_clkinv_9540), .we(left_hi_if_timer_block_n47_srinv_9534), .o(left_hi_if_timer_block_n47_g_ramout) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_14 (  .i ( right_hi_if_dataout_block_fifo_data_15__dymux_9581 ), .ce ( right_hi_if_dataout_block_fifo_data_15__ceinv_9577 ), .clk ( right_hi_if_dataout_block_fifo_data_15__clkinv_9578 ), .rst ( right_hi_if_dataout_block_fifo_data_15__srinv_9579 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[14] ) );
x_ramd16  left_hi_if_timer_block_mram_rama6_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_wadr4), .i(left_hi_if_timer_block_n49_dif_mux_9707), .clk(left_hi_if_timer_block_n49_clkinv_9692), .we(left_hi_if_timer_block_n49_srinv_9686), .o(left_hi_if_timer_block_n49) );
x_ramd16  right_hi_if_timer_block_mram_ramb15_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_wadr4), .i(right_hi_if_timer_block_n33_dig_mux_8820), .clk(right_hi_if_timer_block_n33_clkinv_8818), .we(right_hi_if_timer_block_n33_srinv_8812), .o(right_hi_if_timer_block_n33_g_ramout) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_hi_wri (  .i(right_hi_if_dataout_block_clk_loop_hi_wri_dymux_8905), .ce(right_hi_if_dataout_block_clk_loop_hi_wri_ceinv_8901), .clk(right_hi_if_dataout_block_clk_loop_hi_wri_clkinv_8902), .rst(right_hi_if_dataout_block_clk_loop_hi_wri_ffy_rstand_8911), .o(right_hi_if_dataout_block_clk_loop_hi_wri_7450) );
x_buf  right_hi_if_dataout_block_clk_loop_hi_wri_ffy_rstand ( .i(right_hi_if_dataout_block_clk_loop_hi_wri_or0000), .o(right_hi_if_dataout_block_clk_loop_hi_wri_ffy_rstand_8911) );
x_ramd16  left_hi_if_timer_block_mram_ramb13_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_wadr4), .i(left_hi_if_timer_block_n29_dig_mux_8676), .clk(left_hi_if_timer_block_n29_clkinv_8674), .we(left_hi_if_timer_block_n29_srinv_8668), .o(left_hi_if_timer_block_n29_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_ramb13_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_wadr4), .i(left_hi_if_timer_block_n29_dif_mux_8689), .clk(left_hi_if_timer_block_n29_clkinv_8674), .we(left_hi_if_timer_block_n29_srinv_8668), .o(left_hi_if_timer_block_n29) );
x_ramd16  right_hi_if_timer_block_mram_ramb14_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_wadr4), .i(right_hi_if_timer_block_n31_dig_mux_8724), .clk(right_hi_if_timer_block_n31_clkinv_8722), .we(right_hi_if_timer_block_n31_srinv_8716), .o(right_hi_if_timer_block_n31_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_ramb14_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_f_radr1), .radr1(right_hi_if_timer_block_frame_cnt_1_2_7437), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_f_wadr4), .i(right_hi_if_timer_block_n31_dif_mux_8737), .clk(right_hi_if_timer_block_n31_clkinv_8722), .we(right_hi_if_timer_block_n31_srinv_8716), .o(right_hi_if_timer_block_n31) );
x_ramd16  left_hi_if_timer_block_mram_ramb15_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_wadr4), .i(left_hi_if_timer_block_n33_dig_mux_8868), .clk(left_hi_if_timer_block_n33_clkinv_8866), .we(left_hi_if_timer_block_n33_srinv_8860), .o(left_hi_if_timer_block_n33_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_ramb15_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_wadr4), .i(right_hi_if_timer_block_n33_dif_mux_8833), .clk(right_hi_if_timer_block_n33_clkinv_8818), .we(right_hi_if_timer_block_n33_srinv_8812), .o(right_hi_if_timer_block_n33) );
x_ramd16  left_hi_if_timer_block_mram_ramb14_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_wadr4), .i(left_hi_if_timer_block_n31_dig_mux_8772), .clk(left_hi_if_timer_block_n31_clkinv_8770), .we(left_hi_if_timer_block_n31_srinv_8764), .o(left_hi_if_timer_block_n31_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_ramb14_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_f_radr2), .radr2(left_hi_if_timer_block_frame_cnt_2_2_7428), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_f_wadr4), .i(left_hi_if_timer_block_n31_dif_mux_8785), .clk(left_hi_if_timer_block_n31_clkinv_8770), .we(left_hi_if_timer_block_n31_srinv_8764), .o(left_hi_if_timer_block_n31) );
x_ramd16  left_hi_if_timer_block_mram_ramb1_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_wadr4), .i(left_hi_if_timer_block_n5_dif_mux_9259), .clk(left_hi_if_timer_block_n5_clkinv_9244), .we(left_hi_if_timer_block_n5_srinv_9238), .o(left_hi_if_timer_block_n5) );
x_ramd16  left_hi_if_timer_block_mram_rama1_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_wadr4), .i(left_hi_if_timer_block_n39_dif_mux_9059), .clk(left_hi_if_timer_block_n39_clkinv_9044), .we(left_hi_if_timer_block_n39_srinv_9038), .o(left_hi_if_timer_block_n39) );
x_ramd16  right_hi_if_timer_block_mram_ramb16_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_wadr4), .i(right_hi_if_timer_block_n35_dig_mux_8950), .clk(right_hi_if_timer_block_n35_clkinv_8948), .we(right_hi_if_timer_block_n35_srinv_8942), .o(right_hi_if_timer_block_n35_g_ramout) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_hi_wri (  .i(left_hi_if_dataout_block_clk_loop_hi_wri_dymux_8922), .ce(left_hi_if_dataout_block_clk_loop_hi_wri_ceinv_8918), .clk(left_hi_if_dataout_block_clk_loop_hi_wri_clkinv_8919), .rst(left_hi_if_dataout_block_clk_loop_hi_wri_ffy_rstand_8928), .o(left_hi_if_dataout_block_clk_loop_hi_wri_7453) );
x_buf  left_hi_if_dataout_block_clk_loop_hi_wri_ffy_rstand ( .i(left_hi_if_dataout_block_clk_loop_hi_wri_or0000), .o(left_hi_if_dataout_block_clk_loop_hi_wri_ffy_rstand_8928) );
x_ramd16  left_hi_if_timer_block_mram_ramb16_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_wadr4), .i(left_hi_if_timer_block_n35_dig_mux_8998), .clk(left_hi_if_timer_block_n35_clkinv_8996), .we(left_hi_if_timer_block_n35_srinv_8990), .o(left_hi_if_timer_block_n35_g_ramout) );
x_lut4_0x0f55 right_hi_if_inout_block_dsp_intr_mux00002_sw0 ( .i0( nlwbuffersignal_right_hi_if_inout_block_dsp_intr_mux00002_sw0_adr1 ), .i2( nlwbuffersignal_right_hi_if_inout_block_dsp_intr_mux00002_sw0_adr3 ), .i3( \FlexBus_right_hi_if_inout_block_hiocr[1] ), .o( n43 ) ) ;
x_ramd16  left_hi_if_timer_block_mram_ramb16_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_f_radr2), .radr2(left_hi_if_timer_block_frame_cnt_2_2_7428), .radr3(left_hi_if_timer_block_frame_cnt_3_2_7429), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_f_wadr4), .i(left_hi_if_timer_block_n35_dif_mux_9011), .clk(left_hi_if_timer_block_n35_clkinv_8996), .we(left_hi_if_timer_block_n35_srinv_8990), .o(left_hi_if_timer_block_n35) );
x_lut4_0x0f55 left_hi_if_inout_block_dsp_intr_mux00002_sw0 ( .i0( nlwbuffersignal_left_hi_if_inout_block_dsp_intr_mux00002_sw0_adr1 ), .i2( left_hi_if_datain_block_data_intrint_7480 ), .i3( \FlexBus_left_hi_if_inout_block_hiocr[1] ), .o( n45 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_10 (  .i ( right_hi_if_dataout_block_fifo_data_11__dymux_9085 ), .ce ( right_hi_if_dataout_block_fifo_data_11__ceinv_9081 ), .clk ( right_hi_if_dataout_block_fifo_data_11__clkinv_9082 ), .rst ( right_hi_if_dataout_block_fifo_data_11__srinv_9083 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[10] ) );
x_ramd16  left_hi_if_timer_block_mram_rama2_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_wadr4), .i(left_hi_if_timer_block_n41_dif_mux_9163), .clk(left_hi_if_timer_block_n41_clkinv_9148), .we(left_hi_if_timer_block_n41_srinv_9142), .o(left_hi_if_timer_block_n41) );
x_ramd16  left_hi_if_timer_block_mram_rama2_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_wadr4), .i(left_hi_if_timer_block_n41_dig_mux_9150), .clk(left_hi_if_timer_block_n41_clkinv_9148), .we(left_hi_if_timer_block_n41_srinv_9142), .o(left_hi_if_timer_block_n41_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_rama3_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_wadr4), .i(left_hi_if_timer_block_n43_dif_mux_9307), .clk(left_hi_if_timer_block_n43_clkinv_9292), .we(left_hi_if_timer_block_n43_srinv_9286), .o(left_hi_if_timer_block_n43) );
x_ramd16  left_hi_if_timer_block_mram_ramb15_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_f_radr2), .radr2(left_hi_if_timer_block_frame_cnt_2_2_7428), .radr3(left_hi_if_timer_block_frame_cnt_3_2_7429), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_f_wadr4), .i(left_hi_if_timer_block_n33_dif_mux_8881), .clk(left_hi_if_timer_block_n33_clkinv_8866), .we(left_hi_if_timer_block_n33_srinv_8860), .o(left_hi_if_timer_block_n33) );
x_ramd16  right_hi_if_timer_block_mram_ramb16_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_f_radr1), .radr1(right_hi_if_timer_block_frame_cnt_1_2_7437), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_f_wadr4), .i(right_hi_if_timer_block_n35_dif_mux_8963), .clk(right_hi_if_timer_block_n35_clkinv_8948), .we(right_hi_if_timer_block_n35_srinv_8942), .o(right_hi_if_timer_block_n35) );
x_ramd16  left_hi_if_timer_block_mram_rama1_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_wadr4), .i(left_hi_if_timer_block_n39_dig_mux_9046), .clk(left_hi_if_timer_block_n39_clkinv_9044), .we(left_hi_if_timer_block_n39_srinv_9038), .o(left_hi_if_timer_block_n39_g_ramout) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_10 (  .i ( left_hi_if_dataout_block_fifo_data_11__dymux_9113 ), .ce ( left_hi_if_dataout_block_fifo_data_11__ceinv_9109 ), .clk ( left_hi_if_dataout_block_fifo_data_11__clkinv_9110 ), .rst ( left_hi_if_dataout_block_fifo_data_11__srinv_9111 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[10] ) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_11 (  .i ( right_hi_if_dataout_block_fifo_data_11__dxmux_9094 ), .ce ( right_hi_if_dataout_block_fifo_data_11__ceinv_9081 ), .clk ( right_hi_if_dataout_block_fifo_data_11__clkinv_9082 ), .rst ( right_hi_if_dataout_block_fifo_data_11__srinv_9083 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[11] ) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_11 (  .i ( left_hi_if_dataout_block_fifo_data_11__dxmux_9122 ), .ce ( left_hi_if_dataout_block_fifo_data_11__ceinv_9109 ), .clk ( left_hi_if_dataout_block_fifo_data_11__clkinv_9110 ), .rst ( left_hi_if_dataout_block_fifo_data_11__srinv_9111 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[11] ) );
x_lut4_0xb8aa left_hi_if_inout_block_dsp_gpio_mux00001 ( .i0( nlwbuffersignal_left_hi_if_inout_block_dsp_gpio_mux00001_adr1 ), .i1( nlwbuffersignal_left_hi_if_inout_block_dsp_gpio_mux00001_adr2 ), .i2( nlwbuffersignal_left_hi_if_inout_block_dsp_gpio_mux00001_adr3 ), .i3( nlwbuffersignal_left_hi_if_inout_block_dsp_gpio_mux00001_adr4 ), .o( left_hi_if_inout_block_dsp_gpio_mux0000 ) ) ;
x_ramd16  left_hi_if_timer_block_mram_ramb3_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_wadr4), .i(left_hi_if_timer_block_n9_dif_mux_9507), .clk(left_hi_if_timer_block_n9_clkinv_9492), .we(left_hi_if_timer_block_n9_srinv_9486), .o(left_hi_if_timer_block_n9) );
x_ramd16  left_hi_if_timer_block_mram_rama3_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_wadr4), .i(left_hi_if_timer_block_n43_dig_mux_9294), .clk(left_hi_if_timer_block_n43_clkinv_9292), .we(left_hi_if_timer_block_n43_srinv_9286), .o(left_hi_if_timer_block_n43_g_ramout) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_12 (  .i ( left_hi_if_dataout_block_fifo_data_13__dymux_9361 ), .ce ( left_hi_if_dataout_block_fifo_data_13__ceinv_9357 ), .clk ( left_hi_if_dataout_block_fifo_data_13__clkinv_9358 ), .rst ( left_hi_if_dataout_block_fifo_data_13__srinv_9359 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[12] ) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_13 (  .i ( left_hi_if_dataout_block_fifo_data_13__dxmux_9370 ), .ce ( left_hi_if_dataout_block_fifo_data_13__ceinv_9357 ), .clk ( left_hi_if_dataout_block_fifo_data_13__clkinv_9358 ), .rst ( left_hi_if_dataout_block_fifo_data_13__srinv_9359 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[13] ) );
x_lut4_0xcacc right_hi_if_inout_block_dsp_gpio_mux00001 ( .i0( nlwbuffersignal_right_hi_if_inout_block_dsp_gpio_mux00001_adr1 ), .i1( nlwbuffersignal_right_hi_if_inout_block_dsp_gpio_mux00001_adr2 ), .i2( \FlexBus_right_hi_if_inout_block_hiocr[7] ), .i3( \FlexBus_right_hi_if_inout_block_hiocr[8] ), .o( right_hi_if_inout_block_dsp_gpio_mux0000 ) ) ;
x_ramd16  left_hi_if_timer_block_mram_ramb1_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_wadr4), .i(left_hi_if_timer_block_n5_dig_mux_9246), .clk(left_hi_if_timer_block_n5_clkinv_9244), .we(left_hi_if_timer_block_n5_srinv_9238), .o(left_hi_if_timer_block_n5_g_ramout) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_12 (  .i ( right_hi_if_dataout_block_fifo_data_13__dymux_9333 ), .ce ( right_hi_if_dataout_block_fifo_data_13__ceinv_9329 ), .clk ( right_hi_if_dataout_block_fifo_data_13__clkinv_9330 ), .rst ( right_hi_if_dataout_block_fifo_data_13__srinv_9331 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[12] ) );
x_ramd16  left_hi_if_timer_block_mram_rama4_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_wadr4), .i(left_hi_if_timer_block_n45_dif_mux_9459), .clk(left_hi_if_timer_block_n45_clkinv_9444), .we(left_hi_if_timer_block_n45_srinv_9438), .o(left_hi_if_timer_block_n45) );
x_ramd16  left_hi_if_timer_block_mram_ramb3_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_wadr4), .i(left_hi_if_timer_block_n9_dig_mux_9494), .clk(left_hi_if_timer_block_n9_clkinv_9492), .we(left_hi_if_timer_block_n9_srinv_9486), .o(left_hi_if_timer_block_n9_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_rama4_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_wadr4), .i(left_hi_if_timer_block_n45_dig_mux_9446), .clk(left_hi_if_timer_block_n45_clkinv_9444), .we(left_hi_if_timer_block_n45_srinv_9438), .o(left_hi_if_timer_block_n45_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_ramb2_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_wadr4), .i(left_hi_if_timer_block_n7_dif_mux_9411), .clk(left_hi_if_timer_block_n7_clkinv_9396), .we(left_hi_if_timer_block_n7_srinv_9390), .o(left_hi_if_timer_block_n7) );
x_ramd16  left_hi_if_timer_block_mram_ramb2_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_wadr4), .i(left_hi_if_timer_block_n7_dig_mux_9398), .clk(left_hi_if_timer_block_n7_clkinv_9396), .we(left_hi_if_timer_block_n7_srinv_9390), .o(left_hi_if_timer_block_n7_g_ramout) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_13 (  .i ( right_hi_if_dataout_block_fifo_data_13__dxmux_9342 ), .ce ( right_hi_if_dataout_block_fifo_data_13__ceinv_9329 ), .clk ( right_hi_if_dataout_block_fifo_data_13__clkinv_9330 ), .rst ( right_hi_if_dataout_block_fifo_data_13__srinv_9331 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[13] ) );
x_lut4_0x77f7 control_logic_data_mux0000_0_3_sw0 ( .i0( nlwbuffersignal_control_logic_data_mux0000_0_3_sw0_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_0_3_sw0_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_0_3_sw0_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_0_3_sw0_adr4 ), .o( n252 ) ) ;
x_lut4_0x0a0a left_hi_if_timer_block_mcount_prescale_cnt_lut_1_ ( .i0( \FlexBus_left_hi_if_timer_block_prescale_cnt[1] ), .i2( left_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[1] ) ) ;
x_lut4_0x00f0 right_hi_if_timer_block_mcount_prescale_cnt_lut_3_ ( .i2( \FlexBus_right_hi_if_timer_block_prescale_cnt[3] ), .i3( right_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .o( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[3] ) ) ;
x_ff_NO_set  right_hi_if_timer_block_prescale_cnt_3 (  .i ( right_hi_if_timer_block_prescale_cnt_2__dymux_10610 ), .ce ( right_hi_if_timer_block_prescale_cnt_2__ceinv_10588 ), .clk ( right_hi_if_timer_block_prescale_cnt_2__clkinv_10589 ), .rst ( right_hi_if_timer_block_prescale_cnt_2__srinv_10590 ), .o ( \FlexBus_right_hi_if_timer_block_prescale_cnt[3] ) );
x_lut4_0x5500 right_hi_if_timer_block_mcount_prescale_cnt_lut_2_ ( .i0( nlwbuffersignal_right_hi_if_timer_block_mcount_prescale_cnt_lut_2__adr1 ), .i3( \FlexBus_right_hi_if_timer_block_prescale_cnt[2] ), .o( \FlexBus_right_hi_if_timer_block_mcount_prescale_cnt_lut[2] ) ) ;
x_ff_NO_set  right_hi_if_timer_block_prescale_cnt_2 (  .i ( right_hi_if_timer_block_prescale_cnt_2__dxmux_10629 ), .ce ( right_hi_if_timer_block_prescale_cnt_2__ceinv_10588 ), .clk ( right_hi_if_timer_block_prescale_cnt_2__clkinv_10589 ), .rst ( right_hi_if_timer_block_prescale_cnt_2__srinv_10590 ), .o ( \FlexBus_right_hi_if_timer_block_prescale_cnt[2] ) );
x_ff_NO_set  left_hi_if_timer_block_prescale_cnt_3 (  .i ( left_hi_if_timer_block_prescale_cnt_2__dymux_10840 ), .ce ( left_hi_if_timer_block_prescale_cnt_2__ceinv_10818 ), .clk ( left_hi_if_timer_block_prescale_cnt_2__clkinv_10819 ), .rst ( left_hi_if_timer_block_prescale_cnt_2__srinv_10820 ), .o ( \FlexBus_left_hi_if_timer_block_prescale_cnt[3] ) );
x_ff_NO_set  left_hi_if_timer_block_prescale_cnt_6 (  .i ( left_hi_if_timer_block_prescale_cnt_6__dxmux_10972 ), .ce ( left_hi_if_timer_block_prescale_cnt_6__ceinv_10937 ), .clk ( left_hi_if_timer_block_prescale_cnt_6__clkinv_10938 ), .rst ( left_hi_if_timer_block_prescale_cnt_6__srinv_10939 ), .o ( \FlexBus_left_hi_if_timer_block_prescale_cnt[6] ) );
x_ff_NO_set  left_hi_if_timer_block_prescale_cnt_1 (  .i ( left_hi_if_timer_block_prescale_cnt_0__dymux_10778 ), .ce ( left_hi_if_timer_block_prescale_cnt_0__ceinv_10761 ), .clk ( left_hi_if_timer_block_prescale_cnt_0__clkinv_10762 ), .rst ( left_hi_if_timer_block_prescale_cnt_0__srinv_10763 ), .o ( \FlexBus_left_hi_if_timer_block_prescale_cnt[1] ) );
x_lut4_0x0c0c left_hi_if_timer_block_mcount_prescale_cnt_lut_0_ ( .i1( \FlexBus_left_hi_if_timer_block_prescale_cnt[0] ), .i2( left_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[0] ) ) ;
x_ff_NO_set  left_hi_if_timer_block_prescale_cnt_0 (  .i ( left_hi_if_timer_block_prescale_cnt_0__dxmux_10799 ), .ce ( left_hi_if_timer_block_prescale_cnt_0__ceinv_10761 ), .clk ( left_hi_if_timer_block_prescale_cnt_0__clkinv_10762 ), .rst ( left_hi_if_timer_block_prescale_cnt_0__srinv_10763 ), .o ( \FlexBus_left_hi_if_timer_block_prescale_cnt[0] ) );
x_lut4_0x0c0c left_hi_if_timer_block_mcount_prescale_cnt_lut_3_ ( .i1( nlwbuffersignal_left_hi_if_timer_block_mcount_prescale_cnt_lut_3__adr2 ), .i2( left_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[3] ) ) ;
x_lut4_0x5050 left_hi_if_timer_block_mcount_prescale_cnt_lut_6_ ( .i0( left_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .i2( \FlexBus_left_hi_if_timer_block_prescale_cnt[6] ), .o( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[6] ) ) ;
x_lut4_0x4444 left_hi_if_timer_block_mcount_prescale_cnt_lut_5_ ( .i0( left_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .i1( \FlexBus_left_hi_if_timer_block_prescale_cnt[5] ), .o( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[5] ) ) ;
x_ff_NO_set  left_hi_if_timer_block_prescale_cnt_5 (  .i ( left_hi_if_timer_block_prescale_cnt_4__dymux_10900 ), .ce ( left_hi_if_timer_block_prescale_cnt_4__ceinv_10878 ), .clk ( left_hi_if_timer_block_prescale_cnt_4__clkinv_10879 ), .rst ( left_hi_if_timer_block_prescale_cnt_4__srinv_10880 ), .o ( \FlexBus_left_hi_if_timer_block_prescale_cnt[5] ) );
x_lut4_0x4444 left_hi_if_timer_block_mcount_prescale_cnt_lut_4_ ( .i0( left_hi_if_timer_block_prescale_cnt_cmp_eq0000_0 ), .i1( nlwbuffersignal_left_hi_if_timer_block_mcount_prescale_cnt_lut_4__adr2 ), .o( \FlexBus_left_hi_if_timer_block_mcount_prescale_cnt_lut[4] ) ) ;
x_ff_NO_set  left_hi_if_timer_block_prescale_cnt_4 (  .i ( left_hi_if_timer_block_prescale_cnt_4__dxmux_10919 ), .ce ( left_hi_if_timer_block_prescale_cnt_4__ceinv_10878 ), .clk ( left_hi_if_timer_block_prescale_cnt_4__clkinv_10879 ), .rst ( left_hi_if_timer_block_prescale_cnt_4__srinv_10880 ), .o ( \FlexBus_left_hi_if_timer_block_prescale_cnt[4] ) );
x_ff_NO_set  right_hi_if_timer_block_bit_counter_5 (  .i ( right_hi_if_timer_block_bit_counter_4__dymux_11130 ), .ce ( right_hi_if_timer_block_bit_counter_4__ceinv_11108 ), .clk ( right_hi_if_timer_block_bit_counter_4__clkinv_11109 ), .rst ( right_hi_if_timer_block_bit_counter_4__srinv_11110 ), .o ( \FlexBus_right_hi_if_timer_block_bit_counter[5] ) );
x_ff_NO_set  right_hi_if_datain_block_i2csbytecnt_11 (  .i ( right_hi_if_datain_block_i2csbytecnt_10__dymux_11771 ), .ce ( right_hi_if_datain_block_i2csbytecnt_10__ceinv_11750 ), .clk ( right_hi_if_datain_block_i2csbytecnt_10__clkinv_11751 ), .rst ( right_hi_if_datain_block_i2csbytecnt_10__srinv_11752 ), .o ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[11] ) );
x_lut4_0x0c0c right_hi_if_timer_block_mcount_bit_counter_lut_5_ ( .i1( \FlexBus_right_hi_if_timer_block_bit_counter[5] ), .i2( nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_5__adr3 ), .o( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[5] ) ) ;
x_lut4_0x3300 right_hi_if_timer_block_mcount_bit_counter_lut_3_ ( .i1( nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_3__adr2 ), .i3( \FlexBus_right_hi_if_timer_block_bit_counter[3] ), .o( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[3] ) ) ;
x_ff_NO_set  right_hi_if_timer_block_bit_counter_3 (  .i ( right_hi_if_timer_block_bit_counter_2__dymux_11070 ), .ce ( right_hi_if_timer_block_bit_counter_2__ceinv_11048 ), .clk ( right_hi_if_timer_block_bit_counter_2__clkinv_11049 ), .rst ( right_hi_if_timer_block_bit_counter_2__srinv_11050 ), .o ( \FlexBus_right_hi_if_timer_block_bit_counter[3] ) );
x_lut4_0x0a0a right_hi_if_timer_block_mcount_bit_counter_lut_2_ ( .i0( \FlexBus_right_hi_if_timer_block_bit_counter[2] ), .i2( right_hi_if_timer_block_bit_counter_cmp_eq0000_0 ), .o( \FlexBus_right_hi_if_timer_block_mcount_bit_counter_lut[2] ) ) ;
x_ff_NO_set  right_hi_if_timer_block_bit_counter_2 (  .i ( right_hi_if_timer_block_bit_counter_2__dxmux_11089 ), .ce ( right_hi_if_timer_block_bit_counter_2__ceinv_11048 ), .clk ( right_hi_if_timer_block_bit_counter_2__clkinv_11049 ), .rst ( right_hi_if_timer_block_bit_counter_2__srinv_11050 ), .o ( \FlexBus_right_hi_if_timer_block_bit_counter[2] ) );
x_lut4_0x00f0 left_hi_if_timer_block_mcount_bit_counter_lut_1_ ( .i2( \FlexBus_left_hi_if_timer_block_bit_counter[1] ), .i3( left_hi_if_timer_block_bit_counter_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[1] ) ) ;
x_ff_NO_set  left_hi_if_timer_block_bit_counter_1 (  .i ( left_hi_if_timer_block_bit_counter_0__dymux_11238 ), .ce ( left_hi_if_timer_block_bit_counter_0__ceinv_11221 ), .clk ( left_hi_if_timer_block_bit_counter_0__clkinv_11222 ), .rst ( left_hi_if_timer_block_bit_counter_0__srinv_11223 ), .o ( \FlexBus_left_hi_if_timer_block_bit_counter[1] ) );
x_lut4_0x00aa left_hi_if_timer_block_mcount_bit_counter_lut_0_ ( .i0( \FlexBus_left_hi_if_timer_block_bit_counter[0] ), .i3( left_hi_if_timer_block_bit_counter_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[0] ) ) ;
x_ff_NO_set  left_hi_if_timer_block_bit_counter_0 (  .i ( left_hi_if_timer_block_bit_counter_0__dxmux_11259 ), .ce ( left_hi_if_timer_block_bit_counter_0__ceinv_11221 ), .clk ( left_hi_if_timer_block_bit_counter_0__clkinv_11222 ), .rst ( left_hi_if_timer_block_bit_counter_0__srinv_11223 ), .o ( \FlexBus_left_hi_if_timer_block_bit_counter[0] ) );
x_lut4_0x00aa left_hi_if_timer_block_mcount_bit_counter_lut_3_ ( .i0( nlwbuffersignal_left_hi_if_timer_block_mcount_bit_counter_lut_3__adr1 ), .i3( left_hi_if_timer_block_bit_counter_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[3] ) ) ;
x_lut4_0x3300 left_hi_if_timer_block_mcount_bit_counter_lut_5_ ( .i1( left_hi_if_timer_block_bit_counter_cmp_eq0000_0 ), .i3( \FlexBus_left_hi_if_timer_block_bit_counter[5] ), .o( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[5] ) ) ;
x_ff_NO_set  left_hi_if_timer_block_bit_counter_5 (  .i ( left_hi_if_timer_block_bit_counter_4__dymux_11360 ), .ce ( left_hi_if_timer_block_bit_counter_4__ceinv_11338 ), .clk ( left_hi_if_timer_block_bit_counter_4__clkinv_11339 ), .rst ( left_hi_if_timer_block_bit_counter_4__srinv_11340 ), .o ( \FlexBus_left_hi_if_timer_block_bit_counter[5] ) );
x_lut4_0x00cc left_hi_if_timer_block_mcount_bit_counter_lut_4_ ( .i1( \FlexBus_left_hi_if_timer_block_bit_counter[4] ), .i3( left_hi_if_timer_block_bit_counter_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_bit_counter_lut[4] ) ) ;
x_ff_NO_set  left_hi_if_timer_block_bit_counter_4 (  .i ( left_hi_if_timer_block_bit_counter_4__dxmux_11379 ), .ce ( left_hi_if_timer_block_bit_counter_4__ceinv_11338 ), .clk ( left_hi_if_timer_block_bit_counter_4__clkinv_11339 ), .rst ( left_hi_if_timer_block_bit_counter_4__srinv_11340 ), .o ( \FlexBus_left_hi_if_timer_block_bit_counter[4] ) );
x_lut4_0x05f5 right_hi_if_datain_block_mcount_i2csbytecnt_lut_10_ ( .i0( \FlexBus_right_hi_if_datain_block_i2csbytecnt[10] ), .i2( right_hi_if_datain_block_i2csbytecnt_and0000 ), .i3( right_hi_if_datain_block_i2cs_10_ ), .o( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[10] ) ) ;
x_lut4_0x303f left_hi_if_datain_block_mcount_i2csbytecnt_lut_3_ ( .i1( nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_3__adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_3__adr3 ), .i3( nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_3__adr4 ), .o( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[3] ) ) ;
x_lut4_0x05f5 right_hi_if_datain_block_mcount_i2csbytecnt_lut_3_ ( .i0( \FlexBus_right_hi_if_datain_block_i2csbytecnt[3] ), .i2( right_hi_if_datain_block_i2csbytecnt_and0000 ), .i3( nlwbuffersignal_right_hi_if_datain_block_mcount_i2csbytecnt_lut_3__adr4 ), .o( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[3] ) ) ;
x_ff_NO_set  right_hi_if_datain_block_i2csbytecnt_3 (  .i ( right_hi_if_datain_block_i2csbytecnt_2__dymux_11531 ), .ce ( right_hi_if_datain_block_i2csbytecnt_2__ceinv_11510 ), .clk ( right_hi_if_datain_block_i2csbytecnt_2__clkinv_11511 ), .rst ( right_hi_if_datain_block_i2csbytecnt_2__srinv_11512 ), .o ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[3] ) );
x_lut4_0x05af right_hi_if_datain_block_mcount_i2csbytecnt_lut_2_ ( .i0( nlwbuffersignal_right_hi_if_datain_block_mcount_i2csbytecnt_lut_2__adr1 ), .i2( \FlexBus_right_hi_if_datain_block_i2csbytecnt[2] ), .i3( right_hi_if_datain_block_i2cs_2_ ), .o( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[2] ) ) ;
x_ff_NO_set  right_hi_if_datain_block_i2csbytecnt_2 (  .i ( right_hi_if_datain_block_i2csbytecnt_2__dxmux_11549 ), .ce ( right_hi_if_datain_block_i2csbytecnt_2__ceinv_11510 ), .clk ( right_hi_if_datain_block_i2csbytecnt_2__clkinv_11511 ), .rst ( right_hi_if_datain_block_i2csbytecnt_2__srinv_11512 ), .o ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[2] ) );
x_ff_NO_set  right_hi_if_datain_block_i2csbytecnt_10 (  .i ( right_hi_if_datain_block_i2csbytecnt_10__dxmux_11789 ), .ce ( right_hi_if_datain_block_i2csbytecnt_10__ceinv_11750 ), .clk ( right_hi_if_datain_block_i2csbytecnt_10__clkinv_11751 ), .rst ( right_hi_if_datain_block_i2csbytecnt_10__srinv_11752 ), .o ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[10] ) );
x_ff_NO_set  right_hi_if_datain_block_i2csbytecnt_4 (  .i ( right_hi_if_datain_block_i2csbytecnt_4__dxmux_11609 ), .ce ( right_hi_if_datain_block_i2csbytecnt_4__ceinv_11570 ), .clk ( right_hi_if_datain_block_i2csbytecnt_4__clkinv_11571 ), .rst ( right_hi_if_datain_block_i2csbytecnt_4__srinv_11572 ), .o ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[4] ) );
x_lut4_0x505f right_hi_if_datain_block_mcount_i2csbytecnt_lut_9_ ( .i0( nlwbuffersignal_right_hi_if_datain_block_mcount_i2csbytecnt_lut_9__adr1 ), .i2( right_hi_if_datain_block_i2csbytecnt_and0000 ), .i3( \FlexBus_right_hi_if_datain_block_i2csbytecnt[9] ), .o( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[9] ) ) ;
x_ff_NO_set  right_hi_if_datain_block_i2csbytecnt_9 (  .i ( right_hi_if_datain_block_i2csbytecnt_8__dymux_11711 ), .ce ( right_hi_if_datain_block_i2csbytecnt_8__ceinv_11690 ), .clk ( right_hi_if_datain_block_i2csbytecnt_8__clkinv_11691 ), .rst ( right_hi_if_datain_block_i2csbytecnt_8__srinv_11692 ), .o ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[9] ) );
x_lut4_0x0f33 right_hi_if_datain_block_mcount_i2csbytecnt_lut_8_ ( .i1( \FlexBus_right_hi_if_datain_block_i2csbytecnt[8] ), .i2( right_hi_if_datain_block_i2cs_8_ ), .i3( right_hi_if_datain_block_i2csbytecnt_and0000 ), .o( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[8] ) ) ;
x_ff_NO_set  right_hi_if_datain_block_i2csbytecnt_8 (  .i ( right_hi_if_datain_block_i2csbytecnt_8__dxmux_11729 ), .ce ( right_hi_if_datain_block_i2csbytecnt_8__ceinv_11690 ), .clk ( right_hi_if_datain_block_i2csbytecnt_8__clkinv_11691 ), .rst ( right_hi_if_datain_block_i2csbytecnt_8__srinv_11692 ), .o ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[8] ) );
x_lut4_0x550f right_hi_if_datain_block_mcount_i2csbytecnt_lut_11_ ( .i0( right_hi_if_datain_block_i2cs_11_ ), .i2( \FlexBus_right_hi_if_datain_block_i2csbytecnt[11] ), .i3( right_hi_if_datain_block_i2csbytecnt_and0000 ), .o( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[11] ) ) ;
x_lut4_0x0f00 right_hi_if_timer_block_mcount_timer_lut_3_ ( .i2( right_hi_if_timer_block_timer_cmp_eq0000_0 ), .i3( \FlexBus_right_hi_if_timer_block_timer[3] ), .o( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[3] ) ) ;
x_lut4_0x05f5 left_hi_if_datain_block_mcount_i2csbytecnt_lut_11_ ( .i0( \FlexBus_left_hi_if_datain_block_i2csbytecnt[11] ), .i2( left_hi_if_datain_block_i2csbytecnt_and0000 ), .i3( left_hi_if_datain_block_i2cs_11_ ), .o( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[11] ) ) ;
x_ff_NO_set  left_hi_if_datain_block_i2csbytecnt_3 (  .i ( left_hi_if_datain_block_i2csbytecnt_2__dymux_11888 ), .ce ( left_hi_if_datain_block_i2csbytecnt_2__ceinv_11867 ), .clk ( left_hi_if_datain_block_i2csbytecnt_2__clkinv_11868 ), .rst ( left_hi_if_datain_block_i2csbytecnt_2__srinv_11869 ), .o ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[3] ) );
x_lut4_0x0a5f left_hi_if_datain_block_mcount_i2csbytecnt_lut_2_ ( .i0( nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_2__adr1 ), .i2( left_hi_if_datain_block_i2cs_2_ ), .i3( \FlexBus_left_hi_if_datain_block_i2csbytecnt[2] ), .o( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[2] ) ) ;
x_ff_NO_set  left_hi_if_datain_block_i2csbytecnt_2 (  .i ( left_hi_if_datain_block_i2csbytecnt_2__dxmux_11906 ), .ce ( left_hi_if_datain_block_i2csbytecnt_2__ceinv_11867 ), .clk ( left_hi_if_datain_block_i2csbytecnt_2__clkinv_11868 ), .rst ( left_hi_if_datain_block_i2csbytecnt_2__srinv_11869 ), .o ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[2] ) );
x_lut4_0x05f5 left_hi_if_datain_block_mcount_i2csbytecnt_lut_7_ ( .i0( \FlexBus_left_hi_if_datain_block_i2csbytecnt[7] ), .i2( left_hi_if_datain_block_i2csbytecnt_and0000 ), .i3( left_hi_if_datain_block_i2cs_7_ ), .o( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[7] ) ) ;
x_ff_NO_set  left_hi_if_datain_block_i2csbytecnt_7 (  .i ( left_hi_if_datain_block_i2csbytecnt_6__dymux_12008 ), .ce ( left_hi_if_datain_block_i2csbytecnt_6__ceinv_11987 ), .clk ( left_hi_if_datain_block_i2csbytecnt_6__clkinv_11988 ), .rst ( left_hi_if_datain_block_i2csbytecnt_6__srinv_11989 ), .o ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[7] ) );
x_lut4_0x303f left_hi_if_datain_block_mcount_i2csbytecnt_lut_6_ ( .i1( nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_6__adr2 ), .i2( left_hi_if_datain_block_i2csbytecnt_and0000 ), .i3( \FlexBus_left_hi_if_datain_block_i2csbytecnt[6] ), .o( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[6] ) ) ;
x_ff_NO_set  left_hi_if_datain_block_i2csbytecnt_6 (  .i ( left_hi_if_datain_block_i2csbytecnt_6__dxmux_12026 ), .ce ( left_hi_if_datain_block_i2csbytecnt_6__ceinv_11987 ), .clk ( left_hi_if_datain_block_i2csbytecnt_6__clkinv_11988 ), .rst ( left_hi_if_datain_block_i2csbytecnt_6__srinv_11989 ), .o ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[6] ) );
x_ff_NO_set  left_hi_if_datain_block_i2csbytecnt_8 (  .i ( left_hi_if_datain_block_i2csbytecnt_8__dxmux_12086 ), .ce ( left_hi_if_datain_block_i2csbytecnt_8__ceinv_12047 ), .clk ( left_hi_if_datain_block_i2csbytecnt_8__clkinv_12048 ), .rst ( left_hi_if_datain_block_i2csbytecnt_8__srinv_12049 ), .o ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[8] ) );
x_lut4_0x00cc left_hi_if_timer_block_mcount_timer_lut_3_ ( .i1( nlwbuffersignal_left_hi_if_timer_block_mcount_timer_lut_3__adr2 ), .i3( left_hi_if_timer_block_timer_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[3] ) ) ;
x_ff_NO_set  right_hi_if_timer_block_timer_3 (  .i ( right_hi_if_timer_block_timer_2__dymux_12244 ), .ce ( right_hi_if_timer_block_timer_2__ceinv_12222 ), .clk ( right_hi_if_timer_block_timer_2__clkinv_12223 ), .rst ( right_hi_if_timer_block_timer_2__srinv_12224 ), .o ( \FlexBus_right_hi_if_timer_block_timer[3] ) );
x_lut4_0x0a0a right_hi_if_timer_block_mcount_timer_lut_1_ ( .i0( \FlexBus_right_hi_if_timer_block_timer[1] ), .i2( right_hi_if_timer_block_timer_cmp_eq0000_0 ), .o( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[1] ) ) ;
x_ff_NO_set  right_hi_if_timer_block_timer_1 (  .i ( right_hi_if_timer_block_timer_0__dymux_12182 ), .ce ( right_hi_if_timer_block_timer_0__ceinv_12165 ), .clk ( right_hi_if_timer_block_timer_0__clkinv_12166 ), .rst ( right_hi_if_timer_block_timer_0__srinv_12167 ), .o ( \FlexBus_right_hi_if_timer_block_timer[1] ) );
x_lut4_0x3030 right_hi_if_timer_block_mcount_timer_lut_0_ ( .i1( right_hi_if_timer_block_timer_cmp_eq0000_0 ), .i2( \FlexBus_right_hi_if_timer_block_timer[0] ), .o( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[0] ) ) ;
x_ff_NO_set  right_hi_if_timer_block_timer_0 (  .i ( right_hi_if_timer_block_timer_0__dxmux_12203 ), .ce ( right_hi_if_timer_block_timer_0__ceinv_12165 ), .clk ( right_hi_if_timer_block_timer_0__clkinv_12166 ), .rst ( right_hi_if_timer_block_timer_0__srinv_12167 ), .o ( \FlexBus_right_hi_if_timer_block_timer[0] ) );
x_lut4_0x0c0c right_hi_if_timer_block_mcount_timer_lut_2_ ( .i1( \FlexBus_right_hi_if_timer_block_timer[2] ), .i2( right_hi_if_timer_block_timer_cmp_eq0000_0 ), .o( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[2] ) ) ;
x_lut4_0x2222 left_hi_if_timer_block_mcount_timer_lut_5_ ( .i0( nlwbuffersignal_left_hi_if_timer_block_mcount_timer_lut_5__adr1 ), .i1( left_hi_if_timer_block_timer_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[5] ) ) ;
x_lut4_0x3300 right_hi_if_timer_block_mcount_timer_lut_5_ ( .i1( right_hi_if_timer_block_timer_cmp_eq0000_0 ), .i3( \FlexBus_right_hi_if_timer_block_timer[5] ), .o( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[5] ) ) ;
x_ff_NO_set  right_hi_if_timer_block_timer_5 (  .i ( right_hi_if_timer_block_timer_4__dymux_12304 ), .ce ( right_hi_if_timer_block_timer_4__ceinv_12282 ), .clk ( right_hi_if_timer_block_timer_4__clkinv_12283 ), .rst ( right_hi_if_timer_block_timer_4__srinv_12284 ), .o ( \FlexBus_right_hi_if_timer_block_timer[5] ) );
x_lut4_0x00aa right_hi_if_timer_block_mcount_timer_lut_4_ ( .i0( \FlexBus_right_hi_if_timer_block_timer[4] ), .i3( right_hi_if_timer_block_timer_cmp_eq0000_0 ), .o( \FlexBus_right_hi_if_timer_block_mcount_timer_lut[4] ) ) ;
x_ff_NO_set  right_hi_if_timer_block_timer_4 (  .i ( right_hi_if_timer_block_timer_4__dxmux_12323 ), .ce ( right_hi_if_timer_block_timer_4__ceinv_12282 ), .clk ( right_hi_if_timer_block_timer_4__clkinv_12283 ), .rst ( right_hi_if_timer_block_timer_4__srinv_12284 ), .o ( \FlexBus_right_hi_if_timer_block_timer[4] ) );
x_lut4_0x3300 left_hi_if_timer_block_mcount_timer_lut_4_ ( .i1( left_hi_if_timer_block_timer_cmp_eq0000_0 ), .i3( \FlexBus_left_hi_if_timer_block_timer[4] ), .o( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[4] ) ) ;
x_lut4_0xb8b8 right_hi_if_dataout_block_mmux_clk_loop_outi_93 ( .i0( \FlexBus_right_hi_if_dataout_block_clk_loop[3] ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_93_adr2 ), .i2( \FlexBus_right_hi_if_dataout_block_clk_loop[2] ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_93_12846 ) ) ;
x_ff_NO_set  left_hi_if_timer_block_timer_3 (  .i ( left_hi_if_timer_block_timer_2__dymux_12474 ), .ce ( left_hi_if_timer_block_timer_2__ceinv_12452 ), .clk ( left_hi_if_timer_block_timer_2__clkinv_12453 ), .rst ( left_hi_if_timer_block_timer_2__srinv_12454 ), .o ( \FlexBus_left_hi_if_timer_block_timer[3] ) );
x_lut4_0x00f0 left_hi_if_timer_block_mcount_timer_lut_2_ ( .i2( \FlexBus_left_hi_if_timer_block_timer[2] ), .i3( left_hi_if_timer_block_timer_cmp_eq0000_0 ), .o( \FlexBus_left_hi_if_timer_block_mcount_timer_lut[2] ) ) ;
x_ff_NO_set  left_hi_if_timer_block_timer_2 (  .i ( left_hi_if_timer_block_timer_2__dxmux_12493 ), .ce ( left_hi_if_timer_block_timer_2__ceinv_12452 ), .clk ( left_hi_if_timer_block_timer_2__clkinv_12453 ), .rst ( left_hi_if_timer_block_timer_2__srinv_12454 ), .o ( \FlexBus_left_hi_if_timer_block_timer[2] ) );
x_ff_NO_set  left_hi_if_timer_block_timer_5 (  .i ( left_hi_if_timer_block_timer_4__dymux_12534 ), .ce ( left_hi_if_timer_block_timer_4__ceinv_12512 ), .clk ( left_hi_if_timer_block_timer_4__clkinv_12513 ), .rst ( left_hi_if_timer_block_timer_4__srinv_12514 ), .o ( \FlexBus_left_hi_if_timer_block_timer[5] ) );
x_lut4_0xfc30 right_hi_if_dataout_block_mmux_clk_loop_outi_10 ( .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_10_adr2 ), .i2( \FlexBus_right_hi_if_dataout_block_clk_loop[0] ), .i3( \FlexBus_right_hi_if_dataout_block_clk_loop[1] ), .o( right_hi_if_dataout_block_mmux_clk_loop_outi_10_12838 ) ) ;
x_lut4_0xafa0 right_hi_if_dataout_block_mmux_shift_bit_outi_5 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_5_adr1 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_5_adr3 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_5_adr4 ), .o( right_hi_if_dataout_block_mmux_shift_bit_outi_5_13111 ) ) ;
x_lut4_0xcfc0 right_hi_if_dataout_block_mmux_shift_bit_outi_6 ( .i1( right_hi_if_dataout_block_shift_data_13__0 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_6_adr3 ), .i3( right_hi_if_dataout_block_shift_data_12__0 ), .o( right_hi_if_dataout_block_mmux_shift_bit_outi_6_13102 ) ) ;
x_lut4_0xf5a0 left_hi_if_dataout_block_mmux_clk_loop_outi_82 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_82_adr1 ), .i2( \FlexBus_left_hi_if_dataout_block_clk_loop[19] ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_82_adr4 ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_82_13027 ) ) ;
x_lut4_0xfa0a right_hi_if_dataout_block_mmux_shift_bit_outi_7 ( .i0( right_hi_if_dataout_block_shift_data_8__0 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_7_adr3 ), .i3( right_hi_if_dataout_block_shift_data_9__0 ), .o( right_hi_if_dataout_block_mmux_shift_bit_outi_7_13132 ) ) ;
x_lut4_0xdd88 left_hi_if_dataout_block_mmux_clk_loop_outi_72 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_72_adr1 ), .i1( \FlexBus_left_hi_if_dataout_block_clk_loop[23] ), .i3( \FlexBus_left_hi_if_dataout_block_clk_loop[22] ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_72_12996 ) ) ;
x_lut4_0xe2e2 right_hi_if_dataout_block_mmux_shift_bit_outi_8 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_8_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_8_adr2 ), .i2( right_hi_if_dataout_block_shift_data_1__0 ), .o( right_hi_if_dataout_block_mmux_shift_bit_outi_8_13188 ) ) ;
x_lut4_0xf0aa left_hi_if_dataout_block_mmux_clk_loop_outi_9 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_9_adr1 ), .i2( \FlexBus_left_hi_if_dataout_block_clk_loop[17] ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_9_adr4 ), .o( left_hi_if_dataout_block_mmux_clk_loop_outi_9_13017 ) ) ;
x_lut4_0xccf0 right_hi_if_timer_block_timing_val_1_28_f ( .i1( nlwbuffersignal_right_hi_if_timer_block_timing_val_1_28_f_adr2 ), .i2( right_hi_if_timer_block_n43_0 ), .i3( nlwbuffersignal_right_hi_if_timer_block_timing_val_1_28_f_adr4 ), .o( n138 ) ) ;
x_lut4_0xee44 left_hi_if_dataout_block_mmux_p4_a_bn52 ( .i0( left_hi_if_dataout_block_hidsc_0_ ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mmux_p4_a_bn52_adr2 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_p4_a_bn52_adr4 ), .o( left_hi_if_dataout_block_mmux_p4_a_bn51_13368 ) ) ;
x_lut4_0xccaa right_hi_if_timer_block_timing_val_1_28_g ( .i0( right_hi_if_timer_block_n9_0 ), .i1( right_hi_if_timer_block_n11_0 ), .i3( nlwbuffersignal_right_hi_if_timer_block_timing_val_1_28_g_adr4 ), .o( n139 ) ) ;
x_lut4_0xee22 right_hi_if_dataout_block_mmux_shift_bit_outi_72 ( .i0( right_hi_if_dataout_block_shift_data_2__0 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_72_adr2 ), .i3( right_hi_if_dataout_block_shift_data_3__0 ), .o( right_hi_if_dataout_block_mmux_shift_bit_outi_72_13196 ) ) ;
x_latche  left_hi_if_timer_block_ext_trig ( .i(left_hi_if_timer_block_ext_trig_dxmux_15483), .ge(left_hi_if_timer_block_ext_trig_ceinv_15461), .clk(nlwinvertersignal_left_hi_if_timer_block_ext_trig_clk), .set(left_hi_if_timer_block_ext_trig_ffx_set), .rst(left_hi_if_timer_block_ext_trig_ffx_rstand_15490), .o(left_hi_if_timer_block_ext_trig_8114) );
x_buf  left_hi_if_timer_block_ext_trig_ffx_setor ( .i(left_hi_if_timer_block_ext_trig__and0001), .o(left_hi_if_timer_block_ext_trig_ffx_set) );
x_buf  left_hi_if_timer_block_ext_trig_ffx_rstand ( .i(left_hi_if_timer_block_ext_trig__and0000), .o(left_hi_if_timer_block_ext_trig_ffx_rstand_15490) );
x_lut4_0xfccc control_logic_data_mux0000_1_86_g ( .i1( control_logic_data_mux0000_1_60_0 ), .i2( n21 ), .i3( right_hi_if_timer_block_hibcr_int_1_ ), .o( n277 ) ) ;
x_lut4_0xfa0a right_hi_if_dataout_block_mmux_shift_bit_outi_61 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_61_adr1 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_61_adr3 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_61_adr4 ), .o( right_hi_if_dataout_block_mmux_shift_bit_outi_61_13142 ) ) ;
x_lut4_0xfc30 left_hi_if_dataout_block_mmux_shift_bit_outi_61 ( .i1( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_61_adr2 ), .i2( left_hi_if_dataout_block_shift_data_10__0 ), .i3( left_hi_if_dataout_block_shift_data_11__0 ), .o( left_hi_if_dataout_block_mmux_shift_bit_outi_61_13257 ) ) ;
x_lut4_0xd8d8 left_hi_if_dataout_block_mmux_p4_a_bn53 ( .i0( left_hi_if_dataout_block_hidsc_0_ ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mmux_p4_a_bn53_adr2 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mmux_p4_a_bn53_adr3 ), .o( left_hi_if_dataout_block_mmux_p4_a_bn52_13360 ) ) ;
x_lut4_0xffac right_hi_if_dataout_block_mmux_p3_a_bn537_g ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn537_g_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn537_g_adr2 ), .i2( right_hi_if_dataout_block_hidsc_8_ ), .i3( right_hi_if_dataout_block_hidsc_9_ ), .o( n285 ) ) ;
x_lut4_0xfeee control_logic_data_mux0000_5_1101 ( .i0( n204 ), .i1( nlwbuffersignal_control_logic_data_mux0000_5_1101_adr2 ), .i2( control_logic_data_mux0000_5_86 ), .i3( nlwbuffersignal_control_logic_data_mux0000_5_1101_adr4 ), .o( control_logic_data_mux0000_5_110 ) ) ;
x_lut4_0xbbbb right_hi_if_datain_block_i2cs_wrqq_not00011 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i2cs_wrqq_not00011_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_i2cs_wrqq_not00011_adr2 ), .o( right_hi_if_datain_block_i2cs_wrqq_not0001 ) ) ;
x_lut4_0xfccc control_logic_data_mux0000_5_1102 ( .i1( nlwbuffersignal_control_logic_data_mux0000_5_1102_adr2 ), .i2( control_logic_data_mux0000_5_86 ), .i3( nlwbuffersignal_control_logic_data_mux0000_5_1102_adr4 ), .o( control_logic_data_mux0000_5_1101_16178 ) ) ;
x_lut4_0x00ca right_hi_if_dataout_block_mmux_p3_a_bn537_f ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn537_f_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn537_f_adr2 ), .i2( right_hi_if_dataout_block_hidsc_8_ ), .i3( right_hi_if_dataout_block_hidsc_9_ ), .o( n284 ) ) ;
x_lut4_0xaccc control_logic_data_mux0000_1_86_f ( .i0( \FlexBus_left_hi_if_timer_block_bit_counter[1] ), .i1( control_logic_data_mux0000_1_60_0 ), .i2( nlwbuffersignal_control_logic_data_mux0000_1_86_f_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_1_86_f_adr4 ), .o( n276 ) ) ;
x_lut4_0xffac right_hi_if_dataout_block_mmux_p4_a_bn51 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mmux_p4_a_bn51_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_p4_a_bn51_adr2 ), .i2( right_hi_if_dataout_block_hidsc_0_ ), .i3( right_hi_if_dataout_block_hidsc_1_ ), .o( right_hi_if_dataout_block_mmux_p4_a_bn5 ) ) ;
x_lut4_0xcfc0 right_hi_if_dataout_block_mmux_p4_a_bn52 ( .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_p4_a_bn52_adr2 ), .i2( right_hi_if_dataout_block_hidsc_0_ ), .i3( nlwbuffersignal_right_hi_if_dataout_block_mmux_p4_a_bn52_adr4 ), .o( right_hi_if_dataout_block_mmux_p4_a_bn51_13425 ) ) ;
x_lut4_0xd8d8 left_hi_if_timer_block_ext_trig_mux0000_f ( .i0( nlwbuffersignal_left_hi_if_timer_block_ext_trig_mux0000_f_adr1 ), .i1( left_hi_if_timer_block_ext_trig4p_8112 ), .i2( left_hi_if_timer_block_ext_trig3p_8111 ), .o( n260 ) ) ;
x_lut4_0xd8d8 left_hi_if_timer_block_ext_trig_mux0000_g ( .i0( nlwbuffersignal_left_hi_if_timer_block_ext_trig_mux0000_g_adr1 ), .i1( left_hi_if_timer_block_ext_trig4n_8110 ), .i2( nlwbuffersignal_left_hi_if_timer_block_ext_trig_mux0000_g_adr3 ), .o( n2611 ) ) ;
x_lut4_0xcaca right_hi_if_dataout_block_mmux_p4_a_bn53 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mmux_p4_a_bn53_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_p4_a_bn53_adr2 ), .i2( right_hi_if_dataout_block_hidsc_0_ ), .o( right_hi_if_dataout_block_mmux_p4_a_bn52_13417 ) ) ;
x_lut4_0x6fff right_hi_if_timer_block_i2c_sclint_mux00012 ( .i0( right_hi_if_timer_block_hitcr_int_12_ ), .i1( nlwbuffersignal_right_hi_if_timer_block_i2c_sclint_mux00012_adr2 ), .i2( nlwbuffersignal_right_hi_if_timer_block_i2c_sclint_mux00012_adr3 ), .i3( nlwbuffersignal_right_hi_if_timer_block_i2c_sclint_mux00012_adr4 ), .o( right_hi_if_timer_block_i2c_sclint_mux00012_16318 ) ) ;
x_ff_NO_ce_set  right_hi_if_timer_block_i2c_sclint (  .i(right_hi_if_timer_block_i2c_sclint_dxmux_16329), .clk(right_hi_if_timer_block_i2c_sclint_clkinv_16312), .rst(right_hi_if_timer_block_i2c_sclint_ffx_rstand_16334), .o(right_hi_if_timer_block_i2c_sclint_7588) );
x_buf  right_hi_if_timer_block_i2c_sclint_ffx_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_i2c_sclint_ffx_rstand_16334) );
x_lut4_0x6fff right_hi_if_timer_block_i2c_sclint_mux00011 ( .i0( right_hi_if_timer_block_hitcr_int_12_ ), .i1( nlwbuffersignal_right_hi_if_timer_block_i2c_sclint_mux00011_adr2 ), .i2( nlwbuffersignal_right_hi_if_timer_block_i2c_sclint_mux00011_adr3 ), .i3( nlwbuffersignal_right_hi_if_timer_block_i2c_sclint_mux00011_adr4 ), .o( right_hi_if_timer_block_i2c_sclint_mux00011_16325 ) ) ;
x_lut4_0x0030 right_hi_if_dataout_block_fifo_ra_h_not0001_sw0 ( .i1( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[2] ), .i2( right_hi_if_data_shift ), .i3( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[3] ), .o( right_hi_if_dataout_block_fifo_ra_h_not0001_sw0_o_pack_1 ) ) ;
x_lut4_0xeeaa control_logic_data_mux0000_7_1102 ( .i0( control_logic_data_mux0000_7_4_0 ), .i1( control_logic_data_mux0000_7_86 ), .i3( n22_0 ), .o( control_logic_data_mux0000_7_1101_16450 ) ) ;
x_lut4_0xeccc control_logic_data_mux0000_13_331 ( .i0( n22_0 ), .i1( nlwbuffersignal_control_logic_data_mux0000_13_331_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_13_331_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_13_331_adr4 ), .o( control_logic_data_mux0000_13_33 ) ) ;
x_lut4_0xf5bb left_hi_if_datain_block_rstbitcnt_or000032_sw01 ( .i0( nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000032_sw01_adr1 ), .i1( nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000032_sw01_adr2 ), .i2( left_hi_if_datain_block_icc_bls_8212 ), .i3( \FlexBus_left_hi_if_datain_block_inpbitcnt[0] ), .o( left_hi_if_datain_block_rstbitcnt_or000032_sw0 ) ) ;
x_lut4_0xcc88 left_hi_if_datain_block_data_shiftint_mux0000232 ( .i0( nlwbuffersignal_left_hi_if_datain_block_data_shiftint_mux0000232_adr1 ), .i1( left_hi_if_datain_block_data_shiftint_8225 ), .i3( left_hi_if_datain_block_data_shiftint_mux00008_0 ), .o( left_hi_if_datain_block_data_shiftint_mux0000231_16506 ) ) ;
x_lut4_0xeeff right_hi_if_datain_block_rstbitcnt_or000032_sw02 ( .i0( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000032_sw02_adr1 ), .i1( \FlexBus_right_hi_if_datain_block_inpbitcnt[0] ), .i3( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000032_sw02_adr4 ), .o( right_hi_if_datain_block_rstbitcnt_or000032_sw01_16375 ) ) ;
x_lut4_0xffbb left_hi_if_datain_block_rstbitcnt_or000032_sw02 ( .i0( nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000032_sw02_adr1 ), .i1( nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000032_sw02_adr2 ), .i3( \FlexBus_left_hi_if_datain_block_inpbitcnt[0] ), .o( left_hi_if_datain_block_rstbitcnt_or000032_sw01_16350 ) ) ;
x_lut4_0x1b1b right_hi_if_inout_block_dsp_timer_mux000012 ( .i0( \FlexBus_right_hi_if_inout_block_hiocr[4] ), .i1( nlwbuffersignal_right_hi_if_inout_block_dsp_timer_mux000012_adr2 ), .i2( nlwbuffersignal_right_hi_if_inout_block_dsp_timer_mux000012_adr3 ), .o( right_hi_if_inout_block_dsp_timer_mux000011_16425 ) ) ;
x_lut4_0x03f3 left_hi_if_inout_block_dsp_timer_mux000012 ( .i1( nlwbuffersignal_left_hi_if_inout_block_dsp_timer_mux000012_adr2 ), .i2( \FlexBus_left_hi_if_inout_block_hiocr[4] ), .i3( nlwbuffersignal_left_hi_if_inout_block_dsp_timer_mux000012_adr4 ), .o( left_hi_if_inout_block_dsp_timer_mux000011_16400 ) ) ;
x_lut4_0xcccc control_logic_data_mux0000_13_22_rt ( .i1( nlwbuffersignal_control_logic_data_mux0000_13_22_rt_adr2 ), .o( control_logic_data_mux0000_13_22_rt_16475 ) ) ;
x_lut4_0xe6f7 right_hi_if_datain_block_rstbitcnt_or000032_sw01 ( .i0( \FlexBus_right_hi_if_datain_block_icc_ifcs[0] ), .i1( \FlexBus_right_hi_if_datain_block_inpbitcnt[0] ), .i2( right_hi_if_datain_block_icc_bls_8215 ), .i3( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000032_sw01_adr4 ), .o( right_hi_if_datain_block_rstbitcnt_or000032_sw0 ) ) ;
x_lut4_0x8000 left_hi_if_timer_block_prescale_cnt_cmp_eq00008136 ( .i0( left_hi_if_timer_block_prescale_cnt_cmp_eq0000893_0 ), .i1( left_hi_if_timer_block_prescale_cnt_cmp_eq0000853_8243 ), .i2( left_hi_if_timer_block_prescale_cnt_cmp_eq0000826_8242 ), .i3( left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_0 ), .o( left_hi_if_timer_block_prescale_cnt_cmp_eq0000 ) ) ;
x_ff_NO_rst  left_hi_if_datain_block_data_shiftint (  .i(left_hi_if_datain_block_data_shiftint_dxmux_16517), .ce(left_hi_if_datain_block_data_shiftint_ceinv_16498), .clk(left_hi_if_datain_block_data_shiftint_clkinv_16499), .set(left_hi_if_datain_block_data_shiftint_ffx_set), .o(left_hi_if_datain_block_data_shiftint_8225) );
x_buf  left_hi_if_datain_block_data_shiftint_ffx_setor ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_data_shiftint_ffx_set) );
x_lut4_0xeeec right_hi_if_datain_block_data_shiftint_mux0000231 ( .i0( right_hi_if_datain_block_data_shiftint_8230 ), .i1( nlwbuffersignal_right_hi_if_datain_block_data_shiftint_mux0000231_adr2 ), .i2( right_hi_if_datain_block_data_shiftint_mux00003_0 ), .i3( right_hi_if_datain_block_data_shiftint_mux00008_0 ), .o( right_hi_if_datain_block_data_shiftint_mux000023 ) ) ;
x_lut4_0xfcf8 left_hi_if_datain_block_data_shiftint_mux0000231 ( .i0( nlwbuffersignal_left_hi_if_datain_block_data_shiftint_mux0000231_adr1 ), .i1( left_hi_if_datain_block_data_shiftint_8225 ), .i2( left_hi_if_datain_block_n5 ), .i3( left_hi_if_datain_block_data_shiftint_mux00008_0 ), .o( left_hi_if_datain_block_data_shiftint_mux000023 ) ) ;
x_lut4_0xccec left_hi_if_dataout_block_fifo_ra_h_not0001 ( .i0( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .i1( nlwbuffersignal_left_hi_if_dataout_block_fifo_ra_h_not0001_adr2 ), .i2( left_hi_if_dataout_block_fifo_ra_h_not0001_sw0_o ), .i3( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[1] ), .o( left_hi_if_dataout_block_fifo_ra_h_not0001_16583 ) ) ;
x_lut4_0xfefa control_logic_data_mux0000_7_1101 ( .i0( control_logic_data_mux0000_7_4_0 ), .i1( control_logic_data_mux0000_7_86 ), .i2( n200 ), .i3( n22_0 ), .o( control_logic_data_mux0000_7_110 ) ) ;
x_lut4_0xf222 right_hi_if_datain_block_i2c_sdaint_mux000122 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000122_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000122_adr2 ), .i2( right_hi_if_datain_block_i2c_sdaint_mux000122_sw0_o ), .i3( right_hi_if_datain_block_i2c_sdaint_7907 ), .o( right_hi_if_datain_block_i2c_sdaint_mux000122_16631 ) ) ;
x_lut4_0x1010 left_hi_if_dataout_block_fifo_ra_h_not0001_sw0 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_fifo_ra_h_not0001_sw0_adr1 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_fifo_ra_h_not0001_sw0_adr2 ), .i2( left_hi_if_data_shift ), .o( left_hi_if_dataout_block_fifo_ra_h_not0001_sw0_o_pack_1 ) ) ;
x_lut4_0x56a6 left_hi_if_inout_block_dsp_timer_mux000011 ( .i0( \FlexBus_left_hi_if_inout_block_hiocr[5] ), .i1( nlwbuffersignal_left_hi_if_inout_block_dsp_timer_mux000011_adr2 ), .i2( \FlexBus_left_hi_if_inout_block_hiocr[4] ), .i3( nlwbuffersignal_left_hi_if_inout_block_dsp_timer_mux000011_adr4 ), .o( left_hi_if_inout_block_dsp_timer_mux00001 ) ) ;
x_lut4_0x1be4 right_hi_if_inout_block_dsp_timer_mux000011 ( .i0( \FlexBus_right_hi_if_inout_block_hiocr[4] ), .i1( nlwbuffersignal_right_hi_if_inout_block_dsp_timer_mux000011_adr2 ), .i2( nlwbuffersignal_right_hi_if_inout_block_dsp_timer_mux000011_adr3 ), .i3( \FlexBus_right_hi_if_inout_block_hiocr[5] ), .o( right_hi_if_inout_block_dsp_timer_mux00001 ) ) ;
x_lut4_0xaa88 right_hi_if_datain_block_data_shiftint_mux0000232 ( .i0( nlwbuffersignal_right_hi_if_datain_block_data_shiftint_mux0000232_adr1 ), .i1( right_hi_if_datain_block_data_shiftint_mux00003_0 ), .i3( right_hi_if_datain_block_data_shiftint_mux00008_0 ), .o( right_hi_if_datain_block_data_shiftint_mux0000231_16544 ) ) ;
x_lut4_0xcecc left_hi_if_dataout_block_shift_bit_cnt_2_not0001 ( .i0( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[1] ), .i1( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_2_not0001_adr2 ), .i2( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .i3( left_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_o ), .o( left_hi_if_dataout_block_shift_bit_cnt_2_not0001_16703 ) ) ;
x_lut4_0xf2f0 right_hi_if_dataout_block_shift_bit_cnt_2_not0001 ( .i0( right_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_o ), .i1( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_2_not0001_adr3 ), .i3( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[1] ), .o( right_hi_if_dataout_block_shift_bit_cnt_2_not0001_16727 ) ) ;
x_lut4_0xf4f0 right_hi_if_dataout_block_fifo_ra_h_not0001 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_fifo_ra_h_not0001_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_fifo_ra_h_not0001_adr2 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_fifo_ra_h_not0001_adr3 ), .i3( right_hi_if_dataout_block_fifo_ra_h_not0001_sw0_o ), .o( right_hi_if_dataout_block_fifo_ra_h_not0001_16607 ) ) ;
x_ff_NO_rst  right_hi_if_datain_block_data_shiftint (  .i(right_hi_if_datain_block_data_shiftint_dxmux_16555), .ce(right_hi_if_datain_block_data_shiftint_ceinv_16536), .clk(right_hi_if_datain_block_data_shiftint_clkinv_16537), .set(right_hi_if_datain_block_data_shiftint_ffx_set), .o(right_hi_if_datain_block_data_shiftint_8230) );
x_buf  right_hi_if_datain_block_data_shiftint_ffx_setor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_data_shiftint_ffx_set) );
x_lut4_0xfefe right_hi_if_datain_block_i2c_sdaint_mux000122_sw0 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000122_sw0_adr1 ), .i1( right_hi_if_datain_block_i2c_sdaint_mux00015_0 ), .i2( right_hi_if_datain_block_statesda_scl_fsm_ffd6_8239 ), .o( right_hi_if_datain_block_i2c_sdaint_mux000122_sw0_o_pack_1 ) ) ;
x_lut4_0xf0f4 right_hi_if_dataout_block_shift_bit_cnt_3_not0001 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr1 ), .i1( right_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_o ), .i2( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr3 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr4 ), .o( right_hi_if_dataout_block_shift_bit_cnt_3_not0001_16871 ) ) ;
x_lut4_0x0104 right_hi_if_dataout_block_clk_loop_cnt_mux0001_3_1 ( .i0( right_hi_if_dataout_block_clk_loop_rst_hi_8317 ), .i1( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .i2( right_hi_if_dataout_block_clk_loop_rst_lo_8318 ), .i3( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[1] ), .o( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[3] ) ) ;
x_lut4_0x8000 right_hi_if_timer_block_prescale_cnt_cmp_eq00008136 ( .i0( right_hi_if_timer_block_prescale_cnt_cmp_eq0000893_0 ), .i1( right_hi_if_timer_block_prescale_cnt_cmp_eq00008120_0 ), .i2( right_hi_if_timer_block_prescale_cnt_cmp_eq0000853_8247 ), .i3( right_hi_if_timer_block_prescale_cnt_cmp_eq0000826_8246 ), .o( right_hi_if_timer_block_prescale_cnt_cmp_eq0000 ) ) ;
x_lut4_0xa800 right_hi_if_timer_block_tcen_and00001 ( .i0( nlwbuffersignal_right_hi_if_timer_block_tcen_and00001_adr1 ), .i1( nlwbuffersignal_right_hi_if_timer_block_tcen_and00001_adr2 ), .i2( right_hi_if_timer_block_ext_trig_q_8166 ), .i3( right_hi_if_timer_block_hitcr_int_10_ ), .o( right_hi_if_timer_block_tcen_and0000_pack_2 ) ) ;
x_lut4_0x8421 left_hi_if_timer_block_prescale_cnt_cmp_eq0000826 ( .i0( nlwbuffersignal_left_hi_if_timer_block_prescale_cnt_cmp_eq0000826_adr1 ), .i1( \FlexBus_left_hi_if_timer_block_prescale_cnt[1] ), .i2( \FlexBus_left_hi_if_timer_block_prescale_cnt[0] ), .i3( nlwbuffersignal_left_hi_if_timer_block_prescale_cnt_cmp_eq0000826_adr4 ), .o( left_hi_if_timer_block_prescale_cnt_cmp_eq0000826_pack_1 ) ) ;
x_lut4_0x8241 left_hi_if_timer_block_prescale_cnt_cmp_eq0000853 ( .i0( \FlexBus_left_hi_if_timer_block_prescale_cnt[2] ), .i1( left_hi_if_timer_block_hitcr_int_3_ ), .i2( \FlexBus_left_hi_if_timer_block_prescale_cnt[3] ), .i3( left_hi_if_timer_block_hitcr_int_2_ ), .o( left_hi_if_timer_block_prescale_cnt_cmp_eq0000853_pack_1 ) ) ;
x_ff_NO_set  left_hi_if_timer_block_frame_cnt_3 (  .i ( left_hi_if_timer_block_frame_cnt_3__dxmux_17025 ), .ce ( left_hi_if_timer_block_frame_cnt_3__ceinv_17007 ), .clk ( left_hi_if_timer_block_frame_cnt_3__clkinv_17008 ), .rst ( left_hi_if_timer_block_frame_cnt_3__ffx_rstand_17031 ), .o ( \FlexBus_left_hi_if_timer_block_frame_cnt[3] ) );
x_buf  left_hi_if_timer_block_frame_cnt_3__ffx_rstand ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_frame_cnt_3__ffx_rstand_17031) );
x_lut4_0x7fff right_hi_if_timer_block_prescale_cnt_cmp_eq0000_inv1 ( .i0( right_hi_if_timer_block_prescale_cnt_cmp_eq0000893_0 ), .i1( right_hi_if_timer_block_prescale_cnt_cmp_eq00008120_0 ), .i2( right_hi_if_timer_block_prescale_cnt_cmp_eq0000853_8247 ), .i3( right_hi_if_timer_block_prescale_cnt_cmp_eq0000826_8246 ), .o( right_hi_if_timer_block_prescale_cnt_cmp_eq0000_inv ) ) ;
x_lut4_0x8421 right_hi_if_timer_block_prescale_cnt_cmp_eq0000826 ( .i0( right_hi_if_timer_block_hitcr_int_1_ ), .i1( nlwbuffersignal_right_hi_if_timer_block_prescale_cnt_cmp_eq0000826_adr2 ), .i2( \FlexBus_right_hi_if_timer_block_prescale_cnt[1] ), .i3( \FlexBus_right_hi_if_timer_block_prescale_cnt[0] ), .o( right_hi_if_timer_block_prescale_cnt_cmp_eq0000826_pack_1 ) ) ;
x_lut4_0xc480 left_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_adr1 ), .i1( left_hi_if_dataout_block_shift_c_8253 ), .i2( left_hi_if_datain_block_data_shiftintq_8254 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_adr4 ), .o( left_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_o_pack_1 ) ) ;
x_lut4_0xa280 right_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0 ( .i0( right_hi_if_dataout_block_shift_c_8257 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_adr2 ), .i2( right_hi_if_datain_block_data_shiftintq_8258 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_adr4 ), .o( right_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_o_pack_1 ) ) ;
x_lut4_0x9009 right_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0 ( .i0( \FlexBus_right_hi_if_timer_block_frame_cnt[0] ), .i1( right_hi_if_timer_block_hibcr_int_9_ ), .i2( nlwbuffersignal_right_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_adr3 ), .i3( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o( right_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_o_pack_1 ) ) ;
x_lut4_0xe000 left_hi_if_timer_block_tcen_and00001 ( .i0( left_hi_if_timer_block_tc_equal_8160 ), .i1( left_hi_if_timer_block_ext_trig_q_8157 ), .i2( nlwbuffersignal_left_hi_if_timer_block_tcen_and00001_adr3 ), .i3( left_hi_if_timer_block_hitcr_int_10_ ), .o( left_hi_if_timer_block_tcen_and0000_pack_2 ) ) ;
x_lut4_0x8241 right_hi_if_timer_block_timer_cmp_eq0000826 ( .i0( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq0000826_adr1 ), .i1( \FlexBus_right_hi_if_timer_block_timer[0] ), .i2( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq0000826_adr3 ), .i3( \FlexBus_right_hi_if_timer_block_timer[1] ), .o( right_hi_if_timer_block_timer_cmp_eq0000826_pack_1 ) ) ;
x_lut4_0x7fff left_hi_if_timer_block_prescale_cnt_cmp_eq0000_inv1 ( .i0( left_hi_if_timer_block_prescale_cnt_cmp_eq0000893_0 ), .i1( left_hi_if_timer_block_prescale_cnt_cmp_eq0000853_8243 ), .i2( left_hi_if_timer_block_prescale_cnt_cmp_eq0000826_8242 ), .i3( left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_0 ), .o( left_hi_if_timer_block_prescale_cnt_cmp_eq0000_inv ) ) ;
x_lut4_0xfff8 left_hi_if_timer_block_tcen_not00011 ( .i0( left_hi_if_timer_block_hitcr_int_9_ ), .i1( left_hi_if_timer_block_ext_trig_q_8157 ), .i2( nlwbuffersignal_left_hi_if_timer_block_tcen_not00011_adr3 ), .i3( left_hi_if_timer_block_tcen_and0000 ), .o( left_hi_if_timer_block_tcen_not0001 ) ) ;
x_lut4_0x9009 left_hi_if_timer_block_timer_cmp_eq0000853 ( .i0( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq0000853_adr1 ), .i1( \FlexBus_left_hi_if_timer_block_timer[2] ), .i2( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq0000853_adr3 ), .i3( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq0000853_adr4 ), .o( left_hi_if_timer_block_timer_cmp_eq0000853_pack_1 ) ) ;
x_lut4_0xcdcc left_hi_if_dataout_block_shift_bit_cnt_3_not0001 ( .i0( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .i1( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr2 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr3 ), .i3( left_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_o ), .o( left_hi_if_dataout_block_shift_bit_cnt_3_not0001_16847 ) ) ;
x_lut4_0xffec right_hi_if_timer_block_tcen_not00011 ( .i0( right_hi_if_timer_block_hitcr_int_9_ ), .i1( nlwbuffersignal_right_hi_if_timer_block_tcen_not00011_adr2 ), .i2( right_hi_if_timer_block_ext_trig_q_8166 ), .i3( right_hi_if_timer_block_tcen_and0000 ), .o( right_hi_if_timer_block_tcen_not0001 ) ) ;
x_lut4_0x8241 right_hi_if_timer_block_timer_cmp_eq0000853 ( .i0( \FlexBus_right_hi_if_timer_block_timer[3] ), .i1( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq0000853_adr2 ), .i2( \FlexBus_right_hi_if_timer_block_timer[2] ), .i3( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq0000853_adr4 ), .o( right_hi_if_timer_block_timer_cmp_eq0000853_pack_1 ) ) ;
x_lut4_0x8241 right_hi_if_timer_block_prescale_cnt_cmp_eq0000853 ( .i0( nlwbuffersignal_right_hi_if_timer_block_prescale_cnt_cmp_eq0000853_adr1 ), .i1( \FlexBus_right_hi_if_timer_block_prescale_cnt[3] ), .i2( right_hi_if_timer_block_hitcr_int_3_ ), .i3( right_hi_if_timer_block_hitcr_int_2_ ), .o( right_hi_if_timer_block_prescale_cnt_cmp_eq0000853_pack_1 ) ) ;
x_lut4_0xe000 left_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_adr1 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_adr2 ), .i2( left_hi_if_data_shift ), .i3( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_adr4 ), .o( left_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_o_pack_1 ) ) ;
x_lut4_0x8200 right_hi_if_timer_block_frame_cnt_cmp_eq0000578 ( .i0( right_hi_if_timer_block_frame_cnt_cmp_eq0000562_0 ), .i1( nlwbuffersignal_right_hi_if_timer_block_frame_cnt_cmp_eq0000578_adr2 ), .i2( right_hi_if_timer_block_hibcr_int_10_ ), .i3( right_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_o ), .o( right_hi_if_timer_block_frame_cnt_cmp_eq0000 ) ) ;
x_lut4_0xc800 right_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0 ( .i0( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[3] ), .i1( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_adr2 ), .i2( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[2] ), .i3( right_hi_if_data_shift ), .o( right_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_o_pack_1 ) ) ;
x_lut4_0x0080 right_hi_if_timer_block_mcount_frame_cnt_cy_2_11 ( .i0( \FlexBus_right_hi_if_timer_block_frame_cnt[0] ), .i1( \FlexBus_right_hi_if_timer_block_frame_cnt[2] ), .i2( \FlexBus_right_hi_if_timer_block_frame_cnt[1] ), .i3( right_hi_if_timer_block_frame_cnt_cmp_eq0000_0 ), .o( right_hi_if_timer_block_mcount_frame_cnt_cy_2__pack_3 ) ) ;
x_lut4_0xfffe left_hi_if_datain_block_i2c_sdaint_mux00015 ( .i0( left_hi_if_datain_block_statesda_scl_fsm_ffd1_8099 ), .i1( left_hi_if_datain_block_statesda_scl_fsm_ffd5_8277 ), .i2( left_hi_if_datain_block_statesda_scl_fsm_ffd4_8278 ), .i3( left_hi_if_datain_block_statesda_scl_fsm_ffd2_8095 ), .o( left_hi_if_datain_block_i2c_sdaint_mux00015_o_pack_1 ) ) ;
x_lut4_0xfefe left_hi_if_datain_block_i2c_sdaint_mux000122_sw0 ( .i0( nlwbuffersignal_left_hi_if_datain_block_i2c_sdaint_mux000122_sw0_adr1 ), .i1( nlwbuffersignal_left_hi_if_datain_block_i2c_sdaint_mux000122_sw0_adr2 ), .i2( left_hi_if_datain_block_i2c_sdaint_mux00015_o ), .o( n188 ) ) ;
x_lut4_0x8421 left_hi_if_timer_block_timer_cmp_eq0000826 ( .i0( \FlexBus_left_hi_if_timer_block_timing_val[1] ), .i1( \FlexBus_left_hi_if_timer_block_timing_val[0] ), .i2( \FlexBus_left_hi_if_timer_block_timer[1] ), .i3( \FlexBus_left_hi_if_timer_block_timer[0] ), .o( left_hi_if_timer_block_timer_cmp_eq0000826_pack_1 ) ) ;
x_lut4_0x0003 left_hi_if_dataout_block_clk_loop_cnt_mux0001_4_1 ( .i1( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_4_1_adr2 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_4_1_adr3 ), .i3( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[4] ) ) ;
x_lut4_0x2000 left_hi_if_timer_block_mcount_frame_cnt_cy_2_11 ( .i0( \FlexBus_left_hi_if_timer_block_frame_cnt[2] ), .i1( left_hi_if_timer_block_frame_cnt_cmp_eq0000_0 ), .i2( \FlexBus_left_hi_if_timer_block_frame_cnt[1] ), .i3( \FlexBus_left_hi_if_timer_block_frame_cnt[0] ), .o( left_hi_if_timer_block_mcount_frame_cnt_cy_2__pack_3 ) ) ;
x_lut4_0x7fff left_hi_if_timer_block_timer_cmp_eq0000_inv1 ( .i0( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq0000_inv1_adr1 ), .i1( left_hi_if_timer_block_timer_cmp_eq0000893_0 ), .i2( left_hi_if_timer_block_timer_cmp_eq0000853_8281 ), .i3( left_hi_if_timer_block_timer_cmp_eq0000826_8280 ), .o( left_hi_if_timer_block_timer_cmp_eq0000_inv ) ) ;
x_lut4_0x7fff right_hi_if_timer_block_timer_cmp_eq0000_inv1 ( .i0( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq0000_inv1_adr1 ), .i1( right_hi_if_timer_block_timer_cmp_eq0000893_0 ), .i2( right_hi_if_timer_block_timer_cmp_eq0000826_8284 ), .i3( right_hi_if_timer_block_timer_cmp_eq0000853_8285 ), .o( right_hi_if_timer_block_timer_cmp_eq0000_inv ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_cnt_3 (  .i ( right_hi_if_dataout_block_clk_loop_cnt_3__dymux_17378 ), .ce ( right_hi_if_dataout_block_clk_loop_cnt_3__ceinv_17368 ), .clk ( right_hi_if_dataout_block_clk_loop_cnt_3__clkinv_17369 ), .rst ( right_hi_if_dataout_block_clk_loop_cnt_3__ffy_rstand_17384 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[3] ) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_3__ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_cnt_3__ffy_rstand_17384) );
x_lut4_0x8000 left_hi_if_timer_block_timer_cmp_eq00008136 ( .i0( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq00008136_adr1 ), .i1( left_hi_if_timer_block_timer_cmp_eq0000893_0 ), .i2( left_hi_if_timer_block_timer_cmp_eq0000853_8281 ), .i3( left_hi_if_timer_block_timer_cmp_eq0000826_8280 ), .o( left_hi_if_timer_block_timer_cmp_eq0000 ) ) ;
x_lut4_0x8000 left_hi_if_timer_block_bit_counter_cmp_eq00008136 ( .i0( left_hi_if_timer_block_bit_counter_cmp_eq00008120_0 ), .i1( left_hi_if_timer_block_bit_counter_cmp_eq0000893_0 ), .i2( left_hi_if_timer_block_bit_counter_cmp_eq0000853_8303 ), .i3( left_hi_if_timer_block_bit_counter_cmp_eq0000826_8302 ), .o( left_hi_if_timer_block_bit_counter_cmp_eq0000 ) ) ;
x_lut4_0x8000 right_hi_if_timer_block_timer_cmp_eq00008136 ( .i0( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq00008136_adr1 ), .i1( right_hi_if_timer_block_timer_cmp_eq0000893_0 ), .i2( right_hi_if_timer_block_timer_cmp_eq0000826_8284 ), .i3( right_hi_if_timer_block_timer_cmp_eq0000853_8285 ), .o( right_hi_if_timer_block_timer_cmp_eq0000 ) ) ;
x_lut4_0x8000 right_hi_if_timer_block_bit_counter_cmp_eq00008136 ( .i0( right_hi_if_timer_block_bit_counter_cmp_eq0000853_8306 ), .i1( right_hi_if_timer_block_bit_counter_cmp_eq00008120_0 ), .i2( right_hi_if_timer_block_bit_counter_cmp_eq0000826_8305 ), .i3( right_hi_if_timer_block_bit_counter_cmp_eq0000893_0 ), .o( right_hi_if_timer_block_bit_counter_cmp_eq0000 ) ) ;
x_lut4_0x9009 left_hi_if_timer_block_bit_counter_cmp_eq0000826 ( .i0( left_hi_if_timer_block_hibcr_int_1_ ), .i1( \FlexBus_left_hi_if_timer_block_bit_counter[1] ), .i2( left_hi_if_timer_block_hibcr_int_0_ ), .i3( \FlexBus_left_hi_if_timer_block_bit_counter[0] ), .o( left_hi_if_timer_block_bit_counter_cmp_eq0000826_pack_1 ) ) ;
x_lut4_0xb4b4 left_hi_if_timer_block_mcount_frame_cnt_xor_3_11 ( .i0( left_hi_if_timer_block_frame_cnt_cmp_eq0000_0 ), .i1( \FlexBus_left_hi_if_timer_block_frame_cnt[3] ), .i2( \FlexBus_left_hi_if_timer_block_mcount_frame_cnt_cy[2] ), .o( left_hi_if_timer_block_mcount_frame_cnt3 ) ) ;
x_ff_NO_set  right_hi_if_timer_block_frame_cnt_3 (  .i ( right_hi_if_timer_block_frame_cnt_3__dxmux_17064 ), .ce ( right_hi_if_timer_block_frame_cnt_3__ceinv_17046 ), .clk ( right_hi_if_timer_block_frame_cnt_3__clkinv_17047 ), .rst ( right_hi_if_timer_block_frame_cnt_3__ffx_rstand_17070 ), .o ( \FlexBus_right_hi_if_timer_block_frame_cnt[3] ) );
x_buf  right_hi_if_timer_block_frame_cnt_3__ffx_rstand ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_frame_cnt_3__ffx_rstand_17070) );
x_lut4_0xf05a right_hi_if_timer_block_mcount_frame_cnt_xor_3_11 ( .i0( \FlexBus_right_hi_if_timer_block_frame_cnt[3] ), .i2( \FlexBus_right_hi_if_timer_block_mcount_frame_cnt_cy[2] ), .i3( right_hi_if_timer_block_frame_cnt_cmp_eq0000_0 ), .o( right_hi_if_timer_block_mcount_frame_cnt3 ) ) ;
x_lut4_0x7fff right_hi_if_timer_block_bit_counter_cmp_eq0000_inv1 ( .i0( right_hi_if_timer_block_bit_counter_cmp_eq0000893_0 ), .i1( right_hi_if_timer_block_bit_counter_cmp_eq0000826_8305 ), .i2( right_hi_if_timer_block_bit_counter_cmp_eq00008120_0 ), .i3( right_hi_if_timer_block_bit_counter_cmp_eq0000853_8306 ), .o( right_hi_if_timer_block_bit_counter_cmp_eq0000_inv ) ) ;
x_lut4_0x7fff left_hi_if_timer_block_bit_counter_cmp_eq0000_inv1 ( .i0( left_hi_if_timer_block_bit_counter_cmp_eq00008120_0 ), .i1( left_hi_if_timer_block_bit_counter_cmp_eq0000893_0 ), .i2( left_hi_if_timer_block_bit_counter_cmp_eq0000853_8303 ), .i3( left_hi_if_timer_block_bit_counter_cmp_eq0000826_8302 ), .o( left_hi_if_timer_block_bit_counter_cmp_eq0000_inv ) ) ;
x_lut4_0x8421 right_hi_if_timer_block_bit_counter_cmp_eq0000826 ( .i0( nlwbuffersignal_right_hi_if_timer_block_bit_counter_cmp_eq0000826_adr1 ), .i1( right_hi_if_timer_block_hibcr_int_1_ ), .i2( right_hi_if_timer_block_hibcr_int_0_ ), .i3( \FlexBus_right_hi_if_timer_block_bit_counter[1] ), .o( right_hi_if_timer_block_bit_counter_cmp_eq0000826_pack_1 ) ) ;
x_lut4_0xc000 right_hi_if_dataout_block_fifo_ra_l_not0001_sw0 ( .i1( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[2] ), .i2( right_hi_if_data_shift ), .i3( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[3] ), .o( n59 ) ) ;
x_lut4_0x8421 left_hi_if_timer_block_bit_counter_cmp_eq0000853 ( .i0( nlwbuffersignal_left_hi_if_timer_block_bit_counter_cmp_eq0000853_adr1 ), .i1( nlwbuffersignal_left_hi_if_timer_block_bit_counter_cmp_eq0000853_adr2 ), .i2( \FlexBus_left_hi_if_timer_block_bit_counter[2] ), .i3( nlwbuffersignal_left_hi_if_timer_block_bit_counter_cmp_eq0000853_adr4 ), .o( left_hi_if_timer_block_bit_counter_cmp_eq0000853_pack_1 ) ) ;
x_lut4_0x9009 right_hi_if_timer_block_bit_counter_cmp_eq0000853 ( .i0( right_hi_if_timer_block_hibcr_int_2_ ), .i1( nlwbuffersignal_right_hi_if_timer_block_bit_counter_cmp_eq0000853_adr2 ), .i2( right_hi_if_timer_block_hibcr_int_3_ ), .i3( nlwbuffersignal_right_hi_if_timer_block_bit_counter_cmp_eq0000853_adr4 ), .o( right_hi_if_timer_block_bit_counter_cmp_eq0000853_pack_1 ) ) ;
x_lut4_0xa000 left_hi_if_dataout_block_fifo_ra_l_not0001_sw0 ( .i0( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[3] ), .i2( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[2] ), .i3( left_hi_if_data_shift ), .o( n63 ) ) ;
x_lut4_0x9009 left_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0 ( .i0( nlwbuffersignal_left_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_adr1 ), .i1( nlwbuffersignal_left_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_adr2 ), .i2( \FlexBus_left_hi_if_timer_block_frame_cnt[0] ), .i3( left_hi_if_timer_block_hibcr_int_9_ ), .o( left_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_o_pack_1 ) ) ;
x_lut4_0x9000 left_hi_if_timer_block_frame_cnt_cmp_eq0000578 ( .i0( left_hi_if_timer_block_hibcr_int_10_ ), .i1( \FlexBus_left_hi_if_timer_block_frame_cnt[1] ), .i2( left_hi_if_timer_block_frame_cnt_cmp_eq0000562_0 ), .i3( left_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_o ), .o( left_hi_if_timer_block_frame_cnt_cmp_eq0000 ) ) ;
x_lut4_0xfe54 left_hi_if_datain_block_data_shift1 ( .i0( nlwbuffersignal_left_hi_if_datain_block_data_shift1_adr1 ), .i1( nlwbuffersignal_left_hi_if_datain_block_data_shift1_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_data_shift1_adr3 ), .i3( left_hi_if_datain_block_data_shiftintq_8254 ), .o( left_hi_if_data_shift_pack_1 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_cnt_1 (  .i ( left_hi_if_dataout_block_clk_loop_cnt_1__dxmux_17348 ), .ce ( left_hi_if_dataout_block_clk_loop_cnt_1__ceinv_17322 ), .clk ( left_hi_if_dataout_block_clk_loop_cnt_1__clkinv_17323 ), .rst ( left_hi_if_dataout_block_clk_loop_cnt_1__srinv_17324 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[1] ) );
x_lut4_0xfe0e right_hi_if_datain_block_data_shift1 ( .i0( nlwbuffersignal_right_hi_if_datain_block_data_shift1_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_data_shift1_adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_data_shift1_adr3 ), .i3( nlwbuffersignal_right_hi_if_datain_block_data_shift1_adr4 ), .o( right_hi_if_data_shift_pack_1 ) ) ;
x_lut4_0x0101 right_hi_if_dataout_block_clk_loop_cnt_mux0001_4_1 ( .i0( right_hi_if_dataout_block_clk_loop_rst_hi_8317 ), .i1( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .i2( right_hi_if_dataout_block_clk_loop_rst_lo_8318 ), .o( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[4] ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_cnt_0 (  .i ( right_hi_if_dataout_block_clk_loop_cnt_1__dymux_17287 ), .ce ( right_hi_if_dataout_block_clk_loop_cnt_1__ceinv_17276 ), .clk ( right_hi_if_dataout_block_clk_loop_cnt_1__clkinv_17277 ), .rst ( right_hi_if_dataout_block_clk_loop_cnt_1__srinv_17278 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_cnt_0 (  .i ( left_hi_if_dataout_block_clk_loop_cnt_1__dymux_17333 ), .ce ( left_hi_if_dataout_block_clk_loop_cnt_1__ceinv_17322 ), .clk ( left_hi_if_dataout_block_clk_loop_cnt_1__clkinv_17323 ), .rst ( left_hi_if_dataout_block_clk_loop_cnt_1__srinv_17324 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_cnt_1 (  .i ( right_hi_if_dataout_block_clk_loop_cnt_1__dxmux_17302 ), .ce ( right_hi_if_dataout_block_clk_loop_cnt_1__ceinv_17276 ), .clk ( right_hi_if_dataout_block_clk_loop_cnt_1__clkinv_17277 ), .rst ( right_hi_if_dataout_block_clk_loop_cnt_1__srinv_17278 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[1] ) );
x_lut4_0x0110 left_hi_if_dataout_block_clk_loop_cnt_mux0001_3_1 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_3_1_adr1 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_3_1_adr2 ), .i2( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[1] ), .i3( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[3] ) ) ;
x_lut4_0xfffc left_hi_if_dataout_block_clk_loop_cnt_not00021 ( .i1( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_not00021_adr2 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_not00021_adr3 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_not00021_adr4 ), .o( left_hi_if_dataout_block_clk_loop_cnt_not0002_pack_3 ) ) ;
x_lut4_0xffee right_hi_if_dataout_block_clk_loop_cnt_not00021 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_not00021_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_not00021_adr2 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_not00021_adr4 ), .o( right_hi_if_dataout_block_clk_loop_cnt_not0002_pack_3 ) ) ;
x_lut4_0x0009 left_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1 ( .i0( left_hi_if_dataout_block_n11 ), .i1( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[3] ), .i2( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr3 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr4 ), .o( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[1] ) ) ;
x_lut4_0xe4e4 right_hi_if_datain_block_inp_pin3_41 ( .i0( right_hi_if_datain_block_icc_ds_8325 ), .i1( nlwbuffersignal_right_hi_if_datain_block_inp_pin3_41_adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_inp_pin3_41_adr3 ), .o( right_hi_if_datain_block_inp_pin3_4 ) ) ;
x_ff_NO_rst  left_hi_if_dataout_block_fifo_ra_h_0 (  .i ( left_hi_if_dataout_block_fifo_ra_h_1__dymux_17572 ), .ce ( left_hi_if_dataout_block_fifo_ra_h_1__ceinv_17560 ), .clk ( left_hi_if_dataout_block_fifo_ra_h_1__clkinv_17561 ), .set ( left_hi_if_dataout_block_fifo_ra_h_1__srinv_17562 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ) );
x_lut4_0x1001 right_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr2 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr3 ), .i3( right_hi_if_dataout_block_n11 ), .o( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[1] ) ) ;
x_ff_NO_set  left_hi_if_datain_block_inputcap_1 (  .i ( left_hi_if_datain_block_inputcap_1__dxmux_17498 ), .ce ( left_hi_if_datain_block_inputcap_1__ceinv_17478 ), .clk ( left_hi_if_datain_block_inputcap_1__clkinv_17479 ), .rst ( left_hi_if_datain_block_inputcap_1__srinv_17480 ), .o ( \FlexBus_left_hi_if_datain_block_inputcap[1] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_cnt_3 (  .i ( left_hi_if_dataout_block_clk_loop_cnt_3__dymux_17416 ), .ce ( left_hi_if_dataout_block_clk_loop_cnt_3__ceinv_17406 ), .clk ( left_hi_if_dataout_block_clk_loop_cnt_3__clkinv_17407 ), .rst ( left_hi_if_dataout_block_clk_loop_cnt_3__ffy_rstand_17422 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[3] ) );
x_buf  left_hi_if_dataout_block_clk_loop_cnt_3__ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_cnt_3__ffy_rstand_17422) );
x_ff_NO_rst  right_hi_if_dataout_block_fifo_ra_h_1 (  .i ( right_hi_if_dataout_block_fifo_ra_h_1__dxmux_17543 ), .ce ( right_hi_if_dataout_block_fifo_ra_h_1__ceinv_17516 ), .clk ( right_hi_if_dataout_block_fifo_ra_h_1__clkinv_17517 ), .set ( right_hi_if_dataout_block_fifo_ra_h_1__srinv_17518 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[1] ) );
x_lut4_0xfcfc right_hi_if_dataout_block_hidsc_we1_or00001 ( .i1( nlwbuffersignal_right_hi_if_dataout_block_hidsc_we1_or00001_adr2 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_hidsc_we1_or00001_adr3 ), .o( right_hi_if_dataout_block_hidsc_we1_or0000 ) ) ;
x_ff_NO_set  right_hi_if_datain_block_inputcap_1 (  .i ( right_hi_if_datain_block_inputcap_1__dxmux_17461 ), .ce ( right_hi_if_datain_block_inputcap_1__ceinv_17441 ), .clk ( right_hi_if_datain_block_inputcap_1__clkinv_17442 ), .rst ( right_hi_if_datain_block_inputcap_1__srinv_17443 ), .o ( \FlexBus_right_hi_if_datain_block_inputcap[1] ) );
x_ff_NO_set  right_hi_if_datain_block_inputcap_0 (  .i ( right_hi_if_datain_block_inputcap_1__dymux_17452 ), .ce ( right_hi_if_datain_block_inputcap_1__ceinv_17441 ), .clk ( right_hi_if_datain_block_inputcap_1__clkinv_17442 ), .rst ( right_hi_if_datain_block_inputcap_1__srinv_17443 ), .o ( \FlexBus_right_hi_if_datain_block_inputcap[0] ) );
x_lut4_0xb8b8 left_hi_if_datain_block_inp_pin3_41 ( .i0( nlwbuffersignal_left_hi_if_datain_block_inp_pin3_41_adr1 ), .i1( left_hi_if_datain_block_icc_ds_8327 ), .i2( nlwbuffersignal_left_hi_if_datain_block_inp_pin3_41_adr3 ), .o( left_hi_if_datain_block_inp_pin3_4 ) ) ;
x_lut4_0xf0ff right_hi_if_dataout_block_mcount_fifo_ra_h_xor_0_11 ( .i2( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_0_11_adr3 ), .i3( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ), .o( right_hi_if_dataout_block_mcount_fifo_ra_h ) ) ;
x_ff_NO_set  left_hi_if_datain_block_inputcap_0 (  .i ( left_hi_if_datain_block_inputcap_1__dymux_17489 ), .ce ( left_hi_if_datain_block_inputcap_1__ceinv_17478 ), .clk ( left_hi_if_datain_block_inputcap_1__clkinv_17479 ), .rst ( left_hi_if_datain_block_inputcap_1__srinv_17480 ), .o ( \FlexBus_left_hi_if_datain_block_inputcap[0] ) );
x_lut4_0xf5f5 left_hi_if_dataout_block_mcount_fifo_ra_h_xor_0_11 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_0_11_adr1 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_0_11_adr3 ), .o( left_hi_if_dataout_block_mcount_fifo_ra_h ) ) ;
x_lut4_0xf3fc right_hi_if_dataout_block_mcount_fifo_ra_h_xor_1_11 ( .i1( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[1] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_1_11_adr3 ), .i3( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ), .o( right_hi_if_dataout_block_mcount_fifo_ra_h1 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_fifo_ra_l_0 (  .i ( left_hi_if_dataout_block_fifo_ra_l_1__dymux_17736 ), .ce ( left_hi_if_dataout_block_fifo_ra_l_1__ceinv_17724 ), .clk ( left_hi_if_dataout_block_fifo_ra_l_1__clkinv_17725 ), .rst ( left_hi_if_dataout_block_fifo_ra_l_1__srinv_17726 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ) );
x_ff_NO_rst  left_hi_if_dataout_block_fifo_ra_h_1 (  .i ( left_hi_if_dataout_block_fifo_ra_h_1__dxmux_17587 ), .ce ( left_hi_if_dataout_block_fifo_ra_h_1__ceinv_17560 ), .clk ( left_hi_if_dataout_block_fifo_ra_h_1__clkinv_17561 ), .set ( left_hi_if_dataout_block_fifo_ra_h_1__srinv_17562 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[1] ) );
x_ff_NO_rst  right_hi_if_dataout_block_fifo_ra_h_0 (  .i ( right_hi_if_dataout_block_fifo_ra_h_1__dymux_17528 ), .ce ( right_hi_if_dataout_block_fifo_ra_h_1__ceinv_17516 ), .clk ( right_hi_if_dataout_block_fifo_ra_h_1__clkinv_17517 ), .set ( right_hi_if_dataout_block_fifo_ra_h_1__srinv_17518 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ) );
x_lut4_0xf5fa left_hi_if_dataout_block_mcount_fifo_ra_h_xor_1_11 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_1_11_adr1 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_1_11_adr3 ), .i3( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[1] ), .o( left_hi_if_dataout_block_mcount_fifo_ra_h1 ) ) ;
x_ff_NO_rst  right_hi_if_dataout_block_fifo_ra_h_2 (  .i ( right_hi_if_dataout_block_fifo_ra_h_2__dymux_17615 ), .ce ( right_hi_if_dataout_block_fifo_ra_h_2__ceinv_17605 ), .clk ( right_hi_if_dataout_block_fifo_ra_h_2__clkinv_17606 ), .set ( right_hi_if_dataout_block_fifo_ra_h_2__ffy_set ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[2] ) );
x_buf  right_hi_if_dataout_block_fifo_ra_h_2__ffy_setor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_ra_h_2__ffy_set) );
x_lut4_0x1111 left_hi_if_dataout_block_mcount_fifo_ra_l_xor_0_11 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_0_11_adr1 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_0_11_adr2 ), .o( left_hi_if_dataout_block_mcount_fifo_ra_l ) ) ;
x_lut4_0x1111 right_hi_if_dataout_block_mcount_fifo_ra_l_xor_0_11 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_l_xor_0_11_adr1 ), .i1( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ), .o( right_hi_if_dataout_block_mcount_fifo_ra_l ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_fifo_ra_l_0 (  .i ( right_hi_if_dataout_block_fifo_ra_l_1__dymux_17690 ), .ce ( right_hi_if_dataout_block_fifo_ra_l_1__ceinv_17678 ), .clk ( right_hi_if_dataout_block_fifo_ra_l_1__clkinv_17679 ), .rst ( right_hi_if_dataout_block_fifo_ra_l_1__srinv_17680 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ) );
x_lut4_0xfcfa left_hi_if_dataout_block_fifo_intr_not00011 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_fifo_intr_not00011_adr1 ), .i1( left_hi_if_datain_block_data_shiftintq_8254 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_fifo_intr_not00011_adr3 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_fifo_intr_not00011_adr4 ), .o( left_hi_if_dataout_block_fifo_intr_not0001 ) ) ;
x_lut4_0x1414 right_hi_if_dataout_block_mcount_fifo_ra_l_xor_1_11 ( .i0( right_hi_if_dataout_block_fifo_flush_8054 ), .i1( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ), .i2( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[1] ), .o( right_hi_if_dataout_block_mcount_fifo_ra_l1 ) ) ;
x_lut4_0xff6c right_hi_if_dataout_block_mcount_fifo_ra_h_xor_2_11 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_2_11_adr1 ), .i1( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[2] ), .i2( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[1] ), .i3( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_2_11_adr4 ), .o( right_hi_if_dataout_block_mcount_fifo_ra_h2 ) ) ;
x_ff_NO_rst  left_hi_if_dataout_block_fifo_ra_h_2 (  .i ( left_hi_if_dataout_block_fifo_ra_h_2__dymux_17652 ), .ce ( left_hi_if_dataout_block_fifo_ra_h_2__ceinv_17642 ), .clk ( left_hi_if_dataout_block_fifo_ra_h_2__clkinv_17643 ), .set ( left_hi_if_dataout_block_fifo_ra_h_2__ffy_set ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[2] ) );
x_buf  left_hi_if_dataout_block_fifo_ra_h_2__ffy_setor ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_ra_h_2__ffy_set) );
x_lut4_0xfff0 left_hi_if_dataout_block_hidsc_we1_or00001 ( .i2( nlwbuffersignal_left_hi_if_dataout_block_hidsc_we1_or00001_adr3 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_hidsc_we1_or00001_adr4 ), .o( left_hi_if_dataout_block_hidsc_we1_or0000 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_fifo_ra_l_1 (  .i ( left_hi_if_dataout_block_fifo_ra_l_1__dxmux_17752 ), .ce ( left_hi_if_dataout_block_fifo_ra_l_1__ceinv_17724 ), .clk ( left_hi_if_dataout_block_fifo_ra_l_1__clkinv_17725 ), .rst ( left_hi_if_dataout_block_fifo_ra_l_1__srinv_17726 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[1] ) );
x_lut4_0xf6fa left_hi_if_dataout_block_mcount_fifo_ra_h_xor_2_11 ( .i0( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[2] ), .i1( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[1] ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_2_11_adr3 ), .i3( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ), .o( left_hi_if_dataout_block_mcount_fifo_ra_h2 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_fifo_ra_l_1 (  .i ( right_hi_if_dataout_block_fifo_ra_l_1__dxmux_17706 ), .ce ( right_hi_if_dataout_block_fifo_ra_l_1__ceinv_17678 ), .clk ( right_hi_if_dataout_block_fifo_ra_l_1__clkinv_17679 ), .rst ( right_hi_if_dataout_block_fifo_ra_l_1__srinv_17680 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[1] ) );
x_lut4_0x3c00 common_functions_mcount_div_clk_xor_1_11 ( .i1( nlwbuffersignal_common_functions_mcount_div_clk_xor_1_11_adr2 ), .i2( \FlexBus_common_functions_div_clk[1] ), .i3( common_functions_csfri_2_ ), .o( common_functions_mcount_div_clk1 ) ) ;
x_lut4_0xf1f0 left_hi_if_dataout_block_fifo_ra_l_not0001 ( .i0( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[1] ), .i1( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .i2( nlwbuffersignal_left_hi_if_dataout_block_fifo_ra_l_not0001_adr3 ), .i3( n63_0 ), .o( left_hi_if_dataout_block_fifo_ra_l_not0001_17909 ) ) ;
x_lut4_0x1122 left_hi_if_dataout_block_mcount_fifo_ra_l_xor_1_11 ( .i0( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_1_11_adr2 ), .i3( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[1] ), .o( left_hi_if_dataout_block_mcount_fifo_ra_l1 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_fifo_ra_l_2 (  .i ( right_hi_if_dataout_block_fifo_ra_l_2__dymux_17781 ), .ce ( right_hi_if_dataout_block_fifo_ra_l_2__ceinv_17771 ), .clk ( right_hi_if_dataout_block_fifo_ra_l_2__clkinv_17772 ), .rst ( right_hi_if_dataout_block_fifo_ra_l_2__ffy_rstand_17787 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[2] ) );
x_buf  right_hi_if_dataout_block_fifo_ra_l_2__ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_ra_l_2__ffy_rstand_17787) );
x_lut4_0xeeee right_hi_if_dataout_block_fifo_wa_not00011 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_fifo_wa_not00011_adr1 ), .i1( right_hi_if_dataout_block_fifo_wr_en4_8330 ), .o( right_hi_if_dataout_block_fifo_wa_not0001 ) ) ;
x_lut4_0xf0f2 right_hi_if_dataout_block_fifo_ra_l_not0001 ( .i0( n59_0 ), .i1( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_fifo_ra_l_not0001_adr3 ), .i3( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[1] ), .o( right_hi_if_dataout_block_fifo_ra_l_not0001_17871 ) ) ;
x_lut4_0x1444 right_hi_if_dataout_block_mcount_fifo_ra_l_xor_2_11 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_l_xor_2_11_adr1 ), .i1( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[2] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_l_xor_2_11_adr3 ), .i3( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ), .o( right_hi_if_dataout_block_mcount_fifo_ra_l2 ) ) ;
x_lut4_0xfcfc left_hi_if_dataout_block_fifo_wa_not00011 ( .i1( nlwbuffersignal_left_hi_if_dataout_block_fifo_wa_not00011_adr2 ), .i2( left_hi_if_dataout_block_fifo_wr_en4_8331 ), .o( left_hi_if_dataout_block_fifo_wa_not0001 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_fifo_ra_l_2 (  .i ( left_hi_if_dataout_block_fifo_ra_l_2__dymux_17819 ), .ce ( left_hi_if_dataout_block_fifo_ra_l_2__ceinv_17809 ), .clk ( left_hi_if_dataout_block_fifo_ra_l_2__clkinv_17810 ), .rst ( left_hi_if_dataout_block_fifo_ra_l_2__ffy_rstand_17825 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[2] ) );
x_buf  left_hi_if_dataout_block_fifo_ra_l_2__ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_ra_l_2__ffy_rstand_17825) );
x_lut4_0x0708 left_hi_if_dataout_block_mcount_fifo_ra_l_xor_2_11 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_2_11_adr1 ), .i1( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[1] ), .i2( left_hi_if_dataout_block_fifo_flush_8051 ), .i3( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[2] ), .o( left_hi_if_dataout_block_mcount_fifo_ra_l2 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_shift_bit_cnt_0 (  .i ( right_hi_if_dataout_block_shift_bit_cnt_0__dymux_17859 ), .ce ( right_hi_if_dataout_block_shift_bit_cnt_0__ceinv_17847 ), .clk ( right_hi_if_dataout_block_shift_bit_cnt_0__clkinv_17848 ), .rst ( right_hi_if_dataout_block_shift_bit_cnt_0__ffy_rstand_17865 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_0__ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_shift_bit_cnt_0__ffy_rstand_17865) );
x_ff_NO_set  right_hi_if_datain_block_statesda_scl_fsm_ffd8 (  .i(right_hi_if_datain_block_statesda_scl_fsm_ffd9_dymux_18405), .ce(right_hi_if_datain_block_statesda_scl_fsm_ffd9_ceinv_18394), .clk(right_hi_if_datain_block_statesda_scl_fsm_ffd9_clkinv_18395), .rst(right_hi_if_datain_block_statesda_scl_fsm_ffd9_srinv_18396), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd8_8240) );
x_lut4_0x0303 right_hi_if_dataout_block_shift_bit_cnt_0_mux00001 ( .i1( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_0_mux00001_adr3 ), .o( right_hi_if_dataout_block_shift_bit_cnt_0_mux0000 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_shift_bit_cnt_0 (  .i ( left_hi_if_dataout_block_shift_bit_cnt_0__dymux_17897 ), .ce ( left_hi_if_dataout_block_shift_bit_cnt_0__ceinv_17885 ), .clk ( left_hi_if_dataout_block_shift_bit_cnt_0__clkinv_17886 ), .rst ( left_hi_if_dataout_block_shift_bit_cnt_0__ffy_rstand_17903 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_0__ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_shift_bit_cnt_0__ffy_rstand_17903) );
x_lut4_0xf3f0 right_hi_if_dataout_block_shift_bit_cnt_0_not00011 ( .i1( right_hi_if_dataout_block_shift_c_8257 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_0_not00011_adr3 ), .i3( right_hi_if_data_shift ), .o( right_hi_if_dataout_block_shift_bit_cnt_0_not0001 ) ) ;
x_lut4_0x000f left_hi_if_dataout_block_shift_bit_cnt_0_mux00001 ( .i2( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_0_mux00001_adr3 ), .i3( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .o( left_hi_if_dataout_block_shift_bit_cnt_0_mux0000 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_shift_bit_cnt_1 (  .i ( right_hi_if_dataout_block_shift_bit_cnt_1__dymux_17934 ), .ce ( right_hi_if_dataout_block_shift_bit_cnt_1__ceinv_17922 ), .clk ( right_hi_if_dataout_block_shift_bit_cnt_1__clkinv_17923 ), .rst ( right_hi_if_dataout_block_shift_bit_cnt_1__ffy_rstand_17940 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[1] ) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_1__ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_shift_bit_cnt_1__ffy_rstand_17940) );
x_lut4_0xcfcc left_hi_if_dataout_block_shift_bit_cnt_0_not00011 ( .i1( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_0_not00011_adr2 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_0_not00011_adr3 ), .i3( left_hi_if_data_shift ), .o( left_hi_if_dataout_block_shift_bit_cnt_0_not0001 ) ) ;
x_lut4_0xfbf8 right_hi_if_dataout_block_fifo_intr_not00011 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_fifo_intr_not00011_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_fifo_intr_not00011_adr2 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_fifo_intr_not00011_adr3 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_fifo_intr_not00011_adr4 ), .o( right_hi_if_dataout_block_fifo_intr_not0001 ) ) ;
x_ff_NO_ce_set  common_functions_div_clk_1 (  .i ( common_functions_div_clk_1__dxmux_18932 ), .clk ( common_functions_div_clk_1__clkinv_18906 ), .rst ( common_functions_div_clk_1__srinv_18907 ), .o ( \FlexBus_common_functions_div_clk[1] ) );
x_lut4_0x0505 right_hi_if_dataout_block_shift_bit_cnt_1_mux00001 ( .i0( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[1] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_1_mux00001_adr3 ), .o( right_hi_if_dataout_block_shift_bit_cnt_1_mux0000 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_shift_bit_cnt_1 (  .i ( left_hi_if_dataout_block_shift_bit_cnt_1__dymux_17972 ), .ce ( left_hi_if_dataout_block_shift_bit_cnt_1__ceinv_17960 ), .clk ( left_hi_if_dataout_block_shift_bit_cnt_1__clkinv_17961 ), .rst ( left_hi_if_dataout_block_shift_bit_cnt_1__ffy_rstand_17978 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[1] ) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_1__ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_shift_bit_cnt_1__ffy_rstand_17978) );
x_lut4_0x0033 left_hi_if_dataout_block_shift_bit_cnt_1_mux00001 ( .i1( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_1_mux00001_adr2 ), .i3( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[1] ), .o( left_hi_if_dataout_block_shift_bit_cnt_1_mux0000 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_shift_bit_cnt_2 (  .i ( right_hi_if_dataout_block_shift_bit_cnt_2__dymux_18011 ), .ce ( right_hi_if_dataout_block_shift_bit_cnt_2__ceinv_17999 ), .clk ( right_hi_if_dataout_block_shift_bit_cnt_2__clkinv_18000 ), .rst ( right_hi_if_dataout_block_shift_bit_cnt_2__ffy_rstand_18017 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[2] ) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_2__ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_shift_bit_cnt_2__ffy_rstand_18017) );
x_lut4_0x8800 right_hi_if_datain_block_statesda_scl_fsm_ffd8_in1 ( .i0( right_hi_if_datain_block_i2cs_15_ ), .i1( right_hi_if_datain_block_statesda_scl_fsm_ffd10_8102 ), .i3( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd8_in1_adr4 ), .o( right_hi_if_datain_block_statesda_scl_fsm_ffd8_in ) ) ;
x_lut4_0x0505 right_hi_if_dataout_block_shift_bit_cnt_2_mux00001 ( .i0( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[2] ), .i2( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_2_mux00001_adr3 ), .o( right_hi_if_dataout_block_shift_bit_cnt_2_mux0000 ) ) ;
x_lut4_0x8888 right_hi_if_datain_block_i_fifo_9_not0001_sw0 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not0001_sw0_adr1 ), .i1( \FlexBus_right_hi_if_datain_block_intstatus[0] ), .o( n53 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_shift_bit_cnt_2 (  .i ( left_hi_if_dataout_block_shift_bit_cnt_2__dymux_18049 ), .ce ( left_hi_if_dataout_block_shift_bit_cnt_2__ceinv_18037 ), .clk ( left_hi_if_dataout_block_shift_bit_cnt_2__clkinv_18038 ), .rst ( left_hi_if_dataout_block_shift_bit_cnt_2__ffy_rstand_18055 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[2] ) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_2__ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_shift_bit_cnt_2__ffy_rstand_18055) );
x_lut4_0x1111 left_hi_if_dataout_block_shift_c_mux00001 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_shift_c_mux00001_adr1 ), .i1( left_hi_if_dataout_block_shift_c_8253 ), .o( left_hi_if_dataout_block_shift_c_mux0000 ) ) ;
x_lut4_0xeccc right_hi_if_dataout_block_shift_bit_cnt_1_not00011 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_1_not00011_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_1_not00011_adr2 ), .i2( right_hi_if_dataout_block_shift_c_8257 ), .i3( right_hi_if_data_shift ), .o( right_hi_if_dataout_block_shift_bit_cnt_1_not0001 ) ) ;
x_lut4_0x000f left_hi_if_dataout_block_shift_bit_cnt_2_mux00001 ( .i2( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_2_mux00001_adr3 ), .i3( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[2] ), .o( left_hi_if_dataout_block_shift_bit_cnt_2_mux0000 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_shift_bit_cnt_3 (  .i ( right_hi_if_dataout_block_shift_bit_cnt_3__dymux_18087 ), .ce ( right_hi_if_dataout_block_shift_bit_cnt_3__ceinv_18075 ), .clk ( right_hi_if_dataout_block_shift_bit_cnt_3__clkinv_18076 ), .rst ( right_hi_if_dataout_block_shift_bit_cnt_3__ffy_rstand_18093 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[3] ) );
x_buf  right_hi_if_dataout_block_shift_bit_cnt_3__ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_shift_bit_cnt_3__ffy_rstand_18093) );
x_lut4_0xf8f0 left_hi_if_dataout_block_shift_bit_cnt_1_not00011 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_1_not00011_adr1 ), .i1( left_hi_if_data_shift ), .i2( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_1_not00011_adr3 ), .i3( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .o( left_hi_if_dataout_block_shift_bit_cnt_1_not0001 ) ) ;
x_ff_NO_set  right_hi_if_datain_block_i_fifo_9 (  .i ( right_hi_if_datain_block_i_fifo_9__dymux_18558 ), .ce ( right_hi_if_datain_block_i_fifo_9__ceinv_18546 ), .clk ( right_hi_if_datain_block_i_fifo_9__clkinv_18547 ), .rst ( right_hi_if_datain_block_i_fifo_9__ffy_rstand_18564 ), .o ( \FlexBus_right_hi_if_datain_block_i_fifo[9] ) );
x_buf  right_hi_if_datain_block_i_fifo_9__ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i_fifo_9__ffy_rstand_18564) );
x_lut4_0x1111 right_hi_if_dataout_block_shift_bit_cnt_3_mux00001 ( .i0( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[3] ), .i1( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_3_mux00001_adr2 ), .o( right_hi_if_dataout_block_shift_bit_cnt_3_mux0000 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_shift_bit_cnt_3 (  .i ( left_hi_if_dataout_block_shift_bit_cnt_3__dymux_18125 ), .ce ( left_hi_if_dataout_block_shift_bit_cnt_3__ceinv_18113 ), .clk ( left_hi_if_dataout_block_shift_bit_cnt_3__clkinv_18114 ), .rst ( left_hi_if_dataout_block_shift_bit_cnt_3__ffy_rstand_18131 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[3] ) );
x_buf  left_hi_if_dataout_block_shift_bit_cnt_3__ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_shift_bit_cnt_3__ffy_rstand_18131) );
x_lut4_0x7777 right_hi_if_datain_block_i_fifo_9_mux00001 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_mux00001_adr1 ), .i1( \FlexBus_right_hi_if_datain_block_intstatus[0] ), .o( right_hi_if_datain_block_i_fifo_9_mux0000 ) ) ;
x_lut4_0x0303 left_hi_if_dataout_block_shift_bit_cnt_3_mux00001 ( .i1( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[3] ), .i2( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_3_mux00001_adr3 ), .o( left_hi_if_dataout_block_shift_bit_cnt_3_mux0000 ) ) ;
x_lut4_0x5500 left_hi_if_datain_block_data_intrint_and00001 ( .i0( left_hi_if_datain_block_reset_intrint_8364 ), .i3( left_hi_if_datain_block_reset_intr_8365 ), .o( left_hi_if_datain_block_data_intrint_and0000 ) ) ;
x_lut4_0xf4f0 right_hi_if_datain_block_statesda_scl_fsm_ffd9_in1 ( .i0( right_hi_if_datain_block_i2cs_15_ ), .i1( right_hi_if_datain_block_statesda_scl_fsm_ffd10_8102 ), .i2( right_hi_if_datain_block_statesda_scl_fsm_ffd8_8240 ), .i3( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd9_in1_adr4 ), .o( right_hi_if_datain_block_statesda_scl_fsm_ffd9_in ) ) ;
x_ff_NO_set  right_hi_if_datain_block_statesda_scl_fsm_ffd9 (  .i(right_hi_if_datain_block_statesda_scl_fsm_ffd9_dxmux_18420), .ce(right_hi_if_datain_block_statesda_scl_fsm_ffd9_ceinv_18394), .clk(right_hi_if_datain_block_statesda_scl_fsm_ffd9_clkinv_18395), .rst(right_hi_if_datain_block_statesda_scl_fsm_ffd9_srinv_18396), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd9_8339) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_wa_3 (  .i ( left_hi_if_dataout_block_fifo_wa_3__dxmux_15275 ), .ce ( left_hi_if_dataout_block_fifo_wa_3__ceinv_15257 ), .clk ( left_hi_if_dataout_block_fifo_wa_3__clkinv_15258 ), .rst ( left_hi_if_dataout_block_fifo_wa_3__ffx_rstand_15281 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ) );
x_buf  left_hi_if_dataout_block_fifo_wa_3__ffx_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_wa_3__ffx_rstand_15281) );
x_buf  adr_2__iff_imux ( .i(adr_2__inbuf), .o(adr_2_ibuf_7432) );
x_buf  adr_4__iff_imux ( .i(adr_4__inbuf), .o(adr_4_ibuf_7531) );
x_buf  data_12__iff_imux ( .i(data_12__inbuf), .o(n93) );
x_buf  data_10__iff_imux ( .i(data_10__inbuf), .o(n95) );
x_buf  adr_1__iff_imux ( .i(adr_1__inbuf), .o(adr_1_ibuf_7431) );
x_buf  adr_7__iff_imux ( .i(adr_7__inbuf), .o(adr_7_ibuf_7931) );
x_buf  adr_6__iff_imux ( .i(adr_6__inbuf), .o(adr_6_ibuf_7930) );
x_buf  data_13__iff_imux ( .i(data_13__inbuf), .o(n92) );
x_buf  adr_3__iff_imux ( .i(adr_3__inbuf), .o(adr_3_ibuf_7433) );
x_buf  adr_0__iff_imux ( .i(adr_0__inbuf), .o(adr_0_ibuf_7430) );
x_buf  dsp_gpio_l_iff_imux ( .i(dsp_gpio_l_inbuf), .o(n86) );
x_buf  adr_5__iff_imux ( .i(adr_5__inbuf), .o(adr_5_ibuf_7929) );
x_buf  vbat_high_l_output_otclk1inv ( .i(wrn_bufgp), .o(vbat_high_l_output_otclk1inv_13913) );
x_buf  power_hold_output_otclk1inv ( .i(wrn_bufgp), .o(power_hold_output_otclk1inv_13586) );
x_buf  data_11__iff_imux ( .i(data_11__inbuf), .o(n94) );
x_buf  power_hold_output_off_off1_rstor ( .i(common_functions_resf_t_7470), .o(power_hold_output_off_off1_rst) );
x_ff_NO_set  common_functions_csfri_6 (  .i(power_hold_output_off_o1inv_13590), .ce(power_hold_output_off_oceinv_13592), .clk(power_hold_output_otclk1inv_13586), .rst(power_hold_output_off_off1_rst), .o(common_functions_csfri_6_) );
x_buf  power_hold_output_off_omux ( .i(common_functions_csfri_6_), .o(power_hold_o) );
x_buf  power_hold_output_off_oceinv ( .i(csfr_wr_0), .o(power_hold_output_off_oceinv_13592) );
x_buf  power_hold_output_off_o1inv ( .i(n99), .o(power_hold_output_off_o1inv_13590) );
x_buf  data_14__iff_imux ( .i(data_14__inbuf), .o(n91) );
x_buf  data_15__iff_imux ( .i(data_15__inbuf), .o(n90) );
x_buf  clk_in_iff_imux ( .i(clk_in_inbuf), .o(clk_in_ibuf1) );
x_buf  dsp_gpio_r_iff_imux ( .i(dsp_gpio_r_inbuf), .o(n87) );
x_buf  dsp_timer_l_iff_imux ( .i(dsp_timer_l_inbuf), .o(n88) );
x_buf  dsp_timer_r_iff_imux ( .i(dsp_timer_r_inbuf), .o(n89) );
x_buf  vbat_high_l_output_off_off1_rstor ( .i(common_functions_resf_t_7470), .o(vbat_high_l_output_off_off1_rst) );
x_ff_NO_set  left_hi_if_enable_block_hoenr_5 (  .i ( vbat_high_l_output_off_o1inv_13917 ), .ce ( vbat_high_l_output_off_oceinv_13919 ), .clk ( vbat_high_l_output_otclk1inv_13913 ), .rst ( vbat_high_l_output_off_off1_rst ), .o ( \FlexBus_left_hi_if_enable_block_hoenr[5] ) );
x_buf vbat_high_l_output_off_omux (.i ( \FlexBus_left_hi_if_enable_block_hoenr[5] ), .o ( vbat_high_l_o ) );
x_buf  vbat_high_l_output_off_oceinv ( .i(hoenr_wr_l_0), .o(vbat_high_l_output_off_oceinv_13919) );
x_buf  vbat_high_l_output_off_o1inv ( .i(n100), .o(vbat_high_l_output_off_o1inv_13917) );
x_buf  data_1__iff_imux ( .i(data_1__inbuf), .o(n104) );
x_buf  vbat_high_r_output_off_o1inv ( .i(n100), .o(vbat_high_r_output_off_o1inv_13946) );
x_buf  vbat_high_r_output_off_oceinv ( .i(hoenr_wr_r_0), .o(vbat_high_r_output_off_oceinv_13948) );
x_buf vbat_high_r_output_off_omux (.i ( \FlexBus_right_hi_if_enable_block_hoenr[5] ), .o ( vbat_high_r_o ) );
x_ff_NO_set  right_hi_if_enable_block_hoenr_5 (  .i ( vbat_high_r_output_off_o1inv_13946 ), .ce ( vbat_high_r_output_off_oceinv_13948 ), .clk ( vbat_high_r_output_otclk1inv_13942 ), .rst ( vbat_high_r_output_off_off1_rstand_13955 ), .o ( \FlexBus_right_hi_if_enable_block_hoenr[5] ) );
x_buf  vbat_high_r_output_off_off1_rstand ( .i(common_functions_resf_t_1_7466), .o(vbat_high_r_output_off_off1_rstand_13955) );
x_buf  vbat_high_r_output_otclk1inv ( .i(wrn_bufgp), .o(vbat_high_r_output_otclk1inv_13942) );
x_buf  rdn_iff_imux ( .i(rdn_inbuf), .o(rdn_ibuf_7962) );
x_buf  data_0__iff_iffdmux ( .i(data_0__inbuf), .o(data_0__iff_iffdmux_14037) );
x_buf  data_0__iff_imux ( .i(data_0__inbuf), .o(n105) );
x_buf  data_0__iff_iclk1inv ( .i(wrn_bufgp), .o(data_0__iff_iclk1inv_14041) );
x_buf  data_0__iff_iceinv ( .i(hoenr_wr_l_0), .o(data_0__iff_iceinv_14039) );
x_buf  data_2__iff_iff1_rstor ( .i(common_functions_resf_t_7470), .o(data_2__iff_iff1_rst) );
x_ff_NO_set  left_hi_if_enable_block_hoenr_2 (  .i ( data_2__iff_iffdmux_14130 ), .ce ( data_2__iff_iceinv_14132 ), .clk ( data_2__iff_iclk1inv_14134 ), .rst ( data_2__iff_iff1_rst ), .o ( \FlexBus_left_hi_if_enable_block_hoenr[2] ) );
x_buf  data_2__iff_iffdmux ( .i(data_2__inbuf), .o(data_2__iff_iffdmux_14130) );
x_buf  data_2__iff_imux ( .i(data_2__inbuf), .o(n103) );
x_buf  data_2__iff_iclk1inv ( .i(wrn_bufgp), .o(data_2__iff_iclk1inv_14134) );
x_buf  data_2__iff_iceinv ( .i(hoenr_wr_l_0), .o(data_2__iff_iceinv_14132) );
x_buf  csn_iff_imux ( .i(csn_inbuf), .o(csn_ibuf_7957) );
x_buf  vp_en_l_output_otclk1inv ( .i(wrn_bufgp), .o(vp_en_l_output_otclk1inv_14078) );
x_buf  vp_en_l_output_off_off1_rstor ( .i(common_functions_resf_t_7470), .o(vp_en_l_output_off_off1_rst) );
x_ff_NO_set  left_hi_if_enable_block_hoenr_3 (  .i ( vp_en_l_output_off_o1inv_14082 ), .ce ( vp_en_l_output_off_oceinv_14084 ), .clk ( vp_en_l_output_otclk1inv_14078 ), .rst ( vp_en_l_output_off_off1_rst ), .o ( \FlexBus_left_hi_if_enable_block_hoenr[3] ) );
x_buf vp_en_l_output_off_omux (.i ( \FlexBus_left_hi_if_enable_block_hoenr[3] ), .o ( vp_en_l_o ) );
x_buf  vp_en_l_output_off_oceinv ( .i(hoenr_wr_l_0), .o(vp_en_l_output_off_oceinv_14084) );
x_buf  vp_en_l_output_off_o1inv ( .i(n102), .o(vp_en_l_output_off_o1inv_14082) );
x_ff_NO_set  left_hi_if_enable_block_hoenr_0 (  .i ( data_0__iff_iffdmux_14037 ), .ce ( data_0__iff_iceinv_14039 ), .clk ( data_0__iff_iclk1inv_14041 ), .rst ( data_0__iff_iff1_rstand_14046 ), .o ( \FlexBus_left_hi_if_enable_block_hoenr[0] ) );
x_buf  data_0__iff_iff1_rstand ( .i(common_functions_resf_t_7470), .o(data_0__iff_iff1_rstand_14046) );
x_buf  data_3__iff_iffdmux ( .i(data_3__inbuf), .o(data_3__iff_iffdmux_14173) );
x_buf  data_3__iff_imux ( .i(data_3__inbuf), .o(n102) );
x_buf  data_3__iff_iclk1inv ( .i(wrn_bufgp), .o(data_3__iff_iclk1inv_14177) );
x_buf  data_3__iff_iceinv ( .i(hoenr_wr_r_0), .o(data_3__iff_iceinv_14175) );
x_ff_NO_set  right_hi_if_enable_block_hoenr_3 (  .i ( data_3__iff_iffdmux_14173 ), .ce ( data_3__iff_iceinv_14175 ), .clk ( data_3__iff_iclk1inv_14177 ), .rst ( data_3__iff_iff1_rstand_14182 ), .o ( \FlexBus_right_hi_if_enable_block_hoenr[3] ) );
x_buf  data_3__iff_iff1_rstand ( .i(common_functions_resf_t_1_7466), .o(data_3__iff_iff1_rstand_14182) );
x_lut4_0xdf80 control_logic_data_mux0000_5_86_f ( .i0( nlwbuffersignal_control_logic_data_mux0000_5_86_f_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_5_86_f_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_5_86_f_adr3 ), .i3( control_logic_data_mux0000_5_60_0 ), .o( n268 ) ) ;
x_buf  data_4__iff_imux ( .i(data_4__inbuf), .o(n101) );
x_buf  data_7__iff_imux ( .i(data_7__inbuf), .o(n98) );
x_buf  data_6__iff_imux ( .i(data_6__inbuf), .o(n99) );
x_buf  key_inn_iff_imux ( .i(key_inn_inbuf), .o(key_inn_ibuf_7971) );
x_buf  data_8__iff_imux ( .i(data_8__inbuf), .o(n97) );
x_buf  data_9__iff_imux ( .i(data_9__inbuf), .o(n96) );
x_buf  data_5__iff_imux ( .i(data_5__inbuf), .o(n100) );
x_buf  inp_pin3_l_iff_imux ( .i(inp_pin3_l_inbuf), .o(inp_pin3_l_ibuf1) );
x_lut4_0xcfc0 left_hi_if_timer_block_timing_val_1_28_f ( .i1( left_hi_if_timer_block_n45_0 ), .i2( nlwbuffersignal_left_hi_if_timer_block_timing_val_1_28_f_adr3 ), .i3( left_hi_if_timer_block_n43_0 ), .o( n154 ) ) ;
x_buf  hi_io_en_r_output_otclk1inv ( .i(wrn_bufgp), .o(hi_io_en_r_output_otclk1inv_14434) );
x_lut4_0xe000 right_hi_if_datain_block_en_inpcapdly_and0000_g ( .i0( nlwbuffersignal_right_hi_if_datain_block_en_inpcapdly_and0000_g_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_en_inpcapdly_and0000_g_adr2 ), .i2( right_hi_if_datain_block_n15 ), .i3( nlwbuffersignal_right_hi_if_datain_block_en_inpcapdly_and0000_g_adr4 ), .o( n281 ) ) ;
x_buf  inp_pin4_r_iff_imux ( .i(inp_pin4_r_inbuf), .o(inp_pin4_r_ibuf1) );
x_buf  audio_en_r_output_off_o1inv ( .i(n103), .o(audio_en_r_output_off_o1inv_14475) );
x_buf  audio_en_r_output_off_oceinv ( .i(hoenr_wr_r_0), .o(audio_en_r_output_off_oceinv_14477) );
x_buf audio_en_r_output_off_omux (.i ( \FlexBus_right_hi_if_enable_block_hoenr[2] ), .o ( audio_en_r_o ) );
x_buf  audio_en_r_output_otclk1inv ( .i(wrn_bufgp), .o(audio_en_r_output_otclk1inv_14471) );
x_lut4_0xfc0c right_hi_if_timer_block_timing_val_0_28_f ( .i1( right_hi_if_timer_block_n39_0 ), .i2( nlwbuffersignal_right_hi_if_timer_block_timing_val_0_28_f_adr3 ), .i3( right_hi_if_timer_block_n41_0 ), .o( n140 ) ) ;
x_ff_NO_set  right_hi_if_enable_block_hoenr_2 (  .i ( audio_en_r_output_off_o1inv_14475 ), .ce ( audio_en_r_output_off_oceinv_14477 ), .clk ( audio_en_r_output_otclk1inv_14471 ), .rst ( audio_en_r_output_off_off1_rstand_14484 ), .o ( \FlexBus_right_hi_if_enable_block_hoenr[2] ) );
x_buf  audio_en_r_output_off_off1_rstand ( .i(common_functions_resf_t_1_7466), .o(audio_en_r_output_off_off1_rstand_14484) );
x_buf  inp_pin4_l_iff_imux ( .i(inp_pin4_l_inbuf), .o(inp_pin4_l_ibuf1) );
x_buf  hi_io_en_r_output_off_off1_rstor ( .i(common_functions_resf_t_1_7466), .o(hi_io_en_r_output_off_off1_rst) );
x_ff_NO_set  right_hi_if_enable_block_hoenr_0 (  .i ( hi_io_en_r_output_off_o1inv_14438 ), .ce ( hi_io_en_r_output_off_oceinv_14440 ), .clk ( hi_io_en_r_output_otclk1inv_14434 ), .rst ( hi_io_en_r_output_off_off1_rst ), .o ( \FlexBus_right_hi_if_enable_block_hoenr[0] ) );
x_buf hi_io_en_r_output_off_omux (.i ( \FlexBus_right_hi_if_enable_block_hoenr[0] ), .o ( hi_io_en_r_o ) );
x_buf  hi_io_en_r_output_off_oceinv ( .i(hoenr_wr_r_0), .o(hi_io_en_r_output_off_oceinv_14440) );
x_buf  hi_io_en_r_output_off_o1inv ( .i(n105), .o(hi_io_en_r_output_off_o1inv_14438) );
x_buf  inp_pin3_r_iff_imux ( .i(inp_pin3_r_inbuf), .o(inp_pin3_r_ibuf1) );
x_lut4_0x2000 left_hi_if_dataout_block_mcount_fifo_wa_xor_3_12 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr1 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr2 ), .i2( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr4 ), .o( left_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_15264 ) ) ;
x_ff_NO_ce_set  right_hi_if_datain_block_en_inpcapdly (  .i(right_hi_if_datain_block_en_inpcapdly_dxmux_15929), .clk(right_hi_if_datain_block_en_inpcapdly_clkinv_15911), .rst(right_hi_if_datain_block_en_inpcapdly_ffx_rstand_15934), .o(right_hi_if_datain_block_en_inpcapdly_8173) );
x_buf  right_hi_if_datain_block_en_inpcapdly_ffx_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_en_inpcapdly_ffx_rstand_15934) );
x_lut4_0xfc0c left_hi_if_timer_block_timing_val_0_28_f ( .i1( left_hi_if_timer_block_n39_0 ), .i2( nlwbuffersignal_left_hi_if_timer_block_timing_val_0_28_f_adr3 ), .i3( left_hi_if_timer_block_n41_0 ), .o( n156 ) ) ;
x_lut4_0xcaca left_hi_if_timer_block_timing_val_0_28_g ( .i0( left_hi_if_timer_block_n5_0 ), .i1( left_hi_if_timer_block_n7_0 ), .i2( nlwbuffersignal_left_hi_if_timer_block_timing_val_0_28_g_adr3 ), .o( n157 ) ) ;
x_lut4_0xfa0a right_hi_if_timer_block_timing_val_0_28_g ( .i0( right_hi_if_timer_block_n5_0 ), .i2( nlwbuffersignal_right_hi_if_timer_block_timing_val_0_28_g_adr3 ), .i3( right_hi_if_timer_block_n7_0 ), .o( n141 ) ) ;
x_lut4_0xffc0 control_logic_data_mux0000_5_86_g ( .i1( n21 ), .i2( right_hi_if_timer_block_hibcr_int_5_ ), .i3( control_logic_data_mux0000_5_60_0 ), .o( n269 ) ) ;
x_lut4_0xcaca left_hi_if_timer_block_timing_val_1_28_g ( .i0( left_hi_if_timer_block_n9_0 ), .i1( left_hi_if_timer_block_n11_0 ), .i2( nlwbuffersignal_left_hi_if_timer_block_timing_val_1_28_g_adr3 ), .o( n155 ) ) ;
x_lut4_0x1333 left_hi_if_dataout_block_mcount_fifo_wa_xor_3_11 ( .i0( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr2 ), .i2( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr4 ), .o( left_hi_if_dataout_block_mcount_fifo_wa_xor_3_1 ) ) ;
x_lut4_0xf8f8 control_logic_data_mux0000_0_86_g ( .i0( right_hi_if_timer_block_hibcr_int_0_ ), .i1( nlwbuffersignal_control_logic_data_mux0000_0_86_g_adr2 ), .i2( control_logic_data_mux0000_0_60_0 ), .o( n279 ) ) ;
x_lut4_0x4000 left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_12 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_12_adr1 ), .i1( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_12_adr3 ), .i3( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[2] ), .o( left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_11_15981 ) ) ;
x_lut4_0xbf80 control_logic_data_mux0000_0_86_f ( .i0( nlwbuffersignal_control_logic_data_mux0000_0_86_f_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_0_86_f_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_0_86_f_adr3 ), .i3( control_logic_data_mux0000_0_60_0 ), .o( n278 ) ) ;
x_lut4_0x1555 left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_11 ( .i0( left_hi_if_dataout_block_fifo_flush_8051 ), .i1( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_11_adr3 ), .i3( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[2] ), .o( left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_1 ) ) ;
x_ff_NO_ce_set  right_hi_if_datain_block_fifo_intrq (  .i(right_hi_if_datain_block_fifo_intrq_dymux_23565), .clk(right_hi_if_datain_block_fifo_intrq_clkinv_23562), .rst(right_hi_if_datain_block_fifo_intrq_ffy_rstand_23570), .o(right_hi_if_datain_block_fifo_intrq_8418) );
x_buf  right_hi_if_datain_block_fifo_intrq_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_fifo_intrq_ffy_rstand_23570) );
x_ff_NO_ce_set  left_hi_if_timer_block_ext_sync (  .i(left_hi_if_timer_block_ext_sync_dymux_23551), .clk(left_hi_if_timer_block_ext_sync_clkinv_23548), .rst(left_hi_if_timer_block_ext_sync_ffy_rstand_23556), .o(left_hi_if_timer_block_ext_sync_8377) );
x_buf  left_hi_if_timer_block_ext_sync_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_ext_sync_ffy_rstand_23556) );
x_ff_NO_set  left_hi_if_inout_block_hiocr_6 (  .i ( left_hi_if_inout_block_hiocr_7__dymux_23324 ), .ce ( left_hi_if_inout_block_hiocr_7__ceinv_23320 ), .clk ( left_hi_if_inout_block_hiocr_7__clkinv_23321 ), .rst ( left_hi_if_inout_block_hiocr_7__srinv_23322 ), .o ( \FlexBus_left_hi_if_inout_block_hiocr[6] ) );
x_lut4_0x0002 control_logic_hitcr_wr_l_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_hitcr_wr_l_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_hitcr_wr_l_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_hitcr_wr_l_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_hitcr_wr_l_cmp_eq00001_adr4 ), .o( hitcr_wr_l ) ) ;
x_lut4_0x0008 control_logic_hibcr_wr_l_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_hibcr_wr_l_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_hibcr_wr_l_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_hibcr_wr_l_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_hibcr_wr_l_cmp_eq00001_adr4 ), .o( hibcr_wr_l ) ) ;
x_ff_NO_ce_set  left_hi_if_dataout_block_hidsc_we2 (  .i(left_hi_if_dataout_block_hidsc_we2_dymux_23437), .clk(left_hi_if_dataout_block_hidsc_we2_clkinv_23434), .rst(left_hi_if_dataout_block_hidsc_we2_ffy_rstand_23442), .o(left_hi_if_dataout_block_hidsc_we2_8585) );
x_buf  left_hi_if_dataout_block_hidsc_we2_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_hidsc_we2_ffy_rstand_23442) );
x_ff_NO_set  left_hi_if_inout_block_hiocr_7 (  .i ( left_hi_if_inout_block_hiocr_7__dxmux_23333 ), .ce ( left_hi_if_inout_block_hiocr_7__ceinv_23320 ), .clk ( left_hi_if_inout_block_hiocr_7__clkinv_23321 ), .rst ( left_hi_if_inout_block_hiocr_7__srinv_23322 ), .o ( \FlexBus_left_hi_if_inout_block_hiocr[7] ) );
x_ff_NO_set  right_hi_if_dataout_block_hidsc_we1 (  .i(right_hi_if_dataout_block_hidsc_we1_dymux_23391), .ce(right_hi_if_dataout_block_hidsc_we1_ceinv_23387), .clk(right_hi_if_dataout_block_hidsc_we1_clkinv_23388), .rst(right_hi_if_dataout_block_hidsc_we1_ffy_rstand_23397), .o(right_hi_if_dataout_block_hidsc_we1_8582) );
x_buf  right_hi_if_dataout_block_hidsc_we1_ffy_rstand ( .i(right_hi_if_dataout_block_hidsc_we1_or0000), .o(right_hi_if_dataout_block_hidsc_we1_ffy_rstand_23397) );
x_lut4_0x00e2 control_logic_data_mux0000_9_62 ( .i0( nlwbuffersignal_control_logic_data_mux0000_9_62_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_9_62_adr2 ), .i2( right_hi_if_timer_block_hibcr_int_9_ ), .i3( n168 ), .o( control_logic_data_mux0000_9_62_23668 ) ) ;
x_ff_NO_ce_set  left_hi_if_dataout_block_fifo_flush (  .i(left_hi_if_dataout_block_fifo_flush_dymux_23537), .clk(left_hi_if_dataout_block_fifo_flush_clkinv_23534), .rst(left_hi_if_dataout_block_fifo_flush_ffy_rstand_23542), .o(left_hi_if_dataout_block_fifo_flush_8051) );
x_buf  left_hi_if_dataout_block_fifo_flush_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_fifo_flush_ffy_rstand_23542) );
x_lut4_0x2222 left_hi_if_timer_block_write_ctrl ( .i0( tramb_wr_l ), .i1( nlwbuffersignal_left_hi_if_timer_block_write_ctrl_adr2 ), .o( left_hi_if_timer_block_write_ctrl_23489 ) ) ;
x_lut4_0x3000 control_logic_clk_loop_hi_wr_l_cmp_eq00001 ( .i1( nlwbuffersignal_control_logic_clk_loop_hi_wr_l_cmp_eq00001_adr2 ), .i2( n26 ), .i3( nlwbuffersignal_control_logic_clk_loop_hi_wr_l_cmp_eq00001_adr4 ), .o( clk_loop_hi_wr_l ) ) ;
x_lut4_0x2222 left_hi_if_timer_block_write_ctrl2 ( .i0( trama_wr_l ), .i1( nlwbuffersignal_left_hi_if_timer_block_write_ctrl2_adr2 ), .o( left_hi_if_timer_block_write_ctrl2_23480 ) ) ;
x_ff_NO_ce_set  left_hi_if_timer_block_ext_trig4n (  .i(left_hi_if_timer_block_ext_trig4n_dymux_23621), .clk(left_hi_if_timer_block_ext_trig4n_clkinvnot), .rst(left_hi_if_timer_block_ext_trig4n_ffy_rstand_23626), .o(left_hi_if_timer_block_ext_trig4n_8110) );
x_buf  left_hi_if_timer_block_ext_trig4n_ffy_rstand ( .i(left_hi_if_timer_block_ext_sync_8377), .o(left_hi_if_timer_block_ext_trig4n_ffy_rstand_23626) );
x_ff_NO_ce_set  left_hi_if_datain_block_fifo_intrq (  .i(left_hi_if_datain_block_fifo_intrq_dymux_23579), .clk(left_hi_if_datain_block_fifo_intrq_clkinv_23576), .rst(left_hi_if_datain_block_fifo_intrq_ffy_rstand_23584), .o(left_hi_if_datain_block_fifo_intrq_8419) );
x_buf  left_hi_if_datain_block_fifo_intrq_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_fifo_intrq_ffy_rstand_23584) );
x_ff_NO_ce_set  left_hi_if_timer_block_ext_trig3n (  .i(left_hi_if_timer_block_ext_trig3n_dymux_23593), .clk(left_hi_if_timer_block_ext_trig3n_clkinvnot), .rst(left_hi_if_timer_block_ext_trig3n_ffy_rstand_23598), .o(left_hi_if_timer_block_ext_trig3n_8109) );
x_buf  left_hi_if_timer_block_ext_trig3n_ffy_rstand ( .i(left_hi_if_timer_block_ext_sync_8377), .o(left_hi_if_timer_block_ext_trig3n_ffy_rstand_23598) );
x_ff_NO_set  right_hi_if_timer_block_hitcr_int_11 (  .i(right_hi_if_timer_block_hitcr_int_12__dymux_23804), .ce(right_hi_if_timer_block_hitcr_int_12__ceinv_23800), .clk(right_hi_if_timer_block_hitcr_int_12__clkinv_23801), .rst(right_hi_if_timer_block_hitcr_int_12__srinv_23802), .o(right_hi_if_timer_block_hitcr_int_11_) );
x_ff_NO_ce_set  right_hi_if_datain_block_rd_ioint_q (  .i(right_hi_if_datain_block_rd_ioint_q_dymux_23856), .clk(right_hi_if_datain_block_rd_ioint_q_clkinvnot), .rst(right_hi_if_datain_block_rd_ioint_q_ffy_rstand_23861), .o(right_hi_if_datain_block_rd_ioint_q_8434) );
x_buf  right_hi_if_datain_block_rd_ioint_q_ffy_rstand ( .i(right_hi_if_datain_block_rd_ioint_q_or0000), .o(right_hi_if_datain_block_rd_ioint_q_ffy_rstand_23861) );
x_ff_NO_set  left_hi_if_datain_block_icc_icrp (  .i(left_hi_if_datain_block_icc_icrp_dymux_23651), .ce(left_hi_if_datain_block_icc_icrp_ceinv_23647), .clk(left_hi_if_datain_block_icc_icrp_clkinv_23648), .rst(left_hi_if_datain_block_icc_icrp_ffy_rstand_23657), .o(left_hi_if_datain_block_icc_icrp_8451) );
x_buf  left_hi_if_datain_block_icc_icrp_ffy_rstand ( .i(left_hi_if_datain_block_icc_icrp_or0000), .o(left_hi_if_datain_block_icc_icrp_ffy_rstand_23657) );
x_ff_NO_set  right_hi_if_timer_block_hitcr_int_12 (  .i(right_hi_if_timer_block_hitcr_int_12__dxmux_23813), .ce(right_hi_if_timer_block_hitcr_int_12__ceinv_23800), .clk(right_hi_if_timer_block_hitcr_int_12__clkinv_23801), .rst(right_hi_if_timer_block_hitcr_int_12__srinv_23802), .o(right_hi_if_timer_block_hitcr_int_12_) );
x_ff_NO_set  left_hi_if_timer_block_hitcr_int_11 (  .i(left_hi_if_timer_block_hitcr_int_12__dymux_23832), .ce(left_hi_if_timer_block_hitcr_int_12__ceinv_23828), .clk(left_hi_if_timer_block_hitcr_int_12__clkinv_23829), .rst(left_hi_if_timer_block_hitcr_int_12__srinv_23830), .o(left_hi_if_timer_block_hitcr_int_11_) );
x_ff_NO_set  right_hi_if_datain_block_statesda_scl_fsm_ffd4 (  .i(right_hi_if_datain_block_statesda_scl_fsm_ffd3_dymux_23746), .ce(right_hi_if_datain_block_statesda_scl_fsm_ffd3_ceinv_23735), .clk(right_hi_if_datain_block_statesda_scl_fsm_ffd3_clkinv_23736), .rst(right_hi_if_datain_block_statesda_scl_fsm_ffd3_srinv_23737), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd4_8337) );
x_ff_NO_set  right_hi_if_datain_block_statesda_scl_fsm_ffd3 (  .i(right_hi_if_datain_block_statesda_scl_fsm_ffd3_dxmux_23761), .ce(right_hi_if_datain_block_statesda_scl_fsm_ffd3_ceinv_23735), .clk(right_hi_if_datain_block_statesda_scl_fsm_ffd3_clkinv_23736), .rst(right_hi_if_datain_block_statesda_scl_fsm_ffd3_srinv_23737), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd3_8336) );
x_lut4_0xc000 control_logic_hoenr_wr_l_cmp_eq00001 ( .i1( nlwbuffersignal_control_logic_hoenr_wr_l_cmp_eq00001_adr2 ), .i2( n26 ), .i3( nlwbuffersignal_control_logic_hoenr_wr_l_cmp_eq00001_adr4 ), .o( hoenr_wr_l ) ) ;
x_lut4_0xa8a0 right_hi_if_datain_block_statesda_scl_fsm_ffd3_in19 ( .i0( right_hi_if_datain_block_statesda_scl_fsm_ffd4_8337 ), .i1( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_adr2 ), .i2( n158 ), .i3( right_hi_if_datain_block_bytecntzeroflag_8392 ), .o( right_hi_if_datain_block_statesda_scl_fsm_ffd3_in ) ) ;
x_ff_NO_set  right_hi_if_timer_block_hitcr_int_14 (  .i(right_hi_if_timer_block_hitcr_int_15__dymux_23888), .ce(right_hi_if_timer_block_hitcr_int_15__ceinv_23884), .clk(right_hi_if_timer_block_hitcr_int_15__clkinv_23885), .rst(right_hi_if_timer_block_hitcr_int_15__srinv_23886), .o(right_hi_if_timer_block_hitcr_int_14_) );
x_lut4_0xff10 right_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0 ( .i0( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr1 ), .i1( right_hi_if_datain_block_n13 ), .i2( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr3 ), .i3( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr4 ), .o( n158_pack_2 ) ) ;
x_ff_NO_set  left_hi_if_timer_block_hitcr_int_12 (  .i(left_hi_if_timer_block_hitcr_int_12__dxmux_23841), .ce(left_hi_if_timer_block_hitcr_int_12__ceinv_23828), .clk(left_hi_if_timer_block_hitcr_int_12__clkinv_23829), .rst(left_hi_if_timer_block_hitcr_int_12__srinv_23830), .o(left_hi_if_timer_block_hitcr_int_12_) );
x_lut4_0xeeee left_hi_if_timer_block_shift_an_b_or00001 ( .i0( left_hi_if_timer_block_brb_8598 ), .i1( nlwbuffersignal_left_hi_if_timer_block_shift_an_b_or00001_adr2 ), .o( left_hi_if_timer_block_shift_an_b_or0000 ) ) ;
x_ff_NO_set  left_hi_if_timer_block_hitcr_int_14 (  .i(left_hi_if_timer_block_hitcr_int_15__dymux_23916), .ce(left_hi_if_timer_block_hitcr_int_15__ceinv_23912), .clk(left_hi_if_timer_block_hitcr_int_15__clkinv_23913), .rst(left_hi_if_timer_block_hitcr_int_15__srinv_23914), .o(left_hi_if_timer_block_hitcr_int_14_) );
x_ff_NO_set  right_hi_if_timer_block_hitcr_int_15 (  .i(right_hi_if_timer_block_hitcr_int_15__dxmux_23897), .ce(right_hi_if_timer_block_hitcr_int_15__ceinv_23884), .clk(right_hi_if_timer_block_hitcr_int_15__clkinv_23885), .rst(right_hi_if_timer_block_hitcr_int_15__srinv_23886), .o(right_hi_if_timer_block_hitcr_int_15_) );
x_ff_NO_ce_set  left_hi_if_datain_block_rd_ioint_q (  .i(left_hi_if_datain_block_rd_ioint_q_dymux_23870), .clk(left_hi_if_datain_block_rd_ioint_q_clkinvnot), .rst(left_hi_if_datain_block_rd_ioint_q_ffy_rstand_23875), .o(left_hi_if_datain_block_rd_ioint_q_8436) );
x_buf  left_hi_if_datain_block_rd_ioint_q_ffy_rstand ( .i(left_hi_if_datain_block_rd_ioint_q_or0000), .o(left_hi_if_datain_block_rd_ioint_q_ffy_rstand_23875) );
x_ff_NO_set  left_hi_if_timer_block_hitcr_int_15 (  .i(left_hi_if_timer_block_hitcr_int_15__dxmux_23925), .ce(left_hi_if_timer_block_hitcr_int_15__ceinv_23912), .clk(left_hi_if_timer_block_hitcr_int_15__clkinv_23913), .rst(left_hi_if_timer_block_hitcr_int_15__srinv_23914), .o(left_hi_if_timer_block_hitcr_int_15_) );
x_ff_NO_set  left_hi_if_datain_block_i2cactive (  .i(left_hi_if_datain_block_i2cactive_dymux_23983), .ce(left_hi_if_datain_block_i2cactive_ceinv_23979), .clk(left_hi_if_datain_block_i2cactive_clkinv_23980), .rst(left_hi_if_datain_block_i2cactive_ffy_rstand_23989), .o(left_hi_if_datain_block_i2cactive_8098) );
x_buf  left_hi_if_datain_block_i2cactive_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2cactive_ffy_rstand_23989) );
x_lut4_0x3c00 left_hi_if_datain_block_mcount_inpbitcnt_xor_1_11 ( .i1( \FlexBus_left_hi_if_datain_block_inpbitcnt[0] ), .i2( \FlexBus_left_hi_if_datain_block_inpbitcnt[1] ), .i3( left_hi_if_datain_block_n01 ), .o( left_hi_if_datain_block_mcount_inpbitcnt1 ) ) ;
x_lut4_0x0080 right_hi_if_datain_block_ldfifo_clk_signal_and00001 ( .i0( nlwbuffersignal_right_hi_if_datain_block_ldfifo_clk_signal_and00001_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_ldfifo_clk_signal_and00001_adr2 ), .i2( right_hi_if_datain_block_n15 ), .i3( \FlexBus_right_hi_if_datain_block_icc_ifcs[0] ), .o( right_hi_if_datain_block_ldfifo_clk_signal_and0000 ) ) ;
x_ff_NO_set  right_hi_if_datain_block_inpbitcnt_1 (  .i ( right_hi_if_datain_block_inpbitcnt_1__dxmux_24083 ), .ce ( right_hi_if_datain_block_inpbitcnt_1__ceinv_24064 ), .clk ( right_hi_if_datain_block_inpbitcnt_1__clkinv_24065 ), .rst ( right_hi_if_datain_block_inpbitcnt_1__ffx_rstand_24089 ), .o ( \FlexBus_right_hi_if_datain_block_inpbitcnt[1] ) );
x_buf  right_hi_if_datain_block_inpbitcnt_1__ffx_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_inpbitcnt_1__ffx_rstand_24089) );
x_lut4_0xffaa right_hi_if_timer_block_shift_an_b_or00001 ( .i0( right_hi_if_timer_block_brb_8599 ), .i3( nlwbuffersignal_right_hi_if_timer_block_shift_an_b_or00001_adr4 ), .o( right_hi_if_timer_block_shift_an_b_or0000 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_inpbitcnt_1 (  .i ( left_hi_if_datain_block_inpbitcnt_1__dxmux_24045 ), .ce ( left_hi_if_datain_block_inpbitcnt_1__ceinv_24026 ), .clk ( left_hi_if_datain_block_inpbitcnt_1__clkinv_24027 ), .rst ( left_hi_if_datain_block_inpbitcnt_1__ffx_rstand_24051 ), .o ( \FlexBus_left_hi_if_datain_block_inpbitcnt[1] ) );
x_buf  left_hi_if_datain_block_inpbitcnt_1__ffx_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_inpbitcnt_1__ffx_rstand_24051) );
x_lut4_0xccee left_hi_if_datain_block_mcount_inpbitcnt_xor_3_111 ( .i0( left_hi_if_datain_block_n19 ), .i1( left_hi_if_datain_block_n10_0 ), .i3( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_3_111_adr4 ), .o( left_hi_if_datain_block_n01_pack_2 ) ) ;
x_lut4_0x6060 right_hi_if_datain_block_mcount_inpbitcnt_xor_1_11 ( .i0( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_1_11_adr1 ), .i1( \FlexBus_right_hi_if_datain_block_inpbitcnt[0] ), .i2( right_hi_if_datain_block_n01 ), .o( right_hi_if_datain_block_mcount_inpbitcnt1 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_icc_cp (  .i(left_hi_if_datain_block_icc_cp_dymux_24100), .ce(left_hi_if_datain_block_icc_cp_ceinv_24096), .clk(left_hi_if_datain_block_icc_cp_clkinv_24097), .rst(left_hi_if_datain_block_icc_cp_ffy_rstand_24106), .o(left_hi_if_datain_block_icc_cp_8384) );
x_buf  left_hi_if_datain_block_icc_cp_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_icc_cp_ffy_rstand_24106) );
x_lut4_0xff22 right_hi_if_datain_block_mcount_inpbitcnt_xor_3_111 ( .i0( right_hi_if_datain_block_n19 ), .i1( \FlexBus_right_hi_if_datain_block_icc_ifcs[1] ), .i3( right_hi_if_datain_block_n10_0 ), .o( right_hi_if_datain_block_n01_pack_2 ) ) ;
x_lut4_0x0008 left_hi_if_datain_block_rstbitcnt_or000032 ( .i0( nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000032_adr1 ), .i1( \FlexBus_left_hi_if_datain_block_inpbitcnt[1] ), .i2( n184 ), .i3( \FlexBus_left_hi_if_datain_block_inpbitcnt[3] ), .o( left_hi_if_datain_block_rstbitcnt_or000032_pack_1 ) ) ;
x_ff_NO_ce_set  left_hi_if_datain_block_ldfifo_clk_signal (  .i(left_hi_if_datain_block_ldfifo_clk_signal_dxmux_24212), .clk(left_hi_if_datain_block_ldfifo_clk_signal_clkinv_24194), .rst(left_hi_if_datain_block_ldfifo_clk_signal_ffx_rstand_24217), .o(left_hi_if_datain_block_ldfifo_clk_signal_8525) );
x_buf  left_hi_if_datain_block_ldfifo_clk_signal_ffx_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_ldfifo_clk_signal_ffx_rstand_24217) );
x_lut4_0xf020 left_hi_if_datain_block_rstbitcnt_or000080 ( .i0( left_hi_if_datain_block_rstbitcnt_or000055_0 ), .i1( left_hi_if_datain_block_n5 ), .i2( left_hi_if_datain_block_n15 ), .i3( left_hi_if_datain_block_rstbitcnt_or000032_8600 ), .o( left_hi_if_datain_block_rstbitcnt_or0000 ) ) ;
x_lut4_0x0080 control_logic_i2cs_wr_r_cmp_eq00001 ( .i0( n16 ), .i1( nlwbuffersignal_control_logic_i2cs_wr_r_cmp_eq00001_adr2 ), .i2( n211 ), .i3( nlwbuffersignal_control_logic_i2cs_wr_r_cmp_eq00001_adr4 ), .o( i2cs_wr_r ) ) ;
x_lut4_0x4000 left_hi_if_datain_block_ldfifo_clk_signal_and00001 ( .i0( \FlexBus_left_hi_if_datain_block_icc_ifcs[0] ), .i1( nlwbuffersignal_left_hi_if_datain_block_ldfifo_clk_signal_and00001_adr2 ), .i2( left_hi_if_datain_block_rstbitcnt_8398 ), .i3( left_hi_if_datain_block_n15 ), .o( left_hi_if_datain_block_ldfifo_clk_signal_and0000 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_rstbitcnt (  .i(left_hi_if_datain_block_rstbitcnt_dxmux_24138), .ce(left_hi_if_datain_block_rstbitcnt_ceinv_24121), .clk(left_hi_if_datain_block_rstbitcnt_clkinv_24122), .rst(left_hi_if_datain_block_rstbitcnt_ffx_rstand_24144), .o(left_hi_if_datain_block_rstbitcnt_8398) );
x_buf  left_hi_if_datain_block_rstbitcnt_ffx_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_rstbitcnt_ffx_rstand_24144) );
x_lut4_0x1100 control_logic_clk_loop_hi_wr_r_cmp_eq0000211 ( .i0( nlwbuffersignal_control_logic_clk_loop_hi_wr_r_cmp_eq0000211_adr1 ), .i1( nlwbuffersignal_control_logic_clk_loop_hi_wr_r_cmp_eq0000211_adr2 ), .i3( n121 ), .o( n241 ) ) ;
x_ff_NO_ce_set  right_hi_if_datain_block_ldfifo_clk_signal (  .i(right_hi_if_datain_block_ldfifo_clk_signal_dxmux_24247), .clk(right_hi_if_datain_block_ldfifo_clk_signal_clkinv_24229), .rst(right_hi_if_datain_block_ldfifo_clk_signal_ffx_rstand_24252), .o(right_hi_if_datain_block_ldfifo_clk_signal_8526) );
x_buf  right_hi_if_datain_block_ldfifo_clk_signal_ffx_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_ldfifo_clk_signal_ffx_rstand_24252) );
x_lut4_0xffaf right_hi_if_datain_block_rstbitcnt_or000034 ( .i0( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000034_adr1 ), .i2( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000034_adr3 ), .i3( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000034_adr4 ), .o( right_hi_if_datain_block_n13_pack_1 ) ) ;
x_lut4_0x0033 left_hi_if_datain_block_rstbitcnt_or000041 ( .i1( \FlexBus_left_hi_if_datain_block_icc_ifcs[1] ), .i3( \FlexBus_left_hi_if_datain_block_icc_ifcs[2] ), .o( left_hi_if_datain_block_n15_pack_1 ) ) ;
x_lut4_0x0505 right_hi_if_datain_block_rstbitcnt_or000041 ( .i0( \FlexBus_right_hi_if_datain_block_icc_ifcs[2] ), .i2( \FlexBus_right_hi_if_datain_block_icc_ifcs[1] ), .o( right_hi_if_datain_block_n15_pack_1 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_icc_ds (  .i(left_hi_if_datain_block_icc_ds_dymux_24311), .ce(left_hi_if_datain_block_icc_ds_ceinv_24307), .clk(left_hi_if_datain_block_icc_ds_clkinv_24308), .rst(left_hi_if_datain_block_icc_ds_ffy_rstand_24317), .o(left_hi_if_datain_block_icc_ds_8327) );
x_buf  left_hi_if_datain_block_icc_ds_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_icc_ds_ffy_rstand_24317) );
x_lut4_0xfbfb right_hi_if_datain_block_statesda_scl_fsm_ffd7_in5 ( .i0( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_adr2 ), .i2( right_hi_if_datain_block_n13 ), .o( right_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_24299 ) ) ;
x_lut4_0xf000 control_logic_data_or0001610 ( .i2( nlwbuffersignal_control_logic_data_or0001610_adr3 ), .i3( nlwbuffersignal_control_logic_data_or0001610_adr4 ), .o( n211_pack_1 ) ) ;
x_ff_NO_set  common_functions_csfri_15 (  .i(common_functions_csfri_15__dymux_24328), .ce(common_functions_csfri_15__ceinv_24324), .clk(common_functions_csfri_15__clkinv_24325), .rst(common_functions_csfri_15__ffy_rstand_24334), .o(common_functions_csfri_15_) );
x_buf  common_functions_csfri_15__ffy_rstand ( .i(common_functions_resf_t_7470), .o(common_functions_csfri_15__ffy_rstand_24334) );
x_ff_NO_ce_set  right_hi_if_datain_block_reset_intrint (  .i(right_hi_if_datain_block_reset_intrint_dymux_24367), .clk(right_hi_if_datain_block_reset_intrint_clkinv_24364), .rst(right_hi_if_datain_block_reset_intrint_ffy_rstand_24372), .o(right_hi_if_datain_block_reset_intrint_8361) );
x_buf  right_hi_if_datain_block_reset_intrint_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_reset_intrint_ffy_rstand_24372) );
x_lut4_0xa004 right_hi_if_datain_block_inpbitcnt_not0001_sw0 ( .i0( \FlexBus_right_hi_if_datain_block_icc_ifcs[1] ), .i1( nlwbuffersignal_right_hi_if_datain_block_inpbitcnt_not0001_sw0_adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_inpbitcnt_not0001_sw0_adr3 ), .i3( \FlexBus_right_hi_if_datain_block_icc_ifcs[0] ), .o( n71 ) ) ;
x_ff_NO_ce_set  left_hi_if_datain_block_reset_intrint (  .i(left_hi_if_datain_block_reset_intrint_dymux_24381), .clk(left_hi_if_datain_block_reset_intrint_clkinv_24378), .rst(left_hi_if_datain_block_reset_intrint_ffy_rstand_24386), .o(left_hi_if_datain_block_reset_intrint_8364) );
x_buf  left_hi_if_datain_block_reset_intrint_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_reset_intrint_ffy_rstand_24386) );
x_lut4_0x8421 right_hi_if_timer_block_timer_cmp_eq00008120 ( .i0( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq00008120_adr1 ), .i1( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq00008120_adr2 ), .i2( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq00008120_adr3 ), .i3( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq00008120_adr4 ), .o( right_hi_if_timer_block_timer_cmp_eq00008120_24436 ) ) ;
x_ff_NO_rst  right_hi_if_dataout_block_p3lcr_12 (  .i(right_hi_if_dataout_block_p3lcr_12__dxmux_24408), .ce(right_hi_if_dataout_block_p3lcr_12__ceinv_24395), .clk(right_hi_if_dataout_block_p3lcr_12__clkinv_24396), .set(right_hi_if_dataout_block_p3lcr_12__srinv_24397), .o(right_hi_if_dataout_block_p3lcr_12_) );
x_lut4_0x3300 control_logic_data_cmp_eq0003121 ( .i1( nlwbuffersignal_control_logic_data_cmp_eq0003121_adr2 ), .i3( nlwbuffersignal_control_logic_data_cmp_eq0003121_adr4 ), .o( n231 ) ) ;
x_lut4_0x0008 control_logic_data_cmp_eq0003111 ( .i0( nlwbuffersignal_control_logic_data_cmp_eq0003111_adr1 ), .i1( nlwbuffersignal_control_logic_data_cmp_eq0003111_adr2 ), .i2( nlwbuffersignal_control_logic_data_cmp_eq0003111_adr3 ), .i3( nlwbuffersignal_control_logic_data_cmp_eq0003111_adr4 ), .o( n121_pack_1 ) ) ;
x_lut4_0x000a control_logic_i2cs_wr_l_cmp_eq00001 ( .i0( n26 ), .i2( nlwbuffersignal_control_logic_i2cs_wr_l_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_i2cs_wr_l_cmp_eq00001_adr4 ), .o( i2cs_wr_l ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_p3lcr_11 (  .i(right_hi_if_dataout_block_p3lcr_12__dymux_24399), .ce(right_hi_if_dataout_block_p3lcr_12__ceinv_24395), .clk(right_hi_if_dataout_block_p3lcr_12__clkinv_24396), .rst(right_hi_if_dataout_block_p3lcr_12__srinv_24397), .o(right_hi_if_dataout_block_p3lcr_11_) );
x_ff_NO_ce_set  left_hi_if_dataout_block_fifo_wr_en2 (  .i(left_hi_if_dataout_block_fifo_wr_en2_dymux_24835), .clk(left_hi_if_dataout_block_fifo_wr_en2_clkinv_24832), .rst(left_hi_if_dataout_block_fifo_wr_en2_ffy_rstand_24840), .o(left_hi_if_dataout_block_fifo_wr_en2_8615) );
x_buf  left_hi_if_dataout_block_fifo_wr_en2_ffy_rstand ( .i(left_hi_if_dataout_block_fifo_wr_en1_or0000_0), .o(left_hi_if_dataout_block_fifo_wr_en2_ffy_rstand_24840) );
x_ff_NO_ce_set  left_hi_if_timer_block_ext_trig_q (  .i(left_hi_if_timer_block_ext_trig_q_dymux_24494), .clk(left_hi_if_timer_block_ext_trig_q_clkinv_24491), .rst(left_hi_if_timer_block_ext_trig_q_ffy_rstand_24499), .o(left_hi_if_timer_block_ext_trig_q_8157) );
x_buf  left_hi_if_timer_block_ext_trig_q_ffy_rstand ( .i(left_hi_if_timer_block_ext_trig_q_or0000), .o(left_hi_if_timer_block_ext_trig_q_ffy_rstand_24499) );
x_ff_NO_set  right_hi_if_datain_block_data_shiftintqq (  .i(right_hi_if_datain_block_data_shiftintqq_dymux_24527), .ce(right_hi_if_datain_block_data_shiftintqq_ceinv_24523), .clk(right_hi_if_datain_block_data_shiftintqq_clkinv_24524), .rst(right_hi_if_datain_block_data_shiftintqq_ffy_rstand_24533), .o(right_hi_if_datain_block_data_shiftintqq_8608) );
x_buf  right_hi_if_datain_block_data_shiftintqq_ffy_rstand ( .i(right_hi_if_datain_block_data_shiftintqq_not0001_inv), .o(right_hi_if_datain_block_data_shiftintqq_ffy_rstand_24533) );
x_lut4_0x5afb right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111 ( .i0( \FlexBus_right_hi_if_datain_block_icc_ifcs[1] ), .i1( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr3 ), .i3( \FlexBus_right_hi_if_datain_block_icc_ifcs[0] ), .o( right_hi_if_datain_block_n10 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_inpbitcnt_0 (  .i ( left_hi_if_datain_block_inpbitcnt_0__dxmux_24654 ), .ce ( left_hi_if_datain_block_inpbitcnt_0__ceinv_24637 ), .clk ( left_hi_if_datain_block_inpbitcnt_0__clkinv_24638 ), .rst ( left_hi_if_datain_block_inpbitcnt_0__ffx_rstand_24660 ), .o ( \FlexBus_left_hi_if_datain_block_inpbitcnt[0] ) );
x_buf  left_hi_if_datain_block_inpbitcnt_0__ffx_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_inpbitcnt_0__ffx_rstand_24660) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_wr_en1 (  .i(right_hi_if_dataout_block_fifo_wr_en1_dymux_24762), .ce(right_hi_if_dataout_block_fifo_wr_en1_ceinv_24758), .clk(right_hi_if_dataout_block_fifo_wr_en1_clkinv_24759), .rst(right_hi_if_dataout_block_fifo_wr_en1_ffy_rstand_24768), .o(right_hi_if_dataout_block_fifo_wr_en1_8612) );
x_buf  right_hi_if_dataout_block_fifo_wr_en1_ffy_rstand ( .i(right_hi_if_dataout_block_fifo_wr_en1_or0000_0), .o(right_hi_if_dataout_block_fifo_wr_en1_ffy_rstand_24768) );
x_lut4_0x0b0a right_hi_if_datain_block_mcount_inpbitcnt_xor_0_11 ( .i0( right_hi_if_datain_block_n10_0 ), .i1( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_11_adr2 ), .i2( \FlexBus_right_hi_if_datain_block_inpbitcnt[0] ), .i3( right_hi_if_datain_block_n19 ), .o( right_hi_if_datain_block_mcount_inpbitcnt ) ) ;
x_lut4_0xfffc right_hi_if_datain_block_data_shiftint_mux00003 ( .i1( right_hi_if_datain_block_statesda_scl_fsm_ffd1_8104 ), .i2( right_hi_if_datain_block_statesda_scl_fsm_ffd8_8240 ), .i3( right_hi_if_datain_block_statesda_scl_fsm_ffd5_8553 ), .o( right_hi_if_datain_block_data_shiftint_mux00003_24726 ) ) ;
x_ff_NO_set  right_hi_if_timer_block_shift_an_b (  .i(right_hi_if_timer_block_shift_an_b_dymux_24745), .ce(right_hi_if_timer_block_shift_an_b_ceinv_24741), .clk(right_hi_if_timer_block_shift_an_b_clkinv_24742), .rst(right_hi_if_timer_block_shift_an_b_ffy_rstand_24751), .o(right_hi_if_timer_block_shift_an_b_7989) );
x_buf  right_hi_if_timer_block_shift_an_b_ffy_rstand ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_shift_an_b_ffy_rstand_24751) );
x_lut4_0xfffe right_hi_if_datain_block_i2c_sdaint_mux00015 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux00015_adr1 ), .i1( right_hi_if_datain_block_statesda_scl_fsm_ffd1_8104 ), .i2( right_hi_if_datain_block_statesda_scl_fsm_ffd4_8337 ), .i3( right_hi_if_datain_block_statesda_scl_fsm_ffd5_8553 ), .o( right_hi_if_datain_block_i2c_sdaint_mux00015_24733 ) ) ;
x_lut4_0x0b0a left_hi_if_datain_block_mcount_inpbitcnt_xor_0_11 ( .i0( left_hi_if_datain_block_n10_0 ), .i1( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_11_adr2 ), .i2( \FlexBus_left_hi_if_datain_block_inpbitcnt[0] ), .i3( left_hi_if_datain_block_n19 ), .o( left_hi_if_datain_block_mcount_inpbitcnt ) ) ;
x_lut4_0x5755 left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121 ( .i0( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr1 ), .i1( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr3 ), .i3( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr4 ), .o( left_hi_if_datain_block_n19_pack_2 ) ) ;
x_ff_NO_set  right_hi_if_datain_block_inpbitcnt_0 (  .i ( right_hi_if_datain_block_inpbitcnt_0__dxmux_24692 ), .ce ( right_hi_if_datain_block_inpbitcnt_0__ceinv_24675 ), .clk ( right_hi_if_datain_block_inpbitcnt_0__clkinv_24676 ), .rst ( right_hi_if_datain_block_inpbitcnt_0__ffx_rstand_24698 ), .o ( \FlexBus_right_hi_if_datain_block_inpbitcnt[0] ) );
x_buf  right_hi_if_datain_block_inpbitcnt_0__ffx_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_inpbitcnt_0__ffx_rstand_24698) );
x_lut4_0x02ff right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121 ( .i0( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr3 ), .i3( right_hi_if_datain_block_rstbitcnt_8393 ), .o( right_hi_if_datain_block_n19_pack_2 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_fifo_wr_en1 (  .i(left_hi_if_dataout_block_fifo_wr_en1_dymux_24779), .ce(left_hi_if_dataout_block_fifo_wr_en1_ceinv_24775), .clk(left_hi_if_dataout_block_fifo_wr_en1_clkinv_24776), .rst(left_hi_if_dataout_block_fifo_wr_en1_ffy_rstand_24785), .o(left_hi_if_dataout_block_fifo_wr_en1_8613) );
x_buf  left_hi_if_dataout_block_fifo_wr_en1_ffy_rstand ( .i(left_hi_if_dataout_block_fifo_wr_en1_or0000_0), .o(left_hi_if_dataout_block_fifo_wr_en1_ffy_rstand_24785) );
x_ff_NO_rst  left_hi_if_dataout_block_p3lcr_0 (  .i(left_hi_if_dataout_block_p3lcr_1__dymux_24798), .ce(left_hi_if_dataout_block_p3lcr_1__ceinv_24794), .clk(left_hi_if_dataout_block_p3lcr_1__clkinv_24795), .set(left_hi_if_dataout_block_p3lcr_1__srinv_24796), .o(left_hi_if_dataout_block_p3lcr_0_) );
x_ff_NO_rst  left_hi_if_dataout_block_p3lcr_2 (  .i(left_hi_if_dataout_block_p3lcr_3__dymux_24949), .ce(left_hi_if_dataout_block_p3lcr_3__ceinv_24945), .clk(left_hi_if_dataout_block_p3lcr_3__clkinv_24946), .set(left_hi_if_dataout_block_p3lcr_3__srinv_24947), .o(left_hi_if_dataout_block_p3lcr_2_) );
x_ff_NO_set  left_hi_if_dataout_block_p3lcr_1 (  .i(left_hi_if_dataout_block_p3lcr_1__dxmux_24806), .ce(left_hi_if_dataout_block_p3lcr_1__ceinv_24794), .clk(left_hi_if_dataout_block_p3lcr_1__clkinv_24795), .rst(left_hi_if_dataout_block_p3lcr_1__srinv_24796), .o(left_hi_if_dataout_block_p3lcr_1_) );
x_ff_NO_set  left_hi_if_dataout_block_p3lcr_3 (  .i(left_hi_if_dataout_block_p3lcr_3__dxmux_24957), .ce(left_hi_if_dataout_block_p3lcr_3__ceinv_24945), .clk(left_hi_if_dataout_block_p3lcr_3__clkinv_24946), .rst(left_hi_if_dataout_block_p3lcr_3__srinv_24947), .o(left_hi_if_dataout_block_p3lcr_3_) );
x_ff_NO_ce_set  right_hi_if_dataout_block_fifo_wr_en3 (  .i(right_hi_if_dataout_block_fifo_wr_en4_dymux_24899), .clk(right_hi_if_dataout_block_fifo_wr_en4_clkinv_24896), .rst(right_hi_if_dataout_block_fifo_wr_en4_srinv_24897), .o(right_hi_if_dataout_block_fifo_wr_en3_7543) );
x_lut4_0xffcc right_hi_if_datain_block_icc_icrp_or00001 ( .i1( right_hi_if_datain_block_reset_icrp_8618 ), .i3( nlwbuffersignal_right_hi_if_datain_block_icc_icrp_or00001_adr4 ), .o( right_hi_if_datain_block_icc_icrp_or0000 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_p4lcr_12 (  .i(right_hi_if_dataout_block_p4lcr_12__dxmux_24985), .ce(right_hi_if_dataout_block_p4lcr_12__ceinv_24972), .clk(right_hi_if_dataout_block_p4lcr_12__clkinv_24973), .rst(right_hi_if_dataout_block_p4lcr_12__srinv_24974), .o(right_hi_if_dataout_block_p4lcr_12_) );
x_ff_NO_set  left_hi_if_dataout_block_p3lcr_9 (  .i(left_hi_if_dataout_block_p3lcr_10__dymux_25042), .ce(left_hi_if_dataout_block_p3lcr_10__ceinv_25038), .clk(left_hi_if_dataout_block_p3lcr_10__clkinv_25039), .rst(left_hi_if_dataout_block_p3lcr_10__srinv_25040), .o(left_hi_if_dataout_block_p3lcr_9_) );
x_ff_NO_ce_set  right_hi_if_dataout_block_fifo_wr_en4 (  .i(right_hi_if_dataout_block_fifo_wr_en4_dxmux_24907), .clk(right_hi_if_dataout_block_fifo_wr_en4_clkinv_24896), .rst(right_hi_if_dataout_block_fifo_wr_en4_srinv_24897), .o(right_hi_if_dataout_block_fifo_wr_en4_8330) );
x_lut4_0x8241 left_hi_if_timer_block_bit_counter_cmp_eq00008120 ( .i0( nlwbuffersignal_left_hi_if_timer_block_bit_counter_cmp_eq00008120_adr1 ), .i1( left_hi_if_timer_block_hibcr_int_6_ ), .i2( \FlexBus_left_hi_if_timer_block_bit_counter[6] ), .i3( left_hi_if_timer_block_hibcr_int_7_ ), .o( left_hi_if_timer_block_bit_counter_cmp_eq00008120_25091 ) ) ;
x_ff_NO_ce_set  left_hi_if_dataout_block_fifo_wr_en4 (  .i(left_hi_if_dataout_block_fifo_wr_en4_dxmux_24931), .clk(left_hi_if_dataout_block_fifo_wr_en4_clkinv_24920), .rst(left_hi_if_dataout_block_fifo_wr_en4_srinv_24921), .o(left_hi_if_dataout_block_fifo_wr_en4_8331) );
x_ff_NO_ce_set  left_hi_if_dataout_block_fifo_wr_en3 (  .i(left_hi_if_dataout_block_fifo_wr_en4_dymux_24923), .clk(left_hi_if_dataout_block_fifo_wr_en4_clkinv_24920), .rst(left_hi_if_dataout_block_fifo_wr_en4_srinv_24921), .o(left_hi_if_dataout_block_fifo_wr_en3_7541) );
x_ff_NO_rst  left_hi_if_dataout_block_p3lcr_8 (  .i(left_hi_if_dataout_block_p3lcr_8__dxmux_25012), .ce(left_hi_if_dataout_block_p3lcr_8__ceinv_25000), .clk(left_hi_if_dataout_block_p3lcr_8__clkinv_25001), .set(left_hi_if_dataout_block_p3lcr_8__srinv_25002), .o(left_hi_if_dataout_block_p3lcr_8_) );
x_ff_NO_set  right_hi_if_dataout_block_p4lcr_11 (  .i(right_hi_if_dataout_block_p4lcr_12__dymux_24976), .ce(right_hi_if_dataout_block_p4lcr_12__ceinv_24972), .clk(right_hi_if_dataout_block_p4lcr_12__clkinv_24973), .rst(right_hi_if_dataout_block_p4lcr_12__srinv_24974), .o(right_hi_if_dataout_block_p4lcr_11_) );
x_ff_NO_rst  left_hi_if_dataout_block_p3lcr_4 (  .i(left_hi_if_dataout_block_p3lcr_8__dymux_25004), .ce(left_hi_if_dataout_block_p3lcr_8__ceinv_25000), .clk(left_hi_if_dataout_block_p3lcr_8__clkinv_25001), .set(left_hi_if_dataout_block_p3lcr_8__srinv_25002), .o(left_hi_if_dataout_block_p3lcr_4_) );
x_ff_NO_rst  left_hi_if_dataout_block_p4lcr_2 (  .i(left_hi_if_dataout_block_p4lcr_3__dymux_25144), .ce(left_hi_if_dataout_block_p4lcr_3__ceinv_25140), .clk(left_hi_if_dataout_block_p4lcr_3__clkinv_25141), .set(left_hi_if_dataout_block_p4lcr_3__srinv_25142), .o(left_hi_if_dataout_block_p4lcr_2_) );
x_lut4_0x0033 control_logic_csfr_wr_cmp_eq000011 ( .i1( nlwbuffersignal_control_logic_csfr_wr_cmp_eq000011_adr2 ), .i3( nlwbuffersignal_control_logic_csfr_wr_cmp_eq000011_adr4 ), .o( n25 ) ) ;
x_ff_NO_rst  left_hi_if_dataout_block_p3lcr_10 (  .i(left_hi_if_dataout_block_p3lcr_10__dxmux_25051), .ce(left_hi_if_dataout_block_p3lcr_10__ceinv_25038), .clk(left_hi_if_dataout_block_p3lcr_10__clkinv_25039), .set(left_hi_if_dataout_block_p3lcr_10__srinv_25040), .o(left_hi_if_dataout_block_p3lcr_10_) );
x_ff_NO_set  left_hi_if_dataout_block_p4lcr_1 (  .i(left_hi_if_dataout_block_p4lcr_1__dxmux_25125), .ce(left_hi_if_dataout_block_p4lcr_1__ceinv_25113), .clk(left_hi_if_dataout_block_p4lcr_1__clkinv_25114), .rst(left_hi_if_dataout_block_p4lcr_1__srinv_25115), .o(left_hi_if_dataout_block_p4lcr_1_) );
x_ff_NO_set  left_hi_if_dataout_block_p4lcr_3 (  .i(left_hi_if_dataout_block_p4lcr_3__dxmux_25152), .ce(left_hi_if_dataout_block_p4lcr_3__ceinv_25140), .clk(left_hi_if_dataout_block_p4lcr_3__clkinv_25141), .rst(left_hi_if_dataout_block_p4lcr_3__srinv_25142), .o(left_hi_if_dataout_block_p4lcr_3_) );
x_ff_NO_set  left_hi_if_dataout_block_p4lcr_9 (  .i(left_hi_if_dataout_block_p4lcr_10__dymux_25198), .ce(left_hi_if_dataout_block_p4lcr_10__ceinv_25194), .clk(left_hi_if_dataout_block_p4lcr_10__clkinv_25195), .rst(left_hi_if_dataout_block_p4lcr_10__srinv_25196), .o(left_hi_if_dataout_block_p4lcr_9_) );
x_ff_NO_ce_set  right_hi_if_datain_block_reset_icrp (  .i(right_hi_if_datain_block_reset_icrp_dxmux_25277), .clk(right_hi_if_datain_block_reset_icrp_clkinv_25259), .rst(right_hi_if_datain_block_reset_icrp_ffx_rstand_25282), .o(right_hi_if_datain_block_reset_icrp_8618) );
x_buf  right_hi_if_datain_block_reset_icrp_ffx_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_reset_icrp_ffx_rstand_25282) );
x_ff_NO_ce_set  left_hi_if_datain_block_reset_icrp (  .i(left_hi_if_datain_block_reset_icrp_dxmux_25242), .clk(left_hi_if_datain_block_reset_icrp_clkinv_25224), .rst(left_hi_if_datain_block_reset_icrp_ffx_rstand_25247), .o(left_hi_if_datain_block_reset_icrp_8617) );
x_buf  left_hi_if_datain_block_reset_icrp_ffx_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_reset_icrp_ffx_rstand_25247) );
x_ff_NO_set  left_hi_if_dataout_block_p4lcr_4 (  .i(left_hi_if_dataout_block_p4lcr_8__dymux_25171), .ce(left_hi_if_dataout_block_p4lcr_8__ceinv_25167), .clk(left_hi_if_dataout_block_p4lcr_8__clkinv_25168), .rst(left_hi_if_dataout_block_p4lcr_8__srinv_25169), .o(left_hi_if_dataout_block_p4lcr_4_) );
x_lut4_0xa0a0 right_hi_if_datain_block_reset_icrp_and00001 ( .i0( nlwbuffersignal_right_hi_if_datain_block_reset_icrp_and00001_adr1 ), .i2( right_hi_if_datain_block_tc_clksig ), .o( right_hi_if_datain_block_reset_icrp_and0000 ) ) ;
x_ff_NO_rst  left_hi_if_dataout_block_p4lcr_10 (  .i(left_hi_if_dataout_block_p4lcr_10__dxmux_25207), .ce(left_hi_if_dataout_block_p4lcr_10__ceinv_25194), .clk(left_hi_if_dataout_block_p4lcr_10__clkinv_25195), .set(left_hi_if_dataout_block_p4lcr_10__srinv_25196), .o(left_hi_if_dataout_block_p4lcr_10_) );
x_ff_NO_rst  left_hi_if_dataout_block_p4lcr_8 (  .i(left_hi_if_dataout_block_p4lcr_8__dxmux_25180), .ce(left_hi_if_dataout_block_p4lcr_8__ceinv_25167), .clk(left_hi_if_dataout_block_p4lcr_8__clkinv_25168), .set(left_hi_if_dataout_block_p4lcr_8__srinv_25169), .o(left_hi_if_dataout_block_p4lcr_8_) );
x_ramd16 left_hi_if_dataout_block_mram_ram_h7_slicem_f (.radr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_radr3 ), .radr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr4 ), .i ( left_hi_if_dataout_block_shift_data_14__dif_mux_27741 ), .clk ( left_hi_if_dataout_block_shift_data_14__clkinv_27726 ), .we ( left_hi_if_dataout_block_shift_data_14__srinv_27720 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[14] ) );
x_lut4_0xaa00 left_hi_if_datain_block_reset_icrp_and00001 ( .i0( nlwbuffersignal_left_hi_if_datain_block_reset_icrp_and00001_adr1 ), .i3( left_hi_if_datain_block_tc_clksig ), .o( left_hi_if_datain_block_reset_icrp_and0000 ) ) ;
x_lut4_0x88a0 left_hi_if_datain_block_i_fifo_9_not000121 ( .i0( left_hi_if_datain_block_n15 ), .i1( nlwbuffersignal_left_hi_if_datain_block_i_fifo_9_not000121_adr2 ), .i2( left_hi_if_datain_block_clk_signalint_8163 ), .i3( \FlexBus_left_hi_if_datain_block_icc_ifcs[0] ), .o( left_hi_if_datain_block_tc_clksig_pack_1 ) ) ;
x_lut4_0xac00 right_hi_if_datain_block_i_fifo_9_not000121 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not000121_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not000121_adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not000121_adr3 ), .i3( nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not000121_adr4 ), .o( right_hi_if_datain_block_tc_clksig_pack_1 ) ) ;
x_ramd16  right_hi_if_timer_block_mram_rama1_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_wadr4), .i(right_hi_if_timer_block_n39_dig_mux_25360), .clk(right_hi_if_timer_block_n39_clkinv_25358), .we(right_hi_if_timer_block_n39_srinv_25352), .o(right_hi_if_timer_block_n39_g_ramout) );
x_ff_NO_set  right_hi_if_datain_block_i2cs_3 (  .i(right_hi_if_datain_block_i2cs_3__dxmux_25332), .ce(right_hi_if_datain_block_i2cs_3__ceinv_25319), .clk(right_hi_if_datain_block_i2cs_3__clkinv_25320), .rst(right_hi_if_datain_block_i2cs_3__srinv_25321), .o(right_hi_if_datain_block_i2cs_3_) );
x_lut4_0x4400 control_logic_icc_wr_r_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_icc_wr_r_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_icc_wr_r_cmp_eq00001_adr2 ), .i3( n26 ), .o( icc_wr_r ) ) ;
x_ff_NO_set  right_hi_if_datain_block_i2cs_2 (  .i(right_hi_if_datain_block_i2cs_3__dymux_25323), .ce(right_hi_if_datain_block_i2cs_3__ceinv_25319), .clk(right_hi_if_datain_block_i2cs_3__clkinv_25320), .rst(right_hi_if_datain_block_i2cs_3__srinv_25321), .o(right_hi_if_datain_block_i2cs_2_) );
x_ramd16  right_hi_if_timer_block_mram_rama1_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_f_radr2), .radr2(right_hi_if_timer_block_frame_cnt_2_1_8624), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_f_wadr4), .i(right_hi_if_timer_block_n39_dif_mux_25373), .clk(right_hi_if_timer_block_n39_clkinv_25358), .we(right_hi_if_timer_block_n39_srinv_25352), .o(right_hi_if_timer_block_n39) );
x_ramd16  left_hi_if_dataout_block_mram_ram_h7_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr4), .i(left_hi_if_dataout_block_shift_data_14__dig_mux_27728), .clk(left_hi_if_dataout_block_shift_data_14__clkinv_27726), .we(left_hi_if_dataout_block_shift_data_14__srinv_27720), .o(left_hi_if_dataout_block_shift_data_14__g_ramout) );
x_lut4_0x4400 control_logic_clk_loop_hi_wr_l_cmp_eq000021 ( .i0( nlwbuffersignal_control_logic_clk_loop_hi_wr_l_cmp_eq000021_adr1 ), .i1( nlwbuffersignal_control_logic_clk_loop_hi_wr_l_cmp_eq000021_adr2 ), .i3( nlwbuffersignal_control_logic_clk_loop_hi_wr_l_cmp_eq000021_adr4 ), .o( n26_pack_1 ) ) ;
x_ramd16  right_hi_if_timer_block_mram_rama2_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_wadr4), .i(right_hi_if_timer_block_n41_dig_mux_25408), .clk(right_hi_if_timer_block_n41_clkinv_25406), .we(right_hi_if_timer_block_n41_srinv_25400), .o(right_hi_if_timer_block_n41_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_rama2_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_f_radr2), .radr2(right_hi_if_timer_block_frame_cnt_2_1_8624), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_f_wadr4), .i(right_hi_if_timer_block_n41_dif_mux_25421), .clk(right_hi_if_timer_block_n41_clkinv_25406), .we(right_hi_if_timer_block_n41_srinv_25400), .o(right_hi_if_timer_block_n41) );
x_ramd16  right_hi_if_timer_block_mram_ramb1_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_f_radr2), .radr2(right_hi_if_timer_block_frame_cnt_2_1_8624), .radr3(right_hi_if_timer_block_frame_cnt_3_1_8625), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_f_wadr4), .i(right_hi_if_timer_block_n5_dif_mux_25497), .clk(right_hi_if_timer_block_n5_clkinv_25482), .we(right_hi_if_timer_block_n5_srinv_25476), .o(right_hi_if_timer_block_n5) );
x_ff_NO_set  right_hi_if_datain_block_i2cs_4 (  .i(right_hi_if_datain_block_i2cs_5__dymux_25447), .ce(right_hi_if_datain_block_i2cs_5__ceinv_25443), .clk(right_hi_if_datain_block_i2cs_5__clkinv_25444), .rst(right_hi_if_datain_block_i2cs_5__srinv_25445), .o(right_hi_if_datain_block_i2cs_4_) );
x_ramd16  right_hi_if_timer_block_mram_ramb1_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_wadr4), .i(right_hi_if_timer_block_n5_dig_mux_25484), .clk(right_hi_if_timer_block_n5_clkinv_25482), .we(right_hi_if_timer_block_n5_srinv_25476), .o(right_hi_if_timer_block_n5_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_ramb2_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_f_radr2), .radr2(right_hi_if_timer_block_frame_cnt_2_1_8624), .radr3(right_hi_if_timer_block_frame_cnt_3_1_8625), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_f_wadr4), .i(right_hi_if_timer_block_n7_dif_mux_25593), .clk(right_hi_if_timer_block_n7_clkinv_25578), .we(right_hi_if_timer_block_n7_srinv_25572), .o(right_hi_if_timer_block_n7) );
x_ramd16  right_hi_if_timer_block_mram_rama3_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_wadr4), .i(right_hi_if_timer_block_n43_dig_mux_25532), .clk(right_hi_if_timer_block_n43_clkinv_25530), .we(right_hi_if_timer_block_n43_srinv_25524), .o(right_hi_if_timer_block_n43_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_rama3_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_f_radr1), .radr1(right_hi_if_timer_block_frame_cnt_1_1_8623), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_f_wadr4), .i(right_hi_if_timer_block_n43_dif_mux_25545), .clk(right_hi_if_timer_block_n43_clkinv_25530), .we(right_hi_if_timer_block_n43_srinv_25524), .o(right_hi_if_timer_block_n43) );
x_ff_NO_set  right_hi_if_datain_block_i2cs_5 (  .i(right_hi_if_datain_block_i2cs_5__dxmux_25456), .ce(right_hi_if_datain_block_i2cs_5__ceinv_25443), .clk(right_hi_if_datain_block_i2cs_5__clkinv_25444), .rst(right_hi_if_datain_block_i2cs_5__srinv_25445), .o(right_hi_if_datain_block_i2cs_5_) );
x_ramd16  right_hi_if_timer_block_mram_ramb2_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_wadr4), .i(right_hi_if_timer_block_n7_dig_mux_25580), .clk(right_hi_if_timer_block_n7_clkinv_25578), .we(right_hi_if_timer_block_n7_srinv_25572), .o(right_hi_if_timer_block_n7_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_rama4_slicem_f ( .radr0(right_hi_if_timer_block_frame_cnt_0_1_8622), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_f_wadr4), .i(right_hi_if_timer_block_n45_dif_mux_25641), .clk(right_hi_if_timer_block_n45_clkinv_25626), .we(right_hi_if_timer_block_n45_srinv_25620), .o(right_hi_if_timer_block_n45) );
x_ramd16  right_hi_if_timer_block_mram_rama4_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_wadr4), .i(right_hi_if_timer_block_n45_dig_mux_25628), .clk(right_hi_if_timer_block_n45_clkinv_25626), .we(right_hi_if_timer_block_n45_srinv_25620), .o(right_hi_if_timer_block_n45_g_ramout) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_0 (  .i ( left_hi_if_dataout_block_fifo_data_1__dymux_25875 ), .ce ( left_hi_if_dataout_block_fifo_data_1__ceinv_25871 ), .clk ( left_hi_if_dataout_block_fifo_data_1__clkinv_25872 ), .rst ( left_hi_if_dataout_block_fifo_data_1__srinv_25873 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[0] ) );
x_ramd16  right_hi_if_timer_block_mram_rama6_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_f_radr2), .radr2(right_hi_if_timer_block_frame_cnt_2_2_7438), .radr3(right_hi_if_timer_block_frame_cnt_3_2_7439), .wadr0(adr_0_ibuf_7430), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_f_wadr4), .i(right_hi_if_timer_block_n49_dif_mux_25973), .clk(right_hi_if_timer_block_n49_clkinv_25958), .we(right_hi_if_timer_block_n49_srinv_25952), .o(right_hi_if_timer_block_n49) );
x_ramd16  right_hi_if_timer_block_mram_rama5_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_f_radr1), .radr1(right_hi_if_timer_block_frame_cnt_1_1_8623), .radr2(right_hi_if_timer_block_frame_cnt_2_1_8624), .radr3(right_hi_if_timer_block_frame_cnt_3_1_8625), .wadr0(adr_0_ibuf_7430), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_f_wadr4), .i(right_hi_if_timer_block_n47_dif_mux_25793), .clk(right_hi_if_timer_block_n47_clkinv_25778), .we(right_hi_if_timer_block_n47_srinv_25772), .o(right_hi_if_timer_block_n47) );
x_ff_NO_set  right_hi_if_datain_block_i2cs_6 (  .i(right_hi_if_datain_block_i2cs_7__dymux_25667), .ce(right_hi_if_datain_block_i2cs_7__ceinv_25663), .clk(right_hi_if_datain_block_i2cs_7__clkinv_25664), .rst(right_hi_if_datain_block_i2cs_7__srinv_25665), .o(right_hi_if_datain_block_i2cs_6_) );
x_ff_NO_set  right_hi_if_timer_block_hibcr_int_0 (  .i(right_hi_if_timer_block_hibcr_int_1__dymux_25695), .ce(right_hi_if_timer_block_hibcr_int_1__ceinv_25691), .clk(right_hi_if_timer_block_hibcr_int_1__clkinv_25692), .rst(right_hi_if_timer_block_hibcr_int_1__srinv_25693), .o(right_hi_if_timer_block_hibcr_int_0_) );
x_ff_NO_set  right_hi_if_datain_block_i2cs_7 (  .i(right_hi_if_datain_block_i2cs_7__dxmux_25676), .ce(right_hi_if_datain_block_i2cs_7__ceinv_25663), .clk(right_hi_if_datain_block_i2cs_7__clkinv_25664), .rst(right_hi_if_datain_block_i2cs_7__srinv_25665), .o(right_hi_if_datain_block_i2cs_7_) );
x_ramd16  right_hi_if_timer_block_mram_rama5_slicem_g ( .radr0(adr_0_ibuf_7430), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_g_radr4), .wadr0(adr_0_ibuf_7430), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_g_wadr4), .i(right_hi_if_timer_block_n47_dig_mux_25780), .clk(right_hi_if_timer_block_n47_clkinv_25778), .we(right_hi_if_timer_block_n47_srinv_25772), .o(right_hi_if_timer_block_n47_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_ramb3_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_f_radr3), .radr3(right_hi_if_timer_block_frame_cnt_3_1_8625), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_f_wadr4), .i(right_hi_if_timer_block_n9_dif_mux_25745), .clk(right_hi_if_timer_block_n9_clkinv_25730), .we(right_hi_if_timer_block_n9_srinv_25724), .o(right_hi_if_timer_block_n9) );
x_ramd16  right_hi_if_timer_block_mram_ramb3_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_wadr4), .i(right_hi_if_timer_block_n9_dig_mux_25732), .clk(right_hi_if_timer_block_n9_clkinv_25730), .we(right_hi_if_timer_block_n9_srinv_25724), .o(right_hi_if_timer_block_n9_g_ramout) );
x_ff_NO_set  right_hi_if_timer_block_hibcr_int_1 (  .i(right_hi_if_timer_block_hibcr_int_1__dxmux_25704), .ce(right_hi_if_timer_block_hibcr_int_1__ceinv_25691), .clk(right_hi_if_timer_block_hibcr_int_1__clkinv_25692), .rst(right_hi_if_timer_block_hibcr_int_1__srinv_25693), .o(right_hi_if_timer_block_hibcr_int_1_) );
x_ff_NO_set  left_hi_if_timer_block_hibcr_int_0 (  .i(left_hi_if_timer_block_hibcr_int_1__dymux_25819), .ce(left_hi_if_timer_block_hibcr_int_1__ceinv_25815), .clk(left_hi_if_timer_block_hibcr_int_1__clkinv_25816), .rst(left_hi_if_timer_block_hibcr_int_1__srinv_25817), .o(left_hi_if_timer_block_hibcr_int_0_) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_0 (  .i ( right_hi_if_dataout_block_fifo_data_1__dymux_25847 ), .ce ( right_hi_if_dataout_block_fifo_data_1__ceinv_25843 ), .clk ( right_hi_if_dataout_block_fifo_data_1__clkinv_25844 ), .rst ( right_hi_if_dataout_block_fifo_data_1__srinv_25845 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[0] ) );
x_ff_NO_set  left_hi_if_timer_block_hibcr_int_1 (  .i(left_hi_if_timer_block_hibcr_int_1__dxmux_25828), .ce(left_hi_if_timer_block_hibcr_int_1__ceinv_25815), .clk(left_hi_if_timer_block_hibcr_int_1__clkinv_25816), .rst(left_hi_if_timer_block_hibcr_int_1__srinv_25817), .o(left_hi_if_timer_block_hibcr_int_1_) );
x_ramd16  right_hi_if_timer_block_mram_rama8_slicem_f ( .radr0(right_hi_if_timer_block_frame_cnt_0_1_8622), .radr1(right_hi_if_timer_block_frame_cnt_1_1_8623), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_f_wadr4), .i(right_hi_if_timer_block_n53_dif_mux_26305), .clk(right_hi_if_timer_block_n53_clkinv_26290), .we(right_hi_if_timer_block_n53_srinv_26284), .o(right_hi_if_timer_block_n53) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_2 (  .i ( left_hi_if_dataout_block_fifo_data_3__dymux_26207 ), .ce ( left_hi_if_dataout_block_fifo_data_3__ceinv_26203 ), .clk ( left_hi_if_dataout_block_fifo_data_3__clkinv_26204 ), .rst ( left_hi_if_dataout_block_fifo_data_3__srinv_26205 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[2] ) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_1 (  .i ( right_hi_if_dataout_block_fifo_data_1__dxmux_25856 ), .ce ( right_hi_if_dataout_block_fifo_data_1__ceinv_25843 ), .clk ( right_hi_if_dataout_block_fifo_data_1__clkinv_25844 ), .rst ( right_hi_if_dataout_block_fifo_data_1__srinv_25845 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[1] ) );
x_ramd16  right_hi_if_timer_block_mram_rama6_slicem_g ( .radr0(adr_0_ibuf_7430), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_g_radr4), .wadr0(adr_0_ibuf_7430), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_g_wadr4), .i(right_hi_if_timer_block_n49_dig_mux_25960), .clk(right_hi_if_timer_block_n49_clkinv_25958), .we(right_hi_if_timer_block_n49_srinv_25952), .o(right_hi_if_timer_block_n49_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_ramb4_slicem_f ( .radr0(right_hi_if_timer_block_frame_cnt_0_1_8622), .radr1(right_hi_if_timer_block_frame_cnt_1_1_8623), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_f_wadr4), .i(right_hi_if_timer_block_n11_dif_mux_25925), .clk(right_hi_if_timer_block_n11_clkinv_25910), .we(right_hi_if_timer_block_n11_srinv_25904), .o(right_hi_if_timer_block_n11) );
x_ramd16  right_hi_if_timer_block_mram_ramb4_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_wadr4), .i(right_hi_if_timer_block_n11_dig_mux_25912), .clk(right_hi_if_timer_block_n11_clkinv_25910), .we(right_hi_if_timer_block_n11_srinv_25904), .o(right_hi_if_timer_block_n11_g_ramout) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_1 (  .i ( left_hi_if_dataout_block_fifo_data_1__dxmux_25884 ), .ce ( left_hi_if_dataout_block_fifo_data_1__ceinv_25871 ), .clk ( left_hi_if_dataout_block_fifo_data_1__clkinv_25872 ), .rst ( left_hi_if_dataout_block_fifo_data_1__srinv_25873 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[1] ) );
x_ramd16  right_hi_if_timer_block_mram_rama7_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_f_radr3), .radr3(right_hi_if_timer_block_frame_cnt_3_1_8625), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_f_wadr4), .i(right_hi_if_timer_block_n51_dif_mux_26125), .clk(right_hi_if_timer_block_n51_clkinv_26110), .we(right_hi_if_timer_block_n51_srinv_26104), .o(right_hi_if_timer_block_n51) );
x_ff_NO_set  right_hi_if_datain_block_i2cs_8 (  .i(right_hi_if_datain_block_i2cs_9__dymux_25999), .ce(right_hi_if_datain_block_i2cs_9__ceinv_25995), .clk(right_hi_if_datain_block_i2cs_9__clkinv_25996), .rst(right_hi_if_datain_block_i2cs_9__srinv_25997), .o(right_hi_if_datain_block_i2cs_8_) );
x_ramd16  right_hi_if_timer_block_mram_ramb7_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_wadr4), .i(right_hi_if_timer_block_n17_dig_mux_26368), .clk(right_hi_if_timer_block_n17_clkinv_26366), .we(right_hi_if_timer_block_n17_srinv_26360), .o(right_hi_if_timer_block_n17_g_ramout) );
x_ff_NO_set  right_hi_if_timer_block_hibcr_int_2 (  .i(right_hi_if_timer_block_hibcr_int_3__dymux_26027), .ce(right_hi_if_timer_block_hibcr_int_3__ceinv_26023), .clk(right_hi_if_timer_block_hibcr_int_3__clkinv_26024), .rst(right_hi_if_timer_block_hibcr_int_3__srinv_26025), .o(right_hi_if_timer_block_hibcr_int_2_) );
x_ff_NO_set  right_hi_if_datain_block_i2cs_9 (  .i(right_hi_if_datain_block_i2cs_9__dxmux_26008), .ce(right_hi_if_datain_block_i2cs_9__ceinv_25995), .clk(right_hi_if_datain_block_i2cs_9__clkinv_25996), .rst(right_hi_if_datain_block_i2cs_9__srinv_25997), .o(right_hi_if_datain_block_i2cs_9_) );
x_ramd16  right_hi_if_timer_block_mram_rama7_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_wadr4), .i(right_hi_if_timer_block_n51_dig_mux_26112), .clk(right_hi_if_timer_block_n51_clkinv_26110), .we(right_hi_if_timer_block_n51_srinv_26104), .o(right_hi_if_timer_block_n51_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_ramb5_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_f_radr3), .radr3(right_hi_if_timer_block_frame_cnt_3_1_8625), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_f_wadr4), .i(right_hi_if_timer_block_n13_dif_mux_26077), .clk(right_hi_if_timer_block_n13_clkinv_26062), .we(right_hi_if_timer_block_n13_srinv_26056), .o(right_hi_if_timer_block_n13) );
x_ramd16  right_hi_if_timer_block_mram_ramb5_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_wadr4), .i(right_hi_if_timer_block_n13_dig_mux_26064), .clk(right_hi_if_timer_block_n13_clkinv_26062), .we(right_hi_if_timer_block_n13_srinv_26056), .o(right_hi_if_timer_block_n13_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_rama9_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_wadr4), .i(right_hi_if_timer_block_n55_dif_mux_26429), .clk(right_hi_if_timer_block_n55_clkinv_26414), .we(right_hi_if_timer_block_n55_srinv_26408), .o(right_hi_if_timer_block_n55) );
x_ff_NO_set  right_hi_if_timer_block_hibcr_int_3 (  .i(right_hi_if_timer_block_hibcr_int_3__dxmux_26036), .ce(right_hi_if_timer_block_hibcr_int_3__ceinv_26023), .clk(right_hi_if_timer_block_hibcr_int_3__clkinv_26024), .rst(right_hi_if_timer_block_hibcr_int_3__srinv_26025), .o(right_hi_if_timer_block_hibcr_int_3_) );
x_ff_NO_set  left_hi_if_timer_block_hibcr_int_2 (  .i(left_hi_if_timer_block_hibcr_int_3__dymux_26151), .ce(left_hi_if_timer_block_hibcr_int_3__ceinv_26147), .clk(left_hi_if_timer_block_hibcr_int_3__clkinv_26148), .rst(left_hi_if_timer_block_hibcr_int_3__srinv_26149), .o(left_hi_if_timer_block_hibcr_int_2_) );
x_ramd16  right_hi_if_timer_block_mram_rama9_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_wadr4), .i(right_hi_if_timer_block_n55_dig_mux_26416), .clk(right_hi_if_timer_block_n55_clkinv_26414), .we(right_hi_if_timer_block_n55_srinv_26408), .o(right_hi_if_timer_block_n55_g_ramout) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_2 (  .i ( right_hi_if_dataout_block_fifo_data_3__dymux_26179 ), .ce ( right_hi_if_dataout_block_fifo_data_3__ceinv_26175 ), .clk ( right_hi_if_dataout_block_fifo_data_3__clkinv_26176 ), .rst ( right_hi_if_dataout_block_fifo_data_3__srinv_26177 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[2] ) );
x_ff_NO_set  left_hi_if_timer_block_hibcr_int_3 (  .i(left_hi_if_timer_block_hibcr_int_3__dxmux_26160), .ce(left_hi_if_timer_block_hibcr_int_3__ceinv_26147), .clk(left_hi_if_timer_block_hibcr_int_3__clkinv_26148), .rst(left_hi_if_timer_block_hibcr_int_3__srinv_26149), .o(left_hi_if_timer_block_hibcr_int_3_) );
x_ramd16  right_hi_if_timer_block_mram_ramb7_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_f_radr3), .radr3(right_hi_if_timer_block_frame_cnt_3_1_8625), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_f_wadr4), .i(right_hi_if_timer_block_n17_dif_mux_26381), .clk(right_hi_if_timer_block_n17_clkinv_26366), .we(right_hi_if_timer_block_n17_srinv_26360), .o(right_hi_if_timer_block_n17) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_3 (  .i ( right_hi_if_dataout_block_fifo_data_3__dxmux_26188 ), .ce ( right_hi_if_dataout_block_fifo_data_3__ceinv_26175 ), .clk ( right_hi_if_dataout_block_fifo_data_3__clkinv_26176 ), .rst ( right_hi_if_dataout_block_fifo_data_3__srinv_26177 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[3] ) );
x_ramd16  right_hi_if_timer_block_mram_rama8_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_wadr4), .i(right_hi_if_timer_block_n53_dig_mux_26292), .clk(right_hi_if_timer_block_n53_clkinv_26290), .we(right_hi_if_timer_block_n53_srinv_26284), .o(right_hi_if_timer_block_n53_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_ramb6_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_f_radr2), .radr2(right_hi_if_timer_block_frame_cnt_2_2_7438), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_f_wadr4), .i(right_hi_if_timer_block_n15_dif_mux_26257), .clk(right_hi_if_timer_block_n15_clkinv_26242), .we(right_hi_if_timer_block_n15_srinv_26236), .o(right_hi_if_timer_block_n15) );
x_ramd16  right_hi_if_timer_block_mram_ramb6_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_wadr4), .i(right_hi_if_timer_block_n15_dig_mux_26244), .clk(right_hi_if_timer_block_n15_clkinv_26242), .we(right_hi_if_timer_block_n15_srinv_26236), .o(right_hi_if_timer_block_n15_g_ramout) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_3 (  .i ( left_hi_if_dataout_block_fifo_data_3__dxmux_26216 ), .ce ( left_hi_if_dataout_block_fifo_data_3__ceinv_26203 ), .clk ( left_hi_if_dataout_block_fifo_data_3__clkinv_26204 ), .rst ( left_hi_if_dataout_block_fifo_data_3__srinv_26205 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[3] ) );
x_ff_NO_set  right_hi_if_timer_block_hibcr_int_4 (  .i(right_hi_if_timer_block_hibcr_int_5__dymux_26331), .ce(right_hi_if_timer_block_hibcr_int_5__ceinv_26327), .clk(right_hi_if_timer_block_hibcr_int_5__clkinv_26328), .rst(right_hi_if_timer_block_hibcr_int_5__srinv_26329), .o(right_hi_if_timer_block_hibcr_int_4_) );
x_ff_NO_set  right_hi_if_timer_block_hibcr_int_5 (  .i(right_hi_if_timer_block_hibcr_int_5__dxmux_26340), .ce(right_hi_if_timer_block_hibcr_int_5__ceinv_26327), .clk(right_hi_if_timer_block_hibcr_int_5__clkinv_26328), .rst(right_hi_if_timer_block_hibcr_int_5__srinv_26329), .o(right_hi_if_timer_block_hibcr_int_5_) );
x_ff_NO_set  left_hi_if_timer_block_hibcr_int_4 (  .i(left_hi_if_timer_block_hibcr_int_5__dymux_26455), .ce(left_hi_if_timer_block_hibcr_int_5__ceinv_26451), .clk(left_hi_if_timer_block_hibcr_int_5__clkinv_26452), .rst(left_hi_if_timer_block_hibcr_int_5__srinv_26453), .o(left_hi_if_timer_block_hibcr_int_4_) );
x_ramd16  right_hi_if_timer_block_mram_ramb9_slicem_f ( .radr0(right_hi_if_timer_block_frame_cnt_0_2_7436), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_f_wadr4), .i(right_hi_if_timer_block_n21_dif_mux_26654), .clk(right_hi_if_timer_block_n21_clkinv_26639), .we(right_hi_if_timer_block_n21_srinv_26633), .o(right_hi_if_timer_block_n21) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_4 (  .i ( right_hi_if_dataout_block_fifo_data_5__dymux_26500 ), .ce ( right_hi_if_dataout_block_fifo_data_5__ceinv_26496 ), .clk ( right_hi_if_dataout_block_fifo_data_5__clkinv_26497 ), .rst ( right_hi_if_dataout_block_fifo_data_5__srinv_26498 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[4] ) );
x_ff_NO_set  left_hi_if_timer_block_hibcr_int_5 (  .i(left_hi_if_timer_block_hibcr_int_5__dxmux_26464), .ce(left_hi_if_timer_block_hibcr_int_5__ceinv_26451), .clk(left_hi_if_timer_block_hibcr_int_5__clkinv_26452), .rst(left_hi_if_timer_block_hibcr_int_5__srinv_26453), .o(left_hi_if_timer_block_hibcr_int_5_) );
x_ff_NO_set  right_hi_if_timer_block_hibcr_int_6 (  .i(right_hi_if_timer_block_hibcr_int_7__dymux_26604), .ce(right_hi_if_timer_block_hibcr_int_7__ceinv_26600), .clk(right_hi_if_timer_block_hibcr_int_7__clkinv_26601), .rst(right_hi_if_timer_block_hibcr_int_7__srinv_26602), .o(right_hi_if_timer_block_hibcr_int_6_) );
x_ff_NO_set  left_hi_if_timer_block_brb_dsp (  .i(left_hi_if_timer_block_brb_dsp_dymux_26481), .ce(left_hi_if_timer_block_brb_dsp_ceinv_26477), .clk(left_hi_if_timer_block_brb_dsp_clkinv_26478), .rst(left_hi_if_timer_block_brb_dsp_ffy_rstand_26487), .o(left_hi_if_timer_block_brb_dsp_8634) );
x_buf  left_hi_if_timer_block_brb_dsp_ffy_rstand ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_brb_dsp_ffy_rstand_26487) );
x_ramd16  right_hi_if_timer_block_mram_ramb9_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_wadr4), .i(right_hi_if_timer_block_n21_dig_mux_26641), .clk(right_hi_if_timer_block_n21_clkinv_26639), .we(right_hi_if_timer_block_n21_srinv_26633), .o(right_hi_if_timer_block_n21_g_ramout) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_4 (  .i ( left_hi_if_dataout_block_fifo_data_5__dymux_26528 ), .ce ( left_hi_if_dataout_block_fifo_data_5__ceinv_26524 ), .clk ( left_hi_if_dataout_block_fifo_data_5__clkinv_26525 ), .rst ( left_hi_if_dataout_block_fifo_data_5__srinv_26526 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[4] ) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_5 (  .i ( right_hi_if_dataout_block_fifo_data_5__dxmux_26509 ), .ce ( right_hi_if_dataout_block_fifo_data_5__ceinv_26496 ), .clk ( right_hi_if_dataout_block_fifo_data_5__clkinv_26497 ), .rst ( right_hi_if_dataout_block_fifo_data_5__srinv_26498 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[5] ) );
x_ramd16  right_hi_if_timer_block_mram_ramb8_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_f_radr3), .radr3(right_hi_if_timer_block_frame_cnt_3_1_8625), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_f_wadr4), .i(right_hi_if_timer_block_n19_dif_mux_26578), .clk(right_hi_if_timer_block_n19_clkinv_26563), .we(right_hi_if_timer_block_n19_srinv_26557), .o(right_hi_if_timer_block_n19) );
x_ramd16  right_hi_if_timer_block_mram_ramb8_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_wadr4), .i(right_hi_if_timer_block_n19_dig_mux_26565), .clk(right_hi_if_timer_block_n19_clkinv_26563), .we(right_hi_if_timer_block_n19_srinv_26557), .o(right_hi_if_timer_block_n19_g_ramout) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_6 (  .i ( left_hi_if_dataout_block_fifo_data_7__dymux_26736 ), .ce ( left_hi_if_dataout_block_fifo_data_7__ceinv_26732 ), .clk ( left_hi_if_dataout_block_fifo_data_7__clkinv_26733 ), .rst ( left_hi_if_dataout_block_fifo_data_7__srinv_26734 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[6] ) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_5 (  .i ( left_hi_if_dataout_block_fifo_data_5__dxmux_26537 ), .ce ( left_hi_if_dataout_block_fifo_data_5__ceinv_26524 ), .clk ( left_hi_if_dataout_block_fifo_data_5__clkinv_26525 ), .rst ( left_hi_if_dataout_block_fifo_data_5__srinv_26526 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[5] ) );
x_ff_NO_set  left_hi_if_timer_block_hibcr_int_6 (  .i(left_hi_if_timer_block_hibcr_int_7__dymux_26680), .ce(left_hi_if_timer_block_hibcr_int_7__ceinv_26676), .clk(left_hi_if_timer_block_hibcr_int_7__clkinv_26677), .rst(left_hi_if_timer_block_hibcr_int_7__srinv_26678), .o(left_hi_if_timer_block_hibcr_int_6_) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_8 (  .i ( right_hi_if_dataout_block_fifo_data_9__dymux_26764 ), .ce ( right_hi_if_dataout_block_fifo_data_9__ceinv_26760 ), .clk ( right_hi_if_dataout_block_fifo_data_9__clkinv_26761 ), .rst ( right_hi_if_dataout_block_fifo_data_9__srinv_26762 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[8] ) );
x_ff_NO_set  right_hi_if_timer_block_hibcr_int_7 (  .i(right_hi_if_timer_block_hibcr_int_7__dxmux_26613), .ce(right_hi_if_timer_block_hibcr_int_7__ceinv_26600), .clk(right_hi_if_timer_block_hibcr_int_7__clkinv_26601), .rst(right_hi_if_timer_block_hibcr_int_7__srinv_26602), .o(right_hi_if_timer_block_hibcr_int_7_) );
x_lut4_0xcfcf left_hi_if_datain_block_data_shiftintqq_or00001 ( .i1( nlwbuffersignal_left_hi_if_datain_block_data_shiftintqq_or00001_adr2 ), .i2( left_hi_if_datain_block_data_shiftint_8225 ), .o( left_hi_if_datain_block_data_shiftintqq_not0001_inv ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_6 (  .i ( right_hi_if_dataout_block_fifo_data_7__dymux_26708 ), .ce ( right_hi_if_dataout_block_fifo_data_7__ceinv_26704 ), .clk ( right_hi_if_dataout_block_fifo_data_7__clkinv_26705 ), .rst ( right_hi_if_dataout_block_fifo_data_7__srinv_26706 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[6] ) );
x_ff_NO_set  left_hi_if_timer_block_hibcr_int_7 (  .i(left_hi_if_timer_block_hibcr_int_7__dxmux_26689), .ce(left_hi_if_timer_block_hibcr_int_7__ceinv_26676), .clk(left_hi_if_timer_block_hibcr_int_7__clkinv_26677), .rst(left_hi_if_timer_block_hibcr_int_7__srinv_26678), .o(left_hi_if_timer_block_hibcr_int_7_) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_8 (  .i ( left_hi_if_dataout_block_fifo_data_9__dymux_26792 ), .ce ( left_hi_if_dataout_block_fifo_data_9__ceinv_26788 ), .clk ( left_hi_if_dataout_block_fifo_data_9__clkinv_26789 ), .rst ( left_hi_if_dataout_block_fifo_data_9__srinv_26790 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[8] ) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_7 (  .i ( right_hi_if_dataout_block_fifo_data_7__dxmux_26717 ), .ce ( right_hi_if_dataout_block_fifo_data_7__ceinv_26704 ), .clk ( right_hi_if_dataout_block_fifo_data_7__clkinv_26705 ), .rst ( right_hi_if_dataout_block_fifo_data_7__srinv_26706 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[7] ) );
x_ff_NO_set  right_hi_if_timer_block_hibcr_int_9 (  .i(right_hi_if_timer_block_hibcr_int_10__dymux_26820), .ce(right_hi_if_timer_block_hibcr_int_10__ceinv_26816), .clk(right_hi_if_timer_block_hibcr_int_10__clkinv_26817), .rst(right_hi_if_timer_block_hibcr_int_10__srinv_26818), .o(right_hi_if_timer_block_hibcr_int_9_) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_7 (  .i ( left_hi_if_dataout_block_fifo_data_7__dxmux_26745 ), .ce ( left_hi_if_dataout_block_fifo_data_7__ceinv_26732 ), .clk ( left_hi_if_dataout_block_fifo_data_7__clkinv_26733 ), .rst ( left_hi_if_dataout_block_fifo_data_7__srinv_26734 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[7] ) );
x_lut4_0x0050 control_logic_clk_loop_hi_wr_l_cmp_eq000011 ( .i0( nlwbuffersignal_control_logic_clk_loop_hi_wr_l_cmp_eq000011_adr1 ), .i2( n112 ), .i3( nlwbuffersignal_control_logic_clk_loop_hi_wr_l_cmp_eq000011_adr4 ), .o( n16_pack_1 ) ) ;
x_ff_NO_set  left_hi_if_timer_block_hibcr_int_9 (  .i(left_hi_if_timer_block_hibcr_int_10__dymux_26848), .ce(left_hi_if_timer_block_hibcr_int_10__ceinv_26844), .clk(left_hi_if_timer_block_hibcr_int_10__clkinv_26845), .rst(left_hi_if_timer_block_hibcr_int_10__srinv_26846), .o(left_hi_if_timer_block_hibcr_int_9_) );
x_ff_NO_set  right_hi_if_dataout_block_fifo_data_9 (  .i ( right_hi_if_dataout_block_fifo_data_9__dxmux_26773 ), .ce ( right_hi_if_dataout_block_fifo_data_9__ceinv_26760 ), .clk ( right_hi_if_dataout_block_fifo_data_9__clkinv_26761 ), .rst ( right_hi_if_dataout_block_fifo_data_9__srinv_26762 ), .o ( \FlexBus_right_hi_if_dataout_block_fifo_data[9] ) );
x_ff_NO_set  right_hi_if_datain_block_reset_intr (  .i(right_hi_if_datain_block_reset_intr_dymux_26915), .ce(right_hi_if_datain_block_reset_intr_ceinv_26911), .clk(right_hi_if_datain_block_reset_intr_clkinv_26912), .rst(right_hi_if_datain_block_reset_intr_ffy_rstand_26921), .o(right_hi_if_datain_block_reset_intr_8362) );
x_buf  right_hi_if_datain_block_reset_intr_ffy_rstand ( .i(right_hi_if_datain_block_reset_intr_or0000), .o(right_hi_if_datain_block_reset_intr_ffy_rstand_26921) );
x_ff_NO_set  left_hi_if_dataout_block_fifo_data_9 (  .i ( left_hi_if_dataout_block_fifo_data_9__dxmux_26801 ), .ce ( left_hi_if_dataout_block_fifo_data_9__ceinv_26788 ), .clk ( left_hi_if_dataout_block_fifo_data_9__clkinv_26789 ), .rst ( left_hi_if_dataout_block_fifo_data_9__srinv_26790 ), .o ( \FlexBus_left_hi_if_dataout_block_fifo_data[9] ) );
x_ramd16 left_hi_if_dataout_block_mram_ram_h2_slicem_g (.radr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h2_slicem_g_radr1 ), .radr1 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .radr2 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .radr3 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr1 ), .wadr1 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .wadr2 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .i ( left_hi_if_dataout_block_shift_data_9__dig_mux_27176 ), .clk ( left_hi_if_dataout_block_shift_data_9__clkinv_27174 ), .we ( left_hi_if_dataout_block_shift_data_9__srinv_27168 ), .o ( left_hi_if_dataout_block_shift_data_9__g_ramout ) );
x_ff_NO_set  right_hi_if_timer_block_hibcr_int_10 (  .i(right_hi_if_timer_block_hibcr_int_10__dxmux_26829), .ce(right_hi_if_timer_block_hibcr_int_10__ceinv_26816), .clk(right_hi_if_timer_block_hibcr_int_10__clkinv_26817), .rst(right_hi_if_timer_block_hibcr_int_10__srinv_26818), .o(right_hi_if_timer_block_hibcr_int_10_) );
x_ff_NO_set  left_hi_if_datain_block_reset_intr (  .i(left_hi_if_datain_block_reset_intr_dymux_26932), .ce(left_hi_if_datain_block_reset_intr_ceinv_26928), .clk(left_hi_if_datain_block_reset_intr_clkinv_26929), .rst(left_hi_if_datain_block_reset_intr_ffy_rstand_26938), .o(left_hi_if_datain_block_reset_intr_8365) );
x_buf  left_hi_if_datain_block_reset_intr_ffy_rstand ( .i(left_hi_if_datain_block_reset_intr_or0000), .o(left_hi_if_datain_block_reset_intr_ffy_rstand_26938) );
x_ff_NO_set  left_hi_if_datain_block_i2cs_wrqq (  .i(left_hi_if_datain_block_i2cs_wrqq_dymux_26898), .ce(left_hi_if_datain_block_i2cs_wrqq_ceinv_26894), .clk(left_hi_if_datain_block_i2cs_wrqq_clkinv_26895), .rst(left_hi_if_datain_block_i2cs_wrqq_ffy_rstand_26904), .o(left_hi_if_datain_block_i2cs_wrqq_8474) );
x_buf  left_hi_if_datain_block_i2cs_wrqq_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2cs_wrqq_ffy_rstand_26904) );
x_ff_NO_set  left_hi_if_timer_block_hibcr_int_10 (  .i(left_hi_if_timer_block_hibcr_int_10__dxmux_26857), .ce(left_hi_if_timer_block_hibcr_int_10__ceinv_26844), .clk(left_hi_if_timer_block_hibcr_int_10__clkinv_26845), .rst(left_hi_if_timer_block_hibcr_int_10__srinv_26846), .o(left_hi_if_timer_block_hibcr_int_10_) );
x_lut4_0xf0ff right_hi_if_datain_block_data_shiftintqq_or00001 ( .i2( nlwbuffersignal_right_hi_if_datain_block_data_shiftintqq_or00001_adr3 ), .i3( nlwbuffersignal_right_hi_if_datain_block_data_shiftintqq_or00001_adr4 ), .o( right_hi_if_datain_block_data_shiftintqq_not0001_inv ) ) ;
x_lut4_0xa808 right_hi_if_dataout_block_mmux_p3_a_bn563 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn563_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn563_adr2 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn563_adr3 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn563_adr4 ), .o( right_hi_if_dataout_block_mmux_p3_a_bn563_pack_1 ) ) ;
x_ramd16 left_hi_if_dataout_block_mram_ram_h1_slicem_f (.radr0 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h1_slicem_f_radr2 ), .radr2 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[2] ), .radr3 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[3] ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h1_slicem_f_wadr1 ), .wadr1 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .wadr2 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .i ( left_hi_if_dataout_block_shift_data_8__dif_mux_27093 ), .clk ( left_hi_if_dataout_block_shift_data_8__clkinv_27078 ), .we ( left_hi_if_dataout_block_shift_data_8__srinv_27072 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[8] ) );
x_ramd16  right_hi_if_dataout_block_mram_ram_h2_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr4), .i(right_hi_if_dataout_block_shift_data_9__dig_mux_27128), .clk(right_hi_if_dataout_block_shift_data_9__clkinv_27126), .we(right_hi_if_dataout_block_shift_data_9__srinv_27120), .o(right_hi_if_dataout_block_shift_data_9__g_ramout) );
x_lut4_0x8000 control_logic_p4lcr_wr_l_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_p4lcr_wr_l_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_p4lcr_wr_l_cmp_eq00001_adr2 ), .i2( n24_0 ), .i3( n16 ), .o( p4lcr_wr_l ) ) ;
x_lut4_0xd800 left_hi_if_dataout_block_mmux_p3_a_bn563 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn563_adr1 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn563_adr2 ), .i2( nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn563_adr3 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn563_adr4 ), .o( left_hi_if_dataout_block_mmux_p3_a_bn563_pack_1 ) ) ;
x_ramd16 left_hi_if_dataout_block_mram_ram_h1_slicem_g (.radr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h1_slicem_g_radr1 ), .radr1 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .radr2 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .radr3 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h1_slicem_g_wadr1 ), .wadr1 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .wadr2 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .i ( left_hi_if_dataout_block_shift_data_8__dig_mux_27080 ), .clk ( left_hi_if_dataout_block_shift_data_8__clkinv_27078 ), .we ( left_hi_if_dataout_block_shift_data_8__srinv_27072 ), .o ( left_hi_if_dataout_block_shift_data_8__g_ramout ) );
x_lut4_0xccca left_hi_if_dataout_block_p3out_4_1 ( .i0( left_hi_if_dataout_block_p3lcr_4_ ), .i1( left_hi_if_dataout_block_p3lcr_12_ ), .i2( nlwbuffersignal_left_hi_if_dataout_block_p3out_4_1_adr3 ), .i3( left_hi_if_dataout_block_mmux_p3_a_bn563_8532 ), .o( p3out_l_4_obuf_26961 ) ) ;
x_ramd16 right_hi_if_dataout_block_mram_ram_h1_slicem_f (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h1_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h1_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h1_slicem_f_radr3 ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h1_slicem_f_radr4 ), .wadr0 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .wadr1 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .wadr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h1_slicem_f_wadr3 ), .wadr3 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .i ( right_hi_if_dataout_block_shift_data_8__dif_mux_27045 ), .clk ( right_hi_if_dataout_block_shift_data_8__clkinv_27030 ), .we ( right_hi_if_dataout_block_shift_data_8__srinv_27024 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[8] ) );
x_lut4_0xaaac right_hi_if_dataout_block_p3out_4_1 ( .i0( right_hi_if_dataout_block_p3lcr_12_ ), .i1( nlwbuffersignal_right_hi_if_dataout_block_p3out_4_1_adr2 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_p3out_4_1_adr3 ), .i3( right_hi_if_dataout_block_mmux_p3_a_bn563_8537 ), .o( p3out_r_4_obuf_26985 ) ) ;
x_ramd16 right_hi_if_dataout_block_mram_ram_h1_slicem_g (.radr0 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .radr1 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .radr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h1_slicem_g_radr3 ), .radr3 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .wadr0 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .wadr1 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .wadr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h1_slicem_g_wadr3 ), .wadr3 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .i ( right_hi_if_dataout_block_shift_data_8__dig_mux_27032 ), .clk ( right_hi_if_dataout_block_shift_data_8__clkinv_27030 ), .we ( right_hi_if_dataout_block_shift_data_8__srinv_27024 ), .o ( right_hi_if_dataout_block_shift_data_8__g_ramout ) );
x_ramd16 left_hi_if_dataout_block_mram_ram_h2_slicem_f (.radr0 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h2_slicem_f_radr2 ), .radr2 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[2] ), .radr3 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[3] ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr1 ), .wadr1 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .wadr2 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .i ( left_hi_if_dataout_block_shift_data_9__dif_mux_27189 ), .clk ( left_hi_if_dataout_block_shift_data_9__clkinv_27174 ), .we ( left_hi_if_dataout_block_shift_data_9__srinv_27168 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[9] ) );
x_ramd16 right_hi_if_dataout_block_mram_ram_h2_slicem_f (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_radr3 ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_9__dif_mux_27141 ), .clk ( right_hi_if_dataout_block_shift_data_9__clkinv_27126 ), .we ( right_hi_if_dataout_block_shift_data_9__srinv_27120 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[9] ) );
x_ramd16 right_hi_if_dataout_block_mram_ram_h6_slicem_f (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_radr3 ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_13__dif_mux_27597 ), .clk ( right_hi_if_dataout_block_shift_data_13__clkinv_27582 ), .we ( right_hi_if_dataout_block_shift_data_13__srinv_27576 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[13] ) );
x_ramd16  right_hi_if_dataout_block_mram_ram_h6_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr4), .i(right_hi_if_dataout_block_shift_data_13__dig_mux_27584), .clk(right_hi_if_dataout_block_shift_data_13__clkinv_27582), .we(right_hi_if_dataout_block_shift_data_13__srinv_27576), .o(right_hi_if_dataout_block_shift_data_13__g_ramout) );
x_ramd16  left_hi_if_dataout_block_mram_ram_l2_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr4), .i(left_hi_if_dataout_block_shift_data_1__dig_mux_28016), .clk(left_hi_if_dataout_block_shift_data_1__clkinv_28014), .we(left_hi_if_dataout_block_shift_data_1__srinv_28008), .o(left_hi_if_dataout_block_shift_data_1__g_ramout) );
x_ramd16 left_hi_if_dataout_block_mram_ram_l7_slicem_f (.radr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_f_radr3 ), .radr3 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[3] ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr4 ), .i ( left_hi_if_dataout_block_shift_data_6__dif_mux_28526 ), .clk ( left_hi_if_dataout_block_shift_data_6__clkinv_28511 ), .we ( left_hi_if_dataout_block_shift_data_6__srinv_28505 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[6] ) );
x_ramd16  left_hi_if_dataout_block_mram_ram_l7_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr4), .i(left_hi_if_dataout_block_shift_data_6__dig_mux_28513), .clk(left_hi_if_dataout_block_shift_data_6__clkinv_28511), .we(left_hi_if_dataout_block_shift_data_6__srinv_28505), .o(left_hi_if_dataout_block_shift_data_6__g_ramout) );
x_ramd16 left_hi_if_dataout_block_mram_ram_l2_slicem_f (.radr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_radr3 ), .radr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr4 ), .i ( left_hi_if_dataout_block_shift_data_1__dif_mux_28029 ), .clk ( left_hi_if_dataout_block_shift_data_1__clkinv_28014 ), .we ( left_hi_if_dataout_block_shift_data_1__srinv_28008 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[1] ) );
x_lut4_0x0400 left_hi_if_datain_block_statesda_scl_cmp_eq00001 ( .i0( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_cmp_eq00001_adr1 ), .i1( \FlexBus_left_hi_if_datain_block_inpbitcnt[3] ), .i2( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_cmp_eq00001_adr3 ), .i3( \FlexBus_left_hi_if_datain_block_inpbitcnt[0] ), .o( left_hi_if_datain_block_statesda_scl_cmp_eq0000 ) ) ;
x_lut4_0x0400 right_hi_if_datain_block_statesda_scl_cmp_eq00001 ( .i0( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_cmp_eq00001_adr1 ), .i1( \FlexBus_right_hi_if_datain_block_inpbitcnt[0] ), .i2( \FlexBus_right_hi_if_datain_block_inpbitcnt[2] ), .i3( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_cmp_eq00001_adr4 ), .o( right_hi_if_datain_block_statesda_scl_cmp_eq0000 ) ) ;
x_ff_NO_ce_set  right_hi_if_datain_block_i2cactiveterm (  .i(right_hi_if_datain_block_i2cactiveterm_dymux_18983), .clk(right_hi_if_datain_block_i2cactiveterm_clkinv_18974), .rst(right_hi_if_datain_block_i2cactiveterm_ffy_rstand_18988), .o(right_hi_if_datain_block_i2cactiveterm_8371) );
x_buf  right_hi_if_datain_block_i2cactiveterm_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2cactiveterm_ffy_rstand_18988) );
x_lut4_0x807f right_hi_if_datain_block_mcount_inpbitcnt_xor_3_1_sw1 ( .i0( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_3_1_sw1_adr1 ), .i1( \FlexBus_right_hi_if_datain_block_inpbitcnt[0] ), .i2( \FlexBus_right_hi_if_datain_block_inpbitcnt[2] ), .i3( \FlexBus_right_hi_if_datain_block_inpbitcnt[3] ), .o( n190 ) ) ;
x_ff_NO_ce_set  left_hi_if_datain_block_clk_signalint (  .i(left_hi_if_datain_block_clk_signalint_dxmux_19147), .clk(left_hi_if_datain_block_clk_signalint_clkinv_19121), .rst(left_hi_if_datain_block_clk_signalint_srinv_19122), .o(left_hi_if_datain_block_clk_signalint_8163) );
x_lut4_0x4411 right_hi_if_datain_block_clk_signalint_and00001 ( .i0( right_hi_if_datain_block_clk_signalintrst_8381 ), .i1( right_hi_if_datain_block_icc_cp_8382 ), .i3( right_hi_if_clk_signal ), .o( right_hi_if_datain_block_clk_signalint_and0000 ) ) ;
x_lut4_0x9333 left_hi_if_datain_block_mcount_inpbitcnt_xor_3_1_sw1 ( .i0( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_3_1_sw1_adr1 ), .i1( \FlexBus_left_hi_if_datain_block_inpbitcnt[3] ), .i2( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_3_1_sw1_adr3 ), .i3( \FlexBus_left_hi_if_datain_block_inpbitcnt[0] ), .o( n192 ) ) ;
x_lut4_0xff33 left_hi_if_timer_block_ext_trig_q_or00001 ( .i1( left_hi_if_timer_block_hitcr_int_9_ ), .i3( nlwbuffersignal_left_hi_if_timer_block_ext_trig_q_or00001_adr4 ), .o( left_hi_if_timer_block_ext_trig_q_or0000 ) ) ;
x_lut4_0xcc33 right_hi_if_datain_block_clk_signalmux1 ( .i1( right_hi_if_datain_block_icc_cp_8382 ), .i3( nlwbuffersignal_right_hi_if_datain_block_clk_signalmux1_adr4 ), .o( right_hi_if_datain_block_clk_signalmux ) ) ;
x_ff_NO_ce_set  left_hi_if_datain_block_i2cactiveterm (  .i(left_hi_if_datain_block_i2cactiveterm_dymux_19018), .clk(left_hi_if_datain_block_i2cactiveterm_clkinv_19009), .rst(left_hi_if_datain_block_i2cactiveterm_ffy_rstand_19023), .o(left_hi_if_datain_block_i2cactiveterm_8376) );
x_buf  left_hi_if_datain_block_i2cactiveterm_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2cactiveterm_ffy_rstand_19023) );
x_lut4_0xcc33 left_hi_if_datain_block_clk_signalmux1 ( .i1( left_hi_if_datain_block_icc_cp_8384 ), .i3( nlwbuffersignal_left_hi_if_datain_block_clk_signalmux1_adr4 ), .o( left_hi_if_datain_block_clk_signalmux ) ) ;
x_ff_NO_ce_set  right_hi_if_datain_block_clk_signalintrst (  .i(right_hi_if_datain_block_clk_signalint_dymux_19090), .clk(right_hi_if_datain_block_clk_signalint_clkinv_19079), .rst(right_hi_if_datain_block_clk_signalint_srinv_19080), .o(right_hi_if_datain_block_clk_signalintrst_8381) );
x_ff_NO_set  left_hi_if_timer_block_tcen (  .i(left_hi_if_timer_block_tcen_dymux_19053), .ce(left_hi_if_timer_block_tcen_ceinv_19043), .clk(left_hi_if_timer_block_tcen_clkinv_19044), .rst(left_hi_if_timer_block_tcen_ffy_rstand_19059), .o(left_hi_if_timer_block_tcen_8380) );
x_buf  left_hi_if_timer_block_tcen_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(left_hi_if_timer_block_tcen_ffy_rstand_19059) );
x_lut4_0xc0ea left_hi_if_timer_block_tcen_mux00001 ( .i0( left_hi_if_timer_block_tcen_dsp_8378 ), .i1( left_hi_if_timer_block_ext_trig_q_8157 ), .i2( nlwbuffersignal_left_hi_if_timer_block_tcen_mux00001_adr3 ), .i3( left_hi_if_timer_block_tcen_and0000 ), .o( left_hi_if_timer_block_tcen_mux0000 ) ) ;
x_lut4_0xc0c0 left_hi_if_timer_block_timer_ce_mux00021 ( .i1( nlwbuffersignal_left_hi_if_timer_block_timer_ce_mux00021_adr2 ), .i2( nlwbuffersignal_left_hi_if_timer_block_timer_ce_mux00021_adr3 ), .o( left_hi_if_timer_block_timer_ce_mux0002 ) ) ;
x_ff_NO_ce_set  right_hi_if_datain_block_clk_signalint (  .i(right_hi_if_datain_block_clk_signalint_dxmux_19105), .clk(right_hi_if_datain_block_clk_signalint_clkinv_19079), .rst(right_hi_if_datain_block_clk_signalint_srinv_19080), .o(right_hi_if_datain_block_clk_signalint_8172) );
x_ff_NO_ce_set  left_hi_if_datain_block_clk_signalintrst (  .i(left_hi_if_datain_block_clk_signalint_dymux_19132), .clk(left_hi_if_datain_block_clk_signalint_clkinv_19121), .rst(left_hi_if_datain_block_clk_signalint_srinv_19122), .o(left_hi_if_datain_block_clk_signalintrst_8383) );
x_ff_NO_set  right_hi_if_dataout_block_shift_c (  .i(right_hi_if_dataout_block_shift_c_dymux_19279), .ce(right_hi_if_dataout_block_shift_c_ceinv_19267), .clk(right_hi_if_dataout_block_shift_c_clkinv_19268), .rst(right_hi_if_dataout_block_shift_c_ffy_rstand_19285), .o(right_hi_if_dataout_block_shift_c_8257) );
x_buf  right_hi_if_dataout_block_shift_c_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_shift_c_ffy_rstand_19285) );
x_lut4_0x0c03 left_hi_if_datain_block_clk_signalint_and00001 ( .i1( left_hi_if_datain_block_icc_cp_8384 ), .i2( left_hi_if_datain_block_clk_signalintrst_8383 ), .i3( left_hi_if_clk_signal ), .o( left_hi_if_datain_block_clk_signalint_and0000 ) ) ;
x_lut4_0x8888 right_hi_if_timer_block_timer_ce_mux00021 ( .i0( nlwbuffersignal_right_hi_if_timer_block_timer_ce_mux00021_adr1 ), .i1( nlwbuffersignal_right_hi_if_timer_block_timer_ce_mux00021_adr2 ), .o( right_hi_if_timer_block_timer_ce_mux0002 ) ) ;
x_ff_NO_ce_set  right_hi_if_timer_block_timer_ce (  .i(right_hi_if_timer_block_timer_ce_dymux_19170), .clk(right_hi_if_timer_block_timer_ce_clkinv_19159), .rst(right_hi_if_timer_block_timer_ce_ffy_rstand_19175), .o(right_hi_if_timer_block_timer_ce_7708) );
x_buf  right_hi_if_timer_block_timer_ce_ffy_rstand ( .i(right_hi_if_timer_block_tc_equal_not0001_inv_0), .o(right_hi_if_timer_block_timer_ce_ffy_rstand_19175) );
x_lut4_0xf4f0 left_hi_if_datain_block_i_fifo_10_not00011 ( .i0( \FlexBus_left_hi_if_datain_block_intstatus[0] ), .i1( nlwbuffersignal_left_hi_if_datain_block_i_fifo_10_not00011_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_i_fifo_10_not00011_adr3 ), .i3( nlwbuffersignal_left_hi_if_datain_block_i_fifo_10_not00011_adr4 ), .o( left_hi_if_datain_block_i_fifo_10_not0001_pack_4 ) ) ;
x_ff_NO_ce_set  right_hi_if_timer_block_tc_equal (  .i(right_hi_if_timer_block_tc_equal_dymux_19254), .clk(right_hi_if_timer_block_tc_equal_clkinv_19243), .rst(right_hi_if_timer_block_tc_equal_ffy_rstand_19259), .o(right_hi_if_timer_block_tc_equal_8169) );
x_buf  right_hi_if_timer_block_tc_equal_ffy_rstand ( .i(right_hi_if_timer_block_tc_equal_not0001_inv_0), .o(right_hi_if_timer_block_tc_equal_ffy_rstand_19259) );
x_ff_NO_set  left_hi_if_datain_block_i_fifo_10 (  .i ( left_hi_if_datain_block_i_fifo_10__dymux_19200 ), .ce ( left_hi_if_datain_block_i_fifo_10__ceinv_19189 ), .clk ( left_hi_if_datain_block_i_fifo_10__clkinv_19190 ), .rst ( left_hi_if_datain_block_i_fifo_10__ffy_rstand_19206 ), .o ( \FlexBus_left_hi_if_datain_block_i_fifo[10] ) );
x_buf  left_hi_if_datain_block_i_fifo_10__ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i_fifo_10__ffy_rstand_19206) );
x_lut4_0xa800 right_hi_if_datain_block_bytecntnull_and00001 ( .i0( nlwbuffersignal_right_hi_if_datain_block_bytecntnull_and00001_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_bytecntnull_and00001_adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_bytecntnull_and00001_adr3 ), .i3( nlwbuffersignal_right_hi_if_datain_block_bytecntnull_and00001_adr4 ), .o( right_hi_if_datain_block_bytecntnull_and0000 ) ) ;
x_ff_NO_ce_set  left_hi_if_timer_block_timer_ce (  .i(left_hi_if_timer_block_timer_ce_dymux_19231), .clk(left_hi_if_timer_block_timer_ce_clkinv_19220), .rst(left_hi_if_timer_block_timer_ce_ffy_rstand_19236), .o(left_hi_if_timer_block_timer_ce_7722) );
x_buf  left_hi_if_timer_block_timer_ce_ffy_rstand ( .i(left_hi_if_timer_block_tc_equal_not0001_inv_0), .o(left_hi_if_timer_block_timer_ce_ffy_rstand_19236) );
x_lut4_0xbbff left_hi_if_datain_block_i_fifo_10_mux00001 ( .i0( \FlexBus_left_hi_if_datain_block_intstatus[0] ), .i1( nlwbuffersignal_left_hi_if_datain_block_i_fifo_10_mux00001_adr2 ), .i3( nlwbuffersignal_left_hi_if_datain_block_i_fifo_10_mux00001_adr4 ), .o( left_hi_if_datain_block_i_fifo_10_mux0000 ) ) ;
x_lut4_0x8888 right_hi_if_timer_block_tc_equal_mux00021 ( .i0( right_hi_if_timer_block_timer_cmp_eq0000_0 ), .i1( right_hi_if_timer_block_timer_ce_7708 ), .o( right_hi_if_timer_block_tc_equal_mux0002 ) ) ;
x_lut4_0xafaf right_hi_if_timer_block_ext_trig_q_or00001 ( .i0( right_hi_if_timer_block_ext_sync_8409 ), .i2( right_hi_if_timer_block_hitcr_int_9_ ), .o( right_hi_if_timer_block_ext_trig_q_or0000 ) ) ;
x_ff_NO_set  right_hi_if_datain_block_inpbitcnt_2 (  .i ( right_hi_if_datain_block_inpbitcnt_3__dymux_19380 ), .ce ( right_hi_if_datain_block_inpbitcnt_3__ceinv_19370 ), .clk ( right_hi_if_datain_block_inpbitcnt_3__clkinv_19371 ), .rst ( right_hi_if_datain_block_inpbitcnt_3__srinv_19372 ), .o ( \FlexBus_right_hi_if_datain_block_inpbitcnt[2] ) );
x_lut4_0x0c0e left_hi_if_datain_block_mcount_inpbitcnt_xor_3_1 ( .i0( left_hi_if_datain_block_n19 ), .i1( left_hi_if_datain_block_n10_0 ), .i2( n192_0 ), .i3( \FlexBus_left_hi_if_datain_block_icc_ifcs[1] ), .o( left_hi_if_datain_block_mcount_inpbitcnt3 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_inpbitcnt_2 (  .i ( left_hi_if_datain_block_inpbitcnt_3__dymux_19426 ), .ce ( left_hi_if_datain_block_inpbitcnt_3__ceinv_19416 ), .clk ( left_hi_if_datain_block_inpbitcnt_3__clkinv_19417 ), .rst ( left_hi_if_datain_block_inpbitcnt_3__srinv_19418 ), .o ( \FlexBus_left_hi_if_datain_block_inpbitcnt[2] ) );
x_lut4_0xfc00 right_hi_if_timer_block_shift_an_b_not00021 ( .i1( nlwbuffersignal_right_hi_if_timer_block_shift_an_b_not00021_adr2 ), .i2( nlwbuffersignal_right_hi_if_timer_block_shift_an_b_not00021_adr3 ), .i3( right_hi_if_timer_block_ten_8391 ), .o( right_hi_if_timer_block_shift_an_b_not0002 ) ) ;
x_lut4_0xa800 left_hi_if_datain_block_bytecntnull_and00001 ( .i0( nlwbuffersignal_left_hi_if_datain_block_bytecntnull_and00001_adr1 ), .i1( nlwbuffersignal_left_hi_if_datain_block_bytecntnull_and00001_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_bytecntnull_and00001_adr3 ), .i3( nlwbuffersignal_left_hi_if_datain_block_bytecntnull_and00001_adr4 ), .o( left_hi_if_datain_block_bytecntnull_and0000 ) ) ;
x_ff_NO_ce_set  right_hi_if_datain_block_bytecntnull (  .i(right_hi_if_datain_block_bytecntnull_dymux_19307), .clk(right_hi_if_datain_block_bytecntnull_clkinv_19298), .rst(right_hi_if_datain_block_bytecntnull_ffy_rstand_19312), .o(right_hi_if_datain_block_bytecntnull_8395) );
x_buf  right_hi_if_datain_block_bytecntnull_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_bytecntnull_ffy_rstand_19312) );
x_lut4_0x0303 right_hi_if_dataout_block_shift_c_mux00001 ( .i1( right_hi_if_dataout_block_shift_c_8257 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_shift_c_mux00001_adr3 ), .o( right_hi_if_dataout_block_shift_c_mux0000 ) ) ;
x_lut4_0x4888 right_hi_if_datain_block_mcount_inpbitcnt_xor_2_11 ( .i0( \FlexBus_right_hi_if_datain_block_inpbitcnt[2] ), .i1( right_hi_if_datain_block_n01 ), .i2( \FlexBus_right_hi_if_datain_block_inpbitcnt[0] ), .i3( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_2_11_adr4 ), .o( right_hi_if_datain_block_mcount_inpbitcnt2 ) ) ;
x_lut4_0xa8a8 left_hi_if_timer_block_shift_an_b_not00021 ( .i0( left_hi_if_timer_block_ten_8396 ), .i1( nlwbuffersignal_left_hi_if_timer_block_shift_an_b_not00021_adr2 ), .i2( nlwbuffersignal_left_hi_if_timer_block_shift_an_b_not00021_adr3 ), .o( left_hi_if_timer_block_shift_an_b_not0002 ) ) ;
x_ff_NO_ce_set  left_hi_if_datain_block_bytecntnull (  .i(left_hi_if_datain_block_bytecntnull_dymux_19342), .clk(left_hi_if_datain_block_bytecntnull_clkinv_19333), .rst(left_hi_if_datain_block_bytecntnull_ffy_rstand_19347), .o(left_hi_if_datain_block_bytecntnull_8400) );
x_buf  left_hi_if_datain_block_bytecntnull_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_bytecntnull_ffy_rstand_19347) );
x_ff_NO_set  left_hi_if_datain_block_inpbitcnt_3 (  .i ( left_hi_if_datain_block_inpbitcnt_3__dxmux_19441 ), .ce ( left_hi_if_datain_block_inpbitcnt_3__ceinv_19416 ), .clk ( left_hi_if_datain_block_inpbitcnt_3__clkinv_19417 ), .rst ( left_hi_if_datain_block_inpbitcnt_3__srinv_19418 ), .o ( \FlexBus_left_hi_if_datain_block_inpbitcnt[3] ) );
x_ff_NO_set  right_hi_if_datain_block_inpbitcnt_3 (  .i ( right_hi_if_datain_block_inpbitcnt_3__dxmux_19395 ), .ce ( right_hi_if_datain_block_inpbitcnt_3__ceinv_19370 ), .clk ( right_hi_if_datain_block_inpbitcnt_3__clkinv_19371 ), .rst ( right_hi_if_datain_block_inpbitcnt_3__srinv_19372 ), .o ( \FlexBus_right_hi_if_datain_block_inpbitcnt[3] ) );
x_lut4_0x00ae right_hi_if_datain_block_mcount_inpbitcnt_xor_3_1 ( .i0( right_hi_if_datain_block_n10_0 ), .i1( right_hi_if_datain_block_n19 ), .i2( \FlexBus_right_hi_if_datain_block_icc_ifcs[1] ), .i3( n190_0 ), .o( right_hi_if_datain_block_mcount_inpbitcnt3 ) ) ;
x_lut4_0x00f0 right_hi_if_datain_block_fifo_intrqq_and00001 ( .i2( nlwbuffersignal_right_hi_if_datain_block_fifo_intrqq_and00001_adr3 ), .i3( right_hi_if_datain_block_fifo_intrq_8418 ), .o( right_hi_if_datain_block_fifo_intrqq_and0000 ) ) ;
x_lut4_0xaa00 left_hi_if_datain_block_i_fifo_9_not0001_sw0 ( .i0( nlwbuffersignal_left_hi_if_datain_block_i_fifo_9_not0001_sw0_adr1 ), .i3( \FlexBus_left_hi_if_datain_block_intstatus[0] ), .o( n57 ) ) ;
x_lut4_0xcc00 left_hi_if_timer_block_tc_equal_mux00021 ( .i1( nlwbuffersignal_left_hi_if_timer_block_tc_equal_mux00021_adr2 ), .i3( left_hi_if_timer_block_timer_ce_7722 ), .o( left_hi_if_timer_block_tc_equal_mux0002 ) ) ;
x_lut4_0x6a00 left_hi_if_datain_block_mcount_inpbitcnt_xor_2_11 ( .i0( \FlexBus_left_hi_if_datain_block_inpbitcnt[2] ), .i1( \FlexBus_left_hi_if_datain_block_inpbitcnt[0] ), .i2( \FlexBus_left_hi_if_datain_block_inpbitcnt[1] ), .i3( left_hi_if_datain_block_n01 ), .o( left_hi_if_datain_block_mcount_inpbitcnt2 ) ) ;
x_lut4_0xf690 right_hi_if_datain_block_intstatus_0_mux00001 ( .i0( nlwbuffersignal_right_hi_if_datain_block_intstatus_0_mux00001_adr1 ), .i1( right_hi_if_datain_block_staterst_fsm_ffd1_8413 ), .i2( \FlexBus_right_hi_if_datain_block_intstatus[0] ), .i3( \FlexBus_right_hi_if_datain_block_i_fifo[9] ), .o( right_hi_if_datain_block_intstatus_0_mux0000 ) ) ;
x_ff_NO_ce_set  left_hi_if_datain_block_intstatus_0 (  .i ( left_hi_if_datain_block_intstatus_1__dymux_19573 ), .clk ( left_hi_if_datain_block_intstatus_1__clkinv_19564 ), .rst ( left_hi_if_datain_block_intstatus_1__srinv_19565 ), .o ( \FlexBus_left_hi_if_datain_block_intstatus[0] ) );
x_ff_NO_ce_set  left_hi_if_timer_block_tc_equal (  .i(left_hi_if_timer_block_tc_equal_dymux_19465), .clk(left_hi_if_timer_block_tc_equal_clkinv_19454), .rst(left_hi_if_timer_block_tc_equal_ffy_rstand_19470), .o(left_hi_if_timer_block_tc_equal_8160) );
x_buf  left_hi_if_timer_block_tc_equal_ffy_rstand ( .i(left_hi_if_timer_block_tc_equal_not0001_inv_0), .o(left_hi_if_timer_block_tc_equal_ffy_rstand_19470) );
x_ff_NO_ce_set  right_hi_if_datain_block_intstatus_0 (  .i ( right_hi_if_datain_block_intstatus_1__dymux_19531 ), .clk ( right_hi_if_datain_block_intstatus_1__clkinv_19522 ), .rst ( right_hi_if_datain_block_intstatus_1__srinv_19523 ), .o ( \FlexBus_right_hi_if_datain_block_intstatus[0] ) );
x_ff_NO_set  right_hi_if_timer_block_tcen (  .i(right_hi_if_timer_block_tcen_dymux_19493), .ce(right_hi_if_timer_block_tcen_ceinv_19483), .clk(right_hi_if_timer_block_tcen_clkinv_19484), .rst(right_hi_if_timer_block_tcen_ffy_rstand_19499), .o(right_hi_if_timer_block_tcen_8412) );
x_buf  right_hi_if_timer_block_tcen_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_tcen_ffy_rstand_19499) );
x_ff_NO_ce_rst  right_hi_if_datain_block_bytecntzeroflag (  .i(right_hi_if_datain_block_bytecntzeroflag_dxmux_20006), .clk(right_hi_if_datain_block_bytecntzeroflag_clkinv_19990), .set(right_hi_if_datain_block_bytecntzeroflag_ffx_set), .o(right_hi_if_datain_block_bytecntzeroflag_8392) );
x_buf  right_hi_if_datain_block_bytecntzeroflag_ffx_setor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_bytecntzeroflag_ffx_set) );
x_ff_NO_rst  left_hi_if_datain_block_i2c_sdaint (  .i(left_hi_if_datain_block_i2c_sdaint_dxmux_19864), .ce(left_hi_if_datain_block_i2c_sdaint_ceinv_19845), .clk(left_hi_if_datain_block_i2c_sdaint_clkinv_19846), .set(left_hi_if_datain_block_i2c_sdaint_ffx_set), .o(left_hi_if_datain_block_i2c_sdaint_7895) );
x_buf  left_hi_if_datain_block_i2c_sdaint_ffx_setor ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2c_sdaint_ffx_set) );
x_lut4_0xbe82 right_hi_if_datain_block_intstatus_1_mux00001 ( .i0( \FlexBus_right_hi_if_datain_block_intstatus[1] ), .i1( right_hi_if_datain_block_staterst_fsm_ffd1_8413 ), .i2( nlwbuffersignal_right_hi_if_datain_block_intstatus_1_mux00001_adr3 ), .i3( \FlexBus_right_hi_if_datain_block_i_fifo[10] ), .o( right_hi_if_datain_block_intstatus_1_mux0000 ) ) ;
x_lut4_0xa0ec right_hi_if_timer_block_tcen_mux00001 ( .i0( nlwbuffersignal_right_hi_if_timer_block_tcen_mux00001_adr1 ), .i1( right_hi_if_timer_block_tcen_dsp_8410 ), .i2( right_hi_if_timer_block_ext_trig_q_8166 ), .i3( right_hi_if_timer_block_tcen_and0000 ), .o( right_hi_if_timer_block_tcen_mux0000 ) ) ;
x_lut4_0xfcfc common_functions_nmi_outn_or00001 ( .i1( nlwbuffersignal_common_functions_nmi_outn_or00001_adr2 ), .i2( key_inn_ibuf_7971 ), .o( nmi_outn_obuf_19735 ) ) ;
x_lut4_0xe2b8 left_hi_if_datain_block_intstatus_1_mux00001 ( .i0( nlwbuffersignal_left_hi_if_datain_block_intstatus_1_mux00001_adr1 ), .i1( nlwbuffersignal_left_hi_if_datain_block_intstatus_1_mux00001_adr2 ), .i2( \FlexBus_left_hi_if_datain_block_intstatus[1] ), .i3( nlwbuffersignal_left_hi_if_datain_block_intstatus_1_mux00001_adr4 ), .o( left_hi_if_datain_block_intstatus_1_mux0000 ) ) ;
x_ff_NO_ce_set  right_hi_if_datain_block_intstatus_1 (  .i ( right_hi_if_datain_block_intstatus_1__dxmux_19545 ), .clk ( right_hi_if_datain_block_intstatus_1__clkinv_19522 ), .rst ( right_hi_if_datain_block_intstatus_1__srinv_19523 ), .o ( \FlexBus_right_hi_if_datain_block_intstatus[1] ) );
x_ff_NO_ce_set  left_hi_if_datain_block_intstatus_1 (  .i ( left_hi_if_datain_block_intstatus_1__dxmux_19587 ), .clk ( left_hi_if_datain_block_intstatus_1__clkinv_19564 ), .rst ( left_hi_if_datain_block_intstatus_1__srinv_19565 ), .o ( \FlexBus_left_hi_if_datain_block_intstatus[1] ) );
x_lut4_0x0003 control_logic_rd_ioint_l_cmp_eq000011 ( .i1( nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq000011_adr2 ), .i2( nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq000011_adr3 ), .i3( nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq000011_adr4 ), .o( n112_pack_1 ) ) ;
x_ff_NO_ce_set  left_hi_if_datain_block_fifo_intrqq (  .i(left_hi_if_datain_block_fifo_intrqq_dymux_19633), .clk(left_hi_if_datain_block_fifo_intrqq_clkinv_19622), .rst(left_hi_if_datain_block_fifo_intrqq_ffy_rstand_19638), .o(left_hi_if_datain_block_fifo_intrqq_8389) );
x_buf  left_hi_if_datain_block_fifo_intrqq_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_fifo_intrqq_ffy_rstand_19638) );
x_ff_NO_ce_set  right_hi_if_datain_block_fifo_intrqq (  .i(right_hi_if_datain_block_fifo_intrqq_dymux_19610), .clk(right_hi_if_datain_block_fifo_intrqq_clkinv_19599), .rst(right_hi_if_datain_block_fifo_intrqq_ffy_rstand_19615), .o(right_hi_if_datain_block_fifo_intrqq_8345) );
x_buf  right_hi_if_datain_block_fifo_intrqq_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_fifo_intrqq_ffy_rstand_19615) );
x_lut4_0xf960 left_hi_if_datain_block_intstatus_0_mux00001 ( .i0( left_hi_if_datain_block_staterst_fsm_ffd2_8416 ), .i1( left_hi_if_datain_block_staterst_fsm_ffd1_8415 ), .i2( nlwbuffersignal_left_hi_if_datain_block_intstatus_0_mux00001_adr3 ), .i3( \FlexBus_left_hi_if_datain_block_intstatus[0] ), .o( left_hi_if_datain_block_intstatus_0_mux0000 ) ) ;
x_lut4_0xac00 right_hi_if_datain_block_i2c_sdaint_mux000141 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000141_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000141_adr2 ), .i2( right_hi_if_datain_block_n5 ), .i3( right_hi_if_datain_block_statesda_scl_fsm_ffd7_8228 ), .o( right_hi_if_datain_block_i2c_sdaint_mux000141_19783 ) ) ;
x_lut4_0x5050 left_hi_if_datain_block_fifo_intrqq_and00001 ( .i0( left_hi_if_datain_block_fifo_intrq_8419 ), .i2( nlwbuffersignal_left_hi_if_datain_block_fifo_intrqq_and00001_adr3 ), .o( left_hi_if_datain_block_fifo_intrqq_and0000 ) ) ;
x_lut4_0x9009 right_hi_if_timer_block_prescale_cnt_cmp_eq0000893 ( .i0( right_hi_if_timer_block_hitcr_int_5_ ), .i1( \FlexBus_right_hi_if_timer_block_prescale_cnt[5] ), .i2( right_hi_if_timer_block_hitcr_int_4_ ), .i3( \FlexBus_right_hi_if_timer_block_prescale_cnt[4] ), .o( right_hi_if_timer_block_prescale_cnt_cmp_eq0000893_19897 ) ) ;
x_lut4_0xaa00 right_hi_if_timer_block_write_ctrl3 ( .i0( nlwbuffersignal_right_hi_if_timer_block_write_ctrl3_adr1 ), .i3( trama_wr_r ), .o( right_hi_if_timer_block_write_ctrl3_19723 ) ) ;
x_lut4_0xa808 left_hi_if_datain_block_i2c_sdaint_mux000141 ( .i0( left_hi_if_datain_block_statesda_scl_fsm_ffd7_8223 ), .i1( nlwbuffersignal_left_hi_if_datain_block_i2c_sdaint_mux000141_adr2 ), .i2( left_hi_if_datain_block_n5 ), .i3( left_hi_if_fifo_output ), .o( left_hi_if_datain_block_i2c_sdaint_mux000141_19759 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_i_fifo_9 (  .i ( left_hi_if_datain_block_i_fifo_9__dymux_19661 ), .ce ( left_hi_if_datain_block_i_fifo_9__ceinv_19649 ), .clk ( left_hi_if_datain_block_i_fifo_9__clkinv_19650 ), .rst ( left_hi_if_datain_block_i_fifo_9__ffy_rstand_19667 ), .o ( \FlexBus_left_hi_if_datain_block_i_fifo[9] ) );
x_buf  left_hi_if_datain_block_i_fifo_9__ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i_fifo_9__ffy_rstand_19667) );
x_lut4_0xfffb left_hi_if_datain_block_i2c_sdaint_mux000111 ( .i0( nlwbuffersignal_left_hi_if_datain_block_i2c_sdaint_mux000111_adr1 ), .i1( \FlexBus_left_hi_if_datain_block_inpbitcnt[3] ), .i2( nlwbuffersignal_left_hi_if_datain_block_i2c_sdaint_mux000111_adr3 ), .i3( \FlexBus_left_hi_if_datain_block_inpbitcnt[0] ), .o( left_hi_if_datain_block_n5_pack_1 ) ) ;
x_lut4_0x2000 control_logic_data_cmp_eq000211 ( .i0( nlwbuffersignal_control_logic_data_cmp_eq000211_adr1 ), .i1( nlwbuffersignal_control_logic_data_cmp_eq000211_adr2 ), .i2( nlwbuffersignal_control_logic_data_cmp_eq000211_adr3 ), .i3( n112 ), .o( n221 ) ) ;
x_lut4_0x55ff left_hi_if_datain_block_i_fifo_9_mux00001 ( .i0( nlwbuffersignal_left_hi_if_datain_block_i_fifo_9_mux00001_adr1 ), .i3( \FlexBus_left_hi_if_datain_block_intstatus[0] ), .o( left_hi_if_datain_block_i_fifo_9_mux0000 ) ) ;
x_lut4_0x0004 control_logic_trama_wr_r_or00001 ( .i0( nlwbuffersignal_control_logic_trama_wr_r_or00001_adr1 ), .i1( adr_7_ibuf_7931 ), .i2( adr_6_ibuf_7930 ), .i3( nlwbuffersignal_control_logic_trama_wr_r_or00001_adr4 ), .o( trama_wr_r_pack_1 ) ) ;
x_ff_NO_ce_set  right_hi_if_datain_block_rd_ioint_qq (  .i(right_hi_if_datain_block_rd_ioint_qq_dymux_19914), .clk(right_hi_if_datain_block_rd_ioint_qq_clkinv_19911), .rst(right_hi_if_datain_block_rd_ioint_qq_ffy_rstand_19919), .o(right_hi_if_datain_block_rd_ioint_qq_8435) );
x_buf  right_hi_if_datain_block_rd_ioint_qq_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_rd_ioint_qq_ffy_rstand_19919) );
x_lut4_0xfcf8 right_hi_if_datain_block_inpbitcnt_not0001 ( .i0( nlwbuffersignal_right_hi_if_datain_block_inpbitcnt_not0001_adr1 ), .i1( right_hi_if_datain_block_n14 ), .i2( n71_0 ), .i3( nlwbuffersignal_right_hi_if_datain_block_inpbitcnt_not0001_adr4 ), .o( right_hi_if_datain_block_inpbitcnt_not0001_19824 ) ) ;
x_lut4_0xf3b3 right_hi_if_datain_block_bytecntzeroflag_or000072_sw0 ( .i0( nlwbuffersignal_right_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr3 ), .i3( nlwbuffersignal_right_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr4 ), .o( n226_pack_1 ) ) ;
x_lut4_0x8000 left_hi_if_datain_block_bytecntzeroflag_or000072 ( .i0( left_hi_if_datain_block_bytecntzeroflag_or000054_0 ), .i1( left_hi_if_datain_block_bytecntzeroflag_or000017_0 ), .i2( n228 ), .i3( left_hi_if_datain_block_bytecntzeroflag_or000030_0 ), .o( left_hi_if_datain_block_bytecntzeroflag_or0000 ) ) ;
x_lut4_0xfffb right_hi_if_datain_block_i2c_sdaint_mux000111 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000111_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000111_adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000111_adr3 ), .i3( nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000111_adr4 ), .o( right_hi_if_datain_block_n5_pack_1 ) ) ;
x_lut4_0xeeec left_hi_if_datain_block_inpbitcnt_not0001 ( .i0( left_hi_if_datain_block_n14 ), .i1( n73_0 ), .i2( left_hi_if_datain_block_rstbitcnt_8398 ), .i3( nlwbuffersignal_left_hi_if_datain_block_inpbitcnt_not0001_adr4 ), .o( left_hi_if_datain_block_inpbitcnt_not0001_19800 ) ) ;
x_lut4_0xd800 left_hi_if_datain_block_rstbitcnt_or000055 ( .i0( nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000055_adr1 ), .i1( nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000055_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000055_adr3 ), .i3( left_hi_if_datain_block_icc_bls_8212 ), .o( left_hi_if_datain_block_rstbitcnt_or000055_19807 ) ) ;
x_lut4_0x8241 left_hi_if_timer_block_prescale_cnt_cmp_eq0000893 ( .i0( \FlexBus_left_hi_if_timer_block_prescale_cnt[5] ), .i1( nlwbuffersignal_left_hi_if_timer_block_prescale_cnt_cmp_eq0000893_adr2 ), .i2( left_hi_if_timer_block_hitcr_int_4_ ), .i3( left_hi_if_timer_block_hitcr_int_5_ ), .o( left_hi_if_timer_block_prescale_cnt_cmp_eq0000893_19880 ) ) ;
x_lut4_0xc840 right_hi_if_datain_block_rstbitcnt_or000055 ( .i0( \FlexBus_right_hi_if_datain_block_icc_ifcs[0] ), .i1( right_hi_if_datain_block_icc_bls_8215 ), .i2( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000055_adr3 ), .i3( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000055_adr4 ), .o( right_hi_if_datain_block_rstbitcnt_or000055_19831 ) ) ;
x_ff_NO_ce_rst  left_hi_if_datain_block_bytecntzeroflag (  .i(left_hi_if_datain_block_bytecntzeroflag_dxmux_19972), .clk(left_hi_if_datain_block_bytecntzeroflag_clkinv_19956), .set(left_hi_if_datain_block_bytecntzeroflag_ffx_set), .o(left_hi_if_datain_block_bytecntzeroflag_8397) );
x_buf  left_hi_if_datain_block_bytecntzeroflag_ffx_setor ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_bytecntzeroflag_ffx_set) );
x_lut4_0xfcfc left_hi_if_datain_block_i2c_sdaint_mux000142 ( .i1( left_hi_if_datain_block_i2c_sdaint_mux000141_0 ), .i2( left_hi_if_datain_block_i2c_sdaint_mux000122_8432 ), .o( left_hi_if_datain_block_i2c_sdaint_mux0001 ) ) ;
x_ff_NO_ce_set  left_hi_if_datain_block_rd_ioint_qq (  .i(left_hi_if_datain_block_rd_ioint_qq_dymux_19928), .clk(left_hi_if_datain_block_rd_ioint_qq_clkinv_19925), .rst(left_hi_if_datain_block_rd_ioint_qq_ffy_rstand_19933), .o(left_hi_if_datain_block_rd_ioint_qq_8437) );
x_buf  left_hi_if_datain_block_rd_ioint_qq_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_rd_ioint_qq_ffy_rstand_19933) );
x_lut4_0x50cc control_logic_data_mux0000_4_60 ( .i0( nlwbuffersignal_control_logic_data_mux0000_4_60_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_4_60_adr2 ), .i2( right_hi_if_timer_block_hitcr_int_4_ ), .i3( n21 ), .o( control_logic_data_mux0000_4_60_19904 ) ) ;
x_lut4_0xae0c left_hi_if_datain_block_i2c_sdaint_mux000122 ( .i0( left_hi_if_datain_block_i2c_sdaint_7895 ), .i1( nlwbuffersignal_left_hi_if_datain_block_i2c_sdaint_mux000122_adr2 ), .i2( left_hi_if_datain_block_i2cactive_8098 ), .i3( nlwbuffersignal_left_hi_if_datain_block_i2c_sdaint_mux000122_adr4 ), .o( left_hi_if_datain_block_i2c_sdaint_mux000122_pack_2 ) ) ;
x_ff_NO_ce_rst_set  common_functions_resf (  .i(common_functions_resf_dymux_19940), .clk(common_functions_resf_clkinv_19938), .o(common_functions_resf_8439) );
x_lut4_0x8241 left_hi_if_timer_block_prescale_cnt_cmp_eq00008120 ( .i0( nlwbuffersignal_left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_adr1 ), .i1( nlwbuffersignal_left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_adr2 ), .i2( nlwbuffersignal_left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_adr3 ), .i3( nlwbuffersignal_left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_adr4 ), .o( left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_20075 ) ) ;
x_lut4_0xa8ff left_hi_if_datain_block_bytecntzeroflag_or000072_sw0 ( .i0( nlwbuffersignal_left_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr1 ), .i1( nlwbuffersignal_left_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr3 ), .i3( \FlexBus_left_hi_if_datain_block_i2csbytecnt[0] ), .o( n228_pack_1 ) ) ;
x_ff_NO_rst  right_hi_if_dataout_block_hidsc_0 (  .i(right_hi_if_dataout_block_hidsc_1__dymux_20023), .ce(right_hi_if_dataout_block_hidsc_1__ceinv_20019), .clk(right_hi_if_dataout_block_hidsc_1__clkinv_20020), .set(right_hi_if_dataout_block_hidsc_1__srinv_20021), .o(right_hi_if_dataout_block_hidsc_0_) );
x_lut4_0x8000 right_hi_if_datain_block_bytecntzeroflag_or000072 ( .i0( right_hi_if_datain_block_bytecntzeroflag_or000030_0 ), .i1( right_hi_if_datain_block_bytecntzeroflag_or000054_0 ), .i2( n226 ), .i3( right_hi_if_datain_block_bytecntzeroflag_or000017_0 ), .o( right_hi_if_datain_block_bytecntzeroflag_or0000 ) ) ;
x_lut4_0x9009 right_hi_if_timer_block_prescale_cnt_cmp_eq00008120 ( .i0( \FlexBus_right_hi_if_timer_block_prescale_cnt[6] ), .i1( right_hi_if_timer_block_hitcr_int_6_ ), .i2( \FlexBus_right_hi_if_timer_block_prescale_cnt[7] ), .i3( right_hi_if_timer_block_hitcr_int_7_ ), .o( right_hi_if_timer_block_prescale_cnt_cmp_eq00008120_20092 ) ) ;
x_lut4_0xfffa left_hi_if_datain_block_wr_inpcap_mux00002 ( .i0( nlwbuffersignal_left_hi_if_datain_block_wr_inpcap_mux00002_adr1 ), .i2( left_hi_if_datain_block_statesda_scl_fsm_ffd2_8095 ), .i3( left_hi_if_datain_block_statesda_scl_fsm_ffd9_8340 ), .o( left_hi_if_datain_block_wr_inpcap_mux00002_20171 ) ) ;
x_lut4_0xf000 right_hi_if_timer_block_write_ctrl1 ( .i2( tramb_wr_r ), .i3( nlwbuffersignal_right_hi_if_timer_block_write_ctrl1_adr4 ), .o( right_hi_if_timer_block_write_ctrl1_20372 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_hidsc_1 (  .i(right_hi_if_dataout_block_hidsc_1__dxmux_20031), .ce(right_hi_if_dataout_block_hidsc_1__ceinv_20019), .clk(right_hi_if_dataout_block_hidsc_1__clkinv_20020), .rst(right_hi_if_dataout_block_hidsc_1__srinv_20021), .o(right_hi_if_dataout_block_hidsc_1_) );
x_ff_NO_set  right_hi_if_dataout_block_hidsc_2 (  .i(right_hi_if_dataout_block_hidsc_8__dymux_20050), .ce(right_hi_if_dataout_block_hidsc_8__ceinv_20046), .clk(right_hi_if_dataout_block_hidsc_8__clkinv_20047), .rst(right_hi_if_dataout_block_hidsc_8__srinv_20048), .o(right_hi_if_dataout_block_hidsc_2_) );
x_ff_NO_rst  right_hi_if_dataout_block_hidsc_8 (  .i(right_hi_if_dataout_block_hidsc_8__dxmux_20059), .ce(right_hi_if_dataout_block_hidsc_8__ceinv_20046), .clk(right_hi_if_dataout_block_hidsc_8__clkinv_20047), .set(right_hi_if_dataout_block_hidsc_8__srinv_20048), .o(right_hi_if_dataout_block_hidsc_8_) );
x_lut4_0x5d08 control_logic_data_mux0000_6_60 ( .i0( n21 ), .i1( right_hi_if_timer_block_hitcr_int_6_ ), .i2( nlwbuffersignal_control_logic_data_mux0000_6_60_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_6_60_adr4 ), .o( control_logic_data_mux0000_6_60_20099 ) ) ;
x_lut4_0xfffa right_hi_if_datain_block_wr_inpcap_mux00002 ( .i0( right_hi_if_datain_block_statesda_scl_fsm_ffd9_8339 ), .i2( nlwbuffersignal_right_hi_if_datain_block_wr_inpcap_mux00002_adr3 ), .i3( right_hi_if_datain_block_statesda_scl_fsm_ffd2_8100 ), .o( right_hi_if_datain_block_wr_inpcap_mux00002_20195 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_i2cs_12 (  .i(left_hi_if_datain_block_i2cs_15__dymux_20265), .ce(left_hi_if_datain_block_i2cs_15__ceinv_20261), .clk(left_hi_if_datain_block_i2cs_15__clkinv_20262), .rst(left_hi_if_datain_block_i2cs_15__srinv_20263), .o(left_hi_if_datain_block_i2cs_12_) );
x_lut4_0xffee right_hi_if_datain_block_i2c_sclint_mux0000_sw0 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i2c_sclint_mux0000_sw0_adr1 ), .i1( right_hi_if_datain_block_statesda_scl_fsm_ffd6_8239 ), .i3( nlwbuffersignal_right_hi_if_datain_block_i2c_sclint_mux0000_sw0_adr4 ), .o( n39 ) ) ;
x_lut4_0xffea right_hi_if_datain_block_i_fifo_9_not0001 ( .i0( n53_0 ), .i1( nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not0001_adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not0001_adr3 ), .i3( nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not0001_adr4 ), .o( right_hi_if_datain_block_i_fifo_9_not0001_20140 ) ) ;
x_lut4_0xffee left_hi_if_datain_block_i2c_sclint_mux0000_sw0 ( .i0( left_hi_if_datain_block_statesda_scl_fsm_ffd2_8095 ), .i1( left_hi_if_datain_block_statesda_scl_fsm_ffd10_8097 ), .i3( nlwbuffersignal_left_hi_if_datain_block_i2c_sclint_mux0000_sw0_adr4 ), .o( n41 ) ) ;
x_lut4_0xffea left_hi_if_datain_block_i_fifo_9_not0001 ( .i0( n57_0 ), .i1( nlwbuffersignal_left_hi_if_datain_block_i_fifo_9_not0001_adr2 ), .i2( left_hi_if_datain_block_tc_clksig ), .i3( left_hi_if_datain_block_icc_icrp_8451 ), .o( left_hi_if_datain_block_i_fifo_9_not0001_20116 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_i2cs_10 (  .i(left_hi_if_datain_block_i2cs_11__dymux_20237), .ce(left_hi_if_datain_block_i2cs_11__ceinv_20233), .clk(left_hi_if_datain_block_i2cs_11__clkinv_20234), .rst(left_hi_if_datain_block_i2cs_11__srinv_20235), .o(left_hi_if_datain_block_i2cs_10_) );
x_lut4_0xffea left_hi_if_datain_block_reset_intr_or00011 ( .i0( nlwbuffersignal_left_hi_if_datain_block_reset_intr_or00011_adr1 ), .i1( nlwbuffersignal_left_hi_if_datain_block_reset_intr_or00011_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_reset_intr_or00011_adr3 ), .i3( nlwbuffersignal_left_hi_if_datain_block_reset_intr_or00011_adr4 ), .o( left_hi_if_datain_block_reset_intr_or0001 ) ) ;
x_lut4_0xfff8 right_hi_if_datain_block_reset_intr_or00011 ( .i0( right_hi_if_data_shift_clk ), .i1( nlwbuffersignal_right_hi_if_datain_block_reset_intr_or00011_adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_reset_intr_or00011_adr3 ), .i3( nlwbuffersignal_right_hi_if_datain_block_reset_intr_or00011_adr4 ), .o( right_hi_if_datain_block_reset_intr_or0001 ) ) ;
x_lut4_0x0020 control_logic_tramb_wr_r_or00001 ( .i0( nlwbuffersignal_control_logic_tramb_wr_r_or00001_adr1 ), .i1( adr_6_ibuf_7930 ), .i2( adr_7_ibuf_7931 ), .i3( nlwbuffersignal_control_logic_tramb_wr_r_or00001_adr4 ), .o( tramb_wr_r_pack_1 ) ) ;
x_ff_NO_ce_set  right_hi_if_timer_block_ext_trig3p (  .i(right_hi_if_timer_block_ext_trig3p_dymux_20420), .clk(right_hi_if_timer_block_ext_trig3p_clkinv_20417), .rst(right_hi_if_timer_block_ext_trig3p_ffy_rstand_20425), .o(right_hi_if_timer_block_ext_trig3p_8121) );
x_buf  right_hi_if_timer_block_ext_trig3p_ffy_rstand ( .i(right_hi_if_timer_block_ext_sync_8409), .o(right_hi_if_timer_block_ext_trig3p_ffy_rstand_20425) );
x_ff_NO_set  right_hi_if_dataout_block_hidsc_9 (  .i(right_hi_if_dataout_block_hidsc_10__dymux_20209), .ce(right_hi_if_dataout_block_hidsc_10__ceinv_20205), .clk(right_hi_if_dataout_block_hidsc_10__clkinv_20206), .rst(right_hi_if_dataout_block_hidsc_10__srinv_20207), .o(right_hi_if_dataout_block_hidsc_9_) );
x_lut4_0xffaa left_hi_if_datain_block_i2cs_wrq_or00001 ( .i0( left_hi_if_datain_block_i2cs_wrqq_8474 ), .i3( nlwbuffersignal_left_hi_if_datain_block_i2cs_wrq_or00001_adr4 ), .o( left_hi_if_datain_block_i2cs_wrq_or0000 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_hidsc_10 (  .i(right_hi_if_dataout_block_hidsc_10__dxmux_20218), .ce(right_hi_if_dataout_block_hidsc_10__ceinv_20205), .clk(right_hi_if_dataout_block_hidsc_10__clkinv_20206), .rst(right_hi_if_dataout_block_hidsc_10__srinv_20207), .o(right_hi_if_dataout_block_hidsc_10_) );
x_lut4_0xfff8 control_logic_data_mux0000_14_25 ( .i0( nlwbuffersignal_control_logic_data_mux0000_14_25_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_14_25_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_14_25_adr3 ), .i3( n248 ), .o( data_14_iobuf ) ) ;
x_ff_NO_set  left_hi_if_datain_block_i2cs_11 (  .i(left_hi_if_datain_block_i2cs_11__dxmux_20246), .ce(left_hi_if_datain_block_i2cs_11__ceinv_20233), .clk(left_hi_if_datain_block_i2cs_11__clkinv_20234), .rst(left_hi_if_datain_block_i2cs_11__srinv_20235), .o(left_hi_if_datain_block_i2cs_11_) );
x_ff_NO_set  left_hi_if_datain_block_i2cs_15 (  .i(left_hi_if_datain_block_i2cs_15__dxmux_20274), .ce(left_hi_if_datain_block_i2cs_15__ceinv_20261), .clk(left_hi_if_datain_block_i2cs_15__clkinv_20262), .rst(left_hi_if_datain_block_i2cs_15__srinv_20263), .o(left_hi_if_datain_block_i2cs_15_) );
x_ff_NO_set  right_hi_if_timer_block_brb_dsp (  .i(right_hi_if_timer_block_brb_dsp_dymux_20291), .ce(right_hi_if_timer_block_brb_dsp_ceinv_20287), .clk(right_hi_if_timer_block_brb_dsp_clkinv_20288), .rst(right_hi_if_timer_block_brb_dsp_ffy_rstand_20297), .o(right_hi_if_timer_block_brb_dsp_8463) );
x_buf  right_hi_if_timer_block_brb_dsp_ffy_rstand ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_brb_dsp_ffy_rstand_20297) );
x_ff_NO_ce_set  right_hi_if_timer_block_ext_trig4p (  .i(right_hi_if_timer_block_ext_trig4p_dymux_20448), .clk(right_hi_if_timer_block_ext_trig4p_clkinv_20445), .rst(right_hi_if_timer_block_ext_trig4p_ffy_rstand_20453), .o(right_hi_if_timer_block_ext_trig4p_8122) );
x_buf  right_hi_if_timer_block_ext_trig4p_ffy_rstand ( .i(right_hi_if_timer_block_ext_sync_8409), .o(right_hi_if_timer_block_ext_trig4p_ffy_rstand_20453) );
x_lut4_0xeaaa control_logic_data_mux0000_14_25_sw0 ( .i0( nlwbuffersignal_control_logic_data_mux0000_14_25_sw0_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_14_25_sw0_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_14_25_sw0_adr3 ), .i3( left_hi_if_timer_block_hitcr_int_14_ ), .o( n248_pack_1 ) ) ;
x_ff_NO_set  left_hi_if_enable_block_hoenr_1 (  .i ( left_hi_if_enable_block_hoenr_4__dymux_20334 ), .ce ( left_hi_if_enable_block_hoenr_4__ceinv_20330 ), .clk ( left_hi_if_enable_block_hoenr_4__clkinv_20331 ), .rst ( left_hi_if_enable_block_hoenr_4__srinv_20332 ), .o ( \FlexBus_left_hi_if_enable_block_hoenr[1] ) );
x_ff_NO_ce_set  right_hi_if_timer_block_ext_trig4n (  .i(right_hi_if_timer_block_ext_trig4n_dymux_20434), .clk(right_hi_if_timer_block_ext_trig4n_clkinvnot), .rst(right_hi_if_timer_block_ext_trig4n_ffy_rstand_20439), .o(right_hi_if_timer_block_ext_trig4n_8120) );
x_buf  right_hi_if_timer_block_ext_trig4n_ffy_rstand ( .i(right_hi_if_timer_block_ext_sync_8409), .o(right_hi_if_timer_block_ext_trig4n_ffy_rstand_20439) );
x_ff_NO_set  left_hi_if_enable_block_hoenr_4 (  .i ( left_hi_if_enable_block_hoenr_4__dxmux_20343 ), .ce ( left_hi_if_enable_block_hoenr_4__ceinv_20330 ), .clk ( left_hi_if_enable_block_hoenr_4__clkinv_20331 ), .rst ( left_hi_if_enable_block_hoenr_4__srinv_20332 ), .o ( \FlexBus_left_hi_if_enable_block_hoenr[4] ) );
x_ff_NO_ce_set  right_hi_if_timer_block_ext_trig3n (  .i(right_hi_if_timer_block_ext_trig3n_dymux_20382), .clk(right_hi_if_timer_block_ext_trig3n_clkinvnot), .rst(right_hi_if_timer_block_ext_trig3n_ffy_rstand_20387), .o(right_hi_if_timer_block_ext_trig3n_8119) );
x_buf  right_hi_if_timer_block_ext_trig3n_ffy_rstand ( .i(right_hi_if_timer_block_ext_sync_8409), .o(right_hi_if_timer_block_ext_trig3n_ffy_rstand_20387) );
x_lut4_0xeeee right_hi_if_datain_block_i2cs_wrq_or00001 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i2cs_wrq_or00001_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_i2cs_wrq_or00001_adr2 ), .o( right_hi_if_datain_block_i2cs_wrq_or0000 ) ) ;
x_ff_NO_set  right_hi_if_datain_block_i2cactive (  .i(right_hi_if_datain_block_i2cactive_dymux_20553), .ce(right_hi_if_datain_block_i2cactive_ceinv_20549), .clk(right_hi_if_datain_block_i2cactive_clkinv_20550), .rst(right_hi_if_datain_block_i2cactive_ffy_rstand_20559), .o(right_hi_if_datain_block_i2cactive_8103) );
x_buf  right_hi_if_datain_block_i2cactive_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2cactive_ffy_rstand_20559) );
x_lut4_0xfffe control_logic_data_or00014 ( .i0( nlwbuffersignal_control_logic_data_or00014_adr1 ), .i1( nlwbuffersignal_control_logic_data_or00014_adr2 ), .i2( nlwbuffersignal_control_logic_data_or00014_adr3 ), .i3( nlwbuffersignal_control_logic_data_or00014_adr4 ), .o( control_logic_data_or00014_20410 ) ) ;
x_lut4_0x000c control_logic_rd_ioint_l1 ( .i1( nlwbuffersignal_control_logic_rd_ioint_l1_adr2 ), .i2( nlwbuffersignal_control_logic_rd_ioint_l1_adr3 ), .i3( nlwbuffersignal_control_logic_rd_ioint_l1_adr4 ), .o( rd_ioint_l ) ) ;
x_ff_NO_ce_set  right_hi_if_datain_block_rd_ioint_qqq (  .i(right_hi_if_datain_block_rd_ioint_qqq_dymux_20568), .clk(right_hi_if_datain_block_rd_ioint_qqq_clkinv_20565), .rst(right_hi_if_datain_block_rd_ioint_qqq_ffy_rstand_20573), .o(right_hi_if_datain_block_rd_ioint_qqq_8344) );
x_buf  right_hi_if_datain_block_rd_ioint_qqq_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_rd_ioint_qqq_ffy_rstand_20573) );
x_lut4_0x0080 control_logic_clk_loop_lo_wr_l_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_clk_loop_lo_wr_l_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_clk_loop_lo_wr_l_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_clk_loop_lo_wr_l_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_clk_loop_lo_wr_l_cmp_eq00001_adr4 ), .o( clk_loop_lo_wr_l ) ) ;
x_lut4_0x0001 control_logic_data_mux0000_0_5 ( .i0( nlwbuffersignal_control_logic_data_mux0000_0_5_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_0_5_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_0_5_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_0_5_adr4 ), .o( n191_pack_1 ) ) ;
x_ff_NO_ce_set  left_hi_if_datain_block_rd_ioint_qqq (  .i(left_hi_if_datain_block_rd_ioint_qqq_dymux_20582), .clk(left_hi_if_datain_block_rd_ioint_qqq_clkinv_20579), .rst(left_hi_if_datain_block_rd_ioint_qqq_ffy_rstand_20587), .o(left_hi_if_datain_block_rd_ioint_qqq_8388) );
x_buf  left_hi_if_datain_block_rd_ioint_qqq_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_rd_ioint_qqq_ffy_rstand_20587) );
x_lut4_0x0020 control_logic_icc_wr_l_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_icc_wr_l_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_icc_wr_l_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_icc_wr_l_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_icc_wr_l_cmp_eq00001_adr4 ), .o( icc_wr_l ) ) ;
x_ff_NO_set  right_hi_if_timer_block_tcen_dsp (  .i(right_hi_if_timer_block_tcen_dsp_dymux_20536), .ce(right_hi_if_timer_block_tcen_dsp_ceinv_20532), .clk(right_hi_if_timer_block_tcen_dsp_clkinv_20533), .rst(right_hi_if_timer_block_tcen_dsp_ffy_rstand_20542), .o(right_hi_if_timer_block_tcen_dsp_8410) );
x_buf  right_hi_if_timer_block_tcen_dsp_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_tcen_dsp_ffy_rstand_20542) );
x_lut4_0xefee left_hi_if_datain_block_i2cactive_not00011 ( .i0( left_hi_if_datain_block_i2cs_wrqq_8474 ), .i1( left_hi_if_datain_block_bytecntnull_8400 ), .i2( nlwbuffersignal_left_hi_if_datain_block_i2cactive_not00011_adr3 ), .i3( left_hi_if_datain_block_i2cactiveterm_8376 ), .o( left_hi_if_datain_block_i2cactive_not0001 ) ) ;
x_lut4_0xfafe right_hi_if_datain_block_i2cactive_not00011 ( .i0( right_hi_if_datain_block_bytecntnull_8395 ), .i1( right_hi_if_datain_block_i2cactiveterm_8371 ), .i2( nlwbuffersignal_right_hi_if_datain_block_i2cactive_not00011_adr3 ), .i3( nlwbuffersignal_right_hi_if_datain_block_i2cactive_not00011_adr4 ), .o( right_hi_if_datain_block_i2cactive_not0001 ) ) ;
x_lut4_0x3fff right_hi_if_dataout_block_clk_loop_cnt_mux0001_1_11 ( .i1( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .i2( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[1] ), .i3( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[2] ), .o( right_hi_if_dataout_block_n11_pack_2 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_inputcap_7 (  .i ( left_hi_if_datain_block_inputcap_7__dxmux_20879 ), .ce ( left_hi_if_datain_block_inputcap_7__ceinv_20866 ), .clk ( left_hi_if_datain_block_inputcap_7__clkinv_20867 ), .rst ( left_hi_if_datain_block_inputcap_7__srinv_20868 ), .o ( \FlexBus_left_hi_if_datain_block_inputcap[7] ) );
x_lut4_0x1111 left_hi_if_dataout_block_clk_loop_cnt_mux0001_0_31 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_0_31_adr1 ), .i1( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_0_31_adr2 ), .o( left_hi_if_dataout_block_n26_pack_2 ) ) ;
x_lut4_0x0f0e control_logic_data_mux0000_0_3 ( .i0( n252_0 ), .i1( nlwbuffersignal_control_logic_data_mux0000_0_3_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_0_3_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_0_3_adr4 ), .o( n22 ) ) ;
x_lut4_0xeac0 control_logic_data_mux0000_8_4 ( .i0( nlwbuffersignal_control_logic_data_mux0000_8_4_adr1 ), .i1( n191 ), .i2( \FlexBus_right_hi_if_datain_block_i_fifo[8] ), .i3( \FlexBus_left_hi_if_datain_block_i_fifo[8] ), .o( control_logic_data_mux0000_8_4_20634 ) ) ;
x_ff_NO_set  right_hi_if_timer_block_tcen_we1 (  .i(right_hi_if_timer_block_tcen_we1_dymux_21006), .ce(right_hi_if_timer_block_tcen_we1_ceinv_21002), .clk(right_hi_if_timer_block_tcen_we1_clkinv_21003), .rst(right_hi_if_timer_block_tcen_we1_ffy_rstand_21012), .o(right_hi_if_timer_block_tcen_we1_8503) );
x_buf  right_hi_if_timer_block_tcen_we1_ffy_rstand ( .i(right_hi_if_timer_block_tcen_we1_or0000), .o(right_hi_if_timer_block_tcen_we1_ffy_rstand_21012) );
x_lut4_0x0020 control_logic_clk_loop_lo_wr_r_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_clk_loop_lo_wr_r_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_clk_loop_lo_wr_r_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_clk_loop_lo_wr_r_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_clk_loop_lo_wr_r_cmp_eq00001_adr4 ), .o( clk_loop_lo_wr_r ) ) ;
x_lut4_0xb400 right_hi_if_dataout_block_clk_loop_cnt_mux0001_0_1 ( .i0( right_hi_if_dataout_block_n11 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_mux0001_0_1_adr2 ), .i2( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[4] ), .i3( right_hi_if_dataout_block_n26 ), .o( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt_mux0001[0] ) ) ;
x_ff_NO_set  left_hi_if_datain_block_inputcap_6 (  .i ( left_hi_if_datain_block_inputcap_7__dymux_20870 ), .ce ( left_hi_if_datain_block_inputcap_7__ceinv_20866 ), .clk ( left_hi_if_datain_block_inputcap_7__clkinv_20867 ), .rst ( left_hi_if_datain_block_inputcap_7__srinv_20868 ), .o ( \FlexBus_left_hi_if_datain_block_inputcap[6] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_cnt_4 (  .i ( right_hi_if_dataout_block_clk_loop_cnt_4__dxmux_21120 ), .ce ( right_hi_if_dataout_block_clk_loop_cnt_4__ceinv_21102 ), .clk ( right_hi_if_dataout_block_clk_loop_cnt_4__clkinv_21103 ), .rst ( right_hi_if_dataout_block_clk_loop_cnt_4__ffx_rstand_21126 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[4] ) );
x_buf  right_hi_if_dataout_block_clk_loop_cnt_4__ffx_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_cnt_4__ffx_rstand_21126) );
x_lut4_0x7080 left_hi_if_dataout_block_clk_loop_cnt_mux0001_2_1 ( .i0( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .i1( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[1] ), .i2( left_hi_if_dataout_block_n26 ), .i3( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[2] ), .o( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt_mux0001[2] ) ) ;
x_ff_NO_set  left_hi_if_datain_block_i2cs_1 (  .i(left_hi_if_datain_block_i2cs_1__dxmux_21344), .ce(left_hi_if_datain_block_i2cs_1__ceinv_21331), .clk(left_hi_if_datain_block_i2cs_1__clkinv_21332), .rst(left_hi_if_datain_block_i2cs_1__srinv_21333), .o(left_hi_if_datain_block_i2cs_1_) );
x_ff_NO_rst  right_hi_if_datain_block_icc_ifcs_2 (  .i ( right_hi_if_datain_block_icc_ifcs_2__dymux_21361 ), .ce ( right_hi_if_datain_block_icc_ifcs_2__ceinv_21357 ), .clk ( right_hi_if_datain_block_icc_ifcs_2__clkinv_21358 ), .set ( right_hi_if_datain_block_icc_ifcs_2__ffy_set ), .o ( \FlexBus_right_hi_if_datain_block_icc_ifcs[2] ) );
x_buf  right_hi_if_datain_block_icc_ifcs_2__ffy_setor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_icc_ifcs_2__ffy_set) );
x_ff_NO_set  left_hi_if_datain_block_i2cs_0 (  .i(left_hi_if_datain_block_i2cs_1__dymux_21335), .ce(left_hi_if_datain_block_i2cs_1__ceinv_21331), .clk(left_hi_if_datain_block_i2cs_1__clkinv_21332), .rst(left_hi_if_datain_block_i2cs_1__srinv_21333), .o(left_hi_if_datain_block_i2cs_0_) );
x_ff_NO_rst  left_hi_if_datain_block_icc_ifcs_2 (  .i ( left_hi_if_datain_block_icc_ifcs_2__dymux_21377 ), .ce ( left_hi_if_datain_block_icc_ifcs_2__ceinv_21373 ), .clk ( left_hi_if_datain_block_icc_ifcs_2__clkinv_21374 ), .set ( left_hi_if_datain_block_icc_ifcs_2__ffy_set ), .o ( \FlexBus_left_hi_if_datain_block_icc_ifcs[2] ) );
x_buf  left_hi_if_datain_block_icc_ifcs_2__ffy_setor ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_icc_ifcs_2__ffy_set) );
x_ff_NO_set  left_hi_if_timer_block_hitcr_int_0 (  .i(left_hi_if_timer_block_hitcr_int_1__dymux_21479), .ce(left_hi_if_timer_block_hitcr_int_1__ceinv_21475), .clk(left_hi_if_timer_block_hitcr_int_1__clkinv_21476), .rst(left_hi_if_timer_block_hitcr_int_1__srinv_21477), .o(left_hi_if_timer_block_hitcr_int_0_) );
x_ff_NO_set  left_hi_if_datain_block_data_shiftintq (  .i(left_hi_if_datain_block_data_shiftintq_dymux_21874), .ce(left_hi_if_datain_block_data_shiftintq_ceinv_21870), .clk(left_hi_if_datain_block_data_shiftintq_clkinv_21871), .rst(left_hi_if_datain_block_data_shiftintq_ffy_rstand_21880), .o(left_hi_if_datain_block_data_shiftintq_8254) );
x_buf  left_hi_if_datain_block_data_shiftintq_ffy_rstand ( .i(left_hi_if_datain_block_data_shiftintq_or0000), .o(left_hi_if_datain_block_data_shiftintq_ffy_rstand_21880) );
x_ff_NO_set  left_hi_if_datain_block_i2cs_2 (  .i(left_hi_if_datain_block_i2cs_3__dymux_21395), .ce(left_hi_if_datain_block_i2cs_3__ceinv_21391), .clk(left_hi_if_datain_block_i2cs_3__clkinv_21392), .rst(left_hi_if_datain_block_i2cs_3__srinv_21393), .o(left_hi_if_datain_block_i2cs_2_) );
x_ff_NO_set  left_hi_if_datain_block_i2cs_4 (  .i(left_hi_if_datain_block_i2cs_5__dymux_21423), .ce(left_hi_if_datain_block_i2cs_5__ceinv_21419), .clk(left_hi_if_datain_block_i2cs_5__clkinv_21420), .rst(left_hi_if_datain_block_i2cs_5__srinv_21421), .o(left_hi_if_datain_block_i2cs_4_) );
x_ff_NO_set  right_hi_if_timer_block_hitcr_int_0 (  .i(right_hi_if_timer_block_hitcr_int_1__dymux_21451), .ce(right_hi_if_timer_block_hitcr_int_1__ceinv_21447), .clk(right_hi_if_timer_block_hitcr_int_1__clkinv_21448), .rst(right_hi_if_timer_block_hitcr_int_1__srinv_21449), .o(right_hi_if_timer_block_hitcr_int_0_) );
x_ff_NO_set  left_hi_if_datain_block_i2cs_3 (  .i(left_hi_if_datain_block_i2cs_3__dxmux_21404), .ce(left_hi_if_datain_block_i2cs_3__ceinv_21391), .clk(left_hi_if_datain_block_i2cs_3__clkinv_21392), .rst(left_hi_if_datain_block_i2cs_3__srinv_21393), .o(left_hi_if_datain_block_i2cs_3_) );
x_ff_NO_set  left_hi_if_datain_block_i2cs_6 (  .i(left_hi_if_datain_block_i2cs_7__dymux_21507), .ce(left_hi_if_datain_block_i2cs_7__ceinv_21503), .clk(left_hi_if_datain_block_i2cs_7__clkinv_21504), .rst(left_hi_if_datain_block_i2cs_7__srinv_21505), .o(left_hi_if_datain_block_i2cs_6_) );
x_ff_NO_set  left_hi_if_datain_block_i2cs_5 (  .i(left_hi_if_datain_block_i2cs_5__dxmux_21432), .ce(left_hi_if_datain_block_i2cs_5__ceinv_21419), .clk(left_hi_if_datain_block_i2cs_5__clkinv_21420), .rst(left_hi_if_datain_block_i2cs_5__srinv_21421), .o(left_hi_if_datain_block_i2cs_5_) );
x_ff_NO_set  right_hi_if_timer_block_hitcr_int_2 (  .i(right_hi_if_timer_block_hitcr_int_3__dymux_21535), .ce(right_hi_if_timer_block_hitcr_int_3__ceinv_21531), .clk(right_hi_if_timer_block_hitcr_int_3__clkinv_21532), .rst(right_hi_if_timer_block_hitcr_int_3__srinv_21533), .o(right_hi_if_timer_block_hitcr_int_2_) );
x_ff_NO_set  right_hi_if_timer_block_hitcr_int_1 (  .i(right_hi_if_timer_block_hitcr_int_1__dxmux_21460), .ce(right_hi_if_timer_block_hitcr_int_1__ceinv_21447), .clk(right_hi_if_timer_block_hitcr_int_1__clkinv_21448), .rst(right_hi_if_timer_block_hitcr_int_1__srinv_21449), .o(right_hi_if_timer_block_hitcr_int_1_) );
x_ff_NO_set  left_hi_if_timer_block_hitcr_int_2 (  .i(left_hi_if_timer_block_hitcr_int_3__dymux_21563), .ce(left_hi_if_timer_block_hitcr_int_3__ceinv_21559), .clk(left_hi_if_timer_block_hitcr_int_3__clkinv_21560), .rst(left_hi_if_timer_block_hitcr_int_3__srinv_21561), .o(left_hi_if_timer_block_hitcr_int_2_) );
x_ff_NO_set  left_hi_if_timer_block_hitcr_int_1 (  .i(left_hi_if_timer_block_hitcr_int_1__dxmux_21488), .ce(left_hi_if_timer_block_hitcr_int_1__ceinv_21475), .clk(left_hi_if_timer_block_hitcr_int_1__clkinv_21476), .rst(left_hi_if_timer_block_hitcr_int_1__srinv_21477), .o(left_hi_if_timer_block_hitcr_int_1_) );
x_ff_NO_set  left_hi_if_datain_block_i2cs_8 (  .i(left_hi_if_datain_block_i2cs_9__dymux_21591), .ce(left_hi_if_datain_block_i2cs_9__ceinv_21587), .clk(left_hi_if_datain_block_i2cs_9__clkinv_21588), .rst(left_hi_if_datain_block_i2cs_9__srinv_21589), .o(left_hi_if_datain_block_i2cs_8_) );
x_ff_NO_set  left_hi_if_datain_block_i2cs_7 (  .i(left_hi_if_datain_block_i2cs_7__dxmux_21516), .ce(left_hi_if_datain_block_i2cs_7__ceinv_21503), .clk(left_hi_if_datain_block_i2cs_7__clkinv_21504), .rst(left_hi_if_datain_block_i2cs_7__srinv_21505), .o(left_hi_if_datain_block_i2cs_7_) );
x_ff_NO_set  right_hi_if_timer_block_hitcr_int_4 (  .i(right_hi_if_timer_block_hitcr_int_5__dymux_21619), .ce(right_hi_if_timer_block_hitcr_int_5__ceinv_21615), .clk(right_hi_if_timer_block_hitcr_int_5__clkinv_21616), .rst(right_hi_if_timer_block_hitcr_int_5__srinv_21617), .o(right_hi_if_timer_block_hitcr_int_4_) );
x_ff_NO_set  right_hi_if_timer_block_hitcr_int_3 (  .i(right_hi_if_timer_block_hitcr_int_3__dxmux_21544), .ce(right_hi_if_timer_block_hitcr_int_3__ceinv_21531), .clk(right_hi_if_timer_block_hitcr_int_3__clkinv_21532), .rst(right_hi_if_timer_block_hitcr_int_3__srinv_21533), .o(right_hi_if_timer_block_hitcr_int_3_) );
x_ff_NO_set  left_hi_if_timer_block_hitcr_int_4 (  .i(left_hi_if_timer_block_hitcr_int_5__dymux_21647), .ce(left_hi_if_timer_block_hitcr_int_5__ceinv_21643), .clk(left_hi_if_timer_block_hitcr_int_5__clkinv_21644), .rst(left_hi_if_timer_block_hitcr_int_5__srinv_21645), .o(left_hi_if_timer_block_hitcr_int_4_) );
x_ff_NO_set  left_hi_if_timer_block_hitcr_int_3 (  .i(left_hi_if_timer_block_hitcr_int_3__dxmux_21572), .ce(left_hi_if_timer_block_hitcr_int_3__ceinv_21559), .clk(left_hi_if_timer_block_hitcr_int_3__clkinv_21560), .rst(left_hi_if_timer_block_hitcr_int_3__srinv_21561), .o(left_hi_if_timer_block_hitcr_int_3_) );
x_ff_NO_set  right_hi_if_timer_block_hitcr_int_6 (  .i(right_hi_if_timer_block_hitcr_int_7__dymux_21699), .ce(right_hi_if_timer_block_hitcr_int_7__ceinv_21695), .clk(right_hi_if_timer_block_hitcr_int_7__clkinv_21696), .rst(right_hi_if_timer_block_hitcr_int_7__srinv_21697), .o(right_hi_if_timer_block_hitcr_int_6_) );
x_ff_NO_set  left_hi_if_timer_block_hitcr_int_6 (  .i(left_hi_if_timer_block_hitcr_int_7__dymux_21727), .ce(left_hi_if_timer_block_hitcr_int_7__ceinv_21723), .clk(left_hi_if_timer_block_hitcr_int_7__clkinv_21724), .rst(left_hi_if_timer_block_hitcr_int_7__srinv_21725), .o(left_hi_if_timer_block_hitcr_int_6_) );
x_ff_NO_set  left_hi_if_datain_block_i2cs_9 (  .i(left_hi_if_datain_block_i2cs_9__dxmux_21600), .ce(left_hi_if_datain_block_i2cs_9__ceinv_21587), .clk(left_hi_if_datain_block_i2cs_9__clkinv_21588), .rst(left_hi_if_datain_block_i2cs_9__srinv_21589), .o(left_hi_if_datain_block_i2cs_9_) );
x_ff_NO_set  right_hi_if_timer_block_hitcr_int_9 (  .i(right_hi_if_timer_block_hitcr_int_10__dymux_21755), .ce(right_hi_if_timer_block_hitcr_int_10__ceinv_21751), .clk(right_hi_if_timer_block_hitcr_int_10__clkinv_21752), .rst(right_hi_if_timer_block_hitcr_int_10__srinv_21753), .o(right_hi_if_timer_block_hitcr_int_9_) );
x_ff_NO_set  right_hi_if_timer_block_hitcr_int_5 (  .i(right_hi_if_timer_block_hitcr_int_5__dxmux_21628), .ce(right_hi_if_timer_block_hitcr_int_5__ceinv_21615), .clk(right_hi_if_timer_block_hitcr_int_5__clkinv_21616), .rst(right_hi_if_timer_block_hitcr_int_5__srinv_21617), .o(right_hi_if_timer_block_hitcr_int_5_) );
x_lut4_0x0010 control_logic_data_fifo_wr_r_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_data_fifo_wr_r_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_data_fifo_wr_r_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_data_fifo_wr_r_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_data_fifo_wr_r_cmp_eq00001_adr4 ), .o( data_fifo_wr_r ) ) ;
x_ff_NO_set  left_hi_if_timer_block_hitcr_int_5 (  .i(left_hi_if_timer_block_hitcr_int_5__dxmux_21656), .ce(left_hi_if_timer_block_hitcr_int_5__ceinv_21643), .clk(left_hi_if_timer_block_hitcr_int_5__clkinv_21644), .rst(left_hi_if_timer_block_hitcr_int_5__srinv_21645), .o(left_hi_if_timer_block_hitcr_int_5_) );
x_ff_NO_set  right_hi_if_datain_block_i2csbytecnt_12 (  .i ( right_hi_if_datain_block_i2csbytecnt_12__dxmux_22164 ), .ce ( right_hi_if_datain_block_i2csbytecnt_12__ceinv_22143 ), .clk ( right_hi_if_datain_block_i2csbytecnt_12__clkinv_22144 ), .rst ( right_hi_if_datain_block_i2csbytecnt_12__ffx_rstand_22170 ), .o ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[12] ) );
x_buf  right_hi_if_datain_block_i2csbytecnt_12__ffx_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2csbytecnt_12__ffx_rstand_22170) );
x_ff_NO_set  left_hi_if_timer_block_hitcr_int_9 (  .i(left_hi_if_timer_block_hitcr_int_10__dymux_21783), .ce(left_hi_if_timer_block_hitcr_int_10__ceinv_21779), .clk(left_hi_if_timer_block_hitcr_int_10__clkinv_21780), .rst(left_hi_if_timer_block_hitcr_int_10__srinv_21781), .o(left_hi_if_timer_block_hitcr_int_9_) );
x_ff_NO_set  right_hi_if_datain_block_data_shiftintq (  .i(right_hi_if_datain_block_data_shiftintq_dymux_21857), .ce(right_hi_if_datain_block_data_shiftintq_ceinv_21853), .clk(right_hi_if_datain_block_data_shiftintq_clkinv_21854), .rst(right_hi_if_datain_block_data_shiftintq_ffy_rstand_21863), .o(right_hi_if_datain_block_data_shiftintq_8258) );
x_buf  right_hi_if_datain_block_data_shiftintq_ffy_rstand ( .i(right_hi_if_datain_block_data_shiftintq_or0000), .o(right_hi_if_datain_block_data_shiftintq_ffy_rstand_21863) );
x_lut4_0x0040 control_logic_p3lcr_wr_r_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_p3lcr_wr_r_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_p3lcr_wr_r_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_p3lcr_wr_r_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_p3lcr_wr_r_cmp_eq00001_adr4 ), .o( p3lcr_wr_r ) ) ;
x_ff_NO_set  right_hi_if_timer_block_hitcr_int_7 (  .i(right_hi_if_timer_block_hitcr_int_7__dxmux_21708), .ce(right_hi_if_timer_block_hitcr_int_7__ceinv_21695), .clk(right_hi_if_timer_block_hitcr_int_7__clkinv_21696), .rst(right_hi_if_timer_block_hitcr_int_7__srinv_21697), .o(right_hi_if_timer_block_hitcr_int_7_) );
x_ff_NO_set  left_hi_if_timer_block_hitcr_int_7 (  .i(left_hi_if_timer_block_hitcr_int_7__dxmux_21736), .ce(left_hi_if_timer_block_hitcr_int_7__ceinv_21723), .clk(left_hi_if_timer_block_hitcr_int_7__clkinv_21724), .rst(left_hi_if_timer_block_hitcr_int_7__srinv_21725), .o(left_hi_if_timer_block_hitcr_int_7_) );
x_lut4_0x0707 right_hi_if_timer_block_ext_trig__and00001 ( .i0( nlwbuffersignal_right_hi_if_timer_block_ext_trig__and00001_adr1 ), .i1( nlwbuffersignal_right_hi_if_timer_block_ext_trig__and00001_adr2 ), .i2( right_hi_if_timer_block_ext_trig_mux0000 ), .o( right_hi_if_timer_block_ext_trig__and0000 ) ) ;
x_ff_NO_set  right_hi_if_timer_block_hitcr_int_10 (  .i(right_hi_if_timer_block_hitcr_int_10__dxmux_21764), .ce(right_hi_if_timer_block_hitcr_int_10__ceinv_21751), .clk(right_hi_if_timer_block_hitcr_int_10__clkinv_21752), .rst(right_hi_if_timer_block_hitcr_int_10__srinv_21753), .o(right_hi_if_timer_block_hitcr_int_10_) );
x_lut4_0x1133 left_hi_if_timer_block_ext_trig__and00001 ( .i0( nlwbuffersignal_left_hi_if_timer_block_ext_trig__and00001_adr1 ), .i1( left_hi_if_timer_block_ext_trig_mux0000 ), .i3( nlwbuffersignal_left_hi_if_timer_block_ext_trig__and00001_adr4 ), .o( left_hi_if_timer_block_ext_trig__and0000 ) ) ;
x_ff_NO_set  left_hi_if_timer_block_hitcr_int_10 (  .i(left_hi_if_timer_block_hitcr_int_10__dxmux_21792), .ce(left_hi_if_timer_block_hitcr_int_10__ceinv_21779), .clk(left_hi_if_timer_block_hitcr_int_10__clkinv_21780), .rst(left_hi_if_timer_block_hitcr_int_10__srinv_21781), .o(left_hi_if_timer_block_hitcr_int_10_) );
x_ff_NO_ce_set  right_hi_if_timer_block_ext_trig_q (  .i(right_hi_if_timer_block_ext_trig_q_dymux_21889), .clk(right_hi_if_timer_block_ext_trig_q_clkinv_21886), .rst(right_hi_if_timer_block_ext_trig_q_ffy_rstand_21894), .o(right_hi_if_timer_block_ext_trig_q_8166) );
x_buf  right_hi_if_timer_block_ext_trig_q_ffy_rstand ( .i(right_hi_if_timer_block_ext_trig_q_or0000), .o(right_hi_if_timer_block_ext_trig_q_ffy_rstand_21894) );
x_lut4_0xfefa control_logic_data_mux0000_15_25 ( .i0( nlwbuffersignal_control_logic_data_mux0000_15_25_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_15_25_adr2 ), .i2( n246 ), .i3( nlwbuffersignal_control_logic_data_mux0000_15_25_adr4 ), .o( data_15_iobuf ) ) ;
x_lut4_0x44cc left_hi_if_timer_block_ext_trig__and00011 ( .i0( nlwbuffersignal_left_hi_if_timer_block_ext_trig__and00011_adr1 ), .i1( left_hi_if_timer_block_ext_trig_mux0000 ), .i3( nlwbuffersignal_left_hi_if_timer_block_ext_trig__and00011_adr4 ), .o( left_hi_if_timer_block_ext_trig__and0001 ) ) ;
x_lut4_0xfff0 left_hi_if_timer_block_ten_wr_or00001 ( .i2( nlwbuffersignal_left_hi_if_timer_block_ten_wr_or00001_adr3 ), .i3( left_hi_if_timer_block_clr_ten_8522 ), .o( left_hi_if_timer_block_ten_wr_or0000 ) ) ;
x_ff_NO_set  common_functions_csfri_2 (  .i(common_functions_csfri_4__dymux_22029), .ce(common_functions_csfri_4__ceinv_22025), .clk(common_functions_csfri_4__clkinv_22026), .rst(common_functions_csfri_4__srinv_22027), .o(common_functions_csfri_2_) );
x_lut4_0x7070 right_hi_if_timer_block_ext_trig__and00011 ( .i0( nlwbuffersignal_right_hi_if_timer_block_ext_trig__and00011_adr1 ), .i1( nlwbuffersignal_right_hi_if_timer_block_ext_trig__and00011_adr2 ), .i2( right_hi_if_timer_block_ext_trig_mux0000 ), .o( right_hi_if_timer_block_ext_trig__and0001 ) ) ;
x_lut4_0xa800 left_hi_if_datain_block_inpbitcnt_not000111 ( .i0( left_hi_if_datain_block_n15 ), .i1( nlwbuffersignal_left_hi_if_datain_block_inpbitcnt_not000111_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_inpbitcnt_not000111_adr3 ), .i3( \FlexBus_left_hi_if_datain_block_icc_ifcs[0] ), .o( left_hi_if_datain_block_n14_pack_1 ) ) ;
x_lut4_0xff80 control_logic_data_mux0000_15_25_sw0 ( .i0( left_hi_if_timer_block_hitcr_int_15_ ), .i1( nlwbuffersignal_control_logic_data_mux0000_15_25_sw0_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_15_25_sw0_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_15_25_sw0_adr4 ), .o( n246_pack_1 ) ) ;
x_ff_NO_rst  common_functions_csfri_0 (  .i(common_functions_csfri_1__dymux_21955), .ce(common_functions_csfri_1__ceinv_21951), .clk(common_functions_csfri_1__clkinv_21952), .set(common_functions_csfri_1__srinv_21953), .o(common_functions_csfri_0_) );
x_lut4_0x5f5f left_hi_if_datain_block_staterst_fsm_ffd2_in1 ( .i0( nlwbuffersignal_left_hi_if_datain_block_staterst_fsm_ffd2_in1_adr1 ), .i2( left_hi_if_datain_block_reset_intr_8365 ), .o( left_hi_if_datain_block_staterst_fsm_ffd2_in1_22399 ) ) ;
x_ff_NO_set  left_hi_if_timer_block_ten_wr (  .i(left_hi_if_timer_block_ten_wr_dymux_22277), .ce(left_hi_if_timer_block_ten_wr_ceinv_22273), .clk(left_hi_if_timer_block_ten_wr_clkinv_22274), .rst(left_hi_if_timer_block_ten_wr_ffy_rstand_22283), .o(left_hi_if_timer_block_ten_wr_8550) );
x_buf  left_hi_if_timer_block_ten_wr_ffy_rstand ( .i(left_hi_if_timer_block_ten_wr_or0000_0), .o(left_hi_if_timer_block_ten_wr_ffy_rstand_22283) );
x_lut4_0xffaa right_hi_if_timer_block_ten_wr_or00001 ( .i0( right_hi_if_timer_block_clr_ten_8524 ), .i3( nlwbuffersignal_right_hi_if_timer_block_ten_wr_or00001_adr4 ), .o( right_hi_if_timer_block_ten_wr_or0000 ) ) ;
x_lut4_0xe000 right_hi_if_datain_block_inpbitcnt_not000111 ( .i0( nlwbuffersignal_right_hi_if_datain_block_inpbitcnt_not000111_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_inpbitcnt_not000111_adr2 ), .i2( \FlexBus_right_hi_if_datain_block_icc_ifcs[0] ), .i3( right_hi_if_datain_block_n15 ), .o( right_hi_if_datain_block_n14_pack_1 ) ) ;
x_ff_NO_set  left_hi_if_datain_block_i2csbytecnt_12 (  .i ( left_hi_if_datain_block_i2csbytecnt_12__dxmux_22123 ), .ce ( left_hi_if_datain_block_i2csbytecnt_12__ceinv_22102 ), .clk ( left_hi_if_datain_block_i2csbytecnt_12__clkinv_22103 ), .rst ( left_hi_if_datain_block_i2csbytecnt_12__ffx_rstand_22129 ), .o ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[12] ) );
x_buf  left_hi_if_datain_block_i2csbytecnt_12__ffx_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2csbytecnt_12__ffx_rstand_22129) );
x_ff_NO_rst  common_functions_csfri_1 (  .i(common_functions_csfri_1__dxmux_21963), .ce(common_functions_csfri_1__ceinv_21951), .clk(common_functions_csfri_1__clkinv_21952), .set(common_functions_csfri_1__srinv_21953), .o(common_functions_csfri_1_) );
x_lut4_0xfefc left_hi_if_datain_block_i_fifo_3_or00001 ( .i0( nlwbuffersignal_left_hi_if_datain_block_i_fifo_3_or00001_adr1 ), .i1( left_hi_if_datain_block_ldfifo_clk_signal_8525 ), .i2( left_hi_if_datain_block_icc_icrp_8451 ), .i3( left_hi_if_datain_block_n14 ), .o( left_hi_if_datain_block_i_fifo_3_or0000 ) ) ;
x_ff_NO_ce_set  right_hi_if_timer_block_ext_sync (  .i(right_hi_if_timer_block_ext_sync_dymux_22309), .clk(right_hi_if_timer_block_ext_sync_clkinv_22306), .rst(right_hi_if_timer_block_ext_sync_ffy_rstand_22314), .o(right_hi_if_timer_block_ext_sync_8409) );
x_buf  right_hi_if_timer_block_ext_sync_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_ext_sync_ffy_rstand_22314) );
x_lut4_0xffec right_hi_if_datain_block_i_fifo_3_or00001 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i_fifo_3_or00001_adr1 ), .i1( right_hi_if_datain_block_icc_icrp_8454 ), .i2( right_hi_if_datain_block_n14 ), .i3( right_hi_if_datain_block_ldfifo_clk_signal_8526 ), .o( right_hi_if_datain_block_i_fifo_3_or0000 ) ) ;
x_ff_NO_set  common_functions_csfri_4 (  .i(common_functions_csfri_4__dxmux_22038), .ce(common_functions_csfri_4__ceinv_22025), .clk(common_functions_csfri_4__clkinv_22026), .rst(common_functions_csfri_4__srinv_22027), .o(common_functions_csfri_4_) );
x_lut4_0xfc00 left_hi_if_datain_block_i2csbytecnt_and00001 ( .i1( nlwbuffersignal_left_hi_if_datain_block_i2csbytecnt_and00001_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_i2csbytecnt_and00001_adr3 ), .i3( left_hi_if_datain_block_i2cs_wrqq_8474 ), .o( left_hi_if_datain_block_i2csbytecnt_and0000_pack_2 ) ) ;
x_ff_NO_set  common_functions_csfri_5 (  .i(common_functions_csfri_7__dymux_22057), .ce(common_functions_csfri_7__ceinv_22053), .clk(common_functions_csfri_7__clkinv_22054), .rst(common_functions_csfri_7__srinv_22055), .o(common_functions_csfri_5_) );
x_ff_NO_rst  common_functions_csfri_7 (  .i(common_functions_csfri_7__dxmux_22066), .ce(common_functions_csfri_7__ceinv_22053), .clk(common_functions_csfri_7__clkinv_22054), .set(common_functions_csfri_7__srinv_22055), .o(common_functions_csfri_7_) );
x_ff_NO_set  right_hi_if_timer_block_clr_ten (  .i(right_hi_if_timer_block_clr_ten_dymux_22082), .ce(right_hi_if_timer_block_clr_ten_ceinv_22078), .clk(right_hi_if_timer_block_clr_ten_clkinv_22079), .rst(right_hi_if_timer_block_clr_ten_ffy_rstand_22088), .o(right_hi_if_timer_block_clr_ten_8524) );
x_buf  right_hi_if_timer_block_clr_ten_ffy_rstand ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_clr_ten_ffy_rstand_22088) );
x_lut4_0xaba8 right_hi_if_dataout_block_p3out_1_1 ( .i0( right_hi_if_dataout_block_p3lcr_9_ ), .i1( nlwbuffersignal_right_hi_if_dataout_block_p3out_1_1_adr2 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_p3out_1_1_adr3 ), .i3( right_hi_if_dataout_block_p3lcr_1_ ), .o( p3out_r_1_obuf_22217 ) ) ;
x_lut4_0x3355 left_hi_if_datain_block_mcount_i2csbytecnt_lut_12_ ( .i0( \FlexBus_left_hi_if_datain_block_i2csbytecnt[12] ), .i1( left_hi_if_datain_block_i2cs_12_ ), .i3( left_hi_if_datain_block_i2csbytecnt_and0000 ), .o( \FlexBus_left_hi_if_datain_block_mcount_i2csbytecnt_lut[12] ) ) ;
x_lut4_0xccca left_hi_if_dataout_block_p3out_0_1 ( .i0( left_hi_if_dataout_block_p3lcr_0_ ), .i1( nlwbuffersignal_left_hi_if_dataout_block_p3out_0_1_adr2 ), .i2( left_hi_if_dataout_block_mmux_p3_a_bn563_8532 ), .i3( nlwbuffersignal_left_hi_if_dataout_block_p3out_0_1_adr4 ), .o( p3out_l_0_obuf_22186 ) ) ;
x_lut4_0xc8c8 right_hi_if_datain_block_i2csbytecnt_and00001 ( .i0( nlwbuffersignal_right_hi_if_datain_block_i2csbytecnt_and00001_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_i2csbytecnt_and00001_adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_i2csbytecnt_and00001_adr3 ), .o( right_hi_if_datain_block_i2csbytecnt_and0000_pack_2 ) ) ;
x_ff_NO_set  left_hi_if_timer_block_tcen_dsp (  .i(left_hi_if_timer_block_tcen_dsp_dymux_22294), .ce(left_hi_if_timer_block_tcen_dsp_ceinv_22290), .clk(left_hi_if_timer_block_tcen_dsp_clkinv_22291), .rst(left_hi_if_timer_block_tcen_dsp_ffy_rstand_22300), .o(left_hi_if_timer_block_tcen_dsp_8378) );
x_buf  left_hi_if_timer_block_tcen_dsp_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(left_hi_if_timer_block_tcen_dsp_ffy_rstand_22300) );
x_lut4_0x3355 right_hi_if_datain_block_mcount_i2csbytecnt_lut_12_ ( .i0( \FlexBus_right_hi_if_datain_block_i2csbytecnt[12] ), .i1( right_hi_if_datain_block_i2cs_12_ ), .i3( right_hi_if_datain_block_i2csbytecnt_and0000 ), .o( \FlexBus_right_hi_if_datain_block_mcount_i2csbytecnt_lut[12] ) ) ;
x_lut4_0xaba8 left_hi_if_dataout_block_p3out_1_1 ( .i0( left_hi_if_dataout_block_p3lcr_9_ ), .i1( nlwbuffersignal_left_hi_if_dataout_block_p3out_1_1_adr2 ), .i2( left_hi_if_dataout_block_mmux_p3_a_bn563_8532 ), .i3( left_hi_if_dataout_block_p3lcr_1_ ), .o( p3out_l_1_obuf_22193 ) ) ;
x_lut4_0xfe10 right_hi_if_dataout_block_p3out_3_1 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_p3out_3_1_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_p3out_3_1_adr2 ), .i2( right_hi_if_dataout_block_p3lcr_3_ ), .i3( nlwbuffersignal_right_hi_if_dataout_block_p3out_3_1_adr4 ), .o( p3out_r_3_obuf_22265 ) ) ;
x_lut4_0xfe04 left_hi_if_dataout_block_p3out_3_1 ( .i0( nlwbuffersignal_left_hi_if_dataout_block_p3out_3_1_adr1 ), .i1( left_hi_if_dataout_block_p3lcr_3_ ), .i2( left_hi_if_dataout_block_mmux_p3_a_bn563_8532 ), .i3( left_hi_if_dataout_block_p3lcr_11_ ), .o( p3out_l_3_obuf_22241 ) ) ;
x_ff_NO_ce_set  right_hi_if_datain_block_staterst_fsm_ffd2 (  .i(right_hi_if_datain_block_staterst_fsm_ffd1_dymux_22338), .clk(right_hi_if_datain_block_staterst_fsm_ffd1_clkinv_22328), .rst(right_hi_if_datain_block_staterst_fsm_ffd1_srinv_22329), .o(right_hi_if_datain_block_staterst_fsm_ffd2_8414) );
x_lut4_0xfe02 right_hi_if_dataout_block_p3out_0_1 ( .i0( right_hi_if_dataout_block_p3lcr_0_ ), .i1( nlwbuffersignal_right_hi_if_dataout_block_p3out_0_1_adr2 ), .i2( nlwbuffersignal_right_hi_if_dataout_block_p3out_0_1_adr3 ), .i3( right_hi_if_dataout_block_p3lcr_8_ ), .o( p3out_r_0_obuf_22210 ) ) ;
x_lut4_0xf0e2 left_hi_if_dataout_block_p3out_2_1 ( .i0( left_hi_if_dataout_block_p3lcr_2_ ), .i1( nlwbuffersignal_left_hi_if_dataout_block_p3out_2_1_adr2 ), .i2( left_hi_if_dataout_block_p3lcr_10_ ), .i3( left_hi_if_dataout_block_mmux_p3_a_bn563_8532 ), .o( p3out_l_2_obuf_22234 ) ) ;
x_lut4_0xf1e0 right_hi_if_dataout_block_p3out_2_1 ( .i0( nlwbuffersignal_right_hi_if_dataout_block_p3out_2_1_adr1 ), .i1( nlwbuffersignal_right_hi_if_dataout_block_p3out_2_1_adr2 ), .i2( right_hi_if_dataout_block_p3lcr_10_ ), .i3( right_hi_if_dataout_block_p3lcr_2_ ), .o( p3out_r_2_obuf_22258 ) ) ;
x_ff_NO_ce_set  left_hi_if_datain_block_staterst_fsm_ffd2 (  .i(left_hi_if_datain_block_staterst_fsm_ffd1_dymux_22385), .clk(left_hi_if_datain_block_staterst_fsm_ffd1_clkinv_22375), .rst(left_hi_if_datain_block_staterst_fsm_ffd1_srinv_22376), .o(left_hi_if_datain_block_staterst_fsm_ffd2_8416) );
x_lut4_0x0f0a right_hi_if_datain_block_staterst_fsm_ffd2_in2 ( .i0( \FlexBus_right_hi_if_datain_block_i_fifo[10] ), .i2( right_hi_if_datain_block_staterst_fsm_ffd1_8413 ), .i3( \FlexBus_right_hi_if_datain_block_i_fifo[9] ), .o( right_hi_if_datain_block_staterst_fsm_ffd2_in2_22336 ) ) ;
x_ff_NO_ce_set  left_hi_if_datain_block_staterst_fsm_ffd1 (  .i(left_hi_if_datain_block_staterst_fsm_ffd1_dxmux_22403), .clk(left_hi_if_datain_block_staterst_fsm_ffd1_clkinv_22375), .rst(left_hi_if_datain_block_staterst_fsm_ffd1_srinv_22376), .o(left_hi_if_datain_block_staterst_fsm_ffd1_8415) );
x_ff_NO_set  left_hi_if_datain_block_statesda_scl_fsm_ffd5 (  .i(left_hi_if_datain_block_statesda_scl_fsm_ffd6_dymux_22449), .ce(left_hi_if_datain_block_statesda_scl_fsm_ffd6_ceinv_22445), .clk(left_hi_if_datain_block_statesda_scl_fsm_ffd6_clkinv_22446), .rst(left_hi_if_datain_block_statesda_scl_fsm_ffd6_srinv_22447), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd5_8277) );
x_ff_NO_ce_set  right_hi_if_datain_block_staterst_fsm_ffd1 (  .i(right_hi_if_datain_block_staterst_fsm_ffd1_dxmux_22356), .clk(right_hi_if_datain_block_staterst_fsm_ffd1_clkinv_22328), .rst(right_hi_if_datain_block_staterst_fsm_ffd1_srinv_22329), .o(right_hi_if_datain_block_staterst_fsm_ffd1_8413) );
x_lut4_0x5f5f right_hi_if_datain_block_staterst_fsm_ffd2_in1 ( .i0( right_hi_if_datain_block_reset_intr_8362 ), .i2( right_hi_if_datain_block_staterst_fsm_ffd1_8413 ), .o( right_hi_if_datain_block_staterst_fsm_ffd2_in1_22352 ) ) ;
x_ff_NO_set  right_hi_if_timer_block_hibcr_int_11 (  .i(right_hi_if_timer_block_hibcr_int_12__dymux_22536), .ce(right_hi_if_timer_block_hibcr_int_12__ceinv_22532), .clk(right_hi_if_timer_block_hibcr_int_12__clkinv_22533), .rst(right_hi_if_timer_block_hibcr_int_12__srinv_22534), .o(right_hi_if_timer_block_hibcr_int_11_) );
x_ff_NO_ce_set  right_hi_if_dataout_block_clk_loop_rst_hi (  .i(right_hi_if_dataout_block_clk_loop_rst_hi_dymux_22473), .clk(right_hi_if_dataout_block_clk_loop_rst_hi_clkinv_22470), .rst(right_hi_if_dataout_block_clk_loop_rst_hi_ffy_rstand_22478), .o(right_hi_if_dataout_block_clk_loop_rst_hi_8317) );
x_buf  right_hi_if_dataout_block_clk_loop_rst_hi_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_rst_hi_ffy_rstand_22478) );
x_ff_NO_set  right_hi_if_datain_block_statesda_scl_fsm_ffd6 (  .i(right_hi_if_datain_block_statesda_scl_fsm_ffd6_dxmux_22430), .ce(right_hi_if_datain_block_statesda_scl_fsm_ffd6_ceinv_22417), .clk(right_hi_if_datain_block_statesda_scl_fsm_ffd6_clkinv_22418), .rst(right_hi_if_datain_block_statesda_scl_fsm_ffd6_srinv_22419), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd6_8239) );
x_lut4_0x0f0c left_hi_if_datain_block_staterst_fsm_ffd2_in2 ( .i1( nlwbuffersignal_left_hi_if_datain_block_staterst_fsm_ffd2_in2_adr2 ), .i2( left_hi_if_datain_block_staterst_fsm_ffd1_8415 ), .i3( nlwbuffersignal_left_hi_if_datain_block_staterst_fsm_ffd2_in2_adr4 ), .o( left_hi_if_datain_block_staterst_fsm_ffd2_in2_22383 ) ) ;
x_ff_NO_set  left_hi_if_timer_block_tcen_we1 (  .i(left_hi_if_timer_block_tcen_we1_dymux_22503), .ce(left_hi_if_timer_block_tcen_we1_ceinv_22499), .clk(left_hi_if_timer_block_tcen_we1_clkinv_22500), .rst(left_hi_if_timer_block_tcen_we1_ffy_rstand_22509), .o(left_hi_if_timer_block_tcen_we1_8555) );
x_buf  left_hi_if_timer_block_tcen_we1_ffy_rstand ( .i(left_hi_if_timer_block_tcen_we1_or0000), .o(left_hi_if_timer_block_tcen_we1_ffy_rstand_22509) );
x_ff_NO_ce_set  left_hi_if_timer_block_tcen_we2 (  .i(left_hi_if_timer_block_tcen_we2_dymux_22518), .clk(left_hi_if_timer_block_tcen_we2_clkinv_22515), .rst(left_hi_if_timer_block_tcen_we2_ffy_rstand_22523), .o(left_hi_if_timer_block_tcen_we2_8260) );
x_buf  left_hi_if_timer_block_tcen_we2_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(left_hi_if_timer_block_tcen_we2_ffy_rstand_22523) );
x_ff_NO_ce_set  left_hi_if_dataout_block_clk_loop_rst_lo (  .i(left_hi_if_dataout_block_clk_loop_rst_lo_dymux_22602), .clk(left_hi_if_dataout_block_clk_loop_rst_lo_clkinv_22599), .rst(left_hi_if_dataout_block_clk_loop_rst_lo_ffy_rstand_22607), .o(left_hi_if_dataout_block_clk_loop_rst_lo_8321) );
x_buf  left_hi_if_dataout_block_clk_loop_rst_lo_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_rst_lo_ffy_rstand_22607) );
x_ff_NO_ce_set  left_hi_if_dataout_block_clk_loop_rst_hi (  .i(left_hi_if_dataout_block_clk_loop_rst_hi_dymux_22487), .clk(left_hi_if_dataout_block_clk_loop_rst_hi_clkinv_22484), .rst(left_hi_if_dataout_block_clk_loop_rst_hi_ffy_rstand_22492), .o(left_hi_if_dataout_block_clk_loop_rst_hi_8320) );
x_buf  left_hi_if_dataout_block_clk_loop_rst_hi_ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_dataout_block_clk_loop_rst_hi_ffy_rstand_22492) );
x_ff_NO_set  right_hi_if_datain_block_statesda_scl_fsm_ffd5 (  .i(right_hi_if_datain_block_statesda_scl_fsm_ffd6_dymux_22421), .ce(right_hi_if_datain_block_statesda_scl_fsm_ffd6_ceinv_22417), .clk(right_hi_if_datain_block_statesda_scl_fsm_ffd6_clkinv_22418), .rst(right_hi_if_datain_block_statesda_scl_fsm_ffd6_srinv_22419), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd5_8553) );
x_ff_NO_set  left_hi_if_datain_block_statesda_scl_fsm_ffd6 (  .i(left_hi_if_datain_block_statesda_scl_fsm_ffd6_dxmux_22458), .ce(left_hi_if_datain_block_statesda_scl_fsm_ffd6_ceinv_22445), .clk(left_hi_if_datain_block_statesda_scl_fsm_ffd6_clkinv_22446), .rst(left_hi_if_datain_block_statesda_scl_fsm_ffd6_srinv_22447), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd6_8275) );
x_ff_NO_set  right_hi_if_datain_block_i_fifo_6 (  .i ( right_hi_if_datain_block_i_fifo_7__dymux_22738 ), .ce ( right_hi_if_datain_block_i_fifo_7__ceinv_22734 ), .clk ( right_hi_if_datain_block_i_fifo_7__clkinv_22735 ), .rst ( right_hi_if_datain_block_i_fifo_7__srinv_22736 ), .o ( \FlexBus_right_hi_if_datain_block_i_fifo[6] ) );
x_ff_NO_ce_set  right_hi_if_dataout_block_clk_loop_rst_lo (  .i(right_hi_if_dataout_block_clk_loop_rst_lo_dymux_22588), .clk(right_hi_if_dataout_block_clk_loop_rst_lo_clkinv_22585), .rst(right_hi_if_dataout_block_clk_loop_rst_lo_ffy_rstand_22593), .o(right_hi_if_dataout_block_clk_loop_rst_lo_8318) );
x_buf  right_hi_if_dataout_block_clk_loop_rst_lo_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_clk_loop_rst_lo_ffy_rstand_22593) );
x_ff_NO_set  left_hi_if_timer_block_hibcr_int_13 (  .i(left_hi_if_timer_block_hibcr_int_13__dymux_22635), .ce(left_hi_if_timer_block_hibcr_int_13__ceinv_22631), .clk(left_hi_if_timer_block_hibcr_int_13__clkinv_22632), .rst(left_hi_if_timer_block_hibcr_int_13__ffy_rstand_22641), .o(left_hi_if_timer_block_hibcr_int_13_) );
x_buf  left_hi_if_timer_block_hibcr_int_13__ffy_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_timer_block_hibcr_int_13__ffy_rstand_22641) );
x_ff_NO_set  right_hi_if_timer_block_hibcr_int_13 (  .i(right_hi_if_timer_block_hibcr_int_13__dymux_22618), .ce(right_hi_if_timer_block_hibcr_int_13__ceinv_22614), .clk(right_hi_if_timer_block_hibcr_int_13__clkinv_22615), .rst(right_hi_if_timer_block_hibcr_int_13__ffy_rstand_22624), .o(right_hi_if_timer_block_hibcr_int_13_) );
x_buf  right_hi_if_timer_block_hibcr_int_13__ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_hibcr_int_13__ffy_rstand_22624) );
x_ff_NO_set  left_hi_if_timer_block_hibcr_int_11 (  .i(left_hi_if_timer_block_hibcr_int_12__dymux_22564), .ce(left_hi_if_timer_block_hibcr_int_12__ceinv_22560), .clk(left_hi_if_timer_block_hibcr_int_12__clkinv_22561), .rst(left_hi_if_timer_block_hibcr_int_12__srinv_22562), .o(left_hi_if_timer_block_hibcr_int_11_) );
x_ff_NO_set  right_hi_if_timer_block_hibcr_int_12 (  .i(right_hi_if_timer_block_hibcr_int_12__dxmux_22545), .ce(right_hi_if_timer_block_hibcr_int_12__ceinv_22532), .clk(right_hi_if_timer_block_hibcr_int_12__clkinv_22533), .rst(right_hi_if_timer_block_hibcr_int_12__srinv_22534), .o(right_hi_if_timer_block_hibcr_int_12_) );
x_ff_NO_set  left_hi_if_timer_block_hibcr_int_12 (  .i(left_hi_if_timer_block_hibcr_int_12__dxmux_22573), .ce(left_hi_if_timer_block_hibcr_int_12__ceinv_22560), .clk(left_hi_if_timer_block_hibcr_int_12__clkinv_22561), .rst(left_hi_if_timer_block_hibcr_int_12__srinv_22562), .o(left_hi_if_timer_block_hibcr_int_12_) );
x_ff_NO_ce_set  right_hi_if_dataout_block_fifo_flush (  .i(right_hi_if_dataout_block_fifo_flush_dymux_23523), .clk(right_hi_if_dataout_block_fifo_flush_clkinv_23520), .rst(right_hi_if_dataout_block_fifo_flush_ffy_rstand_23528), .o(right_hi_if_dataout_block_fifo_flush_8054) );
x_buf  right_hi_if_dataout_block_fifo_flush_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_dataout_block_fifo_flush_ffy_rstand_23528) );
x_ff_NO_set  right_hi_if_datain_block_i_fifo_0 (  .i ( right_hi_if_datain_block_i_fifo_1__dymux_22654 ), .ce ( right_hi_if_datain_block_i_fifo_1__ceinv_22650 ), .clk ( right_hi_if_datain_block_i_fifo_1__clkinv_22651 ), .rst ( right_hi_if_datain_block_i_fifo_1__srinv_22652 ), .o ( \FlexBus_right_hi_if_datain_block_i_fifo[0] ) );
x_ff_NO_set  right_hi_if_datain_block_i_fifo_4 (  .i ( right_hi_if_datain_block_i_fifo_5__dymux_22710 ), .ce ( right_hi_if_datain_block_i_fifo_5__ceinv_22706 ), .clk ( right_hi_if_datain_block_i_fifo_5__clkinv_22707 ), .rst ( right_hi_if_datain_block_i_fifo_5__srinv_22708 ), .o ( \FlexBus_right_hi_if_datain_block_i_fifo[4] ) );
x_ff_NO_set  right_hi_if_datain_block_i_fifo_2 (  .i ( right_hi_if_datain_block_i_fifo_3__dymux_22682 ), .ce ( right_hi_if_datain_block_i_fifo_3__ceinv_22678 ), .clk ( right_hi_if_datain_block_i_fifo_3__clkinv_22679 ), .rst ( right_hi_if_datain_block_i_fifo_3__srinv_22680 ), .o ( \FlexBus_right_hi_if_datain_block_i_fifo[2] ) );
x_ff_NO_set  right_hi_if_datain_block_i_fifo_1 (  .i ( right_hi_if_datain_block_i_fifo_1__dxmux_22663 ), .ce ( right_hi_if_datain_block_i_fifo_1__ceinv_22650 ), .clk ( right_hi_if_datain_block_i_fifo_1__clkinv_22651 ), .rst ( right_hi_if_datain_block_i_fifo_1__srinv_22652 ), .o ( \FlexBus_right_hi_if_datain_block_i_fifo[1] ) );
x_ff_NO_set  right_hi_if_datain_block_i_fifo_3 (  .i ( right_hi_if_datain_block_i_fifo_3__dxmux_22691 ), .ce ( right_hi_if_datain_block_i_fifo_3__ceinv_22678 ), .clk ( right_hi_if_datain_block_i_fifo_3__clkinv_22679 ), .rst ( right_hi_if_datain_block_i_fifo_3__srinv_22680 ), .o ( \FlexBus_right_hi_if_datain_block_i_fifo[3] ) );
x_ff_NO_set  left_hi_if_inout_block_hiocr_2 (  .i ( left_hi_if_inout_block_hiocr_3__dymux_23268 ), .ce ( left_hi_if_inout_block_hiocr_3__ceinv_23264 ), .clk ( left_hi_if_inout_block_hiocr_3__clkinv_23265 ), .rst ( left_hi_if_inout_block_hiocr_3__srinv_23266 ), .o ( \FlexBus_left_hi_if_inout_block_hiocr[2] ) );
x_ff_NO_set  right_hi_if_datain_block_i_fifo_5 (  .i ( right_hi_if_datain_block_i_fifo_5__dxmux_22719 ), .ce ( right_hi_if_datain_block_i_fifo_5__ceinv_22706 ), .clk ( right_hi_if_datain_block_i_fifo_5__clkinv_22707 ), .rst ( right_hi_if_datain_block_i_fifo_5__srinv_22708 ), .o ( \FlexBus_right_hi_if_datain_block_i_fifo[5] ) );
x_lut4_0xff33 left_hi_if_timer_block_tc_equal_or00001 ( .i1( nlwbuffersignal_left_hi_if_timer_block_tc_equal_or00001_adr2 ), .i3( common_functions_resf_t_7470 ), .o( left_hi_if_timer_block_tc_equal_not0001_inv ) ) ;
x_ff_NO_set  left_hi_if_inout_block_hiocr_3 (  .i ( left_hi_if_inout_block_hiocr_3__dxmux_23277 ), .ce ( left_hi_if_inout_block_hiocr_3__ceinv_23264 ), .clk ( left_hi_if_inout_block_hiocr_3__clkinv_23265 ), .rst ( left_hi_if_inout_block_hiocr_3__srinv_23266 ), .o ( \FlexBus_left_hi_if_inout_block_hiocr[3] ) );
x_lut4_0xaaf0 right_hi_if_dataout_block_p4out_4_1 ( .i0( right_hi_if_dataout_block_p4lcr_12_ ), .i2( nlwbuffersignal_right_hi_if_dataout_block_p4out_4_1_adr3 ), .i3( nlwbuffersignal_right_hi_if_dataout_block_p4out_4_1_adr4 ), .o( p4out_r_4_obuf_23122 ) ) ;
x_lut4_0xfcfc left_hi_if_datain_block_rd_ioint_q_or00001 ( .i1( nlwbuffersignal_left_hi_if_datain_block_rd_ioint_q_or00001_adr2 ), .i2( nlwbuffersignal_left_hi_if_datain_block_rd_ioint_q_or00001_adr3 ), .o( left_hi_if_datain_block_rd_ioint_q_or0000 ) ) ;
x_ff_NO_set  right_hi_if_datain_block_i_fifo_7 (  .i ( right_hi_if_datain_block_i_fifo_7__dxmux_22747 ), .ce ( right_hi_if_datain_block_i_fifo_7__ceinv_22734 ), .clk ( right_hi_if_datain_block_i_fifo_7__clkinv_22735 ), .rst ( right_hi_if_datain_block_i_fifo_7__srinv_22736 ), .o ( \FlexBus_right_hi_if_datain_block_i_fifo[7] ) );
x_ff_NO_set  right_hi_if_datain_block_i_fifo_8 (  .i ( right_hi_if_datain_block_i_fifo_8__dymux_22764 ), .ce ( right_hi_if_datain_block_i_fifo_8__ceinv_22760 ), .clk ( right_hi_if_datain_block_i_fifo_8__clkinv_22761 ), .rst ( right_hi_if_datain_block_i_fifo_8__ffy_rstand_22770 ), .o ( \FlexBus_right_hi_if_datain_block_i_fifo[8] ) );
x_buf  right_hi_if_datain_block_i_fifo_8__ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i_fifo_8__ffy_rstand_22770) );
x_lut4_0x5050 right_hi_if_timer_block_write_ctrl ( .i0( nlwbuffersignal_right_hi_if_timer_block_write_ctrl_adr1 ), .i2( tramb_wr_r ), .o( right_hi_if_timer_block_write_ctrl_23065 ) ) ;
x_lut4_0x5500 right_hi_if_timer_block_write_ctrl2 ( .i0( nlwbuffersignal_right_hi_if_timer_block_write_ctrl2_adr1 ), .i3( trama_wr_r ), .o( right_hi_if_timer_block_write_ctrl2_23074 ) ) ;
x_lut4_0x22f0 control_logic_data_mux0000_0_60 ( .i0( right_hi_if_timer_block_hitcr_int_0_ ), .i1( nlwbuffersignal_control_logic_data_mux0000_0_60_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_0_60_adr3 ), .i3( nlwbuffersignal_control_logic_data_mux0000_0_60_adr4 ), .o( control_logic_data_mux0000_0_60_22995 ) ) ;
x_lut4_0x30aa control_logic_data_mux0000_1_60 ( .i0( nlwbuffersignal_control_logic_data_mux0000_1_60_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_1_60_adr2 ), .i2( right_hi_if_timer_block_hitcr_int_1_ ), .i3( nlwbuffersignal_control_logic_data_mux0000_1_60_adr4 ), .o( control_logic_data_mux0000_1_60_23002 ) ) ;
x_ramd16 right_hi_if_dataout_block_mram_ram_l6_slicem_g (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_g_radr1 ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_g_radr2 ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_g_radr4 ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr2 ), .wadr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_5__dig_mux_28369 ), .clk ( right_hi_if_dataout_block_shift_data_5__clkinv_28367 ), .we ( right_hi_if_dataout_block_shift_data_5__srinv_28361 ), .o ( right_hi_if_dataout_block_shift_data_5__g_ramout ) );
x_ramd16 right_hi_if_dataout_block_mram_ram_l6_slicem_f (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_f_radr2 ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[2] ), .radr3 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[3] ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr2 ), .wadr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_5__dif_mux_28382 ), .clk ( right_hi_if_dataout_block_shift_data_5__clkinv_28367 ), .we ( right_hi_if_dataout_block_shift_data_5__srinv_28361 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[5] ) );
x_ramd16 left_hi_if_dataout_block_mram_ram_l6_slicem_f (.radr0 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_f_radr3 ), .radr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr4 ), .i ( left_hi_if_dataout_block_shift_data_5__dif_mux_28430 ), .clk ( left_hi_if_dataout_block_shift_data_5__clkinv_28415 ), .we ( left_hi_if_dataout_block_shift_data_5__srinv_28409 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[5] ) );
x_ramd16 right_hi_if_dataout_block_mram_ram_l8_slicem_f (.radr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_f_radr1 ), .radr1 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[1] ), .radr2 ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[2] ), .radr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_f_radr4 ), .wadr0 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr2 ), .wadr2 ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .wadr3 ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr4 ), .i ( right_hi_if_dataout_block_shift_data_7__dif_mux_28574 ), .clk ( right_hi_if_dataout_block_shift_data_7__clkinv_28559 ), .we ( right_hi_if_dataout_block_shift_data_7__srinv_28553 ), .o ( \FlexBus_right_hi_if_dataout_block_shift_data[7] ) );
x_ramd16  left_hi_if_dataout_block_mram_ram_l6_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr4), .i(left_hi_if_dataout_block_shift_data_5__dig_mux_28417), .clk(left_hi_if_dataout_block_shift_data_5__clkinv_28415), .we(left_hi_if_dataout_block_shift_data_5__srinv_28409), .o(left_hi_if_dataout_block_shift_data_5__g_ramout) );
x_ramd16  left_hi_if_dataout_block_mram_ram_l8_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr4), .i(left_hi_if_dataout_block_shift_data_7__dig_mux_28609), .clk(left_hi_if_dataout_block_shift_data_7__clkinv_28607), .we(left_hi_if_dataout_block_shift_data_7__srinv_28601), .o(left_hi_if_dataout_block_shift_data_7__g_ramout) );
x_ramd16 left_hi_if_dataout_block_mram_ram_l8_slicem_f (.radr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_f_radr1 ), .radr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_f_radr2 ), .radr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_f_radr3 ), .radr3 ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[3] ), .wadr0 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr1 ), .wadr1 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr2 ), .wadr2 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr3 ), .wadr3 ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr4 ), .i ( left_hi_if_dataout_block_shift_data_7__dif_mux_28622 ), .clk ( left_hi_if_dataout_block_shift_data_7__clkinv_28607 ), .we ( left_hi_if_dataout_block_shift_data_7__srinv_28601 ), .o ( \FlexBus_left_hi_if_dataout_block_shift_data[7] ) );
x_ff_NO_set  left_hi_if_dataout_block_hidsc_1 (  .i(left_hi_if_dataout_block_hidsc_1__dxmux_28670), .ce(left_hi_if_dataout_block_hidsc_1__ceinv_28658), .clk(left_hi_if_dataout_block_hidsc_1__clkinv_28659), .rst(left_hi_if_dataout_block_hidsc_1__srinv_28660), .o(left_hi_if_dataout_block_hidsc_1_) );
x_lut4_0x0c0c control_logic_data_or000111 ( .i1( nlwbuffersignal_control_logic_data_or000111_adr2 ), .i2( nlwbuffersignal_control_logic_data_or000111_adr3 ), .o( n24 ) ) ;
x_lut4_0x8421 right_hi_if_timer_block_timer_cmp_eq0000893 ( .i0( \FlexBus_right_hi_if_timer_block_timer[5] ), .i1( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq0000893_adr2 ), .i2( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq0000893_adr3 ), .i3( \FlexBus_right_hi_if_timer_block_timer[4] ), .o( right_hi_if_timer_block_timer_cmp_eq0000893_28802 ) ) ;
x_ff_NO_rst  left_hi_if_dataout_block_hidsc_8 (  .i(left_hi_if_dataout_block_hidsc_8__dxmux_28698), .ce(left_hi_if_dataout_block_hidsc_8__ceinv_28685), .clk(left_hi_if_dataout_block_hidsc_8__clkinv_28686), .set(left_hi_if_dataout_block_hidsc_8__srinv_28687), .o(left_hi_if_dataout_block_hidsc_8_) );
x_lut4_0x3323 control_logic_data_or000116 ( .i0( nlwbuffersignal_control_logic_data_or000116_adr1 ), .i1( nlwbuffersignal_control_logic_data_or000116_adr2 ), .i2( nlwbuffersignal_control_logic_data_or000116_adr3 ), .i3( nlwbuffersignal_control_logic_data_or000116_adr4 ), .o( control_logic_data_or000116_28754 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_hidsc_2 (  .i(left_hi_if_dataout_block_hidsc_8__dymux_28689), .ce(left_hi_if_dataout_block_hidsc_8__ceinv_28685), .clk(left_hi_if_dataout_block_hidsc_8__clkinv_28686), .rst(left_hi_if_dataout_block_hidsc_8__srinv_28687), .o(left_hi_if_dataout_block_hidsc_2_) );
x_ff_NO_rst  left_hi_if_dataout_block_hidsc_0 (  .i(left_hi_if_dataout_block_hidsc_1__dymux_28662), .ce(left_hi_if_dataout_block_hidsc_1__ceinv_28658), .clk(left_hi_if_dataout_block_hidsc_1__clkinv_28659), .set(left_hi_if_dataout_block_hidsc_1__srinv_28660), .o(left_hi_if_dataout_block_hidsc_0_) );
x_lut4_0x4000 control_logic_p4lcr_wr_r_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_p4lcr_wr_r_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_p4lcr_wr_r_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_p4lcr_wr_r_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_p4lcr_wr_r_cmp_eq00001_adr4 ), .o( p4lcr_wr_r ) ) ;
x_lut4_0x8000 control_logic_hiocr_wr_r_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_hiocr_wr_r_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_hiocr_wr_r_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_hiocr_wr_r_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_hiocr_wr_r_cmp_eq00001_adr4 ), .o( hiocr_wr_r ) ) ;
x_ff_NO_set  left_hi_if_timer_block_frame_cnt_0_2 (  .i(left_hi_if_timer_block_frame_cnt_0_2_dymux_28879), .ce(left_hi_if_timer_block_frame_cnt_0_2_ceinv_28875), .clk(left_hi_if_timer_block_frame_cnt_0_2_clkinv_28876), .rst(left_hi_if_timer_block_frame_cnt_0_2_ffy_rstand_28885), .o(left_hi_if_timer_block_frame_cnt_0_2_7426) );
x_buf  left_hi_if_timer_block_frame_cnt_0_2_ffy_rstand ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_frame_cnt_0_2_ffy_rstand_28885) );
x_ff_NO_set  left_hi_if_timer_block_frame_cnt_0_1 (  .i(left_hi_if_timer_block_frame_cnt_0_1_dymux_28845), .ce(left_hi_if_timer_block_frame_cnt_0_1_ceinv_28841), .clk(left_hi_if_timer_block_frame_cnt_0_1_clkinv_28842), .rst(left_hi_if_timer_block_frame_cnt_0_1_ffy_rstand_28851), .o(left_hi_if_timer_block_frame_cnt_0_1_7458) );
x_buf  left_hi_if_timer_block_frame_cnt_0_1_ffy_rstand ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_frame_cnt_0_1_ffy_rstand_28851) );
x_ff_NO_set  right_hi_if_timer_block_frame_cnt_0_1 (  .i(right_hi_if_timer_block_frame_cnt_0_1_dymux_28828), .ce(right_hi_if_timer_block_frame_cnt_0_1_ceinv_28824), .clk(right_hi_if_timer_block_frame_cnt_0_1_clkinv_28825), .rst(right_hi_if_timer_block_frame_cnt_0_1_ffy_rstand_28834), .o(right_hi_if_timer_block_frame_cnt_0_1_8622) );
x_buf  right_hi_if_timer_block_frame_cnt_0_1_ffy_rstand ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_frame_cnt_0_1_ffy_rstand_28834) );
x_lut4_0x3202 control_logic_data_mux0000_11_28_sw0 ( .i0( nlwbuffersignal_control_logic_data_mux0000_11_28_sw0_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_11_28_sw0_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_11_28_sw0_adr3 ), .i3( left_hi_if_timer_block_hibcr_int_11_ ), .o( n194 ) ) ;
x_ff_NO_set  right_hi_if_timer_block_frame_cnt_1_1 (  .i(right_hi_if_timer_block_frame_cnt_1_1_dymux_28896), .ce(right_hi_if_timer_block_frame_cnt_1_1_ceinv_28892), .clk(right_hi_if_timer_block_frame_cnt_1_1_clkinv_28893), .rst(right_hi_if_timer_block_frame_cnt_1_1_ffy_rstand_28902), .o(right_hi_if_timer_block_frame_cnt_1_1_8623) );
x_buf  right_hi_if_timer_block_frame_cnt_1_1_ffy_rstand ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_frame_cnt_1_1_ffy_rstand_28902) );
x_ff_NO_set  left_hi_if_timer_block_frame_cnt_1_1 (  .i(left_hi_if_timer_block_frame_cnt_1_1_dymux_28913), .ce(left_hi_if_timer_block_frame_cnt_1_1_ceinv_28909), .clk(left_hi_if_timer_block_frame_cnt_1_1_clkinv_28910), .rst(left_hi_if_timer_block_frame_cnt_1_1_ffy_rstand_28919), .o(left_hi_if_timer_block_frame_cnt_1_1_7459) );
x_buf  left_hi_if_timer_block_frame_cnt_1_1_ffy_rstand ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_frame_cnt_1_1_ffy_rstand_28919) );
x_ff_NO_set  right_hi_if_timer_block_frame_cnt_1_2 (  .i(right_hi_if_timer_block_frame_cnt_1_2_dymux_28930), .ce(right_hi_if_timer_block_frame_cnt_1_2_ceinv_28926), .clk(right_hi_if_timer_block_frame_cnt_1_2_clkinv_28927), .rst(right_hi_if_timer_block_frame_cnt_1_2_ffy_rstand_28936), .o(right_hi_if_timer_block_frame_cnt_1_2_7437) );
x_buf  right_hi_if_timer_block_frame_cnt_1_2_ffy_rstand ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_frame_cnt_1_2_ffy_rstand_28936) );
x_ff_NO_set  left_hi_if_timer_block_frame_cnt_1_2 (  .i(left_hi_if_timer_block_frame_cnt_1_2_dymux_28947), .ce(left_hi_if_timer_block_frame_cnt_1_2_ceinv_28943), .clk(left_hi_if_timer_block_frame_cnt_1_2_clkinv_28944), .rst(left_hi_if_timer_block_frame_cnt_1_2_ffy_rstand_28953), .o(left_hi_if_timer_block_frame_cnt_1_2_7427) );
x_buf  left_hi_if_timer_block_frame_cnt_1_2_ffy_rstand ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_frame_cnt_1_2_ffy_rstand_28953) );
x_ff_NO_set  left_hi_if_timer_block_frame_cnt_2_1 (  .i(left_hi_if_timer_block_frame_cnt_2_1_dymux_28993), .ce(left_hi_if_timer_block_frame_cnt_2_1_ceinv_28989), .clk(left_hi_if_timer_block_frame_cnt_2_1_clkinv_28990), .rst(left_hi_if_timer_block_frame_cnt_2_1_ffy_rstand_28999), .o(left_hi_if_timer_block_frame_cnt_2_1_7460) );
x_buf  left_hi_if_timer_block_frame_cnt_2_1_ffy_rstand ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_frame_cnt_2_1_ffy_rstand_28999) );
x_ff_NO_set  right_hi_if_timer_block_frame_cnt_2_2 (  .i(right_hi_if_timer_block_frame_cnt_2_2_dymux_29010), .ce(right_hi_if_timer_block_frame_cnt_2_2_ceinv_29006), .clk(right_hi_if_timer_block_frame_cnt_2_2_clkinv_29007), .rst(right_hi_if_timer_block_frame_cnt_2_2_ffy_rstand_29016), .o(right_hi_if_timer_block_frame_cnt_2_2_7438) );
x_buf  right_hi_if_timer_block_frame_cnt_2_2_ffy_rstand ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_frame_cnt_2_2_ffy_rstand_29016) );
x_ff_NO_set  left_hi_if_timer_block_frame_cnt_2_2 (  .i(left_hi_if_timer_block_frame_cnt_2_2_dymux_29027), .ce(left_hi_if_timer_block_frame_cnt_2_2_ceinv_29023), .clk(left_hi_if_timer_block_frame_cnt_2_2_clkinv_29024), .rst(left_hi_if_timer_block_frame_cnt_2_2_ffy_rstand_29033), .o(left_hi_if_timer_block_frame_cnt_2_2_7428) );
x_buf  left_hi_if_timer_block_frame_cnt_2_2_ffy_rstand ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_frame_cnt_2_2_ffy_rstand_29033) );
x_ff_NO_set  right_hi_if_timer_block_frame_cnt_3_1 (  .i(right_hi_if_timer_block_frame_cnt_3_1_dymux_29044), .ce(right_hi_if_timer_block_frame_cnt_3_1_ceinv_29040), .clk(right_hi_if_timer_block_frame_cnt_3_1_clkinv_29041), .rst(right_hi_if_timer_block_frame_cnt_3_1_ffy_rstand_29050), .o(right_hi_if_timer_block_frame_cnt_3_1_8625) );
x_buf  right_hi_if_timer_block_frame_cnt_3_1_ffy_rstand ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_frame_cnt_3_1_ffy_rstand_29050) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_10 (  .i ( right_hi_if_dataout_block_clk_loop_11__dymux_29138 ), .ce ( right_hi_if_dataout_block_clk_loop_11__ceinv_29134 ), .clk ( right_hi_if_dataout_block_clk_loop_11__clkinv_29135 ), .rst ( right_hi_if_dataout_block_clk_loop_11__srinv_29136 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[10] ) );
x_ff_NO_set  left_hi_if_timer_block_frame_cnt_3_2 (  .i(left_hi_if_timer_block_frame_cnt_3_2_dymux_29095), .ce(left_hi_if_timer_block_frame_cnt_3_2_ceinv_29091), .clk(left_hi_if_timer_block_frame_cnt_3_2_clkinv_29092), .rst(left_hi_if_timer_block_frame_cnt_3_2_ffy_rstand_29101), .o(left_hi_if_timer_block_frame_cnt_3_2_7429) );
x_buf  left_hi_if_timer_block_frame_cnt_3_2_ffy_rstand ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_frame_cnt_3_2_ffy_rstand_29101) );
x_ff_NO_set  right_hi_if_timer_block_frame_cnt_3_2 (  .i(right_hi_if_timer_block_frame_cnt_3_2_dymux_29078), .ce(right_hi_if_timer_block_frame_cnt_3_2_ceinv_29074), .clk(right_hi_if_timer_block_frame_cnt_3_2_clkinv_29075), .rst(right_hi_if_timer_block_frame_cnt_3_2_ffy_rstand_29084), .o(right_hi_if_timer_block_frame_cnt_3_2_7439) );
x_buf  right_hi_if_timer_block_frame_cnt_3_2_ffy_rstand ( .i(right_hi_if_timer_block_shift_an_b_or0000_0), .o(right_hi_if_timer_block_frame_cnt_3_2_ffy_rstand_29084) );
x_ff_NO_set  left_hi_if_timer_block_frame_cnt_3_1 (  .i(left_hi_if_timer_block_frame_cnt_3_1_dymux_29061), .ce(left_hi_if_timer_block_frame_cnt_3_1_ceinv_29057), .clk(left_hi_if_timer_block_frame_cnt_3_1_clkinv_29058), .rst(left_hi_if_timer_block_frame_cnt_3_1_ffy_rstand_29067), .o(left_hi_if_timer_block_frame_cnt_3_1_7461) );
x_buf  left_hi_if_timer_block_frame_cnt_3_1_ffy_rstand ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_frame_cnt_3_1_ffy_rstand_29067) );
x_lut4_0x0800 control_logic_hitcr_wr_r_cmp_eq00001 ( .i0( n121 ), .i1( n231_0 ), .i2( nlwbuffersignal_control_logic_hitcr_wr_r_cmp_eq00001_adr3 ), .i3( n25_0 ), .o( hitcr_wr_r ) ) ;
x_lut4_0xffcc left_hi_if_datain_block_data_shiftintq_or00001 ( .i1( nlwbuffersignal_left_hi_if_datain_block_data_shiftintq_or00001_adr2 ), .i3( left_hi_if_datain_block_data_shiftintqq_8610 ), .o( left_hi_if_datain_block_data_shiftintq_or0000 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_10 (  .i ( left_hi_if_dataout_block_clk_loop_11__dymux_29166 ), .ce ( left_hi_if_dataout_block_clk_loop_11__ceinv_29162 ), .clk ( left_hi_if_dataout_block_clk_loop_11__clkinv_29163 ), .rst ( left_hi_if_dataout_block_clk_loop_11__srinv_29164 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[10] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_11 (  .i ( right_hi_if_dataout_block_clk_loop_11__dxmux_29147 ), .ce ( right_hi_if_dataout_block_clk_loop_11__ceinv_29134 ), .clk ( right_hi_if_dataout_block_clk_loop_11__clkinv_29135 ), .rst ( right_hi_if_dataout_block_clk_loop_11__srinv_29136 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[11] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_11 (  .i ( left_hi_if_dataout_block_clk_loop_11__dxmux_29175 ), .ce ( left_hi_if_dataout_block_clk_loop_11__ceinv_29162 ), .clk ( left_hi_if_dataout_block_clk_loop_11__clkinv_29163 ), .rst ( left_hi_if_dataout_block_clk_loop_11__srinv_29164 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[11] ) );
x_lut4_0xfcfc right_hi_if_datain_block_data_shiftintq_or00001 ( .i1( nlwbuffersignal_right_hi_if_datain_block_data_shiftintq_or00001_adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_data_shiftintq_or00001_adr3 ), .o( right_hi_if_datain_block_data_shiftintq_or0000 ) ) ;
x_lut4_0x0800 control_logic_hibcr_wr_r_cmp_eq00001 ( .i0( n121 ), .i1( n231_0 ), .i2( nlwbuffersignal_control_logic_hibcr_wr_r_cmp_eq00001_adr3 ), .i3( n24_0 ), .o( hibcr_wr_r ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_12 (  .i ( left_hi_if_dataout_block_clk_loop_13__dymux_29274 ), .ce ( left_hi_if_dataout_block_clk_loop_13__ceinv_29270 ), .clk ( left_hi_if_dataout_block_clk_loop_13__clkinv_29271 ), .rst ( left_hi_if_dataout_block_clk_loop_13__srinv_29272 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[12] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_13 (  .i ( right_hi_if_dataout_block_clk_loop_13__dxmux_29227 ), .ce ( right_hi_if_dataout_block_clk_loop_13__ceinv_29214 ), .clk ( right_hi_if_dataout_block_clk_loop_13__clkinv_29215 ), .rst ( right_hi_if_dataout_block_clk_loop_13__srinv_29216 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[13] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_21 (  .i ( right_hi_if_dataout_block_clk_loop_21__dxmux_29255 ), .ce ( right_hi_if_dataout_block_clk_loop_21__ceinv_29242 ), .clk ( right_hi_if_dataout_block_clk_loop_21__clkinv_29243 ), .rst ( right_hi_if_dataout_block_clk_loop_21__srinv_29244 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[21] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_20 (  .i ( right_hi_if_dataout_block_clk_loop_21__dymux_29246 ), .ce ( right_hi_if_dataout_block_clk_loop_21__ceinv_29242 ), .clk ( right_hi_if_dataout_block_clk_loop_21__clkinv_29243 ), .rst ( right_hi_if_dataout_block_clk_loop_21__srinv_29244 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[20] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_12 (  .i ( right_hi_if_dataout_block_clk_loop_13__dymux_29218 ), .ce ( right_hi_if_dataout_block_clk_loop_13__ceinv_29214 ), .clk ( right_hi_if_dataout_block_clk_loop_13__clkinv_29215 ), .rst ( right_hi_if_dataout_block_clk_loop_13__srinv_29216 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[12] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_15 (  .i ( right_hi_if_dataout_block_clk_loop_15__dxmux_29339 ), .ce ( right_hi_if_dataout_block_clk_loop_15__ceinv_29326 ), .clk ( right_hi_if_dataout_block_clk_loop_15__clkinv_29327 ), .rst ( right_hi_if_dataout_block_clk_loop_15__srinv_29328 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[15] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_13 (  .i ( left_hi_if_dataout_block_clk_loop_13__dxmux_29283 ), .ce ( left_hi_if_dataout_block_clk_loop_13__ceinv_29270 ), .clk ( left_hi_if_dataout_block_clk_loop_13__clkinv_29271 ), .rst ( left_hi_if_dataout_block_clk_loop_13__srinv_29272 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[13] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_31 (  .i ( right_hi_if_dataout_block_clk_loop_31__dxmux_29395 ), .ce ( right_hi_if_dataout_block_clk_loop_31__ceinv_29382 ), .clk ( right_hi_if_dataout_block_clk_loop_31__clkinv_29383 ), .rst ( right_hi_if_dataout_block_clk_loop_31__srinv_29384 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[31] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_22 (  .i ( right_hi_if_dataout_block_clk_loop_23__dymux_29358 ), .ce ( right_hi_if_dataout_block_clk_loop_23__ceinv_29354 ), .clk ( right_hi_if_dataout_block_clk_loop_23__clkinv_29355 ), .rst ( right_hi_if_dataout_block_clk_loop_23__srinv_29356 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[22] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_14 (  .i ( right_hi_if_dataout_block_clk_loop_15__dymux_29330 ), .ce ( right_hi_if_dataout_block_clk_loop_15__ceinv_29326 ), .clk ( right_hi_if_dataout_block_clk_loop_15__clkinv_29327 ), .rst ( right_hi_if_dataout_block_clk_loop_15__srinv_29328 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[14] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_30 (  .i ( right_hi_if_dataout_block_clk_loop_31__dymux_29386 ), .ce ( right_hi_if_dataout_block_clk_loop_31__ceinv_29382 ), .clk ( right_hi_if_dataout_block_clk_loop_31__clkinv_29383 ), .rst ( right_hi_if_dataout_block_clk_loop_31__srinv_29384 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[30] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_23 (  .i ( right_hi_if_dataout_block_clk_loop_23__dxmux_29367 ), .ce ( right_hi_if_dataout_block_clk_loop_23__ceinv_29354 ), .clk ( right_hi_if_dataout_block_clk_loop_23__clkinv_29355 ), .rst ( right_hi_if_dataout_block_clk_loop_23__srinv_29356 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[23] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_23 (  .i ( left_hi_if_dataout_block_clk_loop_23__dxmux_29451 ), .ce ( left_hi_if_dataout_block_clk_loop_23__ceinv_29438 ), .clk ( left_hi_if_dataout_block_clk_loop_23__clkinv_29439 ), .rst ( left_hi_if_dataout_block_clk_loop_23__srinv_29440 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[23] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_17 (  .i ( right_hi_if_dataout_block_clk_loop_17__dxmux_29507 ), .ce ( right_hi_if_dataout_block_clk_loop_17__ceinv_29494 ), .clk ( right_hi_if_dataout_block_clk_loop_17__clkinv_29495 ), .rst ( right_hi_if_dataout_block_clk_loop_17__srinv_29496 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[17] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_22 (  .i ( left_hi_if_dataout_block_clk_loop_23__dymux_29442 ), .ce ( left_hi_if_dataout_block_clk_loop_23__ceinv_29438 ), .clk ( left_hi_if_dataout_block_clk_loop_23__clkinv_29439 ), .rst ( left_hi_if_dataout_block_clk_loop_23__srinv_29440 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[22] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_18 (  .i ( left_hi_if_dataout_block_clk_loop_19__dymux_29666 ), .ce ( left_hi_if_dataout_block_clk_loop_19__ceinv_29662 ), .clk ( left_hi_if_dataout_block_clk_loop_19__clkinv_29663 ), .rst ( left_hi_if_dataout_block_clk_loop_19__srinv_29664 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[18] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_16 (  .i ( right_hi_if_dataout_block_clk_loop_17__dymux_29498 ), .ce ( right_hi_if_dataout_block_clk_loop_17__ceinv_29494 ), .clk ( right_hi_if_dataout_block_clk_loop_17__clkinv_29495 ), .rst ( right_hi_if_dataout_block_clk_loop_17__srinv_29496 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[16] ) );
x_lut4_0x0008 control_logic_clk_loop_hi_wr_r_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_clk_loop_hi_wr_r_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_clk_loop_hi_wr_r_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_clk_loop_hi_wr_r_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_clk_loop_hi_wr_r_cmp_eq00001_adr4 ), .o( clk_loop_hi_wr_r ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_16 (  .i ( left_hi_if_dataout_block_clk_loop_17__dymux_29554 ), .ce ( left_hi_if_dataout_block_clk_loop_17__ceinv_29550 ), .clk ( left_hi_if_dataout_block_clk_loop_17__clkinv_29551 ), .rst ( left_hi_if_dataout_block_clk_loop_17__srinv_29552 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[16] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_24 (  .i ( left_hi_if_dataout_block_clk_loop_25__dymux_29582 ), .ce ( left_hi_if_dataout_block_clk_loop_25__ceinv_29578 ), .clk ( left_hi_if_dataout_block_clk_loop_25__clkinv_29579 ), .rst ( left_hi_if_dataout_block_clk_loop_25__srinv_29580 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[24] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_17 (  .i ( left_hi_if_dataout_block_clk_loop_17__dxmux_29563 ), .ce ( left_hi_if_dataout_block_clk_loop_17__ceinv_29550 ), .clk ( left_hi_if_dataout_block_clk_loop_17__clkinv_29551 ), .rst ( left_hi_if_dataout_block_clk_loop_17__srinv_29552 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[17] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_18 (  .i ( right_hi_if_dataout_block_clk_loop_19__dymux_29610 ), .ce ( right_hi_if_dataout_block_clk_loop_19__ceinv_29606 ), .clk ( right_hi_if_dataout_block_clk_loop_19__clkinv_29607 ), .rst ( right_hi_if_dataout_block_clk_loop_19__srinv_29608 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[18] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_29 (  .i ( right_hi_if_dataout_block_clk_loop_29__dxmux_29731 ), .ce ( right_hi_if_dataout_block_clk_loop_29__ceinv_29718 ), .clk ( right_hi_if_dataout_block_clk_loop_29__clkinv_29719 ), .rst ( right_hi_if_dataout_block_clk_loop_29__srinv_29720 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[29] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_25 (  .i ( left_hi_if_dataout_block_clk_loop_25__dxmux_29591 ), .ce ( left_hi_if_dataout_block_clk_loop_25__ceinv_29578 ), .clk ( left_hi_if_dataout_block_clk_loop_25__clkinv_29579 ), .rst ( left_hi_if_dataout_block_clk_loop_25__srinv_29580 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[25] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_28 (  .i ( right_hi_if_dataout_block_clk_loop_29__dymux_29722 ), .ce ( right_hi_if_dataout_block_clk_loop_29__ceinv_29718 ), .clk ( right_hi_if_dataout_block_clk_loop_29__clkinv_29719 ), .rst ( right_hi_if_dataout_block_clk_loop_29__srinv_29720 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[28] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_27 (  .i ( right_hi_if_dataout_block_clk_loop_27__dxmux_29647 ), .ce ( right_hi_if_dataout_block_clk_loop_27__ceinv_29634 ), .clk ( right_hi_if_dataout_block_clk_loop_27__clkinv_29635 ), .rst ( right_hi_if_dataout_block_clk_loop_27__srinv_29636 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[27] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_19 (  .i ( right_hi_if_dataout_block_clk_loop_19__dxmux_29619 ), .ce ( right_hi_if_dataout_block_clk_loop_19__ceinv_29606 ), .clk ( right_hi_if_dataout_block_clk_loop_19__clkinv_29607 ), .rst ( right_hi_if_dataout_block_clk_loop_19__srinv_29608 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[19] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_26 (  .i ( right_hi_if_dataout_block_clk_loop_27__dymux_29638 ), .ce ( right_hi_if_dataout_block_clk_loop_27__ceinv_29634 ), .clk ( right_hi_if_dataout_block_clk_loop_27__clkinv_29635 ), .rst ( right_hi_if_dataout_block_clk_loop_27__srinv_29636 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[26] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_19 (  .i ( left_hi_if_dataout_block_clk_loop_19__dxmux_29675 ), .ce ( left_hi_if_dataout_block_clk_loop_19__ceinv_29662 ), .clk ( left_hi_if_dataout_block_clk_loop_19__clkinv_29663 ), .rst ( left_hi_if_dataout_block_clk_loop_19__srinv_29664 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[19] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_26 (  .i ( left_hi_if_dataout_block_clk_loop_27__dymux_29694 ), .ce ( left_hi_if_dataout_block_clk_loop_27__ceinv_29690 ), .clk ( left_hi_if_dataout_block_clk_loop_27__clkinv_29691 ), .rst ( left_hi_if_dataout_block_clk_loop_27__srinv_29692 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[26] ) );
x_lut4_0xfafc control_logic_data_mux0000_11_70 ( .i0( right_hi_if_timer_block_hibcr_int_11_ ), .i1( right_hi_if_timer_block_hitcr_int_11_ ), .i2( n168 ), .i3( nlwbuffersignal_control_logic_data_mux0000_11_70_adr4 ), .o( control_logic_data_mux0000_11_70_29805 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_27 (  .i ( left_hi_if_dataout_block_clk_loop_27__dxmux_29703 ), .ce ( left_hi_if_dataout_block_clk_loop_27__ceinv_29690 ), .clk ( left_hi_if_dataout_block_clk_loop_27__clkinv_29691 ), .rst ( left_hi_if_dataout_block_clk_loop_27__srinv_29692 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[27] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_29 (  .i ( left_hi_if_dataout_block_clk_loop_29__dxmux_29759 ), .ce ( left_hi_if_dataout_block_clk_loop_29__ceinv_29746 ), .clk ( left_hi_if_dataout_block_clk_loop_29__clkinv_29747 ), .rst ( left_hi_if_dataout_block_clk_loop_29__srinv_29748 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[29] ) );
x_lut4_0xeeec right_hi_if_datain_block_wr_inpcap_mux000019 ( .i0( right_hi_if_datain_block_wr_inpcap_8167 ), .i1( right_hi_if_datain_block_statesda_scl_fsm_ffd6_8239 ), .i2( right_hi_if_datain_block_wr_inpcap_mux00002_0 ), .i3( right_hi_if_datain_block_wr_inpcap_mux00005_8652 ), .o( right_hi_if_datain_block_wr_inpcap_mux0000 ) ) ;
x_lut4_0xffee right_hi_if_datain_block_wr_inpcap_mux00005 ( .i0( nlwbuffersignal_right_hi_if_datain_block_wr_inpcap_mux00005_adr1 ), .i1( right_hi_if_datain_block_n29 ), .i3( nlwbuffersignal_right_hi_if_datain_block_wr_inpcap_mux00005_adr4 ), .o( right_hi_if_datain_block_wr_inpcap_mux00005_pack_2 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_28 (  .i ( left_hi_if_dataout_block_clk_loop_29__dymux_29750 ), .ce ( left_hi_if_dataout_block_clk_loop_29__ceinv_29746 ), .clk ( left_hi_if_dataout_block_clk_loop_29__clkinv_29747 ), .rst ( left_hi_if_dataout_block_clk_loop_29__srinv_29748 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[28] ) );
x_ff_NO_set  right_hi_if_datain_block_icc_icrp (  .i(right_hi_if_datain_block_icc_icrp_dymux_29776), .ce(right_hi_if_datain_block_icc_icrp_ceinv_29772), .clk(right_hi_if_datain_block_icc_icrp_clkinv_29773), .rst(right_hi_if_datain_block_icc_icrp_ffy_rstand_29782), .o(right_hi_if_datain_block_icc_icrp_8454) );
x_buf  right_hi_if_datain_block_icc_icrp_ffy_rstand ( .i(right_hi_if_datain_block_icc_icrp_or0000), .o(right_hi_if_datain_block_icc_icrp_ffy_rstand_29782) );
x_ff_NO_set  right_hi_if_datain_block_i2cs_wrq (  .i(right_hi_if_datain_block_i2cs_wrq_dymux_29910), .ce(right_hi_if_datain_block_i2cs_wrq_ceinv_29906), .clk(right_hi_if_datain_block_i2cs_wrq_clkinv_29907), .rst(right_hi_if_datain_block_i2cs_wrq_ffy_rstand_29916), .o(right_hi_if_datain_block_i2cs_wrq_7908) );
x_buf  right_hi_if_datain_block_i2cs_wrq_ffy_rstand ( .i(right_hi_if_datain_block_i2cs_wrq_or0000), .o(right_hi_if_datain_block_i2cs_wrq_ffy_rstand_29916) );
x_lut4_0x1500 left_hi_if_datain_block_statesda_scl_fsm_ffd7_in17 ( .i0( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr1 ), .i1( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr2 ), .i2( left_hi_if_datain_block_rstbitcnt_8398 ), .i3( left_hi_if_datain_block_statesda_scl_fsm_ffd4_8278 ), .o( left_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_pack_1 ) ) ;
x_lut4_0xeeec left_hi_if_datain_block_wr_inpcap_mux000019 ( .i0( left_hi_if_datain_block_wr_inpcap_8158 ), .i1( nlwbuffersignal_left_hi_if_datain_block_wr_inpcap_mux000019_adr2 ), .i2( left_hi_if_datain_block_wr_inpcap_mux00002_0 ), .i3( left_hi_if_datain_block_wr_inpcap_mux00005_8650 ), .o( left_hi_if_datain_block_wr_inpcap_mux0000 ) ) ;
x_lut4_0xfdff control_logic_data_mux0000_11_70_sw0 ( .i0( nlwbuffersignal_control_logic_data_mux0000_11_70_sw0_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_11_70_sw0_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_11_70_sw0_adr3 ), .i3( n121 ), .o( n168_pack_1 ) ) ;
x_lut4_0xfefe left_hi_if_datain_block_wr_inpcap_mux00005 ( .i0( left_hi_if_datain_block_statesda_scl_fsm_ffd4_8278 ), .i1( left_hi_if_datain_block_n29 ), .i2( left_hi_if_datain_block_statesda_scl_fsm_ffd10_8097 ), .o( left_hi_if_datain_block_wr_inpcap_mux00005_pack_2 ) ) ;
x_ff_NO_ce_rst_set  common_functions_resf_t_1 (  .i(common_functions_resf_t_1_dymux_30050), .clk(common_functions_resf_t_1_clkinv_30048), .o(common_functions_resf_t_1_7466) );
x_ff_NO_set  right_hi_if_datain_block_wr_inpcap (  .i(right_hi_if_datain_block_wr_inpcap_dxmux_29876), .ce(right_hi_if_datain_block_wr_inpcap_ceinv_29858), .clk(right_hi_if_datain_block_wr_inpcap_clkinv_29859), .rst(right_hi_if_datain_block_wr_inpcap_ffx_rstand_29882), .o(right_hi_if_datain_block_wr_inpcap_8167) );
x_buf  right_hi_if_datain_block_wr_inpcap_ffx_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_wr_inpcap_ffx_rstand_29882) );
x_ff_NO_set  left_hi_if_datain_block_wr_inpcap (  .i(left_hi_if_datain_block_wr_inpcap_dxmux_29838), .ce(left_hi_if_datain_block_wr_inpcap_ceinv_29820), .clk(left_hi_if_datain_block_wr_inpcap_clkinv_29821), .rst(left_hi_if_datain_block_wr_inpcap_ffx_rstand_29844), .o(left_hi_if_datain_block_wr_inpcap_8158) );
x_buf  left_hi_if_datain_block_wr_inpcap_ffx_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_wr_inpcap_ffx_rstand_29844) );
x_ff_NO_set  left_hi_if_datain_block_statesda_scl_fsm_ffd7 (  .i(left_hi_if_datain_block_statesda_scl_fsm_ffd7_dxmux_29948), .ce(left_hi_if_datain_block_statesda_scl_fsm_ffd7_ceinv_29930), .clk(left_hi_if_datain_block_statesda_scl_fsm_ffd7_clkinv_29931), .rst(left_hi_if_datain_block_statesda_scl_fsm_ffd7_ffx_rstand_29954), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd7_8223) );
x_buf  left_hi_if_datain_block_statesda_scl_fsm_ffd7_ffx_rstand ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_statesda_scl_fsm_ffd7_ffx_rstand_29954) );
x_lut4_0xeecc left_hi_if_datain_block_statesda_scl_fsm_ffd7_in28 ( .i0( left_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_0 ), .i1( left_hi_if_datain_block_statesda_scl_fsm_ffd9_8340 ), .i3( left_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_8654 ), .o( left_hi_if_datain_block_statesda_scl_fsm_ffd7_in ) ) ;
x_ff_NO_set  right_hi_if_inout_block_hiocr_7 (  .i ( right_hi_if_inout_block_hiocr_7__dxmux_30157 ), .ce ( right_hi_if_inout_block_hiocr_7__ceinv_30144 ), .clk ( right_hi_if_inout_block_hiocr_7__clkinv_30145 ), .rst ( right_hi_if_inout_block_hiocr_7__srinv_30146 ), .o ( \FlexBus_right_hi_if_inout_block_hiocr[7] ) );
x_lut4_0x1500 right_hi_if_datain_block_statesda_scl_fsm_ffd7_in17 ( .i0( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr1 ), .i1( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr2 ), .i2( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr3 ), .i3( right_hi_if_datain_block_statesda_scl_fsm_ffd4_8337 ), .o( right_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_pack_1 ) ) ;
x_ff_NO_set  right_hi_if_datain_block_statesda_scl_fsm_ffd7 (  .i(right_hi_if_datain_block_statesda_scl_fsm_ffd7_dxmux_29986), .ce(right_hi_if_datain_block_statesda_scl_fsm_ffd7_ceinv_29968), .clk(right_hi_if_datain_block_statesda_scl_fsm_ffd7_clkinv_29969), .rst(right_hi_if_datain_block_statesda_scl_fsm_ffd7_ffx_rstand_29992), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd7_8228) );
x_buf  right_hi_if_datain_block_statesda_scl_fsm_ffd7_ffx_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_statesda_scl_fsm_ffd7_ffx_rstand_29992) );
x_lut4_0xfcf0 right_hi_if_datain_block_statesda_scl_fsm_ffd7_in28 ( .i1( right_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_0 ), .i2( right_hi_if_datain_block_statesda_scl_fsm_ffd9_8339 ), .i3( right_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_8655 ), .o( right_hi_if_datain_block_statesda_scl_fsm_ffd7_in ) ) ;
x_ff_NO_rst  right_hi_if_inout_block_hiocr_0 (  .i ( right_hi_if_inout_block_hiocr_1__dymux_30065 ), .ce ( right_hi_if_inout_block_hiocr_1__ceinv_30061 ), .clk ( right_hi_if_inout_block_hiocr_1__clkinv_30062 ), .set ( right_hi_if_inout_block_hiocr_1__srinv_30063 ), .o ( \FlexBus_right_hi_if_inout_block_hiocr[0] ) );
x_ff_NO_set  right_hi_if_inout_block_hiocr_4 (  .i ( right_hi_if_inout_block_hiocr_5__dymux_30120 ), .ce ( right_hi_if_inout_block_hiocr_5__ceinv_30116 ), .clk ( right_hi_if_inout_block_hiocr_5__clkinv_30117 ), .rst ( right_hi_if_inout_block_hiocr_5__srinv_30118 ), .o ( \FlexBus_right_hi_if_inout_block_hiocr[4] ) );
x_lut4_0x0080 control_logic_hoenr_wr_r_cmp_eq00001 ( .i0( nlwbuffersignal_control_logic_hoenr_wr_r_cmp_eq00001_adr1 ), .i1( nlwbuffersignal_control_logic_hoenr_wr_r_cmp_eq00001_adr2 ), .i2( nlwbuffersignal_control_logic_hoenr_wr_r_cmp_eq00001_adr3 ), .i3( nlwbuffersignal_control_logic_hoenr_wr_r_cmp_eq00001_adr4 ), .o( hoenr_wr_r ) ) ;
x_ff_NO_set  right_hi_if_inout_block_hiocr_2 (  .i ( right_hi_if_inout_block_hiocr_3__dymux_30092 ), .ce ( right_hi_if_inout_block_hiocr_3__ceinv_30088 ), .clk ( right_hi_if_inout_block_hiocr_3__clkinv_30089 ), .rst ( right_hi_if_inout_block_hiocr_3__srinv_30090 ), .o ( \FlexBus_right_hi_if_inout_block_hiocr[2] ) );
x_ff_NO_set  right_hi_if_inout_block_hiocr_6 (  .i ( right_hi_if_inout_block_hiocr_7__dymux_30148 ), .ce ( right_hi_if_inout_block_hiocr_7__ceinv_30144 ), .clk ( right_hi_if_inout_block_hiocr_7__clkinv_30145 ), .rst ( right_hi_if_inout_block_hiocr_7__srinv_30146 ), .o ( \FlexBus_right_hi_if_inout_block_hiocr[6] ) );
x_ff_NO_set  right_hi_if_inout_block_hiocr_3 (  .i ( right_hi_if_inout_block_hiocr_3__dxmux_30101 ), .ce ( right_hi_if_inout_block_hiocr_3__ceinv_30088 ), .clk ( right_hi_if_inout_block_hiocr_3__clkinv_30089 ), .rst ( right_hi_if_inout_block_hiocr_3__srinv_30090 ), .o ( \FlexBus_right_hi_if_inout_block_hiocr[3] ) );
x_ff_NO_set  right_hi_if_inout_block_hiocr_1 (  .i ( right_hi_if_inout_block_hiocr_1__dxmux_30073 ), .ce ( right_hi_if_inout_block_hiocr_1__ceinv_30061 ), .clk ( right_hi_if_inout_block_hiocr_1__clkinv_30062 ), .rst ( right_hi_if_inout_block_hiocr_1__srinv_30063 ), .o ( \FlexBus_right_hi_if_inout_block_hiocr[1] ) );
x_ff_NO_set  right_hi_if_inout_block_hiocr_5 (  .i ( right_hi_if_inout_block_hiocr_5__dxmux_30129 ), .ce ( right_hi_if_inout_block_hiocr_5__ceinv_30116 ), .clk ( right_hi_if_inout_block_hiocr_5__clkinv_30117 ), .rst ( right_hi_if_inout_block_hiocr_5__srinv_30118 ), .o ( \FlexBus_right_hi_if_inout_block_hiocr[5] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_0 (  .i ( right_hi_if_dataout_block_clk_loop_1__dymux_30193 ), .ce ( right_hi_if_dataout_block_clk_loop_1__ceinv_30189 ), .clk ( right_hi_if_dataout_block_clk_loop_1__clkinv_30190 ), .rst ( right_hi_if_dataout_block_clk_loop_1__srinv_30191 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[0] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_2 (  .i ( right_hi_if_dataout_block_clk_loop_3__dymux_30249 ), .ce ( right_hi_if_dataout_block_clk_loop_3__ceinv_30245 ), .clk ( right_hi_if_dataout_block_clk_loop_3__clkinv_30246 ), .rst ( right_hi_if_dataout_block_clk_loop_3__srinv_30247 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[2] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_3 (  .i ( right_hi_if_dataout_block_clk_loop_3__dxmux_30258 ), .ce ( right_hi_if_dataout_block_clk_loop_3__ceinv_30245 ), .clk ( right_hi_if_dataout_block_clk_loop_3__clkinv_30246 ), .rst ( right_hi_if_dataout_block_clk_loop_3__srinv_30247 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[3] ) );
x_ff_NO_set  right_hi_if_inout_block_hiocr_8 (  .i ( right_hi_if_inout_block_hiocr_8__dymux_30174 ), .ce ( right_hi_if_inout_block_hiocr_8__ceinv_30170 ), .clk ( right_hi_if_inout_block_hiocr_8__clkinv_30171 ), .rst ( right_hi_if_inout_block_hiocr_8__ffy_rstand_30180 ), .o ( \FlexBus_right_hi_if_inout_block_hiocr[8] ) );
x_buf  right_hi_if_inout_block_hiocr_8__ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_inout_block_hiocr_8__ffy_rstand_30180) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_1 (  .i ( right_hi_if_dataout_block_clk_loop_1__dxmux_30202 ), .ce ( right_hi_if_dataout_block_clk_loop_1__ceinv_30189 ), .clk ( right_hi_if_dataout_block_clk_loop_1__clkinv_30190 ), .rst ( right_hi_if_dataout_block_clk_loop_1__srinv_30191 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[1] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_0 (  .i ( left_hi_if_dataout_block_clk_loop_1__dymux_30221 ), .ce ( left_hi_if_dataout_block_clk_loop_1__ceinv_30217 ), .clk ( left_hi_if_dataout_block_clk_loop_1__clkinv_30218 ), .rst ( left_hi_if_dataout_block_clk_loop_1__srinv_30219 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[0] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_3 (  .i ( left_hi_if_dataout_block_clk_loop_3__dxmux_30286 ), .ce ( left_hi_if_dataout_block_clk_loop_3__ceinv_30273 ), .clk ( left_hi_if_dataout_block_clk_loop_3__clkinv_30274 ), .rst ( left_hi_if_dataout_block_clk_loop_3__srinv_30275 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[3] ) );
x_lut4_0x0001 right_hi_if_datain_block_bytecntzeroflag_or000030 ( .i0( nlwbuffersignal_right_hi_if_datain_block_bytecntzeroflag_or000030_adr1 ), .i1( \FlexBus_right_hi_if_datain_block_i2csbytecnt[11] ), .i2( \FlexBus_right_hi_if_datain_block_i2csbytecnt[12] ), .i3( \FlexBus_right_hi_if_datain_block_i2csbytecnt[10] ), .o( right_hi_if_datain_block_bytecntzeroflag_or000030_30315 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_5 (  .i ( right_hi_if_dataout_block_clk_loop_5__dxmux_30338 ), .ce ( right_hi_if_dataout_block_clk_loop_5__ceinv_30325 ), .clk ( right_hi_if_dataout_block_clk_loop_5__clkinv_30326 ), .rst ( right_hi_if_dataout_block_clk_loop_5__srinv_30327 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[5] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_2 (  .i ( left_hi_if_dataout_block_clk_loop_3__dymux_30277 ), .ce ( left_hi_if_dataout_block_clk_loop_3__ceinv_30273 ), .clk ( left_hi_if_dataout_block_clk_loop_3__clkinv_30274 ), .rst ( left_hi_if_dataout_block_clk_loop_3__srinv_30275 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[2] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_4 (  .i ( right_hi_if_dataout_block_clk_loop_5__dymux_30329 ), .ce ( right_hi_if_dataout_block_clk_loop_5__ceinv_30325 ), .clk ( right_hi_if_dataout_block_clk_loop_5__clkinv_30326 ), .rst ( right_hi_if_dataout_block_clk_loop_5__srinv_30327 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[4] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_6 (  .i ( right_hi_if_dataout_block_clk_loop_7__dymux_30385 ), .ce ( right_hi_if_dataout_block_clk_loop_7__ceinv_30381 ), .clk ( right_hi_if_dataout_block_clk_loop_7__clkinv_30382 ), .rst ( right_hi_if_dataout_block_clk_loop_7__srinv_30383 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[6] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_8 (  .i ( left_hi_if_dataout_block_clk_loop_9__dymux_30493 ), .ce ( left_hi_if_dataout_block_clk_loop_9__ceinv_30489 ), .clk ( left_hi_if_dataout_block_clk_loop_9__clkinv_30490 ), .rst ( left_hi_if_dataout_block_clk_loop_9__srinv_30491 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[8] ) );
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_6 (  .i ( left_hi_if_dataout_block_clk_loop_7__dymux_30413 ), .ce ( left_hi_if_dataout_block_clk_loop_7__ceinv_30409 ), .clk ( left_hi_if_dataout_block_clk_loop_7__clkinv_30410 ), .rst ( left_hi_if_dataout_block_clk_loop_7__srinv_30411 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[6] ) );
x_ff_NO_set  left_hi_if_dataout_block_p4lcr_11 (  .i(left_hi_if_dataout_block_p4lcr_12__dymux_30588), .ce(left_hi_if_dataout_block_p4lcr_12__ceinv_30584), .clk(left_hi_if_dataout_block_p4lcr_12__clkinv_30585), .rst(left_hi_if_dataout_block_p4lcr_12__srinv_30586), .o(left_hi_if_dataout_block_p4lcr_11_) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_7 (  .i ( right_hi_if_dataout_block_clk_loop_7__dxmux_30394 ), .ce ( right_hi_if_dataout_block_clk_loop_7__ceinv_30381 ), .clk ( right_hi_if_dataout_block_clk_loop_7__clkinv_30382 ), .rst ( right_hi_if_dataout_block_clk_loop_7__srinv_30383 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[7] ) );
x_lut4_0x0001 left_hi_if_datain_block_bytecntzeroflag_or000017 ( .i0( \FlexBus_left_hi_if_datain_block_i2csbytecnt[2] ), .i1( \FlexBus_left_hi_if_datain_block_i2csbytecnt[4] ), .i2( \FlexBus_left_hi_if_datain_block_i2csbytecnt[5] ), .i3( \FlexBus_left_hi_if_datain_block_i2csbytecnt[3] ), .o( left_hi_if_datain_block_bytecntzeroflag_or000017_30439 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_7 (  .i ( left_hi_if_dataout_block_clk_loop_7__dxmux_30422 ), .ce ( left_hi_if_dataout_block_clk_loop_7__ceinv_30409 ), .clk ( left_hi_if_dataout_block_clk_loop_7__clkinv_30410 ), .rst ( left_hi_if_dataout_block_clk_loop_7__srinv_30411 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[7] ) );
x_lut4_0x0001 right_hi_if_datain_block_bytecntzeroflag_or000017 ( .i0( nlwbuffersignal_right_hi_if_datain_block_bytecntzeroflag_or000017_adr1 ), .i1( \FlexBus_right_hi_if_datain_block_i2csbytecnt[4] ), .i2( \FlexBus_right_hi_if_datain_block_i2csbytecnt[3] ), .i3( \FlexBus_right_hi_if_datain_block_i2csbytecnt[2] ), .o( right_hi_if_datain_block_bytecntzeroflag_or000017_30451 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_8 (  .i ( right_hi_if_dataout_block_clk_loop_9__dymux_30465 ), .ce ( right_hi_if_dataout_block_clk_loop_9__ceinv_30461 ), .clk ( right_hi_if_dataout_block_clk_loop_9__clkinv_30462 ), .rst ( right_hi_if_dataout_block_clk_loop_9__srinv_30463 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[8] ) );
x_ff_NO_set  right_hi_if_dataout_block_clk_loop_9 (  .i ( right_hi_if_dataout_block_clk_loop_9__dxmux_30474 ), .ce ( right_hi_if_dataout_block_clk_loop_9__ceinv_30461 ), .clk ( right_hi_if_dataout_block_clk_loop_9__clkinv_30462 ), .rst ( right_hi_if_dataout_block_clk_loop_9__srinv_30463 ), .o ( \FlexBus_right_hi_if_dataout_block_clk_loop[9] ) );
x_lut4_0x0001 left_hi_if_datain_block_bytecntzeroflag_or000054 ( .i0( \FlexBus_left_hi_if_datain_block_i2csbytecnt[6] ), .i1( \FlexBus_left_hi_if_datain_block_i2csbytecnt[8] ), .i2( \FlexBus_left_hi_if_datain_block_i2csbytecnt[9] ), .i3( \FlexBus_left_hi_if_datain_block_i2csbytecnt[7] ), .o( left_hi_if_datain_block_bytecntzeroflag_or000054_30519 ) ) ;
x_lut4_0x5410 control_logic_data_mux0000_12_28_sw0 ( .i0( nlwbuffersignal_control_logic_data_mux0000_12_28_sw0_adr1 ), .i1( nlwbuffersignal_control_logic_data_mux0000_12_28_sw0_adr2 ), .i2( nlwbuffersignal_control_logic_data_mux0000_12_28_sw0_adr3 ), .i3( left_hi_if_timer_block_hibcr_int_12_ ), .o( n216 ) ) ;
x_ff_NO_set  left_hi_if_dataout_block_clk_loop_9 (  .i ( left_hi_if_dataout_block_clk_loop_9__dxmux_30502 ), .ce ( left_hi_if_dataout_block_clk_loop_9__ceinv_30489 ), .clk ( left_hi_if_dataout_block_clk_loop_9__clkinv_30490 ), .rst ( left_hi_if_dataout_block_clk_loop_9__srinv_30491 ), .o ( \FlexBus_left_hi_if_dataout_block_clk_loop[9] ) );
x_ff_NO_ce_set  right_hi_if_timer_block_brb (  .i(right_hi_if_timer_block_brb_dymux_30558), .clk(right_hi_if_timer_block_brb_clkinv_30555), .rst(right_hi_if_timer_block_brb_ffy_rstand_30563), .o(right_hi_if_timer_block_brb_8599) );
x_buf  right_hi_if_timer_block_brb_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_timer_block_brb_ffy_rstand_30563) );
x_ff_NO_rst  left_hi_if_datain_block_i2c_sclint (  .i(left_hi_if_datain_block_i2c_sclint_dxmux_30679), .ce(left_hi_if_datain_block_i2c_sclint_ceinv_30661), .clk(left_hi_if_datain_block_i2c_sclint_clkinv_30662), .set(left_hi_if_datain_block_i2c_sclint_ffx_set), .o(left_hi_if_datain_block_i2c_sclint_7898) );
x_buf  left_hi_if_datain_block_i2c_sclint_ffx_setor ( .i(common_functions_resf_t_7470), .o(left_hi_if_datain_block_i2c_sclint_ffx_set) );
x_lut4_0x0001 right_hi_if_datain_block_bytecntzeroflag_or000054 ( .i0( \FlexBus_right_hi_if_datain_block_i2csbytecnt[7] ), .i1( \FlexBus_right_hi_if_datain_block_i2csbytecnt[9] ), .i2( \FlexBus_right_hi_if_datain_block_i2csbytecnt[8] ), .i3( \FlexBus_right_hi_if_datain_block_i2csbytecnt[6] ), .o( right_hi_if_datain_block_bytecntzeroflag_or000054_30531 ) ) ;
x_ff_NO_set  left_hi_if_timer_block_shift_an_b (  .i(left_hi_if_timer_block_shift_an_b_dymux_30543), .ce(left_hi_if_timer_block_shift_an_b_ceinv_30539), .clk(left_hi_if_timer_block_shift_an_b_clkinv_30540), .rst(left_hi_if_timer_block_shift_an_b_ffy_rstand_30549), .o(left_hi_if_timer_block_shift_an_b_7986) );
x_buf  left_hi_if_timer_block_shift_an_b_ffy_rstand ( .i(left_hi_if_timer_block_shift_an_b_or0000_0), .o(left_hi_if_timer_block_shift_an_b_ffy_rstand_30549) );
x_ff_NO_set  left_hi_if_dataout_block_p4lcr_12 (  .i(left_hi_if_dataout_block_p4lcr_12__dxmux_30597), .ce(left_hi_if_dataout_block_p4lcr_12__ceinv_30584), .clk(left_hi_if_dataout_block_p4lcr_12__clkinv_30585), .rst(left_hi_if_dataout_block_p4lcr_12__srinv_30586), .o(left_hi_if_dataout_block_p4lcr_12_) );
x_ff_NO_rst  right_hi_if_dataout_block_p3lcr_0 (  .i(right_hi_if_dataout_block_p3lcr_1__dymux_30633), .ce(right_hi_if_dataout_block_p3lcr_1__ceinv_30629), .clk(right_hi_if_dataout_block_p3lcr_1__clkinv_30630), .set(right_hi_if_dataout_block_p3lcr_1__srinv_30631), .o(right_hi_if_dataout_block_p3lcr_0_) );
x_ff_NO_set  right_hi_if_datain_block_icc_cp (  .i(right_hi_if_datain_block_icc_cp_dymux_30614), .ce(right_hi_if_datain_block_icc_cp_ceinv_30610), .clk(right_hi_if_datain_block_icc_cp_clkinv_30611), .rst(right_hi_if_datain_block_icc_cp_ffy_rstand_30620), .o(right_hi_if_datain_block_icc_cp_8382) );
x_buf  right_hi_if_datain_block_icc_cp_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_icc_cp_ffy_rstand_30620) );
x_lut4_0xffa8 left_hi_if_datain_block_i2c_sclint_mux0000 ( .i0( left_hi_if_datain_block_i2c_sclint_7898 ), .i1( nlwbuffersignal_left_hi_if_datain_block_i2c_sclint_mux0000_adr2 ), .i2( left_hi_if_datain_block_n29 ), .i3( n41_0 ), .o( left_hi_if_datain_block_i2c_sclint_mux0000_30676 ) ) ;
x_ff_NO_rst  right_hi_if_datain_block_i2c_sclint (  .i(right_hi_if_datain_block_i2c_sclint_dxmux_30716), .ce(right_hi_if_datain_block_i2c_sclint_ceinv_30698), .clk(right_hi_if_datain_block_i2c_sclint_clkinv_30699), .set(right_hi_if_datain_block_i2c_sclint_ffx_set), .o(right_hi_if_datain_block_i2c_sclint_7910) );
x_buf  right_hi_if_datain_block_i2c_sclint_ffx_setor ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_i2c_sclint_ffx_set) );
x_lut4_0xfcf8 right_hi_if_datain_block_i2c_sclint_mux0000 ( .i0( right_hi_if_datain_block_statesda_scl_fsm_ffd5_8553 ), .i1( right_hi_if_datain_block_i2c_sclint_7910 ), .i2( n39_0 ), .i3( right_hi_if_datain_block_n29 ), .o( right_hi_if_datain_block_i2c_sclint_mux0000_30713 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_p3lcr_1 (  .i(right_hi_if_dataout_block_p3lcr_1__dxmux_30641), .ce(right_hi_if_dataout_block_p3lcr_1__ceinv_30629), .clk(right_hi_if_dataout_block_p3lcr_1__clkinv_30630), .rst(right_hi_if_dataout_block_p3lcr_1__srinv_30631), .o(right_hi_if_dataout_block_p3lcr_1_) );
x_lut4_0xfffa left_hi_if_datain_block_wr_inpcap_mux0000111 ( .i0( left_hi_if_datain_block_statesda_scl_fsm_ffd3_8338 ), .i2( nlwbuffersignal_left_hi_if_datain_block_wr_inpcap_mux0000111_adr3 ), .i3( left_hi_if_datain_block_statesda_scl_fsm_ffd1_8099 ), .o( left_hi_if_datain_block_n29_pack_2 ) ) ;
x_ff_NO_set  right_hi_if_datain_block_i2cs_10 (  .i(right_hi_if_datain_block_i2cs_11__dymux_30804), .ce(right_hi_if_datain_block_i2cs_11__ceinv_30800), .clk(right_hi_if_datain_block_i2cs_11__clkinv_30801), .rst(right_hi_if_datain_block_i2cs_11__srinv_30802), .o(right_hi_if_datain_block_i2cs_10_) );
x_ramd16  right_hi_if_timer_block_mram_rama11_slicem_f ( .radr0(right_hi_if_timer_block_frame_cnt_0_1_8622), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_f_wadr4), .i(right_hi_if_timer_block_n59_dif_mux_30978), .clk(right_hi_if_timer_block_n59_clkinv_30963), .we(right_hi_if_timer_block_n59_srinv_30957), .o(right_hi_if_timer_block_n59) );
x_ff_NO_rst  right_hi_if_dataout_block_p3lcr_2 (  .i(right_hi_if_dataout_block_p3lcr_3__dymux_30734), .ce(right_hi_if_dataout_block_p3lcr_3__ceinv_30730), .clk(right_hi_if_dataout_block_p3lcr_3__clkinv_30731), .set(right_hi_if_dataout_block_p3lcr_3__srinv_30732), .o(right_hi_if_dataout_block_p3lcr_2_) );
x_lut4_0xfffc right_hi_if_datain_block_wr_inpcap_mux0000111 ( .i1( right_hi_if_datain_block_statesda_scl_fsm_ffd8_8240 ), .i2( right_hi_if_datain_block_statesda_scl_fsm_ffd1_8104 ), .i3( nlwbuffersignal_right_hi_if_datain_block_wr_inpcap_mux0000111_adr4 ), .o( right_hi_if_datain_block_n29_pack_2 ) ) ;
x_ff_NO_set  right_hi_if_dataout_block_p3lcr_3 (  .i(right_hi_if_dataout_block_p3lcr_3__dxmux_30742), .ce(right_hi_if_dataout_block_p3lcr_3__ceinv_30730), .clk(right_hi_if_dataout_block_p3lcr_3__clkinv_30731), .rst(right_hi_if_dataout_block_p3lcr_3__srinv_30732), .o(right_hi_if_dataout_block_p3lcr_3_) );
x_ff_NO_rst  right_hi_if_dataout_block_p3lcr_4 (  .i(right_hi_if_dataout_block_p3lcr_8__dymux_30761), .ce(right_hi_if_dataout_block_p3lcr_8__ceinv_30757), .clk(right_hi_if_dataout_block_p3lcr_8__clkinv_30758), .set(right_hi_if_dataout_block_p3lcr_8__srinv_30759), .o(right_hi_if_dataout_block_p3lcr_4_) );
x_ff_NO_rst  right_hi_if_dataout_block_p3lcr_8 (  .i(right_hi_if_dataout_block_p3lcr_8__dxmux_30769), .ce(right_hi_if_dataout_block_p3lcr_8__ceinv_30757), .clk(right_hi_if_dataout_block_p3lcr_8__clkinv_30758), .set(right_hi_if_dataout_block_p3lcr_8__srinv_30759), .o(right_hi_if_dataout_block_p3lcr_8_) );
x_ff_NO_set  right_hi_if_datain_block_icc_ds (  .i(right_hi_if_datain_block_icc_ds_dymux_30785), .ce(right_hi_if_datain_block_icc_ds_ceinv_30781), .clk(right_hi_if_datain_block_icc_ds_clkinv_30782), .rst(right_hi_if_datain_block_icc_ds_ffy_rstand_30791), .o(right_hi_if_datain_block_icc_ds_8325) );
x_buf  right_hi_if_datain_block_icc_ds_ffy_rstand ( .i(common_functions_resf_t_1_7466), .o(right_hi_if_datain_block_icc_ds_ffy_rstand_30791) );
x_ramd16  left_hi_if_timer_block_mram_rama10_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_wadr4), .i(left_hi_if_timer_block_n57_dig_mux_30917), .clk(left_hi_if_timer_block_n57_clkinv_30915), .we(left_hi_if_timer_block_n57_srinv_30909), .o(left_hi_if_timer_block_n57_g_ramout) );
x_ff_NO_set  right_hi_if_datain_block_i2cs_12 (  .i(right_hi_if_datain_block_i2cs_15__dymux_30832), .ce(right_hi_if_datain_block_i2cs_15__ceinv_30828), .clk(right_hi_if_datain_block_i2cs_15__clkinv_30829), .rst(right_hi_if_datain_block_i2cs_15__srinv_30830), .o(right_hi_if_datain_block_i2cs_12_) );
x_ff_NO_set  right_hi_if_datain_block_i2cs_11 (  .i(right_hi_if_datain_block_i2cs_11__dxmux_30813), .ce(right_hi_if_datain_block_i2cs_11__ceinv_30800), .clk(right_hi_if_datain_block_i2cs_11__clkinv_30801), .rst(right_hi_if_datain_block_i2cs_11__srinv_30802), .o(right_hi_if_datain_block_i2cs_11_) );
x_ramd16  left_hi_if_timer_block_mram_rama11_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_wadr4), .i(left_hi_if_timer_block_n59_dig_mux_31013), .clk(left_hi_if_timer_block_n59_clkinv_31011), .we(left_hi_if_timer_block_n59_srinv_31005), .o(left_hi_if_timer_block_n59_g_ramout) );
x_ff_NO_set  right_hi_if_datain_block_i2cs_15 (  .i(right_hi_if_datain_block_i2cs_15__dxmux_30841), .ce(right_hi_if_datain_block_i2cs_15__ceinv_30828), .clk(right_hi_if_datain_block_i2cs_15__clkinv_30829), .rst(right_hi_if_datain_block_i2cs_15__srinv_30830), .o(right_hi_if_datain_block_i2cs_15_) );
x_ramd16  right_hi_if_timer_block_mram_rama10_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_wadr4), .i(right_hi_if_timer_block_n57_dig_mux_30869), .clk(right_hi_if_timer_block_n57_clkinv_30867), .we(right_hi_if_timer_block_n57_srinv_30861), .o(right_hi_if_timer_block_n57_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_rama10_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_wadr4), .i(right_hi_if_timer_block_n57_dif_mux_30882), .clk(right_hi_if_timer_block_n57_clkinv_30867), .we(right_hi_if_timer_block_n57_srinv_30861), .o(right_hi_if_timer_block_n57) );
x_ramd16  right_hi_if_timer_block_mram_rama11_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_wadr4), .i(right_hi_if_timer_block_n59_dig_mux_30965), .clk(right_hi_if_timer_block_n59_clkinv_30963), .we(right_hi_if_timer_block_n59_srinv_30957), .o(right_hi_if_timer_block_n59_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_rama10_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_wadr4), .i(left_hi_if_timer_block_n57_dif_mux_30930), .clk(left_hi_if_timer_block_n57_clkinv_30915), .we(left_hi_if_timer_block_n57_srinv_30909), .o(left_hi_if_timer_block_n57) );
x_ramd16  right_hi_if_timer_block_mram_rama13_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_wadr4), .i(right_hi_if_timer_block_n63_dig_mux_31184), .clk(right_hi_if_timer_block_n63_clkinv_31182), .we(right_hi_if_timer_block_n63_srinv_31176), .o(right_hi_if_timer_block_n63_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_rama13_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_f_radr1), .radr1(right_hi_if_timer_block_frame_cnt_1_2_7437), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_f_wadr4), .i(right_hi_if_timer_block_n63_dif_mux_31197), .clk(right_hi_if_timer_block_n63_clkinv_31182), .we(right_hi_if_timer_block_n63_srinv_31176), .o(right_hi_if_timer_block_n63) );
x_ramd16  left_hi_if_timer_block_mram_rama11_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_f_radr1), .radr1(left_hi_if_timer_block_frame_cnt_1_1_7459), .radr2(left_hi_if_timer_block_frame_cnt_2_1_7460), .radr3(left_hi_if_timer_block_frame_cnt_3_1_7461), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_f_wadr4), .i(left_hi_if_timer_block_n59_dif_mux_31026), .clk(left_hi_if_timer_block_n59_clkinv_31011), .we(left_hi_if_timer_block_n59_srinv_31005), .o(left_hi_if_timer_block_n59) );
x_ramd16  left_hi_if_timer_block_mram_rama13_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_wadr4), .i(left_hi_if_timer_block_n63_dig_mux_31232), .clk(left_hi_if_timer_block_n63_clkinv_31230), .we(left_hi_if_timer_block_n63_srinv_31224), .o(left_hi_if_timer_block_n63_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_ramb10_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_wadr4), .i(right_hi_if_timer_block_n23_dif_mux_31293), .clk(right_hi_if_timer_block_n23_clkinv_31278), .we(right_hi_if_timer_block_n23_srinv_31272), .o(right_hi_if_timer_block_n23) );
x_ramd16  left_hi_if_timer_block_mram_ramb10_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_wadr4), .i(left_hi_if_timer_block_n23_dig_mux_31376), .clk(left_hi_if_timer_block_n23_clkinv_31374), .we(left_hi_if_timer_block_n23_srinv_31368), .o(left_hi_if_timer_block_n23_g_ramout) );
x_ff_NO_set  right_hi_if_dataout_block_p3lcr_9 (  .i(right_hi_if_dataout_block_p3lcr_10__dymux_31052), .ce(right_hi_if_dataout_block_p3lcr_10__ceinv_31048), .clk(right_hi_if_dataout_block_p3lcr_10__clkinv_31049), .rst(right_hi_if_dataout_block_p3lcr_10__srinv_31050), .o(right_hi_if_dataout_block_p3lcr_9_) );
x_ramd16  left_hi_if_timer_block_mram_ramb12_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_wadr4), .i(left_hi_if_timer_block_n27_dig_mux_31760), .clk(left_hi_if_timer_block_n27_clkinv_31758), .we(left_hi_if_timer_block_n27_srinv_31752), .o(left_hi_if_timer_block_n27_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_rama12_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_wadr4), .i(left_hi_if_timer_block_n61_dig_mux_31136), .clk(left_hi_if_timer_block_n61_clkinv_31134), .we(left_hi_if_timer_block_n61_srinv_31128), .o(left_hi_if_timer_block_n61_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_ramb10_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_wadr4), .i(right_hi_if_timer_block_n23_dig_mux_31280), .clk(right_hi_if_timer_block_n23_clkinv_31278), .we(right_hi_if_timer_block_n23_srinv_31272), .o(right_hi_if_timer_block_n23_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_rama12_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_f_radr1), .radr1(left_hi_if_timer_block_frame_cnt_1_2_7427), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_f_wadr4), .i(left_hi_if_timer_block_n61_dif_mux_31149), .clk(left_hi_if_timer_block_n61_clkinv_31134), .we(left_hi_if_timer_block_n61_srinv_31128), .o(left_hi_if_timer_block_n61) );
x_ramd16  right_hi_if_timer_block_mram_rama12_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_wadr4), .i(right_hi_if_timer_block_n61_dig_mux_31088), .clk(right_hi_if_timer_block_n61_clkinv_31086), .we(right_hi_if_timer_block_n61_srinv_31080), .o(right_hi_if_timer_block_n61_g_ramout) );
x_ff_NO_rst  right_hi_if_dataout_block_p3lcr_10 (  .i(right_hi_if_dataout_block_p3lcr_10__dxmux_31061), .ce(right_hi_if_dataout_block_p3lcr_10__ceinv_31048), .clk(right_hi_if_dataout_block_p3lcr_10__clkinv_31049), .set(right_hi_if_dataout_block_p3lcr_10__srinv_31050), .o(right_hi_if_dataout_block_p3lcr_10_) );
x_ramd16  right_hi_if_timer_block_mram_rama12_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_f_radr1), .radr1(right_hi_if_timer_block_frame_cnt_1_2_7437), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_f_wadr4), .i(right_hi_if_timer_block_n61_dif_mux_31101), .clk(right_hi_if_timer_block_n61_clkinv_31086), .we(right_hi_if_timer_block_n61_srinv_31080), .o(right_hi_if_timer_block_n61) );
x_ramd16  left_hi_if_timer_block_mram_ramb11_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_wadr4), .i(left_hi_if_timer_block_n25_dig_mux_31568), .clk(left_hi_if_timer_block_n25_clkinv_31566), .we(left_hi_if_timer_block_n25_srinv_31560), .o(left_hi_if_timer_block_n25_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_ramb12_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_f_radr3), .radr3(right_hi_if_timer_block_frame_cnt_3_2_7439), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_f_wadr4), .i(right_hi_if_timer_block_n27_dif_mux_31677), .clk(right_hi_if_timer_block_n27_clkinv_31662), .we(right_hi_if_timer_block_n27_srinv_31656), .o(right_hi_if_timer_block_n27) );
x_ramd16  left_hi_if_timer_block_mram_rama13_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_f_radr3), .radr3(left_hi_if_timer_block_frame_cnt_3_2_7429), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_f_wadr4), .i(left_hi_if_timer_block_n63_dif_mux_31245), .clk(left_hi_if_timer_block_n63_clkinv_31230), .we(left_hi_if_timer_block_n63_srinv_31224), .o(left_hi_if_timer_block_n63) );
x_ramd16  right_hi_if_timer_block_mram_rama14_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_wadr4), .i(right_hi_if_timer_block_n65_dig_mux_31328), .clk(right_hi_if_timer_block_n65_clkinv_31326), .we(right_hi_if_timer_block_n65_srinv_31320), .o(right_hi_if_timer_block_n65_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_ramb11_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_f_radr3), .radr3(right_hi_if_timer_block_frame_cnt_3_1_8625), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_f_wadr4), .i(right_hi_if_timer_block_n25_dif_mux_31485), .clk(right_hi_if_timer_block_n25_clkinv_31470), .we(right_hi_if_timer_block_n25_srinv_31464), .o(right_hi_if_timer_block_n25) );
x_ramd16  right_hi_if_timer_block_mram_rama14_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_f_radr1), .radr1(right_hi_if_timer_block_frame_cnt_1_2_7437), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_f_radr3), .radr3(right_hi_if_timer_block_frame_cnt_3_2_7439), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_f_wadr4), .i(right_hi_if_timer_block_n65_dif_mux_31341), .clk(right_hi_if_timer_block_n65_clkinv_31326), .we(right_hi_if_timer_block_n65_srinv_31320), .o(right_hi_if_timer_block_n65) );
x_ramd16  left_hi_if_timer_block_mram_ramb10_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_wadr4), .i(left_hi_if_timer_block_n23_dif_mux_31389), .clk(left_hi_if_timer_block_n23_clkinv_31374), .we(left_hi_if_timer_block_n23_srinv_31368), .o(left_hi_if_timer_block_n23) );
x_ramd16  left_hi_if_timer_block_mram_rama14_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_wadr4), .i(left_hi_if_timer_block_n65_dig_mux_31424), .clk(left_hi_if_timer_block_n65_clkinv_31422), .we(left_hi_if_timer_block_n65_srinv_31416), .o(left_hi_if_timer_block_n65_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_rama14_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_f_radr3), .radr3(left_hi_if_timer_block_frame_cnt_3_2_7429), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_f_wadr4), .i(left_hi_if_timer_block_n65_dif_mux_31437), .clk(left_hi_if_timer_block_n65_clkinv_31422), .we(left_hi_if_timer_block_n65_srinv_31416), .o(left_hi_if_timer_block_n65) );
x_ramd16  right_hi_if_timer_block_mram_ramb11_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_wadr4), .i(right_hi_if_timer_block_n25_dig_mux_31472), .clk(right_hi_if_timer_block_n25_clkinv_31470), .we(right_hi_if_timer_block_n25_srinv_31464), .o(right_hi_if_timer_block_n25_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_rama15_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_wadr4), .i(right_hi_if_timer_block_n67_dig_mux_31520), .clk(right_hi_if_timer_block_n67_clkinv_31518), .we(right_hi_if_timer_block_n67_srinv_31512), .o(right_hi_if_timer_block_n67_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_rama15_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_wadr4), .i(right_hi_if_timer_block_n67_dif_mux_31533), .clk(right_hi_if_timer_block_n67_clkinv_31518), .we(right_hi_if_timer_block_n67_srinv_31512), .o(right_hi_if_timer_block_n67) );
x_ramd16  left_hi_if_timer_block_mram_ramb11_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_f_radr1), .radr1(left_hi_if_timer_block_frame_cnt_1_1_7459), .radr2(left_hi_if_timer_block_frame_cnt_2_1_7460), .radr3(left_hi_if_timer_block_frame_cnt_3_1_7461), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_f_wadr4), .i(left_hi_if_timer_block_n25_dif_mux_31581), .clk(left_hi_if_timer_block_n25_clkinv_31566), .we(left_hi_if_timer_block_n25_srinv_31560), .o(left_hi_if_timer_block_n25) );
x_ramd16  left_hi_if_timer_block_mram_rama15_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_wadr4), .i(left_hi_if_timer_block_n67_dig_mux_31616), .clk(left_hi_if_timer_block_n67_clkinv_31614), .we(left_hi_if_timer_block_n67_srinv_31608), .o(left_hi_if_timer_block_n67_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_rama15_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_f_radr3), .radr3(left_hi_if_timer_block_frame_cnt_3_2_7429), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_f_wadr4), .i(left_hi_if_timer_block_n67_dif_mux_31629), .clk(left_hi_if_timer_block_n67_clkinv_31614), .we(left_hi_if_timer_block_n67_srinv_31608), .o(left_hi_if_timer_block_n67) );
x_ramd16  right_hi_if_timer_block_mram_ramb12_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_wadr4), .i(right_hi_if_timer_block_n27_dig_mux_31664), .clk(right_hi_if_timer_block_n27_clkinv_31662), .we(right_hi_if_timer_block_n27_srinv_31656), .o(right_hi_if_timer_block_n27_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_rama16_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_wadr4), .i(right_hi_if_timer_block_n69_dig_mux_31712), .clk(right_hi_if_timer_block_n69_clkinv_31710), .we(right_hi_if_timer_block_n69_srinv_31704), .o(right_hi_if_timer_block_n69_g_ramout) );
x_ramd16  right_hi_if_timer_block_mram_rama16_slicem_f ( .radr0(right_hi_if_timer_block_frame_cnt_0_2_7436), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_f_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_f_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_f_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_f_wadr4), .i(right_hi_if_timer_block_n69_dif_mux_31725), .clk(right_hi_if_timer_block_n69_clkinv_31710), .we(right_hi_if_timer_block_n69_srinv_31704), .o(right_hi_if_timer_block_n69) );
x_ramd16  left_hi_if_timer_block_mram_ramb12_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_f_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_f_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_f_radr3), .radr3(left_hi_if_timer_block_frame_cnt_3_2_7429), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_f_wadr4), .i(left_hi_if_timer_block_n27_dif_mux_31773), .clk(left_hi_if_timer_block_n27_clkinv_31758), .we(left_hi_if_timer_block_n27_srinv_31752), .o(left_hi_if_timer_block_n27) );
x_ramd16  left_hi_if_timer_block_mram_rama16_slicem_g ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_radr1), .radr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_radr2), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_wadr4), .i(left_hi_if_timer_block_n69_dig_mux_31808), .clk(left_hi_if_timer_block_n69_clkinv_31806), .we(left_hi_if_timer_block_n69_srinv_31800), .o(left_hi_if_timer_block_n69_g_ramout) );
x_ramd16  left_hi_if_timer_block_mram_rama16_slicem_f ( .radr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_f_radr1), .radr1(left_hi_if_timer_block_frame_cnt_1_2_7427), .radr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_f_radr3), .radr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_f_radr4), .wadr0(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_f_wadr1), .wadr1(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_f_wadr2), .wadr2(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_f_wadr3), .wadr3(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_f_wadr4), .i(left_hi_if_timer_block_n69_dif_mux_31821), .clk(left_hi_if_timer_block_n69_clkinv_31806), .we(left_hi_if_timer_block_n69_srinv_31800), .o(left_hi_if_timer_block_n69) );
x_ramd16  right_hi_if_timer_block_mram_ramb13_slicem_g ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_radr1), .radr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_radr2), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_radr3), .radr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_radr4), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_wadr4), .i(right_hi_if_timer_block_n29_dig_mux_31870), .clk(right_hi_if_timer_block_n29_clkinv_31868), .we(right_hi_if_timer_block_n29_srinv_31862), .o(right_hi_if_timer_block_n29_g_ramout) );
x_ff_NO_ce_set  right_hi_if_timer_block_ten (  .i(right_hi_if_timer_block_ten_dymux_31843), .clk(right_hi_if_timer_block_ten_clkinv_31840), .rst(right_hi_if_timer_block_ten_ffy_rstand_31848), .o(right_hi_if_timer_block_ten_8391) );
x_buf  right_hi_if_timer_block_ten_ffy_rstand ( .i(right_hi_if_timer_block_ten_wr_or0000_0), .o(right_hi_if_timer_block_ten_ffy_rstand_31848) );
x_ramd16  right_hi_if_timer_block_mram_ramb13_slicem_f ( .radr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_f_radr1), .radr1(right_hi_if_timer_block_frame_cnt_1_2_7437), .radr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_f_radr3), .radr3(right_hi_if_timer_block_frame_cnt_3_2_7439), .wadr0(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_f_wadr1), .wadr1(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_f_wadr2), .wadr2(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_f_wadr3), .wadr3(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_f_wadr4), .i(right_hi_if_timer_block_n29_dif_mux_31883), .clk(right_hi_if_timer_block_n29_clkinv_31868), .we(right_hi_if_timer_block_n29_srinv_31862), .o(right_hi_if_timer_block_n29) );
x_inv hi_led_l_output_off_omux (.i ( \FlexBus_left_hi_if_enable_block_hoenr[4] ), .o ( hi_led_l_o ) );
x_inv hi_led_r_output_off_omux (.i ( \FlexBus_right_hi_if_enable_block_hoenr[4] ), .o ( hi_led_r_o ) );
x_buf  p3out_l_0__output_off_omux ( .i(p3out_l_0_obuf_22186), .o(p3out_l_0__o) );
x_buf  p3out_l_1__output_off_omux ( .i(p3out_l_1_obuf_22193), .o(p3out_l_1__o) );
x_buf  p3out_l_2__output_off_omux ( .i(p3out_l_2_obuf_22234), .o(p3out_l_2__o) );
x_buf  p3out_l_3__output_off_omux ( .i(p3out_l_3_obuf_22241), .o(p3out_l_3__o) );
x_buf  p3out_l_4__output_off_omux ( .i(p3out_l_4_obuf_26961), .o(p3out_l_4__o) );
x_buf  p3out_r_0__output_off_omux ( .i(p3out_r_0_obuf_22210), .o(p3out_r_0__o) );
x_buf  p3out_r_1__output_off_omux ( .i(p3out_r_1_obuf_22217), .o(p3out_r_1__o) );
x_buf  p3out_r_2__output_off_omux ( .i(p3out_r_2_obuf_22258), .o(p3out_r_2__o) );
x_buf  p3out_r_3__output_off_omux ( .i(p3out_r_3_obuf_22265), .o(p3out_r_3__o) );
x_buf  p3out_r_4__output_off_omux ( .i(p3out_r_4_obuf_26985), .o(p3out_r_4__o) );
x_buf  data_10__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_10__t) );
x_buf  data_10__output_off_omux ( .i(data_10_iobuf), .o(data_10__o) );
x_buf  data_11__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_11__t) );
x_buf  data_11__output_off_omux ( .i(data_11_iobuf), .o(data_11__o) );
x_buf  data_12__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_12__t) );
x_buf  data_12__output_off_omux ( .i(data_12_iobuf), .o(data_12__o) );
x_buf  data_13__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_13__t) );
x_buf  data_13__output_off_omux ( .i(data_13_iobuf_f5mux_16484), .o(data_13__o) );
x_buf  data_14__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_14__t) );
x_buf  data_14__output_off_omux ( .i(data_14_iobuf), .o(data_14__o) );
x_buf  data_15__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_15__t) );
x_buf  data_15__output_off_omux ( .i(data_15_iobuf), .o(data_15__o) );
x_buf  p4out_l_0__output_off_omux ( .i(p4out_l_0_obuf_22922), .o(p4out_l_0__o) );
x_buf  p4out_l_1__output_off_omux ( .i(p4out_l_1_obuf_22930), .o(p4out_l_1__o) );
x_buf  p4out_l_2__output_off_omux ( .i(p4out_l_2_obuf_23018), .o(p4out_l_2__o) );
x_buf  p4out_l_3__output_off_omux ( .i(p4out_l_3_obuf_23026), .o(p4out_l_3__o) );
x_buf  p4out_l_4__output_off_omux ( .i(p4out_l_4_obuf_23110), .o(p4out_l_4__o) );
x_buf  audio_clk_output_off_omux ( .i(audio_clk_obuf_f5mux_16212), .o(audio_clk_o) );
x_inv dsp_gpio_l_output_tff_tmux (.i ( \FlexBus_left_hi_if_inout_block_hiocr[8] ), .o ( dsp_gpio_l_t ) );
x_buf  dsp_gpio_l_output_off_omux ( .i(left_hi_if_inout_block_dsp_gpio_mux0000), .o(dsp_gpio_l_o) );
x_buf  p4out_r_0__output_off_omux ( .i(p4out_r_0_obuf_22946), .o(p4out_r_0__o) );
x_buf  p4out_r_1__output_off_omux ( .i(p4out_r_1_obuf_22954), .o(p4out_r_1__o) );
x_buf  p4out_r_2__output_off_omux ( .i(p4out_r_2_obuf_23042), .o(p4out_r_2__o) );
x_inv dsp_gpio_r_output_tff_tmux (.i ( \FlexBus_right_hi_if_inout_block_hiocr[8] ), .o ( dsp_gpio_r_t ) );
x_buf  dsp_gpio_r_output_off_omux ( .i(right_hi_if_inout_block_dsp_gpio_mux0000), .o(dsp_gpio_r_o) );
x_buf  p4out_r_3__output_off_omux ( .i(p4out_r_3_obuf_23050), .o(p4out_r_3__o) );
x_buf  p4out_r_4__output_off_omux ( .i(p4out_r_4_obuf_23122), .o(p4out_r_4__o) );
x_inv dsp_timer_l_output_tff_tmux (.i ( \FlexBus_left_hi_if_inout_block_hiocr[6] ), .o ( dsp_timer_l_t ) );
x_buf  dsp_timer_l_output_off_omux ( .i(left_hi_if_inout_block_dsp_timer_mux0000_f5mux_16409), .o(dsp_timer_l_o) );
x_inv dsp_timer_r_output_tff_tmux (.i ( \FlexBus_right_hi_if_inout_block_hiocr[6] ), .o ( dsp_timer_r_t ) );
x_buf  dsp_timer_r_output_off_omux ( .i(right_hi_if_inout_block_dsp_timer_mux0000_f5mux_16434), .o(dsp_timer_r_o) );
x_inv dsp_intr_l_output_tff_tmux (.i ( \FlexBus_left_hi_if_inout_block_hiocr[3] ), .o ( dsp_intr_l_t ) );
x_buf  dsp_intr_l_output_off_omux ( .i(left_hi_if_inout_block_dsp_intr_mux0000_f5mux_16087), .o(dsp_intr_l_o) );
x_inv dsp_intr_r_output_tff_tmux (.i ( \FlexBus_right_hi_if_inout_block_hiocr[3] ), .o ( dsp_intr_r_t ) );
x_buf  dsp_intr_r_output_off_omux ( .i(right_hi_if_inout_block_dsp_intr_mux0000_f5mux_16112), .o(dsp_intr_r_o) );
x_buf  tan_output_off_omux ( .i(tan_output_off_o1inv_14014), .o(tan_o) );
x_buf  tan_output_off_o1inv ( .i(1'b0), .o(tan_output_off_o1inv_14014) );
x_buf  data_0__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_0__t) );
x_buf  data_0__output_off_omux ( .i(data_0_iobuf_f5mux_14839), .o(data_0__o) );
x_buf  data_1__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_1__t) );
x_buf  data_1__output_off_omux ( .i(data_1_iobuf_f5mux_15192), .o(data_1__o) );
x_buf  data_2__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_2__t) );
x_buf  data_2__output_off_omux ( .i(data_2_iobuf_f5mux_15370), .o(data_2__o) );
x_buf  data_3__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_3__t) );
x_buf  data_3__output_off_omux ( .i(data_3_iobuf_f5mux_15786), .o(data_3__o) );
x_inv  com_intn_output_tff_tmux ( .i(common_functions_csfri_5_), .o(com_intn_t) );
x_buf  com_intn_output_off_omux ( .i(key_inn_ibuf_7971), .o(com_intn_o) );
x_buf vp_en_r_output_off_omux (.i ( \FlexBus_right_hi_if_enable_block_hoenr[3] ), .o ( vp_en_r_o ) );
x_buf  data_4__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_4__t) );
x_buf  data_4__output_off_omux ( .i(data_4_iobuf_f5mux_15959), .o(data_4__o) );
x_buf  data_5__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_5__t) );
x_buf  data_5__output_off_omux ( .i(data_5_iobuf_f5mux_16187), .o(data_5__o) );
x_buf  data_6__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_6__t) );
x_buf  data_6__output_off_omux ( .i(data_6_iobuf_f5mux_16262), .o(data_6__o) );
x_buf  data_7__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_7__t) );
x_buf  data_7__output_off_omux ( .i(data_7_iobuf_f5mux_16459), .o(data_7__o) );
x_buf  data_8__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_8__t) );
x_buf  data_8__output_off_omux ( .i(data_8_iobuf), .o(data_8__o) );
x_buf  data_9__output_tff_tmux ( .i(control_logic_data_not0001_inv_0), .o(data_9__t) );
x_buf  data_9__output_off_omux ( .i(data_9_iobuf), .o(data_9__o) );
x_inv vbat_on_l_output_off_omux (.i ( \FlexBus_left_hi_if_enable_block_hoenr[1] ), .o ( vbat_on_l_o ) );
x_inv vbat_on_r_output_off_omux (.i ( \FlexBus_right_hi_if_enable_block_hoenr[1] ), .o ( vbat_on_r_o ) );
x_inv  r_s_led_output_off_omux ( .i(common_functions_csfri_4_), .o(r_s_led_o) );
x_buf  nmi_outn_output_off_omux ( .i(nmi_outn_obuf_19735), .o(nmi_outn_o) );
x_buf hi_io_en_l_output_off_omux (.i ( \FlexBus_left_hi_if_enable_block_hoenr[0] ), .o ( hi_io_en_l_o ) );
x_buf audio_en_l_output_off_omux (.i ( \FlexBus_left_hi_if_enable_block_hoenr[2] ), .o ( audio_en_l_o ) );
x_lut4_0x0000 left_hi_if_dataout_block_fifo_intr_g_x_lut4 ( .o( left_hi_if_dataout_block_fifo_intr_g ) ) ;
x_lut4_0x0000 right_hi_if_dataout_block_fifo_intr_g_x_lut4 ( .o( right_hi_if_dataout_block_fifo_intr_g ) ) ;
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_1_7459), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_1_7461), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama7_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama7_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mcount_bit_counter_lut_0__adr2 ( .i(right_hi_if_timer_block_bit_counter_cmp_eq0000_0), .o(nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_0__adr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mcount_bit_counter_lut_4__adr2 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_4__adr2 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_mcount_bit_counter_lut_4__adr3 ( .i(right_hi_if_timer_block_bit_counter_cmp_eq0000_0), .o(nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_4__adr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mcount_bit_counter_lut_7__adr3 ( .i(right_hi_if_timer_block_bit_counter_cmp_eq0000_0), .o(nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_7__adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_73_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_73_adr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_83_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop[12] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_83_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_83_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_83_adr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_83_adr4 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop[13] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_83_adr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_81_adr1 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop[20] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_81_adr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_81_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_81_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_81_adr4 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop[21] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_81_adr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_93_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_93_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_93_adr2 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_93_adr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_93_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_93_adr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_10_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_10_adr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_shift_bit_outi_62_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_62_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_shift_bit_outi_71_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_71_adr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_shift_bit_outi_72_adr3 (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_72_adr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_shift_bit_outi_8_adr3 (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_8_adr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_p4_a_bn51_adr3 ( .i(left_hi_if_datain_block_i2c_sclint_7898), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_p4_a_bn51_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_timing_val_2_28_g_adr2 (.i ( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timing_val_2_28_g_adr2 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timing_val_2_28_f_adr2 (.i ( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timing_val_2_28_f_adr2 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_2_28_g_adr3 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timing_val_2_28_g_adr3 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_2_28_f_adr3 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timing_val_2_28_f_adr3 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timing_val_3_28_g_adr1 ( .i(left_hi_if_timer_block_n19_0), .o(nlwbuffersignal_left_hi_if_timer_block_timing_val_3_28_g_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_timing_val_3_28_g_adr2 (.i ( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timing_val_3_28_g_adr2 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timing_val_3_28_f_adr2 (.i ( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timing_val_3_28_f_adr2 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_3_28_g_adr2 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timing_val_3_28_g_adr2 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_3_28_f_adr2 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timing_val_3_28_f_adr2 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timing_val_4_28_g_adr2 (.i ( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timing_val_4_28_g_adr2 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timing_val_4_28_f_adr2 (.i ( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timing_val_4_28_f_adr2 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_4_28_f_adr3 ( .i(right_hi_if_timer_block_n55_0), .o(nlwbuffersignal_right_hi_if_timer_block_timing_val_4_28_f_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_timing_val_5_28_g_adr3 (.i ( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timing_val_5_28_g_adr3 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timing_val_5_28_f_adr3 (.i ( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timing_val_5_28_f_adr3 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_5_28_g_adr3 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timing_val_5_28_g_adr3 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_5_28_f_adr3 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timing_val_5_28_f_adr3 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_1101_adr1 ( .i(control_logic_data_mux0000_0_86), .o(nlwbuffersignal_control_logic_data_mux0000_0_1101_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_1101_adr2 ( .i(n22_0), .o(nlwbuffersignal_control_logic_data_mux0000_0_1101_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_1101_adr3 ( .i(n214), .o(nlwbuffersignal_control_logic_data_mux0000_0_1101_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_1102_adr1 ( .i(control_logic_data_mux0000_0_86), .o(nlwbuffersignal_control_logic_data_mux0000_0_1102_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_1102_adr2 ( .i(n22_0), .o(nlwbuffersignal_control_logic_data_mux0000_0_1102_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_1102_adr4 ( .i(control_logic_data_mux0000_0_4_0), .o(nlwbuffersignal_control_logic_data_mux0000_0_1102_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_6_28_g_adr2 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timing_val_6_28_g_adr2 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_6_28_f_adr1 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timing_val_6_28_f_adr1 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_7_28_g_adr3 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timing_val_7_28_g_adr3 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_7_28_f_adr2 ( .i(right_hi_if_timer_block_n67_0), .o(nlwbuffersignal_right_hi_if_timer_block_timing_val_7_28_f_adr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_7_28_f_adr3 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timing_val_7_28_f_adr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_fifo_intr_mux00011_adr3 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_fifo_intr_mux00011_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_fifo_intr_mux00011_adr2 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_fifo_intr_mux00011_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr1 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr1 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr4 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_9_241_adr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_9_241_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_9_242_adr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_9_242_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_9_242_adr4 ( .i(left_hi_if_timer_block_hitcr_int_9_), .o(nlwbuffersignal_control_logic_data_mux0000_9_242_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_1101_adr2 ( .i(control_logic_data_mux0000_2_86), .o(nlwbuffersignal_control_logic_data_mux0000_2_1101_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_1102_adr2 ( .i(control_logic_data_mux0000_2_86), .o(nlwbuffersignal_control_logic_data_mux0000_2_1102_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_86_g_adr2 ( .i(right_hi_if_timer_block_hibcr_int_2_), .o(nlwbuffersignal_control_logic_data_mux0000_2_86_g_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_86_f_adr2 (.i ( \FlexBus_left_hi_if_timer_block_bit_counter[2] ), .o ( nlwbuffersignal_control_logic_data_mux0000_2_86_f_adr2 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_86_f_adr3 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_2_86_f_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_86_f_adr4 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_2_86_f_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_86_g_adr3 ( .i(n21), .o(nlwbuffersignal_control_logic_data_mux0000_3_86_g_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_86_f_adr1 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_3_86_f_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_86_f_adr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_3_86_f_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_86_f_adr4 (.i ( \FlexBus_left_hi_if_timer_block_bit_counter[3] ), .o ( nlwbuffersignal_control_logic_data_mux0000_3_86_f_adr4 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_4_86_f_adr1 (.i ( \FlexBus_left_hi_if_timer_block_bit_counter[4] ), .o ( nlwbuffersignal_control_logic_data_mux0000_4_86_f_adr1 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_4_86_f_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_4_86_f_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_4_86_f_adr4 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_4_86_f_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_6_86_f_adr1 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_6_86_f_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_6_86_f_adr2 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_6_86_f_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_6_86_f_adr3 (.i ( \FlexBus_left_hi_if_timer_block_bit_counter[6] ), .o ( nlwbuffersignal_control_logic_data_mux0000_6_86_f_adr3 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_86_f_adr1 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_7_86_f_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_86_f_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_7_86_f_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_86_f_adr4 (.i ( \FlexBus_left_hi_if_timer_block_bit_counter[7] ), .o ( nlwbuffersignal_control_logic_data_mux0000_7_86_f_adr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_12_adr3 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_12_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_12_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_12_adr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11_adr3 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11_adr4 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_en_inpcapdly_and0000_g_adr2 ( .i(left_hi_if_timer_block_tc_equal_8160), .o(nlwbuffersignal_left_hi_if_datain_block_en_inpcapdly_and0000_g_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_en_inpcapdly_and0000_g_adr3 ( .i(left_hi_if_timer_block_ext_trig_q_8157), .o(nlwbuffersignal_left_hi_if_datain_block_en_inpcapdly_and0000_g_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_en_inpcapdly_and0000_g_adr4 ( .i(left_hi_if_datain_block_wr_inpcap_8158), .o(nlwbuffersignal_left_hi_if_datain_block_en_inpcapdly_and0000_g_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_en_inpcapdly_and0000_f_adr3 (.i ( \FlexBus_left_hi_if_datain_block_icc_ifcs[2] ), .o ( nlwbuffersignal_left_hi_if_datain_block_en_inpcapdly_and0000_f_adr3 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_en_inpcapdly_and0000_f_adr4 ( .i(left_hi_if_datain_block_clk_signalint_8163), .o(nlwbuffersignal_left_hi_if_datain_block_en_inpcapdly_and0000_f_adr4) );
x_buf nlwbufferblock_control_logic_data_or000195_sw01_adr1 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_data_or000195_sw01_adr1) );
x_buf nlwbufferblock_control_logic_data_or000195_sw01_adr4 ( .i(adr_5_ibuf_7929), .o(nlwbuffersignal_control_logic_data_or000195_sw01_adr4) );
x_buf nlwbufferblock_control_logic_data_or000195_sw02_adr1 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_data_or000195_sw02_adr1) );
x_buf nlwbufferblock_control_logic_data_or000195_sw02_adr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_or000195_sw02_adr2) );
x_buf nlwbufferblock_control_logic_data_or000195_sw02_adr3 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_or000195_sw02_adr3) );
x_buf nlwbufferblock_control_logic_data_or000195_sw02_adr4 ( .i(adr_5_ibuf_7929), .o(nlwbuffersignal_control_logic_data_or000195_sw02_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_p3_a_bn537_g_adr2 ( .i(left_hi_if_datain_block_i2c_sdaint_7895), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn537_g_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_p3_a_bn537_g_adr4 ( .i(left_hi_if_datain_block_i2c_sclint_7898), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn537_g_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_p3_a_bn537_f_adr2 ( .i(n86), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn537_f_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_p3_a_bn537_f_adr4 ( .i(n88), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn537_f_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_10_241_adr1 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_10_241_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_10_241_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_10_241_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_10_241_adr4 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_10_241_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_10_242_adr2 ( .i(left_hi_if_timer_block_hitcr_int_10_), .o(nlwbuffersignal_control_logic_data_mux0000_10_242_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_10_242_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_10_242_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_10_242_adr4 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_10_242_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr3 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_wa_xor_0_11_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_0_11_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_wa_xor_0_11_adr2 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_0_11_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr4 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr1 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_2_11_adr3 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_i_fifo_10_mux00001_adr1 ( .i(right_hi_if_datain_block_rd_ioint_qqq_8344), .o(nlwbuffersignal_right_hi_if_datain_block_i_fifo_10_mux00001_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_i_fifo_10_not00011_adr1 ( .i(right_hi_if_datain_block_rd_ioint_qqq_8344), .o(nlwbuffersignal_right_hi_if_datain_block_i_fifo_10_not00011_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_i_fifo_10_not00011_adr3 ( .i(right_hi_if_datain_block_fifo_intrqq_8345), .o(nlwbuffersignal_right_hi_if_datain_block_i_fifo_10_not00011_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mcount_frame_cnt_xor_2_11_adr2 (.i ( \FlexBus_left_hi_if_timer_block_frame_cnt[1] ), .o ( nlwbuffersignal_left_hi_if_timer_block_mcount_frame_cnt_xor_2_11_adr2 ) );
x_buf nlwbufferblock_common_functions_mcount_div_clk_xor_2_11_adr2 (.i ( \FlexBus_common_functions_div_clk[0] ), .o ( nlwbuffersignal_common_functions_mcount_div_clk_xor_2_11_adr2 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_41_adr1 (.i ( \FlexBus_left_hi_if_datain_block_i_fifo[0] ), .o ( nlwbuffersignal_control_logic_data_mux0000_0_41_adr1 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_41_adr3 ( .i(n191), .o(nlwbuffersignal_control_logic_data_mux0000_0_41_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_41_adr4 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_0_41_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_4_adr2 (.i ( \FlexBus_left_hi_if_datain_block_i_fifo[1] ), .o ( nlwbuffersignal_control_logic_data_mux0000_1_4_adr2 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_4_adr3 ( .i(n191), .o(nlwbuffersignal_control_logic_data_mux0000_1_4_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_4_adr4 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_1_4_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_4_4_adr2 ( .i(n191), .o(nlwbuffersignal_control_logic_data_mux0000_4_4_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_4_4_adr3 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_4_4_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_4_4_adr4 (.i ( \FlexBus_right_hi_if_datain_block_i_fifo[4] ), .o ( nlwbuffersignal_control_logic_data_mux0000_4_4_adr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_cnt_mux0001_0_1_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_0_1_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_cnt_mux0001_1_11_adr3 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_1_11_adr3 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_8_50_adr4 ( .i(n22_0), .o(nlwbuffersignal_control_logic_data_mux0000_8_50_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_8_5_adr1 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_8_5_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_8_5_adr2 ( .i(left_hi_if_timer_block_tcen_8380), .o(nlwbuffersignal_control_logic_data_mux0000_8_5_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_8_5_adr3 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_8_5_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_8_5_adr4 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_8_5_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_9_77_adr1 ( .i(n22_0), .o(nlwbuffersignal_control_logic_data_mux0000_9_77_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_9_77_adr3 ( .i(control_logic_data_mux0000_9_62_0), .o(nlwbuffersignal_control_logic_data_mux0000_9_77_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_9_4_adr2 (.i ( \FlexBus_left_hi_if_datain_block_i_fifo[9] ), .o ( nlwbuffersignal_control_logic_data_mux0000_9_4_adr2 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_9_4_adr3 (.i ( \FlexBus_right_hi_if_datain_block_i_fifo[9] ), .o ( nlwbuffersignal_control_logic_data_mux0000_9_4_adr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_clk_loop_lo_wri_or00001_adr1 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_right_hi_if_dataout_block_clk_loop_lo_wri_or00001_adr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_tc_equal_or00001_adr1 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_right_hi_if_timer_block_tc_equal_or00001_adr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_tc_equal_or00001_adr2 ( .i(right_hi_if_timer_block_tcen_8412), .o(nlwbuffersignal_right_hi_if_timer_block_tc_equal_or00001_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_10_77_adr2 ( .i(control_logic_data_mux0000_10_62_0), .o(nlwbuffersignal_control_logic_data_mux0000_10_77_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_10_77_adr4 ( .i(n22_0), .o(nlwbuffersignal_control_logic_data_mux0000_10_77_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_10_4_adr2 (.i ( \FlexBus_right_hi_if_datain_block_i_fifo[10] ), .o ( nlwbuffersignal_control_logic_data_mux0000_10_4_adr2 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_10_4_adr4 (.i ( \FlexBus_left_hi_if_datain_block_i_fifo[10] ), .o ( nlwbuffersignal_control_logic_data_mux0000_10_4_adr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_hidsc_we1_and00001_adr1 ( .i(n93), .o(nlwbuffersignal_right_hi_if_dataout_block_hidsc_we1_and00001_adr1) );
x_buf nlwbufferblock_control_logic_hidsc_wr_r_cmp_eq00001_adr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_hidsc_wr_r_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_hidsc_wr_r_cmp_eq00001_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_hidsc_wr_r_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_hidsc_wr_r_cmp_eq00001_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_hidsc_wr_r_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_hidsc_wr_r_cmp_eq00001_adr4 ( .i(n241_0), .o(nlwbuffersignal_control_logic_hidsc_wr_r_cmp_eq00001_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_hi_wri_or00001_adr2 ( .i(common_functions_resf_t_7470), .o(nlwbuffersignal_left_hi_if_dataout_block_clk_loop_hi_wri_or00001_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_clk_loop_hi_wri_or00001_adr1 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_right_hi_if_dataout_block_clk_loop_hi_wri_or00001_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_12_56_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_12_56_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_10_62_adr1 ( .i(right_hi_if_timer_block_hitcr_int_10_), .o(nlwbuffersignal_control_logic_data_mux0000_10_62_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_10_62_adr2 ( .i(right_hi_if_timer_block_hibcr_int_10_), .o(nlwbuffersignal_control_logic_data_mux0000_10_62_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_10_62_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_10_62_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_p4out_1_1_adr2 ( .i(left_hi_if_dataout_block_p4_a_bn), .o(nlwbuffersignal_left_hi_if_dataout_block_p4out_1_1_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_p4out_0_1_adr2 ( .i(left_hi_if_dataout_block_p4_a_bn), .o(nlwbuffersignal_left_hi_if_dataout_block_p4out_0_1_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p4out_1_1_adr2 ( .i(right_hi_if_dataout_block_p4_a_bn), .o(nlwbuffersignal_right_hi_if_dataout_block_p4out_1_1_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p4out_0_1_adr2 ( .i(right_hi_if_dataout_block_p4_a_bn), .o(nlwbuffersignal_right_hi_if_dataout_block_p4out_0_1_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_p4out_3_1_adr3 ( .i(left_hi_if_dataout_block_p4_a_bn), .o(nlwbuffersignal_left_hi_if_dataout_block_p4out_3_1_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_p4out_2_1_adr3 ( .i(left_hi_if_dataout_block_p4_a_bn), .o(nlwbuffersignal_left_hi_if_dataout_block_p4out_2_1_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_p4out_2_1_adr4 ( .i(left_hi_if_dataout_block_p4lcr_10_), .o(nlwbuffersignal_left_hi_if_dataout_block_p4out_2_1_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_12_70_adr1 ( .i(n22_0), .o(nlwbuffersignal_control_logic_data_mux0000_12_70_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_12_70_adr2 ( .i(control_logic_data_mux0000_12_56_0), .o(nlwbuffersignal_control_logic_data_mux0000_12_70_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_12_28_adr1 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_12_28_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_12_28_adr4 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_12_28_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_60_adr1 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[3] ), .o ( nlwbuffersignal_control_logic_data_mux0000_3_60_adr1 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_60_adr2 ( .i(n21), .o(nlwbuffersignal_control_logic_data_mux0000_3_60_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_60_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_3_60_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_60_adr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_2_60_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_60_adr2 ( .i(n21), .o(nlwbuffersignal_control_logic_data_mux0000_2_60_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_60_adr3 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[2] ), .o ( nlwbuffersignal_control_logic_data_mux0000_2_60_adr3 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_rd_ioint_q_or00001_adr2 ( .i(right_hi_if_datain_block_rd_ioint_qqq_8344), .o(nlwbuffersignal_right_hi_if_datain_block_rd_ioint_q_or00001_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_rd_ioint_q_or00001_adr4 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_right_hi_if_datain_block_rd_ioint_q_or00001_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_tcen_we1_or00001_adr2 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_left_hi_if_timer_block_tcen_we1_or00001_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_adr2 ( .i(left_hi_if_datain_block_rstbitcnt_8398), .o(nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_adr3 ( .i(left_hi_if_datain_block_bytecntzeroflag_8397), .o(nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr1 (.i ( \FlexBus_left_hi_if_datain_block_inpbitcnt[0] ), .o ( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr1 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr3 (.i ( \FlexBus_left_hi_if_datain_block_inputcap[0] ), .o ( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr3 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr4 ( .i(left_hi_if_datain_block_icc_icrp_8451), .o(nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_write_ctrl3_adr3 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_left_hi_if_timer_block_write_ctrl3_adr3) );
x_buf nlwbufferblock_control_logic_trama_wr_l_or00001_adr1 ( .i(adr_5_ibuf_7929), .o(nlwbuffersignal_control_logic_trama_wr_l_or00001_adr1) );
x_buf nlwbufferblock_control_logic_trama_wr_l_or00001_adr2 ( .i(adr_7_ibuf_7931), .o(nlwbuffersignal_control_logic_trama_wr_l_or00001_adr2) );
x_buf nlwbufferblock_control_logic_trama_wr_l_or00001_adr3 ( .i(adr_6_ibuf_7930), .o(nlwbuffersignal_control_logic_trama_wr_l_or00001_adr3) );
x_buf nlwbufferblock_control_logic_trama_wr_l_or00001_adr4 ( .i(csn_ibuf_7957), .o(nlwbuffersignal_control_logic_trama_wr_l_or00001_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_rstbitcnt_or000080_adr1 ( .i(right_hi_if_datain_block_n15), .o(nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000080_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_rstbitcnt_or000080_adr2 ( .i(right_hi_if_datain_block_n5), .o(nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000080_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_rstbitcnt_or000032_adr1 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[1] ), .o ( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000032_adr1 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_rstbitcnt_or000032_adr2 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[3] ), .o ( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000032_adr2 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_rstbitcnt_or000032_adr4 ( .i(n182), .o(nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000032_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_timer_cmp_eq00008120_adr1 (.i ( \FlexBus_left_hi_if_timer_block_timer[6] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq00008120_adr1 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timer_cmp_eq00008120_adr2 (.i ( \FlexBus_left_hi_if_timer_block_timing_val[7] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq00008120_adr2 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timer_cmp_eq00008120_adr4 (.i ( \FlexBus_left_hi_if_timer_block_timer[7] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq00008120_adr4 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_inpbitcnt_not0001_sw0_adr1 (.i ( \FlexBus_left_hi_if_datain_block_icc_ifcs[1] ), .o ( nlwbuffersignal_left_hi_if_datain_block_inpbitcnt_not0001_sw0_adr1 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_inpbitcnt_not0001_sw0_adr2 (.i ( \FlexBus_left_hi_if_datain_block_icc_ifcs[2] ), .o ( nlwbuffersignal_left_hi_if_datain_block_inpbitcnt_not0001_sw0_adr2 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_inpbitcnt_not0001_sw0_adr3 ( .i(left_hi_if_datain_block_clk_signalint_8163), .o(nlwbuffersignal_left_hi_if_datain_block_inpbitcnt_not0001_sw0_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_inpbitcnt_not0001_sw0_adr4 (.i ( \FlexBus_left_hi_if_datain_block_icc_ifcs[0] ), .o ( nlwbuffersignal_left_hi_if_datain_block_inpbitcnt_not0001_sw0_adr4 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr1 (.i ( \FlexBus_left_hi_if_datain_block_icc_ifcs[1] ), .o ( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr1 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr2 (.i ( \FlexBus_left_hi_if_datain_block_icc_ifcs[2] ), .o ( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr2 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr3 ( .i(left_hi_if_datain_block_clk_signalint_8163), .o(nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr4 (.i ( \FlexBus_left_hi_if_datain_block_icc_ifcs[0] ), .o ( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr4 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_data_shiftint_mux00003_adr2 ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd5_8277), .o(nlwbuffersignal_left_hi_if_datain_block_data_shiftint_mux00003_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_data_shiftint_mux00003_adr3 ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd8_8276), .o(nlwbuffersignal_left_hi_if_datain_block_data_shiftint_mux00003_adr3) );
x_buf nlwbufferblock_control_logic_rd_ioint_l_cmp_eq0000_sw0_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq0000_sw0_adr2) );
x_buf nlwbufferblock_control_logic_rd_ioint_l_cmp_eq0000_sw0_adr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq0000_sw0_adr3) );
x_buf nlwbufferblock_control_logic_rd_ioint_l_cmp_eq0000_sw0_adr4 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq0000_sw0_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_icc_icrp_or00001_adr1 ( .i(common_functions_resf_t_7470), .o(nlwbuffersignal_left_hi_if_datain_block_icc_icrp_or00001_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_write_ctrl1_adr3 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_left_hi_if_timer_block_write_ctrl1_adr3) );
x_buf nlwbufferblock_control_logic_tramb_wr_l_or00001_adr1 ( .i(adr_5_ibuf_7929), .o(nlwbuffersignal_control_logic_tramb_wr_l_or00001_adr1) );
x_buf nlwbufferblock_control_logic_tramb_wr_l_or00001_adr2 ( .i(adr_7_ibuf_7931), .o(nlwbuffersignal_control_logic_tramb_wr_l_or00001_adr2) );
x_buf nlwbufferblock_control_logic_tramb_wr_l_or00001_adr3 ( .i(adr_6_ibuf_7930), .o(nlwbuffersignal_control_logic_tramb_wr_l_or00001_adr3) );
x_buf nlwbufferblock_control_logic_tramb_wr_l_or00001_adr4 ( .i(csn_ibuf_7957), .o(nlwbuffersignal_control_logic_tramb_wr_l_or00001_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_bit_counter_cmp_eq00008120_adr1 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[7] ), .o ( nlwbuffersignal_right_hi_if_timer_block_bit_counter_cmp_eq00008120_adr1 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_bit_counter_cmp_eq00008120_adr4 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[6] ), .o ( nlwbuffersignal_right_hi_if_timer_block_bit_counter_cmp_eq00008120_adr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h3_slicem_f_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_f_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h3_slicem_f_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_f_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h3_slicem_f_radr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_f_radr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h3_slicem_f_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_f_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h3_slicem_g_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_g_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h3_slicem_g_radr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_g_radr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h3_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h3_slicem_f_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_f_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_f_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h3_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h3_slicem_g_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h3_slicem_g_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h3_slicem_g_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h3_slicem_g_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2csbytecnt_not00011_adr2 ( .i(left_hi_if_datain_block_bytecntzeroflag_8397), .o(nlwbuffersignal_left_hi_if_datain_block_i2csbytecnt_not00011_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2csbytecnt_not00011_adr3 ( .i(left_hi_if_datain_block_rstbitcnt_8398), .o(nlwbuffersignal_left_hi_if_datain_block_i2csbytecnt_not00011_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_data_shifti1_adr2 ( .i(left_hi_if_timer_block_tc_equal_8160), .o(nlwbuffersignal_left_hi_if_timer_block_data_shifti1_adr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_data_shifti1_adr3 ( .i(left_hi_if_timer_block_ext_trig_q_8157), .o(nlwbuffersignal_left_hi_if_timer_block_data_shifti1_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2csbytecnt_not00011_adr1 ( .i(right_hi_if_datain_block_rstbitcnt_8393), .o(nlwbuffersignal_right_hi_if_datain_block_i2csbytecnt_not00011_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2csbytecnt_not00011_adr2 ( .i(right_hi_if_datain_block_i2cs_wrqq_8477), .o(nlwbuffersignal_right_hi_if_datain_block_i2csbytecnt_not00011_adr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_data_shifti1_adr2 ( .i(right_hi_if_timer_block_ext_trig_q_8166), .o(nlwbuffersignal_right_hi_if_timer_block_data_shifti1_adr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_data_shifti1_adr4 ( .i(right_hi_if_timer_block_tc_equal_8169), .o(nlwbuffersignal_right_hi_if_timer_block_data_shifti1_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h4_slicem_g_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_g_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h4_slicem_g_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_g_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h4_slicem_f_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_f_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h4_slicem_f_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_f_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h4_slicem_f_radr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_f_radr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h4_slicem_f_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_f_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h4_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h4_slicem_g_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h4_slicem_g_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h4_slicem_g_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_g_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h4_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h4_slicem_f_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_f_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h4_slicem_f_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_f_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_f_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_f_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_g_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_g_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_g_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l1_slicem_f_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_f_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l1_slicem_g_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_g_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l1_slicem_g_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_g_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l1_slicem_g_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_g_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l2_slicem_f_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_f_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l2_slicem_g_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_g_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l2_slicem_g_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_g_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l2_slicem_g_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_g_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l4_slicem_g_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_g_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l4_slicem_g_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_g_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l4_slicem_g_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_g_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l4_slicem_f_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_f_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l4_slicem_f_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_f_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l4_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l4_slicem_g_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l4_slicem_g_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l4_slicem_g_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_g_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l4_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l4_slicem_f_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_g_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_g_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_g_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_f_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_f_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_f_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_f_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l7_slicem_g_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l7_slicem_g_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l7_slicem_g_radr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_radr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l7_slicem_g_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l7_slicem_f_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_f_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timer_cmp_eq0000893_adr1 (.i ( \FlexBus_left_hi_if_timer_block_timer[5] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq0000893_adr1 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timer_cmp_eq0000893_adr2 (.i ( \FlexBus_left_hi_if_timer_block_timing_val[5] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq0000893_adr2 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timer_cmp_eq0000893_adr3 (.i ( \FlexBus_left_hi_if_timer_block_timing_val[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq0000893_adr3 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_bytecntzeroflag_or000030_adr1 (.i ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[1] ), .o ( nlwbuffersignal_left_hi_if_datain_block_bytecntzeroflag_or000030_adr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_fifo_wr_en1_or00001_adr3 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_right_hi_if_dataout_block_fifo_wr_en1_or00001_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_fifo_wr_en1_or00001_adr4 ( .i(right_hi_if_dataout_block_fifo_wr_en3_7543), .o(nlwbuffersignal_right_hi_if_dataout_block_fifo_wr_en1_or00001_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mcount_bit_counter_lut_1__adr1 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[1] ), .o ( nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_1__adr1 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_mcount_bit_counter_lut_1__adr2 ( .i(right_hi_if_timer_block_bit_counter_cmp_eq0000_0), .o(nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_1__adr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mcount_bit_counter_lut_6__adr3 ( .i(right_hi_if_timer_block_bit_counter_cmp_eq0000_0), .o(nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_6__adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_i2csbytecnt_lut_1__adr1 ( .i(right_hi_if_datain_block_i2csbytecnt_and0000), .o(nlwbuffersignal_right_hi_if_datain_block_mcount_i2csbytecnt_lut_1__adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_i2csbytecnt_lut_1__adr3 ( .i(right_hi_if_datain_block_i2cs_1_), .o(nlwbuffersignal_right_hi_if_datain_block_mcount_i2csbytecnt_lut_1__adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_shift_bit_outi_6_adr1 ( .i(left_hi_if_dataout_block_shift_data_13__0), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_6_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_shift_bit_outi_6_adr2 (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_6_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_84_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_84_adr2 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_i2csbytecnt_lut_1__adr4 ( .i(left_hi_if_datain_block_i2csbytecnt_and0000), .o(nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_1__adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_81_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_81_adr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_9_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_9_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_72_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_72_adr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_91_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_91_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_91_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop[9] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_91_adr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_91_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop[9] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_91_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_91_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_91_adr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_82_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_82_adr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_8_adr1 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop[24] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_8_adr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_8_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_8_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_71_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_71_adr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_92_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_92_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_92_adr3 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop[5] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_92_adr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_83_adr2 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop[12] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_83_adr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_83_adr3 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop[13] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_83_adr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_83_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_83_adr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_shift_bit_outi_71_adr3 (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_71_adr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_shift_bit_outi_62_adr2 (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_62_adr2 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_fsm_ffd10_in2_adr4 ( .i(left_hi_if_datain_block_i2cactive_8098), .o(nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd10_in2_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_ext_trig_mux0000_f_adr4 ( .i(right_hi_if_timer_block_hitcr_int_11_), .o(nlwbuffersignal_right_hi_if_timer_block_ext_trig_mux0000_f_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_12_adr1 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_12_adr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_ext_trig_mux0000_g_adr4 ( .i(right_hi_if_timer_block_hitcr_int_11_), .o(nlwbuffersignal_right_hi_if_timer_block_ext_trig_mux0000_g_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_33_sw01_adr2 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_0_33_sw01_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_33_sw01_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_0_33_sw01_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_33_sw01_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_0_33_sw01_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_i2c_sclint_mux00011_adr1 ( .i(left_hi_if_timer_block_hitcr_int_15_), .o(nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00011_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_i2c_sclint_mux00011_adr2 ( .i(left_hi_if_datain_block_i2c_sclint_7898), .o(nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00011_adr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_i2c_sclint_mux00011_adr3 ( .i(left_hi_if_timer_block_hitcr_int_12_), .o(nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00011_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_i2c_sclint_mux00011_adr4 ( .i(inp_pin4_l_ibuf1), .o(nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00011_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_33_sw02_adr2 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_0_33_sw02_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_33_sw02_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_0_33_sw02_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_33_sw02_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_0_33_sw02_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_fsm_ffd10_in1_adr4 ( .i(left_hi_if_datain_block_i2cactive_8098), .o(nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd10_in1_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_i2c_sclint_mux00012_adr1 ( .i(left_hi_if_timer_block_hitcr_int_15_), .o(nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00012_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_i2c_sclint_mux00012_adr2 ( .i(left_hi_if_datain_block_i2c_sclint_7898), .o(nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00012_adr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_i2c_sclint_mux00012_adr3 ( .i(left_hi_if_timer_block_hitcr_int_12_), .o(nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00012_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_i2c_sclint_mux00012_adr4 ( .i(inp_pin3_l_ibuf1), .o(nlwbuffersignal_left_hi_if_timer_block_i2c_sclint_mux00012_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_8_38_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_8_38_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_8_38_adr3 ( .i(right_hi_if_timer_block_tcen_8412), .o(nlwbuffersignal_control_logic_data_mux0000_8_38_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_8_38_adr4 ( .i(n21), .o(nlwbuffersignal_control_logic_data_mux0000_8_38_adr4) );
x_buf nlwbufferblock_common_functions_mcount_div_clk_xor_0_11_adr2 (.i ( \FlexBus_common_functions_div_clk[0] ), .o ( nlwbuffersignal_common_functions_mcount_div_clk_xor_0_11_adr2 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_data_shiftint_mux00008_adr1 ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd4_8278), .o(nlwbuffersignal_left_hi_if_datain_block_data_shiftint_mux00008_adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_data_shiftint_mux00008_adr3 ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd2_8095), .o(nlwbuffersignal_left_hi_if_datain_block_data_shiftint_mux00008_adr3) );
x_buf nlwbufferblock_control_logic_data_cmp_eq00021_adr1 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_cmp_eq00021_adr1) );
x_buf nlwbufferblock_control_logic_data_cmp_eq00021_adr3 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_cmp_eq00021_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_4_adr3 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_2_4_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_4_adr4 ( .i(n191), .o(nlwbuffersignal_control_logic_data_mux0000_2_4_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_4_adr2 ( .i(n191), .o(nlwbuffersignal_control_logic_data_mux0000_3_4_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_4_adr3 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_3_4_adr3) );
x_buf nlwbufferblock_control_logic_rd_ioint_r_sw1_adr1 ( .i(csn_ibuf_7957), .o(nlwbuffersignal_control_logic_rd_ioint_r_sw1_adr1) );
x_buf nlwbufferblock_control_logic_rd_ioint_r_sw1_adr2 ( .i(rdn_ibuf_7962), .o(nlwbuffersignal_control_logic_rd_ioint_r_sw1_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l3_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l3_slicem_g_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l3_slicem_g_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l3_slicem_g_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h8_slicem_g_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h8_slicem_g_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h8_slicem_g_radr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_radr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h8_slicem_g_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h8_slicem_f_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_f_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l5_slicem_f_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_f_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l5_slicem_f_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_f_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_f_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l5_slicem_g_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_g_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l5_slicem_g_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_g_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l5_slicem_g_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_g_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l5_slicem_g_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l3_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr4 ) );
x_buf nlwbufferblock_control_logic_rd_ioint_r_adr2 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_control_logic_rd_ioint_r_adr2) );
x_buf nlwbufferblock_control_logic_rd_ioint_r_adr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_rd_ioint_r_adr3) );
x_buf nlwbufferblock_control_logic_rd_ioint_r_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_rd_ioint_r_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_2_7428), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_2_7429), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb9_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb9_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_1_7459), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_1_7460), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_1_7461), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb5_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb5_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_fifo_wr_en1_or00001_adr3 ( .i(common_functions_resf_t_7470), .o(nlwbuffersignal_left_hi_if_dataout_block_fifo_wr_en1_or00001_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_60_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_7_60_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_60_adr4 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[7] ), .o ( nlwbuffersignal_control_logic_data_mux0000_7_60_adr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l8_slicem_g_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_g_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l8_slicem_g_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_g_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l8_slicem_g_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_g_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr4 ) );
x_buf nlwbufferblock_control_logic_p3lcr_wr_l_cmp_eq00001_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_p3lcr_wr_l_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_p3lcr_wr_l_cmp_eq00001_adr3 ( .i(n25_0), .o(nlwbuffersignal_control_logic_p3lcr_wr_l_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_p3lcr_wr_l_cmp_eq00001_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_p3lcr_wr_l_cmp_eq00001_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_4_adr1 ( .i(n191), .o(nlwbuffersignal_control_logic_data_mux0000_7_4_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_4_adr3 (.i ( \FlexBus_right_hi_if_datain_block_i_fifo[7] ), .o ( nlwbuffersignal_control_logic_data_mux0000_7_4_adr3 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_4_adr4 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_7_4_adr4) );
x_buf nlwbufferblock_control_logic_hiocr_wr_l_cmp_eq00001_adr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_hiocr_wr_l_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_hiocr_wr_l_cmp_eq00001_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_hiocr_wr_l_cmp_eq00001_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_clk_loop_cnt_mux0001_2_1_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_mux0001_2_1_adr3 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_6_4_adr3 ( .i(n191), .o(nlwbuffersignal_control_logic_data_mux0000_6_4_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_6_4_adr4 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_6_4_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_reset_intr_or00001_adr4 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_right_hi_if_datain_block_reset_intr_or00001_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr1 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_1_11_adr4 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_mcount_frame_cnt_xor_4_11_adr2 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_mcount_frame_cnt_xor_4_11_adr2 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_fsm_ffd8_in1_adr1 ( .i(left_hi_if_datain_block_i2cactive_8098), .o(nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd8_in1_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_clk_loop_cnt_mux0001_0_31_adr3 ( .i(right_hi_if_dataout_block_clk_loop_rst_hi_8317), .o(nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_mux0001_0_31_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_clk_loop_cnt_mux0001_0_31_adr4 ( .i(right_hi_if_dataout_block_clk_loop_rst_lo_8318), .o(nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_mux0001_0_31_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_data_intrint_and00001_adr4 ( .i(right_hi_if_datain_block_reset_intr_8362), .o(nlwbuffersignal_right_hi_if_datain_block_data_intrint_and00001_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_fsm_ffd9_in1_adr1 ( .i(left_hi_if_datain_block_i2cactive_8098), .o(nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd9_in1_adr1) );
x_buf nlwbufferblock_left_hi_if_inout_block_dsp_intr_mux0000112_adr3 (.i ( \FlexBus_left_hi_if_inout_block_hiocr[2] ), .o ( nlwbuffersignal_left_hi_if_inout_block_dsp_intr_mux0000112_adr3 ) );
x_buf nlwbufferblock_left_hi_if_inout_block_dsp_intr_mux0000112_adr4 (.i ( \FlexBus_left_hi_if_inout_block_hiocr[3] ), .o ( nlwbuffersignal_left_hi_if_inout_block_dsp_intr_mux0000112_adr4 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_1102_adr1 ( .i(control_logic_data_mux0000_3_86), .o(nlwbuffersignal_control_logic_data_mux0000_3_1102_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_7_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop[29] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_7_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_7_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_7_adr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_6_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_6_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_6_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop[31] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_6_adr3 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_1101_adr1 ( .i(control_logic_data_mux0000_3_86), .o(nlwbuffersignal_control_logic_data_mux0000_3_1101_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_7_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_7_adr3 ) );
x_buf nlwbufferblock_common_functions_audio_clk_f_adr2 ( .i(clk_in_ibuf1), .o(nlwbuffersignal_common_functions_audio_clk_f_adr2) );
x_buf nlwbufferblock_common_functions_audio_clk_f_adr4 (.i ( \FlexBus_common_functions_div_clk[0] ), .o ( nlwbuffersignal_common_functions_audio_clk_f_adr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_6_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_6_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_6_adr2 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop[30] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_6_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_92_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_92_adr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_85_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop[6] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_85_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_85_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_85_adr3 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_i2csbytecnt_lut_0__adr3 (.i ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[0] ), .o ( nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_0__adr3 ) );
x_buf nlwbufferblock_left_hi_if_inout_block_dsp_intr_mux0000111_adr1 ( .i(inp_pin4_l_ibuf1), .o(nlwbuffersignal_left_hi_if_inout_block_dsp_intr_mux0000111_adr1) );
x_buf nlwbufferblock_left_hi_if_inout_block_dsp_intr_mux0000111_adr4 (.i ( \FlexBus_left_hi_if_inout_block_hiocr[3] ), .o ( nlwbuffersignal_left_hi_if_inout_block_dsp_intr_mux0000111_adr4 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_i2csbytecnt_lut_0__adr2 ( .i(right_hi_if_datain_block_i2cs_0_), .o(nlwbuffersignal_right_hi_if_datain_block_mcount_i2csbytecnt_lut_0__adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_i2csbytecnt_lut_0__adr3 (.i ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[0] ), .o ( nlwbuffersignal_right_hi_if_datain_block_mcount_i2csbytecnt_lut_0__adr3 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_i2csbytecnt_lut_9__adr2 (.i ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[9] ), .o ( nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_9__adr2 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_i2csbytecnt_lut_9__adr3 ( .i(left_hi_if_datain_block_i2cs_9_), .o(nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_9__adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_p4out_4_1_adr3 ( .i(left_hi_if_dataout_block_p4_a_bn), .o(nlwbuffersignal_left_hi_if_dataout_block_p4out_4_1_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_p4out_4_1_adr4 ( .i(left_hi_if_dataout_block_p4lcr_4_), .o(nlwbuffersignal_left_hi_if_dataout_block_p4out_4_1_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_lo_wri_or00001_adr2 ( .i(common_functions_resf_t_7470), .o(nlwbuffersignal_left_hi_if_dataout_block_clk_loop_lo_wri_or00001_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_11_87_adr1 ( .i(n22_0), .o(nlwbuffersignal_control_logic_data_mux0000_11_87_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_11_87_adr2 ( .i(control_logic_data_mux0000_11_70_0), .o(nlwbuffersignal_control_logic_data_mux0000_11_87_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p4out_2_1_adr2 ( .i(right_hi_if_dataout_block_p4_a_bn), .o(nlwbuffersignal_right_hi_if_dataout_block_p4out_2_1_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_15_16_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_15_16_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_15_16_adr4 ( .i(n21), .o(nlwbuffersignal_control_logic_data_mux0000_15_16_adr4) );
x_buf nlwbufferblock_control_logic_data_cmp_eq000313_adr1 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_cmp_eq000313_adr1) );
x_buf nlwbufferblock_control_logic_data_cmp_eq000313_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_data_cmp_eq000313_adr2) );
x_buf nlwbufferblock_control_logic_data_cmp_eq000313_adr3 ( .i(n121), .o(nlwbuffersignal_control_logic_data_cmp_eq000313_adr3) );
x_buf nlwbufferblock_control_logic_data_cmp_eq000313_adr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_control_logic_data_cmp_eq000313_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p4out_3_1_adr2 ( .i(right_hi_if_dataout_block_p4_a_bn), .o(nlwbuffersignal_right_hi_if_dataout_block_p4out_3_1_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p4out_3_1_adr4 ( .i(right_hi_if_dataout_block_p4lcr_11_), .o(nlwbuffersignal_right_hi_if_dataout_block_p4out_3_1_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_adr2 (.i ( \FlexBus_left_hi_if_datain_block_inputcap[0] ), .o ( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_adr2 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_adr4 (.i ( \FlexBus_left_hi_if_datain_block_inpbitcnt[0] ), .o ( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_adr4 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_11_28_adr1 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_11_28_adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_rstbitcnt_or000034_adr1 (.i ( \FlexBus_left_hi_if_datain_block_inpbitcnt[2] ), .o ( nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000034_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_g_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_g_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_g_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_g_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h5_slicem_f_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_f_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h7_slicem_f_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_f_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h7_slicem_f_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_f_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_f_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_f_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_f_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_f_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l3_slicem_f_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_f_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_f_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_g_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_g_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_g_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h8_slicem_g_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_tcen_we1_or00001_adr2 ( .i(right_hi_if_timer_block_tcen_we2_8264), .o(nlwbuffersignal_right_hi_if_timer_block_tcen_we1_or00001_adr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_tcen_we1_or00001_adr4 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_right_hi_if_timer_block_tcen_we1_or00001_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_33_sw01_adr2 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_1_33_sw01_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_33_sw01_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_1_33_sw01_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_33_sw01_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_1_33_sw01_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h5_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h5_slicem_g_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_g_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h5_slicem_g_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_g_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h5_slicem_f_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_f_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h5_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h5_slicem_f_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_f_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h5_slicem_f_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_f_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h5_slicem_f_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l3_slicem_g_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l3_slicem_g_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l3_slicem_g_radr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_radr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l3_slicem_g_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l3_slicem_g_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h7_slicem_g_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h7_slicem_g_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h7_slicem_g_radr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_radr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h7_slicem_g_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_2_7427), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_2_7429), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb6_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb6_slicem_f_wadr4) );
x_buf nlwbufferblock_control_logic_data_fifo_wr_l_cmp_eq00001_adr1 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_data_fifo_wr_l_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_data_fifo_wr_l_cmp_eq00001_adr2 ( .i(n25_0), .o(nlwbuffersignal_control_logic_data_fifo_wr_l_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_data_fifo_wr_l_cmp_eq00001_adr3 ( .i(n16), .o(nlwbuffersignal_control_logic_data_fifo_wr_l_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_data_fifo_wr_l_cmp_eq00001_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_data_fifo_wr_l_cmp_eq00001_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h5_slicem_g_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h5_slicem_g_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h5_slicem_g_radr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_radr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h5_slicem_g_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h5_slicem_g_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_shift_bit_outi_5_adr2 (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_5_adr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_shift_bit_outi_5_adr3 ( .i(left_hi_if_dataout_block_shift_data_14__0), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_5_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_4_33_sw01_adr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_4_33_sw01_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_4_33_sw01_adr3 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_4_33_sw01_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_4_33_sw01_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_4_33_sw01_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_71_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop[27] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_71_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_71_adr2 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop[26] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_71_adr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_71_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_71_adr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_73_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_73_adr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_8_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_8_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_8_adr3 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop[25] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_8_adr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_85_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop[6] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_85_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_85_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_85_adr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_shift_bit_outi_7_adr2 (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_7_adr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_84_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_84_adr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_wa_xor_0_11_adr1 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_0_11_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_wa_xor_0_11_adr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_wa_xor_0_11_adr4 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_4_adr1 (.i ( \FlexBus_left_hi_if_datain_block_i_fifo[5] ), .o ( nlwbuffersignal_control_logic_data_mux0000_5_4_adr1 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_4_adr2 ( .i(n191), .o(nlwbuffersignal_control_logic_data_mux0000_5_4_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_4_adr3 (.i ( \FlexBus_right_hi_if_datain_block_i_fifo[5] ), .o ( nlwbuffersignal_control_logic_data_mux0000_5_4_adr3 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_4_adr4 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_5_4_adr4) );
x_buf nlwbufferblock_control_logic_csfr_wr_cmp_eq00002_adr1 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_csfr_wr_cmp_eq00002_adr1) );
x_buf nlwbufferblock_control_logic_csfr_wr_cmp_eq00002_adr2 ( .i(n25_0), .o(nlwbuffersignal_control_logic_csfr_wr_cmp_eq00002_adr2) );
x_buf nlwbufferblock_control_logic_csfr_wr_cmp_eq00002_adr3 ( .i(n16), .o(nlwbuffersignal_control_logic_csfr_wr_cmp_eq00002_adr3) );
x_buf nlwbufferblock_control_logic_csfr_wr_cmp_eq00002_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_csfr_wr_cmp_eq00002_adr4) );
x_buf nlwbufferblock_control_logic_data_or000135_sw0_adr2 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_control_logic_data_or000135_sw0_adr2) );
x_buf nlwbufferblock_control_logic_data_or000135_sw0_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_or000135_sw0_adr3) );
x_buf nlwbufferblock_control_logic_data_or000135_sw0_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_or000135_sw0_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_33_sw01_adr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_3_33_sw01_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_33_sw01_adr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_3_33_sw01_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_33_sw01_adr3 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_3_33_sw01_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_33_sw01_adr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_2_33_sw01_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_33_sw01_adr2 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_2_33_sw01_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_33_sw01_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_2_33_sw01_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_13_22_g_adr2 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_13_22_g_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_13_22_g_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_13_22_g_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_13_22_g_adr4 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_13_22_g_adr4) );
x_buf nlwbufferblock_right_hi_if_inout_block_dsp_intr_mux0000111_adr3 ( .i(inp_pin4_r_ibuf1), .o(nlwbuffersignal_right_hi_if_inout_block_dsp_intr_mux0000111_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_f_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_f_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_f_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l1_slicem_f_wadr4 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_14_16_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_14_16_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_14_16_adr4 ( .i(n21), .o(nlwbuffersignal_control_logic_data_mux0000_14_16_adr4) );
x_buf nlwbufferblock_control_logic_rd_ioint_l_cmp_eq0000_adr2 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq0000_adr2) );
x_buf nlwbufferblock_control_logic_rd_ioint_l_cmp_eq0000_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq0000_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_1101_adr3 ( .i(n22_0), .o(nlwbuffersignal_control_logic_data_mux0000_1_1101_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_1101_adr4 ( .i(control_logic_data_mux0000_1_4_0), .o(nlwbuffersignal_control_logic_data_mux0000_1_1101_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_13_22_f_adr1 ( .i(n250_0), .o(nlwbuffersignal_control_logic_data_mux0000_13_22_f_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_13_22_f_adr2 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_13_22_f_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_13_22_f_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_13_22_f_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_13_22_f_adr4 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_data_mux0000_13_22_f_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_1102_adr3 ( .i(n22_0), .o(nlwbuffersignal_control_logic_data_mux0000_1_1102_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_1102_adr4 ( .i(control_logic_data_mux0000_1_4_0), .o(nlwbuffersignal_control_logic_data_mux0000_1_1102_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_33_sw02_adr2 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_1_33_sw02_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_33_sw02_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_1_33_sw02_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_33_sw02_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_1_33_sw02_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_33_sw02_adr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_2_33_sw02_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_33_sw02_adr2 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_2_33_sw02_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_2_33_sw02_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_2_33_sw02_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_33_sw02_adr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_3_33_sw02_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_33_sw02_adr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_3_33_sw02_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_3_33_sw02_adr3 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_3_33_sw02_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_4_33_sw02_adr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_4_33_sw02_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_4_33_sw02_adr3 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_4_33_sw02_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_4_33_sw02_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_4_33_sw02_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_33_sw02_adr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_5_33_sw02_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_33_sw02_adr3 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_5_33_sw02_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_33_sw02_adr4 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_5_33_sw02_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_6_33_sw02_adr1 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_6_33_sw02_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_6_33_sw02_adr2 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_6_33_sw02_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_6_33_sw02_adr3 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_6_33_sw02_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_86_g_adr4 ( .i(right_hi_if_timer_block_hibcr_int_7_), .o(nlwbuffersignal_control_logic_data_mux0000_7_86_g_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_33_sw02_adr1 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_7_33_sw02_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_33_sw02_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_7_33_sw02_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_33_sw02_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_7_33_sw02_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_33_sw01_adr1 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_7_33_sw01_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_33_sw01_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_7_33_sw01_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_7_33_sw01_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_7_33_sw01_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_12_adr1 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_12_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_12_adr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_12_adr4 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_6_33_sw01_adr1 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_6_33_sw01_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_6_33_sw01_adr2 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_6_33_sw01_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_6_33_sw01_adr3 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_6_33_sw01_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_fsm_ffd10_in2_adr1 ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd1_8104), .o(nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd10_in2_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_fsm_ffd10_in2_adr4 ( .i(right_hi_if_datain_block_i2cactive_8103), .o(nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd10_in2_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11_adr1 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_3_11_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_fsm_ffd10_in1_adr4 ( .i(right_hi_if_datain_block_i2cactive_8103), .o(nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd10_in1_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_33_sw01_adr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_5_33_sw01_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_33_sw01_adr3 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_5_33_sw01_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_33_sw01_adr4 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_5_33_sw01_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_en_inpcapdly_and0000_f_adr4 ( .i(right_hi_if_datain_block_clk_signalint_8172), .o(nlwbuffersignal_right_hi_if_datain_block_en_inpcapdly_and0000_f_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mcount_prescale_cnt_lut_0__adr2 (.i ( \FlexBus_right_hi_if_timer_block_prescale_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_timer_block_mcount_prescale_cnt_lut_0__adr2 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_1_7459), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_1_7461), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb7_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb7_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_2_7427), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_2_7428), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_2_7429), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama9_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama9_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_1_7459), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_1_7460), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_1_7461), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama8_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama8_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_bit_counter_cmp_eq0000893_adr1 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[5] ), .o ( nlwbuffersignal_right_hi_if_timer_block_bit_counter_cmp_eq0000893_adr1 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_bit_counter_cmp_eq0000893_adr2 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_bit_counter_cmp_eq0000893_adr2 ) );
x_buf nlwbufferblock_control_logic_hidsc_wr_l_cmp_eq00001_adr1 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_hidsc_wr_l_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_hidsc_wr_l_cmp_eq00001_adr2 ( .i(n16), .o(nlwbuffersignal_control_logic_hidsc_wr_l_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_hidsc_wr_l_cmp_eq00001_adr3 ( .i(n211), .o(nlwbuffersignal_control_logic_hidsc_wr_l_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_hidsc_wr_l_cmp_eq00001_adr4 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_hidsc_wr_l_cmp_eq00001_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_hidsc_we1_and00001_adr2 ( .i(n93), .o(nlwbuffersignal_left_hi_if_dataout_block_hidsc_we1_and00001_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_60_adr1 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[5] ), .o ( nlwbuffersignal_control_logic_data_mux0000_5_60_adr1 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_60_adr3 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_5_60_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_1_7459), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_1_7460), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_1_7461), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb8_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb8_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_1_7459), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_1_7460), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_1_7461), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb4_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb4_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_1_7459), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_1_7460), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_1_7461), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_f_wadr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_5_sw1_adr1 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_control_logic_data_mux0000_0_5_sw1_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_5_sw1_adr2 ( .i(n112), .o(nlwbuffersignal_control_logic_data_mux0000_0_5_sw1_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_5_sw1_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_data_mux0000_0_5_sw1_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama5_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama5_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_2_7427), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_2_7428), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_2_7429), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama6_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama6_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_2_7427), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_2_7428), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_2_7429), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb13_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb13_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_2_7436), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_2_7438), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_2_7439), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb14_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb14_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb15_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb15_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb15_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb15_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb15_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb15_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb15_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb15_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_2_7436), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_2_7437), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_2_7438), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_2_7439), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb15_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb15_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_2_7427), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_2_7429), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb14_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb14_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_1_7459), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_1_7460), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_1_7461), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_1_7459), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_1_7460), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_1_7461), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb16_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb16_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb16_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb16_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb16_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb16_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb16_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb16_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_inout_block_dsp_intr_mux00002_sw0_adr1 ( .i(inp_pin3_r_ibuf1), .o(nlwbuffersignal_right_hi_if_inout_block_dsp_intr_mux00002_sw0_adr1) );
x_buf nlwbufferblock_right_hi_if_inout_block_dsp_intr_mux00002_sw0_adr3 ( .i(right_hi_if_datain_block_data_intrint_7488), .o(nlwbuffersignal_right_hi_if_inout_block_dsp_intr_mux00002_sw0_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb16_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb16_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_2_7427), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb16_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb16_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb16_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb16_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb16_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_inout_block_dsp_intr_mux00002_sw0_adr1 ( .i(inp_pin3_l_ibuf1), .o(nlwbuffersignal_left_hi_if_inout_block_dsp_intr_mux00002_sw0_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_1_7459), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_1_7460), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_1_7461), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama2_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama2_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_1_7459), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_1_7460), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_1_7461), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb15_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb15_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_2_7427), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb15_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb15_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb15_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb15_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb15_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_2_7436), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_2_7438), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_2_7439), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb16_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb16_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama1_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama1_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_inout_block_dsp_gpio_mux00001_adr1 ( .i(inp_pin4_l_ibuf1), .o(nlwbuffersignal_left_hi_if_inout_block_dsp_gpio_mux00001_adr1) );
x_buf nlwbufferblock_left_hi_if_inout_block_dsp_gpio_mux00001_adr2 (.i ( \FlexBus_left_hi_if_inout_block_hiocr[7] ), .o ( nlwbuffersignal_left_hi_if_inout_block_dsp_gpio_mux00001_adr2 ) );
x_buf nlwbufferblock_left_hi_if_inout_block_dsp_gpio_mux00001_adr3 ( .i(inp_pin3_l_ibuf1), .o(nlwbuffersignal_left_hi_if_inout_block_dsp_gpio_mux00001_adr3) );
x_buf nlwbufferblock_left_hi_if_inout_block_dsp_gpio_mux00001_adr4 (.i ( \FlexBus_left_hi_if_inout_block_hiocr[8] ), .o ( nlwbuffersignal_left_hi_if_inout_block_dsp_gpio_mux00001_adr4 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_1_7459), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_1_7460), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_1_7461), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama3_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama3_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_inout_block_dsp_gpio_mux00001_adr1 ( .i(inp_pin3_r_ibuf1), .o(nlwbuffersignal_right_hi_if_inout_block_dsp_gpio_mux00001_adr1) );
x_buf nlwbufferblock_right_hi_if_inout_block_dsp_gpio_mux00001_adr2 ( .i(inp_pin4_r_ibuf1), .o(nlwbuffersignal_right_hi_if_inout_block_dsp_gpio_mux00001_adr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb1_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb1_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_1_7459), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_1_7460), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_1_7461), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb3_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb3_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama4_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama4_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_1_7459), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_1_7460), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_1_7461), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb2_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb2_slicem_g_wadr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_3_sw0_adr1 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_control_logic_data_mux0000_0_3_sw0_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_3_sw0_adr2 ( .i(n112), .o(nlwbuffersignal_control_logic_data_mux0000_0_3_sw0_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_3_sw0_adr3 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_0_3_sw0_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_3_sw0_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_data_mux0000_0_3_sw0_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mcount_prescale_cnt_lut_2__adr1 ( .i(right_hi_if_timer_block_prescale_cnt_cmp_eq0000_0), .o(nlwbuffersignal_right_hi_if_timer_block_mcount_prescale_cnt_lut_2__adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mcount_prescale_cnt_lut_3__adr2 (.i ( \FlexBus_left_hi_if_timer_block_prescale_cnt[3] ), .o ( nlwbuffersignal_left_hi_if_timer_block_mcount_prescale_cnt_lut_3__adr2 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_mcount_prescale_cnt_lut_4__adr2 (.i ( \FlexBus_left_hi_if_timer_block_prescale_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_mcount_prescale_cnt_lut_4__adr2 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_mcount_bit_counter_lut_5__adr3 ( .i(right_hi_if_timer_block_bit_counter_cmp_eq0000_0), .o(nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_5__adr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mcount_bit_counter_lut_3__adr2 ( .i(right_hi_if_timer_block_bit_counter_cmp_eq0000_0), .o(nlwbuffersignal_right_hi_if_timer_block_mcount_bit_counter_lut_3__adr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mcount_bit_counter_lut_3__adr1 (.i ( \FlexBus_left_hi_if_timer_block_bit_counter[3] ), .o ( nlwbuffersignal_left_hi_if_timer_block_mcount_bit_counter_lut_3__adr1 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_i2csbytecnt_lut_3__adr2 ( .i(left_hi_if_datain_block_i2cs_3_), .o(nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_3__adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_i2csbytecnt_lut_3__adr3 ( .i(left_hi_if_datain_block_i2csbytecnt_and0000), .o(nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_3__adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_i2csbytecnt_lut_3__adr4 (.i ( \FlexBus_left_hi_if_datain_block_i2csbytecnt[3] ), .o ( nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_3__adr4 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_i2csbytecnt_lut_3__adr4 ( .i(right_hi_if_datain_block_i2cs_3_), .o(nlwbuffersignal_right_hi_if_datain_block_mcount_i2csbytecnt_lut_3__adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_i2csbytecnt_lut_2__adr1 ( .i(right_hi_if_datain_block_i2csbytecnt_and0000), .o(nlwbuffersignal_right_hi_if_datain_block_mcount_i2csbytecnt_lut_2__adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_i2csbytecnt_lut_9__adr1 ( .i(right_hi_if_datain_block_i2cs_9_), .o(nlwbuffersignal_right_hi_if_datain_block_mcount_i2csbytecnt_lut_9__adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_i2csbytecnt_lut_2__adr1 ( .i(left_hi_if_datain_block_i2csbytecnt_and0000), .o(nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_2__adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_i2csbytecnt_lut_6__adr2 ( .i(left_hi_if_datain_block_i2cs_6_), .o(nlwbuffersignal_left_hi_if_datain_block_mcount_i2csbytecnt_lut_6__adr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mcount_timer_lut_3__adr2 (.i ( \FlexBus_left_hi_if_timer_block_timer[3] ), .o ( nlwbuffersignal_left_hi_if_timer_block_mcount_timer_lut_3__adr2 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_mcount_timer_lut_5__adr1 (.i ( \FlexBus_left_hi_if_timer_block_timer[5] ), .o ( nlwbuffersignal_left_hi_if_timer_block_mcount_timer_lut_5__adr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_93_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_93_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_clk_loop_outi_10_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_clk_loop_outi_10_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_shift_bit_outi_5_adr1 ( .i(right_hi_if_dataout_block_shift_data_15__0), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_5_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_shift_bit_outi_5_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_5_adr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_shift_bit_outi_5_adr4 ( .i(right_hi_if_dataout_block_shift_data_14__0), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_5_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_shift_bit_outi_6_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_6_adr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_82_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_82_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_82_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop[18] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_82_adr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_shift_bit_outi_7_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_7_adr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_72_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_72_adr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_shift_bit_outi_8_adr1 ( .i(right_hi_if_dataout_block_shift_data_0__0), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_8_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_shift_bit_outi_8_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_8_adr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_9_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop[16] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_9_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_clk_loop_outi_9_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_clk_loop_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_clk_loop_outi_9_adr4 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_1_28_f_adr2 ( .i(right_hi_if_timer_block_n45_0), .o(nlwbuffersignal_right_hi_if_timer_block_timing_val_1_28_f_adr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_1_28_f_adr4 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timing_val_1_28_f_adr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_p4_a_bn52_adr2 ( .i(left_hi_if_fifo_output), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_p4_a_bn52_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_p4_a_bn52_adr4 ( .i(left_hi_if_clk_signal), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_p4_a_bn52_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_1_28_g_adr4 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timing_val_1_28_g_adr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_shift_bit_outi_72_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_72_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_shift_bit_outi_61_adr1 ( .i(right_hi_if_dataout_block_shift_data_10__0), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_61_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_shift_bit_outi_61_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_61_adr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_shift_bit_outi_61_adr4 ( .i(right_hi_if_dataout_block_shift_data_11__0), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_shift_bit_outi_61_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_shift_bit_outi_61_adr2 (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mmux_shift_bit_outi_61_adr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_p4_a_bn53_adr2 ( .i(n88), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_p4_a_bn53_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_p4_a_bn53_adr3 ( .i(n86), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_p4_a_bn53_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_p3_a_bn537_g_adr1 ( .i(right_hi_if_datain_block_i2c_sclint_7910), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn537_g_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_p3_a_bn537_g_adr2 ( .i(right_hi_if_datain_block_i2c_sdaint_7907), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn537_g_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_1101_adr2 ( .i(control_logic_data_mux0000_5_4_0), .o(nlwbuffersignal_control_logic_data_mux0000_5_1101_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_1101_adr4 ( .i(n22_0), .o(nlwbuffersignal_control_logic_data_mux0000_5_1101_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2cs_wrqq_not00011_adr1 ( .i(right_hi_if_datain_block_i2cs_wrq_7908), .o(nlwbuffersignal_right_hi_if_datain_block_i2cs_wrqq_not00011_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2cs_wrqq_not00011_adr2 ( .i(right_hi_if_datain_block_i2c_sdaint_7907), .o(nlwbuffersignal_right_hi_if_datain_block_i2cs_wrqq_not00011_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_1102_adr2 ( .i(control_logic_data_mux0000_5_4_0), .o(nlwbuffersignal_control_logic_data_mux0000_5_1102_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_1102_adr4 ( .i(n22_0), .o(nlwbuffersignal_control_logic_data_mux0000_5_1102_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_p3_a_bn537_f_adr1 ( .i(n87), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn537_f_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_p3_a_bn537_f_adr2 ( .i(n89), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn537_f_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_86_f_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_1_86_f_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_86_f_adr4 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_1_86_f_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_p4_a_bn51_adr1 ( .i(right_hi_if_datain_block_i2c_sclint_7910), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_p4_a_bn51_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_p4_a_bn51_adr2 ( .i(right_hi_if_datain_block_i2c_sdaint_7907), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_p4_a_bn51_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_p4_a_bn52_adr2 ( .i(right_hi_if_clk_signal), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_p4_a_bn52_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_p4_a_bn52_adr4 ( .i(right_hi_if_fifo_output), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_p4_a_bn52_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_ext_trig_mux0000_f_adr1 ( .i(left_hi_if_timer_block_hitcr_int_11_), .o(nlwbuffersignal_left_hi_if_timer_block_ext_trig_mux0000_f_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_ext_trig_mux0000_g_adr1 ( .i(left_hi_if_timer_block_hitcr_int_11_), .o(nlwbuffersignal_left_hi_if_timer_block_ext_trig_mux0000_g_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_ext_trig_mux0000_g_adr3 ( .i(left_hi_if_timer_block_ext_trig3n_8109), .o(nlwbuffersignal_left_hi_if_timer_block_ext_trig_mux0000_g_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_p4_a_bn53_adr1 ( .i(n87), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_p4_a_bn53_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_p4_a_bn53_adr2 ( .i(n89), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_p4_a_bn53_adr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_i2c_sclint_mux00012_adr2 ( .i(inp_pin3_r_ibuf1), .o(nlwbuffersignal_right_hi_if_timer_block_i2c_sclint_mux00012_adr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_i2c_sclint_mux00012_adr3 ( .i(right_hi_if_datain_block_i2c_sclint_7910), .o(nlwbuffersignal_right_hi_if_timer_block_i2c_sclint_mux00012_adr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_i2c_sclint_mux00012_adr4 ( .i(right_hi_if_timer_block_hitcr_int_15_), .o(nlwbuffersignal_right_hi_if_timer_block_i2c_sclint_mux00012_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_i2c_sclint_mux00011_adr2 ( .i(inp_pin4_r_ibuf1), .o(nlwbuffersignal_right_hi_if_timer_block_i2c_sclint_mux00011_adr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_i2c_sclint_mux00011_adr3 ( .i(right_hi_if_datain_block_i2c_sclint_7910), .o(nlwbuffersignal_right_hi_if_timer_block_i2c_sclint_mux00011_adr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_i2c_sclint_mux00011_adr4 ( .i(right_hi_if_timer_block_hitcr_int_15_), .o(nlwbuffersignal_right_hi_if_timer_block_i2c_sclint_mux00011_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_13_331_adr2 ( .i(control_logic_data_mux0000_13_22), .o(nlwbuffersignal_control_logic_data_mux0000_13_331_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_13_331_adr3 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_13_331_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_13_331_adr4 ( .i(n21), .o(nlwbuffersignal_control_logic_data_mux0000_13_331_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_rstbitcnt_or000032_sw01_adr1 (.i ( \FlexBus_left_hi_if_datain_block_icc_ifcs[0] ), .o ( nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000032_sw01_adr1 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_rstbitcnt_or000032_sw01_adr2 ( .i(left_hi_if_datain_block_clk_signalint_8163), .o(nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000032_sw01_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_data_shiftint_mux0000232_adr1 ( .i(left_hi_if_datain_block_data_shiftint_mux00003_0), .o(nlwbuffersignal_left_hi_if_datain_block_data_shiftint_mux0000232_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_rstbitcnt_or000032_sw02_adr1 (.i ( \FlexBus_right_hi_if_datain_block_icc_ifcs[0] ), .o ( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000032_sw02_adr1 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_rstbitcnt_or000032_sw02_adr4 ( .i(right_hi_if_datain_block_clk_signalint_8172), .o(nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000032_sw02_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_rstbitcnt_or000032_sw02_adr1 (.i ( \FlexBus_left_hi_if_datain_block_icc_ifcs[0] ), .o ( nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000032_sw02_adr1 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_rstbitcnt_or000032_sw02_adr2 ( .i(left_hi_if_datain_block_clk_signalint_8163), .o(nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000032_sw02_adr2) );
x_buf nlwbufferblock_right_hi_if_inout_block_dsp_timer_mux000012_adr2 ( .i(inp_pin3_r_ibuf1), .o(nlwbuffersignal_right_hi_if_inout_block_dsp_timer_mux000012_adr2) );
x_buf nlwbufferblock_right_hi_if_inout_block_dsp_timer_mux000012_adr3 ( .i(inp_pin4_r_ibuf1), .o(nlwbuffersignal_right_hi_if_inout_block_dsp_timer_mux000012_adr3) );
x_buf nlwbufferblock_left_hi_if_inout_block_dsp_timer_mux000012_adr2 ( .i(inp_pin3_l_ibuf1), .o(nlwbuffersignal_left_hi_if_inout_block_dsp_timer_mux000012_adr2) );
x_buf nlwbufferblock_left_hi_if_inout_block_dsp_timer_mux000012_adr4 ( .i(inp_pin4_l_ibuf1), .o(nlwbuffersignal_left_hi_if_inout_block_dsp_timer_mux000012_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_13_22_rt_adr2 ( .i(control_logic_data_mux0000_13_22), .o(nlwbuffersignal_control_logic_data_mux0000_13_22_rt_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_rstbitcnt_or000032_sw01_adr4 ( .i(right_hi_if_datain_block_clk_signalint_8172), .o(nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000032_sw01_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_data_shiftint_mux0000231_adr2 ( .i(right_hi_if_datain_block_n5), .o(nlwbuffersignal_right_hi_if_datain_block_data_shiftint_mux0000231_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_data_shiftint_mux0000231_adr1 ( .i(left_hi_if_datain_block_data_shiftint_mux00003_0), .o(nlwbuffersignal_left_hi_if_datain_block_data_shiftint_mux0000231_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_fifo_ra_h_not0001_adr2 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_fifo_ra_h_not0001_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2c_sdaint_mux000122_adr1 ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd10_8102), .o(nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000122_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2c_sdaint_mux000122_adr2 ( .i(right_hi_if_datain_block_i2cactive_8103), .o(nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000122_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_fifo_ra_h_not0001_sw0_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_fifo_ra_h_not0001_sw0_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_fifo_ra_h_not0001_sw0_adr2 (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_fifo_ra_h_not0001_sw0_adr2 ) );
x_buf nlwbufferblock_left_hi_if_inout_block_dsp_timer_mux000011_adr2 ( .i(inp_pin3_l_ibuf1), .o(nlwbuffersignal_left_hi_if_inout_block_dsp_timer_mux000011_adr2) );
x_buf nlwbufferblock_left_hi_if_inout_block_dsp_timer_mux000011_adr4 ( .i(inp_pin4_l_ibuf1), .o(nlwbuffersignal_left_hi_if_inout_block_dsp_timer_mux000011_adr4) );
x_buf nlwbufferblock_right_hi_if_inout_block_dsp_timer_mux000011_adr2 ( .i(inp_pin3_r_ibuf1), .o(nlwbuffersignal_right_hi_if_inout_block_dsp_timer_mux000011_adr2) );
x_buf nlwbufferblock_right_hi_if_inout_block_dsp_timer_mux000011_adr3 ( .i(inp_pin4_r_ibuf1), .o(nlwbuffersignal_right_hi_if_inout_block_dsp_timer_mux000011_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_data_shiftint_mux0000232_adr1 ( .i(right_hi_if_datain_block_data_shiftint_8230), .o(nlwbuffersignal_right_hi_if_datain_block_data_shiftint_mux0000232_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_2_not0001_adr2 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_2_not0001_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_bit_cnt_2_not0001_adr3 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_2_not0001_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_fifo_ra_h_not0001_adr1 (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_fifo_ra_h_not0001_adr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_fifo_ra_h_not0001_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_fifo_ra_h_not0001_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_fifo_ra_h_not0001_adr3 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_fifo_ra_h_not0001_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2c_sdaint_mux000122_sw0_adr1 ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd8_8240), .o(nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000122_sw0_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr1 (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr3 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr4 (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr4 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_tcen_and00001_adr1 ( .i(right_hi_if_timer_block_bit_counter_cmp_eq0000_0), .o(nlwbuffersignal_right_hi_if_timer_block_tcen_and00001_adr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_tcen_and00001_adr2 ( .i(right_hi_if_timer_block_tc_equal_8169), .o(nlwbuffersignal_right_hi_if_timer_block_tcen_and00001_adr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_prescale_cnt_cmp_eq0000826_adr1 ( .i(left_hi_if_timer_block_hitcr_int_0_), .o(nlwbuffersignal_left_hi_if_timer_block_prescale_cnt_cmp_eq0000826_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_prescale_cnt_cmp_eq0000826_adr4 ( .i(left_hi_if_timer_block_hitcr_int_1_), .o(nlwbuffersignal_left_hi_if_timer_block_prescale_cnt_cmp_eq0000826_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_prescale_cnt_cmp_eq0000826_adr2 ( .i(right_hi_if_timer_block_hitcr_int_0_), .o(nlwbuffersignal_right_hi_if_timer_block_prescale_cnt_cmp_eq0000826_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_adr1 ( .i(left_hi_if_datain_block_i2cactive_8098), .o(nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_adr4 ( .i(left_hi_if_data_shift_clk), .o(nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_adr2 ( .i(right_hi_if_datain_block_i2cactive_8103), .o(nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_adr4 ( .i(right_hi_if_data_shift_clk), .o(nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_2_not0001_sw0_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_adr3 ( .i(right_hi_if_timer_block_hibcr_int_13_), .o(nlwbuffersignal_right_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_tcen_and00001_adr3 ( .i(left_hi_if_timer_block_bit_counter_cmp_eq0000_0), .o(nlwbuffersignal_left_hi_if_timer_block_tcen_and00001_adr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_timer_cmp_eq0000826_adr1 (.i ( \FlexBus_right_hi_if_timer_block_timing_val[1] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq0000826_adr1 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timer_cmp_eq0000826_adr3 (.i ( \FlexBus_right_hi_if_timer_block_timing_val[0] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq0000826_adr3 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_tcen_not00011_adr3 ( .i(left_hi_if_timer_block_tcen_we2_8260), .o(nlwbuffersignal_left_hi_if_timer_block_tcen_not00011_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_timer_cmp_eq0000853_adr1 (.i ( \FlexBus_left_hi_if_timer_block_timing_val[2] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq0000853_adr1 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timer_cmp_eq0000853_adr3 (.i ( \FlexBus_left_hi_if_timer_block_timer[3] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq0000853_adr3 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timer_cmp_eq0000853_adr4 (.i ( \FlexBus_left_hi_if_timer_block_timing_val[3] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq0000853_adr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr2 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr3 (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_adr3 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_tcen_not00011_adr2 ( .i(right_hi_if_timer_block_tcen_we2_8264), .o(nlwbuffersignal_right_hi_if_timer_block_tcen_not00011_adr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_timer_cmp_eq0000853_adr2 (.i ( \FlexBus_right_hi_if_timer_block_timing_val[2] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq0000853_adr2 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timer_cmp_eq0000853_adr4 (.i ( \FlexBus_right_hi_if_timer_block_timing_val[3] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq0000853_adr4 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_prescale_cnt_cmp_eq0000853_adr1 (.i ( \FlexBus_right_hi_if_timer_block_prescale_cnt[2] ), .o ( nlwbuffersignal_right_hi_if_timer_block_prescale_cnt_cmp_eq0000853_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_adr2 (.i ( \FlexBus_left_hi_if_dataout_block_shift_bit_cnt[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_adr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_adr4 ( .i(left_hi_if_dataout_block_shift_c_8253), .o(nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_frame_cnt_cmp_eq0000578_adr2 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[1] ), .o ( nlwbuffersignal_right_hi_if_timer_block_frame_cnt_cmp_eq0000578_adr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_adr2 ( .i(right_hi_if_dataout_block_shift_c_8257), .o(nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_3_not0001_sw0_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2c_sdaint_mux000122_sw0_adr1 ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd6_8275), .o(nlwbuffersignal_left_hi_if_datain_block_i2c_sdaint_mux000122_sw0_adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2c_sdaint_mux000122_sw0_adr2 ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd8_8276), .o(nlwbuffersignal_left_hi_if_datain_block_i2c_sdaint_mux000122_sw0_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_cnt_mux0001_4_1_adr2 ( .i(left_hi_if_dataout_block_clk_loop_rst_lo_8321), .o(nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_4_1_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_cnt_mux0001_4_1_adr3 ( .i(left_hi_if_dataout_block_clk_loop_rst_hi_8320), .o(nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_4_1_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_timer_cmp_eq0000_inv1_adr1 ( .i(left_hi_if_timer_block_timer_cmp_eq00008120_0), .o(nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq0000_inv1_adr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_timer_cmp_eq0000_inv1_adr1 ( .i(right_hi_if_timer_block_timer_cmp_eq00008120_0), .o(nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq0000_inv1_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_timer_cmp_eq00008136_adr1 ( .i(left_hi_if_timer_block_timer_cmp_eq00008120_0), .o(nlwbuffersignal_left_hi_if_timer_block_timer_cmp_eq00008136_adr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_timer_cmp_eq00008136_adr1 ( .i(right_hi_if_timer_block_timer_cmp_eq00008120_0), .o(nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq00008136_adr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_bit_counter_cmp_eq0000826_adr1 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[0] ), .o ( nlwbuffersignal_right_hi_if_timer_block_bit_counter_cmp_eq0000826_adr1 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_bit_counter_cmp_eq0000853_adr1 ( .i(left_hi_if_timer_block_hibcr_int_2_), .o(nlwbuffersignal_left_hi_if_timer_block_bit_counter_cmp_eq0000853_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_bit_counter_cmp_eq0000853_adr2 ( .i(left_hi_if_timer_block_hibcr_int_3_), .o(nlwbuffersignal_left_hi_if_timer_block_bit_counter_cmp_eq0000853_adr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_bit_counter_cmp_eq0000853_adr4 (.i ( \FlexBus_left_hi_if_timer_block_bit_counter[3] ), .o ( nlwbuffersignal_left_hi_if_timer_block_bit_counter_cmp_eq0000853_adr4 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_bit_counter_cmp_eq0000853_adr2 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[2] ), .o ( nlwbuffersignal_right_hi_if_timer_block_bit_counter_cmp_eq0000853_adr2 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_bit_counter_cmp_eq0000853_adr4 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[3] ), .o ( nlwbuffersignal_right_hi_if_timer_block_bit_counter_cmp_eq0000853_adr4 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_adr1 ( .i(left_hi_if_timer_block_hibcr_int_13_), .o(nlwbuffersignal_left_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_adr2 (.i ( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_frame_cnt_cmp_eq0000578_sw0_adr2 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_data_shift1_adr1 ( .i(left_hi_if_datain_block_i2cactive_8098), .o(nlwbuffersignal_left_hi_if_datain_block_data_shift1_adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_data_shift1_adr2 ( .i(left_hi_if_timer_block_tc_equal_8160), .o(nlwbuffersignal_left_hi_if_datain_block_data_shift1_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_data_shift1_adr3 ( .i(left_hi_if_timer_block_ext_trig_q_8157), .o(nlwbuffersignal_left_hi_if_datain_block_data_shift1_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_data_shift1_adr1 ( .i(right_hi_if_timer_block_ext_trig_q_8166), .o(nlwbuffersignal_right_hi_if_datain_block_data_shift1_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_data_shift1_adr2 ( .i(right_hi_if_timer_block_tc_equal_8169), .o(nlwbuffersignal_right_hi_if_datain_block_data_shift1_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_data_shift1_adr3 ( .i(right_hi_if_datain_block_i2cactive_8103), .o(nlwbuffersignal_right_hi_if_datain_block_data_shift1_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_data_shift1_adr4 ( .i(right_hi_if_datain_block_data_shiftintq_8258), .o(nlwbuffersignal_right_hi_if_datain_block_data_shift1_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_cnt_mux0001_3_1_adr1 ( .i(left_hi_if_dataout_block_clk_loop_rst_hi_8320), .o(nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_3_1_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_cnt_mux0001_3_1_adr2 ( .i(left_hi_if_dataout_block_clk_loop_rst_lo_8321), .o(nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_3_1_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_cnt_not00021_adr2 ( .i(left_hi_if_data_shift), .o(nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_not00021_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_cnt_not00021_adr3 ( .i(left_hi_if_dataout_block_clk_loop_rst_hi_8320), .o(nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_not00021_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_cnt_not00021_adr4 ( .i(left_hi_if_dataout_block_clk_loop_rst_lo_8321), .o(nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_not00021_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_clk_loop_cnt_not00021_adr1 ( .i(right_hi_if_dataout_block_clk_loop_rst_lo_8318), .o(nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_not00021_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_clk_loop_cnt_not00021_adr2 ( .i(right_hi_if_dataout_block_clk_loop_rst_hi_8317), .o(nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_not00021_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_clk_loop_cnt_not00021_adr4 ( .i(right_hi_if_data_shift), .o(nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_not00021_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr3 ( .i(left_hi_if_dataout_block_clk_loop_rst_hi_8320), .o(nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr4 ( .i(left_hi_if_dataout_block_clk_loop_rst_lo_8321), .o(nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_inp_pin3_41_adr2 ( .i(inp_pin3_r_ibuf1), .o(nlwbuffersignal_right_hi_if_datain_block_inp_pin3_41_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_inp_pin3_41_adr3 ( .i(inp_pin4_r_ibuf1), .o(nlwbuffersignal_right_hi_if_datain_block_inp_pin3_41_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr1 ( .i(right_hi_if_dataout_block_clk_loop_rst_lo_8318), .o(nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr2 ( .i(right_hi_if_dataout_block_clk_loop_rst_hi_8317), .o(nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_mux0001_1_1_adr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_hidsc_we1_or00001_adr2 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_hidsc_we1_or00001_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_hidsc_we1_or00001_adr3 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_right_hi_if_dataout_block_hidsc_we1_or00001_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_inp_pin3_41_adr1 ( .i(inp_pin4_l_ibuf1), .o(nlwbuffersignal_left_hi_if_datain_block_inp_pin3_41_adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_inp_pin3_41_adr3 ( .i(inp_pin3_l_ibuf1), .o(nlwbuffersignal_left_hi_if_datain_block_inp_pin3_41_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_0_11_adr3 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_0_11_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_0_11_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_0_11_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_0_11_adr3 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_0_11_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_1_11_adr3 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_1_11_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_1_11_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_1_11_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_1_11_adr3 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_1_11_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_0_11_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_0_11_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_0_11_adr2 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_0_11_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_ra_l_xor_0_11_adr1 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_l_xor_0_11_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_fifo_intr_not00011_adr1 ( .i(left_hi_if_data_shift_clk), .o(nlwbuffersignal_left_hi_if_dataout_block_fifo_intr_not00011_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_fifo_intr_not00011_adr3 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_fifo_intr_not00011_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_fifo_intr_not00011_adr4 ( .i(left_hi_if_datain_block_i2cactive_8098), .o(nlwbuffersignal_left_hi_if_dataout_block_fifo_intr_not00011_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_2_11_adr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_2_11_adr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_2_11_adr4 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_h_xor_2_11_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_hidsc_we1_or00001_adr3 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_hidsc_we1_or00001_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_hidsc_we1_or00001_adr4 ( .i(common_functions_resf_t_7470), .o(nlwbuffersignal_left_hi_if_dataout_block_hidsc_we1_or00001_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_2_11_adr3 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_h_xor_2_11_adr3) );
x_buf nlwbufferblock_common_functions_mcount_div_clk_xor_1_11_adr2 (.i ( \FlexBus_common_functions_div_clk[0] ), .o ( nlwbuffersignal_common_functions_mcount_div_clk_xor_1_11_adr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_fifo_ra_l_not0001_adr3 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_fifo_ra_l_not0001_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_1_11_adr2 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_1_11_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_fifo_wa_not00011_adr1 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_fifo_wa_not00011_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_fifo_ra_l_not0001_adr3 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_fifo_ra_l_not0001_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_ra_l_xor_2_11_adr1 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_l_xor_2_11_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mcount_fifo_ra_l_xor_2_11_adr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mcount_fifo_ra_l_xor_2_11_adr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_fifo_wa_not00011_adr2 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_fifo_wa_not00011_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_2_11_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_2_11_adr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_bit_cnt_0_mux00001_adr3 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_0_mux00001_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_bit_cnt_0_not00011_adr3 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_0_not00011_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_0_mux00001_adr3 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_0_mux00001_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_0_not00011_adr2 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_0_not00011_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_0_not00011_adr3 ( .i(left_hi_if_dataout_block_shift_c_8253), .o(nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_0_not00011_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_fifo_intr_not00011_adr1 ( .i(right_hi_if_datain_block_data_shiftintq_8258), .o(nlwbuffersignal_right_hi_if_dataout_block_fifo_intr_not00011_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_fifo_intr_not00011_adr2 ( .i(right_hi_if_datain_block_i2cactive_8103), .o(nlwbuffersignal_right_hi_if_dataout_block_fifo_intr_not00011_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_fifo_intr_not00011_adr3 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_fifo_intr_not00011_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_fifo_intr_not00011_adr4 ( .i(right_hi_if_data_shift_clk), .o(nlwbuffersignal_right_hi_if_dataout_block_fifo_intr_not00011_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_bit_cnt_1_mux00001_adr3 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_1_mux00001_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_1_mux00001_adr2 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_1_mux00001_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_fsm_ffd8_in1_adr4 ( .i(right_hi_if_datain_block_i2cactive_8103), .o(nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd8_in1_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_bit_cnt_2_mux00001_adr3 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_2_mux00001_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_i_fifo_9_not0001_sw0_adr1 ( .i(right_hi_if_datain_block_rd_ioint_qqq_8344), .o(nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not0001_sw0_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_c_mux00001_adr1 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_shift_c_mux00001_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_bit_cnt_1_not00011_adr1 (.i ( \FlexBus_right_hi_if_dataout_block_shift_bit_cnt[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_1_not00011_adr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_bit_cnt_1_not00011_adr2 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_1_not00011_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_2_mux00001_adr3 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_2_mux00001_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_1_not00011_adr1 ( .i(left_hi_if_dataout_block_shift_c_8253), .o(nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_1_not00011_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_1_not00011_adr3 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_1_not00011_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_bit_cnt_3_mux00001_adr2 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_shift_bit_cnt_3_mux00001_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_i_fifo_9_mux00001_adr1 ( .i(right_hi_if_datain_block_rd_ioint_qqq_8344), .o(nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_mux00001_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_shift_bit_cnt_3_mux00001_adr3 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_shift_bit_cnt_3_mux00001_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_fsm_ffd9_in1_adr4 ( .i(right_hi_if_datain_block_i2cactive_8103), .o(nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd9_in1_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_86_f_adr1 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_5_86_f_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_86_f_adr2 (.i ( \FlexBus_left_hi_if_timer_block_bit_counter[5] ), .o ( nlwbuffersignal_control_logic_data_mux0000_5_86_f_adr2 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_5_86_f_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_5_86_f_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_timing_val_1_28_f_adr3 (.i ( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timing_val_1_28_f_adr3 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_en_inpcapdly_and0000_g_adr1 ( .i(right_hi_if_timer_block_ext_trig_q_8166), .o(nlwbuffersignal_right_hi_if_datain_block_en_inpcapdly_and0000_g_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_en_inpcapdly_and0000_g_adr2 ( .i(right_hi_if_timer_block_tc_equal_8169), .o(nlwbuffersignal_right_hi_if_datain_block_en_inpcapdly_and0000_g_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_en_inpcapdly_and0000_g_adr4 ( .i(right_hi_if_datain_block_wr_inpcap_8167), .o(nlwbuffersignal_right_hi_if_datain_block_en_inpcapdly_and0000_g_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_0_28_f_adr3 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timing_val_0_28_f_adr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr2 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_12_adr4 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timing_val_0_28_f_adr3 (.i ( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timing_val_0_28_f_adr3 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timing_val_0_28_g_adr3 (.i ( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timing_val_0_28_g_adr3 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timing_val_0_28_g_adr3 (.i ( \FlexBus_right_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timing_val_0_28_g_adr3 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_timing_val_1_28_g_adr3 (.i ( \FlexBus_left_hi_if_timer_block_frame_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_timing_val_1_28_g_adr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr2 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_wa_xor_3_11_adr4 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_86_g_adr2 ( .i(n21), .o(nlwbuffersignal_control_logic_data_mux0000_0_86_g_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_12_adr1 ( .i(left_hi_if_dataout_block_fifo_flush_8051), .o(nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_12_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_12_adr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_12_adr3 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_86_f_adr1 (.i ( \FlexBus_left_hi_if_timer_block_bit_counter[0] ), .o ( nlwbuffersignal_control_logic_data_mux0000_0_86_f_adr1 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_86_f_adr2 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_0_86_f_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_86_f_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_0_86_f_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_11_adr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mcount_fifo_ra_l_xor_3_11_adr3 ) );
x_buf nlwbufferblock_control_logic_hitcr_wr_l_cmp_eq00001_adr1 ( .i(n221_0), .o(nlwbuffersignal_control_logic_hitcr_wr_l_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_hitcr_wr_l_cmp_eq00001_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_hitcr_wr_l_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_hitcr_wr_l_cmp_eq00001_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_hitcr_wr_l_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_hitcr_wr_l_cmp_eq00001_adr4 ( .i(csn_ibuf_7957), .o(nlwbuffersignal_control_logic_hitcr_wr_l_cmp_eq00001_adr4) );
x_buf nlwbufferblock_control_logic_hibcr_wr_l_cmp_eq00001_adr1 ( .i(n221_0), .o(nlwbuffersignal_control_logic_hibcr_wr_l_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_hibcr_wr_l_cmp_eq00001_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_hibcr_wr_l_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_hibcr_wr_l_cmp_eq00001_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_hibcr_wr_l_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_hibcr_wr_l_cmp_eq00001_adr4 ( .i(csn_ibuf_7957), .o(nlwbuffersignal_control_logic_hibcr_wr_l_cmp_eq00001_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_9_62_adr1 ( .i(right_hi_if_timer_block_hitcr_int_9_), .o(nlwbuffersignal_control_logic_data_mux0000_9_62_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_9_62_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_9_62_adr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_write_ctrl_adr2 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_left_hi_if_timer_block_write_ctrl_adr2) );
x_buf nlwbufferblock_control_logic_clk_loop_hi_wr_l_cmp_eq00001_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_clk_loop_hi_wr_l_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_clk_loop_hi_wr_l_cmp_eq00001_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_clk_loop_hi_wr_l_cmp_eq00001_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_write_ctrl2_adr2 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_left_hi_if_timer_block_write_ctrl2_adr2) );
x_buf nlwbufferblock_control_logic_hoenr_wr_l_cmp_eq00001_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_hoenr_wr_l_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_hoenr_wr_l_cmp_eq00001_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_hoenr_wr_l_cmp_eq00001_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_adr2 ( .i(right_hi_if_datain_block_rstbitcnt_8393), .o(nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr1 (.i ( \FlexBus_right_hi_if_datain_block_inputcap[0] ), .o ( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr1 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr3 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[0] ), .o ( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr3 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr4 ( .i(right_hi_if_datain_block_icc_icrp_8454), .o(nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd3_in19_sw0_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_shift_an_b_or00001_adr2 ( .i(common_functions_resf_t_7470), .o(nlwbuffersignal_left_hi_if_timer_block_shift_an_b_or00001_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_ldfifo_clk_signal_and00001_adr1 ( .i(right_hi_if_datain_block_clk_signalint_8172), .o(nlwbuffersignal_right_hi_if_datain_block_ldfifo_clk_signal_and00001_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_ldfifo_clk_signal_and00001_adr2 ( .i(right_hi_if_datain_block_rstbitcnt_8393), .o(nlwbuffersignal_right_hi_if_datain_block_ldfifo_clk_signal_and00001_adr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_shift_an_b_or00001_adr4 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_right_hi_if_timer_block_shift_an_b_or00001_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_inpbitcnt_xor_3_111_adr4 (.i ( \FlexBus_left_hi_if_datain_block_icc_ifcs[1] ), .o ( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_3_111_adr4 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_inpbitcnt_xor_1_11_adr1 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[1] ), .o ( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_1_11_adr1 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_rstbitcnt_or000032_adr1 (.i ( \FlexBus_left_hi_if_datain_block_inpbitcnt[2] ), .o ( nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000032_adr1 ) );
x_buf nlwbufferblock_control_logic_i2cs_wr_r_cmp_eq00001_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_i2cs_wr_r_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_i2cs_wr_r_cmp_eq00001_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_i2cs_wr_r_cmp_eq00001_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_ldfifo_clk_signal_and00001_adr2 ( .i(left_hi_if_datain_block_clk_signalint_8163), .o(nlwbuffersignal_left_hi_if_datain_block_ldfifo_clk_signal_and00001_adr2) );
x_buf nlwbufferblock_control_logic_clk_loop_hi_wr_r_cmp_eq0000211_adr1 ( .i(csn_ibuf_7957), .o(nlwbuffersignal_control_logic_clk_loop_hi_wr_r_cmp_eq0000211_adr1) );
x_buf nlwbufferblock_control_logic_clk_loop_hi_wr_r_cmp_eq0000211_adr2 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_control_logic_clk_loop_hi_wr_r_cmp_eq0000211_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_rstbitcnt_or000034_adr1 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[1] ), .o ( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000034_adr1 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_rstbitcnt_or000034_adr3 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[3] ), .o ( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000034_adr3 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_rstbitcnt_or000034_adr4 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[2] ), .o ( nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000034_adr4 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_adr1 (.i ( \FlexBus_right_hi_if_datain_block_inputcap[0] ), .o ( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_adr1 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_adr2 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[0] ), .o ( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in5_adr2 ) );
x_buf nlwbufferblock_control_logic_data_or0001610_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_or0001610_adr3) );
x_buf nlwbufferblock_control_logic_data_or0001610_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_or0001610_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_inpbitcnt_not0001_sw0_adr2 ( .i(right_hi_if_datain_block_clk_signalint_8172), .o(nlwbuffersignal_right_hi_if_datain_block_inpbitcnt_not0001_sw0_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_inpbitcnt_not0001_sw0_adr3 (.i ( \FlexBus_right_hi_if_datain_block_icc_ifcs[2] ), .o ( nlwbuffersignal_right_hi_if_datain_block_inpbitcnt_not0001_sw0_adr3 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timer_cmp_eq00008120_adr1 (.i ( \FlexBus_right_hi_if_timer_block_timing_val[7] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq00008120_adr1 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timer_cmp_eq00008120_adr2 (.i ( \FlexBus_right_hi_if_timer_block_timing_val[6] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq00008120_adr2 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timer_cmp_eq00008120_adr3 (.i ( \FlexBus_right_hi_if_timer_block_timer[7] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq00008120_adr3 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timer_cmp_eq00008120_adr4 (.i ( \FlexBus_right_hi_if_timer_block_timer[6] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq00008120_adr4 ) );
x_buf nlwbufferblock_control_logic_data_cmp_eq0003121_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_data_cmp_eq0003121_adr2) );
x_buf nlwbufferblock_control_logic_data_cmp_eq0003121_adr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_control_logic_data_cmp_eq0003121_adr4) );
x_buf nlwbufferblock_control_logic_data_cmp_eq0003111_adr1 ( .i(adr_6_ibuf_7930), .o(nlwbuffersignal_control_logic_data_cmp_eq0003111_adr1) );
x_buf nlwbufferblock_control_logic_data_cmp_eq0003111_adr2 ( .i(adr_5_ibuf_7929), .o(nlwbuffersignal_control_logic_data_cmp_eq0003111_adr2) );
x_buf nlwbufferblock_control_logic_data_cmp_eq0003111_adr3 ( .i(adr_7_ibuf_7931), .o(nlwbuffersignal_control_logic_data_cmp_eq0003111_adr3) );
x_buf nlwbufferblock_control_logic_data_cmp_eq0003111_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_data_cmp_eq0003111_adr4) );
x_buf nlwbufferblock_control_logic_i2cs_wr_l_cmp_eq00001_adr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_i2cs_wr_l_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_i2cs_wr_l_cmp_eq00001_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_i2cs_wr_l_cmp_eq00001_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr2 ( .i(right_hi_if_datain_block_clk_signalint_8172), .o(nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr3 (.i ( \FlexBus_right_hi_if_datain_block_icc_ifcs[2] ), .o ( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1111_adr3 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_11_adr2 (.i ( \FlexBus_right_hi_if_datain_block_icc_ifcs[2] ), .o ( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_11_adr2 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2c_sdaint_mux00015_adr1 ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd2_8100), .o(nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux00015_adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_11_adr2 (.i ( \FlexBus_left_hi_if_datain_block_icc_ifcs[2] ), .o ( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_11_adr2 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr1 ( .i(left_hi_if_datain_block_rstbitcnt_8398), .o(nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr2 ( .i(left_hi_if_timer_block_tc_equal_8160), .o(nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr3 ( .i(left_hi_if_timer_block_ext_trig_q_8157), .o(nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr4 (.i ( \FlexBus_left_hi_if_datain_block_icc_ifcs[0] ), .o ( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr4 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr1 (.i ( \FlexBus_right_hi_if_datain_block_icc_ifcs[0] ), .o ( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr1 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr2 ( .i(right_hi_if_timer_block_tc_equal_8169), .o(nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr3 ( .i(right_hi_if_timer_block_ext_trig_q_8166), .o(nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_0_1121_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_icc_icrp_or00001_adr4 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_right_hi_if_datain_block_icc_icrp_or00001_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_bit_counter_cmp_eq00008120_adr1 (.i ( \FlexBus_left_hi_if_timer_block_bit_counter[7] ), .o ( nlwbuffersignal_left_hi_if_timer_block_bit_counter_cmp_eq00008120_adr1 ) );
x_buf nlwbufferblock_control_logic_csfr_wr_cmp_eq000011_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_csfr_wr_cmp_eq000011_adr2) );
x_buf nlwbufferblock_control_logic_csfr_wr_cmp_eq000011_adr4 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_csfr_wr_cmp_eq000011_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_reset_icrp_and00001_adr1 ( .i(right_hi_if_datain_block_icc_icrp_8454), .o(nlwbuffersignal_right_hi_if_datain_block_reset_icrp_and00001_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_f_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_f_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_f_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_f_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_reset_icrp_and00001_adr1 ( .i(left_hi_if_datain_block_icc_icrp_8451), .o(nlwbuffersignal_left_hi_if_datain_block_reset_icrp_and00001_adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_i_fifo_9_not000121_adr2 ( .i(left_hi_if_data_shift_clk), .o(nlwbuffersignal_left_hi_if_datain_block_i_fifo_9_not000121_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_i_fifo_9_not000121_adr1 ( .i(right_hi_if_data_shift_clk), .o(nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not000121_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_i_fifo_9_not000121_adr2 ( .i(right_hi_if_datain_block_clk_signalint_8172), .o(nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not000121_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_i_fifo_9_not000121_adr3 (.i ( \FlexBus_right_hi_if_datain_block_icc_ifcs[0] ), .o ( nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not000121_adr3 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_i_fifo_9_not000121_adr4 ( .i(right_hi_if_datain_block_n15), .o(nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not000121_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_g_wadr4) );
x_buf nlwbufferblock_control_logic_icc_wr_r_cmp_eq00001_adr1 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_icc_wr_r_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_icc_wr_r_cmp_eq00001_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_icc_wr_r_cmp_eq00001_adr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_1_8622), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_1_8623), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_1_8625), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama1_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama1_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_g_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_g_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_g_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h7_slicem_g_wadr4 ) );
x_buf nlwbufferblock_control_logic_clk_loop_hi_wr_l_cmp_eq000021_adr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_clk_loop_hi_wr_l_cmp_eq000021_adr1) );
x_buf nlwbufferblock_control_logic_clk_loop_hi_wr_l_cmp_eq000021_adr2 ( .i(n16), .o(nlwbuffersignal_control_logic_clk_loop_hi_wr_l_cmp_eq000021_adr2) );
x_buf nlwbufferblock_control_logic_clk_loop_hi_wr_l_cmp_eq000021_adr4 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_clk_loop_hi_wr_l_cmp_eq000021_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_1_8622), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_1_8623), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_1_8625), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama2_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama2_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb1_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_1_8622), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb1_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_1_8623), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb1_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb1_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb1_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb1_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb1_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb1_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb1_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb1_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb1_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb1_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb1_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb1_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb1_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb2_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_1_8622), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb2_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_1_8623), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb2_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb2_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb2_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb2_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_1_8622), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_1_8624), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_1_8625), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama3_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama3_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb2_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb2_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb2_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb2_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb2_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb2_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb2_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb2_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb2_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_1_8623), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_1_8624), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_1_8625), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama4_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama4_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama6_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_2_7436), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama6_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_2_7437), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama6_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama6_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama6_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama5_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_1_8622), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama5_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama5_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama5_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama5_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama5_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama5_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama5_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama5_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama5_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama5_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_1_8622), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_1_8623), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_1_8624), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb3_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb3_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama8_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_1_8624), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama8_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_1_8625), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama8_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama8_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama8_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama8_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama6_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama6_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama6_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama6_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama6_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama6_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama6_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb4_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_1_8624), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb4_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_1_8625), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb4_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb4_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb4_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb4_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb4_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb4_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb4_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb4_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb4_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb4_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb4_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb4_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb4_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_1_8622), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_1_8623), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_1_8624), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama7_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama7_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_1_8622), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_1_8623), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_1_8624), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb5_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb5_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_2_7436), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_2_7437), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_2_7438), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_2_7439), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama9_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama9_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_1_8622), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_1_8623), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_1_8624), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb7_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb7_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama8_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama8_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama8_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama8_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama8_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama8_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama8_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama8_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama8_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_2_7436), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_2_7437), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_2_7439), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb6_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb6_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_2_7437), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_2_7438), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_2_7439), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb9_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb9_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_1_8622), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_1_8623), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_1_8624), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb8_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb8_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_data_shiftintqq_or00001_adr2 ( .i(common_functions_resf_t_7470), .o(nlwbuffersignal_left_hi_if_datain_block_data_shiftintqq_or00001_adr2) );
x_buf nlwbufferblock_control_logic_clk_loop_hi_wr_l_cmp_eq000011_adr1 ( .i(csn_ibuf_7957), .o(nlwbuffersignal_control_logic_clk_loop_hi_wr_l_cmp_eq000011_adr1) );
x_buf nlwbufferblock_control_logic_clk_loop_hi_wr_l_cmp_eq000011_adr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_control_logic_clk_loop_hi_wr_l_cmp_eq000011_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h2_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h2_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_data_shiftintqq_or00001_adr3 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_right_hi_if_datain_block_data_shiftintqq_or00001_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_data_shiftintqq_or00001_adr4 ( .i(right_hi_if_datain_block_data_shiftint_8230), .o(nlwbuffersignal_right_hi_if_datain_block_data_shiftintqq_or00001_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_p3_a_bn563_adr1 ( .i(right_hi_if_dataout_block_hidsc_9_), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn563_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_p3_a_bn563_adr2 ( .i(right_hi_if_fifo_output), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn563_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_p3_a_bn563_adr3 ( .i(right_hi_if_dataout_block_hidsc_8_), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn563_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mmux_p3_a_bn563_adr4 ( .i(right_hi_if_clk_signal), .o(nlwbuffersignal_right_hi_if_dataout_block_mmux_p3_a_bn563_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h1_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h1_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h1_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h1_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_g_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_g_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_g_radr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_radr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_g_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_g_wadr4 ) );
x_buf nlwbufferblock_control_logic_p4lcr_wr_l_cmp_eq00001_adr1 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_p4lcr_wr_l_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_p4lcr_wr_l_cmp_eq00001_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_p4lcr_wr_l_cmp_eq00001_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_p3_a_bn563_adr1 ( .i(left_hi_if_dataout_block_hidsc_8_), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn563_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_p3_a_bn563_adr2 ( .i(left_hi_if_clk_signal), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn563_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_p3_a_bn563_adr3 ( .i(left_hi_if_fifo_output), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn563_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mmux_p3_a_bn563_adr4 ( .i(left_hi_if_dataout_block_hidsc_9_), .o(nlwbuffersignal_left_hi_if_dataout_block_mmux_p3_a_bn563_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h1_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h1_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h1_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h1_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_p3out_4_1_adr3 ( .i(left_hi_if_dataout_block_mmux_p3_a_bn537), .o(nlwbuffersignal_left_hi_if_dataout_block_p3out_4_1_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h1_slicem_f_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h1_slicem_f_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h1_slicem_f_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h1_slicem_f_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h1_slicem_f_radr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h1_slicem_f_radr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h1_slicem_f_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h1_slicem_f_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h1_slicem_f_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h1_slicem_f_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p3out_4_1_adr2 ( .i(right_hi_if_dataout_block_p3lcr_4_), .o(nlwbuffersignal_right_hi_if_dataout_block_p3out_4_1_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p3out_4_1_adr3 ( .i(right_hi_if_dataout_block_mmux_p3_a_bn537), .o(nlwbuffersignal_right_hi_if_dataout_block_p3out_4_1_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h1_slicem_g_radr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h1_slicem_g_radr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h1_slicem_g_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h1_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h2_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_h[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h2_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_f_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_f_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_f_radr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_radr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_f_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h2_slicem_f_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_f_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_f_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_f_radr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_radr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_f_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_h[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_f_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_g_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_g_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_g_radr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_radr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_g_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr3 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr3 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_h6_slicem_g_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_g_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_g_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_g_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_g_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_f_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_f_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_f_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_f_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_f_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_g_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_g_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_g_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l7_slicem_g_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_f_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_f_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_f_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l2_slicem_f_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_cmp_eq00001_adr1 (.i ( \FlexBus_left_hi_if_datain_block_inpbitcnt[2] ), .o ( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_cmp_eq00001_adr1 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_cmp_eq00001_adr3 (.i ( \FlexBus_left_hi_if_datain_block_inpbitcnt[1] ), .o ( nlwbuffersignal_left_hi_if_datain_block_statesda_scl_cmp_eq00001_adr3 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_cmp_eq00001_adr1 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[1] ), .o ( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_cmp_eq00001_adr1 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_cmp_eq00001_adr4 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[3] ), .o ( nlwbuffersignal_right_hi_if_datain_block_statesda_scl_cmp_eq00001_adr4 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_inpbitcnt_xor_3_1_sw1_adr1 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[1] ), .o ( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_3_1_sw1_adr1 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_inpbitcnt_xor_3_1_sw1_adr1 (.i ( \FlexBus_left_hi_if_datain_block_inpbitcnt[2] ), .o ( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_3_1_sw1_adr1 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_mcount_inpbitcnt_xor_3_1_sw1_adr3 (.i ( \FlexBus_left_hi_if_datain_block_inpbitcnt[1] ), .o ( nlwbuffersignal_left_hi_if_datain_block_mcount_inpbitcnt_xor_3_1_sw1_adr3 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_ext_trig_q_or00001_adr4 ( .i(left_hi_if_timer_block_ext_sync_8377), .o(nlwbuffersignal_left_hi_if_timer_block_ext_trig_q_or00001_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_clk_signalmux1_adr4 ( .i(right_hi_if_clk_signal), .o(nlwbuffersignal_right_hi_if_datain_block_clk_signalmux1_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_clk_signalmux1_adr4 ( .i(left_hi_if_clk_signal), .o(nlwbuffersignal_left_hi_if_datain_block_clk_signalmux1_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_tcen_mux00001_adr3 ( .i(left_hi_if_timer_block_hitcr_int_9_), .o(nlwbuffersignal_left_hi_if_timer_block_tcen_mux00001_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_timer_ce_mux00021_adr2 ( .i(left_hi_if_timer_block_prescale_cnt_cmp_eq0000_0), .o(nlwbuffersignal_left_hi_if_timer_block_timer_ce_mux00021_adr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_timer_ce_mux00021_adr3 ( .i(left_hi_if_timer_block_i2c_sclint_7603), .o(nlwbuffersignal_left_hi_if_timer_block_timer_ce_mux00021_adr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_timer_ce_mux00021_adr1 ( .i(right_hi_if_timer_block_i2c_sclint_7588), .o(nlwbuffersignal_right_hi_if_timer_block_timer_ce_mux00021_adr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_timer_ce_mux00021_adr2 ( .i(right_hi_if_timer_block_prescale_cnt_cmp_eq0000_0), .o(nlwbuffersignal_right_hi_if_timer_block_timer_ce_mux00021_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_i_fifo_10_not00011_adr2 (.i ( \FlexBus_left_hi_if_datain_block_intstatus[1] ), .o ( nlwbuffersignal_left_hi_if_datain_block_i_fifo_10_not00011_adr2 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_i_fifo_10_not00011_adr3 ( .i(left_hi_if_datain_block_fifo_intrqq_8389), .o(nlwbuffersignal_left_hi_if_datain_block_i_fifo_10_not00011_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_i_fifo_10_not00011_adr4 ( .i(left_hi_if_datain_block_rd_ioint_qqq_8388), .o(nlwbuffersignal_left_hi_if_datain_block_i_fifo_10_not00011_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_bytecntnull_and00001_adr1 ( .i(right_hi_if_datain_block_rstbitcnt_8393), .o(nlwbuffersignal_right_hi_if_datain_block_bytecntnull_and00001_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_bytecntnull_and00001_adr2 ( .i(right_hi_if_timer_block_tc_equal_8169), .o(nlwbuffersignal_right_hi_if_datain_block_bytecntnull_and00001_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_bytecntnull_and00001_adr3 ( .i(right_hi_if_timer_block_ext_trig_q_8166), .o(nlwbuffersignal_right_hi_if_datain_block_bytecntnull_and00001_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_bytecntnull_and00001_adr4 ( .i(right_hi_if_datain_block_bytecntzeroflag_8392), .o(nlwbuffersignal_right_hi_if_datain_block_bytecntnull_and00001_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_i_fifo_10_mux00001_adr2 (.i ( \FlexBus_left_hi_if_datain_block_intstatus[1] ), .o ( nlwbuffersignal_left_hi_if_datain_block_i_fifo_10_mux00001_adr2 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_i_fifo_10_mux00001_adr4 ( .i(left_hi_if_datain_block_rd_ioint_qqq_8388), .o(nlwbuffersignal_left_hi_if_datain_block_i_fifo_10_mux00001_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_shift_an_b_not00021_adr2 ( .i(right_hi_if_timer_block_tc_equal_8169), .o(nlwbuffersignal_right_hi_if_timer_block_shift_an_b_not00021_adr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_shift_an_b_not00021_adr3 ( .i(right_hi_if_timer_block_ext_trig_q_8166), .o(nlwbuffersignal_right_hi_if_timer_block_shift_an_b_not00021_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_bytecntnull_and00001_adr1 ( .i(left_hi_if_datain_block_bytecntzeroflag_8397), .o(nlwbuffersignal_left_hi_if_datain_block_bytecntnull_and00001_adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_bytecntnull_and00001_adr2 ( .i(left_hi_if_timer_block_tc_equal_8160), .o(nlwbuffersignal_left_hi_if_datain_block_bytecntnull_and00001_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_bytecntnull_and00001_adr3 ( .i(left_hi_if_timer_block_ext_trig_q_8157), .o(nlwbuffersignal_left_hi_if_datain_block_bytecntnull_and00001_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_bytecntnull_and00001_adr4 ( .i(left_hi_if_datain_block_rstbitcnt_8398), .o(nlwbuffersignal_left_hi_if_datain_block_bytecntnull_and00001_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_shift_c_mux00001_adr3 ( .i(right_hi_if_dataout_block_fifo_flush_8054), .o(nlwbuffersignal_right_hi_if_dataout_block_shift_c_mux00001_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_mcount_inpbitcnt_xor_2_11_adr4 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[1] ), .o ( nlwbuffersignal_right_hi_if_datain_block_mcount_inpbitcnt_xor_2_11_adr4 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_shift_an_b_not00021_adr2 ( .i(left_hi_if_timer_block_tc_equal_8160), .o(nlwbuffersignal_left_hi_if_timer_block_shift_an_b_not00021_adr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_shift_an_b_not00021_adr3 ( .i(left_hi_if_timer_block_ext_trig_q_8157), .o(nlwbuffersignal_left_hi_if_timer_block_shift_an_b_not00021_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_fifo_intrqq_and00001_adr3 ( .i(right_hi_if_dataout_block_fifo_intr_8055), .o(nlwbuffersignal_right_hi_if_datain_block_fifo_intrqq_and00001_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_i_fifo_9_not0001_sw0_adr1 ( .i(left_hi_if_datain_block_rd_ioint_qqq_8388), .o(nlwbuffersignal_left_hi_if_datain_block_i_fifo_9_not0001_sw0_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_tc_equal_mux00021_adr2 ( .i(left_hi_if_timer_block_timer_cmp_eq0000_0), .o(nlwbuffersignal_left_hi_if_timer_block_tc_equal_mux00021_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_intstatus_0_mux00001_adr1 ( .i(right_hi_if_datain_block_staterst_fsm_ffd2_8414), .o(nlwbuffersignal_right_hi_if_datain_block_intstatus_0_mux00001_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_intstatus_1_mux00001_adr3 ( .i(right_hi_if_datain_block_staterst_fsm_ffd2_8414), .o(nlwbuffersignal_right_hi_if_datain_block_intstatus_1_mux00001_adr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_tcen_mux00001_adr1 ( .i(right_hi_if_timer_block_hitcr_int_9_), .o(nlwbuffersignal_right_hi_if_timer_block_tcen_mux00001_adr1) );
x_buf nlwbufferblock_common_functions_nmi_outn_or00001_adr2 ( .i(common_functions_csfri_7_), .o(nlwbuffersignal_common_functions_nmi_outn_or00001_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_intstatus_1_mux00001_adr1 (.i ( \FlexBus_left_hi_if_datain_block_i_fifo[10] ), .o ( nlwbuffersignal_left_hi_if_datain_block_intstatus_1_mux00001_adr1 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_intstatus_1_mux00001_adr2 ( .i(left_hi_if_datain_block_staterst_fsm_ffd2_8416), .o(nlwbuffersignal_left_hi_if_datain_block_intstatus_1_mux00001_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_intstatus_1_mux00001_adr4 ( .i(left_hi_if_datain_block_staterst_fsm_ffd1_8415), .o(nlwbuffersignal_left_hi_if_datain_block_intstatus_1_mux00001_adr4) );
x_buf nlwbufferblock_control_logic_rd_ioint_l_cmp_eq000011_adr2 ( .i(adr_6_ibuf_7930), .o(nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq000011_adr2) );
x_buf nlwbufferblock_control_logic_rd_ioint_l_cmp_eq000011_adr3 ( .i(adr_7_ibuf_7931), .o(nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq000011_adr3) );
x_buf nlwbufferblock_control_logic_rd_ioint_l_cmp_eq000011_adr4 ( .i(adr_5_ibuf_7929), .o(nlwbuffersignal_control_logic_rd_ioint_l_cmp_eq000011_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_intstatus_0_mux00001_adr3 (.i ( \FlexBus_left_hi_if_datain_block_i_fifo[9] ), .o ( nlwbuffersignal_left_hi_if_datain_block_intstatus_0_mux00001_adr3 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2c_sdaint_mux000141_adr1 ( .i(right_hi_if_fifo_output), .o(nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000141_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2c_sdaint_mux000141_adr2 ( .i(n87), .o(nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000141_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_fifo_intrqq_and00001_adr3 ( .i(left_hi_if_dataout_block_fifo_intr_8052), .o(nlwbuffersignal_left_hi_if_datain_block_fifo_intrqq_and00001_adr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_write_ctrl3_adr1 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_right_hi_if_timer_block_write_ctrl3_adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2c_sdaint_mux000141_adr2 ( .i(n86), .o(nlwbuffersignal_left_hi_if_datain_block_i2c_sdaint_mux000141_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2c_sdaint_mux000111_adr1 (.i ( \FlexBus_left_hi_if_datain_block_inpbitcnt[2] ), .o ( nlwbuffersignal_left_hi_if_datain_block_i2c_sdaint_mux000111_adr1 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2c_sdaint_mux000111_adr3 (.i ( \FlexBus_left_hi_if_datain_block_inpbitcnt[1] ), .o ( nlwbuffersignal_left_hi_if_datain_block_i2c_sdaint_mux000111_adr3 ) );
x_buf nlwbufferblock_control_logic_data_cmp_eq000211_adr1 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_data_cmp_eq000211_adr1) );
x_buf nlwbufferblock_control_logic_data_cmp_eq000211_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_data_cmp_eq000211_adr2) );
x_buf nlwbufferblock_control_logic_data_cmp_eq000211_adr3 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_control_logic_data_cmp_eq000211_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_i_fifo_9_mux00001_adr1 ( .i(left_hi_if_datain_block_rd_ioint_qqq_8388), .o(nlwbuffersignal_left_hi_if_datain_block_i_fifo_9_mux00001_adr1) );
x_buf nlwbufferblock_control_logic_trama_wr_r_or00001_adr1 ( .i(csn_ibuf_7957), .o(nlwbuffersignal_control_logic_trama_wr_r_or00001_adr1) );
x_buf nlwbufferblock_control_logic_trama_wr_r_or00001_adr4 ( .i(adr_5_ibuf_7929), .o(nlwbuffersignal_control_logic_trama_wr_r_or00001_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_inpbitcnt_not0001_adr1 ( .i(right_hi_if_datain_block_rstbitcnt_8393), .o(nlwbuffersignal_right_hi_if_datain_block_inpbitcnt_not0001_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_inpbitcnt_not0001_adr4 ( .i(right_hi_if_datain_block_wr_inpcap_8167), .o(nlwbuffersignal_right_hi_if_datain_block_inpbitcnt_not0001_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr1 ( .i(right_hi_if_timer_block_tc_equal_8169), .o(nlwbuffersignal_right_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr2 (.i ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[0] ), .o ( nlwbuffersignal_right_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr2 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr3 ( .i(right_hi_if_datain_block_rstbitcnt_8393), .o(nlwbuffersignal_right_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr4 ( .i(right_hi_if_timer_block_ext_trig_q_8166), .o(nlwbuffersignal_right_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2c_sdaint_mux000111_adr1 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[2] ), .o ( nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000111_adr1 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2c_sdaint_mux000111_adr2 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[3] ), .o ( nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000111_adr2 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2c_sdaint_mux000111_adr3 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[0] ), .o ( nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000111_adr3 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2c_sdaint_mux000111_adr4 (.i ( \FlexBus_right_hi_if_datain_block_inpbitcnt[1] ), .o ( nlwbuffersignal_right_hi_if_datain_block_i2c_sdaint_mux000111_adr4 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_inpbitcnt_not0001_adr4 ( .i(left_hi_if_datain_block_wr_inpcap_8158), .o(nlwbuffersignal_left_hi_if_datain_block_inpbitcnt_not0001_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_rstbitcnt_or000055_adr1 (.i ( \FlexBus_left_hi_if_datain_block_icc_ifcs[0] ), .o ( nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000055_adr1 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_rstbitcnt_or000055_adr2 ( .i(left_hi_if_datain_block_wr_inpcap_8158), .o(nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000055_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_rstbitcnt_or000055_adr3 ( .i(left_hi_if_datain_block_clk_signalint_8163), .o(nlwbuffersignal_left_hi_if_datain_block_rstbitcnt_or000055_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_prescale_cnt_cmp_eq0000893_adr2 (.i ( \FlexBus_left_hi_if_timer_block_prescale_cnt[4] ), .o ( nlwbuffersignal_left_hi_if_timer_block_prescale_cnt_cmp_eq0000893_adr2 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_rstbitcnt_or000055_adr3 ( .i(right_hi_if_datain_block_clk_signalint_8172), .o(nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000055_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_rstbitcnt_or000055_adr4 ( .i(right_hi_if_datain_block_wr_inpcap_8167), .o(nlwbuffersignal_right_hi_if_datain_block_rstbitcnt_or000055_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_4_60_adr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_4_60_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_4_60_adr2 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[4] ), .o ( nlwbuffersignal_control_logic_data_mux0000_4_60_adr2 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2c_sdaint_mux000122_adr2 ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd10_8097), .o(nlwbuffersignal_left_hi_if_datain_block_i2c_sdaint_mux000122_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2c_sdaint_mux000122_adr4 ( .i(n188_0), .o(nlwbuffersignal_left_hi_if_datain_block_i2c_sdaint_mux000122_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_adr1 ( .i(left_hi_if_timer_block_hitcr_int_7_), .o(nlwbuffersignal_left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_adr2 (.i ( \FlexBus_left_hi_if_timer_block_prescale_cnt[6] ), .o ( nlwbuffersignal_left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_adr2 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_adr3 ( .i(left_hi_if_timer_block_hitcr_int_6_), .o(nlwbuffersignal_left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_adr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_adr4 (.i ( \FlexBus_left_hi_if_timer_block_prescale_cnt[7] ), .o ( nlwbuffersignal_left_hi_if_timer_block_prescale_cnt_cmp_eq00008120_adr4 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr1 ( .i(left_hi_if_datain_block_rstbitcnt_8398), .o(nlwbuffersignal_left_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr2 ( .i(left_hi_if_timer_block_tc_equal_8160), .o(nlwbuffersignal_left_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr3 ( .i(left_hi_if_timer_block_ext_trig_q_8157), .o(nlwbuffersignal_left_hi_if_datain_block_bytecntzeroflag_or000072_sw0_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_wr_inpcap_mux00002_adr1 ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd7_8223), .o(nlwbuffersignal_left_hi_if_datain_block_wr_inpcap_mux00002_adr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_write_ctrl1_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_right_hi_if_timer_block_write_ctrl1_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_6_60_adr3 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_6_60_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_6_60_adr4 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[6] ), .o ( nlwbuffersignal_control_logic_data_mux0000_6_60_adr4 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_wr_inpcap_mux00002_adr3 ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd7_8228), .o(nlwbuffersignal_right_hi_if_datain_block_wr_inpcap_mux00002_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2c_sclint_mux0000_sw0_adr1 ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd10_8102), .o(nlwbuffersignal_right_hi_if_datain_block_i2c_sclint_mux0000_sw0_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2c_sclint_mux0000_sw0_adr4 ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd2_8100), .o(nlwbuffersignal_right_hi_if_datain_block_i2c_sclint_mux0000_sw0_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_i_fifo_9_not0001_adr2 ( .i(right_hi_if_datain_block_rstbitcnt_8393), .o(nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not0001_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_i_fifo_9_not0001_adr3 ( .i(right_hi_if_datain_block_tc_clksig), .o(nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not0001_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_i_fifo_9_not0001_adr4 ( .i(right_hi_if_datain_block_icc_icrp_8454), .o(nlwbuffersignal_right_hi_if_datain_block_i_fifo_9_not0001_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2c_sclint_mux0000_sw0_adr4 ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd6_8275), .o(nlwbuffersignal_left_hi_if_datain_block_i2c_sclint_mux0000_sw0_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_i_fifo_9_not0001_adr2 ( .i(left_hi_if_datain_block_rstbitcnt_8398), .o(nlwbuffersignal_left_hi_if_datain_block_i_fifo_9_not0001_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_reset_intr_or00011_adr1 ( .i(left_hi_if_datain_block_icc_icrp_8451), .o(nlwbuffersignal_left_hi_if_datain_block_reset_intr_or00011_adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_reset_intr_or00011_adr2 ( .i(left_hi_if_datain_block_rstbitcnt_8398), .o(nlwbuffersignal_left_hi_if_datain_block_reset_intr_or00011_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_reset_intr_or00011_adr3 ( .i(left_hi_if_data_shift_clk), .o(nlwbuffersignal_left_hi_if_datain_block_reset_intr_or00011_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_reset_intr_or00011_adr4 ( .i(left_hi_if_datain_block_fifo_intrqq_8389), .o(nlwbuffersignal_left_hi_if_datain_block_reset_intr_or00011_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_reset_intr_or00011_adr2 ( .i(right_hi_if_datain_block_rstbitcnt_8393), .o(nlwbuffersignal_right_hi_if_datain_block_reset_intr_or00011_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_reset_intr_or00011_adr3 ( .i(right_hi_if_datain_block_fifo_intrqq_8345), .o(nlwbuffersignal_right_hi_if_datain_block_reset_intr_or00011_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_reset_intr_or00011_adr4 ( .i(right_hi_if_datain_block_icc_icrp_8454), .o(nlwbuffersignal_right_hi_if_datain_block_reset_intr_or00011_adr4) );
x_buf nlwbufferblock_control_logic_tramb_wr_r_or00001_adr1 ( .i(adr_5_ibuf_7929), .o(nlwbuffersignal_control_logic_tramb_wr_r_or00001_adr1) );
x_buf nlwbufferblock_control_logic_tramb_wr_r_or00001_adr4 ( .i(csn_ibuf_7957), .o(nlwbuffersignal_control_logic_tramb_wr_r_or00001_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2cs_wrq_or00001_adr4 ( .i(common_functions_resf_t_7470), .o(nlwbuffersignal_left_hi_if_datain_block_i2cs_wrq_or00001_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_14_25_adr1 ( .i(control_logic_data_mux0000_14_16_0), .o(nlwbuffersignal_control_logic_data_mux0000_14_25_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_14_25_adr2 ( .i(n22_0), .o(nlwbuffersignal_control_logic_data_mux0000_14_25_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_14_25_adr3 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_14_25_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_14_25_sw0_adr1 ( .i(n191), .o(nlwbuffersignal_control_logic_data_mux0000_14_25_sw0_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_14_25_sw0_adr2 ( .i(n25_0), .o(nlwbuffersignal_control_logic_data_mux0000_14_25_sw0_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_14_25_sw0_adr3 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_14_25_sw0_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2cs_wrq_or00001_adr1 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_right_hi_if_datain_block_i2cs_wrq_or00001_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2cs_wrq_or00001_adr2 ( .i(right_hi_if_datain_block_i2cs_wrqq_8477), .o(nlwbuffersignal_right_hi_if_datain_block_i2cs_wrq_or00001_adr2) );
x_buf nlwbufferblock_control_logic_data_or00014_adr1 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_data_or00014_adr1) );
x_buf nlwbufferblock_control_logic_data_or00014_adr2 ( .i(adr_7_ibuf_7931), .o(nlwbuffersignal_control_logic_data_or00014_adr2) );
x_buf nlwbufferblock_control_logic_data_or00014_adr3 ( .i(csn_ibuf_7957), .o(nlwbuffersignal_control_logic_data_or00014_adr3) );
x_buf nlwbufferblock_control_logic_data_or00014_adr4 ( .i(rdn_ibuf_7962), .o(nlwbuffersignal_control_logic_data_or00014_adr4) );
x_buf nlwbufferblock_control_logic_rd_ioint_l1_adr2 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_rd_ioint_l1_adr2) );
x_buf nlwbufferblock_control_logic_rd_ioint_l1_adr3 ( .i(csn_ibuf_7957), .o(nlwbuffersignal_control_logic_rd_ioint_l1_adr3) );
x_buf nlwbufferblock_control_logic_rd_ioint_l1_adr4 ( .i(rdn_ibuf_7962), .o(nlwbuffersignal_control_logic_rd_ioint_l1_adr4) );
x_buf nlwbufferblock_control_logic_clk_loop_lo_wr_l_cmp_eq00001_adr1 ( .i(n16), .o(nlwbuffersignal_control_logic_clk_loop_lo_wr_l_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_clk_loop_lo_wr_l_cmp_eq00001_adr2 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_clk_loop_lo_wr_l_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_clk_loop_lo_wr_l_cmp_eq00001_adr3 ( .i(n24_0), .o(nlwbuffersignal_control_logic_clk_loop_lo_wr_l_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_clk_loop_lo_wr_l_cmp_eq00001_adr4 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_clk_loop_lo_wr_l_cmp_eq00001_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_5_adr1 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_0_5_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_5_adr2 ( .i(n250_0), .o(nlwbuffersignal_control_logic_data_mux0000_0_5_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_5_adr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_data_mux0000_0_5_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_5_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_0_5_adr4) );
x_buf nlwbufferblock_control_logic_icc_wr_l_cmp_eq00001_adr1 ( .i(n16), .o(nlwbuffersignal_control_logic_icc_wr_l_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_icc_wr_l_cmp_eq00001_adr2 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_icc_wr_l_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_icc_wr_l_cmp_eq00001_adr3 ( .i(n24_0), .o(nlwbuffersignal_control_logic_icc_wr_l_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_icc_wr_l_cmp_eq00001_adr4 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_icc_wr_l_cmp_eq00001_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2cactive_not00011_adr3 (.i ( \FlexBus_left_hi_if_datain_block_inputcap[0] ), .o ( nlwbuffersignal_left_hi_if_datain_block_i2cactive_not00011_adr3 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2cactive_not00011_adr3 ( .i(right_hi_if_datain_block_i2cs_wrqq_8477), .o(nlwbuffersignal_right_hi_if_datain_block_i2cactive_not00011_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2cactive_not00011_adr4 (.i ( \FlexBus_right_hi_if_datain_block_inputcap[0] ), .o ( nlwbuffersignal_right_hi_if_datain_block_i2cactive_not00011_adr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_cnt_mux0001_0_31_adr1 ( .i(left_hi_if_dataout_block_clk_loop_rst_lo_8321), .o(nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_0_31_adr1) );
x_buf nlwbufferblock_left_hi_if_dataout_block_clk_loop_cnt_mux0001_0_31_adr2 ( .i(left_hi_if_dataout_block_clk_loop_rst_hi_8320), .o(nlwbuffersignal_left_hi_if_dataout_block_clk_loop_cnt_mux0001_0_31_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_3_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_data_mux0000_0_3_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_3_adr3 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_0_3_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_3_adr4 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_0_3_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_8_4_adr1 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_8_4_adr1) );
x_buf nlwbufferblock_control_logic_clk_loop_lo_wr_r_cmp_eq00001_adr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_clk_loop_lo_wr_r_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_clk_loop_lo_wr_r_cmp_eq00001_adr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_clk_loop_lo_wr_r_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_clk_loop_lo_wr_r_cmp_eq00001_adr3 ( .i(n241_0), .o(nlwbuffersignal_control_logic_clk_loop_lo_wr_r_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_clk_loop_lo_wr_r_cmp_eq00001_adr4 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_clk_loop_lo_wr_r_cmp_eq00001_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_clk_loop_cnt_mux0001_0_1_adr2 (.i ( \FlexBus_right_hi_if_dataout_block_clk_loop_cnt[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_clk_loop_cnt_mux0001_0_1_adr2 ) );
x_buf nlwbufferblock_control_logic_data_fifo_wr_r_cmp_eq00001_adr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_fifo_wr_r_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_data_fifo_wr_r_cmp_eq00001_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_data_fifo_wr_r_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_data_fifo_wr_r_cmp_eq00001_adr3 ( .i(n241_0), .o(nlwbuffersignal_control_logic_data_fifo_wr_r_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_data_fifo_wr_r_cmp_eq00001_adr4 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_fifo_wr_r_cmp_eq00001_adr4) );
x_buf nlwbufferblock_control_logic_p3lcr_wr_r_cmp_eq00001_adr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_p3lcr_wr_r_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_p3lcr_wr_r_cmp_eq00001_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_p3lcr_wr_r_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_p3lcr_wr_r_cmp_eq00001_adr3 ( .i(n241_0), .o(nlwbuffersignal_control_logic_p3lcr_wr_r_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_p3lcr_wr_r_cmp_eq00001_adr4 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_p3lcr_wr_r_cmp_eq00001_adr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_ext_trig__and00001_adr1 ( .i(right_hi_if_timer_block_hitcr_int_11_), .o(nlwbuffersignal_right_hi_if_timer_block_ext_trig__and00001_adr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_ext_trig__and00001_adr2 ( .i(right_hi_if_timer_block_hitcr_int_12_), .o(nlwbuffersignal_right_hi_if_timer_block_ext_trig__and00001_adr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_ext_trig__and00001_adr1 ( .i(left_hi_if_timer_block_hitcr_int_11_), .o(nlwbuffersignal_left_hi_if_timer_block_ext_trig__and00001_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_ext_trig__and00001_adr4 ( .i(left_hi_if_timer_block_hitcr_int_12_), .o(nlwbuffersignal_left_hi_if_timer_block_ext_trig__and00001_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_15_25_adr1 ( .i(control_logic_rd_ioint_l_cmp_eq0000_0), .o(nlwbuffersignal_control_logic_data_mux0000_15_25_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_15_25_adr2 ( .i(n22_0), .o(nlwbuffersignal_control_logic_data_mux0000_15_25_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_15_25_adr4 ( .i(control_logic_data_mux0000_15_16_0), .o(nlwbuffersignal_control_logic_data_mux0000_15_25_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_ext_trig__and00011_adr1 ( .i(left_hi_if_timer_block_hitcr_int_11_), .o(nlwbuffersignal_left_hi_if_timer_block_ext_trig__and00011_adr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_ext_trig__and00011_adr4 ( .i(left_hi_if_timer_block_hitcr_int_12_), .o(nlwbuffersignal_left_hi_if_timer_block_ext_trig__and00011_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_ten_wr_or00001_adr3 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_left_hi_if_timer_block_ten_wr_or00001_adr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_ext_trig__and00011_adr1 ( .i(right_hi_if_timer_block_hitcr_int_11_), .o(nlwbuffersignal_right_hi_if_timer_block_ext_trig__and00011_adr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_ext_trig__and00011_adr2 ( .i(right_hi_if_timer_block_hitcr_int_12_), .o(nlwbuffersignal_right_hi_if_timer_block_ext_trig__and00011_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_inpbitcnt_not000111_adr2 ( .i(left_hi_if_timer_block_tc_equal_8160), .o(nlwbuffersignal_left_hi_if_datain_block_inpbitcnt_not000111_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_inpbitcnt_not000111_adr3 ( .i(left_hi_if_timer_block_ext_trig_q_8157), .o(nlwbuffersignal_left_hi_if_datain_block_inpbitcnt_not000111_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_15_25_sw0_adr2 ( .i(n25_0), .o(nlwbuffersignal_control_logic_data_mux0000_15_25_sw0_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_15_25_sw0_adr3 ( .i(n221_0), .o(nlwbuffersignal_control_logic_data_mux0000_15_25_sw0_adr3) );
x_buf nlwbufferblock_control_logic_data_mux0000_15_25_sw0_adr4 ( .i(n191), .o(nlwbuffersignal_control_logic_data_mux0000_15_25_sw0_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_staterst_fsm_ffd2_in1_adr1 ( .i(left_hi_if_datain_block_staterst_fsm_ffd1_8415), .o(nlwbuffersignal_left_hi_if_datain_block_staterst_fsm_ffd2_in1_adr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_ten_wr_or00001_adr4 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_right_hi_if_timer_block_ten_wr_or00001_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_inpbitcnt_not000111_adr1 ( .i(right_hi_if_timer_block_ext_trig_q_8166), .o(nlwbuffersignal_right_hi_if_datain_block_inpbitcnt_not000111_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_inpbitcnt_not000111_adr2 ( .i(right_hi_if_timer_block_tc_equal_8169), .o(nlwbuffersignal_right_hi_if_datain_block_inpbitcnt_not000111_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_i_fifo_3_or00001_adr1 ( .i(left_hi_if_datain_block_rstbitcnt_8398), .o(nlwbuffersignal_left_hi_if_datain_block_i_fifo_3_or00001_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_i_fifo_3_or00001_adr1 ( .i(right_hi_if_datain_block_rstbitcnt_8393), .o(nlwbuffersignal_right_hi_if_datain_block_i_fifo_3_or00001_adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2csbytecnt_and00001_adr2 ( .i(left_hi_if_timer_block_ext_trig_q_8157), .o(nlwbuffersignal_left_hi_if_datain_block_i2csbytecnt_and00001_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2csbytecnt_and00001_adr3 ( .i(left_hi_if_timer_block_tc_equal_8160), .o(nlwbuffersignal_left_hi_if_datain_block_i2csbytecnt_and00001_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p3out_1_1_adr2 ( .i(right_hi_if_dataout_block_mmux_p3_a_bn563_8537), .o(nlwbuffersignal_right_hi_if_dataout_block_p3out_1_1_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p3out_1_1_adr3 ( .i(right_hi_if_dataout_block_mmux_p3_a_bn537), .o(nlwbuffersignal_right_hi_if_dataout_block_p3out_1_1_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_p3out_0_1_adr2 ( .i(left_hi_if_dataout_block_p3lcr_8_), .o(nlwbuffersignal_left_hi_if_dataout_block_p3out_0_1_adr2) );
x_buf nlwbufferblock_left_hi_if_dataout_block_p3out_0_1_adr4 ( .i(left_hi_if_dataout_block_mmux_p3_a_bn537), .o(nlwbuffersignal_left_hi_if_dataout_block_p3out_0_1_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2csbytecnt_and00001_adr1 ( .i(right_hi_if_timer_block_tc_equal_8169), .o(nlwbuffersignal_right_hi_if_datain_block_i2csbytecnt_and00001_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2csbytecnt_and00001_adr2 ( .i(right_hi_if_datain_block_i2cs_wrqq_8477), .o(nlwbuffersignal_right_hi_if_datain_block_i2csbytecnt_and00001_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_i2csbytecnt_and00001_adr3 ( .i(right_hi_if_timer_block_ext_trig_q_8166), .o(nlwbuffersignal_right_hi_if_datain_block_i2csbytecnt_and00001_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_p3out_1_1_adr2 ( .i(left_hi_if_dataout_block_mmux_p3_a_bn537), .o(nlwbuffersignal_left_hi_if_dataout_block_p3out_1_1_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p3out_3_1_adr1 ( .i(right_hi_if_dataout_block_mmux_p3_a_bn537), .o(nlwbuffersignal_right_hi_if_dataout_block_p3out_3_1_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p3out_3_1_adr2 ( .i(right_hi_if_dataout_block_mmux_p3_a_bn563_8537), .o(nlwbuffersignal_right_hi_if_dataout_block_p3out_3_1_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p3out_3_1_adr4 ( .i(right_hi_if_dataout_block_p3lcr_11_), .o(nlwbuffersignal_right_hi_if_dataout_block_p3out_3_1_adr4) );
x_buf nlwbufferblock_left_hi_if_dataout_block_p3out_3_1_adr1 ( .i(left_hi_if_dataout_block_mmux_p3_a_bn537), .o(nlwbuffersignal_left_hi_if_dataout_block_p3out_3_1_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p3out_0_1_adr2 ( .i(right_hi_if_dataout_block_mmux_p3_a_bn563_8537), .o(nlwbuffersignal_right_hi_if_dataout_block_p3out_0_1_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p3out_0_1_adr3 ( .i(right_hi_if_dataout_block_mmux_p3_a_bn537), .o(nlwbuffersignal_right_hi_if_dataout_block_p3out_0_1_adr3) );
x_buf nlwbufferblock_left_hi_if_dataout_block_p3out_2_1_adr2 ( .i(left_hi_if_dataout_block_mmux_p3_a_bn537), .o(nlwbuffersignal_left_hi_if_dataout_block_p3out_2_1_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p3out_2_1_adr1 ( .i(right_hi_if_dataout_block_mmux_p3_a_bn537), .o(nlwbuffersignal_right_hi_if_dataout_block_p3out_2_1_adr1) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p3out_2_1_adr2 ( .i(right_hi_if_dataout_block_mmux_p3_a_bn563_8537), .o(nlwbuffersignal_right_hi_if_dataout_block_p3out_2_1_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_staterst_fsm_ffd2_in2_adr2 (.i ( \FlexBus_left_hi_if_datain_block_i_fifo[9] ), .o ( nlwbuffersignal_left_hi_if_datain_block_staterst_fsm_ffd2_in2_adr2 ) );
x_buf nlwbufferblock_left_hi_if_datain_block_staterst_fsm_ffd2_in2_adr4 (.i ( \FlexBus_left_hi_if_datain_block_i_fifo[10] ), .o ( nlwbuffersignal_left_hi_if_datain_block_staterst_fsm_ffd2_in2_adr4 ) );
x_buf nlwbufferblock_left_hi_if_timer_block_tc_equal_or00001_adr2 ( .i(left_hi_if_timer_block_tcen_8380), .o(nlwbuffersignal_left_hi_if_timer_block_tc_equal_or00001_adr2) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p4out_4_1_adr3 ( .i(right_hi_if_dataout_block_p4lcr_4_), .o(nlwbuffersignal_right_hi_if_dataout_block_p4out_4_1_adr3) );
x_buf nlwbufferblock_right_hi_if_dataout_block_p4out_4_1_adr4 ( .i(right_hi_if_dataout_block_p4_a_bn), .o(nlwbuffersignal_right_hi_if_dataout_block_p4out_4_1_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_rd_ioint_q_or00001_adr2 ( .i(common_functions_resf_t_7470), .o(nlwbuffersignal_left_hi_if_datain_block_rd_ioint_q_or00001_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_rd_ioint_q_or00001_adr3 ( .i(left_hi_if_datain_block_rd_ioint_qqq_8388), .o(nlwbuffersignal_left_hi_if_datain_block_rd_ioint_q_or00001_adr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_write_ctrl_adr1 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_right_hi_if_timer_block_write_ctrl_adr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_write_ctrl2_adr1 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_right_hi_if_timer_block_write_ctrl2_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_60_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_0_60_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_60_adr3 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[0] ), .o ( nlwbuffersignal_control_logic_data_mux0000_0_60_adr3 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_0_60_adr4 ( .i(n21), .o(nlwbuffersignal_control_logic_data_mux0000_0_60_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_60_adr1 (.i ( \FlexBus_right_hi_if_timer_block_bit_counter[1] ), .o ( nlwbuffersignal_control_logic_data_mux0000_1_60_adr1 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_60_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_1_60_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_1_60_adr4 ( .i(n21), .o(nlwbuffersignal_control_logic_data_mux0000_1_60_adr4) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l6_slicem_g_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_g_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l6_slicem_g_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_g_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l6_slicem_g_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_g_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l6_slicem_f_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_f_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l6_slicem_f_radr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_f_radr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_f_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_f_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_f_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_f_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_f_wadr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l8_slicem_f_radr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_f_radr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l8_slicem_f_radr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_ra_l[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_f_radr4 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr1 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr1 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr2 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr2 ) );
x_buf nlwbufferblock_right_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr4 (.i ( \FlexBus_right_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_right_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_g_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_g_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_g_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l6_slicem_g_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_g_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_g_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_g_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_g_radr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_radr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_g_wadr4 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_f_radr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_f_radr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_f_radr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_f_radr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_f_radr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_ra_l[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_f_radr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr1 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[0] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr1 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr2 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[1] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr2 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr3 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[2] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr3 ) );
x_buf nlwbufferblock_left_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr4 (.i ( \FlexBus_left_hi_if_dataout_block_fifo_wa[3] ), .o ( nlwbuffersignal_left_hi_if_dataout_block_mram_ram_l8_slicem_f_wadr4 ) );
x_buf nlwbufferblock_control_logic_data_or000111_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_or000111_adr2) );
x_buf nlwbufferblock_control_logic_data_or000111_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_or000111_adr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_timer_cmp_eq0000893_adr2 (.i ( \FlexBus_right_hi_if_timer_block_timing_val[4] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq0000893_adr2 ) );
x_buf nlwbufferblock_right_hi_if_timer_block_timer_cmp_eq0000893_adr3 (.i ( \FlexBus_right_hi_if_timer_block_timing_val[5] ), .o ( nlwbuffersignal_right_hi_if_timer_block_timer_cmp_eq0000893_adr3 ) );
x_buf nlwbufferblock_control_logic_data_or000116_adr1 ( .i(adr_5_ibuf_7929), .o(nlwbuffersignal_control_logic_data_or000116_adr1) );
x_buf nlwbufferblock_control_logic_data_or000116_adr2 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_control_logic_data_or000116_adr2) );
x_buf nlwbufferblock_control_logic_data_or000116_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_or000116_adr3) );
x_buf nlwbufferblock_control_logic_data_or000116_adr4 ( .i(adr_4_ibuf_7531), .o(nlwbuffersignal_control_logic_data_or000116_adr4) );
x_buf nlwbufferblock_control_logic_p4lcr_wr_r_cmp_eq00001_adr1 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_p4lcr_wr_r_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_p4lcr_wr_r_cmp_eq00001_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_p4lcr_wr_r_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_p4lcr_wr_r_cmp_eq00001_adr3 ( .i(n241_0), .o(nlwbuffersignal_control_logic_p4lcr_wr_r_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_p4lcr_wr_r_cmp_eq00001_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_p4lcr_wr_r_cmp_eq00001_adr4) );
x_buf nlwbufferblock_control_logic_hiocr_wr_r_cmp_eq00001_adr1 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_hiocr_wr_r_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_hiocr_wr_r_cmp_eq00001_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_hiocr_wr_r_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_hiocr_wr_r_cmp_eq00001_adr3 ( .i(n241_0), .o(nlwbuffersignal_control_logic_hiocr_wr_r_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_hiocr_wr_r_cmp_eq00001_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_hiocr_wr_r_cmp_eq00001_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_11_28_sw0_adr1 ( .i(left_hi_if_timer_block_hitcr_int_11_), .o(nlwbuffersignal_control_logic_data_mux0000_11_28_sw0_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_11_28_sw0_adr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_11_28_sw0_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_11_28_sw0_adr3 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_11_28_sw0_adr3) );
x_buf nlwbufferblock_control_logic_hitcr_wr_r_cmp_eq00001_adr3 ( .i(csn_ibuf_7957), .o(nlwbuffersignal_control_logic_hitcr_wr_r_cmp_eq00001_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_data_shiftintq_or00001_adr2 ( .i(common_functions_resf_t_7470), .o(nlwbuffersignal_left_hi_if_datain_block_data_shiftintq_or00001_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_data_shiftintq_or00001_adr2 ( .i(right_hi_if_datain_block_data_shiftintqq_8608), .o(nlwbuffersignal_right_hi_if_datain_block_data_shiftintq_or00001_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_data_shiftintq_or00001_adr3 ( .i(common_functions_resf_t_1_7466), .o(nlwbuffersignal_right_hi_if_datain_block_data_shiftintq_or00001_adr3) );
x_buf nlwbufferblock_control_logic_hibcr_wr_r_cmp_eq00001_adr3 ( .i(csn_ibuf_7957), .o(nlwbuffersignal_control_logic_hibcr_wr_r_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_clk_loop_hi_wr_r_cmp_eq00001_adr1 ( .i(n241_0), .o(nlwbuffersignal_control_logic_clk_loop_hi_wr_r_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_clk_loop_hi_wr_r_cmp_eq00001_adr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_clk_loop_hi_wr_r_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_clk_loop_hi_wr_r_cmp_eq00001_adr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_clk_loop_hi_wr_r_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_clk_loop_hi_wr_r_cmp_eq00001_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_clk_loop_hi_wr_r_cmp_eq00001_adr4) );
x_buf nlwbufferblock_control_logic_data_mux0000_11_70_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_11_70_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_wr_inpcap_mux00005_adr1 ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd4_8337), .o(nlwbuffersignal_right_hi_if_datain_block_wr_inpcap_mux00005_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_wr_inpcap_mux00005_adr4 ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd10_8102), .o(nlwbuffersignal_right_hi_if_datain_block_wr_inpcap_mux00005_adr4) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr1 ( .i(left_hi_if_datain_block_icc_icrp_8451), .o(nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr1) );
x_buf nlwbufferblock_left_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr2 ( .i(left_hi_if_datain_block_bytecntzeroflag_8397), .o(nlwbuffersignal_left_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_wr_inpcap_mux000019_adr2 ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd6_8275), .o(nlwbuffersignal_left_hi_if_datain_block_wr_inpcap_mux000019_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_11_70_sw0_adr1 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_control_logic_data_mux0000_11_70_sw0_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_11_70_sw0_adr2 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_data_mux0000_11_70_sw0_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_11_70_sw0_adr3 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_11_70_sw0_adr3) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr1 ( .i(right_hi_if_datain_block_icc_icrp_8454), .o(nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr1) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr2 ( .i(right_hi_if_datain_block_rstbitcnt_8393), .o(nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr2) );
x_buf nlwbufferblock_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr3 ( .i(right_hi_if_datain_block_bytecntzeroflag_8392), .o(nlwbuffersignal_right_hi_if_datain_block_statesda_scl_fsm_ffd7_in17_adr3) );
x_buf nlwbufferblock_control_logic_hoenr_wr_r_cmp_eq00001_adr1 ( .i(n241_0), .o(nlwbuffersignal_control_logic_hoenr_wr_r_cmp_eq00001_adr1) );
x_buf nlwbufferblock_control_logic_hoenr_wr_r_cmp_eq00001_adr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_hoenr_wr_r_cmp_eq00001_adr2) );
x_buf nlwbufferblock_control_logic_hoenr_wr_r_cmp_eq00001_adr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_control_logic_hoenr_wr_r_cmp_eq00001_adr3) );
x_buf nlwbufferblock_control_logic_hoenr_wr_r_cmp_eq00001_adr4 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_hoenr_wr_r_cmp_eq00001_adr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_bytecntzeroflag_or000030_adr1 (.i ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[1] ), .o ( nlwbuffersignal_right_hi_if_datain_block_bytecntzeroflag_or000030_adr1 ) );
x_buf nlwbufferblock_right_hi_if_datain_block_bytecntzeroflag_or000017_adr1 (.i ( \FlexBus_right_hi_if_datain_block_i2csbytecnt[5] ), .o ( nlwbuffersignal_right_hi_if_datain_block_bytecntzeroflag_or000017_adr1 ) );
x_buf nlwbufferblock_control_logic_data_mux0000_12_28_sw0_adr1 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_control_logic_data_mux0000_12_28_sw0_adr1) );
x_buf nlwbufferblock_control_logic_data_mux0000_12_28_sw0_adr2 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_control_logic_data_mux0000_12_28_sw0_adr2) );
x_buf nlwbufferblock_control_logic_data_mux0000_12_28_sw0_adr3 ( .i(left_hi_if_timer_block_hitcr_int_12_), .o(nlwbuffersignal_control_logic_data_mux0000_12_28_sw0_adr3) );
x_buf nlwbufferblock_left_hi_if_datain_block_i2c_sclint_mux0000_adr2 ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd5_8277), .o(nlwbuffersignal_left_hi_if_datain_block_i2c_sclint_mux0000_adr2) );
x_buf nlwbufferblock_left_hi_if_datain_block_wr_inpcap_mux0000111_adr3 ( .i(left_hi_if_datain_block_statesda_scl_fsm_ffd8_8276), .o(nlwbuffersignal_left_hi_if_datain_block_wr_inpcap_mux0000111_adr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_1_8623), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_1_8624), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_1_8625), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_datain_block_wr_inpcap_mux0000111_adr4 ( .i(right_hi_if_datain_block_statesda_scl_fsm_ffd3_8336), .o(nlwbuffersignal_right_hi_if_datain_block_wr_inpcap_mux0000111_adr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama11_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama11_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama11_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama11_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama11_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama11_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama11_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama11_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_2_7436), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_2_7437), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_2_7438), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_2_7439), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama10_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama10_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama11_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama11_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_2_7427), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_2_7428), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_2_7429), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama10_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama10_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_2_7436), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_2_7438), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_2_7439), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama13_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama13_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama11_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama11_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama11_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama11_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama11_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama11_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_2_7436), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_2_7437), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_2_7438), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_2_7439), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb10_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb10_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_2_7428), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_2_7429), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama12_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama12_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_2_7436), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_2_7438), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_2_7439), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama12_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama12_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb11_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb11_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb11_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb11_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb11_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb11_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb11_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb11_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_2_7436), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_2_7437), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_2_7438), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_2_7427), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_2_7428), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama13_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama13_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama14_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama14_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama14_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama14_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama14_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama14_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama14_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama14_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_1_8622), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_1_8623), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_1_8624), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama14_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_2_7436), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama14_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_2_7438), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama14_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama14_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama14_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama14_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama14_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_2_7427), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_2_7428), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_2_7429), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb10_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb10_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_2_7427), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_2_7428), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama14_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama14_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb11_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb11_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_2_7436), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_2_7437), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_2_7438), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_2_7439), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama15_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama15_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb11_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_1_7458), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb11_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb11_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb11_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb11_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb11_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_2_7427), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_2_7428), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama15_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama15_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb12_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb12_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_f_radr2 ( .i(right_hi_if_timer_block_frame_cnt_1_2_7437), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_f_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_2_7438), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_f_radr4 ( .i(right_hi_if_timer_block_frame_cnt_3_2_7439), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_f_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_rama16_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_rama16_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_f_radr2 ( .i(left_hi_if_timer_block_frame_cnt_1_2_7427), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_f_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_2_7428), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_ramb12_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_ramb12_slicem_f_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_radr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_g_wadr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_f_radr1 ( .i(left_hi_if_timer_block_frame_cnt_0_2_7426), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_f_radr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_f_radr3 ( .i(left_hi_if_timer_block_frame_cnt_2_2_7428), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_f_radr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_f_radr4 ( .i(left_hi_if_timer_block_frame_cnt_3_2_7429), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_f_radr4) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_f_wadr1) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_f_wadr2) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_f_wadr3) );
x_buf nlwbufferblock_left_hi_if_timer_block_mram_rama16_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_left_hi_if_timer_block_mram_rama16_slicem_f_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb13_slicem_g_radr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb13_slicem_g_radr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_radr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb13_slicem_g_radr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb13_slicem_g_radr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_radr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb13_slicem_g_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb13_slicem_g_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb13_slicem_g_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb13_slicem_g_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_g_wadr4) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb13_slicem_f_radr1 ( .i(right_hi_if_timer_block_frame_cnt_0_2_7436), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_f_radr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb13_slicem_f_radr3 ( .i(right_hi_if_timer_block_frame_cnt_2_2_7438), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_f_radr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb13_slicem_f_wadr1 ( .i(adr_0_ibuf_7430), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_f_wadr1) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb13_slicem_f_wadr2 ( .i(adr_1_ibuf_7431), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_f_wadr2) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb13_slicem_f_wadr3 ( .i(adr_2_ibuf_7432), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_f_wadr3) );
x_buf nlwbufferblock_right_hi_if_timer_block_mram_ramb13_slicem_f_wadr4 ( .i(adr_3_ibuf_7433), .o(nlwbuffersignal_right_hi_if_timer_block_mram_ramb13_slicem_f_wadr4) );
x_zero nlwblock_newpro_gnd ( .o(gnd) );
x_one nlwblock_newpro_vcc ( .o(vcc) );
x_inv nlwinverterblock_right_hi_if_timer_block_ext_trig_clk ( .i(right_hi_if_timer_block_ext_trig_clkinvnot), .o(nlwinvertersignal_right_hi_if_timer_block_ext_trig_clk) );
x_inv nlwinverterblock_left_hi_if_timer_block_ext_trig_clk ( .i(left_hi_if_timer_block_ext_trig_clkinvnot), .o(nlwinvertersignal_left_hi_if_timer_block_ext_trig_clk) );

////////////////////////////// x_ipad //////////////////////////////

// x_ipad adr_0__pad (.pad ( \FlexBus_adr[0] ) );
x_buf_inp adr_0_ibuf (.i ( \FlexBus_adr[0] ), .o ( adr_0__inbuf ) );
// x_ipad adr_1__pad (.pad ( \FlexBus_adr[1] ) );
x_buf_inp adr_1_ibuf (.i ( \FlexBus_adr[1] ), .o ( adr_1__inbuf ) );
// x_ipad adr_2__pad (.pad ( \FlexBus_adr[2] ) );
x_buf_inp adr_2_ibuf (.i ( \FlexBus_adr[2] ), .o ( adr_2__inbuf ) );
// x_ipad adr_3__pad (.pad ( \FlexBus_adr[3] ) );
x_buf_inp adr_3_ibuf (.i ( \FlexBus_adr[3] ), .o ( adr_3__inbuf ) );
// x_ipad adr_4__pad (.pad ( \FlexBus_adr[4] ) );
x_buf_inp adr_4_ibuf (.i ( \FlexBus_adr[4] ), .o ( adr_4__inbuf ) );
// x_ipad adr_5__pad (.pad ( \FlexBus_adr[5] ) );
x_buf_inp adr_5_ibuf (.i ( \FlexBus_adr[5] ), .o ( adr_5__inbuf ) );
// x_ipad adr_6__pad (.pad ( \FlexBus_adr[6] ) );
x_buf_inp adr_6_ibuf (.i ( \FlexBus_adr[6] ), .o ( adr_6__inbuf ) );
// x_ipad adr_7__pad (.pad ( \FlexBus_adr[7] ) );
x_buf_inp adr_7_ibuf (.i ( \FlexBus_adr[7] ), .o ( adr_7__inbuf ) );
// x_ipad  clk_in_pad ( .pad(clk_in) );
x_buf_inp  clk_in_ibuf ( .i(clk_in), .o(clk_in_inbuf) );
// x_ipad  csn_pad ( .pad(nlwrenamedsig_io_csn) );
x_pu  csn_pullup ( .o(nlwrenamedsig_io_csn) );
x_buf_inp  csn_ibuf ( .i(nlwrenamedsig_io_csn), .o(csn_inbuf) );
// x_ipad  rdn_pad ( .pad(rdn) );
x_buf_inp  rdn_ibuf ( .i(rdn), .o(rdn_inbuf) );
// x_ipad  wrn_pad ( .pad(wrn) );
x_buf_inp  wrn_bufgp_ibufg ( .i(wrn), .o(wrn_inbuf) );
// x_ipad  key_inn_pad ( .pad(key_inn) );
x_buf_inp  key_inn_ibuf ( .i(key_inn), .o(key_inn_inbuf) );
// x_ipad  inp_pin3_l_pad ( .pad(inp_pin3_l) );
x_buf_inp  inp_pin3_l_ibuf ( .i(inp_pin3_l), .o(inp_pin3_l_inbuf) );
// x_ipad  inp_pin4_l_pad ( .pad(inp_pin4_l) );
x_buf_inp  inp_pin4_l_ibuf ( .i(inp_pin4_l), .o(inp_pin4_l_inbuf) );
// x_ipad  inp_pin3_r_pad ( .pad(inp_pin3_r) );
x_buf_inp  inp_pin3_r_ibuf ( .i(inp_pin3_r), .o(inp_pin3_r_inbuf) );
// x_ipad  inp_pin4_r_pad ( .pad(inp_pin4_r) );
x_buf_inp  inp_pin4_r_ibuf ( .i(inp_pin4_r), .o(inp_pin4_r_inbuf) );

////////////////////////////// x_opad //////////////////////////////

// x_opad  hi_led_l_pad ( .pad(hi_led_l) );
x_obuf  hi_led_l_obuf ( .i(hi_led_l_o), .o(hi_led_l) );
// x_opad  hi_led_r_pad ( .pad(hi_led_r) );
x_obuf  hi_led_r_obuf ( .i(hi_led_r_o), .o(hi_led_r) );
// x_opad p3out_l_0__pad (.pad ( \FlexBus_p3out_l[0] ) );
x_obuf p3out_l_0_obuf (.i ( p3out_l_0__o ), .o ( \FlexBus_p3out_l[0] ) );
// x_opad p3out_l_1__pad (.pad ( \FlexBus_p3out_l[1] ) );
x_obuf p3out_l_1_obuf (.i ( p3out_l_1__o ), .o ( \FlexBus_p3out_l[1] ) );
// x_opad p3out_l_2__pad (.pad ( \FlexBus_p3out_l[2] ) );
x_obuf p3out_l_2_obuf (.i ( p3out_l_2__o ), .o ( \FlexBus_p3out_l[2] ) );
// x_opad p3out_l_3__pad (.pad ( \FlexBus_p3out_l[3] ) );
x_obuf p3out_l_3_obuf (.i ( p3out_l_3__o ), .o ( \FlexBus_p3out_l[3] ) );
// x_opad p3out_l_4__pad (.pad ( \FlexBus_p3out_l[4] ) );
x_obuf p3out_l_4_obuf (.i ( p3out_l_4__o ), .o ( \FlexBus_p3out_l[4] ) );
// x_opad p3out_r_0__pad (.pad ( \FlexBus_p3out_r[0] ) );
x_obuf p3out_r_0_obuf (.i ( p3out_r_0__o ), .o ( \FlexBus_p3out_r[0] ) );
// x_opad p3out_r_1__pad (.pad ( \FlexBus_p3out_r[1] ) );
x_obuf p3out_r_1_obuf (.i ( p3out_r_1__o ), .o ( \FlexBus_p3out_r[1] ) );
// x_opad p3out_r_2__pad (.pad ( \FlexBus_p3out_r[2] ) );
x_obuf p3out_r_2_obuf (.i ( p3out_r_2__o ), .o ( \FlexBus_p3out_r[2] ) );
// x_opad p3out_r_3__pad (.pad ( \FlexBus_p3out_r[3] ) );
x_obuf p3out_r_3_obuf (.i ( p3out_r_3__o ), .o ( \FlexBus_p3out_r[3] ) );
// x_opad p3out_r_4__pad (.pad ( \FlexBus_p3out_r[4] ) );
x_obuf p3out_r_4_obuf (.i ( p3out_r_4__o ), .o ( \FlexBus_p3out_r[4] ) );
// x_opad  power_hold_pad ( .pad(power_hold) );
x_obuf  power_hold_obuf ( .i(power_hold_o), .o(power_hold) );
// x_opad p4out_l_0__pad (.pad ( \FlexBus_p4out_l[0] ) );
x_obuf p4out_l_0_obuf (.i ( p4out_l_0__o ), .o ( \FlexBus_p4out_l[0] ) );
// x_opad p4out_l_1__pad (.pad ( \FlexBus_p4out_l[1] ) );
x_obuf p4out_l_1_obuf (.i ( p4out_l_1__o ), .o ( \FlexBus_p4out_l[1] ) );
// x_opad p4out_l_2__pad (.pad ( \FlexBus_p4out_l[2] ) );
x_obuf p4out_l_2_obuf (.i ( p4out_l_2__o ), .o ( \FlexBus_p4out_l[2] ) );
// x_opad p4out_l_3__pad (.pad ( \FlexBus_p4out_l[3] ) );
x_obuf p4out_l_3_obuf (.i ( p4out_l_3__o ), .o ( \FlexBus_p4out_l[3] ) );
// x_opad p4out_l_4__pad (.pad ( \FlexBus_p4out_l[4] ) );
x_obuf p4out_l_4_obuf (.i ( p4out_l_4__o ), .o ( \FlexBus_p4out_l[4] ) );
// x_opad  audio_clk_pad ( .pad(audio_clk) );
x_obuf  audio_clk_obuf ( .i(audio_clk_o), .o(audio_clk) );
// x_opad p4out_r_0__pad (.pad ( \FlexBus_p4out_r[0] ) );
x_obuf p4out_r_0_obuf (.i ( p4out_r_0__o ), .o ( \FlexBus_p4out_r[0] ) );
// x_opad p4out_r_1__pad (.pad ( \FlexBus_p4out_r[1] ) );
x_obuf p4out_r_1_obuf (.i ( p4out_r_1__o ), .o ( \FlexBus_p4out_r[1] ) );
// x_opad p4out_r_2__pad (.pad ( \FlexBus_p4out_r[2] ) );
x_obuf p4out_r_2_obuf (.i ( p4out_r_2__o ), .o ( \FlexBus_p4out_r[2] ) );
// x_opad p4out_r_3__pad (.pad ( \FlexBus_p4out_r[3] ) );
x_obuf p4out_r_3_obuf (.i ( p4out_r_3__o ), .o ( \FlexBus_p4out_r[3] ) );
// x_opad p4out_r_4__pad (.pad ( \FlexBus_p4out_r[4] ) );
x_obuf p4out_r_4_obuf (.i ( p4out_r_4__o ), .o ( \FlexBus_p4out_r[4] ) );
// x_opad  vbat_high_l_pad ( .pad(vbat_high_l) );
x_obuf  vbat_high_l_obuf ( .i(vbat_high_l_o), .o(vbat_high_l) );
// x_opad  vbat_high_r_pad ( .pad(vbat_high_r) );
x_obuf  vbat_high_r_obuf ( .i(vbat_high_r_o), .o(vbat_high_r) );
// x_opad  dsp_intr_l_pad ( .pad(dsp_intr_l) );
x_obuft  dsp_intr_l_obuft ( .i(dsp_intr_l_o), .ctl(dsp_intr_l_t), .o(dsp_intr_l) );
// x_opad  dsp_intr_r_pad ( .pad(dsp_intr_r) );
x_obuft  dsp_intr_r_obuft ( .i(dsp_intr_r_o), .ctl(dsp_intr_r_t), .o(dsp_intr_r) );
// x_opad  tan_pad ( .pad(tan) );
x_obuf  tan_obuf ( .i(tan_o), .o(tan) );
// x_opad  vp_en_l_pad ( .pad(vp_en_l) );
x_obuf  vp_en_l_obuf ( .i(vp_en_l_o), .o(vp_en_l) );
// x_opad  com_intn_pad ( .pad(com_intn) );
x_obuft  com_intn_obuft ( .i(com_intn_o), .ctl(com_intn_t), .o(com_intn) );
// x_opad  vp_en_r_pad ( .pad(vp_en_r) );
x_obuf  vp_en_r_obuf ( .i(vp_en_r_o), .o(vp_en_r) );
// x_opad  vbat_on_l_pad ( .pad(vbat_on_l) );
x_obuf  vbat_on_l_obuf ( .i(vbat_on_l_o), .o(vbat_on_l) );
// x_opad  vbat_on_r_pad ( .pad(vbat_on_r) );
x_obuf  vbat_on_r_obuf ( .i(vbat_on_r_o), .o(vbat_on_r) );
// x_opad  r_s_led_pad ( .pad(r_s_led) );
x_obuf  r_s_led_obuf ( .i(r_s_led_o), .o(r_s_led) );
// x_opad  nmi_outn_pad ( .pad(nmi_outn) );
x_obuf  nmi_outn_obuf ( .i(nmi_outn_o), .o(nmi_outn) );
// x_opad  hi_io_en_l_pad ( .pad(hi_io_en_l) );
x_obuf  hi_io_en_l_obuf ( .i(hi_io_en_l_o), .o(hi_io_en_l) );
// x_opad  hi_io_en_r_pad ( .pad(hi_io_en_r) );
x_obuf  hi_io_en_r_obuf ( .i(hi_io_en_r_o), .o(hi_io_en_r) );
// x_opad  audio_en_l_pad ( .pad(audio_en_l) );
x_obuf  audio_en_l_obuf ( .i(audio_en_l_o), .o(audio_en_l) );
// x_opad  audio_en_r_pad ( .pad(audio_en_r) );
x_obuf  audio_en_r_obuf ( .i(audio_en_r_o), .o(audio_en_r) );

////////////////////////////// x_bpad //////////////////////////////

// x_bpad data_10__pad (.pad ( \FlexBus_data[10] ) );
ioblc data_10_iobuf_obuft (  .a( data_10__o ), .en( data_10__t ), .pad( \FlexBus_data[10] ), .z( data_10__inbuf ) );
// x_buf data_10_iobuf_ibuf (.i ( \FlexBus_data[10] ), .o ( data_10__inbuf ) );
// x_bpad data_11__pad (.pad ( \FlexBus_data[11] ) );
ioblc data_11_iobuf_obuft (  .a( data_11__o ), .en( data_11__t ), .pad( \FlexBus_data[11] ), .z( data_11__inbuf ) );
// x_buf data_11_iobuf_ibuf (.i ( \FlexBus_data[11] ), .o ( data_11__inbuf ) );
// x_bpad data_12__pad (.pad ( \FlexBus_data[12] ) );
ioblc data_12_iobuf_obuft (  .a( data_12__o ), .en( data_12__t ), .pad( \FlexBus_data[12] ), .z( data_12__inbuf ) );
// x_buf data_12_iobuf_ibuf (.i ( \FlexBus_data[12] ), .o ( data_12__inbuf ) );
// x_bpad data_13__pad (.pad ( \FlexBus_data[13] ) );
ioblc data_13_iobuf_obuft (  .a( data_13__o ), .en( data_13__t ), .pad( \FlexBus_data[13] ), .z( data_13__inbuf ) );
// x_buf data_13_iobuf_ibuf (.i ( \FlexBus_data[13] ), .o ( data_13__inbuf ) );
// x_bpad data_14__pad (.pad ( \FlexBus_data[14] ) );
ioblc data_14_iobuf_obuft (  .a( data_14__o ), .en( data_14__t ), .pad( \FlexBus_data[14] ), .z( data_14__inbuf ) );
// x_buf data_14_iobuf_ibuf (.i ( \FlexBus_data[14] ), .o ( data_14__inbuf ) );
// x_bpad data_15__pad (.pad ( \FlexBus_data[15] ) );
ioblc data_15_iobuf_obuft (  .a( data_15__o ), .en( data_15__t ), .pad( \FlexBus_data[15] ), .z( data_15__inbuf ) );
// x_buf data_15_iobuf_ibuf (.i ( \FlexBus_data[15] ), .o ( data_15__inbuf ) );
// x_bpad  dsp_gpio_l_pad ( .pad(dsp_gpio_l) );
ioblc dsp_gpio_l_iobuf_obuft (  .a( dsp_gpio_l_o ), .en( dsp_gpio_l_t ), .pad( dsp_gpio_l ), .z( dsp_gpio_l_inbuf ) );
// x_buf  dsp_gpio_l_iobuf_ibuf ( .i(dsp_gpio_l), .o(dsp_gpio_l_inbuf) );
// x_bpad  dsp_gpio_r_pad ( .pad(dsp_gpio_r) );
ioblc dsp_gpio_r_iobuf_obuft (  .a( dsp_gpio_r_o ), .en( dsp_gpio_r_t ), .pad( dsp_gpio_r ), .z( dsp_gpio_r_inbuf ) );
// x_buf  dsp_gpio_r_iobuf_ibuf ( .i(dsp_gpio_r), .o(dsp_gpio_r_inbuf) );
// x_bpad  dsp_timer_l_pad ( .pad(dsp_timer_l) );
ioblc dsp_timer_l_iobuf_obuft (  .a( dsp_timer_l_o ), .en( dsp_timer_l_t ), .pad( dsp_timer_l ), .z( dsp_timer_l_inbuf ) );
// x_buf  dsp_timer_l_iobuf_ibuf ( .i(dsp_timer_l), .o(dsp_timer_l_inbuf) );
// x_bpad  dsp_timer_r_pad ( .pad(dsp_timer_r) );
ioblc dsp_timer_r_iobuf_obuft (  .a( dsp_timer_r_o ), .en( dsp_timer_r_t ), .pad( dsp_timer_r ), .z( dsp_timer_r_inbuf ) );
// x_buf  dsp_timer_r_iobuf_ibuf ( .i(dsp_timer_r), .o(dsp_timer_r_inbuf) );
// x_bpad data_0__pad (.pad ( \FlexBus_data[0] ) );
ioblc data_0_iobuf_obuft (  .a( data_0__o ), .en( data_0__t ), .pad( \FlexBus_data[0] ), .z( data_0__inbuf ) );
// x_buf data_0_iobuf_ibuf (.i ( \FlexBus_data[0] ), .o ( data_0__inbuf ) );
// x_bpad data_1__pad (.pad ( \FlexBus_data[1] ) );
ioblc data_1_iobuf_obuft (  .a( data_1__o ), .en( data_1__t ), .pad( \FlexBus_data[1] ), .z( data_1__inbuf ) );
// x_buf data_1_iobuf_ibuf (.i ( \FlexBus_data[1] ), .o ( data_1__inbuf ) );
// x_bpad data_2__pad (.pad ( \FlexBus_data[2] ) );
ioblc data_2_iobuf_obuft (  .a( data_2__o ), .en( data_2__t ), .pad( \FlexBus_data[2] ), .z( data_2__inbuf ) );
// x_buf data_2_iobuf_ibuf (.i ( \FlexBus_data[2] ), .o ( data_2__inbuf ) );
// x_bpad data_3__pad (.pad ( \FlexBus_data[3] ) );
ioblc data_3_iobuf_obuft (  .a( data_3__o ), .en( data_3__t ), .pad( \FlexBus_data[3] ), .z( data_3__inbuf ) );
// x_buf data_3_iobuf_ibuf (.i ( \FlexBus_data[3] ), .o ( data_3__inbuf ) );
// x_bpad data_4__pad (.pad ( \FlexBus_data[4] ) );
ioblc data_4_iobuf_obuft (  .a( data_4__o ), .en( data_4__t ), .pad( \FlexBus_data[4] ), .z( data_4__inbuf ) );
// x_buf data_4_iobuf_ibuf (.i ( \FlexBus_data[4] ), .o ( data_4__inbuf ) );
// x_bpad data_5__pad (.pad ( \FlexBus_data[5] ) );
ioblc data_5_iobuf_obuft (  .a( data_5__o ), .en( data_5__t ), .pad( \FlexBus_data[5] ), .z( data_5__inbuf ) );
// x_buf data_5_iobuf_ibuf (.i ( \FlexBus_data[5] ), .o ( data_5__inbuf ) );
// x_bpad data_6__pad (.pad ( \FlexBus_data[6] ) );
ioblc data_6_iobuf_obuft (  .a( data_6__o ), .en( data_6__t ), .pad( \FlexBus_data[6] ), .z( data_6__inbuf ) );
// x_buf data_6_iobuf_ibuf (.i ( \FlexBus_data[6] ), .o ( data_6__inbuf ) );
// x_bpad data_7__pad (.pad ( \FlexBus_data[7] ) );
ioblc data_7_iobuf_obuft (  .a( data_7__o ), .en( data_7__t ), .pad( \FlexBus_data[7] ), .z( data_7__inbuf ) );
// x_buf data_7_iobuf_ibuf (.i ( \FlexBus_data[7] ), .o ( data_7__inbuf ) );
// x_bpad data_8__pad (.pad ( \FlexBus_data[8] ) );
ioblc data_8_iobuf_obuft (  .a( data_8__o ), .en( data_8__t ), .pad( \FlexBus_data[8] ), .z( data_8__inbuf ) );
// x_buf data_8_iobuf_ibuf (.i ( \FlexBus_data[8] ), .o ( data_8__inbuf ) );
// x_bpad data_9__pad (.pad ( \FlexBus_data[9] ) );
ioblc data_9_iobuf_obuft (  .a( data_9__o ), .en( data_9__t ), .pad( \FlexBus_data[9] ), .z( data_9__inbuf ) );
// x_buf data_9_iobuf_ibuf (.i ( \FlexBus_data[9] ), .o ( data_9__inbuf ) );
endmodule

//`ifndef glbl
//`define glbl
//
//`timescale 1 ps / 1 ps
//
//module glbl ();
//
// parameter roc_width = 100000;
// parameter toc_width = 0;
//
// wire gsr;
// wire gts;
// wire prld;
//
// reg gsr_int;
// reg gts_int;
// reg prld_int;
//
////-------- jtag globals --------------
// wire jtag_tdo_glbl;
// wire jtag_tck_glbl;
// wire jtag_tdi_glbl;
// wire jtag_tms_glbl;
// wire jtag_trst_glbl;
//
// reg jtag_capture_glbl;
// reg jtag_reset_glbl;
// reg jtag_shift_glbl;
// reg jtag_update_glbl;
// reg jtag_runtest_glbl;
//
// reg jtag_sel1_glbl = 0;
// reg jtag_sel2_glbl = 0 ;
// reg jtag_sel3_glbl = 0;
// reg jtag_sel4_glbl = 0;
//
// reg jtag_user_tdo1_glbl = 1'bz;
// reg jtag_user_tdo2_glbl = 1'bz;
// reg jtag_user_tdo3_glbl = 1'bz;
// reg jtag_user_tdo4_glbl = 1'bz;
//
// assign (weak1, weak0) gsr = gsr_int;
// assign (weak1, weak0) gts = gts_int;
// assign (weak1, weak0) prld = prld_int;
//
// initial begin
// gsr_int = 1'b1;
// prld_int = 1'b1;
// #(roc_width)
// gsr_int = 1'b0;
// prld_int = 1'b0;
// end
//
// initial begin
// gts_int = 1'b1;
// #(toc_width)
// gts_int = 1'b0;
// end
//
//endmodule
//
//`endif
