// Seed: 1078216855
module module_0 (
    input  tri0  id_0,
    input  wand  id_1,
    input  uwire id_2,
    output tri0  id_3
);
  assign id_3 = 1;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1
);
  assign id_0 = 1'b0;
  module_0(
      id_1, id_1, id_1, id_0
  );
endmodule
module module_2 (
    input wor id_0,
    output supply1 id_1,
    output wand id_2,
    output wire id_3
);
  always force id_3 = 1;
  module_0(
      id_0, id_0, id_0, id_2
  );
endmodule
module module_3 (
    output supply0 id_0,
    input tri id_1,
    output uwire id_2,
    input wire id_3,
    input tri1 id_4,
    output wand id_5,
    input tri0 id_6,
    input tri id_7,
    input wire id_8,
    input tri0 id_9,
    output wor id_10,
    input wand id_11,
    input tri0 id_12,
    output supply1 id_13
);
  always #1 begin
    $display((id_8 * 1 - (id_9)));
  end
  xnor (id_0, id_8, id_6, id_1);
  module_0(
      id_8, id_4, id_6, id_0
  );
endmodule
