
LCD_Disp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b7c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  08004d1c  08004d1c  00005d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004eac  08004eac  00006070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004eac  08004eac  00005eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004eb4  08004eb4  00006070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004eb4  08004eb4  00005eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004eb8  08004eb8  00005eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08004ebc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a2e8  20000070  08004f2c  00006070  2**2
                  ALLOC
 10 ._user_heap_stack 00002200  2000a358  08004f2c  00006358  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a30d  00000000  00000000  000060a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002438  00000000  00000000  000103ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b8  00000000  00000000  000127e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000724  00000000  00000000  000131a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015854  00000000  00000000  000138c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d176  00000000  00000000  00029118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087c2b  00000000  00000000  0003628e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bdeb9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f80  00000000  00000000  000bdefc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000c0e7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004d04 	.word	0x08004d04

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08004d04 	.word	0x08004d04

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__gedf2>:
 80005f8:	f04f 3cff 	mov.w	ip, #4294967295
 80005fc:	e006      	b.n	800060c <__cmpdf2+0x4>
 80005fe:	bf00      	nop

08000600 <__ledf2>:
 8000600:	f04f 0c01 	mov.w	ip, #1
 8000604:	e002      	b.n	800060c <__cmpdf2+0x4>
 8000606:	bf00      	nop

08000608 <__cmpdf2>:
 8000608:	f04f 0c01 	mov.w	ip, #1
 800060c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000610:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000614:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000618:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800061c:	bf18      	it	ne
 800061e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000622:	d01b      	beq.n	800065c <__cmpdf2+0x54>
 8000624:	b001      	add	sp, #4
 8000626:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800062a:	bf0c      	ite	eq
 800062c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000630:	ea91 0f03 	teqne	r1, r3
 8000634:	bf02      	ittt	eq
 8000636:	ea90 0f02 	teqeq	r0, r2
 800063a:	2000      	moveq	r0, #0
 800063c:	4770      	bxeq	lr
 800063e:	f110 0f00 	cmn.w	r0, #0
 8000642:	ea91 0f03 	teq	r1, r3
 8000646:	bf58      	it	pl
 8000648:	4299      	cmppl	r1, r3
 800064a:	bf08      	it	eq
 800064c:	4290      	cmpeq	r0, r2
 800064e:	bf2c      	ite	cs
 8000650:	17d8      	asrcs	r0, r3, #31
 8000652:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000656:	f040 0001 	orr.w	r0, r0, #1
 800065a:	4770      	bx	lr
 800065c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000660:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000664:	d102      	bne.n	800066c <__cmpdf2+0x64>
 8000666:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800066a:	d107      	bne.n	800067c <__cmpdf2+0x74>
 800066c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000670:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000674:	d1d6      	bne.n	8000624 <__cmpdf2+0x1c>
 8000676:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800067a:	d0d3      	beq.n	8000624 <__cmpdf2+0x1c>
 800067c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <__aeabi_cdrcmple>:
 8000684:	4684      	mov	ip, r0
 8000686:	4610      	mov	r0, r2
 8000688:	4662      	mov	r2, ip
 800068a:	468c      	mov	ip, r1
 800068c:	4619      	mov	r1, r3
 800068e:	4663      	mov	r3, ip
 8000690:	e000      	b.n	8000694 <__aeabi_cdcmpeq>
 8000692:	bf00      	nop

08000694 <__aeabi_cdcmpeq>:
 8000694:	b501      	push	{r0, lr}
 8000696:	f7ff ffb7 	bl	8000608 <__cmpdf2>
 800069a:	2800      	cmp	r0, #0
 800069c:	bf48      	it	mi
 800069e:	f110 0f00 	cmnmi.w	r0, #0
 80006a2:	bd01      	pop	{r0, pc}

080006a4 <__aeabi_dcmpeq>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff fff4 	bl	8000694 <__aeabi_cdcmpeq>
 80006ac:	bf0c      	ite	eq
 80006ae:	2001      	moveq	r0, #1
 80006b0:	2000      	movne	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_dcmplt>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffea 	bl	8000694 <__aeabi_cdcmpeq>
 80006c0:	bf34      	ite	cc
 80006c2:	2001      	movcc	r0, #1
 80006c4:	2000      	movcs	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_dcmple>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffe0 	bl	8000694 <__aeabi_cdcmpeq>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_dcmpge>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffce 	bl	8000684 <__aeabi_cdrcmple>
 80006e8:	bf94      	ite	ls
 80006ea:	2001      	movls	r0, #1
 80006ec:	2000      	movhi	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_dcmpgt>:
 80006f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f8:	f7ff ffc4 	bl	8000684 <__aeabi_cdrcmple>
 80006fc:	bf34      	ite	cc
 80006fe:	2001      	movcc	r0, #1
 8000700:	2000      	movcs	r0, #0
 8000702:	f85d fb08 	ldr.w	pc, [sp], #8
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b988 	b.w	8000a30 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f806 	bl	8000738 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__udivmoddi4>:
 8000738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800073c:	9d08      	ldr	r5, [sp, #32]
 800073e:	468e      	mov	lr, r1
 8000740:	4604      	mov	r4, r0
 8000742:	4688      	mov	r8, r1
 8000744:	2b00      	cmp	r3, #0
 8000746:	d14a      	bne.n	80007de <__udivmoddi4+0xa6>
 8000748:	428a      	cmp	r2, r1
 800074a:	4617      	mov	r7, r2
 800074c:	d962      	bls.n	8000814 <__udivmoddi4+0xdc>
 800074e:	fab2 f682 	clz	r6, r2
 8000752:	b14e      	cbz	r6, 8000768 <__udivmoddi4+0x30>
 8000754:	f1c6 0320 	rsb	r3, r6, #32
 8000758:	fa01 f806 	lsl.w	r8, r1, r6
 800075c:	fa20 f303 	lsr.w	r3, r0, r3
 8000760:	40b7      	lsls	r7, r6
 8000762:	ea43 0808 	orr.w	r8, r3, r8
 8000766:	40b4      	lsls	r4, r6
 8000768:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800076c:	fa1f fc87 	uxth.w	ip, r7
 8000770:	fbb8 f1fe 	udiv	r1, r8, lr
 8000774:	0c23      	lsrs	r3, r4, #16
 8000776:	fb0e 8811 	mls	r8, lr, r1, r8
 800077a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800077e:	fb01 f20c 	mul.w	r2, r1, ip
 8000782:	429a      	cmp	r2, r3
 8000784:	d909      	bls.n	800079a <__udivmoddi4+0x62>
 8000786:	18fb      	adds	r3, r7, r3
 8000788:	f101 30ff 	add.w	r0, r1, #4294967295
 800078c:	f080 80ea 	bcs.w	8000964 <__udivmoddi4+0x22c>
 8000790:	429a      	cmp	r2, r3
 8000792:	f240 80e7 	bls.w	8000964 <__udivmoddi4+0x22c>
 8000796:	3902      	subs	r1, #2
 8000798:	443b      	add	r3, r7
 800079a:	1a9a      	subs	r2, r3, r2
 800079c:	b2a3      	uxth	r3, r4
 800079e:	fbb2 f0fe 	udiv	r0, r2, lr
 80007a2:	fb0e 2210 	mls	r2, lr, r0, r2
 80007a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007aa:	fb00 fc0c 	mul.w	ip, r0, ip
 80007ae:	459c      	cmp	ip, r3
 80007b0:	d909      	bls.n	80007c6 <__udivmoddi4+0x8e>
 80007b2:	18fb      	adds	r3, r7, r3
 80007b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80007b8:	f080 80d6 	bcs.w	8000968 <__udivmoddi4+0x230>
 80007bc:	459c      	cmp	ip, r3
 80007be:	f240 80d3 	bls.w	8000968 <__udivmoddi4+0x230>
 80007c2:	443b      	add	r3, r7
 80007c4:	3802      	subs	r0, #2
 80007c6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80007ca:	eba3 030c 	sub.w	r3, r3, ip
 80007ce:	2100      	movs	r1, #0
 80007d0:	b11d      	cbz	r5, 80007da <__udivmoddi4+0xa2>
 80007d2:	40f3      	lsrs	r3, r6
 80007d4:	2200      	movs	r2, #0
 80007d6:	e9c5 3200 	strd	r3, r2, [r5]
 80007da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007de:	428b      	cmp	r3, r1
 80007e0:	d905      	bls.n	80007ee <__udivmoddi4+0xb6>
 80007e2:	b10d      	cbz	r5, 80007e8 <__udivmoddi4+0xb0>
 80007e4:	e9c5 0100 	strd	r0, r1, [r5]
 80007e8:	2100      	movs	r1, #0
 80007ea:	4608      	mov	r0, r1
 80007ec:	e7f5      	b.n	80007da <__udivmoddi4+0xa2>
 80007ee:	fab3 f183 	clz	r1, r3
 80007f2:	2900      	cmp	r1, #0
 80007f4:	d146      	bne.n	8000884 <__udivmoddi4+0x14c>
 80007f6:	4573      	cmp	r3, lr
 80007f8:	d302      	bcc.n	8000800 <__udivmoddi4+0xc8>
 80007fa:	4282      	cmp	r2, r0
 80007fc:	f200 8105 	bhi.w	8000a0a <__udivmoddi4+0x2d2>
 8000800:	1a84      	subs	r4, r0, r2
 8000802:	eb6e 0203 	sbc.w	r2, lr, r3
 8000806:	2001      	movs	r0, #1
 8000808:	4690      	mov	r8, r2
 800080a:	2d00      	cmp	r5, #0
 800080c:	d0e5      	beq.n	80007da <__udivmoddi4+0xa2>
 800080e:	e9c5 4800 	strd	r4, r8, [r5]
 8000812:	e7e2      	b.n	80007da <__udivmoddi4+0xa2>
 8000814:	2a00      	cmp	r2, #0
 8000816:	f000 8090 	beq.w	800093a <__udivmoddi4+0x202>
 800081a:	fab2 f682 	clz	r6, r2
 800081e:	2e00      	cmp	r6, #0
 8000820:	f040 80a4 	bne.w	800096c <__udivmoddi4+0x234>
 8000824:	1a8a      	subs	r2, r1, r2
 8000826:	0c03      	lsrs	r3, r0, #16
 8000828:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800082c:	b280      	uxth	r0, r0
 800082e:	b2bc      	uxth	r4, r7
 8000830:	2101      	movs	r1, #1
 8000832:	fbb2 fcfe 	udiv	ip, r2, lr
 8000836:	fb0e 221c 	mls	r2, lr, ip, r2
 800083a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083e:	fb04 f20c 	mul.w	r2, r4, ip
 8000842:	429a      	cmp	r2, r3
 8000844:	d907      	bls.n	8000856 <__udivmoddi4+0x11e>
 8000846:	18fb      	adds	r3, r7, r3
 8000848:	f10c 38ff 	add.w	r8, ip, #4294967295
 800084c:	d202      	bcs.n	8000854 <__udivmoddi4+0x11c>
 800084e:	429a      	cmp	r2, r3
 8000850:	f200 80e0 	bhi.w	8000a14 <__udivmoddi4+0x2dc>
 8000854:	46c4      	mov	ip, r8
 8000856:	1a9b      	subs	r3, r3, r2
 8000858:	fbb3 f2fe 	udiv	r2, r3, lr
 800085c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000860:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000864:	fb02 f404 	mul.w	r4, r2, r4
 8000868:	429c      	cmp	r4, r3
 800086a:	d907      	bls.n	800087c <__udivmoddi4+0x144>
 800086c:	18fb      	adds	r3, r7, r3
 800086e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000872:	d202      	bcs.n	800087a <__udivmoddi4+0x142>
 8000874:	429c      	cmp	r4, r3
 8000876:	f200 80ca 	bhi.w	8000a0e <__udivmoddi4+0x2d6>
 800087a:	4602      	mov	r2, r0
 800087c:	1b1b      	subs	r3, r3, r4
 800087e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000882:	e7a5      	b.n	80007d0 <__udivmoddi4+0x98>
 8000884:	f1c1 0620 	rsb	r6, r1, #32
 8000888:	408b      	lsls	r3, r1
 800088a:	fa22 f706 	lsr.w	r7, r2, r6
 800088e:	431f      	orrs	r7, r3
 8000890:	fa0e f401 	lsl.w	r4, lr, r1
 8000894:	fa20 f306 	lsr.w	r3, r0, r6
 8000898:	fa2e fe06 	lsr.w	lr, lr, r6
 800089c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80008a0:	4323      	orrs	r3, r4
 80008a2:	fa00 f801 	lsl.w	r8, r0, r1
 80008a6:	fa1f fc87 	uxth.w	ip, r7
 80008aa:	fbbe f0f9 	udiv	r0, lr, r9
 80008ae:	0c1c      	lsrs	r4, r3, #16
 80008b0:	fb09 ee10 	mls	lr, r9, r0, lr
 80008b4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80008b8:	fb00 fe0c 	mul.w	lr, r0, ip
 80008bc:	45a6      	cmp	lr, r4
 80008be:	fa02 f201 	lsl.w	r2, r2, r1
 80008c2:	d909      	bls.n	80008d8 <__udivmoddi4+0x1a0>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f100 3aff 	add.w	sl, r0, #4294967295
 80008ca:	f080 809c 	bcs.w	8000a06 <__udivmoddi4+0x2ce>
 80008ce:	45a6      	cmp	lr, r4
 80008d0:	f240 8099 	bls.w	8000a06 <__udivmoddi4+0x2ce>
 80008d4:	3802      	subs	r0, #2
 80008d6:	443c      	add	r4, r7
 80008d8:	eba4 040e 	sub.w	r4, r4, lr
 80008dc:	fa1f fe83 	uxth.w	lr, r3
 80008e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008e4:	fb09 4413 	mls	r4, r9, r3, r4
 80008e8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80008f0:	45a4      	cmp	ip, r4
 80008f2:	d908      	bls.n	8000906 <__udivmoddi4+0x1ce>
 80008f4:	193c      	adds	r4, r7, r4
 80008f6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008fa:	f080 8082 	bcs.w	8000a02 <__udivmoddi4+0x2ca>
 80008fe:	45a4      	cmp	ip, r4
 8000900:	d97f      	bls.n	8000a02 <__udivmoddi4+0x2ca>
 8000902:	3b02      	subs	r3, #2
 8000904:	443c      	add	r4, r7
 8000906:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800090a:	eba4 040c 	sub.w	r4, r4, ip
 800090e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000912:	4564      	cmp	r4, ip
 8000914:	4673      	mov	r3, lr
 8000916:	46e1      	mov	r9, ip
 8000918:	d362      	bcc.n	80009e0 <__udivmoddi4+0x2a8>
 800091a:	d05f      	beq.n	80009dc <__udivmoddi4+0x2a4>
 800091c:	b15d      	cbz	r5, 8000936 <__udivmoddi4+0x1fe>
 800091e:	ebb8 0203 	subs.w	r2, r8, r3
 8000922:	eb64 0409 	sbc.w	r4, r4, r9
 8000926:	fa04 f606 	lsl.w	r6, r4, r6
 800092a:	fa22 f301 	lsr.w	r3, r2, r1
 800092e:	431e      	orrs	r6, r3
 8000930:	40cc      	lsrs	r4, r1
 8000932:	e9c5 6400 	strd	r6, r4, [r5]
 8000936:	2100      	movs	r1, #0
 8000938:	e74f      	b.n	80007da <__udivmoddi4+0xa2>
 800093a:	fbb1 fcf2 	udiv	ip, r1, r2
 800093e:	0c01      	lsrs	r1, r0, #16
 8000940:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000944:	b280      	uxth	r0, r0
 8000946:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800094a:	463b      	mov	r3, r7
 800094c:	4638      	mov	r0, r7
 800094e:	463c      	mov	r4, r7
 8000950:	46b8      	mov	r8, r7
 8000952:	46be      	mov	lr, r7
 8000954:	2620      	movs	r6, #32
 8000956:	fbb1 f1f7 	udiv	r1, r1, r7
 800095a:	eba2 0208 	sub.w	r2, r2, r8
 800095e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000962:	e766      	b.n	8000832 <__udivmoddi4+0xfa>
 8000964:	4601      	mov	r1, r0
 8000966:	e718      	b.n	800079a <__udivmoddi4+0x62>
 8000968:	4610      	mov	r0, r2
 800096a:	e72c      	b.n	80007c6 <__udivmoddi4+0x8e>
 800096c:	f1c6 0220 	rsb	r2, r6, #32
 8000970:	fa2e f302 	lsr.w	r3, lr, r2
 8000974:	40b7      	lsls	r7, r6
 8000976:	40b1      	lsls	r1, r6
 8000978:	fa20 f202 	lsr.w	r2, r0, r2
 800097c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000980:	430a      	orrs	r2, r1
 8000982:	fbb3 f8fe 	udiv	r8, r3, lr
 8000986:	b2bc      	uxth	r4, r7
 8000988:	fb0e 3318 	mls	r3, lr, r8, r3
 800098c:	0c11      	lsrs	r1, r2, #16
 800098e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000992:	fb08 f904 	mul.w	r9, r8, r4
 8000996:	40b0      	lsls	r0, r6
 8000998:	4589      	cmp	r9, r1
 800099a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800099e:	b280      	uxth	r0, r0
 80009a0:	d93e      	bls.n	8000a20 <__udivmoddi4+0x2e8>
 80009a2:	1879      	adds	r1, r7, r1
 80009a4:	f108 3cff 	add.w	ip, r8, #4294967295
 80009a8:	d201      	bcs.n	80009ae <__udivmoddi4+0x276>
 80009aa:	4589      	cmp	r9, r1
 80009ac:	d81f      	bhi.n	80009ee <__udivmoddi4+0x2b6>
 80009ae:	eba1 0109 	sub.w	r1, r1, r9
 80009b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80009b6:	fb09 f804 	mul.w	r8, r9, r4
 80009ba:	fb0e 1119 	mls	r1, lr, r9, r1
 80009be:	b292      	uxth	r2, r2
 80009c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80009c4:	4542      	cmp	r2, r8
 80009c6:	d229      	bcs.n	8000a1c <__udivmoddi4+0x2e4>
 80009c8:	18ba      	adds	r2, r7, r2
 80009ca:	f109 31ff 	add.w	r1, r9, #4294967295
 80009ce:	d2c4      	bcs.n	800095a <__udivmoddi4+0x222>
 80009d0:	4542      	cmp	r2, r8
 80009d2:	d2c2      	bcs.n	800095a <__udivmoddi4+0x222>
 80009d4:	f1a9 0102 	sub.w	r1, r9, #2
 80009d8:	443a      	add	r2, r7
 80009da:	e7be      	b.n	800095a <__udivmoddi4+0x222>
 80009dc:	45f0      	cmp	r8, lr
 80009de:	d29d      	bcs.n	800091c <__udivmoddi4+0x1e4>
 80009e0:	ebbe 0302 	subs.w	r3, lr, r2
 80009e4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009e8:	3801      	subs	r0, #1
 80009ea:	46e1      	mov	r9, ip
 80009ec:	e796      	b.n	800091c <__udivmoddi4+0x1e4>
 80009ee:	eba7 0909 	sub.w	r9, r7, r9
 80009f2:	4449      	add	r1, r9
 80009f4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009fc:	fb09 f804 	mul.w	r8, r9, r4
 8000a00:	e7db      	b.n	80009ba <__udivmoddi4+0x282>
 8000a02:	4673      	mov	r3, lr
 8000a04:	e77f      	b.n	8000906 <__udivmoddi4+0x1ce>
 8000a06:	4650      	mov	r0, sl
 8000a08:	e766      	b.n	80008d8 <__udivmoddi4+0x1a0>
 8000a0a:	4608      	mov	r0, r1
 8000a0c:	e6fd      	b.n	800080a <__udivmoddi4+0xd2>
 8000a0e:	443b      	add	r3, r7
 8000a10:	3a02      	subs	r2, #2
 8000a12:	e733      	b.n	800087c <__udivmoddi4+0x144>
 8000a14:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a18:	443b      	add	r3, r7
 8000a1a:	e71c      	b.n	8000856 <__udivmoddi4+0x11e>
 8000a1c:	4649      	mov	r1, r9
 8000a1e:	e79c      	b.n	800095a <__udivmoddi4+0x222>
 8000a20:	eba1 0109 	sub.w	r1, r1, r9
 8000a24:	46c4      	mov	ip, r8
 8000a26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a2a:	fb09 f804 	mul.w	r8, r9, r4
 8000a2e:	e7c4      	b.n	80009ba <__udivmoddi4+0x282>

08000a30 <__aeabi_idiv0>:
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop

08000a34 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	607b      	str	r3, [r7, #4]
 8000a3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a70 <MX_DMA_Init+0x3c>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	4a0b      	ldr	r2, [pc, #44]	@ (8000a70 <MX_DMA_Init+0x3c>)
 8000a44:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a4a:	4b09      	ldr	r3, [pc, #36]	@ (8000a70 <MX_DMA_Init+0x3c>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a52:	607b      	str	r3, [r7, #4]
 8000a54:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000a56:	2200      	movs	r2, #0
 8000a58:	2100      	movs	r1, #0
 8000a5a:	200f      	movs	r0, #15
 8000a5c:	f001 f867 	bl	8001b2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000a60:	200f      	movs	r0, #15
 8000a62:	f001 f880 	bl	8001b66 <HAL_NVIC_EnableIRQ>

}
 8000a66:	bf00      	nop
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40023800 	.word	0x40023800

08000a74 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b088      	sub	sp, #32
 8000a78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7a:	f107 030c 	add.w	r3, r7, #12
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]
 8000a86:	60da      	str	r2, [r3, #12]
 8000a88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	60bb      	str	r3, [r7, #8]
 8000a8e:	4b23      	ldr	r3, [pc, #140]	@ (8000b1c <MX_GPIO_Init+0xa8>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	4a22      	ldr	r2, [pc, #136]	@ (8000b1c <MX_GPIO_Init+0xa8>)
 8000a94:	f043 0304 	orr.w	r3, r3, #4
 8000a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9a:	4b20      	ldr	r3, [pc, #128]	@ (8000b1c <MX_GPIO_Init+0xa8>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9e:	f003 0304 	and.w	r3, r3, #4
 8000aa2:	60bb      	str	r3, [r7, #8]
 8000aa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	607b      	str	r3, [r7, #4]
 8000aaa:	4b1c      	ldr	r3, [pc, #112]	@ (8000b1c <MX_GPIO_Init+0xa8>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aae:	4a1b      	ldr	r2, [pc, #108]	@ (8000b1c <MX_GPIO_Init+0xa8>)
 8000ab0:	f043 0302 	orr.w	r3, r3, #2
 8000ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ab6:	4b19      	ldr	r3, [pc, #100]	@ (8000b1c <MX_GPIO_Init+0xa8>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aba:	f003 0302 	and.w	r3, r3, #2
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	603b      	str	r3, [r7, #0]
 8000ac6:	4b15      	ldr	r3, [pc, #84]	@ (8000b1c <MX_GPIO_Init+0xa8>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	4a14      	ldr	r2, [pc, #80]	@ (8000b1c <MX_GPIO_Init+0xa8>)
 8000acc:	f043 0301 	orr.w	r3, r3, #1
 8000ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad2:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <MX_GPIO_Init+0xa8>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	f003 0301 	and.w	r3, r3, #1
 8000ada:	603b      	str	r3, [r7, #0]
 8000adc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	f248 0104 	movw	r1, #32772	@ 0x8004
 8000ae4:	480e      	ldr	r0, [pc, #56]	@ (8000b20 <MX_GPIO_Init+0xac>)
 8000ae6:	f001 fd4d 	bl	8002584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000aea:	2201      	movs	r2, #1
 8000aec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000af0:	480b      	ldr	r0, [pc, #44]	@ (8000b20 <MX_GPIO_Init+0xac>)
 8000af2:	f001 fd47 	bl	8002584 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_RST_Pin LCD_CS_Pin LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_CS_Pin|LCD_DC_Pin;
 8000af6:	f249 0304 	movw	r3, #36868	@ 0x9004
 8000afa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afc:	2301      	movs	r3, #1
 8000afe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b04:	2300      	movs	r3, #0
 8000b06:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b08:	f107 030c 	add.w	r3, r7, #12
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4804      	ldr	r0, [pc, #16]	@ (8000b20 <MX_GPIO_Init+0xac>)
 8000b10:	f001 fbb4 	bl	800227c <HAL_GPIO_Init>

}
 8000b14:	bf00      	nop
 8000b16:	3720      	adds	r7, #32
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40023800 	.word	0x40023800
 8000b20:	40020400 	.word	0x40020400

08000b24 <lcd_cmd>:
 * DC to linia od tego czy wysyłamy dane czy komende
 */



static void lcd_cmd(uint8_t cmd){
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b34:	480c      	ldr	r0, [pc, #48]	@ (8000b68 <lcd_cmd+0x44>)
 8000b36:	f001 fd25 	bl	8002584 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b40:	4809      	ldr	r0, [pc, #36]	@ (8000b68 <lcd_cmd+0x44>)
 8000b42:	f001 fd1f 	bl	8002584 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 8000b46:	1df9      	adds	r1, r7, #7
 8000b48:	f04f 33ff 	mov.w	r3, #4294967295
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	4807      	ldr	r0, [pc, #28]	@ (8000b6c <lcd_cmd+0x48>)
 8000b50:	f002 fa1f 	bl	8002f92 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000b54:	2201      	movs	r2, #1
 8000b56:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b5a:	4803      	ldr	r0, [pc, #12]	@ (8000b68 <lcd_cmd+0x44>)
 8000b5c:	f001 fd12 	bl	8002584 <HAL_GPIO_WritePin>
}
 8000b60:	bf00      	nop
 8000b62:	3708      	adds	r7, #8
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	40020400 	.word	0x40020400
 8000b6c:	2000a14c 	.word	0x2000a14c

08000b70 <lcd_data>:

static void lcd_data(uint8_t data)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b80:	480c      	ldr	r0, [pc, #48]	@ (8000bb4 <lcd_data+0x44>)
 8000b82:	f001 fcff 	bl	8002584 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000b86:	2200      	movs	r2, #0
 8000b88:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b8c:	4809      	ldr	r0, [pc, #36]	@ (8000bb4 <lcd_data+0x44>)
 8000b8e:	f001 fcf9 	bl	8002584 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 8000b92:	1df9      	adds	r1, r7, #7
 8000b94:	f04f 33ff 	mov.w	r3, #4294967295
 8000b98:	2201      	movs	r2, #1
 8000b9a:	4807      	ldr	r0, [pc, #28]	@ (8000bb8 <lcd_data+0x48>)
 8000b9c:	f002 f9f9 	bl	8002f92 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ba6:	4803      	ldr	r0, [pc, #12]	@ (8000bb4 <lcd_data+0x44>)
 8000ba8:	f001 fcec 	bl	8002584 <HAL_GPIO_WritePin>
}
 8000bac:	bf00      	nop
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	40020400 	.word	0x40020400
 8000bb8:	2000a14c 	.word	0x2000a14c

08000bbc <lcd_send>:

#define CMD(x)			((x) | 0x100) // Okej czyli tak to moge zaimplementować
static void lcd_send(uint16_t value)	//Czyli te zmienne ustawiamy jako statyczne bo będa wywoływane przez lcd.c a nie w mainie?
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) {
 8000bc6:	88fb      	ldrh	r3, [r7, #6]
 8000bc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d005      	beq.n	8000bdc <lcd_send+0x20>
		lcd_cmd(value);
 8000bd0:	88fb      	ldrh	r3, [r7, #6]
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff ffa5 	bl	8000b24 <lcd_cmd>
	} else {
		lcd_data(value);
	}
}
 8000bda:	e004      	b.n	8000be6 <lcd_send+0x2a>
		lcd_data(value);
 8000bdc:	88fb      	ldrh	r3, [r7, #6]
 8000bde:	b2db      	uxtb	r3, r3
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff ffc5 	bl	8000b70 <lcd_data>
}
 8000be6:	bf00      	nop
 8000be8:	3708      	adds	r7, #8
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <lcd_init>:
  CMD(ST7735S_MADCTL), 0xa0,
};


void lcd_init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
  int i;
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2104      	movs	r1, #4
 8000bfa:	4817      	ldr	r0, [pc, #92]	@ (8000c58 <lcd_init+0x68>)
 8000bfc:	f001 fcc2 	bl	8002584 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000c00:	2064      	movs	r0, #100	@ 0x64
 8000c02:	f000 fe95 	bl	8001930 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 8000c06:	2201      	movs	r2, #1
 8000c08:	2104      	movs	r1, #4
 8000c0a:	4813      	ldr	r0, [pc, #76]	@ (8000c58 <lcd_init+0x68>)
 8000c0c:	f001 fcba 	bl	8002584 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000c10:	2064      	movs	r0, #100	@ 0x64
 8000c12:	f000 fe8d 	bl	8001930 <HAL_Delay>
  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8000c16:	2300      	movs	r3, #0
 8000c18:	607b      	str	r3, [r7, #4]
 8000c1a:	e009      	b.n	8000c30 <lcd_init+0x40>
    lcd_send(init_table[i]);
 8000c1c:	4a0f      	ldr	r2, [pc, #60]	@ (8000c5c <lcd_init+0x6c>)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff ffc9 	bl	8000bbc <lcd_send>
  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	607b      	str	r3, [r7, #4]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	2b4b      	cmp	r3, #75	@ 0x4b
 8000c34:	d9f2      	bls.n	8000c1c <lcd_init+0x2c>
  }
  HAL_Delay(200);
 8000c36:	20c8      	movs	r0, #200	@ 0xc8
 8000c38:	f000 fe7a 	bl	8001930 <HAL_Delay>
  lcd_cmd(ST7735S_SLPOUT);
 8000c3c:	2011      	movs	r0, #17
 8000c3e:	f7ff ff71 	bl	8000b24 <lcd_cmd>
  HAL_Delay(120);
 8000c42:	2078      	movs	r0, #120	@ 0x78
 8000c44:	f000 fe74 	bl	8001930 <HAL_Delay>
  lcd_cmd(ST7735S_DISPON);
 8000c48:	2029      	movs	r0, #41	@ 0x29
 8000c4a:	f7ff ff6b 	bl	8000b24 <lcd_cmd>
}
 8000c4e:	bf00      	nop
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	40020400 	.word	0x40020400
 8000c5c:	08004d1c 	.word	0x08004d1c

08000c60 <lcd_data16>:

static void lcd_data16(uint16_t value)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	4603      	mov	r3, r0
 8000c68:	80fb      	strh	r3, [r7, #6]
	lcd_data(value >> 8);
 8000c6a:	88fb      	ldrh	r3, [r7, #6]
 8000c6c:	0a1b      	lsrs	r3, r3, #8
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	4618      	mov	r0, r3
 8000c74:	f7ff ff7c 	bl	8000b70 <lcd_data>
	lcd_data(value);
 8000c78:	88fb      	ldrh	r3, [r7, #6]
 8000c7a:	b2db      	uxtb	r3, r3
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff ff77 	bl	8000b70 <lcd_data>
}
 8000c82:	bf00      	nop
 8000c84:	3708      	adds	r7, #8
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <lcd_set_window>:

#define LCD_OFFSET_X  1
#define LCD_OFFSET_Y  2
static void lcd_set_window(int x, int y, int width, int height)
{
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b084      	sub	sp, #16
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	60f8      	str	r0, [r7, #12]
 8000c92:	60b9      	str	r1, [r7, #8]
 8000c94:	607a      	str	r2, [r7, #4]
 8000c96:	603b      	str	r3, [r7, #0]
  lcd_cmd(ST7735S_CASET);
 8000c98:	202a      	movs	r0, #42	@ 0x2a
 8000c9a:	f7ff ff43 	bl	8000b24 <lcd_cmd>
  lcd_data16(LCD_OFFSET_X + x);
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f7ff ffda 	bl	8000c60 <lcd_data16>
  lcd_data16(LCD_OFFSET_X + x + width - 1);
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	b29a      	uxth	r2, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	4413      	add	r3, r2
 8000cb6:	b29b      	uxth	r3, r3
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f7ff ffd1 	bl	8000c60 <lcd_data16>
  lcd_cmd(ST7735S_RASET);
 8000cbe:	202b      	movs	r0, #43	@ 0x2b
 8000cc0:	f7ff ff30 	bl	8000b24 <lcd_cmd>
  lcd_data16(LCD_OFFSET_Y + y);
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	3302      	adds	r3, #2
 8000cca:	b29b      	uxth	r3, r3
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff ffc7 	bl	8000c60 <lcd_data16>
  lcd_data16(LCD_OFFSET_Y + y + height- 1);
 8000cd2:	68bb      	ldr	r3, [r7, #8]
 8000cd4:	b29a      	uxth	r2, r3
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	4413      	add	r3, r2
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	3301      	adds	r3, #1
 8000ce0:	b29b      	uxth	r3, r3
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff ffbc 	bl	8000c60 <lcd_data16>
}
 8000ce8:	bf00      	nop
 8000cea:	3710      	adds	r7, #16
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <lcd_put_pixel>:
//
//}

static uint16_t frame_buffer[LCD_WIDTH * LCD_HEIGHT];
void lcd_put_pixel(int x, int y, uint16_t color)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b085      	sub	sp, #20
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	60f8      	str	r0, [r7, #12]
 8000cf8:	60b9      	str	r1, [r7, #8]
 8000cfa:	4613      	mov	r3, r2
 8000cfc:	80fb      	strh	r3, [r7, #6]
	frame_buffer[x+ y * LCD_WIDTH] = color;
 8000cfe:	68ba      	ldr	r2, [r7, #8]
 8000d00:	4613      	mov	r3, r2
 8000d02:	009b      	lsls	r3, r3, #2
 8000d04:	4413      	add	r3, r2
 8000d06:	015b      	lsls	r3, r3, #5
 8000d08:	461a      	mov	r2, r3
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	4905      	ldr	r1, [pc, #20]	@ (8000d24 <lcd_put_pixel+0x34>)
 8000d10:	88fa      	ldrh	r2, [r7, #6]
 8000d12:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000d16:	bf00      	nop
 8000d18:	3714      	adds	r7, #20
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	2000008c 	.word	0x2000008c

08000d28 <lcd_copy>:

void lcd_copy(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
	lcd_set_window(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000d2c:	2380      	movs	r3, #128	@ 0x80
 8000d2e:	22a0      	movs	r2, #160	@ 0xa0
 8000d30:	2100      	movs	r1, #0
 8000d32:	2000      	movs	r0, #0
 8000d34:	f7ff ffa9 	bl	8000c8a <lcd_set_window>
	lcd_cmd(ST7735S_RAMWR);
 8000d38:	202c      	movs	r0, #44	@ 0x2c
 8000d3a:	f7ff fef3 	bl	8000b24 <lcd_cmd>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000d3e:	2201      	movs	r2, #1
 8000d40:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d44:	480b      	ldr	r0, [pc, #44]	@ (8000d74 <lcd_copy+0x4c>)
 8000d46:	f001 fc1d 	bl	8002584 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d50:	4808      	ldr	r0, [pc, #32]	@ (8000d74 <lcd_copy+0x4c>)
 8000d52:	f001 fc17 	bl	8002584 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000d56:	2200      	movs	r2, #0
 8000d58:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d5c:	4805      	ldr	r0, [pc, #20]	@ (8000d74 <lcd_copy+0x4c>)
 8000d5e:	f001 fc11 	bl	8002584 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_DMA(&hspi2, (uint8_t*)frame_buffer, sizeof(frame_buffer));
 8000d62:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 8000d66:	4904      	ldr	r1, [pc, #16]	@ (8000d78 <lcd_copy+0x50>)
 8000d68:	4804      	ldr	r0, [pc, #16]	@ (8000d7c <lcd_copy+0x54>)
 8000d6a:	f002 fa57 	bl	800321c <HAL_SPI_Transmit_DMA>
}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	40020400 	.word	0x40020400
 8000d78:	2000008c 	.word	0x2000008c
 8000d7c:	2000a14c 	.word	0x2000a14c

08000d80 <lcd_transfer_done>:

void lcd_transfer_done(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000d84:	2201      	movs	r2, #1
 8000d86:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d8a:	4802      	ldr	r0, [pc, #8]	@ (8000d94 <lcd_transfer_done+0x14>)
 8000d8c:	f001 fbfa 	bl	8002584 <HAL_GPIO_WritePin>
}
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	40020400 	.word	0x40020400

08000d98 <lcd_is_busy>:

bool lcd_is_busy(void){
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
	if (HAL_SPI_GetState(&hspi2) == HAL_SPI_STATE_BUSY)
 8000d9c:	4805      	ldr	r0, [pc, #20]	@ (8000db4 <lcd_is_busy+0x1c>)
 8000d9e:	f002 fb03 	bl	80033a8 <HAL_SPI_GetState>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	d101      	bne.n	8000dac <lcd_is_busy+0x14>
		return true;
 8000da8:	2301      	movs	r3, #1
 8000daa:	e000      	b.n	8000dae <lcd_is_busy+0x16>
	else
		return false;
 8000dac:	2300      	movs	r3, #0
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	2000a14c 	.word	0x2000a14c

08000db8 <HAL_SPI_TxCpltCallback>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
	{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
		if (hspi == &hspi2)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4a04      	ldr	r2, [pc, #16]	@ (8000dd4 <HAL_SPI_TxCpltCallback+0x1c>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d101      	bne.n	8000dcc <HAL_SPI_TxCpltCallback+0x14>
		{
			lcd_transfer_done();
 8000dc8:	f7ff ffda 	bl	8000d80 <lcd_transfer_done>
//			HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
		}
	}
 8000dcc:	bf00      	nop
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	2000a14c 	.word	0x2000a14c

08000dd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ddc:	f000 fd36 	bl	800184c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000de0:	f000 f818 	bl	8000e14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de4:	f7ff fe46 	bl	8000a74 <MX_GPIO_Init>
  MX_DMA_Init();
 8000de8:	f7ff fe24 	bl	8000a34 <MX_DMA_Init>
  MX_SPI2_Init();
 8000dec:	f000 fafa 	bl	80013e4 <MX_SPI2_Init>
//    hagl_draw_rounded_rectangle(2+i, 2+i, 158-i, 126-i, 8-i, rgb565(0, 0, i*16));
//  }
//  hagl_put_text(L"Hello World!", 40, 55, YELLOW, font6x9);
//  lcd_copy();

  lcd_init();
 8000df0:	f7ff fefe 	bl	8000bf0 <lcd_init>
  metaballs_init();
 8000df4:	f000 f880 	bl	8000ef8 <metaballs_init>
  while (1)
  {
    metaballs_animate();
 8000df8:	f000 f920 	bl	800103c <metaballs_animate>
    while (lcd_is_busy()) {}
 8000dfc:	bf00      	nop
 8000dfe:	f7ff ffcb 	bl	8000d98 <lcd_is_busy>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d1fa      	bne.n	8000dfe <main+0x26>
    metaballs_render();
 8000e08:	f000 f9f6 	bl	80011f8 <metaballs_render>
    lcd_copy();
 8000e0c:	f7ff ff8c 	bl	8000d28 <lcd_copy>
    metaballs_animate();
 8000e10:	e7f2      	b.n	8000df8 <main+0x20>
	...

08000e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b094      	sub	sp, #80	@ 0x50
 8000e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e1a:	f107 0320 	add.w	r3, r7, #32
 8000e1e:	2230      	movs	r2, #48	@ 0x30
 8000e20:	2100      	movs	r1, #0
 8000e22:	4618      	mov	r0, r3
 8000e24:	f003 fa37 	bl	8004296 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e28:	f107 030c 	add.w	r3, r7, #12
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e38:	2300      	movs	r3, #0
 8000e3a:	60bb      	str	r3, [r7, #8]
 8000e3c:	4b29      	ldr	r3, [pc, #164]	@ (8000ee4 <SystemClock_Config+0xd0>)
 8000e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e40:	4a28      	ldr	r2, [pc, #160]	@ (8000ee4 <SystemClock_Config+0xd0>)
 8000e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e46:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e48:	4b26      	ldr	r3, [pc, #152]	@ (8000ee4 <SystemClock_Config+0xd0>)
 8000e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e50:	60bb      	str	r3, [r7, #8]
 8000e52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e54:	2300      	movs	r3, #0
 8000e56:	607b      	str	r3, [r7, #4]
 8000e58:	4b23      	ldr	r3, [pc, #140]	@ (8000ee8 <SystemClock_Config+0xd4>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e60:	4a21      	ldr	r2, [pc, #132]	@ (8000ee8 <SystemClock_Config+0xd4>)
 8000e62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000e66:	6013      	str	r3, [r2, #0]
 8000e68:	4b1f      	ldr	r3, [pc, #124]	@ (8000ee8 <SystemClock_Config+0xd4>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e70:	607b      	str	r3, [r7, #4]
 8000e72:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e74:	2302      	movs	r3, #2
 8000e76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e7c:	2310      	movs	r3, #16
 8000e7e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e80:	2302      	movs	r3, #2
 8000e82:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e84:	2300      	movs	r3, #0
 8000e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e88:	2310      	movs	r3, #16
 8000e8a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e8c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000e90:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e92:	2304      	movs	r3, #4
 8000e94:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000e96:	2307      	movs	r3, #7
 8000e98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e9a:	f107 0320 	add.w	r3, r7, #32
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f001 fb8a 	bl	80025b8 <HAL_RCC_OscConfig>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000eaa:	f000 f81f 	bl	8000eec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eae:	230f      	movs	r3, #15
 8000eb0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000eba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ebe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ec4:	f107 030c 	add.w	r3, r7, #12
 8000ec8:	2102      	movs	r1, #2
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f001 fdec 	bl	8002aa8 <HAL_RCC_ClockConfig>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000ed6:	f000 f809 	bl	8000eec <Error_Handler>
  }
}
 8000eda:	bf00      	nop
 8000edc:	3750      	adds	r7, #80	@ 0x50
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40023800 	.word	0x40023800
 8000ee8:	40007000 	.word	0x40007000

08000eec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ef0:	b672      	cpsid	i
}
 8000ef2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ef4:	bf00      	nop
 8000ef6:	e7fd      	b.n	8000ef4 <Error_Handler+0x8>

08000ef8 <metaballs_init>:
static const uint8_t MIN_RADIUS = 22;
static const uint8_t MAX_RADIUS = 32;
static const uint8_t PIXEL_SIZE = 2;

void metaballs_init()
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
    /* Set up imaginary balls inside screen coordinates. */
    for (int16_t i = 0; i < NUM_BALLS; i++) {
 8000efe:	2300      	movs	r3, #0
 8000f00:	80fb      	strh	r3, [r7, #6]
 8000f02:	e08b      	b.n	800101c <metaballs_init+0x124>
        balls[i].radius = (rand() % MAX_RADIUS) + MIN_RADIUS;
 8000f04:	f002 ffd8 	bl	8003eb8 <rand>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2220      	movs	r2, #32
 8000f0c:	fb93 f1f2 	sdiv	r1, r3, r2
 8000f10:	fb01 f202 	mul.w	r2, r1, r2
 8000f14:	1a9b      	subs	r3, r3, r2
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	2216      	movs	r2, #22
 8000f1a:	4611      	mov	r1, r2
 8000f1c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000f20:	440b      	add	r3, r1
 8000f22:	b298      	uxth	r0, r3
 8000f24:	4943      	ldr	r1, [pc, #268]	@ (8001034 <metaballs_init+0x13c>)
 8000f26:	4613      	mov	r3, r2
 8000f28:	005b      	lsls	r3, r3, #1
 8000f2a:	4413      	add	r3, r2
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	440b      	add	r3, r1
 8000f30:	3308      	adds	r3, #8
 8000f32:	4602      	mov	r2, r0
 8000f34:	801a      	strh	r2, [r3, #0]
        balls[i].color = 0xffff;
 8000f36:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000f3a:	493e      	ldr	r1, [pc, #248]	@ (8001034 <metaballs_init+0x13c>)
 8000f3c:	4613      	mov	r3, r2
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	4413      	add	r3, r2
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	440b      	add	r3, r1
 8000f46:	330a      	adds	r3, #10
 8000f48:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f4c:	801a      	strh	r2, [r3, #0]
        balls[i].position.x = rand() % DISPLAY_WIDTH;
 8000f4e:	f002 ffb3 	bl	8003eb8 <rand>
 8000f52:	4602      	mov	r2, r0
 8000f54:	4b38      	ldr	r3, [pc, #224]	@ (8001038 <metaballs_init+0x140>)
 8000f56:	fb83 1302 	smull	r1, r3, r3, r2
 8000f5a:	1199      	asrs	r1, r3, #6
 8000f5c:	17d3      	asrs	r3, r2, #31
 8000f5e:	1ac9      	subs	r1, r1, r3
 8000f60:	460b      	mov	r3, r1
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	440b      	add	r3, r1
 8000f66:	015b      	lsls	r3, r3, #5
 8000f68:	1ad1      	subs	r1, r2, r3
 8000f6a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000f6e:	b208      	sxth	r0, r1
 8000f70:	4930      	ldr	r1, [pc, #192]	@ (8001034 <metaballs_init+0x13c>)
 8000f72:	4613      	mov	r3, r2
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	4413      	add	r3, r2
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	440b      	add	r3, r1
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	801a      	strh	r2, [r3, #0]
        balls[i].position.y = rand() % DISPLAY_HEIGHT;
 8000f80:	f002 ff9a 	bl	8003eb8 <rand>
 8000f84:	4603      	mov	r3, r0
 8000f86:	425a      	negs	r2, r3
 8000f88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f8c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8000f90:	bf58      	it	pl
 8000f92:	4253      	negpl	r3, r2
 8000f94:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000f98:	b218      	sxth	r0, r3
 8000f9a:	4926      	ldr	r1, [pc, #152]	@ (8001034 <metaballs_init+0x13c>)
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	4413      	add	r3, r2
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	440b      	add	r3, r1
 8000fa6:	3302      	adds	r3, #2
 8000fa8:	4602      	mov	r2, r0
 8000faa:	801a      	strh	r2, [r3, #0]
        balls[i].velocity.x = (rand() % MAX_VELOCITY) + MIN_VELOCITY;
 8000fac:	f002 ff84 	bl	8003eb8 <rand>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2205      	movs	r2, #5
 8000fb4:	fb93 f1f2 	sdiv	r1, r3, r2
 8000fb8:	fb01 f202 	mul.w	r2, r1, r2
 8000fbc:	1a9b      	subs	r3, r3, r2
 8000fbe:	b29b      	uxth	r3, r3
 8000fc0:	2203      	movs	r2, #3
 8000fc2:	4413      	add	r3, r2
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000fca:	b218      	sxth	r0, r3
 8000fcc:	4919      	ldr	r1, [pc, #100]	@ (8001034 <metaballs_init+0x13c>)
 8000fce:	4613      	mov	r3, r2
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	4413      	add	r3, r2
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	440b      	add	r3, r1
 8000fd8:	3304      	adds	r3, #4
 8000fda:	4602      	mov	r2, r0
 8000fdc:	801a      	strh	r2, [r3, #0]
        balls[i].velocity.y = (rand() % MAX_VELOCITY) + MIN_VELOCITY;
 8000fde:	f002 ff6b 	bl	8003eb8 <rand>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2205      	movs	r2, #5
 8000fe6:	fb93 f1f2 	sdiv	r1, r3, r2
 8000fea:	fb01 f202 	mul.w	r2, r1, r2
 8000fee:	1a9b      	subs	r3, r3, r2
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	2203      	movs	r2, #3
 8000ff4:	4413      	add	r3, r2
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000ffc:	b218      	sxth	r0, r3
 8000ffe:	490d      	ldr	r1, [pc, #52]	@ (8001034 <metaballs_init+0x13c>)
 8001000:	4613      	mov	r3, r2
 8001002:	005b      	lsls	r3, r3, #1
 8001004:	4413      	add	r3, r2
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	440b      	add	r3, r1
 800100a:	3306      	adds	r3, #6
 800100c:	4602      	mov	r2, r0
 800100e:	801a      	strh	r2, [r3, #0]
    for (int16_t i = 0; i < NUM_BALLS; i++) {
 8001010:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001014:	b29b      	uxth	r3, r3
 8001016:	3301      	adds	r3, #1
 8001018:	b29b      	uxth	r3, r3
 800101a:	80fb      	strh	r3, [r7, #6]
 800101c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001020:	2202      	movs	r2, #2
 8001022:	4293      	cmp	r3, r2
 8001024:	f6ff af6e 	blt.w	8000f04 <metaballs_init+0xc>
    }
}
 8001028:	bf00      	nop
 800102a:	bf00      	nop
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	2000a08c 	.word	0x2000a08c
 8001038:	66666667 	.word	0x66666667

0800103c <metaballs_animate>:

void metaballs_animate()
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
    for (int16_t i = 0; i < NUM_BALLS; i++) {
 8001042:	2300      	movs	r3, #0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	e0c5      	b.n	80011d4 <metaballs_animate+0x198>
        balls[i].position.x += balls[i].velocity.x;
 8001048:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800104c:	4968      	ldr	r1, [pc, #416]	@ (80011f0 <metaballs_animate+0x1b4>)
 800104e:	4613      	mov	r3, r2
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	4413      	add	r3, r2
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	440b      	add	r3, r1
 8001058:	f9b3 3000 	ldrsh.w	r3, [r3]
 800105c:	b299      	uxth	r1, r3
 800105e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001062:	4863      	ldr	r0, [pc, #396]	@ (80011f0 <metaballs_animate+0x1b4>)
 8001064:	4613      	mov	r3, r2
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	4413      	add	r3, r2
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	4403      	add	r3, r0
 800106e:	3304      	adds	r3, #4
 8001070:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001074:	b29b      	uxth	r3, r3
 8001076:	440b      	add	r3, r1
 8001078:	b29b      	uxth	r3, r3
 800107a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800107e:	b218      	sxth	r0, r3
 8001080:	495b      	ldr	r1, [pc, #364]	@ (80011f0 <metaballs_animate+0x1b4>)
 8001082:	4613      	mov	r3, r2
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	4413      	add	r3, r2
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	440b      	add	r3, r1
 800108c:	4602      	mov	r2, r0
 800108e:	801a      	strh	r2, [r3, #0]
        balls[i].position.y += balls[i].velocity.y;
 8001090:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001094:	4956      	ldr	r1, [pc, #344]	@ (80011f0 <metaballs_animate+0x1b4>)
 8001096:	4613      	mov	r3, r2
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	4413      	add	r3, r2
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	440b      	add	r3, r1
 80010a0:	3302      	adds	r3, #2
 80010a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010a6:	b299      	uxth	r1, r3
 80010a8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80010ac:	4850      	ldr	r0, [pc, #320]	@ (80011f0 <metaballs_animate+0x1b4>)
 80010ae:	4613      	mov	r3, r2
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	4413      	add	r3, r2
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	4403      	add	r3, r0
 80010b8:	3306      	adds	r3, #6
 80010ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010be:	b29b      	uxth	r3, r3
 80010c0:	440b      	add	r3, r1
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80010c8:	b218      	sxth	r0, r3
 80010ca:	4949      	ldr	r1, [pc, #292]	@ (80011f0 <metaballs_animate+0x1b4>)
 80010cc:	4613      	mov	r3, r2
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	4413      	add	r3, r2
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	440b      	add	r3, r1
 80010d6:	3302      	adds	r3, #2
 80010d8:	4602      	mov	r2, r0
 80010da:	801a      	strh	r2, [r3, #0]

        /* Touch left or right edge, change direction. */
        if ((balls[i].position.x < 0) | (balls[i].position.x > DISPLAY_WIDTH)) {
 80010dc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80010e0:	4943      	ldr	r1, [pc, #268]	@ (80011f0 <metaballs_animate+0x1b4>)
 80010e2:	4613      	mov	r3, r2
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	4413      	add	r3, r2
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	440b      	add	r3, r1
 80010ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	0bdb      	lsrs	r3, r3, #15
 80010f4:	b2d9      	uxtb	r1, r3
 80010f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80010fa:	483d      	ldr	r0, [pc, #244]	@ (80011f0 <metaballs_animate+0x1b4>)
 80010fc:	4613      	mov	r3, r2
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	4413      	add	r3, r2
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	4403      	add	r3, r0
 8001106:	f9b3 3000 	ldrsh.w	r3, [r3]
 800110a:	2ba0      	cmp	r3, #160	@ 0xa0
 800110c:	bfcc      	ite	gt
 800110e:	2301      	movgt	r3, #1
 8001110:	2300      	movle	r3, #0
 8001112:	b2db      	uxtb	r3, r3
 8001114:	430b      	orrs	r3, r1
 8001116:	b2db      	uxtb	r3, r3
 8001118:	2b00      	cmp	r3, #0
 800111a:	d019      	beq.n	8001150 <metaballs_animate+0x114>
            balls[i].velocity.x = balls[i].velocity.x * -1;
 800111c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001120:	4933      	ldr	r1, [pc, #204]	@ (80011f0 <metaballs_animate+0x1b4>)
 8001122:	4613      	mov	r3, r2
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	4413      	add	r3, r2
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	440b      	add	r3, r1
 800112c:	3304      	adds	r3, #4
 800112e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001132:	b29b      	uxth	r3, r3
 8001134:	425b      	negs	r3, r3
 8001136:	b29b      	uxth	r3, r3
 8001138:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800113c:	b218      	sxth	r0, r3
 800113e:	492c      	ldr	r1, [pc, #176]	@ (80011f0 <metaballs_animate+0x1b4>)
 8001140:	4613      	mov	r3, r2
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	4413      	add	r3, r2
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	440b      	add	r3, r1
 800114a:	3304      	adds	r3, #4
 800114c:	4602      	mov	r2, r0
 800114e:	801a      	strh	r2, [r3, #0]
        }

        /* Touch top or bottom edge, change direction. */
        if ((balls[i].position.y < 0) | (balls[i].position.y > DISPLAY_HEIGHT)) {
 8001150:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001154:	4926      	ldr	r1, [pc, #152]	@ (80011f0 <metaballs_animate+0x1b4>)
 8001156:	4613      	mov	r3, r2
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	4413      	add	r3, r2
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	440b      	add	r3, r1
 8001160:	3302      	adds	r3, #2
 8001162:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001166:	b29b      	uxth	r3, r3
 8001168:	0bdb      	lsrs	r3, r3, #15
 800116a:	b2d9      	uxtb	r1, r3
 800116c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001170:	481f      	ldr	r0, [pc, #124]	@ (80011f0 <metaballs_animate+0x1b4>)
 8001172:	4613      	mov	r3, r2
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	4413      	add	r3, r2
 8001178:	009b      	lsls	r3, r3, #2
 800117a:	4403      	add	r3, r0
 800117c:	3302      	adds	r3, #2
 800117e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001182:	2b80      	cmp	r3, #128	@ 0x80
 8001184:	bfcc      	ite	gt
 8001186:	2301      	movgt	r3, #1
 8001188:	2300      	movle	r3, #0
 800118a:	b2db      	uxtb	r3, r3
 800118c:	430b      	orrs	r3, r1
 800118e:	b2db      	uxtb	r3, r3
 8001190:	2b00      	cmp	r3, #0
 8001192:	d019      	beq.n	80011c8 <metaballs_animate+0x18c>
            balls[i].velocity.y = balls[i].velocity.y * -1;
 8001194:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001198:	4915      	ldr	r1, [pc, #84]	@ (80011f0 <metaballs_animate+0x1b4>)
 800119a:	4613      	mov	r3, r2
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	4413      	add	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	440b      	add	r3, r1
 80011a4:	3306      	adds	r3, #6
 80011a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	425b      	negs	r3, r3
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011b4:	b218      	sxth	r0, r3
 80011b6:	490e      	ldr	r1, [pc, #56]	@ (80011f0 <metaballs_animate+0x1b4>)
 80011b8:	4613      	mov	r3, r2
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	4413      	add	r3, r2
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	440b      	add	r3, r1
 80011c2:	3306      	adds	r3, #6
 80011c4:	4602      	mov	r2, r0
 80011c6:	801a      	strh	r2, [r3, #0]
    for (int16_t i = 0; i < NUM_BALLS; i++) {
 80011c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	3301      	adds	r3, #1
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	80fb      	strh	r3, [r7, #6]
 80011d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011d8:	2202      	movs	r2, #2
 80011da:	4293      	cmp	r3, r2
 80011dc:	f6ff af34 	blt.w	8001048 <metaballs_animate+0xc>
        }
    }
}
 80011e0:	bf00      	nop
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	2000a08c 	.word	0x2000a08c
 80011f4:	00000000 	.word	0x00000000

080011f8 <metaballs_render>:

/* http://www.geisswerks.com/ryan/BLOBS/blobs.html */
void metaballs_render()
{
 80011f8:	b590      	push	{r4, r7, lr}
 80011fa:	b08d      	sub	sp, #52	@ 0x34
 80011fc:	af02      	add	r7, sp, #8
    const color_t background = hagl_color(0, 0, 0);
 80011fe:	2200      	movs	r2, #0
 8001200:	2100      	movs	r1, #0
 8001202:	2000      	movs	r0, #0
 8001204:	f002 fd5a 	bl	8003cbc <hagl_color>
 8001208:	4603      	mov	r3, r0
 800120a:	833b      	strh	r3, [r7, #24]
    const color_t black = hagl_color(0, 0, 0);
 800120c:	2200      	movs	r2, #0
 800120e:	2100      	movs	r1, #0
 8001210:	2000      	movs	r0, #0
 8001212:	f002 fd53 	bl	8003cbc <hagl_color>
 8001216:	4603      	mov	r3, r0
 8001218:	82fb      	strh	r3, [r7, #22]
    const color_t white = hagl_color(255, 255, 255);
 800121a:	22ff      	movs	r2, #255	@ 0xff
 800121c:	21ff      	movs	r1, #255	@ 0xff
 800121e:	20ff      	movs	r0, #255	@ 0xff
 8001220:	f002 fd4c 	bl	8003cbc <hagl_color>
 8001224:	4603      	mov	r3, r0
 8001226:	82bb      	strh	r3, [r7, #20]
    const color_t green = hagl_color(0, 255, 0);
 8001228:	2200      	movs	r2, #0
 800122a:	21ff      	movs	r1, #255	@ 0xff
 800122c:	2000      	movs	r0, #0
 800122e:	f002 fd45 	bl	8003cbc <hagl_color>
 8001232:	4603      	mov	r3, r0
 8001234:	827b      	strh	r3, [r7, #18]
    color_t color;

    for (uint16_t y = 0; y < DISPLAY_HEIGHT; y += PIXEL_SIZE) {
 8001236:	2300      	movs	r3, #0
 8001238:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800123a:	e0be      	b.n	80013ba <metaballs_render+0x1c2>
        for (uint16_t x = 0; x < DISPLAY_WIDTH; x += PIXEL_SIZE) {
 800123c:	2300      	movs	r3, #0
 800123e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8001240:	e0b2      	b.n	80013a8 <metaballs_render+0x1b0>
            float sum = 0;
 8001242:	f04f 0300 	mov.w	r3, #0
 8001246:	61fb      	str	r3, [r7, #28]
            for (uint8_t i = 0; i < NUM_BALLS; i++) {
 8001248:	2300      	movs	r3, #0
 800124a:	76fb      	strb	r3, [r7, #27]
 800124c:	e054      	b.n	80012f8 <metaballs_render+0x100>
                const float dx = x - balls[i].position.x;
 800124e:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8001250:	7efa      	ldrb	r2, [r7, #27]
 8001252:	4863      	ldr	r0, [pc, #396]	@ (80013e0 <metaballs_render+0x1e8>)
 8001254:	4613      	mov	r3, r2
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	4413      	add	r3, r2
 800125a:	009b      	lsls	r3, r3, #2
 800125c:	4403      	add	r3, r0
 800125e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001262:	1acb      	subs	r3, r1, r3
 8001264:	ee07 3a90 	vmov	s15, r3
 8001268:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800126c:	edc7 7a03 	vstr	s15, [r7, #12]
                const float dy = y - balls[i].position.y;
 8001270:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8001272:	7efa      	ldrb	r2, [r7, #27]
 8001274:	485a      	ldr	r0, [pc, #360]	@ (80013e0 <metaballs_render+0x1e8>)
 8001276:	4613      	mov	r3, r2
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	4413      	add	r3, r2
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	4403      	add	r3, r0
 8001280:	3302      	adds	r3, #2
 8001282:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001286:	1acb      	subs	r3, r1, r3
 8001288:	ee07 3a90 	vmov	s15, r3
 800128c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001290:	edc7 7a02 	vstr	s15, [r7, #8]
                const float d2 = dx * dx + dy * dy;
 8001294:	edd7 7a03 	vldr	s15, [r7, #12]
 8001298:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800129c:	edd7 7a02 	vldr	s15, [r7, #8]
 80012a0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80012a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012a8:	edc7 7a01 	vstr	s15, [r7, #4]
                sum += balls[i].radius * balls[i].radius / d2;
 80012ac:	7efa      	ldrb	r2, [r7, #27]
 80012ae:	494c      	ldr	r1, [pc, #304]	@ (80013e0 <metaballs_render+0x1e8>)
 80012b0:	4613      	mov	r3, r2
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	4413      	add	r3, r2
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	440b      	add	r3, r1
 80012ba:	3308      	adds	r3, #8
 80012bc:	881b      	ldrh	r3, [r3, #0]
 80012be:	4618      	mov	r0, r3
 80012c0:	7efa      	ldrb	r2, [r7, #27]
 80012c2:	4947      	ldr	r1, [pc, #284]	@ (80013e0 <metaballs_render+0x1e8>)
 80012c4:	4613      	mov	r3, r2
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	4413      	add	r3, r2
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	440b      	add	r3, r1
 80012ce:	3308      	adds	r3, #8
 80012d0:	881b      	ldrh	r3, [r3, #0]
 80012d2:	fb00 f303 	mul.w	r3, r0, r3
 80012d6:	ee07 3a90 	vmov	s15, r3
 80012da:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012de:	ed97 7a01 	vldr	s14, [r7, #4]
 80012e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012e6:	ed97 7a07 	vldr	s14, [r7, #28]
 80012ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ee:	edc7 7a07 	vstr	s15, [r7, #28]
            for (uint8_t i = 0; i < NUM_BALLS; i++) {
 80012f2:	7efb      	ldrb	r3, [r7, #27]
 80012f4:	3301      	adds	r3, #1
 80012f6:	76fb      	strb	r3, [r7, #27]
 80012f8:	2202      	movs	r2, #2
 80012fa:	7efb      	ldrb	r3, [r7, #27]
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d3a6      	bcc.n	800124e <metaballs_render+0x56>
                // sum += balls[i].radius / sqrt(d2);
            }

            if (sum > 0.65) {
 8001300:	69f8      	ldr	r0, [r7, #28]
 8001302:	f7ff f921 	bl	8000548 <__aeabi_f2d>
 8001306:	a332      	add	r3, pc, #200	@ (adr r3, 80013d0 <metaballs_render+0x1d8>)
 8001308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130c:	f7ff f9f2 	bl	80006f4 <__aeabi_dcmpgt>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d002      	beq.n	800131c <metaballs_render+0x124>
                color = black;
 8001316:	8afb      	ldrh	r3, [r7, #22]
 8001318:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800131a:	e01b      	b.n	8001354 <metaballs_render+0x15c>
            } else if (sum > 0.5) {
 800131c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001320:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001324:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132c:	dd02      	ble.n	8001334 <metaballs_render+0x13c>
                color = white;
 800132e:	8abb      	ldrh	r3, [r7, #20]
 8001330:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001332:	e00f      	b.n	8001354 <metaballs_render+0x15c>
            } else if (sum > 0.4) {
 8001334:	69f8      	ldr	r0, [r7, #28]
 8001336:	f7ff f907 	bl	8000548 <__aeabi_f2d>
 800133a:	a327      	add	r3, pc, #156	@ (adr r3, 80013d8 <metaballs_render+0x1e0>)
 800133c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001340:	f7ff f9d8 	bl	80006f4 <__aeabi_dcmpgt>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d002      	beq.n	8001350 <metaballs_render+0x158>
                color = green;
 800134a:	8a7b      	ldrh	r3, [r7, #18]
 800134c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800134e:	e001      	b.n	8001354 <metaballs_render+0x15c>
            } else {
                color = background;
 8001350:	8b3b      	ldrh	r3, [r7, #24]
 8001352:	84fb      	strh	r3, [r7, #38]	@ 0x26
            }

            if (1 == PIXEL_SIZE) {
 8001354:	2302      	movs	r3, #2
 8001356:	2b01      	cmp	r3, #1
 8001358:	d108      	bne.n	800136c <metaballs_render+0x174>
                hagl_put_pixel(x, y, color);
 800135a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800135e:	f9b7 1024 	ldrsh.w	r1, [r7, #36]	@ 0x24
 8001362:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001364:	4618      	mov	r0, r3
 8001366:	f002 fb05 	bl	8003974 <hagl_put_pixel>
 800136a:	e018      	b.n	800139e <metaballs_render+0x1a6>
            } else {
                hagl_fill_rectangle(x, y, x + PIXEL_SIZE - 1, y + PIXEL_SIZE - 1, color);
 800136c:	f9b7 0022 	ldrsh.w	r0, [r7, #34]	@ 0x22
 8001370:	f9b7 1024 	ldrsh.w	r1, [r7, #36]	@ 0x24
 8001374:	2302      	movs	r3, #2
 8001376:	461a      	mov	r2, r3
 8001378:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800137a:	4413      	add	r3, r2
 800137c:	b29b      	uxth	r3, r3
 800137e:	3b01      	subs	r3, #1
 8001380:	b29b      	uxth	r3, r3
 8001382:	b21a      	sxth	r2, r3
 8001384:	2302      	movs	r3, #2
 8001386:	461c      	mov	r4, r3
 8001388:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800138a:	4423      	add	r3, r4
 800138c:	b29b      	uxth	r3, r3
 800138e:	3b01      	subs	r3, #1
 8001390:	b29b      	uxth	r3, r3
 8001392:	b21c      	sxth	r4, r3
 8001394:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001396:	9300      	str	r3, [sp, #0]
 8001398:	4623      	mov	r3, r4
 800139a:	f002 fbeb 	bl	8003b74 <hagl_fill_rectangle>
        for (uint16_t x = 0; x < DISPLAY_WIDTH; x += PIXEL_SIZE) {
 800139e:	2302      	movs	r3, #2
 80013a0:	461a      	mov	r2, r3
 80013a2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80013a4:	4413      	add	r3, r2
 80013a6:	847b      	strh	r3, [r7, #34]	@ 0x22
 80013a8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80013aa:	2b9f      	cmp	r3, #159	@ 0x9f
 80013ac:	f67f af49 	bls.w	8001242 <metaballs_render+0x4a>
    for (uint16_t y = 0; y < DISPLAY_HEIGHT; y += PIXEL_SIZE) {
 80013b0:	2302      	movs	r3, #2
 80013b2:	461a      	mov	r2, r3
 80013b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013b6:	4413      	add	r3, r2
 80013b8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80013ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80013be:	f67f af3d 	bls.w	800123c <metaballs_render+0x44>
            }
        }
    }
}
 80013c2:	bf00      	nop
 80013c4:	bf00      	nop
 80013c6:	372c      	adds	r7, #44	@ 0x2c
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd90      	pop	{r4, r7, pc}
 80013cc:	f3af 8000 	nop.w
 80013d0:	cccccccd 	.word	0xcccccccd
 80013d4:	3fe4cccc 	.word	0x3fe4cccc
 80013d8:	9999999a 	.word	0x9999999a
 80013dc:	3fd99999 	.word	0x3fd99999
 80013e0:	2000a08c 	.word	0x2000a08c

080013e4 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80013e8:	4b17      	ldr	r3, [pc, #92]	@ (8001448 <MX_SPI2_Init+0x64>)
 80013ea:	4a18      	ldr	r2, [pc, #96]	@ (800144c <MX_SPI2_Init+0x68>)
 80013ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80013ee:	4b16      	ldr	r3, [pc, #88]	@ (8001448 <MX_SPI2_Init+0x64>)
 80013f0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80013f6:	4b14      	ldr	r3, [pc, #80]	@ (8001448 <MX_SPI2_Init+0x64>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80013fc:	4b12      	ldr	r3, [pc, #72]	@ (8001448 <MX_SPI2_Init+0x64>)
 80013fe:	2200      	movs	r2, #0
 8001400:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001402:	4b11      	ldr	r3, [pc, #68]	@ (8001448 <MX_SPI2_Init+0x64>)
 8001404:	2200      	movs	r2, #0
 8001406:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001408:	4b0f      	ldr	r3, [pc, #60]	@ (8001448 <MX_SPI2_Init+0x64>)
 800140a:	2200      	movs	r2, #0
 800140c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800140e:	4b0e      	ldr	r3, [pc, #56]	@ (8001448 <MX_SPI2_Init+0x64>)
 8001410:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001414:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001416:	4b0c      	ldr	r3, [pc, #48]	@ (8001448 <MX_SPI2_Init+0x64>)
 8001418:	2210      	movs	r2, #16
 800141a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800141c:	4b0a      	ldr	r3, [pc, #40]	@ (8001448 <MX_SPI2_Init+0x64>)
 800141e:	2200      	movs	r2, #0
 8001420:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001422:	4b09      	ldr	r3, [pc, #36]	@ (8001448 <MX_SPI2_Init+0x64>)
 8001424:	2200      	movs	r2, #0
 8001426:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001428:	4b07      	ldr	r3, [pc, #28]	@ (8001448 <MX_SPI2_Init+0x64>)
 800142a:	2200      	movs	r2, #0
 800142c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800142e:	4b06      	ldr	r3, [pc, #24]	@ (8001448 <MX_SPI2_Init+0x64>)
 8001430:	220a      	movs	r2, #10
 8001432:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001434:	4804      	ldr	r0, [pc, #16]	@ (8001448 <MX_SPI2_Init+0x64>)
 8001436:	f001 fd23 	bl	8002e80 <HAL_SPI_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001440:	f7ff fd54 	bl	8000eec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}
 8001448:	2000a14c 	.word	0x2000a14c
 800144c:	40003800 	.word	0x40003800

08001450 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08a      	sub	sp, #40	@ 0x28
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a3f      	ldr	r2, [pc, #252]	@ (800156c <HAL_SPI_MspInit+0x11c>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d177      	bne.n	8001562 <HAL_SPI_MspInit+0x112>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	613b      	str	r3, [r7, #16]
 8001476:	4b3e      	ldr	r3, [pc, #248]	@ (8001570 <HAL_SPI_MspInit+0x120>)
 8001478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147a:	4a3d      	ldr	r2, [pc, #244]	@ (8001570 <HAL_SPI_MspInit+0x120>)
 800147c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001480:	6413      	str	r3, [r2, #64]	@ 0x40
 8001482:	4b3b      	ldr	r3, [pc, #236]	@ (8001570 <HAL_SPI_MspInit+0x120>)
 8001484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001486:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800148a:	613b      	str	r3, [r7, #16]
 800148c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	60fb      	str	r3, [r7, #12]
 8001492:	4b37      	ldr	r3, [pc, #220]	@ (8001570 <HAL_SPI_MspInit+0x120>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001496:	4a36      	ldr	r2, [pc, #216]	@ (8001570 <HAL_SPI_MspInit+0x120>)
 8001498:	f043 0304 	orr.w	r3, r3, #4
 800149c:	6313      	str	r3, [r2, #48]	@ 0x30
 800149e:	4b34      	ldr	r3, [pc, #208]	@ (8001570 <HAL_SPI_MspInit+0x120>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	f003 0304 	and.w	r3, r3, #4
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	60bb      	str	r3, [r7, #8]
 80014ae:	4b30      	ldr	r3, [pc, #192]	@ (8001570 <HAL_SPI_MspInit+0x120>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b2:	4a2f      	ldr	r2, [pc, #188]	@ (8001570 <HAL_SPI_MspInit+0x120>)
 80014b4:	f043 0302 	orr.w	r3, r3, #2
 80014b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001570 <HAL_SPI_MspInit+0x120>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	f003 0302 	and.w	r3, r3, #2
 80014c2:	60bb      	str	r3, [r7, #8]
 80014c4:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80014c6:	2308      	movs	r3, #8
 80014c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ca:	2302      	movs	r3, #2
 80014cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d2:	2303      	movs	r3, #3
 80014d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014d6:	2305      	movs	r3, #5
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014da:	f107 0314 	add.w	r3, r7, #20
 80014de:	4619      	mov	r1, r3
 80014e0:	4824      	ldr	r0, [pc, #144]	@ (8001574 <HAL_SPI_MspInit+0x124>)
 80014e2:	f000 fecb 	bl	800227c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80014e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ec:	2302      	movs	r3, #2
 80014ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f4:	2303      	movs	r3, #3
 80014f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014f8:	2305      	movs	r3, #5
 80014fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	4619      	mov	r1, r3
 8001502:	481d      	ldr	r0, [pc, #116]	@ (8001578 <HAL_SPI_MspInit+0x128>)
 8001504:	f000 feba 	bl	800227c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001508:	4b1c      	ldr	r3, [pc, #112]	@ (800157c <HAL_SPI_MspInit+0x12c>)
 800150a:	4a1d      	ldr	r2, [pc, #116]	@ (8001580 <HAL_SPI_MspInit+0x130>)
 800150c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800150e:	4b1b      	ldr	r3, [pc, #108]	@ (800157c <HAL_SPI_MspInit+0x12c>)
 8001510:	2200      	movs	r2, #0
 8001512:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001514:	4b19      	ldr	r3, [pc, #100]	@ (800157c <HAL_SPI_MspInit+0x12c>)
 8001516:	2240      	movs	r2, #64	@ 0x40
 8001518:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800151a:	4b18      	ldr	r3, [pc, #96]	@ (800157c <HAL_SPI_MspInit+0x12c>)
 800151c:	2200      	movs	r2, #0
 800151e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001520:	4b16      	ldr	r3, [pc, #88]	@ (800157c <HAL_SPI_MspInit+0x12c>)
 8001522:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001526:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001528:	4b14      	ldr	r3, [pc, #80]	@ (800157c <HAL_SPI_MspInit+0x12c>)
 800152a:	2200      	movs	r2, #0
 800152c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800152e:	4b13      	ldr	r3, [pc, #76]	@ (800157c <HAL_SPI_MspInit+0x12c>)
 8001530:	2200      	movs	r2, #0
 8001532:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001534:	4b11      	ldr	r3, [pc, #68]	@ (800157c <HAL_SPI_MspInit+0x12c>)
 8001536:	2200      	movs	r2, #0
 8001538:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800153a:	4b10      	ldr	r3, [pc, #64]	@ (800157c <HAL_SPI_MspInit+0x12c>)
 800153c:	2200      	movs	r2, #0
 800153e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001540:	4b0e      	ldr	r3, [pc, #56]	@ (800157c <HAL_SPI_MspInit+0x12c>)
 8001542:	2200      	movs	r2, #0
 8001544:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001546:	480d      	ldr	r0, [pc, #52]	@ (800157c <HAL_SPI_MspInit+0x12c>)
 8001548:	f000 fb28 	bl	8001b9c <HAL_DMA_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8001552:	f7ff fccb 	bl	8000eec <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a08      	ldr	r2, [pc, #32]	@ (800157c <HAL_SPI_MspInit+0x12c>)
 800155a:	649a      	str	r2, [r3, #72]	@ 0x48
 800155c:	4a07      	ldr	r2, [pc, #28]	@ (800157c <HAL_SPI_MspInit+0x12c>)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001562:	bf00      	nop
 8001564:	3728      	adds	r7, #40	@ 0x28
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40003800 	.word	0x40003800
 8001570:	40023800 	.word	0x40023800
 8001574:	40020800 	.word	0x40020800
 8001578:	40020400 	.word	0x40020400
 800157c:	2000a1a4 	.word	0x2000a1a4
 8001580:	40026070 	.word	0x40026070

08001584 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	607b      	str	r3, [r7, #4]
 800158e:	4b10      	ldr	r3, [pc, #64]	@ (80015d0 <HAL_MspInit+0x4c>)
 8001590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001592:	4a0f      	ldr	r2, [pc, #60]	@ (80015d0 <HAL_MspInit+0x4c>)
 8001594:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001598:	6453      	str	r3, [r2, #68]	@ 0x44
 800159a:	4b0d      	ldr	r3, [pc, #52]	@ (80015d0 <HAL_MspInit+0x4c>)
 800159c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	603b      	str	r3, [r7, #0]
 80015aa:	4b09      	ldr	r3, [pc, #36]	@ (80015d0 <HAL_MspInit+0x4c>)
 80015ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ae:	4a08      	ldr	r2, [pc, #32]	@ (80015d0 <HAL_MspInit+0x4c>)
 80015b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015b6:	4b06      	ldr	r3, [pc, #24]	@ (80015d0 <HAL_MspInit+0x4c>)
 80015b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015be:	603b      	str	r3, [r7, #0]
 80015c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	40023800 	.word	0x40023800

080015d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015d8:	bf00      	nop
 80015da:	e7fd      	b.n	80015d8 <NMI_Handler+0x4>

080015dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <HardFault_Handler+0x4>

080015e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <MemManage_Handler+0x4>

080015ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f0:	bf00      	nop
 80015f2:	e7fd      	b.n	80015f0 <BusFault_Handler+0x4>

080015f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <UsageFault_Handler+0x4>

080015fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001600:	bf00      	nop
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800160a:	b480      	push	{r7}
 800160c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800161c:	bf00      	nop
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800162a:	f000 f961 	bl	80018f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
	...

08001634 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001638:	4802      	ldr	r0, [pc, #8]	@ (8001644 <DMA1_Stream4_IRQHandler+0x10>)
 800163a:	f000 fbb5 	bl	8001da8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	2000a1a4 	.word	0x2000a1a4

08001648 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  return 1;
 800164c:	2301      	movs	r3, #1
}
 800164e:	4618      	mov	r0, r3
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <_kill>:

int _kill(int pid, int sig)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001662:	f002 fe77 	bl	8004354 <__errno>
 8001666:	4603      	mov	r3, r0
 8001668:	2216      	movs	r2, #22
 800166a:	601a      	str	r2, [r3, #0]
  return -1;
 800166c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001670:	4618      	mov	r0, r3
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <_exit>:

void _exit (int status)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001680:	f04f 31ff 	mov.w	r1, #4294967295
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f7ff ffe7 	bl	8001658 <_kill>
  while (1) {}    /* Make sure we hang here */
 800168a:	bf00      	nop
 800168c:	e7fd      	b.n	800168a <_exit+0x12>

0800168e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b086      	sub	sp, #24
 8001692:	af00      	add	r7, sp, #0
 8001694:	60f8      	str	r0, [r7, #12]
 8001696:	60b9      	str	r1, [r7, #8]
 8001698:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800169a:	2300      	movs	r3, #0
 800169c:	617b      	str	r3, [r7, #20]
 800169e:	e00a      	b.n	80016b6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016a0:	f3af 8000 	nop.w
 80016a4:	4601      	mov	r1, r0
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	1c5a      	adds	r2, r3, #1
 80016aa:	60ba      	str	r2, [r7, #8]
 80016ac:	b2ca      	uxtb	r2, r1
 80016ae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	3301      	adds	r3, #1
 80016b4:	617b      	str	r3, [r7, #20]
 80016b6:	697a      	ldr	r2, [r7, #20]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	429a      	cmp	r2, r3
 80016bc:	dbf0      	blt.n	80016a0 <_read+0x12>
  }

  return len;
 80016be:	687b      	ldr	r3, [r7, #4]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3718      	adds	r7, #24
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b086      	sub	sp, #24
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	60b9      	str	r1, [r7, #8]
 80016d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016d4:	2300      	movs	r3, #0
 80016d6:	617b      	str	r3, [r7, #20]
 80016d8:	e009      	b.n	80016ee <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	1c5a      	adds	r2, r3, #1
 80016de:	60ba      	str	r2, [r7, #8]
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	3301      	adds	r3, #1
 80016ec:	617b      	str	r3, [r7, #20]
 80016ee:	697a      	ldr	r2, [r7, #20]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	429a      	cmp	r2, r3
 80016f4:	dbf1      	blt.n	80016da <_write+0x12>
  }
  return len;
 80016f6:	687b      	ldr	r3, [r7, #4]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3718      	adds	r7, #24
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <_close>:

int _close(int file)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001708:	f04f 33ff 	mov.w	r3, #4294967295
}
 800170c:	4618      	mov	r0, r3
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001728:	605a      	str	r2, [r3, #4]
  return 0;
 800172a:	2300      	movs	r3, #0
}
 800172c:	4618      	mov	r0, r3
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <_isatty>:

int _isatty(int file)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001740:	2301      	movs	r3, #1
}
 8001742:	4618      	mov	r0, r3
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr

0800174e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800174e:	b480      	push	{r7}
 8001750:	b085      	sub	sp, #20
 8001752:	af00      	add	r7, sp, #0
 8001754:	60f8      	str	r0, [r7, #12]
 8001756:	60b9      	str	r1, [r7, #8]
 8001758:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800175a:	2300      	movs	r3, #0
}
 800175c:	4618      	mov	r0, r3
 800175e:	3714      	adds	r7, #20
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001770:	4a14      	ldr	r2, [pc, #80]	@ (80017c4 <_sbrk+0x5c>)
 8001772:	4b15      	ldr	r3, [pc, #84]	@ (80017c8 <_sbrk+0x60>)
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800177c:	4b13      	ldr	r3, [pc, #76]	@ (80017cc <_sbrk+0x64>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d102      	bne.n	800178a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001784:	4b11      	ldr	r3, [pc, #68]	@ (80017cc <_sbrk+0x64>)
 8001786:	4a12      	ldr	r2, [pc, #72]	@ (80017d0 <_sbrk+0x68>)
 8001788:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800178a:	4b10      	ldr	r3, [pc, #64]	@ (80017cc <_sbrk+0x64>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4413      	add	r3, r2
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	429a      	cmp	r2, r3
 8001796:	d207      	bcs.n	80017a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001798:	f002 fddc 	bl	8004354 <__errno>
 800179c:	4603      	mov	r3, r0
 800179e:	220c      	movs	r2, #12
 80017a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017a2:	f04f 33ff 	mov.w	r3, #4294967295
 80017a6:	e009      	b.n	80017bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a8:	4b08      	ldr	r3, [pc, #32]	@ (80017cc <_sbrk+0x64>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ae:	4b07      	ldr	r3, [pc, #28]	@ (80017cc <_sbrk+0x64>)
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	4a05      	ldr	r2, [pc, #20]	@ (80017cc <_sbrk+0x64>)
 80017b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ba:	68fb      	ldr	r3, [r7, #12]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3718      	adds	r7, #24
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20018000 	.word	0x20018000
 80017c8:	00002000 	.word	0x00002000
 80017cc:	2000a204 	.word	0x2000a204
 80017d0:	2000a358 	.word	0x2000a358

080017d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017d8:	4b06      	ldr	r3, [pc, #24]	@ (80017f4 <SystemInit+0x20>)
 80017da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017de:	4a05      	ldr	r2, [pc, #20]	@ (80017f4 <SystemInit+0x20>)
 80017e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017e8:	bf00      	nop
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	e000ed00 	.word	0xe000ed00

080017f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80017f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001830 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80017fc:	f7ff ffea 	bl	80017d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001800:	480c      	ldr	r0, [pc, #48]	@ (8001834 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001802:	490d      	ldr	r1, [pc, #52]	@ (8001838 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001804:	4a0d      	ldr	r2, [pc, #52]	@ (800183c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001808:	e002      	b.n	8001810 <LoopCopyDataInit>

0800180a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800180a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800180c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800180e:	3304      	adds	r3, #4

08001810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001814:	d3f9      	bcc.n	800180a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001816:	4a0a      	ldr	r2, [pc, #40]	@ (8001840 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001818:	4c0a      	ldr	r4, [pc, #40]	@ (8001844 <LoopFillZerobss+0x22>)
  movs r3, #0
 800181a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800181c:	e001      	b.n	8001822 <LoopFillZerobss>

0800181e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800181e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001820:	3204      	adds	r2, #4

08001822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001824:	d3fb      	bcc.n	800181e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001826:	f002 fd9b 	bl	8004360 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800182a:	f7ff fad5 	bl	8000dd8 <main>
  bx  lr    
 800182e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001830:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001838:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800183c:	08004ebc 	.word	0x08004ebc
  ldr r2, =_sbss
 8001840:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001844:	2000a358 	.word	0x2000a358

08001848 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001848:	e7fe      	b.n	8001848 <ADC_IRQHandler>
	...

0800184c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001850:	4b0e      	ldr	r3, [pc, #56]	@ (800188c <HAL_Init+0x40>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a0d      	ldr	r2, [pc, #52]	@ (800188c <HAL_Init+0x40>)
 8001856:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800185a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800185c:	4b0b      	ldr	r3, [pc, #44]	@ (800188c <HAL_Init+0x40>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a0a      	ldr	r2, [pc, #40]	@ (800188c <HAL_Init+0x40>)
 8001862:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001866:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001868:	4b08      	ldr	r3, [pc, #32]	@ (800188c <HAL_Init+0x40>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a07      	ldr	r2, [pc, #28]	@ (800188c <HAL_Init+0x40>)
 800186e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001872:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001874:	2003      	movs	r0, #3
 8001876:	f000 f94f 	bl	8001b18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800187a:	2000      	movs	r0, #0
 800187c:	f000 f808 	bl	8001890 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001880:	f7ff fe80 	bl	8001584 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001884:	2300      	movs	r3, #0
}
 8001886:	4618      	mov	r0, r3
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40023c00 	.word	0x40023c00

08001890 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001898:	4b12      	ldr	r3, [pc, #72]	@ (80018e4 <HAL_InitTick+0x54>)
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	4b12      	ldr	r3, [pc, #72]	@ (80018e8 <HAL_InitTick+0x58>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	4619      	mov	r1, r3
 80018a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80018aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ae:	4618      	mov	r0, r3
 80018b0:	f000 f967 	bl	8001b82 <HAL_SYSTICK_Config>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e00e      	b.n	80018dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2b0f      	cmp	r3, #15
 80018c2:	d80a      	bhi.n	80018da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018c4:	2200      	movs	r2, #0
 80018c6:	6879      	ldr	r1, [r7, #4]
 80018c8:	f04f 30ff 	mov.w	r0, #4294967295
 80018cc:	f000 f92f 	bl	8001b2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018d0:	4a06      	ldr	r2, [pc, #24]	@ (80018ec <HAL_InitTick+0x5c>)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018d6:	2300      	movs	r3, #0
 80018d8:	e000      	b.n	80018dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	20000000 	.word	0x20000000
 80018e8:	20000008 	.word	0x20000008
 80018ec:	20000004 	.word	0x20000004

080018f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018f4:	4b06      	ldr	r3, [pc, #24]	@ (8001910 <HAL_IncTick+0x20>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	461a      	mov	r2, r3
 80018fa:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <HAL_IncTick+0x24>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4413      	add	r3, r2
 8001900:	4a04      	ldr	r2, [pc, #16]	@ (8001914 <HAL_IncTick+0x24>)
 8001902:	6013      	str	r3, [r2, #0]
}
 8001904:	bf00      	nop
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	20000008 	.word	0x20000008
 8001914:	2000a208 	.word	0x2000a208

08001918 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  return uwTick;
 800191c:	4b03      	ldr	r3, [pc, #12]	@ (800192c <HAL_GetTick+0x14>)
 800191e:	681b      	ldr	r3, [r3, #0]
}
 8001920:	4618      	mov	r0, r3
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	2000a208 	.word	0x2000a208

08001930 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001938:	f7ff ffee 	bl	8001918 <HAL_GetTick>
 800193c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001948:	d005      	beq.n	8001956 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800194a:	4b0a      	ldr	r3, [pc, #40]	@ (8001974 <HAL_Delay+0x44>)
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	461a      	mov	r2, r3
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	4413      	add	r3, r2
 8001954:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001956:	bf00      	nop
 8001958:	f7ff ffde 	bl	8001918 <HAL_GetTick>
 800195c:	4602      	mov	r2, r0
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	68fa      	ldr	r2, [r7, #12]
 8001964:	429a      	cmp	r2, r3
 8001966:	d8f7      	bhi.n	8001958 <HAL_Delay+0x28>
  {
  }
}
 8001968:	bf00      	nop
 800196a:	bf00      	nop
 800196c:	3710      	adds	r7, #16
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	20000008 	.word	0x20000008

08001978 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001988:	4b0c      	ldr	r3, [pc, #48]	@ (80019bc <__NVIC_SetPriorityGrouping+0x44>)
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800198e:	68ba      	ldr	r2, [r7, #8]
 8001990:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001994:	4013      	ands	r3, r2
 8001996:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019aa:	4a04      	ldr	r2, [pc, #16]	@ (80019bc <__NVIC_SetPriorityGrouping+0x44>)
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	60d3      	str	r3, [r2, #12]
}
 80019b0:	bf00      	nop
 80019b2:	3714      	adds	r7, #20
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr
 80019bc:	e000ed00 	.word	0xe000ed00

080019c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019c4:	4b04      	ldr	r3, [pc, #16]	@ (80019d8 <__NVIC_GetPriorityGrouping+0x18>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	0a1b      	lsrs	r3, r3, #8
 80019ca:	f003 0307 	and.w	r3, r3, #7
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr
 80019d8:	e000ed00 	.word	0xe000ed00

080019dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	db0b      	blt.n	8001a06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019ee:	79fb      	ldrb	r3, [r7, #7]
 80019f0:	f003 021f 	and.w	r2, r3, #31
 80019f4:	4907      	ldr	r1, [pc, #28]	@ (8001a14 <__NVIC_EnableIRQ+0x38>)
 80019f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fa:	095b      	lsrs	r3, r3, #5
 80019fc:	2001      	movs	r0, #1
 80019fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a06:	bf00      	nop
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	e000e100 	.word	0xe000e100

08001a18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	6039      	str	r1, [r7, #0]
 8001a22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	db0a      	blt.n	8001a42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	b2da      	uxtb	r2, r3
 8001a30:	490c      	ldr	r1, [pc, #48]	@ (8001a64 <__NVIC_SetPriority+0x4c>)
 8001a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a36:	0112      	lsls	r2, r2, #4
 8001a38:	b2d2      	uxtb	r2, r2
 8001a3a:	440b      	add	r3, r1
 8001a3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a40:	e00a      	b.n	8001a58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	b2da      	uxtb	r2, r3
 8001a46:	4908      	ldr	r1, [pc, #32]	@ (8001a68 <__NVIC_SetPriority+0x50>)
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	f003 030f 	and.w	r3, r3, #15
 8001a4e:	3b04      	subs	r3, #4
 8001a50:	0112      	lsls	r2, r2, #4
 8001a52:	b2d2      	uxtb	r2, r2
 8001a54:	440b      	add	r3, r1
 8001a56:	761a      	strb	r2, [r3, #24]
}
 8001a58:	bf00      	nop
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	e000e100 	.word	0xe000e100
 8001a68:	e000ed00 	.word	0xe000ed00

08001a6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b089      	sub	sp, #36	@ 0x24
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	60b9      	str	r1, [r7, #8]
 8001a76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f003 0307 	and.w	r3, r3, #7
 8001a7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	f1c3 0307 	rsb	r3, r3, #7
 8001a86:	2b04      	cmp	r3, #4
 8001a88:	bf28      	it	cs
 8001a8a:	2304      	movcs	r3, #4
 8001a8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	3304      	adds	r3, #4
 8001a92:	2b06      	cmp	r3, #6
 8001a94:	d902      	bls.n	8001a9c <NVIC_EncodePriority+0x30>
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	3b03      	subs	r3, #3
 8001a9a:	e000      	b.n	8001a9e <NVIC_EncodePriority+0x32>
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aaa:	43da      	mvns	r2, r3
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	401a      	ands	r2, r3
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ab4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	fa01 f303 	lsl.w	r3, r1, r3
 8001abe:	43d9      	mvns	r1, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac4:	4313      	orrs	r3, r2
         );
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3724      	adds	r7, #36	@ 0x24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
	...

08001ad4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	3b01      	subs	r3, #1
 8001ae0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ae4:	d301      	bcc.n	8001aea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e00f      	b.n	8001b0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aea:	4a0a      	ldr	r2, [pc, #40]	@ (8001b14 <SysTick_Config+0x40>)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	3b01      	subs	r3, #1
 8001af0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001af2:	210f      	movs	r1, #15
 8001af4:	f04f 30ff 	mov.w	r0, #4294967295
 8001af8:	f7ff ff8e 	bl	8001a18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001afc:	4b05      	ldr	r3, [pc, #20]	@ (8001b14 <SysTick_Config+0x40>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b02:	4b04      	ldr	r3, [pc, #16]	@ (8001b14 <SysTick_Config+0x40>)
 8001b04:	2207      	movs	r2, #7
 8001b06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	e000e010 	.word	0xe000e010

08001b18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	f7ff ff29 	bl	8001978 <__NVIC_SetPriorityGrouping>
}
 8001b26:	bf00      	nop
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b086      	sub	sp, #24
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	4603      	mov	r3, r0
 8001b36:	60b9      	str	r1, [r7, #8]
 8001b38:	607a      	str	r2, [r7, #4]
 8001b3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b40:	f7ff ff3e 	bl	80019c0 <__NVIC_GetPriorityGrouping>
 8001b44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	68b9      	ldr	r1, [r7, #8]
 8001b4a:	6978      	ldr	r0, [r7, #20]
 8001b4c:	f7ff ff8e 	bl	8001a6c <NVIC_EncodePriority>
 8001b50:	4602      	mov	r2, r0
 8001b52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b56:	4611      	mov	r1, r2
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff ff5d 	bl	8001a18 <__NVIC_SetPriority>
}
 8001b5e:	bf00      	nop
 8001b60:	3718      	adds	r7, #24
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b082      	sub	sp, #8
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff ff31 	bl	80019dc <__NVIC_EnableIRQ>
}
 8001b7a:	bf00      	nop
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b082      	sub	sp, #8
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f7ff ffa2 	bl	8001ad4 <SysTick_Config>
 8001b90:	4603      	mov	r3, r0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
	...

08001b9c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b086      	sub	sp, #24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001ba8:	f7ff feb6 	bl	8001918 <HAL_GetTick>
 8001bac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e099      	b.n	8001cec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2202      	movs	r2, #2
 8001bbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f022 0201 	bic.w	r2, r2, #1
 8001bd6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bd8:	e00f      	b.n	8001bfa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001bda:	f7ff fe9d 	bl	8001918 <HAL_GetTick>
 8001bde:	4602      	mov	r2, r0
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	2b05      	cmp	r3, #5
 8001be6:	d908      	bls.n	8001bfa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2220      	movs	r2, #32
 8001bec:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2203      	movs	r2, #3
 8001bf2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e078      	b.n	8001cec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0301 	and.w	r3, r3, #1
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d1e8      	bne.n	8001bda <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c10:	697a      	ldr	r2, [r7, #20]
 8001c12:	4b38      	ldr	r3, [pc, #224]	@ (8001cf4 <HAL_DMA_Init+0x158>)
 8001c14:	4013      	ands	r3, r2
 8001c16:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685a      	ldr	r2, [r3, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c26:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	691b      	ldr	r3, [r3, #16]
 8001c2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6a1b      	ldr	r3, [r3, #32]
 8001c44:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c46:	697a      	ldr	r2, [r7, #20]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c50:	2b04      	cmp	r3, #4
 8001c52:	d107      	bne.n	8001c64 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	697a      	ldr	r2, [r7, #20]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	697a      	ldr	r2, [r7, #20]
 8001c6a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	f023 0307 	bic.w	r3, r3, #7
 8001c7a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c80:	697a      	ldr	r2, [r7, #20]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c8a:	2b04      	cmp	r3, #4
 8001c8c:	d117      	bne.n	8001cbe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c92:	697a      	ldr	r2, [r7, #20]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d00e      	beq.n	8001cbe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f000 fa6f 	bl	8002184 <DMA_CheckFifoParam>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d008      	beq.n	8001cbe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2240      	movs	r2, #64	@ 0x40
 8001cb0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e016      	b.n	8001cec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	697a      	ldr	r2, [r7, #20]
 8001cc4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f000 fa26 	bl	8002118 <DMA_CalcBaseAndBitshift>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cd4:	223f      	movs	r2, #63	@ 0x3f
 8001cd6:	409a      	lsls	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001cea:	2300      	movs	r3, #0
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3718      	adds	r7, #24
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	f010803f 	.word	0xf010803f

08001cf8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	607a      	str	r2, [r7, #4]
 8001d04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d06:	2300      	movs	r3, #0
 8001d08:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d101      	bne.n	8001d1e <HAL_DMA_Start_IT+0x26>
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	e040      	b.n	8001da0 <HAL_DMA_Start_IT+0xa8>
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d12f      	bne.n	8001d92 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	2202      	movs	r2, #2
 8001d36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	68b9      	ldr	r1, [r7, #8]
 8001d46:	68f8      	ldr	r0, [r7, #12]
 8001d48:	f000 f9b8 	bl	80020bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d50:	223f      	movs	r2, #63	@ 0x3f
 8001d52:	409a      	lsls	r2, r3
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f042 0216 	orr.w	r2, r2, #22
 8001d66:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d007      	beq.n	8001d80 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f042 0208 	orr.w	r2, r2, #8
 8001d7e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f042 0201 	orr.w	r2, r2, #1
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	e005      	b.n	8001d9e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2200      	movs	r2, #0
 8001d96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001d9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3718      	adds	r7, #24
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001db4:	4b8e      	ldr	r3, [pc, #568]	@ (8001ff0 <HAL_DMA_IRQHandler+0x248>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a8e      	ldr	r2, [pc, #568]	@ (8001ff4 <HAL_DMA_IRQHandler+0x24c>)
 8001dba:	fba2 2303 	umull	r2, r3, r2, r3
 8001dbe:	0a9b      	lsrs	r3, r3, #10
 8001dc0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd2:	2208      	movs	r2, #8
 8001dd4:	409a      	lsls	r2, r3
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	4013      	ands	r3, r2
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d01a      	beq.n	8001e14 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0304 	and.w	r3, r3, #4
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d013      	beq.n	8001e14 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f022 0204 	bic.w	r2, r2, #4
 8001dfa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e00:	2208      	movs	r2, #8
 8001e02:	409a      	lsls	r2, r3
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e0c:	f043 0201 	orr.w	r2, r3, #1
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e18:	2201      	movs	r2, #1
 8001e1a:	409a      	lsls	r2, r3
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	4013      	ands	r3, r2
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d012      	beq.n	8001e4a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d00b      	beq.n	8001e4a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e36:	2201      	movs	r2, #1
 8001e38:	409a      	lsls	r2, r3
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e42:	f043 0202 	orr.w	r2, r3, #2
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e4e:	2204      	movs	r2, #4
 8001e50:	409a      	lsls	r2, r3
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	4013      	ands	r3, r2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d012      	beq.n	8001e80 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d00b      	beq.n	8001e80 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e6c:	2204      	movs	r2, #4
 8001e6e:	409a      	lsls	r2, r3
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e78:	f043 0204 	orr.w	r2, r3, #4
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e84:	2210      	movs	r2, #16
 8001e86:	409a      	lsls	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d043      	beq.n	8001f18 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0308 	and.w	r3, r3, #8
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d03c      	beq.n	8001f18 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ea2:	2210      	movs	r2, #16
 8001ea4:	409a      	lsls	r2, r3
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d018      	beq.n	8001eea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d108      	bne.n	8001ed8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d024      	beq.n	8001f18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	4798      	blx	r3
 8001ed6:	e01f      	b.n	8001f18 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d01b      	beq.n	8001f18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	4798      	blx	r3
 8001ee8:	e016      	b.n	8001f18 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d107      	bne.n	8001f08 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 0208 	bic.w	r2, r2, #8
 8001f06:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d003      	beq.n	8001f18 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f1c:	2220      	movs	r2, #32
 8001f1e:	409a      	lsls	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	4013      	ands	r3, r2
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f000 808f 	beq.w	8002048 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0310 	and.w	r3, r3, #16
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f000 8087 	beq.w	8002048 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f3e:	2220      	movs	r2, #32
 8001f40:	409a      	lsls	r2, r3
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	2b05      	cmp	r3, #5
 8001f50:	d136      	bne.n	8001fc0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f022 0216 	bic.w	r2, r2, #22
 8001f60:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	695a      	ldr	r2, [r3, #20]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f70:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d103      	bne.n	8001f82 <HAL_DMA_IRQHandler+0x1da>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d007      	beq.n	8001f92 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f022 0208 	bic.w	r2, r2, #8
 8001f90:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f96:	223f      	movs	r2, #63	@ 0x3f
 8001f98:	409a      	lsls	r2, r3
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d07e      	beq.n	80020b4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	4798      	blx	r3
        }
        return;
 8001fbe:	e079      	b.n	80020b4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d01d      	beq.n	800200a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d10d      	bne.n	8001ff8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d031      	beq.n	8002048 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	4798      	blx	r3
 8001fec:	e02c      	b.n	8002048 <HAL_DMA_IRQHandler+0x2a0>
 8001fee:	bf00      	nop
 8001ff0:	20000000 	.word	0x20000000
 8001ff4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d023      	beq.n	8002048 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	4798      	blx	r3
 8002008:	e01e      	b.n	8002048 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002014:	2b00      	cmp	r3, #0
 8002016:	d10f      	bne.n	8002038 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f022 0210 	bic.w	r2, r2, #16
 8002026:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2201      	movs	r2, #1
 800202c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800203c:	2b00      	cmp	r3, #0
 800203e:	d003      	beq.n	8002048 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800204c:	2b00      	cmp	r3, #0
 800204e:	d032      	beq.n	80020b6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002054:	f003 0301 	and.w	r3, r3, #1
 8002058:	2b00      	cmp	r3, #0
 800205a:	d022      	beq.n	80020a2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2205      	movs	r2, #5
 8002060:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 0201 	bic.w	r2, r2, #1
 8002072:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	3301      	adds	r3, #1
 8002078:	60bb      	str	r3, [r7, #8]
 800207a:	697a      	ldr	r2, [r7, #20]
 800207c:	429a      	cmp	r2, r3
 800207e:	d307      	bcc.n	8002090 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	2b00      	cmp	r3, #0
 800208c:	d1f2      	bne.n	8002074 <HAL_DMA_IRQHandler+0x2cc>
 800208e:	e000      	b.n	8002092 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002090:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2201      	movs	r2, #1
 8002096:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d005      	beq.n	80020b6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	4798      	blx	r3
 80020b2:	e000      	b.n	80020b6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80020b4:	bf00      	nop
    }
  }
}
 80020b6:	3718      	adds	r7, #24
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
 80020c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80020d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	683a      	ldr	r2, [r7, #0]
 80020e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	2b40      	cmp	r3, #64	@ 0x40
 80020e8:	d108      	bne.n	80020fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	68ba      	ldr	r2, [r7, #8]
 80020f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80020fa:	e007      	b.n	800210c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	68ba      	ldr	r2, [r7, #8]
 8002102:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	60da      	str	r2, [r3, #12]
}
 800210c:	bf00      	nop
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	b2db      	uxtb	r3, r3
 8002126:	3b10      	subs	r3, #16
 8002128:	4a14      	ldr	r2, [pc, #80]	@ (800217c <DMA_CalcBaseAndBitshift+0x64>)
 800212a:	fba2 2303 	umull	r2, r3, r2, r3
 800212e:	091b      	lsrs	r3, r3, #4
 8002130:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002132:	4a13      	ldr	r2, [pc, #76]	@ (8002180 <DMA_CalcBaseAndBitshift+0x68>)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	4413      	add	r3, r2
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	461a      	mov	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2b03      	cmp	r3, #3
 8002144:	d909      	bls.n	800215a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800214e:	f023 0303 	bic.w	r3, r3, #3
 8002152:	1d1a      	adds	r2, r3, #4
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	659a      	str	r2, [r3, #88]	@ 0x58
 8002158:	e007      	b.n	800216a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002162:	f023 0303 	bic.w	r3, r3, #3
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800216e:	4618      	mov	r0, r3
 8002170:	3714      	adds	r7, #20
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	aaaaaaab 	.word	0xaaaaaaab
 8002180:	08004dc4 	.word	0x08004dc4

08002184 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002184:	b480      	push	{r7}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800218c:	2300      	movs	r3, #0
 800218e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002194:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	699b      	ldr	r3, [r3, #24]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d11f      	bne.n	80021de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	2b03      	cmp	r3, #3
 80021a2:	d856      	bhi.n	8002252 <DMA_CheckFifoParam+0xce>
 80021a4:	a201      	add	r2, pc, #4	@ (adr r2, 80021ac <DMA_CheckFifoParam+0x28>)
 80021a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021aa:	bf00      	nop
 80021ac:	080021bd 	.word	0x080021bd
 80021b0:	080021cf 	.word	0x080021cf
 80021b4:	080021bd 	.word	0x080021bd
 80021b8:	08002253 	.word	0x08002253
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d046      	beq.n	8002256 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021cc:	e043      	b.n	8002256 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80021d6:	d140      	bne.n	800225a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021dc:	e03d      	b.n	800225a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	699b      	ldr	r3, [r3, #24]
 80021e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021e6:	d121      	bne.n	800222c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	2b03      	cmp	r3, #3
 80021ec:	d837      	bhi.n	800225e <DMA_CheckFifoParam+0xda>
 80021ee:	a201      	add	r2, pc, #4	@ (adr r2, 80021f4 <DMA_CheckFifoParam+0x70>)
 80021f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021f4:	08002205 	.word	0x08002205
 80021f8:	0800220b 	.word	0x0800220b
 80021fc:	08002205 	.word	0x08002205
 8002200:	0800221d 	.word	0x0800221d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	73fb      	strb	r3, [r7, #15]
      break;
 8002208:	e030      	b.n	800226c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800220e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d025      	beq.n	8002262 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800221a:	e022      	b.n	8002262 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002220:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002224:	d11f      	bne.n	8002266 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800222a:	e01c      	b.n	8002266 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	2b02      	cmp	r3, #2
 8002230:	d903      	bls.n	800223a <DMA_CheckFifoParam+0xb6>
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	2b03      	cmp	r3, #3
 8002236:	d003      	beq.n	8002240 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002238:	e018      	b.n	800226c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	73fb      	strb	r3, [r7, #15]
      break;
 800223e:	e015      	b.n	800226c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002244:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d00e      	beq.n	800226a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	73fb      	strb	r3, [r7, #15]
      break;
 8002250:	e00b      	b.n	800226a <DMA_CheckFifoParam+0xe6>
      break;
 8002252:	bf00      	nop
 8002254:	e00a      	b.n	800226c <DMA_CheckFifoParam+0xe8>
      break;
 8002256:	bf00      	nop
 8002258:	e008      	b.n	800226c <DMA_CheckFifoParam+0xe8>
      break;
 800225a:	bf00      	nop
 800225c:	e006      	b.n	800226c <DMA_CheckFifoParam+0xe8>
      break;
 800225e:	bf00      	nop
 8002260:	e004      	b.n	800226c <DMA_CheckFifoParam+0xe8>
      break;
 8002262:	bf00      	nop
 8002264:	e002      	b.n	800226c <DMA_CheckFifoParam+0xe8>
      break;   
 8002266:	bf00      	nop
 8002268:	e000      	b.n	800226c <DMA_CheckFifoParam+0xe8>
      break;
 800226a:	bf00      	nop
    }
  } 
  
  return status; 
 800226c:	7bfb      	ldrb	r3, [r7, #15]
}
 800226e:	4618      	mov	r0, r3
 8002270:	3714      	adds	r7, #20
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop

0800227c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800227c:	b480      	push	{r7}
 800227e:	b089      	sub	sp, #36	@ 0x24
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002286:	2300      	movs	r3, #0
 8002288:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800228a:	2300      	movs	r3, #0
 800228c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800228e:	2300      	movs	r3, #0
 8002290:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002292:	2300      	movs	r3, #0
 8002294:	61fb      	str	r3, [r7, #28]
 8002296:	e159      	b.n	800254c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002298:	2201      	movs	r2, #1
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	fa02 f303 	lsl.w	r3, r2, r3
 80022a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	697a      	ldr	r2, [r7, #20]
 80022a8:	4013      	ands	r3, r2
 80022aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	f040 8148 	bne.w	8002546 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f003 0303 	and.w	r3, r3, #3
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d005      	beq.n	80022ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d130      	bne.n	8002330 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	2203      	movs	r2, #3
 80022da:	fa02 f303 	lsl.w	r3, r2, r3
 80022de:	43db      	mvns	r3, r3
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	4013      	ands	r3, r2
 80022e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	68da      	ldr	r2, [r3, #12]
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	69ba      	ldr	r2, [r7, #24]
 80022fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002304:	2201      	movs	r2, #1
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	69ba      	ldr	r2, [r7, #24]
 8002310:	4013      	ands	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	091b      	lsrs	r3, r3, #4
 800231a:	f003 0201 	and.w	r2, r3, #1
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	4313      	orrs	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	69ba      	ldr	r2, [r7, #24]
 800232e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f003 0303 	and.w	r3, r3, #3
 8002338:	2b03      	cmp	r3, #3
 800233a:	d017      	beq.n	800236c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	2203      	movs	r2, #3
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	43db      	mvns	r3, r3
 800234e:	69ba      	ldr	r2, [r7, #24]
 8002350:	4013      	ands	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	4313      	orrs	r3, r2
 8002364:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f003 0303 	and.w	r3, r3, #3
 8002374:	2b02      	cmp	r3, #2
 8002376:	d123      	bne.n	80023c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	08da      	lsrs	r2, r3, #3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	3208      	adds	r2, #8
 8002380:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002384:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	f003 0307 	and.w	r3, r3, #7
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	220f      	movs	r2, #15
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	43db      	mvns	r3, r3
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	4013      	ands	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	691a      	ldr	r2, [r3, #16]
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	f003 0307 	and.w	r3, r3, #7
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	69ba      	ldr	r2, [r7, #24]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	08da      	lsrs	r2, r3, #3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	3208      	adds	r2, #8
 80023ba:	69b9      	ldr	r1, [r7, #24]
 80023bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	2203      	movs	r2, #3
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	43db      	mvns	r3, r3
 80023d2:	69ba      	ldr	r2, [r7, #24]
 80023d4:	4013      	ands	r3, r2
 80023d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f003 0203 	and.w	r2, r3, #3
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	fa02 f303 	lsl.w	r3, r2, r3
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f000 80a2 	beq.w	8002546 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002402:	2300      	movs	r3, #0
 8002404:	60fb      	str	r3, [r7, #12]
 8002406:	4b57      	ldr	r3, [pc, #348]	@ (8002564 <HAL_GPIO_Init+0x2e8>)
 8002408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800240a:	4a56      	ldr	r2, [pc, #344]	@ (8002564 <HAL_GPIO_Init+0x2e8>)
 800240c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002410:	6453      	str	r3, [r2, #68]	@ 0x44
 8002412:	4b54      	ldr	r3, [pc, #336]	@ (8002564 <HAL_GPIO_Init+0x2e8>)
 8002414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002416:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800241a:	60fb      	str	r3, [r7, #12]
 800241c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800241e:	4a52      	ldr	r2, [pc, #328]	@ (8002568 <HAL_GPIO_Init+0x2ec>)
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	089b      	lsrs	r3, r3, #2
 8002424:	3302      	adds	r3, #2
 8002426:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800242a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	f003 0303 	and.w	r3, r3, #3
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	220f      	movs	r2, #15
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	43db      	mvns	r3, r3
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	4013      	ands	r3, r2
 8002440:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a49      	ldr	r2, [pc, #292]	@ (800256c <HAL_GPIO_Init+0x2f0>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d019      	beq.n	800247e <HAL_GPIO_Init+0x202>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a48      	ldr	r2, [pc, #288]	@ (8002570 <HAL_GPIO_Init+0x2f4>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d013      	beq.n	800247a <HAL_GPIO_Init+0x1fe>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a47      	ldr	r2, [pc, #284]	@ (8002574 <HAL_GPIO_Init+0x2f8>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d00d      	beq.n	8002476 <HAL_GPIO_Init+0x1fa>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a46      	ldr	r2, [pc, #280]	@ (8002578 <HAL_GPIO_Init+0x2fc>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d007      	beq.n	8002472 <HAL_GPIO_Init+0x1f6>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a45      	ldr	r2, [pc, #276]	@ (800257c <HAL_GPIO_Init+0x300>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d101      	bne.n	800246e <HAL_GPIO_Init+0x1f2>
 800246a:	2304      	movs	r3, #4
 800246c:	e008      	b.n	8002480 <HAL_GPIO_Init+0x204>
 800246e:	2307      	movs	r3, #7
 8002470:	e006      	b.n	8002480 <HAL_GPIO_Init+0x204>
 8002472:	2303      	movs	r3, #3
 8002474:	e004      	b.n	8002480 <HAL_GPIO_Init+0x204>
 8002476:	2302      	movs	r3, #2
 8002478:	e002      	b.n	8002480 <HAL_GPIO_Init+0x204>
 800247a:	2301      	movs	r3, #1
 800247c:	e000      	b.n	8002480 <HAL_GPIO_Init+0x204>
 800247e:	2300      	movs	r3, #0
 8002480:	69fa      	ldr	r2, [r7, #28]
 8002482:	f002 0203 	and.w	r2, r2, #3
 8002486:	0092      	lsls	r2, r2, #2
 8002488:	4093      	lsls	r3, r2
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	4313      	orrs	r3, r2
 800248e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002490:	4935      	ldr	r1, [pc, #212]	@ (8002568 <HAL_GPIO_Init+0x2ec>)
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	089b      	lsrs	r3, r3, #2
 8002496:	3302      	adds	r3, #2
 8002498:	69ba      	ldr	r2, [r7, #24]
 800249a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800249e:	4b38      	ldr	r3, [pc, #224]	@ (8002580 <HAL_GPIO_Init+0x304>)
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	43db      	mvns	r3, r3
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	4013      	ands	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d003      	beq.n	80024c2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	4313      	orrs	r3, r2
 80024c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024c2:	4a2f      	ldr	r2, [pc, #188]	@ (8002580 <HAL_GPIO_Init+0x304>)
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002580 <HAL_GPIO_Init+0x304>)
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	43db      	mvns	r3, r3
 80024d2:	69ba      	ldr	r2, [r7, #24]
 80024d4:	4013      	ands	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d003      	beq.n	80024ec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024ec:	4a24      	ldr	r2, [pc, #144]	@ (8002580 <HAL_GPIO_Init+0x304>)
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024f2:	4b23      	ldr	r3, [pc, #140]	@ (8002580 <HAL_GPIO_Init+0x304>)
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	43db      	mvns	r3, r3
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	4013      	ands	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d003      	beq.n	8002516 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	4313      	orrs	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002516:	4a1a      	ldr	r2, [pc, #104]	@ (8002580 <HAL_GPIO_Init+0x304>)
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800251c:	4b18      	ldr	r3, [pc, #96]	@ (8002580 <HAL_GPIO_Init+0x304>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	43db      	mvns	r3, r3
 8002526:	69ba      	ldr	r2, [r7, #24]
 8002528:	4013      	ands	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d003      	beq.n	8002540 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	4313      	orrs	r3, r2
 800253e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002540:	4a0f      	ldr	r2, [pc, #60]	@ (8002580 <HAL_GPIO_Init+0x304>)
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	3301      	adds	r3, #1
 800254a:	61fb      	str	r3, [r7, #28]
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	2b0f      	cmp	r3, #15
 8002550:	f67f aea2 	bls.w	8002298 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002554:	bf00      	nop
 8002556:	bf00      	nop
 8002558:	3724      	adds	r7, #36	@ 0x24
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	40023800 	.word	0x40023800
 8002568:	40013800 	.word	0x40013800
 800256c:	40020000 	.word	0x40020000
 8002570:	40020400 	.word	0x40020400
 8002574:	40020800 	.word	0x40020800
 8002578:	40020c00 	.word	0x40020c00
 800257c:	40021000 	.word	0x40021000
 8002580:	40013c00 	.word	0x40013c00

08002584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	460b      	mov	r3, r1
 800258e:	807b      	strh	r3, [r7, #2]
 8002590:	4613      	mov	r3, r2
 8002592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002594:	787b      	ldrb	r3, [r7, #1]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d003      	beq.n	80025a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800259a:	887a      	ldrh	r2, [r7, #2]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025a0:	e003      	b.n	80025aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025a2:	887b      	ldrh	r3, [r7, #2]
 80025a4:	041a      	lsls	r2, r3, #16
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	619a      	str	r2, [r3, #24]
}
 80025aa:	bf00      	nop
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
	...

080025b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e267      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d075      	beq.n	80026c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80025d6:	4b88      	ldr	r3, [pc, #544]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f003 030c 	and.w	r3, r3, #12
 80025de:	2b04      	cmp	r3, #4
 80025e0:	d00c      	beq.n	80025fc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025e2:	4b85      	ldr	r3, [pc, #532]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80025ea:	2b08      	cmp	r3, #8
 80025ec:	d112      	bne.n	8002614 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025ee:	4b82      	ldr	r3, [pc, #520]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80025fa:	d10b      	bne.n	8002614 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025fc:	4b7e      	ldr	r3, [pc, #504]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d05b      	beq.n	80026c0 <HAL_RCC_OscConfig+0x108>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d157      	bne.n	80026c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e242      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800261c:	d106      	bne.n	800262c <HAL_RCC_OscConfig+0x74>
 800261e:	4b76      	ldr	r3, [pc, #472]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a75      	ldr	r2, [pc, #468]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 8002624:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002628:	6013      	str	r3, [r2, #0]
 800262a:	e01d      	b.n	8002668 <HAL_RCC_OscConfig+0xb0>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002634:	d10c      	bne.n	8002650 <HAL_RCC_OscConfig+0x98>
 8002636:	4b70      	ldr	r3, [pc, #448]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a6f      	ldr	r2, [pc, #444]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 800263c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002640:	6013      	str	r3, [r2, #0]
 8002642:	4b6d      	ldr	r3, [pc, #436]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a6c      	ldr	r2, [pc, #432]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 8002648:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800264c:	6013      	str	r3, [r2, #0]
 800264e:	e00b      	b.n	8002668 <HAL_RCC_OscConfig+0xb0>
 8002650:	4b69      	ldr	r3, [pc, #420]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a68      	ldr	r2, [pc, #416]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 8002656:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800265a:	6013      	str	r3, [r2, #0]
 800265c:	4b66      	ldr	r3, [pc, #408]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a65      	ldr	r2, [pc, #404]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 8002662:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002666:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d013      	beq.n	8002698 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002670:	f7ff f952 	bl	8001918 <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002678:	f7ff f94e 	bl	8001918 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b64      	cmp	r3, #100	@ 0x64
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e207      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800268a:	4b5b      	ldr	r3, [pc, #364]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d0f0      	beq.n	8002678 <HAL_RCC_OscConfig+0xc0>
 8002696:	e014      	b.n	80026c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002698:	f7ff f93e 	bl	8001918 <HAL_GetTick>
 800269c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026a0:	f7ff f93a 	bl	8001918 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b64      	cmp	r3, #100	@ 0x64
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e1f3      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026b2:	4b51      	ldr	r3, [pc, #324]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d1f0      	bne.n	80026a0 <HAL_RCC_OscConfig+0xe8>
 80026be:	e000      	b.n	80026c2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d063      	beq.n	8002796 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026ce:	4b4a      	ldr	r3, [pc, #296]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f003 030c 	and.w	r3, r3, #12
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d00b      	beq.n	80026f2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026da:	4b47      	ldr	r3, [pc, #284]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026e2:	2b08      	cmp	r3, #8
 80026e4:	d11c      	bne.n	8002720 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026e6:	4b44      	ldr	r3, [pc, #272]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d116      	bne.n	8002720 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026f2:	4b41      	ldr	r3, [pc, #260]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d005      	beq.n	800270a <HAL_RCC_OscConfig+0x152>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d001      	beq.n	800270a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e1c7      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800270a:	4b3b      	ldr	r3, [pc, #236]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	00db      	lsls	r3, r3, #3
 8002718:	4937      	ldr	r1, [pc, #220]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 800271a:	4313      	orrs	r3, r2
 800271c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800271e:	e03a      	b.n	8002796 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d020      	beq.n	800276a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002728:	4b34      	ldr	r3, [pc, #208]	@ (80027fc <HAL_RCC_OscConfig+0x244>)
 800272a:	2201      	movs	r2, #1
 800272c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800272e:	f7ff f8f3 	bl	8001918 <HAL_GetTick>
 8002732:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002734:	e008      	b.n	8002748 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002736:	f7ff f8ef 	bl	8001918 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d901      	bls.n	8002748 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e1a8      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002748:	4b2b      	ldr	r3, [pc, #172]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0302 	and.w	r3, r3, #2
 8002750:	2b00      	cmp	r3, #0
 8002752:	d0f0      	beq.n	8002736 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002754:	4b28      	ldr	r3, [pc, #160]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	00db      	lsls	r3, r3, #3
 8002762:	4925      	ldr	r1, [pc, #148]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 8002764:	4313      	orrs	r3, r2
 8002766:	600b      	str	r3, [r1, #0]
 8002768:	e015      	b.n	8002796 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800276a:	4b24      	ldr	r3, [pc, #144]	@ (80027fc <HAL_RCC_OscConfig+0x244>)
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002770:	f7ff f8d2 	bl	8001918 <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002778:	f7ff f8ce 	bl	8001918 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b02      	cmp	r3, #2
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e187      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800278a:	4b1b      	ldr	r3, [pc, #108]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1f0      	bne.n	8002778 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0308 	and.w	r3, r3, #8
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d036      	beq.n	8002810 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	695b      	ldr	r3, [r3, #20]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d016      	beq.n	80027d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027aa:	4b15      	ldr	r3, [pc, #84]	@ (8002800 <HAL_RCC_OscConfig+0x248>)
 80027ac:	2201      	movs	r2, #1
 80027ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b0:	f7ff f8b2 	bl	8001918 <HAL_GetTick>
 80027b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027b6:	e008      	b.n	80027ca <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027b8:	f7ff f8ae 	bl	8001918 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e167      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027ca:	4b0b      	ldr	r3, [pc, #44]	@ (80027f8 <HAL_RCC_OscConfig+0x240>)
 80027cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d0f0      	beq.n	80027b8 <HAL_RCC_OscConfig+0x200>
 80027d6:	e01b      	b.n	8002810 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027d8:	4b09      	ldr	r3, [pc, #36]	@ (8002800 <HAL_RCC_OscConfig+0x248>)
 80027da:	2200      	movs	r2, #0
 80027dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027de:	f7ff f89b 	bl	8001918 <HAL_GetTick>
 80027e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027e4:	e00e      	b.n	8002804 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027e6:	f7ff f897 	bl	8001918 <HAL_GetTick>
 80027ea:	4602      	mov	r2, r0
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d907      	bls.n	8002804 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80027f4:	2303      	movs	r3, #3
 80027f6:	e150      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
 80027f8:	40023800 	.word	0x40023800
 80027fc:	42470000 	.word	0x42470000
 8002800:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002804:	4b88      	ldr	r3, [pc, #544]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 8002806:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002808:	f003 0302 	and.w	r3, r3, #2
 800280c:	2b00      	cmp	r3, #0
 800280e:	d1ea      	bne.n	80027e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0304 	and.w	r3, r3, #4
 8002818:	2b00      	cmp	r3, #0
 800281a:	f000 8097 	beq.w	800294c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800281e:	2300      	movs	r3, #0
 8002820:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002822:	4b81      	ldr	r3, [pc, #516]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d10f      	bne.n	800284e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800282e:	2300      	movs	r3, #0
 8002830:	60bb      	str	r3, [r7, #8]
 8002832:	4b7d      	ldr	r3, [pc, #500]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 8002834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002836:	4a7c      	ldr	r2, [pc, #496]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 8002838:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800283c:	6413      	str	r3, [r2, #64]	@ 0x40
 800283e:	4b7a      	ldr	r3, [pc, #488]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 8002840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002846:	60bb      	str	r3, [r7, #8]
 8002848:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800284a:	2301      	movs	r3, #1
 800284c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800284e:	4b77      	ldr	r3, [pc, #476]	@ (8002a2c <HAL_RCC_OscConfig+0x474>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002856:	2b00      	cmp	r3, #0
 8002858:	d118      	bne.n	800288c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800285a:	4b74      	ldr	r3, [pc, #464]	@ (8002a2c <HAL_RCC_OscConfig+0x474>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a73      	ldr	r2, [pc, #460]	@ (8002a2c <HAL_RCC_OscConfig+0x474>)
 8002860:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002864:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002866:	f7ff f857 	bl	8001918 <HAL_GetTick>
 800286a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800286c:	e008      	b.n	8002880 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800286e:	f7ff f853 	bl	8001918 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	2b02      	cmp	r3, #2
 800287a:	d901      	bls.n	8002880 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e10c      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002880:	4b6a      	ldr	r3, [pc, #424]	@ (8002a2c <HAL_RCC_OscConfig+0x474>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002888:	2b00      	cmp	r3, #0
 800288a:	d0f0      	beq.n	800286e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d106      	bne.n	80028a2 <HAL_RCC_OscConfig+0x2ea>
 8002894:	4b64      	ldr	r3, [pc, #400]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 8002896:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002898:	4a63      	ldr	r2, [pc, #396]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 800289a:	f043 0301 	orr.w	r3, r3, #1
 800289e:	6713      	str	r3, [r2, #112]	@ 0x70
 80028a0:	e01c      	b.n	80028dc <HAL_RCC_OscConfig+0x324>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	2b05      	cmp	r3, #5
 80028a8:	d10c      	bne.n	80028c4 <HAL_RCC_OscConfig+0x30c>
 80028aa:	4b5f      	ldr	r3, [pc, #380]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 80028ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ae:	4a5e      	ldr	r2, [pc, #376]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 80028b0:	f043 0304 	orr.w	r3, r3, #4
 80028b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80028b6:	4b5c      	ldr	r3, [pc, #368]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 80028b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ba:	4a5b      	ldr	r2, [pc, #364]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 80028bc:	f043 0301 	orr.w	r3, r3, #1
 80028c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028c2:	e00b      	b.n	80028dc <HAL_RCC_OscConfig+0x324>
 80028c4:	4b58      	ldr	r3, [pc, #352]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 80028c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028c8:	4a57      	ldr	r2, [pc, #348]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 80028ca:	f023 0301 	bic.w	r3, r3, #1
 80028ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80028d0:	4b55      	ldr	r3, [pc, #340]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 80028d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d4:	4a54      	ldr	r2, [pc, #336]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 80028d6:	f023 0304 	bic.w	r3, r3, #4
 80028da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d015      	beq.n	8002910 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028e4:	f7ff f818 	bl	8001918 <HAL_GetTick>
 80028e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028ea:	e00a      	b.n	8002902 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ec:	f7ff f814 	bl	8001918 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e0cb      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002902:	4b49      	ldr	r3, [pc, #292]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 8002904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d0ee      	beq.n	80028ec <HAL_RCC_OscConfig+0x334>
 800290e:	e014      	b.n	800293a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002910:	f7ff f802 	bl	8001918 <HAL_GetTick>
 8002914:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002916:	e00a      	b.n	800292e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002918:	f7fe fffe 	bl	8001918 <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002926:	4293      	cmp	r3, r2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e0b5      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800292e:	4b3e      	ldr	r3, [pc, #248]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 8002930:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	2b00      	cmp	r3, #0
 8002938:	d1ee      	bne.n	8002918 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800293a:	7dfb      	ldrb	r3, [r7, #23]
 800293c:	2b01      	cmp	r3, #1
 800293e:	d105      	bne.n	800294c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002940:	4b39      	ldr	r3, [pc, #228]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 8002942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002944:	4a38      	ldr	r2, [pc, #224]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 8002946:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800294a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	2b00      	cmp	r3, #0
 8002952:	f000 80a1 	beq.w	8002a98 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002956:	4b34      	ldr	r3, [pc, #208]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f003 030c 	and.w	r3, r3, #12
 800295e:	2b08      	cmp	r3, #8
 8002960:	d05c      	beq.n	8002a1c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	699b      	ldr	r3, [r3, #24]
 8002966:	2b02      	cmp	r3, #2
 8002968:	d141      	bne.n	80029ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800296a:	4b31      	ldr	r3, [pc, #196]	@ (8002a30 <HAL_RCC_OscConfig+0x478>)
 800296c:	2200      	movs	r2, #0
 800296e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002970:	f7fe ffd2 	bl	8001918 <HAL_GetTick>
 8002974:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002976:	e008      	b.n	800298a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002978:	f7fe ffce 	bl	8001918 <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	2b02      	cmp	r3, #2
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e087      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800298a:	4b27      	ldr	r3, [pc, #156]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1f0      	bne.n	8002978 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	69da      	ldr	r2, [r3, #28]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6a1b      	ldr	r3, [r3, #32]
 800299e:	431a      	orrs	r2, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a4:	019b      	lsls	r3, r3, #6
 80029a6:	431a      	orrs	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ac:	085b      	lsrs	r3, r3, #1
 80029ae:	3b01      	subs	r3, #1
 80029b0:	041b      	lsls	r3, r3, #16
 80029b2:	431a      	orrs	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b8:	061b      	lsls	r3, r3, #24
 80029ba:	491b      	ldr	r1, [pc, #108]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a30 <HAL_RCC_OscConfig+0x478>)
 80029c2:	2201      	movs	r2, #1
 80029c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c6:	f7fe ffa7 	bl	8001918 <HAL_GetTick>
 80029ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029cc:	e008      	b.n	80029e0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ce:	f7fe ffa3 	bl	8001918 <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d901      	bls.n	80029e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e05c      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029e0:	4b11      	ldr	r3, [pc, #68]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d0f0      	beq.n	80029ce <HAL_RCC_OscConfig+0x416>
 80029ec:	e054      	b.n	8002a98 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ee:	4b10      	ldr	r3, [pc, #64]	@ (8002a30 <HAL_RCC_OscConfig+0x478>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f4:	f7fe ff90 	bl	8001918 <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029fc:	f7fe ff8c 	bl	8001918 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e045      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a0e:	4b06      	ldr	r3, [pc, #24]	@ (8002a28 <HAL_RCC_OscConfig+0x470>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1f0      	bne.n	80029fc <HAL_RCC_OscConfig+0x444>
 8002a1a:	e03d      	b.n	8002a98 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d107      	bne.n	8002a34 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e038      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	40007000 	.word	0x40007000
 8002a30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a34:	4b1b      	ldr	r3, [pc, #108]	@ (8002aa4 <HAL_RCC_OscConfig+0x4ec>)
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d028      	beq.n	8002a94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d121      	bne.n	8002a94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d11a      	bne.n	8002a94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a64:	4013      	ands	r3, r2
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d111      	bne.n	8002a94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a7a:	085b      	lsrs	r3, r3, #1
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d107      	bne.n	8002a94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d001      	beq.n	8002a98 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e000      	b.n	8002a9a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3718      	adds	r7, #24
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	40023800 	.word	0x40023800

08002aa8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d101      	bne.n	8002abc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e0cc      	b.n	8002c56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002abc:	4b68      	ldr	r3, [pc, #416]	@ (8002c60 <HAL_RCC_ClockConfig+0x1b8>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0307 	and.w	r3, r3, #7
 8002ac4:	683a      	ldr	r2, [r7, #0]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d90c      	bls.n	8002ae4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aca:	4b65      	ldr	r3, [pc, #404]	@ (8002c60 <HAL_RCC_ClockConfig+0x1b8>)
 8002acc:	683a      	ldr	r2, [r7, #0]
 8002ace:	b2d2      	uxtb	r2, r2
 8002ad0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ad2:	4b63      	ldr	r3, [pc, #396]	@ (8002c60 <HAL_RCC_ClockConfig+0x1b8>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0307 	and.w	r3, r3, #7
 8002ada:	683a      	ldr	r2, [r7, #0]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d001      	beq.n	8002ae4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e0b8      	b.n	8002c56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0302 	and.w	r3, r3, #2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d020      	beq.n	8002b32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0304 	and.w	r3, r3, #4
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d005      	beq.n	8002b08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002afc:	4b59      	ldr	r3, [pc, #356]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	4a58      	ldr	r2, [pc, #352]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002b02:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b06:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0308 	and.w	r3, r3, #8
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d005      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b14:	4b53      	ldr	r3, [pc, #332]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	4a52      	ldr	r2, [pc, #328]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b20:	4b50      	ldr	r3, [pc, #320]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	494d      	ldr	r1, [pc, #308]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d044      	beq.n	8002bc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d107      	bne.n	8002b56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b46:	4b47      	ldr	r3, [pc, #284]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d119      	bne.n	8002b86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e07f      	b.n	8002c56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d003      	beq.n	8002b66 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b62:	2b03      	cmp	r3, #3
 8002b64:	d107      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b66:	4b3f      	ldr	r3, [pc, #252]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d109      	bne.n	8002b86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e06f      	b.n	8002c56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b76:	4b3b      	ldr	r3, [pc, #236]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e067      	b.n	8002c56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b86:	4b37      	ldr	r3, [pc, #220]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	f023 0203 	bic.w	r2, r3, #3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	4934      	ldr	r1, [pc, #208]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002b94:	4313      	orrs	r3, r2
 8002b96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b98:	f7fe febe 	bl	8001918 <HAL_GetTick>
 8002b9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b9e:	e00a      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ba0:	f7fe feba 	bl	8001918 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e04f      	b.n	8002c56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bb6:	4b2b      	ldr	r3, [pc, #172]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f003 020c 	and.w	r2, r3, #12
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d1eb      	bne.n	8002ba0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bc8:	4b25      	ldr	r3, [pc, #148]	@ (8002c60 <HAL_RCC_ClockConfig+0x1b8>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0307 	and.w	r3, r3, #7
 8002bd0:	683a      	ldr	r2, [r7, #0]
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d20c      	bcs.n	8002bf0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bd6:	4b22      	ldr	r3, [pc, #136]	@ (8002c60 <HAL_RCC_ClockConfig+0x1b8>)
 8002bd8:	683a      	ldr	r2, [r7, #0]
 8002bda:	b2d2      	uxtb	r2, r2
 8002bdc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bde:	4b20      	ldr	r3, [pc, #128]	@ (8002c60 <HAL_RCC_ClockConfig+0x1b8>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0307 	and.w	r3, r3, #7
 8002be6:	683a      	ldr	r2, [r7, #0]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d001      	beq.n	8002bf0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e032      	b.n	8002c56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0304 	and.w	r3, r3, #4
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d008      	beq.n	8002c0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bfc:	4b19      	ldr	r3, [pc, #100]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	4916      	ldr	r1, [pc, #88]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0308 	and.w	r3, r3, #8
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d009      	beq.n	8002c2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c1a:	4b12      	ldr	r3, [pc, #72]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	490e      	ldr	r1, [pc, #56]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c2e:	f000 f821 	bl	8002c74 <HAL_RCC_GetSysClockFreq>
 8002c32:	4602      	mov	r2, r0
 8002c34:	4b0b      	ldr	r3, [pc, #44]	@ (8002c64 <HAL_RCC_ClockConfig+0x1bc>)
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	091b      	lsrs	r3, r3, #4
 8002c3a:	f003 030f 	and.w	r3, r3, #15
 8002c3e:	490a      	ldr	r1, [pc, #40]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c0>)
 8002c40:	5ccb      	ldrb	r3, [r1, r3]
 8002c42:	fa22 f303 	lsr.w	r3, r2, r3
 8002c46:	4a09      	ldr	r2, [pc, #36]	@ (8002c6c <HAL_RCC_ClockConfig+0x1c4>)
 8002c48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c4a:	4b09      	ldr	r3, [pc, #36]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c8>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7fe fe1e 	bl	8001890 <HAL_InitTick>

  return HAL_OK;
 8002c54:	2300      	movs	r3, #0
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	40023c00 	.word	0x40023c00
 8002c64:	40023800 	.word	0x40023800
 8002c68:	08004db4 	.word	0x08004db4
 8002c6c:	20000000 	.word	0x20000000
 8002c70:	20000004 	.word	0x20000004

08002c74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c78:	b094      	sub	sp, #80	@ 0x50
 8002c7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002c80:	2300      	movs	r3, #0
 8002c82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002c84:	2300      	movs	r3, #0
 8002c86:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c8c:	4b79      	ldr	r3, [pc, #484]	@ (8002e74 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 030c 	and.w	r3, r3, #12
 8002c94:	2b08      	cmp	r3, #8
 8002c96:	d00d      	beq.n	8002cb4 <HAL_RCC_GetSysClockFreq+0x40>
 8002c98:	2b08      	cmp	r3, #8
 8002c9a:	f200 80e1 	bhi.w	8002e60 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d002      	beq.n	8002ca8 <HAL_RCC_GetSysClockFreq+0x34>
 8002ca2:	2b04      	cmp	r3, #4
 8002ca4:	d003      	beq.n	8002cae <HAL_RCC_GetSysClockFreq+0x3a>
 8002ca6:	e0db      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ca8:	4b73      	ldr	r3, [pc, #460]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0x204>)
 8002caa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002cac:	e0db      	b.n	8002e66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cae:	4b73      	ldr	r3, [pc, #460]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0x208>)
 8002cb0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002cb2:	e0d8      	b.n	8002e66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cb4:	4b6f      	ldr	r3, [pc, #444]	@ (8002e74 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cbc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cbe:	4b6d      	ldr	r3, [pc, #436]	@ (8002e74 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d063      	beq.n	8002d92 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cca:	4b6a      	ldr	r3, [pc, #424]	@ (8002e74 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	099b      	lsrs	r3, r3, #6
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cd4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cdc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002cde:	2300      	movs	r3, #0
 8002ce0:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ce2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002ce6:	4622      	mov	r2, r4
 8002ce8:	462b      	mov	r3, r5
 8002cea:	f04f 0000 	mov.w	r0, #0
 8002cee:	f04f 0100 	mov.w	r1, #0
 8002cf2:	0159      	lsls	r1, r3, #5
 8002cf4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cf8:	0150      	lsls	r0, r2, #5
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	4621      	mov	r1, r4
 8002d00:	1a51      	subs	r1, r2, r1
 8002d02:	6139      	str	r1, [r7, #16]
 8002d04:	4629      	mov	r1, r5
 8002d06:	eb63 0301 	sbc.w	r3, r3, r1
 8002d0a:	617b      	str	r3, [r7, #20]
 8002d0c:	f04f 0200 	mov.w	r2, #0
 8002d10:	f04f 0300 	mov.w	r3, #0
 8002d14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d18:	4659      	mov	r1, fp
 8002d1a:	018b      	lsls	r3, r1, #6
 8002d1c:	4651      	mov	r1, sl
 8002d1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d22:	4651      	mov	r1, sl
 8002d24:	018a      	lsls	r2, r1, #6
 8002d26:	4651      	mov	r1, sl
 8002d28:	ebb2 0801 	subs.w	r8, r2, r1
 8002d2c:	4659      	mov	r1, fp
 8002d2e:	eb63 0901 	sbc.w	r9, r3, r1
 8002d32:	f04f 0200 	mov.w	r2, #0
 8002d36:	f04f 0300 	mov.w	r3, #0
 8002d3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d46:	4690      	mov	r8, r2
 8002d48:	4699      	mov	r9, r3
 8002d4a:	4623      	mov	r3, r4
 8002d4c:	eb18 0303 	adds.w	r3, r8, r3
 8002d50:	60bb      	str	r3, [r7, #8]
 8002d52:	462b      	mov	r3, r5
 8002d54:	eb49 0303 	adc.w	r3, r9, r3
 8002d58:	60fb      	str	r3, [r7, #12]
 8002d5a:	f04f 0200 	mov.w	r2, #0
 8002d5e:	f04f 0300 	mov.w	r3, #0
 8002d62:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002d66:	4629      	mov	r1, r5
 8002d68:	024b      	lsls	r3, r1, #9
 8002d6a:	4621      	mov	r1, r4
 8002d6c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d70:	4621      	mov	r1, r4
 8002d72:	024a      	lsls	r2, r1, #9
 8002d74:	4610      	mov	r0, r2
 8002d76:	4619      	mov	r1, r3
 8002d78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d80:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002d84:	f7fd fcc0 	bl	8000708 <__aeabi_uldivmod>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d90:	e058      	b.n	8002e44 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d92:	4b38      	ldr	r3, [pc, #224]	@ (8002e74 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	099b      	lsrs	r3, r3, #6
 8002d98:	2200      	movs	r2, #0
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	4611      	mov	r1, r2
 8002d9e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002da2:	623b      	str	r3, [r7, #32]
 8002da4:	2300      	movs	r3, #0
 8002da6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002da8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002dac:	4642      	mov	r2, r8
 8002dae:	464b      	mov	r3, r9
 8002db0:	f04f 0000 	mov.w	r0, #0
 8002db4:	f04f 0100 	mov.w	r1, #0
 8002db8:	0159      	lsls	r1, r3, #5
 8002dba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dbe:	0150      	lsls	r0, r2, #5
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	4641      	mov	r1, r8
 8002dc6:	ebb2 0a01 	subs.w	sl, r2, r1
 8002dca:	4649      	mov	r1, r9
 8002dcc:	eb63 0b01 	sbc.w	fp, r3, r1
 8002dd0:	f04f 0200 	mov.w	r2, #0
 8002dd4:	f04f 0300 	mov.w	r3, #0
 8002dd8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002ddc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002de0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002de4:	ebb2 040a 	subs.w	r4, r2, sl
 8002de8:	eb63 050b 	sbc.w	r5, r3, fp
 8002dec:	f04f 0200 	mov.w	r2, #0
 8002df0:	f04f 0300 	mov.w	r3, #0
 8002df4:	00eb      	lsls	r3, r5, #3
 8002df6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002dfa:	00e2      	lsls	r2, r4, #3
 8002dfc:	4614      	mov	r4, r2
 8002dfe:	461d      	mov	r5, r3
 8002e00:	4643      	mov	r3, r8
 8002e02:	18e3      	adds	r3, r4, r3
 8002e04:	603b      	str	r3, [r7, #0]
 8002e06:	464b      	mov	r3, r9
 8002e08:	eb45 0303 	adc.w	r3, r5, r3
 8002e0c:	607b      	str	r3, [r7, #4]
 8002e0e:	f04f 0200 	mov.w	r2, #0
 8002e12:	f04f 0300 	mov.w	r3, #0
 8002e16:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e1a:	4629      	mov	r1, r5
 8002e1c:	028b      	lsls	r3, r1, #10
 8002e1e:	4621      	mov	r1, r4
 8002e20:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e24:	4621      	mov	r1, r4
 8002e26:	028a      	lsls	r2, r1, #10
 8002e28:	4610      	mov	r0, r2
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e2e:	2200      	movs	r2, #0
 8002e30:	61bb      	str	r3, [r7, #24]
 8002e32:	61fa      	str	r2, [r7, #28]
 8002e34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e38:	f7fd fc66 	bl	8000708 <__aeabi_uldivmod>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	460b      	mov	r3, r1
 8002e40:	4613      	mov	r3, r2
 8002e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e44:	4b0b      	ldr	r3, [pc, #44]	@ (8002e74 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	0c1b      	lsrs	r3, r3, #16
 8002e4a:	f003 0303 	and.w	r3, r3, #3
 8002e4e:	3301      	adds	r3, #1
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002e54:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e5c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e5e:	e002      	b.n	8002e66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e60:	4b05      	ldr	r3, [pc, #20]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0x204>)
 8002e62:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3750      	adds	r7, #80	@ 0x50
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e72:	bf00      	nop
 8002e74:	40023800 	.word	0x40023800
 8002e78:	00f42400 	.word	0x00f42400
 8002e7c:	007a1200 	.word	0x007a1200

08002e80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e07b      	b.n	8002f8a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d108      	bne.n	8002eac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ea2:	d009      	beq.n	8002eb8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	61da      	str	r2, [r3, #28]
 8002eaa:	e005      	b.n	8002eb8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d106      	bne.n	8002ed8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f7fe fabc 	bl	8001450 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2202      	movs	r2, #2
 8002edc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002eee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002f00:	431a      	orrs	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f0a:	431a      	orrs	r2, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	691b      	ldr	r3, [r3, #16]
 8002f10:	f003 0302 	and.w	r3, r3, #2
 8002f14:	431a      	orrs	r2, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	695b      	ldr	r3, [r3, #20]
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	431a      	orrs	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f28:	431a      	orrs	r2, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	69db      	ldr	r3, [r3, #28]
 8002f2e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f32:	431a      	orrs	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6a1b      	ldr	r3, [r3, #32]
 8002f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f3c:	ea42 0103 	orr.w	r1, r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f44:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	699b      	ldr	r3, [r3, #24]
 8002f54:	0c1b      	lsrs	r3, r3, #16
 8002f56:	f003 0104 	and.w	r1, r3, #4
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5e:	f003 0210 	and.w	r2, r3, #16
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	69da      	ldr	r2, [r3, #28]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f78:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002f88:	2300      	movs	r3, #0
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3708      	adds	r7, #8
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}

08002f92 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f92:	b580      	push	{r7, lr}
 8002f94:	b088      	sub	sp, #32
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	60f8      	str	r0, [r7, #12]
 8002f9a:	60b9      	str	r1, [r7, #8]
 8002f9c:	603b      	str	r3, [r7, #0]
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002fa2:	f7fe fcb9 	bl	8001918 <HAL_GetTick>
 8002fa6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002fa8:	88fb      	ldrh	r3, [r7, #6]
 8002faa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d001      	beq.n	8002fbc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002fb8:	2302      	movs	r3, #2
 8002fba:	e12a      	b.n	8003212 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d002      	beq.n	8002fc8 <HAL_SPI_Transmit+0x36>
 8002fc2:	88fb      	ldrh	r3, [r7, #6]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d101      	bne.n	8002fcc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e122      	b.n	8003212 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d101      	bne.n	8002fda <HAL_SPI_Transmit+0x48>
 8002fd6:	2302      	movs	r3, #2
 8002fd8:	e11b      	b.n	8003212 <HAL_SPI_Transmit+0x280>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2203      	movs	r2, #3
 8002fe6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	68ba      	ldr	r2, [r7, #8]
 8002ff4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	88fa      	ldrh	r2, [r7, #6]
 8002ffa:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	88fa      	ldrh	r2, [r7, #6]
 8003000:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2200      	movs	r2, #0
 8003006:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2200      	movs	r2, #0
 800300c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2200      	movs	r2, #0
 8003012:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003028:	d10f      	bne.n	800304a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003038:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003048:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003054:	2b40      	cmp	r3, #64	@ 0x40
 8003056:	d007      	beq.n	8003068 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003066:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003070:	d152      	bne.n	8003118 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d002      	beq.n	8003080 <HAL_SPI_Transmit+0xee>
 800307a:	8b7b      	ldrh	r3, [r7, #26]
 800307c:	2b01      	cmp	r3, #1
 800307e:	d145      	bne.n	800310c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003084:	881a      	ldrh	r2, [r3, #0]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003090:	1c9a      	adds	r2, r3, #2
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800309a:	b29b      	uxth	r3, r3
 800309c:	3b01      	subs	r3, #1
 800309e:	b29a      	uxth	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80030a4:	e032      	b.n	800310c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	f003 0302 	and.w	r3, r3, #2
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d112      	bne.n	80030da <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b8:	881a      	ldrh	r2, [r3, #0]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c4:	1c9a      	adds	r2, r3, #2
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	3b01      	subs	r3, #1
 80030d2:	b29a      	uxth	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80030d8:	e018      	b.n	800310c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030da:	f7fe fc1d 	bl	8001918 <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	683a      	ldr	r2, [r7, #0]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d803      	bhi.n	80030f2 <HAL_SPI_Transmit+0x160>
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f0:	d102      	bne.n	80030f8 <HAL_SPI_Transmit+0x166>
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d109      	bne.n	800310c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	e082      	b.n	8003212 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003110:	b29b      	uxth	r3, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1c7      	bne.n	80030a6 <HAL_SPI_Transmit+0x114>
 8003116:	e053      	b.n	80031c0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d002      	beq.n	8003126 <HAL_SPI_Transmit+0x194>
 8003120:	8b7b      	ldrh	r3, [r7, #26]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d147      	bne.n	80031b6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	330c      	adds	r3, #12
 8003130:	7812      	ldrb	r2, [r2, #0]
 8003132:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003138:	1c5a      	adds	r2, r3, #1
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003142:	b29b      	uxth	r3, r3
 8003144:	3b01      	subs	r3, #1
 8003146:	b29a      	uxth	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800314c:	e033      	b.n	80031b6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f003 0302 	and.w	r3, r3, #2
 8003158:	2b02      	cmp	r3, #2
 800315a:	d113      	bne.n	8003184 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	330c      	adds	r3, #12
 8003166:	7812      	ldrb	r2, [r2, #0]
 8003168:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800316e:	1c5a      	adds	r2, r3, #1
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003178:	b29b      	uxth	r3, r3
 800317a:	3b01      	subs	r3, #1
 800317c:	b29a      	uxth	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003182:	e018      	b.n	80031b6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003184:	f7fe fbc8 	bl	8001918 <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	683a      	ldr	r2, [r7, #0]
 8003190:	429a      	cmp	r2, r3
 8003192:	d803      	bhi.n	800319c <HAL_SPI_Transmit+0x20a>
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800319a:	d102      	bne.n	80031a2 <HAL_SPI_Transmit+0x210>
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d109      	bne.n	80031b6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2201      	movs	r2, #1
 80031a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e02d      	b.n	8003212 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d1c6      	bne.n	800314e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80031c0:	69fa      	ldr	r2, [r7, #28]
 80031c2:	6839      	ldr	r1, [r7, #0]
 80031c4:	68f8      	ldr	r0, [r7, #12]
 80031c6:	f000 fa07 	bl	80035d8 <SPI_EndRxTxTransaction>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d002      	beq.n	80031d6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2220      	movs	r2, #32
 80031d4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d10a      	bne.n	80031f4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80031de:	2300      	movs	r3, #0
 80031e0:	617b      	str	r3, [r7, #20]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	617b      	str	r3, [r7, #20]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	617b      	str	r3, [r7, #20]
 80031f2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e000      	b.n	8003212 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003210:	2300      	movs	r3, #0
  }
}
 8003212:	4618      	mov	r0, r3
 8003214:	3720      	adds	r7, #32
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
	...

0800321c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	4613      	mov	r3, r2
 8003228:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b01      	cmp	r3, #1
 8003234:	d001      	beq.n	800323a <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8003236:	2302      	movs	r3, #2
 8003238:	e097      	b.n	800336a <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d002      	beq.n	8003246 <HAL_SPI_Transmit_DMA+0x2a>
 8003240:	88fb      	ldrh	r3, [r7, #6]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e08f      	b.n	800336a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003250:	2b01      	cmp	r3, #1
 8003252:	d101      	bne.n	8003258 <HAL_SPI_Transmit_DMA+0x3c>
 8003254:	2302      	movs	r3, #2
 8003256:	e088      	b.n	800336a <HAL_SPI_Transmit_DMA+0x14e>
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2203      	movs	r2, #3
 8003264:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2200      	movs	r2, #0
 800326c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	68ba      	ldr	r2, [r7, #8]
 8003272:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	88fa      	ldrh	r2, [r7, #6]
 8003278:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	88fa      	ldrh	r2, [r7, #6]
 800327e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2200      	movs	r2, #0
 8003284:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032a6:	d10f      	bne.n	80032c8 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80032b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032cc:	4a29      	ldr	r2, [pc, #164]	@ (8003374 <HAL_SPI_Transmit_DMA+0x158>)
 80032ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032d4:	4a28      	ldr	r2, [pc, #160]	@ (8003378 <HAL_SPI_Transmit_DMA+0x15c>)
 80032d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032dc:	4a27      	ldr	r2, [pc, #156]	@ (800337c <HAL_SPI_Transmit_DMA+0x160>)
 80032de:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032e4:	2200      	movs	r2, #0
 80032e6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f0:	4619      	mov	r1, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	330c      	adds	r3, #12
 80032f8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032fe:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003300:	f7fe fcfa 	bl	8001cf8 <HAL_DMA_Start_IT>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00b      	beq.n	8003322 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800330e:	f043 0210 	orr.w	r2, r3, #16
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e023      	b.n	800336a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800332c:	2b40      	cmp	r3, #64	@ 0x40
 800332e:	d007      	beq.n	8003340 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800333e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2200      	movs	r2, #0
 8003344:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f042 0220 	orr.w	r2, r2, #32
 8003356:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	685a      	ldr	r2, [r3, #4]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f042 0202 	orr.w	r2, r2, #2
 8003366:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	0800346d 	.word	0x0800346d
 8003378:	080033c5 	.word	0x080033c5
 800337c:	08003489 	.word	0x08003489

08003380 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800339c:	bf00      	nop
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr

080033a8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033b6:	b2db      	uxtb	r3, r3
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b086      	sub	sp, #24
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033d0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033d2:	f7fe faa1 	bl	8001918 <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033e6:	d03b      	beq.n	8003460 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f022 0220 	bic.w	r2, r2, #32
 80033f6:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685a      	ldr	r2, [r3, #4]
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 0202 	bic.w	r2, r2, #2
 8003406:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	2164      	movs	r1, #100	@ 0x64
 800340c:	6978      	ldr	r0, [r7, #20]
 800340e:	f000 f8e3 	bl	80035d8 <SPI_EndRxTxTransaction>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d005      	beq.n	8003424 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800341c:	f043 0220 	orr.w	r2, r3, #32
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d10a      	bne.n	8003442 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800342c:	2300      	movs	r3, #0
 800342e:	60fb      	str	r3, [r7, #12]
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	60fb      	str	r3, [r7, #12]
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	60fb      	str	r3, [r7, #12]
 8003440:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	2200      	movs	r2, #0
 8003446:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003454:	2b00      	cmp	r3, #0
 8003456:	d003      	beq.n	8003460 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003458:	6978      	ldr	r0, [r7, #20]
 800345a:	f7ff ff9b 	bl	8003394 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800345e:	e002      	b.n	8003466 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8003460:	6978      	ldr	r0, [r7, #20]
 8003462:	f7fd fca9 	bl	8000db8 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003478:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f7ff ff80 	bl	8003380 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003480:	bf00      	nop
 8003482:	3710      	adds	r7, #16
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}

08003488 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003494:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	685a      	ldr	r2, [r3, #4]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f022 0203 	bic.w	r2, r2, #3
 80034a4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034aa:	f043 0210 	orr.w	r2, r3, #16
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2201      	movs	r2, #1
 80034b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80034ba:	68f8      	ldr	r0, [r7, #12]
 80034bc:	f7ff ff6a 	bl	8003394 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80034c0:	bf00      	nop
 80034c2:	3710      	adds	r7, #16
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b088      	sub	sp, #32
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	603b      	str	r3, [r7, #0]
 80034d4:	4613      	mov	r3, r2
 80034d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80034d8:	f7fe fa1e 	bl	8001918 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e0:	1a9b      	subs	r3, r3, r2
 80034e2:	683a      	ldr	r2, [r7, #0]
 80034e4:	4413      	add	r3, r2
 80034e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80034e8:	f7fe fa16 	bl	8001918 <HAL_GetTick>
 80034ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80034ee:	4b39      	ldr	r3, [pc, #228]	@ (80035d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	015b      	lsls	r3, r3, #5
 80034f4:	0d1b      	lsrs	r3, r3, #20
 80034f6:	69fa      	ldr	r2, [r7, #28]
 80034f8:	fb02 f303 	mul.w	r3, r2, r3
 80034fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034fe:	e055      	b.n	80035ac <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003506:	d051      	beq.n	80035ac <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003508:	f7fe fa06 	bl	8001918 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	69fa      	ldr	r2, [r7, #28]
 8003514:	429a      	cmp	r2, r3
 8003516:	d902      	bls.n	800351e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d13d      	bne.n	800359a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	685a      	ldr	r2, [r3, #4]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800352c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003536:	d111      	bne.n	800355c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003540:	d004      	beq.n	800354c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800354a:	d107      	bne.n	800355c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800355a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003560:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003564:	d10f      	bne.n	8003586 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003574:	601a      	str	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003584:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2201      	movs	r2, #1
 800358a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e018      	b.n	80035cc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d102      	bne.n	80035a6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80035a0:	2300      	movs	r3, #0
 80035a2:	61fb      	str	r3, [r7, #28]
 80035a4:	e002      	b.n	80035ac <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	3b01      	subs	r3, #1
 80035aa:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	689a      	ldr	r2, [r3, #8]
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	4013      	ands	r3, r2
 80035b6:	68ba      	ldr	r2, [r7, #8]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	bf0c      	ite	eq
 80035bc:	2301      	moveq	r3, #1
 80035be:	2300      	movne	r3, #0
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	461a      	mov	r2, r3
 80035c4:	79fb      	ldrb	r3, [r7, #7]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d19a      	bne.n	8003500 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3720      	adds	r7, #32
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	20000000 	.word	0x20000000

080035d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b088      	sub	sp, #32
 80035dc:	af02      	add	r7, sp, #8
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	9300      	str	r3, [sp, #0]
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	2201      	movs	r2, #1
 80035ec:	2102      	movs	r1, #2
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	f7ff ff6a 	bl	80034c8 <SPI_WaitFlagStateUntilTimeout>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d007      	beq.n	800360a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035fe:	f043 0220 	orr.w	r2, r3, #32
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e032      	b.n	8003670 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800360a:	4b1b      	ldr	r3, [pc, #108]	@ (8003678 <SPI_EndRxTxTransaction+0xa0>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a1b      	ldr	r2, [pc, #108]	@ (800367c <SPI_EndRxTxTransaction+0xa4>)
 8003610:	fba2 2303 	umull	r2, r3, r2, r3
 8003614:	0d5b      	lsrs	r3, r3, #21
 8003616:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800361a:	fb02 f303 	mul.w	r3, r2, r3
 800361e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003628:	d112      	bne.n	8003650 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	9300      	str	r3, [sp, #0]
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	2200      	movs	r2, #0
 8003632:	2180      	movs	r1, #128	@ 0x80
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f7ff ff47 	bl	80034c8 <SPI_WaitFlagStateUntilTimeout>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d016      	beq.n	800366e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003644:	f043 0220 	orr.w	r2, r3, #32
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e00f      	b.n	8003670 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00a      	beq.n	800366c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	3b01      	subs	r3, #1
 800365a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003666:	2b80      	cmp	r3, #128	@ 0x80
 8003668:	d0f2      	beq.n	8003650 <SPI_EndRxTxTransaction+0x78>
 800366a:	e000      	b.n	800366e <SPI_EndRxTxTransaction+0x96>
        break;
 800366c:	bf00      	nop
  }

  return HAL_OK;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	3718      	adds	r7, #24
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	20000000 	.word	0x20000000
 800367c:	165e9f81 	.word	0x165e9f81

08003680 <code>:
static const uint8_t RIGHT = 0b0010;
static const uint8_t BOTTOM = 0b0100;
static const uint8_t TOP = 0b1000;

static uint8_t code(int16_t x0, int16_t y0, window_t window)
{
 8003680:	b490      	push	{r4, r7}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	4604      	mov	r4, r0
 8003688:	4608      	mov	r0, r1
 800368a:	1d39      	adds	r1, r7, #4
 800368c:	e881 000c 	stmia.w	r1, {r2, r3}
 8003690:	4623      	mov	r3, r4
 8003692:	81fb      	strh	r3, [r7, #14]
 8003694:	4603      	mov	r3, r0
 8003696:	81bb      	strh	r3, [r7, #12]
    uint8_t code = INSIDE;
 8003698:	2300      	movs	r3, #0
 800369a:	75fb      	strb	r3, [r7, #23]

    if (x0 < window.x0) {
 800369c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80036a0:	88ba      	ldrh	r2, [r7, #4]
 80036a2:	4293      	cmp	r3, r2
 80036a4:	da04      	bge.n	80036b0 <code+0x30>
        code |= LEFT;
 80036a6:	2201      	movs	r2, #1
 80036a8:	7dfb      	ldrb	r3, [r7, #23]
 80036aa:	4313      	orrs	r3, r2
 80036ac:	75fb      	strb	r3, [r7, #23]
 80036ae:	e008      	b.n	80036c2 <code+0x42>
    } else if (x0 > window.x1) {
 80036b0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80036b4:	893a      	ldrh	r2, [r7, #8]
 80036b6:	4293      	cmp	r3, r2
 80036b8:	dd03      	ble.n	80036c2 <code+0x42>
        code |= RIGHT;
 80036ba:	2202      	movs	r2, #2
 80036bc:	7dfb      	ldrb	r3, [r7, #23]
 80036be:	4313      	orrs	r3, r2
 80036c0:	75fb      	strb	r3, [r7, #23]
    } if (y0 < window.y0) {
 80036c2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80036c6:	88fa      	ldrh	r2, [r7, #6]
 80036c8:	4293      	cmp	r3, r2
 80036ca:	da04      	bge.n	80036d6 <code+0x56>
        code |= BOTTOM;
 80036cc:	2204      	movs	r2, #4
 80036ce:	7dfb      	ldrb	r3, [r7, #23]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	75fb      	strb	r3, [r7, #23]
 80036d4:	e008      	b.n	80036e8 <code+0x68>
    } else if (y0 > window.y1) {
 80036d6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80036da:	897a      	ldrh	r2, [r7, #10]
 80036dc:	4293      	cmp	r3, r2
 80036de:	dd03      	ble.n	80036e8 <code+0x68>
        code |= TOP;
 80036e0:	2208      	movs	r2, #8
 80036e2:	7dfb      	ldrb	r3, [r7, #23]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	75fb      	strb	r3, [r7, #23]
    }

    return code;
 80036e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3718      	adds	r7, #24
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bc90      	pop	{r4, r7}
 80036f2:	4770      	bx	lr

080036f4 <clip_line>:

bool clip_line(int16_t *x0, int16_t *y0, int16_t *x1, int16_t *y1, window_t window)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b088      	sub	sp, #32
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	607a      	str	r2, [r7, #4]
 8003700:	603b      	str	r3, [r7, #0]
    uint8_t code0 = code(*x0, *y0, window);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f9b3 0000 	ldrsh.w	r0, [r3]
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	f9b3 1000 	ldrsh.w	r1, [r3]
 800370e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003712:	cb0c      	ldmia	r3, {r2, r3}
 8003714:	f7ff ffb4 	bl	8003680 <code>
 8003718:	4603      	mov	r3, r0
 800371a:	77fb      	strb	r3, [r7, #31]
    uint8_t code1 = code(*x1, *y1, window);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f9b3 0000 	ldrsh.w	r0, [r3]
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	f9b3 1000 	ldrsh.w	r1, [r3]
 8003728:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800372c:	cb0c      	ldmia	r3, {r2, r3}
 800372e:	f7ff ffa7 	bl	8003680 <code>
 8003732:	4603      	mov	r3, r0
 8003734:	77bb      	strb	r3, [r7, #30]

    bool accept = false;
 8003736:	2300      	movs	r3, #0
 8003738:	777b      	strb	r3, [r7, #29]

    while (true) {
        if (!(code0 | code1)) {
 800373a:	7ffa      	ldrb	r2, [r7, #31]
 800373c:	7fbb      	ldrb	r3, [r7, #30]
 800373e:	4313      	orrs	r3, r2
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b00      	cmp	r3, #0
 8003744:	d102      	bne.n	800374c <clip_line+0x58>
            /* Both endpoints inside clipping window, trivial accept. */
            accept = true;
 8003746:	2301      	movs	r3, #1
 8003748:	777b      	strb	r3, [r7, #29]
            break;
 800374a:	e0e9      	b.n	8003920 <clip_line+0x22c>
        } else if (code0 & code1) {
 800374c:	7ffa      	ldrb	r2, [r7, #31]
 800374e:	7fbb      	ldrb	r3, [r7, #30]
 8003750:	4013      	ands	r3, r2
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b00      	cmp	r3, #0
 8003756:	f040 80e2 	bne.w	800391e <clip_line+0x22a>
            /* Both endpoints outside clipping window, trivial reject. */
            break;
        } else {
            /* Part of line inside clipping window, nontrivial situation. */

            int16_t x = 0;
 800375a:	2300      	movs	r3, #0
 800375c:	837b      	strh	r3, [r7, #26]
            int16_t y = 0;
 800375e:	2300      	movs	r3, #0
 8003760:	833b      	strh	r3, [r7, #24]
            uint8_t code3 = code0 ? code0 : code1;
 8003762:	7ffb      	ldrb	r3, [r7, #31]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d001      	beq.n	800376c <clip_line+0x78>
 8003768:	7ffb      	ldrb	r3, [r7, #31]
 800376a:	e000      	b.n	800376e <clip_line+0x7a>
 800376c:	7fbb      	ldrb	r3, [r7, #30]
 800376e:	75fb      	strb	r3, [r7, #23]

            /* Find intersection point. */
            /* slope = (y1 - y0) / (x1 - x0) */
            /* x = x0 + (1 / slope) * (ym - y0), where ym is ymin or ymax */
            /* y = y0 + slope * (xm - x0), where xm is xmin or xmax */
            if (code3 & TOP) {
 8003770:	2208      	movs	r2, #8
 8003772:	7dfb      	ldrb	r3, [r7, #23]
 8003774:	4013      	ands	r3, r2
 8003776:	b2db      	uxtb	r3, r3
 8003778:	2b00      	cmp	r3, #0
 800377a:	d024      	beq.n	80037c6 <clip_line+0xd2>
                x = *x0 + (*x1 - *x0) * (window.y1 - *y0) / (*y1 - *y0);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003782:	b29a      	uxth	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f9b3 3000 	ldrsh.w	r3, [r3]
 800378a:	4619      	mov	r1, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003792:	1acb      	subs	r3, r1, r3
 8003794:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8003796:	4608      	mov	r0, r1
 8003798:	68b9      	ldr	r1, [r7, #8]
 800379a:	f9b1 1000 	ldrsh.w	r1, [r1]
 800379e:	1a41      	subs	r1, r0, r1
 80037a0:	fb03 f101 	mul.w	r1, r3, r1
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037aa:	4618      	mov	r0, r3
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037b2:	1ac3      	subs	r3, r0, r3
 80037b4:	fb91 f3f3 	sdiv	r3, r1, r3
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	4413      	add	r3, r2
 80037bc:	b29b      	uxth	r3, r3
 80037be:	837b      	strh	r3, [r7, #26]
                y = window.y1;
 80037c0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80037c2:	833b      	strh	r3, [r7, #24]
 80037c4:	e07f      	b.n	80038c6 <clip_line+0x1d2>
            } else if (code3 & BOTTOM) {
 80037c6:	2204      	movs	r2, #4
 80037c8:	7dfb      	ldrb	r3, [r7, #23]
 80037ca:	4013      	ands	r3, r2
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d024      	beq.n	800381c <clip_line+0x128>
                x = *x0 + (*x1 - *x0) * (window.y0 - *y0) / (*y1 - *y0);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037d8:	b29a      	uxth	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037e0:	4619      	mov	r1, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037e8:	1acb      	subs	r3, r1, r3
 80037ea:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80037ec:	4608      	mov	r0, r1
 80037ee:	68b9      	ldr	r1, [r7, #8]
 80037f0:	f9b1 1000 	ldrsh.w	r1, [r1]
 80037f4:	1a41      	subs	r1, r0, r1
 80037f6:	fb03 f101 	mul.w	r1, r3, r1
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003800:	4618      	mov	r0, r3
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003808:	1ac3      	subs	r3, r0, r3
 800380a:	fb91 f3f3 	sdiv	r3, r1, r3
 800380e:	b29b      	uxth	r3, r3
 8003810:	4413      	add	r3, r2
 8003812:	b29b      	uxth	r3, r3
 8003814:	837b      	strh	r3, [r7, #26]
                y = window.y0;
 8003816:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003818:	833b      	strh	r3, [r7, #24]
 800381a:	e054      	b.n	80038c6 <clip_line+0x1d2>
            } else if (code3 & RIGHT) {
 800381c:	2202      	movs	r2, #2
 800381e:	7dfb      	ldrb	r3, [r7, #23]
 8003820:	4013      	ands	r3, r2
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b00      	cmp	r3, #0
 8003826:	d024      	beq.n	8003872 <clip_line+0x17e>
                y = *y0 + (*y1 - *y0) * (window.x1 - *x0) / (*x1 - *x0);
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800382e:	b29a      	uxth	r2, r3
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003836:	4619      	mov	r1, r3
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800383e:	1acb      	subs	r3, r1, r3
 8003840:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8003842:	4608      	mov	r0, r1
 8003844:	68f9      	ldr	r1, [r7, #12]
 8003846:	f9b1 1000 	ldrsh.w	r1, [r1]
 800384a:	1a41      	subs	r1, r0, r1
 800384c:	fb03 f101 	mul.w	r1, r3, r1
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003856:	4618      	mov	r0, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800385e:	1ac3      	subs	r3, r0, r3
 8003860:	fb91 f3f3 	sdiv	r3, r1, r3
 8003864:	b29b      	uxth	r3, r3
 8003866:	4413      	add	r3, r2
 8003868:	b29b      	uxth	r3, r3
 800386a:	833b      	strh	r3, [r7, #24]
                x = window.x1;
 800386c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800386e:	837b      	strh	r3, [r7, #26]
 8003870:	e029      	b.n	80038c6 <clip_line+0x1d2>
            }  else if (code3 & LEFT) {
 8003872:	2201      	movs	r2, #1
 8003874:	7dfb      	ldrb	r3, [r7, #23]
 8003876:	4013      	ands	r3, r2
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d023      	beq.n	80038c6 <clip_line+0x1d2>
                y = *y0 + (*y1 - *y0) * (window.x0 - *x0) / (*x1 - *x0);
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003884:	b29a      	uxth	r2, r3
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	f9b3 3000 	ldrsh.w	r3, [r3]
 800388c:	4619      	mov	r1, r3
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003894:	1acb      	subs	r3, r1, r3
 8003896:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8003898:	4608      	mov	r0, r1
 800389a:	68f9      	ldr	r1, [r7, #12]
 800389c:	f9b1 1000 	ldrsh.w	r1, [r1]
 80038a0:	1a41      	subs	r1, r0, r1
 80038a2:	fb03 f101 	mul.w	r1, r3, r1
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038ac:	4618      	mov	r0, r3
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038b4:	1ac3      	subs	r3, r0, r3
 80038b6:	fb91 f3f3 	sdiv	r3, r1, r3
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	4413      	add	r3, r2
 80038be:	b29b      	uxth	r3, r3
 80038c0:	833b      	strh	r3, [r7, #24]
                x = window.x0;
 80038c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80038c4:	837b      	strh	r3, [r7, #26]
            }

            /* Replace the outside point with the intersection point. */
            if (code3 == code0) {
 80038c6:	7dfa      	ldrb	r2, [r7, #23]
 80038c8:	7ffb      	ldrb	r3, [r7, #31]
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d113      	bne.n	80038f6 <clip_line+0x202>
                *x0 = x;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8b7a      	ldrh	r2, [r7, #26]
 80038d2:	801a      	strh	r2, [r3, #0]
                *y0 = y;
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	8b3a      	ldrh	r2, [r7, #24]
 80038d8:	801a      	strh	r2, [r3, #0]
                code0 = code(*x0, *y0, window);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f9b3 0000 	ldrsh.w	r0, [r3]
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	f9b3 1000 	ldrsh.w	r1, [r3]
 80038e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80038ea:	cb0c      	ldmia	r3, {r2, r3}
 80038ec:	f7ff fec8 	bl	8003680 <code>
 80038f0:	4603      	mov	r3, r0
 80038f2:	77fb      	strb	r3, [r7, #31]
 80038f4:	e721      	b.n	800373a <clip_line+0x46>
            } else {
                *x1 = x;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	8b7a      	ldrh	r2, [r7, #26]
 80038fa:	801a      	strh	r2, [r3, #0]
                *y1 = y;
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	8b3a      	ldrh	r2, [r7, #24]
 8003900:	801a      	strh	r2, [r3, #0]
                code1 = code(*x1, *y1, window);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f9b3 0000 	ldrsh.w	r0, [r3]
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	f9b3 1000 	ldrsh.w	r1, [r3]
 800390e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003912:	cb0c      	ldmia	r3, {r2, r3}
 8003914:	f7ff feb4 	bl	8003680 <code>
 8003918:	4603      	mov	r3, r0
 800391a:	77bb      	strb	r3, [r7, #30]
        if (!(code0 | code1)) {
 800391c:	e70d      	b.n	800373a <clip_line+0x46>
            break;
 800391e:	bf00      	nop
            }
        }
    }

    return accept;
 8003920:	7f7b      	ldrb	r3, [r7, #29]
 8003922:	4618      	mov	r0, r3
 8003924:	3720      	adds	r7, #32
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}

0800392a <min>:
#include "hsl.h"

hsl_t rgb888_to_hsl(rgb_t *rgb);
uint16_t rgb888_to_rgb565(rgb_t *input);

static inline int min(int a, int b) {
 800392a:	b480      	push	{r7}
 800392c:	b083      	sub	sp, #12
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
 8003932:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	429a      	cmp	r2, r3
 800393a:	dd01      	ble.n	8003940 <min+0x16>
        return b;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	e000      	b.n	8003942 <min+0x18>
    };
    return a;
 8003940:	687b      	ldr	r3, [r7, #4]
}
 8003942:	4618      	mov	r0, r3
 8003944:	370c      	adds	r7, #12
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr

0800394e <max>:

static inline int max(int a, int b) {
 800394e:	b480      	push	{r7}
 8003950:	b083      	sub	sp, #12
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
 8003956:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	429a      	cmp	r2, r3
 800395e:	dd01      	ble.n	8003964 <max+0x16>
        return a;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	e000      	b.n	8003966 <max+0x18>
    }
    return b;
 8003964:	683b      	ldr	r3, [r7, #0]
}
 8003966:	4618      	mov	r0, r3
 8003968:	370c      	adds	r7, #12
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
	...

08003974 <hagl_put_pixel>:
    clip_window.x1 = x1;
    clip_window.y1 = y1;
}

void hagl_put_pixel(int16_t x0, int16_t y0, color_t color)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	4603      	mov	r3, r0
 800397c:	80fb      	strh	r3, [r7, #6]
 800397e:	460b      	mov	r3, r1
 8003980:	80bb      	strh	r3, [r7, #4]
 8003982:	4613      	mov	r3, r2
 8003984:	807b      	strh	r3, [r7, #2]
    /* x0 or y0 is before the edge, nothing to do. */
    if ((x0 < clip_window.x0) || (y0 < clip_window.y0))  {
 8003986:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800398a:	4a12      	ldr	r2, [pc, #72]	@ (80039d4 <hagl_put_pixel+0x60>)
 800398c:	8812      	ldrh	r2, [r2, #0]
 800398e:	4293      	cmp	r3, r2
 8003990:	db1a      	blt.n	80039c8 <hagl_put_pixel+0x54>
 8003992:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003996:	4a0f      	ldr	r2, [pc, #60]	@ (80039d4 <hagl_put_pixel+0x60>)
 8003998:	8852      	ldrh	r2, [r2, #2]
 800399a:	4293      	cmp	r3, r2
 800399c:	db14      	blt.n	80039c8 <hagl_put_pixel+0x54>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 800399e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80039a2:	4a0c      	ldr	r2, [pc, #48]	@ (80039d4 <hagl_put_pixel+0x60>)
 80039a4:	8892      	ldrh	r2, [r2, #4]
 80039a6:	4293      	cmp	r3, r2
 80039a8:	dc10      	bgt.n	80039cc <hagl_put_pixel+0x58>
 80039aa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80039ae:	4a09      	ldr	r2, [pc, #36]	@ (80039d4 <hagl_put_pixel+0x60>)
 80039b0:	88d2      	ldrh	r2, [r2, #6]
 80039b2:	4293      	cmp	r3, r2
 80039b4:	dc0a      	bgt.n	80039cc <hagl_put_pixel+0x58>
        return;
    }

    /* If still in bounds set the pixel. */
    hagl_hal_put_pixel(x0, y0, color);
 80039b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80039ba:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80039be:	887a      	ldrh	r2, [r7, #2]
 80039c0:	4618      	mov	r0, r3
 80039c2:	f7fd f995 	bl	8000cf0 <lcd_put_pixel>
 80039c6:	e002      	b.n	80039ce <hagl_put_pixel+0x5a>
        return;
 80039c8:	bf00      	nop
 80039ca:	e000      	b.n	80039ce <hagl_put_pixel+0x5a>
        return;
 80039cc:	bf00      	nop
}
 80039ce:	3708      	adds	r7, #8
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	2000000c 	.word	0x2000000c

080039d8 <hagl_draw_hline>:
#else
    return hagl_color(0, 0, 0);
#endif /* HAGL_HAS_HAL_GET_PIXEL */
}

void hagl_draw_hline(int16_t x0, int16_t y0, uint16_t w, color_t color) {
 80039d8:	b590      	push	{r4, r7, lr}
 80039da:	b085      	sub	sp, #20
 80039dc:	af02      	add	r7, sp, #8
 80039de:	4604      	mov	r4, r0
 80039e0:	4608      	mov	r0, r1
 80039e2:	4611      	mov	r1, r2
 80039e4:	461a      	mov	r2, r3
 80039e6:	4623      	mov	r3, r4
 80039e8:	80fb      	strh	r3, [r7, #6]
 80039ea:	4603      	mov	r3, r0
 80039ec:	80bb      	strh	r3, [r7, #4]
 80039ee:	460b      	mov	r3, r1
 80039f0:	807b      	strh	r3, [r7, #2]
 80039f2:	4613      	mov	r3, r2
 80039f4:	803b      	strh	r3, [r7, #0]
        width = width - (x0 + width - clip_window.x1);
    }

    hagl_hal_hline(x0, y0, width, color);
#else
    hagl_draw_line(x0, y0, x0 + w, y0, color);
 80039f6:	88fa      	ldrh	r2, [r7, #6]
 80039f8:	887b      	ldrh	r3, [r7, #2]
 80039fa:	4413      	add	r3, r2
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	b21a      	sxth	r2, r3
 8003a00:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8003a04:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003a08:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003a0c:	883b      	ldrh	r3, [r7, #0]
 8003a0e:	9300      	str	r3, [sp, #0]
 8003a10:	4623      	mov	r3, r4
 8003a12:	f000 f805 	bl	8003a20 <hagl_draw_line>
#endif
}
 8003a16:	bf00      	nop
 8003a18:	370c      	adds	r7, #12
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd90      	pop	{r4, r7, pc}
	...

08003a20 <hagl_draw_line>:

/*
 * Draw a line using Bresenham's algorithm with given color.
 */
void hagl_draw_line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8003a20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a22:	b089      	sub	sp, #36	@ 0x24
 8003a24:	af02      	add	r7, sp, #8
 8003a26:	4604      	mov	r4, r0
 8003a28:	4608      	mov	r0, r1
 8003a2a:	4611      	mov	r1, r2
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	4623      	mov	r3, r4
 8003a30:	80fb      	strh	r3, [r7, #6]
 8003a32:	4603      	mov	r3, r0
 8003a34:	80bb      	strh	r3, [r7, #4]
 8003a36:	460b      	mov	r3, r1
 8003a38:	807b      	strh	r3, [r7, #2]
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	803b      	strh	r3, [r7, #0]
    /* Clip coordinates to fit clip window. */
    if (false == clip_line(&x0, &y0, &x1, &y1, clip_window)) {
 8003a3e:	463b      	mov	r3, r7
 8003a40:	1cba      	adds	r2, r7, #2
 8003a42:	1d3d      	adds	r5, r7, #4
 8003a44:	1dbc      	adds	r4, r7, #6
 8003a46:	494a      	ldr	r1, [pc, #296]	@ (8003b70 <hagl_draw_line+0x150>)
 8003a48:	466e      	mov	r6, sp
 8003a4a:	c903      	ldmia	r1, {r0, r1}
 8003a4c:	e886 0003 	stmia.w	r6, {r0, r1}
 8003a50:	4629      	mov	r1, r5
 8003a52:	4620      	mov	r0, r4
 8003a54:	f7ff fe4e 	bl	80036f4 <clip_line>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	f083 0301 	eor.w	r3, r3, #1
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d17e      	bne.n	8003b62 <hagl_draw_line+0x142>
    int16_t dy;
    int16_t sy;
    int16_t err;
    int16_t e2;

    dx = ABS(x1 - x0);
 8003a64:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003a68:	461a      	mov	r2, r3
 8003a6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	bfb8      	it	lt
 8003a74:	425b      	neglt	r3, r3
 8003a76:	82bb      	strh	r3, [r7, #20]
    sx = x0 < x1 ? 1 : -1;
 8003a78:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003a7c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	da01      	bge.n	8003a88 <hagl_draw_line+0x68>
 8003a84:	2301      	movs	r3, #1
 8003a86:	e001      	b.n	8003a8c <hagl_draw_line+0x6c>
 8003a88:	f04f 33ff 	mov.w	r3, #4294967295
 8003a8c:	827b      	strh	r3, [r7, #18]
    dy = ABS(y1 - y0);
 8003a8e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003a92:	461a      	mov	r2, r3
 8003a94:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	bfb8      	it	lt
 8003a9e:	425b      	neglt	r3, r3
 8003aa0:	823b      	strh	r3, [r7, #16]
    sy = y0 < y1 ? 1 : -1;
 8003aa2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003aa6:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	da01      	bge.n	8003ab2 <hagl_draw_line+0x92>
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e001      	b.n	8003ab6 <hagl_draw_line+0x96>
 8003ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ab6:	81fb      	strh	r3, [r7, #14]
    err = (dx > dy ? dx : -dy) / 2;
 8003ab8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8003abc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	dd06      	ble.n	8003ad2 <hagl_draw_line+0xb2>
 8003ac4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003ac8:	0fda      	lsrs	r2, r3, #31
 8003aca:	4413      	add	r3, r2
 8003acc:	105b      	asrs	r3, r3, #1
 8003ace:	b21b      	sxth	r3, r3
 8003ad0:	e006      	b.n	8003ae0 <hagl_draw_line+0xc0>
 8003ad2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003ad6:	0fda      	lsrs	r2, r3, #31
 8003ad8:	4413      	add	r3, r2
 8003ada:	105b      	asrs	r3, r3, #1
 8003adc:	425b      	negs	r3, r3
 8003ade:	b21b      	sxth	r3, r3
 8003ae0:	82fb      	strh	r3, [r7, #22]

    while (1) {
        hagl_put_pixel(x0, y0, color);
 8003ae2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ae6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003aea:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7ff ff41 	bl	8003974 <hagl_put_pixel>

        if (x0 == x1 && y0 == y1) {
 8003af2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003af6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d105      	bne.n	8003b0a <hagl_draw_line+0xea>
 8003afe:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003b02:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d02d      	beq.n	8003b66 <hagl_draw_line+0x146>
            break;
        };

        e2 = err + err;
 8003b0a:	8afb      	ldrh	r3, [r7, #22]
 8003b0c:	005b      	lsls	r3, r3, #1
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	81bb      	strh	r3, [r7, #12]

        if (e2 > -dx) {
 8003b12:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003b16:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003b1a:	425b      	negs	r3, r3
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	dd0c      	ble.n	8003b3a <hagl_draw_line+0x11a>
            err -= dy;
 8003b20:	8afa      	ldrh	r2, [r7, #22]
 8003b22:	8a3b      	ldrh	r3, [r7, #16]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	82fb      	strh	r3, [r7, #22]
            x0 += sx;
 8003b2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b2e:	b29a      	uxth	r2, r3
 8003b30:	8a7b      	ldrh	r3, [r7, #18]
 8003b32:	4413      	add	r3, r2
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	b21b      	sxth	r3, r3
 8003b38:	80fb      	strh	r3, [r7, #6]
        }

        if (e2 < dy) {
 8003b3a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003b3e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	dacd      	bge.n	8003ae2 <hagl_draw_line+0xc2>
            err += dx;
 8003b46:	8afa      	ldrh	r2, [r7, #22]
 8003b48:	8abb      	ldrh	r3, [r7, #20]
 8003b4a:	4413      	add	r3, r2
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	82fb      	strh	r3, [r7, #22]
            y0 += sy;
 8003b50:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	89fb      	ldrh	r3, [r7, #14]
 8003b58:	4413      	add	r3, r2
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	b21b      	sxth	r3, r3
 8003b5e:	80bb      	strh	r3, [r7, #4]
        hagl_put_pixel(x0, y0, color);
 8003b60:	e7bf      	b.n	8003ae2 <hagl_draw_line+0xc2>
        return;
 8003b62:	bf00      	nop
 8003b64:	e000      	b.n	8003b68 <hagl_draw_line+0x148>
            break;
 8003b66:	bf00      	nop
        }
    }
}
 8003b68:	371c      	adds	r7, #28
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	2000000c 	.word	0x2000000c

08003b74 <hagl_fill_rectangle>:

/*
 * Draw a filled rectangle with given color.
 */
void hagl_fill_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8003b74:	b590      	push	{r4, r7, lr}
 8003b76:	b085      	sub	sp, #20
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	4604      	mov	r4, r0
 8003b7c:	4608      	mov	r0, r1
 8003b7e:	4611      	mov	r1, r2
 8003b80:	461a      	mov	r2, r3
 8003b82:	4623      	mov	r3, r4
 8003b84:	80fb      	strh	r3, [r7, #6]
 8003b86:	4603      	mov	r3, r0
 8003b88:	80bb      	strh	r3, [r7, #4]
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	807b      	strh	r3, [r7, #2]
 8003b8e:	4613      	mov	r3, r2
 8003b90:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 8003b92:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003b96:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	dd0e      	ble.n	8003bbc <hagl_fill_rectangle+0x48>
        x0 = x0 + x1;
 8003b9e:	88fa      	ldrh	r2, [r7, #6]
 8003ba0:	887b      	ldrh	r3, [r7, #2]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8003ba8:	88fa      	ldrh	r2, [r7, #6]
 8003baa:	887b      	ldrh	r3, [r7, #2]
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 8003bb2:	88fa      	ldrh	r2, [r7, #6]
 8003bb4:	887b      	ldrh	r3, [r7, #2]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 8003bbc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003bc0:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	dd0e      	ble.n	8003be6 <hagl_fill_rectangle+0x72>
        y0 = y0 + y1;
 8003bc8:	88ba      	ldrh	r2, [r7, #4]
 8003bca:	883b      	ldrh	r3, [r7, #0]
 8003bcc:	4413      	add	r3, r2
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 8003bd2:	88ba      	ldrh	r2, [r7, #4]
 8003bd4:	883b      	ldrh	r3, [r7, #0]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 8003bdc:	88ba      	ldrh	r2, [r7, #4]
 8003bde:	883b      	ldrh	r3, [r7, #0]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 8003be6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003bea:	4a33      	ldr	r2, [pc, #204]	@ (8003cb8 <hagl_fill_rectangle+0x144>)
 8003bec:	8812      	ldrh	r2, [r2, #0]
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	db5b      	blt.n	8003caa <hagl_fill_rectangle+0x136>
 8003bf2:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003bf6:	4a30      	ldr	r2, [pc, #192]	@ (8003cb8 <hagl_fill_rectangle+0x144>)
 8003bf8:	8852      	ldrh	r2, [r2, #2]
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	db55      	blt.n	8003caa <hagl_fill_rectangle+0x136>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8003bfe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c02:	4a2d      	ldr	r2, [pc, #180]	@ (8003cb8 <hagl_fill_rectangle+0x144>)
 8003c04:	8892      	ldrh	r2, [r2, #4]
 8003c06:	4293      	cmp	r3, r2
 8003c08:	dc51      	bgt.n	8003cae <hagl_fill_rectangle+0x13a>
 8003c0a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003c0e:	4a2a      	ldr	r2, [pc, #168]	@ (8003cb8 <hagl_fill_rectangle+0x144>)
 8003c10:	88d2      	ldrh	r2, [r2, #6]
 8003c12:	4293      	cmp	r3, r2
 8003c14:	dc4b      	bgt.n	8003cae <hagl_fill_rectangle+0x13a>
        return;
    }

    x0 = max(x0, clip_window.x0);
 8003c16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c1a:	4a27      	ldr	r2, [pc, #156]	@ (8003cb8 <hagl_fill_rectangle+0x144>)
 8003c1c:	8812      	ldrh	r2, [r2, #0]
 8003c1e:	4611      	mov	r1, r2
 8003c20:	4618      	mov	r0, r3
 8003c22:	f7ff fe94 	bl	800394e <max>
 8003c26:	4603      	mov	r3, r0
 8003c28:	80fb      	strh	r3, [r7, #6]
    y0 = max(y0, clip_window.y0);
 8003c2a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003c2e:	4a22      	ldr	r2, [pc, #136]	@ (8003cb8 <hagl_fill_rectangle+0x144>)
 8003c30:	8852      	ldrh	r2, [r2, #2]
 8003c32:	4611      	mov	r1, r2
 8003c34:	4618      	mov	r0, r3
 8003c36:	f7ff fe8a 	bl	800394e <max>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	80bb      	strh	r3, [r7, #4]
    x1 = min(x1, clip_window.x1);
 8003c3e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003c42:	4a1d      	ldr	r2, [pc, #116]	@ (8003cb8 <hagl_fill_rectangle+0x144>)
 8003c44:	8892      	ldrh	r2, [r2, #4]
 8003c46:	4611      	mov	r1, r2
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7ff fe6e 	bl	800392a <min>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	807b      	strh	r3, [r7, #2]
    y1 = min(y1, clip_window.y1);
 8003c52:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003c56:	4a18      	ldr	r2, [pc, #96]	@ (8003cb8 <hagl_fill_rectangle+0x144>)
 8003c58:	88d2      	ldrh	r2, [r2, #6]
 8003c5a:	4611      	mov	r1, r2
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7ff fe64 	bl	800392a <min>
 8003c62:	4603      	mov	r3, r0
 8003c64:	803b      	strh	r3, [r7, #0]

    uint16_t width = x1 - x0 + 1;
 8003c66:	887a      	ldrh	r2, [r7, #2]
 8003c68:	88fb      	ldrh	r3, [r7, #6]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	3301      	adds	r3, #1
 8003c70:	81bb      	strh	r3, [r7, #12]
    uint16_t height = y1 - y0 + 1;
 8003c72:	883a      	ldrh	r2, [r7, #0]
 8003c74:	88bb      	ldrh	r3, [r7, #4]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	817b      	strh	r3, [r7, #10]

    for (uint16_t i = 0; i < height; i++) {
 8003c7e:	2300      	movs	r3, #0
 8003c80:	81fb      	strh	r3, [r7, #14]
 8003c82:	e00d      	b.n	8003ca0 <hagl_fill_rectangle+0x12c>
#ifdef HAGL_HAS_HAL_HLINE
        /* Already clipped so can call HAL directly. */
        hagl_hal_hline(x0, y0 + i, width, color);
#else
        hagl_draw_hline(x0, y0 + i, width, color);
 8003c84:	88ba      	ldrh	r2, [r7, #4]
 8003c86:	89fb      	ldrh	r3, [r7, #14]
 8003c88:	4413      	add	r3, r2
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	b219      	sxth	r1, r3
 8003c8e:	8c3b      	ldrh	r3, [r7, #32]
 8003c90:	89ba      	ldrh	r2, [r7, #12]
 8003c92:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003c96:	f7ff fe9f 	bl	80039d8 <hagl_draw_hline>
    for (uint16_t i = 0; i < height; i++) {
 8003c9a:	89fb      	ldrh	r3, [r7, #14]
 8003c9c:	3301      	adds	r3, #1
 8003c9e:	81fb      	strh	r3, [r7, #14]
 8003ca0:	89fa      	ldrh	r2, [r7, #14]
 8003ca2:	897b      	ldrh	r3, [r7, #10]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d3ed      	bcc.n	8003c84 <hagl_fill_rectangle+0x110>
 8003ca8:	e002      	b.n	8003cb0 <hagl_fill_rectangle+0x13c>
        return;
 8003caa:	bf00      	nop
 8003cac:	e000      	b.n	8003cb0 <hagl_fill_rectangle+0x13c>
        return;
 8003cae:	bf00      	nop
#endif
    }
}
 8003cb0:	3714      	adds	r7, #20
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd90      	pop	{r4, r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	2000000c 	.word	0x2000000c

08003cbc <hagl_color>:
    fclose(device.fp);
    return HAGL_OK;
}

color_t hagl_color(uint8_t r, uint8_t g, uint8_t b)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	71fb      	strb	r3, [r7, #7]
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	71bb      	strb	r3, [r7, #6]
 8003cca:	4613      	mov	r3, r2
 8003ccc:	717b      	strb	r3, [r7, #5]
#ifdef HAGL_HAS_HAL_COLOR
    return hagl_hal_color(r, g, b);
#else
    return rgb565(r, g, b);
 8003cce:	797a      	ldrb	r2, [r7, #5]
 8003cd0:	79b9      	ldrb	r1, [r7, #6]
 8003cd2:	79fb      	ldrb	r3, [r7, #7]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 f805 	bl	8003ce4 <rgb565>
 8003cda:	4603      	mov	r3, r0
#endif
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3708      	adds	r7, #8
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <rgb565>:
#include <stdint.h>

#include "rgb565.h"

uint16_t rgb565(uint8_t r, uint8_t g, uint8_t b)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b085      	sub	sp, #20
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	4603      	mov	r3, r0
 8003cec:	71fb      	strb	r3, [r7, #7]
 8003cee:	460b      	mov	r3, r1
 8003cf0:	71bb      	strb	r3, [r7, #6]
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	717b      	strb	r3, [r7, #5]
    uint16_t rgb;

    rgb = ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | ((b & 0xF8) >> 3);
 8003cf6:	79fb      	ldrb	r3, [r7, #7]
 8003cf8:	b21b      	sxth	r3, r3
 8003cfa:	021b      	lsls	r3, r3, #8
 8003cfc:	b21b      	sxth	r3, r3
 8003cfe:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003d02:	f023 0307 	bic.w	r3, r3, #7
 8003d06:	b21a      	sxth	r2, r3
 8003d08:	79bb      	ldrb	r3, [r7, #6]
 8003d0a:	b21b      	sxth	r3, r3
 8003d0c:	00db      	lsls	r3, r3, #3
 8003d0e:	b21b      	sxth	r3, r3
 8003d10:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8003d14:	b21b      	sxth	r3, r3
 8003d16:	4313      	orrs	r3, r2
 8003d18:	b21a      	sxth	r2, r3
 8003d1a:	797b      	ldrb	r3, [r7, #5]
 8003d1c:	08db      	lsrs	r3, r3, #3
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	b21b      	sxth	r3, r3
 8003d22:	4313      	orrs	r3, r2
 8003d24:	b21b      	sxth	r3, r3
 8003d26:	81fb      	strh	r3, [r7, #14]
    rgb = (((rgb) << 8) & 0xFF00) | (((rgb) >> 8) & 0xFF);
 8003d28:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003d2c:	021b      	lsls	r3, r3, #8
 8003d2e:	b21a      	sxth	r2, r3
 8003d30:	89fb      	ldrh	r3, [r7, #14]
 8003d32:	0a1b      	lsrs	r3, r3, #8
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	b21b      	sxth	r3, r3
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	b21b      	sxth	r3, r3
 8003d3c:	81fb      	strh	r3, [r7, #14]

    return rgb;
 8003d3e:	89fb      	ldrh	r3, [r7, #14]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3714      	adds	r7, #20
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <malloc>:
 8003d4c:	4b02      	ldr	r3, [pc, #8]	@ (8003d58 <malloc+0xc>)
 8003d4e:	4601      	mov	r1, r0
 8003d50:	6818      	ldr	r0, [r3, #0]
 8003d52:	f000 b825 	b.w	8003da0 <_malloc_r>
 8003d56:	bf00      	nop
 8003d58:	20000020 	.word	0x20000020

08003d5c <sbrk_aligned>:
 8003d5c:	b570      	push	{r4, r5, r6, lr}
 8003d5e:	4e0f      	ldr	r6, [pc, #60]	@ (8003d9c <sbrk_aligned+0x40>)
 8003d60:	460c      	mov	r4, r1
 8003d62:	6831      	ldr	r1, [r6, #0]
 8003d64:	4605      	mov	r5, r0
 8003d66:	b911      	cbnz	r1, 8003d6e <sbrk_aligned+0x12>
 8003d68:	f000 fad2 	bl	8004310 <_sbrk_r>
 8003d6c:	6030      	str	r0, [r6, #0]
 8003d6e:	4621      	mov	r1, r4
 8003d70:	4628      	mov	r0, r5
 8003d72:	f000 facd 	bl	8004310 <_sbrk_r>
 8003d76:	1c43      	adds	r3, r0, #1
 8003d78:	d103      	bne.n	8003d82 <sbrk_aligned+0x26>
 8003d7a:	f04f 34ff 	mov.w	r4, #4294967295
 8003d7e:	4620      	mov	r0, r4
 8003d80:	bd70      	pop	{r4, r5, r6, pc}
 8003d82:	1cc4      	adds	r4, r0, #3
 8003d84:	f024 0403 	bic.w	r4, r4, #3
 8003d88:	42a0      	cmp	r0, r4
 8003d8a:	d0f8      	beq.n	8003d7e <sbrk_aligned+0x22>
 8003d8c:	1a21      	subs	r1, r4, r0
 8003d8e:	4628      	mov	r0, r5
 8003d90:	f000 fabe 	bl	8004310 <_sbrk_r>
 8003d94:	3001      	adds	r0, #1
 8003d96:	d1f2      	bne.n	8003d7e <sbrk_aligned+0x22>
 8003d98:	e7ef      	b.n	8003d7a <sbrk_aligned+0x1e>
 8003d9a:	bf00      	nop
 8003d9c:	2000a20c 	.word	0x2000a20c

08003da0 <_malloc_r>:
 8003da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003da4:	1ccd      	adds	r5, r1, #3
 8003da6:	f025 0503 	bic.w	r5, r5, #3
 8003daa:	3508      	adds	r5, #8
 8003dac:	2d0c      	cmp	r5, #12
 8003dae:	bf38      	it	cc
 8003db0:	250c      	movcc	r5, #12
 8003db2:	2d00      	cmp	r5, #0
 8003db4:	4606      	mov	r6, r0
 8003db6:	db01      	blt.n	8003dbc <_malloc_r+0x1c>
 8003db8:	42a9      	cmp	r1, r5
 8003dba:	d904      	bls.n	8003dc6 <_malloc_r+0x26>
 8003dbc:	230c      	movs	r3, #12
 8003dbe:	6033      	str	r3, [r6, #0]
 8003dc0:	2000      	movs	r0, #0
 8003dc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003dc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e9c <_malloc_r+0xfc>
 8003dca:	f000 f869 	bl	8003ea0 <__malloc_lock>
 8003dce:	f8d8 3000 	ldr.w	r3, [r8]
 8003dd2:	461c      	mov	r4, r3
 8003dd4:	bb44      	cbnz	r4, 8003e28 <_malloc_r+0x88>
 8003dd6:	4629      	mov	r1, r5
 8003dd8:	4630      	mov	r0, r6
 8003dda:	f7ff ffbf 	bl	8003d5c <sbrk_aligned>
 8003dde:	1c43      	adds	r3, r0, #1
 8003de0:	4604      	mov	r4, r0
 8003de2:	d158      	bne.n	8003e96 <_malloc_r+0xf6>
 8003de4:	f8d8 4000 	ldr.w	r4, [r8]
 8003de8:	4627      	mov	r7, r4
 8003dea:	2f00      	cmp	r7, #0
 8003dec:	d143      	bne.n	8003e76 <_malloc_r+0xd6>
 8003dee:	2c00      	cmp	r4, #0
 8003df0:	d04b      	beq.n	8003e8a <_malloc_r+0xea>
 8003df2:	6823      	ldr	r3, [r4, #0]
 8003df4:	4639      	mov	r1, r7
 8003df6:	4630      	mov	r0, r6
 8003df8:	eb04 0903 	add.w	r9, r4, r3
 8003dfc:	f000 fa88 	bl	8004310 <_sbrk_r>
 8003e00:	4581      	cmp	r9, r0
 8003e02:	d142      	bne.n	8003e8a <_malloc_r+0xea>
 8003e04:	6821      	ldr	r1, [r4, #0]
 8003e06:	1a6d      	subs	r5, r5, r1
 8003e08:	4629      	mov	r1, r5
 8003e0a:	4630      	mov	r0, r6
 8003e0c:	f7ff ffa6 	bl	8003d5c <sbrk_aligned>
 8003e10:	3001      	adds	r0, #1
 8003e12:	d03a      	beq.n	8003e8a <_malloc_r+0xea>
 8003e14:	6823      	ldr	r3, [r4, #0]
 8003e16:	442b      	add	r3, r5
 8003e18:	6023      	str	r3, [r4, #0]
 8003e1a:	f8d8 3000 	ldr.w	r3, [r8]
 8003e1e:	685a      	ldr	r2, [r3, #4]
 8003e20:	bb62      	cbnz	r2, 8003e7c <_malloc_r+0xdc>
 8003e22:	f8c8 7000 	str.w	r7, [r8]
 8003e26:	e00f      	b.n	8003e48 <_malloc_r+0xa8>
 8003e28:	6822      	ldr	r2, [r4, #0]
 8003e2a:	1b52      	subs	r2, r2, r5
 8003e2c:	d420      	bmi.n	8003e70 <_malloc_r+0xd0>
 8003e2e:	2a0b      	cmp	r2, #11
 8003e30:	d917      	bls.n	8003e62 <_malloc_r+0xc2>
 8003e32:	1961      	adds	r1, r4, r5
 8003e34:	42a3      	cmp	r3, r4
 8003e36:	6025      	str	r5, [r4, #0]
 8003e38:	bf18      	it	ne
 8003e3a:	6059      	strne	r1, [r3, #4]
 8003e3c:	6863      	ldr	r3, [r4, #4]
 8003e3e:	bf08      	it	eq
 8003e40:	f8c8 1000 	streq.w	r1, [r8]
 8003e44:	5162      	str	r2, [r4, r5]
 8003e46:	604b      	str	r3, [r1, #4]
 8003e48:	4630      	mov	r0, r6
 8003e4a:	f000 f82f 	bl	8003eac <__malloc_unlock>
 8003e4e:	f104 000b 	add.w	r0, r4, #11
 8003e52:	1d23      	adds	r3, r4, #4
 8003e54:	f020 0007 	bic.w	r0, r0, #7
 8003e58:	1ac2      	subs	r2, r0, r3
 8003e5a:	bf1c      	itt	ne
 8003e5c:	1a1b      	subne	r3, r3, r0
 8003e5e:	50a3      	strne	r3, [r4, r2]
 8003e60:	e7af      	b.n	8003dc2 <_malloc_r+0x22>
 8003e62:	6862      	ldr	r2, [r4, #4]
 8003e64:	42a3      	cmp	r3, r4
 8003e66:	bf0c      	ite	eq
 8003e68:	f8c8 2000 	streq.w	r2, [r8]
 8003e6c:	605a      	strne	r2, [r3, #4]
 8003e6e:	e7eb      	b.n	8003e48 <_malloc_r+0xa8>
 8003e70:	4623      	mov	r3, r4
 8003e72:	6864      	ldr	r4, [r4, #4]
 8003e74:	e7ae      	b.n	8003dd4 <_malloc_r+0x34>
 8003e76:	463c      	mov	r4, r7
 8003e78:	687f      	ldr	r7, [r7, #4]
 8003e7a:	e7b6      	b.n	8003dea <_malloc_r+0x4a>
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	42a3      	cmp	r3, r4
 8003e82:	d1fb      	bne.n	8003e7c <_malloc_r+0xdc>
 8003e84:	2300      	movs	r3, #0
 8003e86:	6053      	str	r3, [r2, #4]
 8003e88:	e7de      	b.n	8003e48 <_malloc_r+0xa8>
 8003e8a:	230c      	movs	r3, #12
 8003e8c:	6033      	str	r3, [r6, #0]
 8003e8e:	4630      	mov	r0, r6
 8003e90:	f000 f80c 	bl	8003eac <__malloc_unlock>
 8003e94:	e794      	b.n	8003dc0 <_malloc_r+0x20>
 8003e96:	6005      	str	r5, [r0, #0]
 8003e98:	e7d6      	b.n	8003e48 <_malloc_r+0xa8>
 8003e9a:	bf00      	nop
 8003e9c:	2000a210 	.word	0x2000a210

08003ea0 <__malloc_lock>:
 8003ea0:	4801      	ldr	r0, [pc, #4]	@ (8003ea8 <__malloc_lock+0x8>)
 8003ea2:	f000 ba82 	b.w	80043aa <__retarget_lock_acquire_recursive>
 8003ea6:	bf00      	nop
 8003ea8:	2000a354 	.word	0x2000a354

08003eac <__malloc_unlock>:
 8003eac:	4801      	ldr	r0, [pc, #4]	@ (8003eb4 <__malloc_unlock+0x8>)
 8003eae:	f000 ba7d 	b.w	80043ac <__retarget_lock_release_recursive>
 8003eb2:	bf00      	nop
 8003eb4:	2000a354 	.word	0x2000a354

08003eb8 <rand>:
 8003eb8:	4b16      	ldr	r3, [pc, #88]	@ (8003f14 <rand+0x5c>)
 8003eba:	b510      	push	{r4, lr}
 8003ebc:	681c      	ldr	r4, [r3, #0]
 8003ebe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003ec0:	b9b3      	cbnz	r3, 8003ef0 <rand+0x38>
 8003ec2:	2018      	movs	r0, #24
 8003ec4:	f7ff ff42 	bl	8003d4c <malloc>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	6320      	str	r0, [r4, #48]	@ 0x30
 8003ecc:	b920      	cbnz	r0, 8003ed8 <rand+0x20>
 8003ece:	4b12      	ldr	r3, [pc, #72]	@ (8003f18 <rand+0x60>)
 8003ed0:	4812      	ldr	r0, [pc, #72]	@ (8003f1c <rand+0x64>)
 8003ed2:	2152      	movs	r1, #82	@ 0x52
 8003ed4:	f000 fa6c 	bl	80043b0 <__assert_func>
 8003ed8:	4911      	ldr	r1, [pc, #68]	@ (8003f20 <rand+0x68>)
 8003eda:	4b12      	ldr	r3, [pc, #72]	@ (8003f24 <rand+0x6c>)
 8003edc:	e9c0 1300 	strd	r1, r3, [r0]
 8003ee0:	4b11      	ldr	r3, [pc, #68]	@ (8003f28 <rand+0x70>)
 8003ee2:	6083      	str	r3, [r0, #8]
 8003ee4:	230b      	movs	r3, #11
 8003ee6:	8183      	strh	r3, [r0, #12]
 8003ee8:	2100      	movs	r1, #0
 8003eea:	2001      	movs	r0, #1
 8003eec:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003ef0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003ef2:	480e      	ldr	r0, [pc, #56]	@ (8003f2c <rand+0x74>)
 8003ef4:	690b      	ldr	r3, [r1, #16]
 8003ef6:	694c      	ldr	r4, [r1, #20]
 8003ef8:	4a0d      	ldr	r2, [pc, #52]	@ (8003f30 <rand+0x78>)
 8003efa:	4358      	muls	r0, r3
 8003efc:	fb02 0004 	mla	r0, r2, r4, r0
 8003f00:	fba3 3202 	umull	r3, r2, r3, r2
 8003f04:	3301      	adds	r3, #1
 8003f06:	eb40 0002 	adc.w	r0, r0, r2
 8003f0a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8003f0e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003f12:	bd10      	pop	{r4, pc}
 8003f14:	20000020 	.word	0x20000020
 8003f18:	08004dcc 	.word	0x08004dcc
 8003f1c:	08004de3 	.word	0x08004de3
 8003f20:	abcd330e 	.word	0xabcd330e
 8003f24:	e66d1234 	.word	0xe66d1234
 8003f28:	0005deec 	.word	0x0005deec
 8003f2c:	5851f42d 	.word	0x5851f42d
 8003f30:	4c957f2d 	.word	0x4c957f2d

08003f34 <__sflush_r>:
 8003f34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003f38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f3c:	0716      	lsls	r6, r2, #28
 8003f3e:	4605      	mov	r5, r0
 8003f40:	460c      	mov	r4, r1
 8003f42:	d454      	bmi.n	8003fee <__sflush_r+0xba>
 8003f44:	684b      	ldr	r3, [r1, #4]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	dc02      	bgt.n	8003f50 <__sflush_r+0x1c>
 8003f4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	dd48      	ble.n	8003fe2 <__sflush_r+0xae>
 8003f50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003f52:	2e00      	cmp	r6, #0
 8003f54:	d045      	beq.n	8003fe2 <__sflush_r+0xae>
 8003f56:	2300      	movs	r3, #0
 8003f58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003f5c:	682f      	ldr	r7, [r5, #0]
 8003f5e:	6a21      	ldr	r1, [r4, #32]
 8003f60:	602b      	str	r3, [r5, #0]
 8003f62:	d030      	beq.n	8003fc6 <__sflush_r+0x92>
 8003f64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003f66:	89a3      	ldrh	r3, [r4, #12]
 8003f68:	0759      	lsls	r1, r3, #29
 8003f6a:	d505      	bpl.n	8003f78 <__sflush_r+0x44>
 8003f6c:	6863      	ldr	r3, [r4, #4]
 8003f6e:	1ad2      	subs	r2, r2, r3
 8003f70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003f72:	b10b      	cbz	r3, 8003f78 <__sflush_r+0x44>
 8003f74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003f76:	1ad2      	subs	r2, r2, r3
 8003f78:	2300      	movs	r3, #0
 8003f7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003f7c:	6a21      	ldr	r1, [r4, #32]
 8003f7e:	4628      	mov	r0, r5
 8003f80:	47b0      	blx	r6
 8003f82:	1c43      	adds	r3, r0, #1
 8003f84:	89a3      	ldrh	r3, [r4, #12]
 8003f86:	d106      	bne.n	8003f96 <__sflush_r+0x62>
 8003f88:	6829      	ldr	r1, [r5, #0]
 8003f8a:	291d      	cmp	r1, #29
 8003f8c:	d82b      	bhi.n	8003fe6 <__sflush_r+0xb2>
 8003f8e:	4a2a      	ldr	r2, [pc, #168]	@ (8004038 <__sflush_r+0x104>)
 8003f90:	40ca      	lsrs	r2, r1
 8003f92:	07d6      	lsls	r6, r2, #31
 8003f94:	d527      	bpl.n	8003fe6 <__sflush_r+0xb2>
 8003f96:	2200      	movs	r2, #0
 8003f98:	6062      	str	r2, [r4, #4]
 8003f9a:	04d9      	lsls	r1, r3, #19
 8003f9c:	6922      	ldr	r2, [r4, #16]
 8003f9e:	6022      	str	r2, [r4, #0]
 8003fa0:	d504      	bpl.n	8003fac <__sflush_r+0x78>
 8003fa2:	1c42      	adds	r2, r0, #1
 8003fa4:	d101      	bne.n	8003faa <__sflush_r+0x76>
 8003fa6:	682b      	ldr	r3, [r5, #0]
 8003fa8:	b903      	cbnz	r3, 8003fac <__sflush_r+0x78>
 8003faa:	6560      	str	r0, [r4, #84]	@ 0x54
 8003fac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003fae:	602f      	str	r7, [r5, #0]
 8003fb0:	b1b9      	cbz	r1, 8003fe2 <__sflush_r+0xae>
 8003fb2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003fb6:	4299      	cmp	r1, r3
 8003fb8:	d002      	beq.n	8003fc0 <__sflush_r+0x8c>
 8003fba:	4628      	mov	r0, r5
 8003fbc:	f000 fa16 	bl	80043ec <_free_r>
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	6363      	str	r3, [r4, #52]	@ 0x34
 8003fc4:	e00d      	b.n	8003fe2 <__sflush_r+0xae>
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	4628      	mov	r0, r5
 8003fca:	47b0      	blx	r6
 8003fcc:	4602      	mov	r2, r0
 8003fce:	1c50      	adds	r0, r2, #1
 8003fd0:	d1c9      	bne.n	8003f66 <__sflush_r+0x32>
 8003fd2:	682b      	ldr	r3, [r5, #0]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d0c6      	beq.n	8003f66 <__sflush_r+0x32>
 8003fd8:	2b1d      	cmp	r3, #29
 8003fda:	d001      	beq.n	8003fe0 <__sflush_r+0xac>
 8003fdc:	2b16      	cmp	r3, #22
 8003fde:	d11e      	bne.n	800401e <__sflush_r+0xea>
 8003fe0:	602f      	str	r7, [r5, #0]
 8003fe2:	2000      	movs	r0, #0
 8003fe4:	e022      	b.n	800402c <__sflush_r+0xf8>
 8003fe6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fea:	b21b      	sxth	r3, r3
 8003fec:	e01b      	b.n	8004026 <__sflush_r+0xf2>
 8003fee:	690f      	ldr	r7, [r1, #16]
 8003ff0:	2f00      	cmp	r7, #0
 8003ff2:	d0f6      	beq.n	8003fe2 <__sflush_r+0xae>
 8003ff4:	0793      	lsls	r3, r2, #30
 8003ff6:	680e      	ldr	r6, [r1, #0]
 8003ff8:	bf08      	it	eq
 8003ffa:	694b      	ldreq	r3, [r1, #20]
 8003ffc:	600f      	str	r7, [r1, #0]
 8003ffe:	bf18      	it	ne
 8004000:	2300      	movne	r3, #0
 8004002:	eba6 0807 	sub.w	r8, r6, r7
 8004006:	608b      	str	r3, [r1, #8]
 8004008:	f1b8 0f00 	cmp.w	r8, #0
 800400c:	dde9      	ble.n	8003fe2 <__sflush_r+0xae>
 800400e:	6a21      	ldr	r1, [r4, #32]
 8004010:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004012:	4643      	mov	r3, r8
 8004014:	463a      	mov	r2, r7
 8004016:	4628      	mov	r0, r5
 8004018:	47b0      	blx	r6
 800401a:	2800      	cmp	r0, #0
 800401c:	dc08      	bgt.n	8004030 <__sflush_r+0xfc>
 800401e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004022:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004026:	81a3      	strh	r3, [r4, #12]
 8004028:	f04f 30ff 	mov.w	r0, #4294967295
 800402c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004030:	4407      	add	r7, r0
 8004032:	eba8 0800 	sub.w	r8, r8, r0
 8004036:	e7e7      	b.n	8004008 <__sflush_r+0xd4>
 8004038:	20400001 	.word	0x20400001

0800403c <_fflush_r>:
 800403c:	b538      	push	{r3, r4, r5, lr}
 800403e:	690b      	ldr	r3, [r1, #16]
 8004040:	4605      	mov	r5, r0
 8004042:	460c      	mov	r4, r1
 8004044:	b913      	cbnz	r3, 800404c <_fflush_r+0x10>
 8004046:	2500      	movs	r5, #0
 8004048:	4628      	mov	r0, r5
 800404a:	bd38      	pop	{r3, r4, r5, pc}
 800404c:	b118      	cbz	r0, 8004056 <_fflush_r+0x1a>
 800404e:	6a03      	ldr	r3, [r0, #32]
 8004050:	b90b      	cbnz	r3, 8004056 <_fflush_r+0x1a>
 8004052:	f000 f8a7 	bl	80041a4 <__sinit>
 8004056:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d0f3      	beq.n	8004046 <_fflush_r+0xa>
 800405e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004060:	07d0      	lsls	r0, r2, #31
 8004062:	d404      	bmi.n	800406e <_fflush_r+0x32>
 8004064:	0599      	lsls	r1, r3, #22
 8004066:	d402      	bmi.n	800406e <_fflush_r+0x32>
 8004068:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800406a:	f000 f99e 	bl	80043aa <__retarget_lock_acquire_recursive>
 800406e:	4628      	mov	r0, r5
 8004070:	4621      	mov	r1, r4
 8004072:	f7ff ff5f 	bl	8003f34 <__sflush_r>
 8004076:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004078:	07da      	lsls	r2, r3, #31
 800407a:	4605      	mov	r5, r0
 800407c:	d4e4      	bmi.n	8004048 <_fflush_r+0xc>
 800407e:	89a3      	ldrh	r3, [r4, #12]
 8004080:	059b      	lsls	r3, r3, #22
 8004082:	d4e1      	bmi.n	8004048 <_fflush_r+0xc>
 8004084:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004086:	f000 f991 	bl	80043ac <__retarget_lock_release_recursive>
 800408a:	e7dd      	b.n	8004048 <_fflush_r+0xc>

0800408c <std>:
 800408c:	2300      	movs	r3, #0
 800408e:	b510      	push	{r4, lr}
 8004090:	4604      	mov	r4, r0
 8004092:	e9c0 3300 	strd	r3, r3, [r0]
 8004096:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800409a:	6083      	str	r3, [r0, #8]
 800409c:	8181      	strh	r1, [r0, #12]
 800409e:	6643      	str	r3, [r0, #100]	@ 0x64
 80040a0:	81c2      	strh	r2, [r0, #14]
 80040a2:	6183      	str	r3, [r0, #24]
 80040a4:	4619      	mov	r1, r3
 80040a6:	2208      	movs	r2, #8
 80040a8:	305c      	adds	r0, #92	@ 0x5c
 80040aa:	f000 f8f4 	bl	8004296 <memset>
 80040ae:	4b0d      	ldr	r3, [pc, #52]	@ (80040e4 <std+0x58>)
 80040b0:	6263      	str	r3, [r4, #36]	@ 0x24
 80040b2:	4b0d      	ldr	r3, [pc, #52]	@ (80040e8 <std+0x5c>)
 80040b4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80040b6:	4b0d      	ldr	r3, [pc, #52]	@ (80040ec <std+0x60>)
 80040b8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80040ba:	4b0d      	ldr	r3, [pc, #52]	@ (80040f0 <std+0x64>)
 80040bc:	6323      	str	r3, [r4, #48]	@ 0x30
 80040be:	4b0d      	ldr	r3, [pc, #52]	@ (80040f4 <std+0x68>)
 80040c0:	6224      	str	r4, [r4, #32]
 80040c2:	429c      	cmp	r4, r3
 80040c4:	d006      	beq.n	80040d4 <std+0x48>
 80040c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80040ca:	4294      	cmp	r4, r2
 80040cc:	d002      	beq.n	80040d4 <std+0x48>
 80040ce:	33d0      	adds	r3, #208	@ 0xd0
 80040d0:	429c      	cmp	r4, r3
 80040d2:	d105      	bne.n	80040e0 <std+0x54>
 80040d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80040d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040dc:	f000 b964 	b.w	80043a8 <__retarget_lock_init_recursive>
 80040e0:	bd10      	pop	{r4, pc}
 80040e2:	bf00      	nop
 80040e4:	08004211 	.word	0x08004211
 80040e8:	08004233 	.word	0x08004233
 80040ec:	0800426b 	.word	0x0800426b
 80040f0:	0800428f 	.word	0x0800428f
 80040f4:	2000a214 	.word	0x2000a214

080040f8 <stdio_exit_handler>:
 80040f8:	4a02      	ldr	r2, [pc, #8]	@ (8004104 <stdio_exit_handler+0xc>)
 80040fa:	4903      	ldr	r1, [pc, #12]	@ (8004108 <stdio_exit_handler+0x10>)
 80040fc:	4803      	ldr	r0, [pc, #12]	@ (800410c <stdio_exit_handler+0x14>)
 80040fe:	f000 b869 	b.w	80041d4 <_fwalk_sglue>
 8004102:	bf00      	nop
 8004104:	20000014 	.word	0x20000014
 8004108:	0800403d 	.word	0x0800403d
 800410c:	20000024 	.word	0x20000024

08004110 <cleanup_stdio>:
 8004110:	6841      	ldr	r1, [r0, #4]
 8004112:	4b0c      	ldr	r3, [pc, #48]	@ (8004144 <cleanup_stdio+0x34>)
 8004114:	4299      	cmp	r1, r3
 8004116:	b510      	push	{r4, lr}
 8004118:	4604      	mov	r4, r0
 800411a:	d001      	beq.n	8004120 <cleanup_stdio+0x10>
 800411c:	f7ff ff8e 	bl	800403c <_fflush_r>
 8004120:	68a1      	ldr	r1, [r4, #8]
 8004122:	4b09      	ldr	r3, [pc, #36]	@ (8004148 <cleanup_stdio+0x38>)
 8004124:	4299      	cmp	r1, r3
 8004126:	d002      	beq.n	800412e <cleanup_stdio+0x1e>
 8004128:	4620      	mov	r0, r4
 800412a:	f7ff ff87 	bl	800403c <_fflush_r>
 800412e:	68e1      	ldr	r1, [r4, #12]
 8004130:	4b06      	ldr	r3, [pc, #24]	@ (800414c <cleanup_stdio+0x3c>)
 8004132:	4299      	cmp	r1, r3
 8004134:	d004      	beq.n	8004140 <cleanup_stdio+0x30>
 8004136:	4620      	mov	r0, r4
 8004138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800413c:	f7ff bf7e 	b.w	800403c <_fflush_r>
 8004140:	bd10      	pop	{r4, pc}
 8004142:	bf00      	nop
 8004144:	2000a214 	.word	0x2000a214
 8004148:	2000a27c 	.word	0x2000a27c
 800414c:	2000a2e4 	.word	0x2000a2e4

08004150 <global_stdio_init.part.0>:
 8004150:	b510      	push	{r4, lr}
 8004152:	4b0b      	ldr	r3, [pc, #44]	@ (8004180 <global_stdio_init.part.0+0x30>)
 8004154:	4c0b      	ldr	r4, [pc, #44]	@ (8004184 <global_stdio_init.part.0+0x34>)
 8004156:	4a0c      	ldr	r2, [pc, #48]	@ (8004188 <global_stdio_init.part.0+0x38>)
 8004158:	601a      	str	r2, [r3, #0]
 800415a:	4620      	mov	r0, r4
 800415c:	2200      	movs	r2, #0
 800415e:	2104      	movs	r1, #4
 8004160:	f7ff ff94 	bl	800408c <std>
 8004164:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004168:	2201      	movs	r2, #1
 800416a:	2109      	movs	r1, #9
 800416c:	f7ff ff8e 	bl	800408c <std>
 8004170:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004174:	2202      	movs	r2, #2
 8004176:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800417a:	2112      	movs	r1, #18
 800417c:	f7ff bf86 	b.w	800408c <std>
 8004180:	2000a34c 	.word	0x2000a34c
 8004184:	2000a214 	.word	0x2000a214
 8004188:	080040f9 	.word	0x080040f9

0800418c <__sfp_lock_acquire>:
 800418c:	4801      	ldr	r0, [pc, #4]	@ (8004194 <__sfp_lock_acquire+0x8>)
 800418e:	f000 b90c 	b.w	80043aa <__retarget_lock_acquire_recursive>
 8004192:	bf00      	nop
 8004194:	2000a355 	.word	0x2000a355

08004198 <__sfp_lock_release>:
 8004198:	4801      	ldr	r0, [pc, #4]	@ (80041a0 <__sfp_lock_release+0x8>)
 800419a:	f000 b907 	b.w	80043ac <__retarget_lock_release_recursive>
 800419e:	bf00      	nop
 80041a0:	2000a355 	.word	0x2000a355

080041a4 <__sinit>:
 80041a4:	b510      	push	{r4, lr}
 80041a6:	4604      	mov	r4, r0
 80041a8:	f7ff fff0 	bl	800418c <__sfp_lock_acquire>
 80041ac:	6a23      	ldr	r3, [r4, #32]
 80041ae:	b11b      	cbz	r3, 80041b8 <__sinit+0x14>
 80041b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041b4:	f7ff bff0 	b.w	8004198 <__sfp_lock_release>
 80041b8:	4b04      	ldr	r3, [pc, #16]	@ (80041cc <__sinit+0x28>)
 80041ba:	6223      	str	r3, [r4, #32]
 80041bc:	4b04      	ldr	r3, [pc, #16]	@ (80041d0 <__sinit+0x2c>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1f5      	bne.n	80041b0 <__sinit+0xc>
 80041c4:	f7ff ffc4 	bl	8004150 <global_stdio_init.part.0>
 80041c8:	e7f2      	b.n	80041b0 <__sinit+0xc>
 80041ca:	bf00      	nop
 80041cc:	08004111 	.word	0x08004111
 80041d0:	2000a34c 	.word	0x2000a34c

080041d4 <_fwalk_sglue>:
 80041d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041d8:	4607      	mov	r7, r0
 80041da:	4688      	mov	r8, r1
 80041dc:	4614      	mov	r4, r2
 80041de:	2600      	movs	r6, #0
 80041e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80041e4:	f1b9 0901 	subs.w	r9, r9, #1
 80041e8:	d505      	bpl.n	80041f6 <_fwalk_sglue+0x22>
 80041ea:	6824      	ldr	r4, [r4, #0]
 80041ec:	2c00      	cmp	r4, #0
 80041ee:	d1f7      	bne.n	80041e0 <_fwalk_sglue+0xc>
 80041f0:	4630      	mov	r0, r6
 80041f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041f6:	89ab      	ldrh	r3, [r5, #12]
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d907      	bls.n	800420c <_fwalk_sglue+0x38>
 80041fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004200:	3301      	adds	r3, #1
 8004202:	d003      	beq.n	800420c <_fwalk_sglue+0x38>
 8004204:	4629      	mov	r1, r5
 8004206:	4638      	mov	r0, r7
 8004208:	47c0      	blx	r8
 800420a:	4306      	orrs	r6, r0
 800420c:	3568      	adds	r5, #104	@ 0x68
 800420e:	e7e9      	b.n	80041e4 <_fwalk_sglue+0x10>

08004210 <__sread>:
 8004210:	b510      	push	{r4, lr}
 8004212:	460c      	mov	r4, r1
 8004214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004218:	f000 f868 	bl	80042ec <_read_r>
 800421c:	2800      	cmp	r0, #0
 800421e:	bfab      	itete	ge
 8004220:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004222:	89a3      	ldrhlt	r3, [r4, #12]
 8004224:	181b      	addge	r3, r3, r0
 8004226:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800422a:	bfac      	ite	ge
 800422c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800422e:	81a3      	strhlt	r3, [r4, #12]
 8004230:	bd10      	pop	{r4, pc}

08004232 <__swrite>:
 8004232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004236:	461f      	mov	r7, r3
 8004238:	898b      	ldrh	r3, [r1, #12]
 800423a:	05db      	lsls	r3, r3, #23
 800423c:	4605      	mov	r5, r0
 800423e:	460c      	mov	r4, r1
 8004240:	4616      	mov	r6, r2
 8004242:	d505      	bpl.n	8004250 <__swrite+0x1e>
 8004244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004248:	2302      	movs	r3, #2
 800424a:	2200      	movs	r2, #0
 800424c:	f000 f83c 	bl	80042c8 <_lseek_r>
 8004250:	89a3      	ldrh	r3, [r4, #12]
 8004252:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004256:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800425a:	81a3      	strh	r3, [r4, #12]
 800425c:	4632      	mov	r2, r6
 800425e:	463b      	mov	r3, r7
 8004260:	4628      	mov	r0, r5
 8004262:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004266:	f000 b863 	b.w	8004330 <_write_r>

0800426a <__sseek>:
 800426a:	b510      	push	{r4, lr}
 800426c:	460c      	mov	r4, r1
 800426e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004272:	f000 f829 	bl	80042c8 <_lseek_r>
 8004276:	1c43      	adds	r3, r0, #1
 8004278:	89a3      	ldrh	r3, [r4, #12]
 800427a:	bf15      	itete	ne
 800427c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800427e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004282:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004286:	81a3      	strheq	r3, [r4, #12]
 8004288:	bf18      	it	ne
 800428a:	81a3      	strhne	r3, [r4, #12]
 800428c:	bd10      	pop	{r4, pc}

0800428e <__sclose>:
 800428e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004292:	f000 b809 	b.w	80042a8 <_close_r>

08004296 <memset>:
 8004296:	4402      	add	r2, r0
 8004298:	4603      	mov	r3, r0
 800429a:	4293      	cmp	r3, r2
 800429c:	d100      	bne.n	80042a0 <memset+0xa>
 800429e:	4770      	bx	lr
 80042a0:	f803 1b01 	strb.w	r1, [r3], #1
 80042a4:	e7f9      	b.n	800429a <memset+0x4>
	...

080042a8 <_close_r>:
 80042a8:	b538      	push	{r3, r4, r5, lr}
 80042aa:	4d06      	ldr	r5, [pc, #24]	@ (80042c4 <_close_r+0x1c>)
 80042ac:	2300      	movs	r3, #0
 80042ae:	4604      	mov	r4, r0
 80042b0:	4608      	mov	r0, r1
 80042b2:	602b      	str	r3, [r5, #0]
 80042b4:	f7fd fa24 	bl	8001700 <_close>
 80042b8:	1c43      	adds	r3, r0, #1
 80042ba:	d102      	bne.n	80042c2 <_close_r+0x1a>
 80042bc:	682b      	ldr	r3, [r5, #0]
 80042be:	b103      	cbz	r3, 80042c2 <_close_r+0x1a>
 80042c0:	6023      	str	r3, [r4, #0]
 80042c2:	bd38      	pop	{r3, r4, r5, pc}
 80042c4:	2000a350 	.word	0x2000a350

080042c8 <_lseek_r>:
 80042c8:	b538      	push	{r3, r4, r5, lr}
 80042ca:	4d07      	ldr	r5, [pc, #28]	@ (80042e8 <_lseek_r+0x20>)
 80042cc:	4604      	mov	r4, r0
 80042ce:	4608      	mov	r0, r1
 80042d0:	4611      	mov	r1, r2
 80042d2:	2200      	movs	r2, #0
 80042d4:	602a      	str	r2, [r5, #0]
 80042d6:	461a      	mov	r2, r3
 80042d8:	f7fd fa39 	bl	800174e <_lseek>
 80042dc:	1c43      	adds	r3, r0, #1
 80042de:	d102      	bne.n	80042e6 <_lseek_r+0x1e>
 80042e0:	682b      	ldr	r3, [r5, #0]
 80042e2:	b103      	cbz	r3, 80042e6 <_lseek_r+0x1e>
 80042e4:	6023      	str	r3, [r4, #0]
 80042e6:	bd38      	pop	{r3, r4, r5, pc}
 80042e8:	2000a350 	.word	0x2000a350

080042ec <_read_r>:
 80042ec:	b538      	push	{r3, r4, r5, lr}
 80042ee:	4d07      	ldr	r5, [pc, #28]	@ (800430c <_read_r+0x20>)
 80042f0:	4604      	mov	r4, r0
 80042f2:	4608      	mov	r0, r1
 80042f4:	4611      	mov	r1, r2
 80042f6:	2200      	movs	r2, #0
 80042f8:	602a      	str	r2, [r5, #0]
 80042fa:	461a      	mov	r2, r3
 80042fc:	f7fd f9c7 	bl	800168e <_read>
 8004300:	1c43      	adds	r3, r0, #1
 8004302:	d102      	bne.n	800430a <_read_r+0x1e>
 8004304:	682b      	ldr	r3, [r5, #0]
 8004306:	b103      	cbz	r3, 800430a <_read_r+0x1e>
 8004308:	6023      	str	r3, [r4, #0]
 800430a:	bd38      	pop	{r3, r4, r5, pc}
 800430c:	2000a350 	.word	0x2000a350

08004310 <_sbrk_r>:
 8004310:	b538      	push	{r3, r4, r5, lr}
 8004312:	4d06      	ldr	r5, [pc, #24]	@ (800432c <_sbrk_r+0x1c>)
 8004314:	2300      	movs	r3, #0
 8004316:	4604      	mov	r4, r0
 8004318:	4608      	mov	r0, r1
 800431a:	602b      	str	r3, [r5, #0]
 800431c:	f7fd fa24 	bl	8001768 <_sbrk>
 8004320:	1c43      	adds	r3, r0, #1
 8004322:	d102      	bne.n	800432a <_sbrk_r+0x1a>
 8004324:	682b      	ldr	r3, [r5, #0]
 8004326:	b103      	cbz	r3, 800432a <_sbrk_r+0x1a>
 8004328:	6023      	str	r3, [r4, #0]
 800432a:	bd38      	pop	{r3, r4, r5, pc}
 800432c:	2000a350 	.word	0x2000a350

08004330 <_write_r>:
 8004330:	b538      	push	{r3, r4, r5, lr}
 8004332:	4d07      	ldr	r5, [pc, #28]	@ (8004350 <_write_r+0x20>)
 8004334:	4604      	mov	r4, r0
 8004336:	4608      	mov	r0, r1
 8004338:	4611      	mov	r1, r2
 800433a:	2200      	movs	r2, #0
 800433c:	602a      	str	r2, [r5, #0]
 800433e:	461a      	mov	r2, r3
 8004340:	f7fd f9c2 	bl	80016c8 <_write>
 8004344:	1c43      	adds	r3, r0, #1
 8004346:	d102      	bne.n	800434e <_write_r+0x1e>
 8004348:	682b      	ldr	r3, [r5, #0]
 800434a:	b103      	cbz	r3, 800434e <_write_r+0x1e>
 800434c:	6023      	str	r3, [r4, #0]
 800434e:	bd38      	pop	{r3, r4, r5, pc}
 8004350:	2000a350 	.word	0x2000a350

08004354 <__errno>:
 8004354:	4b01      	ldr	r3, [pc, #4]	@ (800435c <__errno+0x8>)
 8004356:	6818      	ldr	r0, [r3, #0]
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	20000020 	.word	0x20000020

08004360 <__libc_init_array>:
 8004360:	b570      	push	{r4, r5, r6, lr}
 8004362:	4d0d      	ldr	r5, [pc, #52]	@ (8004398 <__libc_init_array+0x38>)
 8004364:	4c0d      	ldr	r4, [pc, #52]	@ (800439c <__libc_init_array+0x3c>)
 8004366:	1b64      	subs	r4, r4, r5
 8004368:	10a4      	asrs	r4, r4, #2
 800436a:	2600      	movs	r6, #0
 800436c:	42a6      	cmp	r6, r4
 800436e:	d109      	bne.n	8004384 <__libc_init_array+0x24>
 8004370:	4d0b      	ldr	r5, [pc, #44]	@ (80043a0 <__libc_init_array+0x40>)
 8004372:	4c0c      	ldr	r4, [pc, #48]	@ (80043a4 <__libc_init_array+0x44>)
 8004374:	f000 fcc6 	bl	8004d04 <_init>
 8004378:	1b64      	subs	r4, r4, r5
 800437a:	10a4      	asrs	r4, r4, #2
 800437c:	2600      	movs	r6, #0
 800437e:	42a6      	cmp	r6, r4
 8004380:	d105      	bne.n	800438e <__libc_init_array+0x2e>
 8004382:	bd70      	pop	{r4, r5, r6, pc}
 8004384:	f855 3b04 	ldr.w	r3, [r5], #4
 8004388:	4798      	blx	r3
 800438a:	3601      	adds	r6, #1
 800438c:	e7ee      	b.n	800436c <__libc_init_array+0xc>
 800438e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004392:	4798      	blx	r3
 8004394:	3601      	adds	r6, #1
 8004396:	e7f2      	b.n	800437e <__libc_init_array+0x1e>
 8004398:	08004eb4 	.word	0x08004eb4
 800439c:	08004eb4 	.word	0x08004eb4
 80043a0:	08004eb4 	.word	0x08004eb4
 80043a4:	08004eb8 	.word	0x08004eb8

080043a8 <__retarget_lock_init_recursive>:
 80043a8:	4770      	bx	lr

080043aa <__retarget_lock_acquire_recursive>:
 80043aa:	4770      	bx	lr

080043ac <__retarget_lock_release_recursive>:
 80043ac:	4770      	bx	lr
	...

080043b0 <__assert_func>:
 80043b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80043b2:	4614      	mov	r4, r2
 80043b4:	461a      	mov	r2, r3
 80043b6:	4b09      	ldr	r3, [pc, #36]	@ (80043dc <__assert_func+0x2c>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4605      	mov	r5, r0
 80043bc:	68d8      	ldr	r0, [r3, #12]
 80043be:	b14c      	cbz	r4, 80043d4 <__assert_func+0x24>
 80043c0:	4b07      	ldr	r3, [pc, #28]	@ (80043e0 <__assert_func+0x30>)
 80043c2:	9100      	str	r1, [sp, #0]
 80043c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80043c8:	4906      	ldr	r1, [pc, #24]	@ (80043e4 <__assert_func+0x34>)
 80043ca:	462b      	mov	r3, r5
 80043cc:	f000 f858 	bl	8004480 <fiprintf>
 80043d0:	f000 f8ec 	bl	80045ac <abort>
 80043d4:	4b04      	ldr	r3, [pc, #16]	@ (80043e8 <__assert_func+0x38>)
 80043d6:	461c      	mov	r4, r3
 80043d8:	e7f3      	b.n	80043c2 <__assert_func+0x12>
 80043da:	bf00      	nop
 80043dc:	20000020 	.word	0x20000020
 80043e0:	08004e3b 	.word	0x08004e3b
 80043e4:	08004e48 	.word	0x08004e48
 80043e8:	08004e76 	.word	0x08004e76

080043ec <_free_r>:
 80043ec:	b538      	push	{r3, r4, r5, lr}
 80043ee:	4605      	mov	r5, r0
 80043f0:	2900      	cmp	r1, #0
 80043f2:	d041      	beq.n	8004478 <_free_r+0x8c>
 80043f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043f8:	1f0c      	subs	r4, r1, #4
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	bfb8      	it	lt
 80043fe:	18e4      	addlt	r4, r4, r3
 8004400:	f7ff fd4e 	bl	8003ea0 <__malloc_lock>
 8004404:	4a1d      	ldr	r2, [pc, #116]	@ (800447c <_free_r+0x90>)
 8004406:	6813      	ldr	r3, [r2, #0]
 8004408:	b933      	cbnz	r3, 8004418 <_free_r+0x2c>
 800440a:	6063      	str	r3, [r4, #4]
 800440c:	6014      	str	r4, [r2, #0]
 800440e:	4628      	mov	r0, r5
 8004410:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004414:	f7ff bd4a 	b.w	8003eac <__malloc_unlock>
 8004418:	42a3      	cmp	r3, r4
 800441a:	d908      	bls.n	800442e <_free_r+0x42>
 800441c:	6820      	ldr	r0, [r4, #0]
 800441e:	1821      	adds	r1, r4, r0
 8004420:	428b      	cmp	r3, r1
 8004422:	bf01      	itttt	eq
 8004424:	6819      	ldreq	r1, [r3, #0]
 8004426:	685b      	ldreq	r3, [r3, #4]
 8004428:	1809      	addeq	r1, r1, r0
 800442a:	6021      	streq	r1, [r4, #0]
 800442c:	e7ed      	b.n	800440a <_free_r+0x1e>
 800442e:	461a      	mov	r2, r3
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	b10b      	cbz	r3, 8004438 <_free_r+0x4c>
 8004434:	42a3      	cmp	r3, r4
 8004436:	d9fa      	bls.n	800442e <_free_r+0x42>
 8004438:	6811      	ldr	r1, [r2, #0]
 800443a:	1850      	adds	r0, r2, r1
 800443c:	42a0      	cmp	r0, r4
 800443e:	d10b      	bne.n	8004458 <_free_r+0x6c>
 8004440:	6820      	ldr	r0, [r4, #0]
 8004442:	4401      	add	r1, r0
 8004444:	1850      	adds	r0, r2, r1
 8004446:	4283      	cmp	r3, r0
 8004448:	6011      	str	r1, [r2, #0]
 800444a:	d1e0      	bne.n	800440e <_free_r+0x22>
 800444c:	6818      	ldr	r0, [r3, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	6053      	str	r3, [r2, #4]
 8004452:	4408      	add	r0, r1
 8004454:	6010      	str	r0, [r2, #0]
 8004456:	e7da      	b.n	800440e <_free_r+0x22>
 8004458:	d902      	bls.n	8004460 <_free_r+0x74>
 800445a:	230c      	movs	r3, #12
 800445c:	602b      	str	r3, [r5, #0]
 800445e:	e7d6      	b.n	800440e <_free_r+0x22>
 8004460:	6820      	ldr	r0, [r4, #0]
 8004462:	1821      	adds	r1, r4, r0
 8004464:	428b      	cmp	r3, r1
 8004466:	bf04      	itt	eq
 8004468:	6819      	ldreq	r1, [r3, #0]
 800446a:	685b      	ldreq	r3, [r3, #4]
 800446c:	6063      	str	r3, [r4, #4]
 800446e:	bf04      	itt	eq
 8004470:	1809      	addeq	r1, r1, r0
 8004472:	6021      	streq	r1, [r4, #0]
 8004474:	6054      	str	r4, [r2, #4]
 8004476:	e7ca      	b.n	800440e <_free_r+0x22>
 8004478:	bd38      	pop	{r3, r4, r5, pc}
 800447a:	bf00      	nop
 800447c:	2000a210 	.word	0x2000a210

08004480 <fiprintf>:
 8004480:	b40e      	push	{r1, r2, r3}
 8004482:	b503      	push	{r0, r1, lr}
 8004484:	4601      	mov	r1, r0
 8004486:	ab03      	add	r3, sp, #12
 8004488:	4805      	ldr	r0, [pc, #20]	@ (80044a0 <fiprintf+0x20>)
 800448a:	f853 2b04 	ldr.w	r2, [r3], #4
 800448e:	6800      	ldr	r0, [r0, #0]
 8004490:	9301      	str	r3, [sp, #4]
 8004492:	f000 f8bb 	bl	800460c <_vfiprintf_r>
 8004496:	b002      	add	sp, #8
 8004498:	f85d eb04 	ldr.w	lr, [sp], #4
 800449c:	b003      	add	sp, #12
 800449e:	4770      	bx	lr
 80044a0:	20000020 	.word	0x20000020

080044a4 <__swhatbuf_r>:
 80044a4:	b570      	push	{r4, r5, r6, lr}
 80044a6:	460c      	mov	r4, r1
 80044a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044ac:	2900      	cmp	r1, #0
 80044ae:	b096      	sub	sp, #88	@ 0x58
 80044b0:	4615      	mov	r5, r2
 80044b2:	461e      	mov	r6, r3
 80044b4:	da0d      	bge.n	80044d2 <__swhatbuf_r+0x2e>
 80044b6:	89a3      	ldrh	r3, [r4, #12]
 80044b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80044bc:	f04f 0100 	mov.w	r1, #0
 80044c0:	bf14      	ite	ne
 80044c2:	2340      	movne	r3, #64	@ 0x40
 80044c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80044c8:	2000      	movs	r0, #0
 80044ca:	6031      	str	r1, [r6, #0]
 80044cc:	602b      	str	r3, [r5, #0]
 80044ce:	b016      	add	sp, #88	@ 0x58
 80044d0:	bd70      	pop	{r4, r5, r6, pc}
 80044d2:	466a      	mov	r2, sp
 80044d4:	f000 f848 	bl	8004568 <_fstat_r>
 80044d8:	2800      	cmp	r0, #0
 80044da:	dbec      	blt.n	80044b6 <__swhatbuf_r+0x12>
 80044dc:	9901      	ldr	r1, [sp, #4]
 80044de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80044e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80044e6:	4259      	negs	r1, r3
 80044e8:	4159      	adcs	r1, r3
 80044ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80044ee:	e7eb      	b.n	80044c8 <__swhatbuf_r+0x24>

080044f0 <__smakebuf_r>:
 80044f0:	898b      	ldrh	r3, [r1, #12]
 80044f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044f4:	079d      	lsls	r5, r3, #30
 80044f6:	4606      	mov	r6, r0
 80044f8:	460c      	mov	r4, r1
 80044fa:	d507      	bpl.n	800450c <__smakebuf_r+0x1c>
 80044fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004500:	6023      	str	r3, [r4, #0]
 8004502:	6123      	str	r3, [r4, #16]
 8004504:	2301      	movs	r3, #1
 8004506:	6163      	str	r3, [r4, #20]
 8004508:	b003      	add	sp, #12
 800450a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800450c:	ab01      	add	r3, sp, #4
 800450e:	466a      	mov	r2, sp
 8004510:	f7ff ffc8 	bl	80044a4 <__swhatbuf_r>
 8004514:	9f00      	ldr	r7, [sp, #0]
 8004516:	4605      	mov	r5, r0
 8004518:	4639      	mov	r1, r7
 800451a:	4630      	mov	r0, r6
 800451c:	f7ff fc40 	bl	8003da0 <_malloc_r>
 8004520:	b948      	cbnz	r0, 8004536 <__smakebuf_r+0x46>
 8004522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004526:	059a      	lsls	r2, r3, #22
 8004528:	d4ee      	bmi.n	8004508 <__smakebuf_r+0x18>
 800452a:	f023 0303 	bic.w	r3, r3, #3
 800452e:	f043 0302 	orr.w	r3, r3, #2
 8004532:	81a3      	strh	r3, [r4, #12]
 8004534:	e7e2      	b.n	80044fc <__smakebuf_r+0xc>
 8004536:	89a3      	ldrh	r3, [r4, #12]
 8004538:	6020      	str	r0, [r4, #0]
 800453a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800453e:	81a3      	strh	r3, [r4, #12]
 8004540:	9b01      	ldr	r3, [sp, #4]
 8004542:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004546:	b15b      	cbz	r3, 8004560 <__smakebuf_r+0x70>
 8004548:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800454c:	4630      	mov	r0, r6
 800454e:	f000 f81d 	bl	800458c <_isatty_r>
 8004552:	b128      	cbz	r0, 8004560 <__smakebuf_r+0x70>
 8004554:	89a3      	ldrh	r3, [r4, #12]
 8004556:	f023 0303 	bic.w	r3, r3, #3
 800455a:	f043 0301 	orr.w	r3, r3, #1
 800455e:	81a3      	strh	r3, [r4, #12]
 8004560:	89a3      	ldrh	r3, [r4, #12]
 8004562:	431d      	orrs	r5, r3
 8004564:	81a5      	strh	r5, [r4, #12]
 8004566:	e7cf      	b.n	8004508 <__smakebuf_r+0x18>

08004568 <_fstat_r>:
 8004568:	b538      	push	{r3, r4, r5, lr}
 800456a:	4d07      	ldr	r5, [pc, #28]	@ (8004588 <_fstat_r+0x20>)
 800456c:	2300      	movs	r3, #0
 800456e:	4604      	mov	r4, r0
 8004570:	4608      	mov	r0, r1
 8004572:	4611      	mov	r1, r2
 8004574:	602b      	str	r3, [r5, #0]
 8004576:	f7fd f8cf 	bl	8001718 <_fstat>
 800457a:	1c43      	adds	r3, r0, #1
 800457c:	d102      	bne.n	8004584 <_fstat_r+0x1c>
 800457e:	682b      	ldr	r3, [r5, #0]
 8004580:	b103      	cbz	r3, 8004584 <_fstat_r+0x1c>
 8004582:	6023      	str	r3, [r4, #0]
 8004584:	bd38      	pop	{r3, r4, r5, pc}
 8004586:	bf00      	nop
 8004588:	2000a350 	.word	0x2000a350

0800458c <_isatty_r>:
 800458c:	b538      	push	{r3, r4, r5, lr}
 800458e:	4d06      	ldr	r5, [pc, #24]	@ (80045a8 <_isatty_r+0x1c>)
 8004590:	2300      	movs	r3, #0
 8004592:	4604      	mov	r4, r0
 8004594:	4608      	mov	r0, r1
 8004596:	602b      	str	r3, [r5, #0]
 8004598:	f7fd f8ce 	bl	8001738 <_isatty>
 800459c:	1c43      	adds	r3, r0, #1
 800459e:	d102      	bne.n	80045a6 <_isatty_r+0x1a>
 80045a0:	682b      	ldr	r3, [r5, #0]
 80045a2:	b103      	cbz	r3, 80045a6 <_isatty_r+0x1a>
 80045a4:	6023      	str	r3, [r4, #0]
 80045a6:	bd38      	pop	{r3, r4, r5, pc}
 80045a8:	2000a350 	.word	0x2000a350

080045ac <abort>:
 80045ac:	b508      	push	{r3, lr}
 80045ae:	2006      	movs	r0, #6
 80045b0:	f000 fb8c 	bl	8004ccc <raise>
 80045b4:	2001      	movs	r0, #1
 80045b6:	f7fd f85f 	bl	8001678 <_exit>

080045ba <__sfputc_r>:
 80045ba:	6893      	ldr	r3, [r2, #8]
 80045bc:	3b01      	subs	r3, #1
 80045be:	2b00      	cmp	r3, #0
 80045c0:	b410      	push	{r4}
 80045c2:	6093      	str	r3, [r2, #8]
 80045c4:	da08      	bge.n	80045d8 <__sfputc_r+0x1e>
 80045c6:	6994      	ldr	r4, [r2, #24]
 80045c8:	42a3      	cmp	r3, r4
 80045ca:	db01      	blt.n	80045d0 <__sfputc_r+0x16>
 80045cc:	290a      	cmp	r1, #10
 80045ce:	d103      	bne.n	80045d8 <__sfputc_r+0x1e>
 80045d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80045d4:	f000 babe 	b.w	8004b54 <__swbuf_r>
 80045d8:	6813      	ldr	r3, [r2, #0]
 80045da:	1c58      	adds	r0, r3, #1
 80045dc:	6010      	str	r0, [r2, #0]
 80045de:	7019      	strb	r1, [r3, #0]
 80045e0:	4608      	mov	r0, r1
 80045e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <__sfputs_r>:
 80045e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045ea:	4606      	mov	r6, r0
 80045ec:	460f      	mov	r7, r1
 80045ee:	4614      	mov	r4, r2
 80045f0:	18d5      	adds	r5, r2, r3
 80045f2:	42ac      	cmp	r4, r5
 80045f4:	d101      	bne.n	80045fa <__sfputs_r+0x12>
 80045f6:	2000      	movs	r0, #0
 80045f8:	e007      	b.n	800460a <__sfputs_r+0x22>
 80045fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045fe:	463a      	mov	r2, r7
 8004600:	4630      	mov	r0, r6
 8004602:	f7ff ffda 	bl	80045ba <__sfputc_r>
 8004606:	1c43      	adds	r3, r0, #1
 8004608:	d1f3      	bne.n	80045f2 <__sfputs_r+0xa>
 800460a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800460c <_vfiprintf_r>:
 800460c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004610:	460d      	mov	r5, r1
 8004612:	b09d      	sub	sp, #116	@ 0x74
 8004614:	4614      	mov	r4, r2
 8004616:	4698      	mov	r8, r3
 8004618:	4606      	mov	r6, r0
 800461a:	b118      	cbz	r0, 8004624 <_vfiprintf_r+0x18>
 800461c:	6a03      	ldr	r3, [r0, #32]
 800461e:	b90b      	cbnz	r3, 8004624 <_vfiprintf_r+0x18>
 8004620:	f7ff fdc0 	bl	80041a4 <__sinit>
 8004624:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004626:	07d9      	lsls	r1, r3, #31
 8004628:	d405      	bmi.n	8004636 <_vfiprintf_r+0x2a>
 800462a:	89ab      	ldrh	r3, [r5, #12]
 800462c:	059a      	lsls	r2, r3, #22
 800462e:	d402      	bmi.n	8004636 <_vfiprintf_r+0x2a>
 8004630:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004632:	f7ff feba 	bl	80043aa <__retarget_lock_acquire_recursive>
 8004636:	89ab      	ldrh	r3, [r5, #12]
 8004638:	071b      	lsls	r3, r3, #28
 800463a:	d501      	bpl.n	8004640 <_vfiprintf_r+0x34>
 800463c:	692b      	ldr	r3, [r5, #16]
 800463e:	b99b      	cbnz	r3, 8004668 <_vfiprintf_r+0x5c>
 8004640:	4629      	mov	r1, r5
 8004642:	4630      	mov	r0, r6
 8004644:	f000 fac4 	bl	8004bd0 <__swsetup_r>
 8004648:	b170      	cbz	r0, 8004668 <_vfiprintf_r+0x5c>
 800464a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800464c:	07dc      	lsls	r4, r3, #31
 800464e:	d504      	bpl.n	800465a <_vfiprintf_r+0x4e>
 8004650:	f04f 30ff 	mov.w	r0, #4294967295
 8004654:	b01d      	add	sp, #116	@ 0x74
 8004656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800465a:	89ab      	ldrh	r3, [r5, #12]
 800465c:	0598      	lsls	r0, r3, #22
 800465e:	d4f7      	bmi.n	8004650 <_vfiprintf_r+0x44>
 8004660:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004662:	f7ff fea3 	bl	80043ac <__retarget_lock_release_recursive>
 8004666:	e7f3      	b.n	8004650 <_vfiprintf_r+0x44>
 8004668:	2300      	movs	r3, #0
 800466a:	9309      	str	r3, [sp, #36]	@ 0x24
 800466c:	2320      	movs	r3, #32
 800466e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004672:	f8cd 800c 	str.w	r8, [sp, #12]
 8004676:	2330      	movs	r3, #48	@ 0x30
 8004678:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004828 <_vfiprintf_r+0x21c>
 800467c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004680:	f04f 0901 	mov.w	r9, #1
 8004684:	4623      	mov	r3, r4
 8004686:	469a      	mov	sl, r3
 8004688:	f813 2b01 	ldrb.w	r2, [r3], #1
 800468c:	b10a      	cbz	r2, 8004692 <_vfiprintf_r+0x86>
 800468e:	2a25      	cmp	r2, #37	@ 0x25
 8004690:	d1f9      	bne.n	8004686 <_vfiprintf_r+0x7a>
 8004692:	ebba 0b04 	subs.w	fp, sl, r4
 8004696:	d00b      	beq.n	80046b0 <_vfiprintf_r+0xa4>
 8004698:	465b      	mov	r3, fp
 800469a:	4622      	mov	r2, r4
 800469c:	4629      	mov	r1, r5
 800469e:	4630      	mov	r0, r6
 80046a0:	f7ff ffa2 	bl	80045e8 <__sfputs_r>
 80046a4:	3001      	adds	r0, #1
 80046a6:	f000 80a7 	beq.w	80047f8 <_vfiprintf_r+0x1ec>
 80046aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80046ac:	445a      	add	r2, fp
 80046ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80046b0:	f89a 3000 	ldrb.w	r3, [sl]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	f000 809f 	beq.w	80047f8 <_vfiprintf_r+0x1ec>
 80046ba:	2300      	movs	r3, #0
 80046bc:	f04f 32ff 	mov.w	r2, #4294967295
 80046c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80046c4:	f10a 0a01 	add.w	sl, sl, #1
 80046c8:	9304      	str	r3, [sp, #16]
 80046ca:	9307      	str	r3, [sp, #28]
 80046cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80046d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80046d2:	4654      	mov	r4, sl
 80046d4:	2205      	movs	r2, #5
 80046d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046da:	4853      	ldr	r0, [pc, #332]	@ (8004828 <_vfiprintf_r+0x21c>)
 80046dc:	f7fb fd80 	bl	80001e0 <memchr>
 80046e0:	9a04      	ldr	r2, [sp, #16]
 80046e2:	b9d8      	cbnz	r0, 800471c <_vfiprintf_r+0x110>
 80046e4:	06d1      	lsls	r1, r2, #27
 80046e6:	bf44      	itt	mi
 80046e8:	2320      	movmi	r3, #32
 80046ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80046ee:	0713      	lsls	r3, r2, #28
 80046f0:	bf44      	itt	mi
 80046f2:	232b      	movmi	r3, #43	@ 0x2b
 80046f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80046f8:	f89a 3000 	ldrb.w	r3, [sl]
 80046fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80046fe:	d015      	beq.n	800472c <_vfiprintf_r+0x120>
 8004700:	9a07      	ldr	r2, [sp, #28]
 8004702:	4654      	mov	r4, sl
 8004704:	2000      	movs	r0, #0
 8004706:	f04f 0c0a 	mov.w	ip, #10
 800470a:	4621      	mov	r1, r4
 800470c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004710:	3b30      	subs	r3, #48	@ 0x30
 8004712:	2b09      	cmp	r3, #9
 8004714:	d94b      	bls.n	80047ae <_vfiprintf_r+0x1a2>
 8004716:	b1b0      	cbz	r0, 8004746 <_vfiprintf_r+0x13a>
 8004718:	9207      	str	r2, [sp, #28]
 800471a:	e014      	b.n	8004746 <_vfiprintf_r+0x13a>
 800471c:	eba0 0308 	sub.w	r3, r0, r8
 8004720:	fa09 f303 	lsl.w	r3, r9, r3
 8004724:	4313      	orrs	r3, r2
 8004726:	9304      	str	r3, [sp, #16]
 8004728:	46a2      	mov	sl, r4
 800472a:	e7d2      	b.n	80046d2 <_vfiprintf_r+0xc6>
 800472c:	9b03      	ldr	r3, [sp, #12]
 800472e:	1d19      	adds	r1, r3, #4
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	9103      	str	r1, [sp, #12]
 8004734:	2b00      	cmp	r3, #0
 8004736:	bfbb      	ittet	lt
 8004738:	425b      	neglt	r3, r3
 800473a:	f042 0202 	orrlt.w	r2, r2, #2
 800473e:	9307      	strge	r3, [sp, #28]
 8004740:	9307      	strlt	r3, [sp, #28]
 8004742:	bfb8      	it	lt
 8004744:	9204      	strlt	r2, [sp, #16]
 8004746:	7823      	ldrb	r3, [r4, #0]
 8004748:	2b2e      	cmp	r3, #46	@ 0x2e
 800474a:	d10a      	bne.n	8004762 <_vfiprintf_r+0x156>
 800474c:	7863      	ldrb	r3, [r4, #1]
 800474e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004750:	d132      	bne.n	80047b8 <_vfiprintf_r+0x1ac>
 8004752:	9b03      	ldr	r3, [sp, #12]
 8004754:	1d1a      	adds	r2, r3, #4
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	9203      	str	r2, [sp, #12]
 800475a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800475e:	3402      	adds	r4, #2
 8004760:	9305      	str	r3, [sp, #20]
 8004762:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004838 <_vfiprintf_r+0x22c>
 8004766:	7821      	ldrb	r1, [r4, #0]
 8004768:	2203      	movs	r2, #3
 800476a:	4650      	mov	r0, sl
 800476c:	f7fb fd38 	bl	80001e0 <memchr>
 8004770:	b138      	cbz	r0, 8004782 <_vfiprintf_r+0x176>
 8004772:	9b04      	ldr	r3, [sp, #16]
 8004774:	eba0 000a 	sub.w	r0, r0, sl
 8004778:	2240      	movs	r2, #64	@ 0x40
 800477a:	4082      	lsls	r2, r0
 800477c:	4313      	orrs	r3, r2
 800477e:	3401      	adds	r4, #1
 8004780:	9304      	str	r3, [sp, #16]
 8004782:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004786:	4829      	ldr	r0, [pc, #164]	@ (800482c <_vfiprintf_r+0x220>)
 8004788:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800478c:	2206      	movs	r2, #6
 800478e:	f7fb fd27 	bl	80001e0 <memchr>
 8004792:	2800      	cmp	r0, #0
 8004794:	d03f      	beq.n	8004816 <_vfiprintf_r+0x20a>
 8004796:	4b26      	ldr	r3, [pc, #152]	@ (8004830 <_vfiprintf_r+0x224>)
 8004798:	bb1b      	cbnz	r3, 80047e2 <_vfiprintf_r+0x1d6>
 800479a:	9b03      	ldr	r3, [sp, #12]
 800479c:	3307      	adds	r3, #7
 800479e:	f023 0307 	bic.w	r3, r3, #7
 80047a2:	3308      	adds	r3, #8
 80047a4:	9303      	str	r3, [sp, #12]
 80047a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047a8:	443b      	add	r3, r7
 80047aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80047ac:	e76a      	b.n	8004684 <_vfiprintf_r+0x78>
 80047ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80047b2:	460c      	mov	r4, r1
 80047b4:	2001      	movs	r0, #1
 80047b6:	e7a8      	b.n	800470a <_vfiprintf_r+0xfe>
 80047b8:	2300      	movs	r3, #0
 80047ba:	3401      	adds	r4, #1
 80047bc:	9305      	str	r3, [sp, #20]
 80047be:	4619      	mov	r1, r3
 80047c0:	f04f 0c0a 	mov.w	ip, #10
 80047c4:	4620      	mov	r0, r4
 80047c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80047ca:	3a30      	subs	r2, #48	@ 0x30
 80047cc:	2a09      	cmp	r2, #9
 80047ce:	d903      	bls.n	80047d8 <_vfiprintf_r+0x1cc>
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d0c6      	beq.n	8004762 <_vfiprintf_r+0x156>
 80047d4:	9105      	str	r1, [sp, #20]
 80047d6:	e7c4      	b.n	8004762 <_vfiprintf_r+0x156>
 80047d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80047dc:	4604      	mov	r4, r0
 80047de:	2301      	movs	r3, #1
 80047e0:	e7f0      	b.n	80047c4 <_vfiprintf_r+0x1b8>
 80047e2:	ab03      	add	r3, sp, #12
 80047e4:	9300      	str	r3, [sp, #0]
 80047e6:	462a      	mov	r2, r5
 80047e8:	4b12      	ldr	r3, [pc, #72]	@ (8004834 <_vfiprintf_r+0x228>)
 80047ea:	a904      	add	r1, sp, #16
 80047ec:	4630      	mov	r0, r6
 80047ee:	f3af 8000 	nop.w
 80047f2:	4607      	mov	r7, r0
 80047f4:	1c78      	adds	r0, r7, #1
 80047f6:	d1d6      	bne.n	80047a6 <_vfiprintf_r+0x19a>
 80047f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80047fa:	07d9      	lsls	r1, r3, #31
 80047fc:	d405      	bmi.n	800480a <_vfiprintf_r+0x1fe>
 80047fe:	89ab      	ldrh	r3, [r5, #12]
 8004800:	059a      	lsls	r2, r3, #22
 8004802:	d402      	bmi.n	800480a <_vfiprintf_r+0x1fe>
 8004804:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004806:	f7ff fdd1 	bl	80043ac <__retarget_lock_release_recursive>
 800480a:	89ab      	ldrh	r3, [r5, #12]
 800480c:	065b      	lsls	r3, r3, #25
 800480e:	f53f af1f 	bmi.w	8004650 <_vfiprintf_r+0x44>
 8004812:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004814:	e71e      	b.n	8004654 <_vfiprintf_r+0x48>
 8004816:	ab03      	add	r3, sp, #12
 8004818:	9300      	str	r3, [sp, #0]
 800481a:	462a      	mov	r2, r5
 800481c:	4b05      	ldr	r3, [pc, #20]	@ (8004834 <_vfiprintf_r+0x228>)
 800481e:	a904      	add	r1, sp, #16
 8004820:	4630      	mov	r0, r6
 8004822:	f000 f879 	bl	8004918 <_printf_i>
 8004826:	e7e4      	b.n	80047f2 <_vfiprintf_r+0x1e6>
 8004828:	08004e77 	.word	0x08004e77
 800482c:	08004e81 	.word	0x08004e81
 8004830:	00000000 	.word	0x00000000
 8004834:	080045e9 	.word	0x080045e9
 8004838:	08004e7d 	.word	0x08004e7d

0800483c <_printf_common>:
 800483c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004840:	4616      	mov	r6, r2
 8004842:	4698      	mov	r8, r3
 8004844:	688a      	ldr	r2, [r1, #8]
 8004846:	690b      	ldr	r3, [r1, #16]
 8004848:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800484c:	4293      	cmp	r3, r2
 800484e:	bfb8      	it	lt
 8004850:	4613      	movlt	r3, r2
 8004852:	6033      	str	r3, [r6, #0]
 8004854:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004858:	4607      	mov	r7, r0
 800485a:	460c      	mov	r4, r1
 800485c:	b10a      	cbz	r2, 8004862 <_printf_common+0x26>
 800485e:	3301      	adds	r3, #1
 8004860:	6033      	str	r3, [r6, #0]
 8004862:	6823      	ldr	r3, [r4, #0]
 8004864:	0699      	lsls	r1, r3, #26
 8004866:	bf42      	ittt	mi
 8004868:	6833      	ldrmi	r3, [r6, #0]
 800486a:	3302      	addmi	r3, #2
 800486c:	6033      	strmi	r3, [r6, #0]
 800486e:	6825      	ldr	r5, [r4, #0]
 8004870:	f015 0506 	ands.w	r5, r5, #6
 8004874:	d106      	bne.n	8004884 <_printf_common+0x48>
 8004876:	f104 0a19 	add.w	sl, r4, #25
 800487a:	68e3      	ldr	r3, [r4, #12]
 800487c:	6832      	ldr	r2, [r6, #0]
 800487e:	1a9b      	subs	r3, r3, r2
 8004880:	42ab      	cmp	r3, r5
 8004882:	dc26      	bgt.n	80048d2 <_printf_common+0x96>
 8004884:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004888:	6822      	ldr	r2, [r4, #0]
 800488a:	3b00      	subs	r3, #0
 800488c:	bf18      	it	ne
 800488e:	2301      	movne	r3, #1
 8004890:	0692      	lsls	r2, r2, #26
 8004892:	d42b      	bmi.n	80048ec <_printf_common+0xb0>
 8004894:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004898:	4641      	mov	r1, r8
 800489a:	4638      	mov	r0, r7
 800489c:	47c8      	blx	r9
 800489e:	3001      	adds	r0, #1
 80048a0:	d01e      	beq.n	80048e0 <_printf_common+0xa4>
 80048a2:	6823      	ldr	r3, [r4, #0]
 80048a4:	6922      	ldr	r2, [r4, #16]
 80048a6:	f003 0306 	and.w	r3, r3, #6
 80048aa:	2b04      	cmp	r3, #4
 80048ac:	bf02      	ittt	eq
 80048ae:	68e5      	ldreq	r5, [r4, #12]
 80048b0:	6833      	ldreq	r3, [r6, #0]
 80048b2:	1aed      	subeq	r5, r5, r3
 80048b4:	68a3      	ldr	r3, [r4, #8]
 80048b6:	bf0c      	ite	eq
 80048b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048bc:	2500      	movne	r5, #0
 80048be:	4293      	cmp	r3, r2
 80048c0:	bfc4      	itt	gt
 80048c2:	1a9b      	subgt	r3, r3, r2
 80048c4:	18ed      	addgt	r5, r5, r3
 80048c6:	2600      	movs	r6, #0
 80048c8:	341a      	adds	r4, #26
 80048ca:	42b5      	cmp	r5, r6
 80048cc:	d11a      	bne.n	8004904 <_printf_common+0xc8>
 80048ce:	2000      	movs	r0, #0
 80048d0:	e008      	b.n	80048e4 <_printf_common+0xa8>
 80048d2:	2301      	movs	r3, #1
 80048d4:	4652      	mov	r2, sl
 80048d6:	4641      	mov	r1, r8
 80048d8:	4638      	mov	r0, r7
 80048da:	47c8      	blx	r9
 80048dc:	3001      	adds	r0, #1
 80048de:	d103      	bne.n	80048e8 <_printf_common+0xac>
 80048e0:	f04f 30ff 	mov.w	r0, #4294967295
 80048e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048e8:	3501      	adds	r5, #1
 80048ea:	e7c6      	b.n	800487a <_printf_common+0x3e>
 80048ec:	18e1      	adds	r1, r4, r3
 80048ee:	1c5a      	adds	r2, r3, #1
 80048f0:	2030      	movs	r0, #48	@ 0x30
 80048f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80048f6:	4422      	add	r2, r4
 80048f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80048fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004900:	3302      	adds	r3, #2
 8004902:	e7c7      	b.n	8004894 <_printf_common+0x58>
 8004904:	2301      	movs	r3, #1
 8004906:	4622      	mov	r2, r4
 8004908:	4641      	mov	r1, r8
 800490a:	4638      	mov	r0, r7
 800490c:	47c8      	blx	r9
 800490e:	3001      	adds	r0, #1
 8004910:	d0e6      	beq.n	80048e0 <_printf_common+0xa4>
 8004912:	3601      	adds	r6, #1
 8004914:	e7d9      	b.n	80048ca <_printf_common+0x8e>
	...

08004918 <_printf_i>:
 8004918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800491c:	7e0f      	ldrb	r7, [r1, #24]
 800491e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004920:	2f78      	cmp	r7, #120	@ 0x78
 8004922:	4691      	mov	r9, r2
 8004924:	4680      	mov	r8, r0
 8004926:	460c      	mov	r4, r1
 8004928:	469a      	mov	sl, r3
 800492a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800492e:	d807      	bhi.n	8004940 <_printf_i+0x28>
 8004930:	2f62      	cmp	r7, #98	@ 0x62
 8004932:	d80a      	bhi.n	800494a <_printf_i+0x32>
 8004934:	2f00      	cmp	r7, #0
 8004936:	f000 80d1 	beq.w	8004adc <_printf_i+0x1c4>
 800493a:	2f58      	cmp	r7, #88	@ 0x58
 800493c:	f000 80b8 	beq.w	8004ab0 <_printf_i+0x198>
 8004940:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004944:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004948:	e03a      	b.n	80049c0 <_printf_i+0xa8>
 800494a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800494e:	2b15      	cmp	r3, #21
 8004950:	d8f6      	bhi.n	8004940 <_printf_i+0x28>
 8004952:	a101      	add	r1, pc, #4	@ (adr r1, 8004958 <_printf_i+0x40>)
 8004954:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004958:	080049b1 	.word	0x080049b1
 800495c:	080049c5 	.word	0x080049c5
 8004960:	08004941 	.word	0x08004941
 8004964:	08004941 	.word	0x08004941
 8004968:	08004941 	.word	0x08004941
 800496c:	08004941 	.word	0x08004941
 8004970:	080049c5 	.word	0x080049c5
 8004974:	08004941 	.word	0x08004941
 8004978:	08004941 	.word	0x08004941
 800497c:	08004941 	.word	0x08004941
 8004980:	08004941 	.word	0x08004941
 8004984:	08004ac3 	.word	0x08004ac3
 8004988:	080049ef 	.word	0x080049ef
 800498c:	08004a7d 	.word	0x08004a7d
 8004990:	08004941 	.word	0x08004941
 8004994:	08004941 	.word	0x08004941
 8004998:	08004ae5 	.word	0x08004ae5
 800499c:	08004941 	.word	0x08004941
 80049a0:	080049ef 	.word	0x080049ef
 80049a4:	08004941 	.word	0x08004941
 80049a8:	08004941 	.word	0x08004941
 80049ac:	08004a85 	.word	0x08004a85
 80049b0:	6833      	ldr	r3, [r6, #0]
 80049b2:	1d1a      	adds	r2, r3, #4
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	6032      	str	r2, [r6, #0]
 80049b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80049bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80049c0:	2301      	movs	r3, #1
 80049c2:	e09c      	b.n	8004afe <_printf_i+0x1e6>
 80049c4:	6833      	ldr	r3, [r6, #0]
 80049c6:	6820      	ldr	r0, [r4, #0]
 80049c8:	1d19      	adds	r1, r3, #4
 80049ca:	6031      	str	r1, [r6, #0]
 80049cc:	0606      	lsls	r6, r0, #24
 80049ce:	d501      	bpl.n	80049d4 <_printf_i+0xbc>
 80049d0:	681d      	ldr	r5, [r3, #0]
 80049d2:	e003      	b.n	80049dc <_printf_i+0xc4>
 80049d4:	0645      	lsls	r5, r0, #25
 80049d6:	d5fb      	bpl.n	80049d0 <_printf_i+0xb8>
 80049d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80049dc:	2d00      	cmp	r5, #0
 80049de:	da03      	bge.n	80049e8 <_printf_i+0xd0>
 80049e0:	232d      	movs	r3, #45	@ 0x2d
 80049e2:	426d      	negs	r5, r5
 80049e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049e8:	4858      	ldr	r0, [pc, #352]	@ (8004b4c <_printf_i+0x234>)
 80049ea:	230a      	movs	r3, #10
 80049ec:	e011      	b.n	8004a12 <_printf_i+0xfa>
 80049ee:	6821      	ldr	r1, [r4, #0]
 80049f0:	6833      	ldr	r3, [r6, #0]
 80049f2:	0608      	lsls	r0, r1, #24
 80049f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80049f8:	d402      	bmi.n	8004a00 <_printf_i+0xe8>
 80049fa:	0649      	lsls	r1, r1, #25
 80049fc:	bf48      	it	mi
 80049fe:	b2ad      	uxthmi	r5, r5
 8004a00:	2f6f      	cmp	r7, #111	@ 0x6f
 8004a02:	4852      	ldr	r0, [pc, #328]	@ (8004b4c <_printf_i+0x234>)
 8004a04:	6033      	str	r3, [r6, #0]
 8004a06:	bf14      	ite	ne
 8004a08:	230a      	movne	r3, #10
 8004a0a:	2308      	moveq	r3, #8
 8004a0c:	2100      	movs	r1, #0
 8004a0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004a12:	6866      	ldr	r6, [r4, #4]
 8004a14:	60a6      	str	r6, [r4, #8]
 8004a16:	2e00      	cmp	r6, #0
 8004a18:	db05      	blt.n	8004a26 <_printf_i+0x10e>
 8004a1a:	6821      	ldr	r1, [r4, #0]
 8004a1c:	432e      	orrs	r6, r5
 8004a1e:	f021 0104 	bic.w	r1, r1, #4
 8004a22:	6021      	str	r1, [r4, #0]
 8004a24:	d04b      	beq.n	8004abe <_printf_i+0x1a6>
 8004a26:	4616      	mov	r6, r2
 8004a28:	fbb5 f1f3 	udiv	r1, r5, r3
 8004a2c:	fb03 5711 	mls	r7, r3, r1, r5
 8004a30:	5dc7      	ldrb	r7, [r0, r7]
 8004a32:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004a36:	462f      	mov	r7, r5
 8004a38:	42bb      	cmp	r3, r7
 8004a3a:	460d      	mov	r5, r1
 8004a3c:	d9f4      	bls.n	8004a28 <_printf_i+0x110>
 8004a3e:	2b08      	cmp	r3, #8
 8004a40:	d10b      	bne.n	8004a5a <_printf_i+0x142>
 8004a42:	6823      	ldr	r3, [r4, #0]
 8004a44:	07df      	lsls	r7, r3, #31
 8004a46:	d508      	bpl.n	8004a5a <_printf_i+0x142>
 8004a48:	6923      	ldr	r3, [r4, #16]
 8004a4a:	6861      	ldr	r1, [r4, #4]
 8004a4c:	4299      	cmp	r1, r3
 8004a4e:	bfde      	ittt	le
 8004a50:	2330      	movle	r3, #48	@ 0x30
 8004a52:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004a56:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004a5a:	1b92      	subs	r2, r2, r6
 8004a5c:	6122      	str	r2, [r4, #16]
 8004a5e:	f8cd a000 	str.w	sl, [sp]
 8004a62:	464b      	mov	r3, r9
 8004a64:	aa03      	add	r2, sp, #12
 8004a66:	4621      	mov	r1, r4
 8004a68:	4640      	mov	r0, r8
 8004a6a:	f7ff fee7 	bl	800483c <_printf_common>
 8004a6e:	3001      	adds	r0, #1
 8004a70:	d14a      	bne.n	8004b08 <_printf_i+0x1f0>
 8004a72:	f04f 30ff 	mov.w	r0, #4294967295
 8004a76:	b004      	add	sp, #16
 8004a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a7c:	6823      	ldr	r3, [r4, #0]
 8004a7e:	f043 0320 	orr.w	r3, r3, #32
 8004a82:	6023      	str	r3, [r4, #0]
 8004a84:	4832      	ldr	r0, [pc, #200]	@ (8004b50 <_printf_i+0x238>)
 8004a86:	2778      	movs	r7, #120	@ 0x78
 8004a88:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a8c:	6823      	ldr	r3, [r4, #0]
 8004a8e:	6831      	ldr	r1, [r6, #0]
 8004a90:	061f      	lsls	r7, r3, #24
 8004a92:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a96:	d402      	bmi.n	8004a9e <_printf_i+0x186>
 8004a98:	065f      	lsls	r7, r3, #25
 8004a9a:	bf48      	it	mi
 8004a9c:	b2ad      	uxthmi	r5, r5
 8004a9e:	6031      	str	r1, [r6, #0]
 8004aa0:	07d9      	lsls	r1, r3, #31
 8004aa2:	bf44      	itt	mi
 8004aa4:	f043 0320 	orrmi.w	r3, r3, #32
 8004aa8:	6023      	strmi	r3, [r4, #0]
 8004aaa:	b11d      	cbz	r5, 8004ab4 <_printf_i+0x19c>
 8004aac:	2310      	movs	r3, #16
 8004aae:	e7ad      	b.n	8004a0c <_printf_i+0xf4>
 8004ab0:	4826      	ldr	r0, [pc, #152]	@ (8004b4c <_printf_i+0x234>)
 8004ab2:	e7e9      	b.n	8004a88 <_printf_i+0x170>
 8004ab4:	6823      	ldr	r3, [r4, #0]
 8004ab6:	f023 0320 	bic.w	r3, r3, #32
 8004aba:	6023      	str	r3, [r4, #0]
 8004abc:	e7f6      	b.n	8004aac <_printf_i+0x194>
 8004abe:	4616      	mov	r6, r2
 8004ac0:	e7bd      	b.n	8004a3e <_printf_i+0x126>
 8004ac2:	6833      	ldr	r3, [r6, #0]
 8004ac4:	6825      	ldr	r5, [r4, #0]
 8004ac6:	6961      	ldr	r1, [r4, #20]
 8004ac8:	1d18      	adds	r0, r3, #4
 8004aca:	6030      	str	r0, [r6, #0]
 8004acc:	062e      	lsls	r6, r5, #24
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	d501      	bpl.n	8004ad6 <_printf_i+0x1be>
 8004ad2:	6019      	str	r1, [r3, #0]
 8004ad4:	e002      	b.n	8004adc <_printf_i+0x1c4>
 8004ad6:	0668      	lsls	r0, r5, #25
 8004ad8:	d5fb      	bpl.n	8004ad2 <_printf_i+0x1ba>
 8004ada:	8019      	strh	r1, [r3, #0]
 8004adc:	2300      	movs	r3, #0
 8004ade:	6123      	str	r3, [r4, #16]
 8004ae0:	4616      	mov	r6, r2
 8004ae2:	e7bc      	b.n	8004a5e <_printf_i+0x146>
 8004ae4:	6833      	ldr	r3, [r6, #0]
 8004ae6:	1d1a      	adds	r2, r3, #4
 8004ae8:	6032      	str	r2, [r6, #0]
 8004aea:	681e      	ldr	r6, [r3, #0]
 8004aec:	6862      	ldr	r2, [r4, #4]
 8004aee:	2100      	movs	r1, #0
 8004af0:	4630      	mov	r0, r6
 8004af2:	f7fb fb75 	bl	80001e0 <memchr>
 8004af6:	b108      	cbz	r0, 8004afc <_printf_i+0x1e4>
 8004af8:	1b80      	subs	r0, r0, r6
 8004afa:	6060      	str	r0, [r4, #4]
 8004afc:	6863      	ldr	r3, [r4, #4]
 8004afe:	6123      	str	r3, [r4, #16]
 8004b00:	2300      	movs	r3, #0
 8004b02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b06:	e7aa      	b.n	8004a5e <_printf_i+0x146>
 8004b08:	6923      	ldr	r3, [r4, #16]
 8004b0a:	4632      	mov	r2, r6
 8004b0c:	4649      	mov	r1, r9
 8004b0e:	4640      	mov	r0, r8
 8004b10:	47d0      	blx	sl
 8004b12:	3001      	adds	r0, #1
 8004b14:	d0ad      	beq.n	8004a72 <_printf_i+0x15a>
 8004b16:	6823      	ldr	r3, [r4, #0]
 8004b18:	079b      	lsls	r3, r3, #30
 8004b1a:	d413      	bmi.n	8004b44 <_printf_i+0x22c>
 8004b1c:	68e0      	ldr	r0, [r4, #12]
 8004b1e:	9b03      	ldr	r3, [sp, #12]
 8004b20:	4298      	cmp	r0, r3
 8004b22:	bfb8      	it	lt
 8004b24:	4618      	movlt	r0, r3
 8004b26:	e7a6      	b.n	8004a76 <_printf_i+0x15e>
 8004b28:	2301      	movs	r3, #1
 8004b2a:	4632      	mov	r2, r6
 8004b2c:	4649      	mov	r1, r9
 8004b2e:	4640      	mov	r0, r8
 8004b30:	47d0      	blx	sl
 8004b32:	3001      	adds	r0, #1
 8004b34:	d09d      	beq.n	8004a72 <_printf_i+0x15a>
 8004b36:	3501      	adds	r5, #1
 8004b38:	68e3      	ldr	r3, [r4, #12]
 8004b3a:	9903      	ldr	r1, [sp, #12]
 8004b3c:	1a5b      	subs	r3, r3, r1
 8004b3e:	42ab      	cmp	r3, r5
 8004b40:	dcf2      	bgt.n	8004b28 <_printf_i+0x210>
 8004b42:	e7eb      	b.n	8004b1c <_printf_i+0x204>
 8004b44:	2500      	movs	r5, #0
 8004b46:	f104 0619 	add.w	r6, r4, #25
 8004b4a:	e7f5      	b.n	8004b38 <_printf_i+0x220>
 8004b4c:	08004e88 	.word	0x08004e88
 8004b50:	08004e99 	.word	0x08004e99

08004b54 <__swbuf_r>:
 8004b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b56:	460e      	mov	r6, r1
 8004b58:	4614      	mov	r4, r2
 8004b5a:	4605      	mov	r5, r0
 8004b5c:	b118      	cbz	r0, 8004b66 <__swbuf_r+0x12>
 8004b5e:	6a03      	ldr	r3, [r0, #32]
 8004b60:	b90b      	cbnz	r3, 8004b66 <__swbuf_r+0x12>
 8004b62:	f7ff fb1f 	bl	80041a4 <__sinit>
 8004b66:	69a3      	ldr	r3, [r4, #24]
 8004b68:	60a3      	str	r3, [r4, #8]
 8004b6a:	89a3      	ldrh	r3, [r4, #12]
 8004b6c:	071a      	lsls	r2, r3, #28
 8004b6e:	d501      	bpl.n	8004b74 <__swbuf_r+0x20>
 8004b70:	6923      	ldr	r3, [r4, #16]
 8004b72:	b943      	cbnz	r3, 8004b86 <__swbuf_r+0x32>
 8004b74:	4621      	mov	r1, r4
 8004b76:	4628      	mov	r0, r5
 8004b78:	f000 f82a 	bl	8004bd0 <__swsetup_r>
 8004b7c:	b118      	cbz	r0, 8004b86 <__swbuf_r+0x32>
 8004b7e:	f04f 37ff 	mov.w	r7, #4294967295
 8004b82:	4638      	mov	r0, r7
 8004b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b86:	6823      	ldr	r3, [r4, #0]
 8004b88:	6922      	ldr	r2, [r4, #16]
 8004b8a:	1a98      	subs	r0, r3, r2
 8004b8c:	6963      	ldr	r3, [r4, #20]
 8004b8e:	b2f6      	uxtb	r6, r6
 8004b90:	4283      	cmp	r3, r0
 8004b92:	4637      	mov	r7, r6
 8004b94:	dc05      	bgt.n	8004ba2 <__swbuf_r+0x4e>
 8004b96:	4621      	mov	r1, r4
 8004b98:	4628      	mov	r0, r5
 8004b9a:	f7ff fa4f 	bl	800403c <_fflush_r>
 8004b9e:	2800      	cmp	r0, #0
 8004ba0:	d1ed      	bne.n	8004b7e <__swbuf_r+0x2a>
 8004ba2:	68a3      	ldr	r3, [r4, #8]
 8004ba4:	3b01      	subs	r3, #1
 8004ba6:	60a3      	str	r3, [r4, #8]
 8004ba8:	6823      	ldr	r3, [r4, #0]
 8004baa:	1c5a      	adds	r2, r3, #1
 8004bac:	6022      	str	r2, [r4, #0]
 8004bae:	701e      	strb	r6, [r3, #0]
 8004bb0:	6962      	ldr	r2, [r4, #20]
 8004bb2:	1c43      	adds	r3, r0, #1
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d004      	beq.n	8004bc2 <__swbuf_r+0x6e>
 8004bb8:	89a3      	ldrh	r3, [r4, #12]
 8004bba:	07db      	lsls	r3, r3, #31
 8004bbc:	d5e1      	bpl.n	8004b82 <__swbuf_r+0x2e>
 8004bbe:	2e0a      	cmp	r6, #10
 8004bc0:	d1df      	bne.n	8004b82 <__swbuf_r+0x2e>
 8004bc2:	4621      	mov	r1, r4
 8004bc4:	4628      	mov	r0, r5
 8004bc6:	f7ff fa39 	bl	800403c <_fflush_r>
 8004bca:	2800      	cmp	r0, #0
 8004bcc:	d0d9      	beq.n	8004b82 <__swbuf_r+0x2e>
 8004bce:	e7d6      	b.n	8004b7e <__swbuf_r+0x2a>

08004bd0 <__swsetup_r>:
 8004bd0:	b538      	push	{r3, r4, r5, lr}
 8004bd2:	4b29      	ldr	r3, [pc, #164]	@ (8004c78 <__swsetup_r+0xa8>)
 8004bd4:	4605      	mov	r5, r0
 8004bd6:	6818      	ldr	r0, [r3, #0]
 8004bd8:	460c      	mov	r4, r1
 8004bda:	b118      	cbz	r0, 8004be4 <__swsetup_r+0x14>
 8004bdc:	6a03      	ldr	r3, [r0, #32]
 8004bde:	b90b      	cbnz	r3, 8004be4 <__swsetup_r+0x14>
 8004be0:	f7ff fae0 	bl	80041a4 <__sinit>
 8004be4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004be8:	0719      	lsls	r1, r3, #28
 8004bea:	d422      	bmi.n	8004c32 <__swsetup_r+0x62>
 8004bec:	06da      	lsls	r2, r3, #27
 8004bee:	d407      	bmi.n	8004c00 <__swsetup_r+0x30>
 8004bf0:	2209      	movs	r2, #9
 8004bf2:	602a      	str	r2, [r5, #0]
 8004bf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bf8:	81a3      	strh	r3, [r4, #12]
 8004bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8004bfe:	e033      	b.n	8004c68 <__swsetup_r+0x98>
 8004c00:	0758      	lsls	r0, r3, #29
 8004c02:	d512      	bpl.n	8004c2a <__swsetup_r+0x5a>
 8004c04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004c06:	b141      	cbz	r1, 8004c1a <__swsetup_r+0x4a>
 8004c08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004c0c:	4299      	cmp	r1, r3
 8004c0e:	d002      	beq.n	8004c16 <__swsetup_r+0x46>
 8004c10:	4628      	mov	r0, r5
 8004c12:	f7ff fbeb 	bl	80043ec <_free_r>
 8004c16:	2300      	movs	r3, #0
 8004c18:	6363      	str	r3, [r4, #52]	@ 0x34
 8004c1a:	89a3      	ldrh	r3, [r4, #12]
 8004c1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004c20:	81a3      	strh	r3, [r4, #12]
 8004c22:	2300      	movs	r3, #0
 8004c24:	6063      	str	r3, [r4, #4]
 8004c26:	6923      	ldr	r3, [r4, #16]
 8004c28:	6023      	str	r3, [r4, #0]
 8004c2a:	89a3      	ldrh	r3, [r4, #12]
 8004c2c:	f043 0308 	orr.w	r3, r3, #8
 8004c30:	81a3      	strh	r3, [r4, #12]
 8004c32:	6923      	ldr	r3, [r4, #16]
 8004c34:	b94b      	cbnz	r3, 8004c4a <__swsetup_r+0x7a>
 8004c36:	89a3      	ldrh	r3, [r4, #12]
 8004c38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004c3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c40:	d003      	beq.n	8004c4a <__swsetup_r+0x7a>
 8004c42:	4621      	mov	r1, r4
 8004c44:	4628      	mov	r0, r5
 8004c46:	f7ff fc53 	bl	80044f0 <__smakebuf_r>
 8004c4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c4e:	f013 0201 	ands.w	r2, r3, #1
 8004c52:	d00a      	beq.n	8004c6a <__swsetup_r+0x9a>
 8004c54:	2200      	movs	r2, #0
 8004c56:	60a2      	str	r2, [r4, #8]
 8004c58:	6962      	ldr	r2, [r4, #20]
 8004c5a:	4252      	negs	r2, r2
 8004c5c:	61a2      	str	r2, [r4, #24]
 8004c5e:	6922      	ldr	r2, [r4, #16]
 8004c60:	b942      	cbnz	r2, 8004c74 <__swsetup_r+0xa4>
 8004c62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004c66:	d1c5      	bne.n	8004bf4 <__swsetup_r+0x24>
 8004c68:	bd38      	pop	{r3, r4, r5, pc}
 8004c6a:	0799      	lsls	r1, r3, #30
 8004c6c:	bf58      	it	pl
 8004c6e:	6962      	ldrpl	r2, [r4, #20]
 8004c70:	60a2      	str	r2, [r4, #8]
 8004c72:	e7f4      	b.n	8004c5e <__swsetup_r+0x8e>
 8004c74:	2000      	movs	r0, #0
 8004c76:	e7f7      	b.n	8004c68 <__swsetup_r+0x98>
 8004c78:	20000020 	.word	0x20000020

08004c7c <_raise_r>:
 8004c7c:	291f      	cmp	r1, #31
 8004c7e:	b538      	push	{r3, r4, r5, lr}
 8004c80:	4605      	mov	r5, r0
 8004c82:	460c      	mov	r4, r1
 8004c84:	d904      	bls.n	8004c90 <_raise_r+0x14>
 8004c86:	2316      	movs	r3, #22
 8004c88:	6003      	str	r3, [r0, #0]
 8004c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8004c8e:	bd38      	pop	{r3, r4, r5, pc}
 8004c90:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004c92:	b112      	cbz	r2, 8004c9a <_raise_r+0x1e>
 8004c94:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004c98:	b94b      	cbnz	r3, 8004cae <_raise_r+0x32>
 8004c9a:	4628      	mov	r0, r5
 8004c9c:	f000 f830 	bl	8004d00 <_getpid_r>
 8004ca0:	4622      	mov	r2, r4
 8004ca2:	4601      	mov	r1, r0
 8004ca4:	4628      	mov	r0, r5
 8004ca6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004caa:	f000 b817 	b.w	8004cdc <_kill_r>
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d00a      	beq.n	8004cc8 <_raise_r+0x4c>
 8004cb2:	1c59      	adds	r1, r3, #1
 8004cb4:	d103      	bne.n	8004cbe <_raise_r+0x42>
 8004cb6:	2316      	movs	r3, #22
 8004cb8:	6003      	str	r3, [r0, #0]
 8004cba:	2001      	movs	r0, #1
 8004cbc:	e7e7      	b.n	8004c8e <_raise_r+0x12>
 8004cbe:	2100      	movs	r1, #0
 8004cc0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004cc4:	4620      	mov	r0, r4
 8004cc6:	4798      	blx	r3
 8004cc8:	2000      	movs	r0, #0
 8004cca:	e7e0      	b.n	8004c8e <_raise_r+0x12>

08004ccc <raise>:
 8004ccc:	4b02      	ldr	r3, [pc, #8]	@ (8004cd8 <raise+0xc>)
 8004cce:	4601      	mov	r1, r0
 8004cd0:	6818      	ldr	r0, [r3, #0]
 8004cd2:	f7ff bfd3 	b.w	8004c7c <_raise_r>
 8004cd6:	bf00      	nop
 8004cd8:	20000020 	.word	0x20000020

08004cdc <_kill_r>:
 8004cdc:	b538      	push	{r3, r4, r5, lr}
 8004cde:	4d07      	ldr	r5, [pc, #28]	@ (8004cfc <_kill_r+0x20>)
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	4604      	mov	r4, r0
 8004ce4:	4608      	mov	r0, r1
 8004ce6:	4611      	mov	r1, r2
 8004ce8:	602b      	str	r3, [r5, #0]
 8004cea:	f7fc fcb5 	bl	8001658 <_kill>
 8004cee:	1c43      	adds	r3, r0, #1
 8004cf0:	d102      	bne.n	8004cf8 <_kill_r+0x1c>
 8004cf2:	682b      	ldr	r3, [r5, #0]
 8004cf4:	b103      	cbz	r3, 8004cf8 <_kill_r+0x1c>
 8004cf6:	6023      	str	r3, [r4, #0]
 8004cf8:	bd38      	pop	{r3, r4, r5, pc}
 8004cfa:	bf00      	nop
 8004cfc:	2000a350 	.word	0x2000a350

08004d00 <_getpid_r>:
 8004d00:	f7fc bca2 	b.w	8001648 <_getpid>

08004d04 <_init>:
 8004d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d06:	bf00      	nop
 8004d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d0a:	bc08      	pop	{r3}
 8004d0c:	469e      	mov	lr, r3
 8004d0e:	4770      	bx	lr

08004d10 <_fini>:
 8004d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d12:	bf00      	nop
 8004d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d16:	bc08      	pop	{r3}
 8004d18:	469e      	mov	lr, r3
 8004d1a:	4770      	bx	lr
