
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33+6 (git sha1 41b34a193, clang  -fPIC -Os)


-- Parsing `top_rectangle.sv' using frontend ` -sv' --

1. Executing Verilog-2005 frontend: top_rectangle.sv
Parsing SystemVerilog input from `top_rectangle.sv' to AST representation.
Storing AST representation for module `$abstract\top_rectangle'.
Successfully finished Verilog frontend.

-- Parsing `display_signal.sv' using frontend ` -sv' --

2. Executing Verilog-2005 frontend: display_signal.sv
Parsing SystemVerilog input from `display_signal.sv' to AST representation.
Storing AST representation for module `$abstract\display_signal'.
Successfully finished Verilog frontend.

-- Parsing `pix_clk.sv' using frontend ` -sv' --

3. Executing Verilog-2005 frontend: pix_clk.sv
Parsing SystemVerilog input from `pix_clk.sv' to AST representation.
Storing AST representation for module `$abstract\pixel_clock'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top_rectangle -json top_rectangle.json' --

4. Executing SYNTH_ICE40 pass.

4.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\top_rectangle'.
Generating RTLIL representation for module `\top_rectangle'.

4.3.1. Analyzing design hierarchy..
Top module:  \top_rectangle

4.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\display_signal'.
Generating RTLIL representation for module `\display_signal'.

4.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\pixel_clock'.
Generating RTLIL representation for module `\pixel_clock'.

4.3.4. Analyzing design hierarchy..
Top module:  \top_rectangle
Used module:     \display_signal
Used module:     \pixel_clock

4.3.5. Analyzing design hierarchy..
Top module:  \top_rectangle
Used module:     \display_signal
Used module:     \pixel_clock
Removing unused module `$abstract\pixel_clock'.
Removing unused module `$abstract\display_signal'.
Removing unused module `$abstract\top_rectangle'.
Removed 3 unused modules.

4.4. Executing PROC pass (convert processes to netlists).

4.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$display_signal.sv:39$414 in module display_signal.
Removed a total of 0 dead cases.

4.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 34 assignments to connections.

4.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$244'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$240'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$229'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$219'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$208'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$206'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$202'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$191'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$181'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$178'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$175'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$172'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$170'.
  Set init value: \Q = 1'0

4.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
Found async reset \S in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Found async reset \R in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Found async reset \S in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182'.
Found async reset \R in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176'.

4.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~20 debug messages>

4.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$244'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$240'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$229'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$219'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$216'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$213'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$209'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$207'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$206'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$202'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$191'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$184'.
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$181'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$178'.
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$175'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$171'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$170'.
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$169'.
Creating decoders for process `\pixel_clock.$proc$pix_clk.sv:0$420'.
Creating decoders for process `\display_signal.$proc$display_signal.sv:39$414'.
     1/2: $0\sx[9:0]
     2/2: $0\sy[9:0]
Creating decoders for process `\display_signal.$proc$display_signal.sv:0$398'.
Creating decoders for process `\top_rectangle.$proc$top_rectangle.sv:0$394'.
Creating decoders for process `\top_rectangle.$proc$top_rectangle.sv:0$390'.
Creating decoders for process `\top_rectangle.$proc$top_rectangle.sv:0$382'.

4.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\pixel_clock.\pix_clk_lock' from process `\pixel_clock.$proc$pix_clk.sv:0$420'.
No latch inferred for signal `\pixel_clock.\lock_signal' from process `\pixel_clock.$proc$pix_clk.sv:0$420'.
No latch inferred for signal `\display_signal.\de' from process `\display_signal.$proc$display_signal.sv:0$398'.
No latch inferred for signal `\display_signal.\hsync' from process `\display_signal.$proc$display_signal.sv:0$398'.
No latch inferred for signal `\display_signal.\vsync' from process `\display_signal.$proc$display_signal.sv:0$398'.
No latch inferred for signal `\top_rectangle.\dispcolor_r' from process `\top_rectangle.$proc$top_rectangle.sv:0$394'.
No latch inferred for signal `\top_rectangle.\dispcolor_g' from process `\top_rectangle.$proc$top_rectangle.sv:0$394'.
No latch inferred for signal `\top_rectangle.\dispcolor_b' from process `\top_rectangle.$proc$top_rectangle.sv:0$394'.
No latch inferred for signal `\top_rectangle.\pixcolor_r' from process `\top_rectangle.$proc$top_rectangle.sv:0$390'.
No latch inferred for signal `\top_rectangle.\pixcolor_g' from process `\top_rectangle.$proc$top_rectangle.sv:0$390'.
No latch inferred for signal `\top_rectangle.\pixcolor_b' from process `\top_rectangle.$proc$top_rectangle.sv:0$390'.
No latch inferred for signal `\top_rectangle.\rectangle' from process `\top_rectangle.$proc$top_rectangle.sv:0$382'.

4.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
  created $adff cell `$procdff$477' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
  created $dff cell `$procdff$478' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
  created $adff cell `$procdff$479' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
  created $dff cell `$procdff$480' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
  created $adff cell `$procdff$481' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
  created $dff cell `$procdff$482' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
  created $adff cell `$procdff$483' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211'.
  created $dff cell `$procdff$484' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$209'.
  created $dff cell `$procdff$485' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$207'.
  created $dff cell `$procdff$486' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
  created $adff cell `$procdff$487' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196'.
  created $dff cell `$procdff$488' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
  created $adff cell `$procdff$489' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185'.
  created $dff cell `$procdff$490' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182'.
  created $adff cell `$procdff$491' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179'.
  created $dff cell `$procdff$492' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176'.
  created $adff cell `$procdff$493' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173'.
  created $dff cell `$procdff$494' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$171'.
  created $dff cell `$procdff$495' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$169'.
  created $dff cell `$procdff$496' with positive edge clock.
Creating register for signal `\display_signal.\sx' using process `\display_signal.$proc$display_signal.sv:39$414'.
  created $dff cell `$procdff$497' with positive edge clock.
Creating register for signal `\display_signal.\sy' using process `\display_signal.$proc$display_signal.sv:39$414'.
  created $dff cell `$procdff$498' with positive edge clock.

4.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$244'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$240'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$229'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$216'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$207'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$206'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$202'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$184'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$181'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$178'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$175'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$170'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$169'.
Removing empty process `pixel_clock.$proc$pix_clk.sv:0$420'.
Found and cleaned up 2 empty switches in `\display_signal.$proc$display_signal.sv:39$414'.
Removing empty process `display_signal.$proc$display_signal.sv:39$414'.
Removing empty process `display_signal.$proc$display_signal.sv:0$398'.
Removing empty process `top_rectangle.$proc$top_rectangle.sv:0$394'.
Removing empty process `top_rectangle.$proc$top_rectangle.sv:0$390'.
Removing empty process `top_rectangle.$proc$top_rectangle.sv:0$382'.
Cleaned up 20 empty switches.

4.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pixel_clock.
Optimizing module display_signal.
Optimizing module top_rectangle.

4.5. Executing FLATTEN pass (flatten design).
Deleting now unused module pixel_clock.
Deleting now unused module display_signal.
<suppressed ~2 debug messages>

4.6. Executing TRIBUF pass.

4.7. Executing DEMINOUT pass (demote inout ports to input or output).

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.
<suppressed ~2 debug messages>

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..
Removed 1 unused cells and 30 unused wires.
<suppressed ~3 debug messages>

4.10. Executing CHECK pass (checking for obvious problems).
Checking module top_rectangle...
Found and reported 0 problems.

4.11. Executing OPT pass (performing simple optimizations).

4.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_rectangle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_rectangle.
Performed a total of 0 changes.

4.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
Removed a total of 0 cells.

4.11.6. Executing OPT_DFF pass (perform DFF optimizations).

4.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.11.9. Rerunning OPT passes. (Maybe there is more to do..)

4.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_rectangle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_rectangle.
Performed a total of 0 changes.

4.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
Removed a total of 0 cells.

4.11.13. Executing OPT_DFF pass (perform DFF optimizations).

4.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..

4.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.11.16. Finished OPT passes. (There is nothing left to do.)

4.12. Executing FSM pass (extract and optimize FSM).

4.12.1. Executing FSM_DETECT pass (finding FSMs in design).

4.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..

4.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.13. Executing OPT pass (performing simple optimizations).

4.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
Removed a total of 0 cells.

4.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_rectangle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_rectangle.
Performed a total of 0 changes.

4.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
Removed a total of 0 cells.

4.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\disp_signal_inst.$procdff$498 ($dff) from module top_rectangle (D = $flatten\disp_signal_inst.$procmux$472_Y, Q = \disp_signal_inst.sy, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$499 ($sdff) from module top_rectangle (D = $flatten\disp_signal_inst.$ternary$display_signal.sv:47$419_Y [9:0], Q = \disp_signal_inst.sy).
Adding SRST signal on $flatten\disp_signal_inst.$procdff$497 ($dff) from module top_rectangle (D = $flatten\disp_signal_inst.$add$display_signal.sv:44$416_Y [9:0], Q = \disp_signal_inst.sx, rval = 10'0000000000).

4.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

4.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.13.9. Rerunning OPT passes. (Maybe there is more to do..)

4.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_rectangle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_rectangle.
Performed a total of 0 changes.

4.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
Removed a total of 0 cells.

4.13.13. Executing OPT_DFF pass (perform DFF optimizations).

4.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..

4.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.13.16. Finished OPT passes. (There is nothing left to do.)

4.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 23 bits (of 32) from port B of cell top_rectangle.$ge$top_rectangle.sv:60$383 ($ge).
Removed top 23 bits (of 32) from port B of cell top_rectangle.$lt$top_rectangle.sv:61$384 ($lt).
Removed top 24 bits (of 32) from port B of cell top_rectangle.$ge$top_rectangle.sv:62$386 ($ge).
Removed top 23 bits (of 32) from port B of cell top_rectangle.$lt$top_rectangle.sv:63$388 ($lt).
Removed top 1 bits (of 4) from mux cell top_rectangle.$ternary$top_rectangle.sv:75$391 ($mux).
Removed top 1 bits (of 4) from mux cell top_rectangle.$ternary$top_rectangle.sv:76$392 ($mux).
Removed top 1 bits (of 4) from mux cell top_rectangle.$ternary$top_rectangle.sv:83$395 ($mux).
Removed top 1 bits (of 4) from mux cell top_rectangle.$ternary$top_rectangle.sv:84$396 ($mux).
Removed top 22 bits (of 32) from mux cell top_rectangle.$flatten\disp_signal_inst.$ternary$display_signal.sv:47$419 ($mux).
Removed top 31 bits (of 32) from port B of cell top_rectangle.$flatten\disp_signal_inst.$add$display_signal.sv:47$418 ($add).
Removed top 22 bits (of 32) from port Y of cell top_rectangle.$flatten\disp_signal_inst.$add$display_signal.sv:47$418 ($add).
Removed top 31 bits (of 32) from port B of cell top_rectangle.$flatten\disp_signal_inst.$add$display_signal.sv:44$416 ($add).
Removed top 22 bits (of 32) from port Y of cell top_rectangle.$flatten\disp_signal_inst.$add$display_signal.sv:44$416 ($add).
Removed top 22 bits (of 32) from port B of cell top_rectangle.$flatten\disp_signal_inst.$lt$display_signal.sv:36$411 ($lt).
Removed top 22 bits (of 32) from port B of cell top_rectangle.$flatten\disp_signal_inst.$ge$display_signal.sv:35$410 ($ge).
Removed top 22 bits (of 32) from port B of cell top_rectangle.$flatten\disp_signal_inst.$lt$display_signal.sv:33$407 ($lt).
Removed top 22 bits (of 32) from port B of cell top_rectangle.$flatten\disp_signal_inst.$ge$display_signal.sv:32$406 ($ge).
Removed top 22 bits (of 32) from port B of cell top_rectangle.$flatten\disp_signal_inst.$lt$display_signal.sv:30$404 ($lt).
Removed top 26 bits (of 32) from port B of cell top_rectangle.$flatten\disp_signal_inst.$ge$display_signal.sv:29$402 ($ge).
Removed top 22 bits (of 32) from port B of cell top_rectangle.$flatten\disp_signal_inst.$lt$display_signal.sv:28$400 ($lt).
Removed top 26 bits (of 32) from port B of cell top_rectangle.$flatten\disp_signal_inst.$ge$display_signal.sv:27$399 ($ge).
Removed top 22 bits (of 32) from wire top_rectangle.$flatten\disp_signal_inst.$add$display_signal.sv:44$416_Y.
Removed top 22 bits (of 32) from wire top_rectangle.$flatten\disp_signal_inst.$add$display_signal.sv:47$418_Y.
Removed top 22 bits (of 32) from wire top_rectangle.$flatten\disp_signal_inst.$ternary$display_signal.sv:47$419_Y.
Removed top 1 bits (of 4) from wire top_rectangle.dispcolor_g.
Removed top 2 bits (of 4) from wire top_rectangle.dispcolor_r.
Removed top 1 bits (of 4) from wire top_rectangle.pixcolor_g.
Removed top 1 bits (of 4) from wire top_rectangle.pixcolor_r.

4.15. Executing PEEPOPT pass (run peephole optimizers).

4.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

4.17. Executing SHARE pass (SAT-based resource sharing).

4.18. Executing TECHMAP pass (map to technology primitives).

4.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~322 debug messages>

4.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..

4.21. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top_rectangle:
  creating $macc model for $flatten\disp_signal_inst.$add$display_signal.sv:44$416 ($add).
  creating $macc model for $flatten\disp_signal_inst.$add$display_signal.sv:47$418 ($add).
  creating $alu model for $macc $flatten\disp_signal_inst.$add$display_signal.sv:47$418.
  creating $alu model for $macc $flatten\disp_signal_inst.$add$display_signal.sv:44$416.
  creating $alu model for $flatten\disp_signal_inst.$ge$display_signal.sv:27$399 ($ge): new $alu
  creating $alu model for $flatten\disp_signal_inst.$ge$display_signal.sv:29$402 ($ge): new $alu
  creating $alu model for $flatten\disp_signal_inst.$ge$display_signal.sv:32$406 ($ge): new $alu
  creating $alu model for $flatten\disp_signal_inst.$ge$display_signal.sv:35$410 ($ge): new $alu
  creating $alu model for $flatten\disp_signal_inst.$lt$display_signal.sv:28$400 ($lt): new $alu
  creating $alu model for $flatten\disp_signal_inst.$lt$display_signal.sv:30$404 ($lt): new $alu
  creating $alu model for $flatten\disp_signal_inst.$lt$display_signal.sv:33$407 ($lt): new $alu
  creating $alu model for $flatten\disp_signal_inst.$lt$display_signal.sv:36$411 ($lt): new $alu
  creating $alu model for $ge$top_rectangle.sv:60$383 ($ge): new $alu
  creating $alu model for $ge$top_rectangle.sv:62$386 ($ge): new $alu
  creating $alu model for $lt$top_rectangle.sv:61$384 ($lt): new $alu
  creating $alu model for $lt$top_rectangle.sv:63$388 ($lt): new $alu
  creating $alu cell for $lt$top_rectangle.sv:63$388: $auto$alumacc.cc:485:replace_alu$524
  creating $alu cell for $lt$top_rectangle.sv:61$384: $auto$alumacc.cc:485:replace_alu$535
  creating $alu cell for $ge$top_rectangle.sv:62$386: $auto$alumacc.cc:485:replace_alu$546
  creating $alu cell for $ge$top_rectangle.sv:60$383: $auto$alumacc.cc:485:replace_alu$555
  creating $alu cell for $flatten\disp_signal_inst.$lt$display_signal.sv:36$411: $auto$alumacc.cc:485:replace_alu$564
  creating $alu cell for $flatten\disp_signal_inst.$lt$display_signal.sv:33$407: $auto$alumacc.cc:485:replace_alu$569
  creating $alu cell for $flatten\disp_signal_inst.$lt$display_signal.sv:30$404: $auto$alumacc.cc:485:replace_alu$574
  creating $alu cell for $flatten\disp_signal_inst.$lt$display_signal.sv:28$400: $auto$alumacc.cc:485:replace_alu$579
  creating $alu cell for $flatten\disp_signal_inst.$ge$display_signal.sv:35$410: $auto$alumacc.cc:485:replace_alu$584
  creating $alu cell for $flatten\disp_signal_inst.$ge$display_signal.sv:32$406: $auto$alumacc.cc:485:replace_alu$597
  creating $alu cell for $flatten\disp_signal_inst.$ge$display_signal.sv:29$402: $auto$alumacc.cc:485:replace_alu$610
  creating $alu cell for $flatten\disp_signal_inst.$ge$display_signal.sv:27$399: $auto$alumacc.cc:485:replace_alu$619
  creating $alu cell for $flatten\disp_signal_inst.$add$display_signal.sv:44$416: $auto$alumacc.cc:485:replace_alu$628
  creating $alu cell for $flatten\disp_signal_inst.$add$display_signal.sv:47$418: $auto$alumacc.cc:485:replace_alu$631
  created 14 $alu and 0 $macc cells.

4.22. Executing OPT pass (performing simple optimizations).

4.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.
<suppressed ~2 debug messages>

4.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
Removed a total of 0 cells.

4.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_rectangle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_rectangle.
Performed a total of 0 changes.

4.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
Removed a total of 0 cells.

4.22.6. Executing OPT_DFF pass (perform DFF optimizations).

4.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

4.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.22.9. Rerunning OPT passes. (Maybe there is more to do..)

4.22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_rectangle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_rectangle.
Performed a total of 0 changes.

4.22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
Removed a total of 0 cells.

4.22.13. Executing OPT_DFF pass (perform DFF optimizations).

4.22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..

4.22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.22.16. Finished OPT passes. (There is nothing left to do.)

4.23. Executing MEMORY pass.

4.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..

4.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..

4.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..

4.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.26. Executing TECHMAP pass (map to technology primitives).

4.26.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

4.26.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

4.26.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.27. Executing ICE40_BRAMINIT pass.

4.28. Executing OPT pass (performing simple optimizations).

4.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.
<suppressed ~6 debug messages>

4.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

4.28.3. Executing OPT_DFF pass (perform DFF optimizations).

4.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..
Removed 2 unused cells and 19 unused wires.
<suppressed ~3 debug messages>

4.28.5. Finished fast OPT passes.

4.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.30. Executing OPT pass (performing simple optimizations).

4.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
Removed a total of 0 cells.

4.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_rectangle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_rectangle.
    Consolidated identical input bits for $mux cell $ternary$top_rectangle.sv:75$391:
      Old ports: A=3'001, B=3'110, Y=\pixcolor_r
      New ports: A=2'01, B=2'10, Y=\pixcolor_r [1:0]
      New connections: \pixcolor_r [2] = \pixcolor_r [1]
    Consolidated identical input bits for $mux cell $ternary$top_rectangle.sv:76$392:
      Old ports: A=3'100, B=3'011, Y=\pixcolor_g
      New ports: A=2'10, B=2'01, Y={ \pixcolor_g [2] \pixcolor_g [0] }
      New connections: \pixcolor_g [1] = \pixcolor_g [0]
    Consolidated identical input bits for $mux cell $ternary$top_rectangle.sv:77$393:
      Old ports: A=4'0010, B=4'1111, Y=\pixcolor_b
      New ports: A=1'0, B=1'1, Y=\pixcolor_b [0]
      New connections: \pixcolor_b [3:1] = { \pixcolor_b [0] \pixcolor_b [0] 1'1 }
  Optimizing cells in module \top_rectangle.
    Consolidated identical input bits for $mux cell $ternary$top_rectangle.sv:83$395:
      Old ports: A=3'000, B=\pixcolor_r, Y={ $auto$wreduce.cc:461:run$508 [2] \dispcolor_r }
      New ports: A=2'00, B=\pixcolor_r [1:0], Y=\dispcolor_r
      New connections: $auto$wreduce.cc:461:run$508 [2] = \dispcolor_r [1]
    Consolidated identical input bits for $mux cell $ternary$top_rectangle.sv:84$396:
      Old ports: A=3'000, B=\pixcolor_g, Y=\dispcolor_g
      New ports: A=2'00, B={ \pixcolor_g [2] \pixcolor_g [0] }, Y={ \dispcolor_g [2] \dispcolor_g [0] }
      New connections: \dispcolor_g [1] = \dispcolor_g [0]
    Consolidated identical input bits for $mux cell $ternary$top_rectangle.sv:85$397:
      Old ports: A=4'0000, B=\pixcolor_b, Y=\dispcolor_b
      New ports: A=2'00, B={ 1'1 \pixcolor_b [0] }, Y=\dispcolor_b [1:0]
      New connections: \dispcolor_b [3:2] = { \dispcolor_b [0] \dispcolor_b [0] }
  Optimizing cells in module \top_rectangle.
Performed a total of 6 changes.

4.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
Removed a total of 0 cells.

4.30.6. Executing OPT_DFF pass (perform DFF optimizations).

4.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.30.9. Rerunning OPT passes. (Maybe there is more to do..)

4.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_rectangle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_rectangle.
Performed a total of 0 changes.

4.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
Removed a total of 0 cells.

4.30.13. Executing OPT_DFF pass (perform DFF optimizations).

4.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..

4.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.30.16. Finished OPT passes. (There is nothing left to do.)

4.31. Executing ICE40_WRAPCARRY pass (wrap carries).

4.32. Executing TECHMAP pass (map to technology primitives).

4.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.32.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

4.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea139abf5d9f33c5a8f110be2ae0a1d01adc5fd6\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$49641a5ace7a8dbedd31c417f5a1b54fcecf6c7d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ice40_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_80_ice40_alu for cells of type $alu.
Using template $paramod$04f121e3c8858ac36578330193fd248b9a31e99c\_80_ice40_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ice40_alu for cells of type $alu.
Using template $paramod$9c32b45917accb56be6667e7eba7742d064d7fbb\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~407 debug messages>

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.
<suppressed ~307 debug messages>

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
<suppressed ~324 debug messages>
Removed a total of 108 cells.

4.33.3. Executing OPT_DFF pass (perform DFF optimizations).

4.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..
Removed 1 unused cells and 280 unused wires.
<suppressed ~2 debug messages>

4.33.5. Finished fast OPT passes.

4.34. Executing ICE40_OPT pass (performing simple optimizations).

4.34.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_rectangle.$auto$alumacc.cc:485:replace_alu$524.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$524.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_rectangle.$auto$alumacc.cc:485:replace_alu$535.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$535.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_rectangle.$auto$alumacc.cc:485:replace_alu$546.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$546.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_rectangle.$auto$alumacc.cc:485:replace_alu$555.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$535.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_rectangle.$auto$alumacc.cc:485:replace_alu$564.slice[0].carry: CO=\disp_signal_inst.sy [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_rectangle.$auto$alumacc.cc:485:replace_alu$569.slice[0].carry: CO=\disp_signal_inst.sx [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_rectangle.$auto$alumacc.cc:485:replace_alu$574.slice[0].carry: CO=\disp_signal_inst.sy [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_rectangle.$auto$alumacc.cc:485:replace_alu$579.slice[0].carry: CO=\disp_signal_inst.sx [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_rectangle.$auto$alumacc.cc:485:replace_alu$584.slice[0].carry: CO=\disp_signal_inst.sy [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_rectangle.$auto$alumacc.cc:485:replace_alu$597.slice[0].carry: CO=\disp_signal_inst.sx [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_rectangle.$auto$alumacc.cc:485:replace_alu$610.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$546.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_rectangle.$auto$alumacc.cc:485:replace_alu$619.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$535.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_rectangle.$auto$alumacc.cc:485:replace_alu$628.slice[0].carry: CO=\disp_signal_inst.sx [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_rectangle.$auto$alumacc.cc:485:replace_alu$631.slice[0].carry: CO=\disp_signal_inst.sy [0]

4.34.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.34.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

4.34.4. Executing OPT_DFF pass (perform DFF optimizations).

4.34.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..
Removed 7 unused cells and 0 unused wires.
<suppressed ~7 debug messages>

4.34.6. Rerunning OPT passes. (Removed registers in this run.)

4.34.7. Running ICE40 specific optimizations.

4.34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.34.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
Removed a total of 0 cells.

4.34.10. Executing OPT_DFF pass (perform DFF optimizations).

4.34.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..

4.34.12. Finished OPT passes. (There is nothing left to do.)

4.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.36. Executing TECHMAP pass (map to technology primitives).

4.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

4.36.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
No more expansions possible.
<suppressed ~42 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top_rectangle.$auto$alumacc.cc:485:replace_alu$628.slice[0].carry ($lut).
Mapping top_rectangle.$auto$alumacc.cc:485:replace_alu$631.slice[0].carry ($lut).

4.39. Executing ICE40_OPT pass (performing simple optimizations).

4.39.1. Running ICE40 specific optimizations.

4.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.
<suppressed ~30 debug messages>

4.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

4.39.4. Executing OPT_DFF pass (perform DFF optimizations).

4.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..
Removed 0 unused cells and 145 unused wires.
<suppressed ~1 debug messages>

4.39.6. Rerunning OPT passes. (Removed registers in this run.)

4.39.7. Running ICE40 specific optimizations.

4.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_rectangle.

4.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_rectangle'.
Removed a total of 0 cells.

4.39.10. Executing OPT_DFF pass (perform DFF optimizations).

4.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_rectangle..

4.39.12. Finished OPT passes. (There is nothing left to do.)

4.40. Executing TECHMAP pass (map to technology primitives).

4.40.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.40.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.41. Executing ABC pass (technology mapping using ABC).

4.41.1. Extracting gate netlist of module `\top_rectangle' to `<abc-temp-dir>/input.blif'..
Extracted 130 gates and 173 wires to a netlist network with 42 inputs and 37 outputs.

4.41.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =      49.
ABC: Participating nodes from both networks       =     103.
ABC: Participating nodes from the first network   =      49. (  77.78 % of nodes)
ABC: Participating nodes from the second network  =      54. (  85.71 % of nodes)
ABC: Node pairs (any polarity)                    =      49. (  77.78 % of names can be moved)
ABC: Node pairs (same polarity)                   =      45. (  71.43 % of names can be moved)
ABC: Total runtime =     0.03 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       62
ABC RESULTS:        internal signals:       94
ABC RESULTS:           input signals:       42
ABC RESULTS:          output signals:       37
Removing temp directory.

4.42. Executing ICE40_WRAPCARRY pass (wrap carries).

4.43. Executing TECHMAP pass (map to technology primitives).

4.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

4.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 91 unused cells and 149 unused wires.

4.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:       79
  1-LUT               20
  2-LUT               19
  3-LUT               19
  4-LUT               21
  with \SB_CARRY    (#0)   16
  with \SB_CARRY    (#1)   22

Eliminating LUTs.
Number of LUTs:       79
  1-LUT               20
  2-LUT               19
  3-LUT               19
  4-LUT               21
  with \SB_CARRY    (#0)   16
  with \SB_CARRY    (#1)   22

Combining LUTs.
Number of LUTs:       70
  1-LUT               20
  2-LUT                9
  3-LUT               12
  4-LUT               29
  with \SB_CARRY    (#0)   16
  with \SB_CARRY    (#1)   22

Eliminated 0 LUTs.
Combined 9 LUTs.
<suppressed ~557 debug messages>

4.45. Executing TECHMAP pass (map to technology primitives).

4.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.45.2. Continuing TECHMAP pass.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
No more expansions possible.
<suppressed ~281 debug messages>
Removed 0 unused cells and 154 unused wires.

4.46. Executing AUTONAME pass.
Renamed 1437 objects in module top_rectangle (17 iterations).
<suppressed ~249 debug messages>

4.47. Executing HIERARCHY pass (managing design hierarchy).

4.47.1. Analyzing design hierarchy..
Top module:  \top_rectangle

4.47.2. Analyzing design hierarchy..
Top module:  \top_rectangle
Removed 0 unused modules.

4.48. Printing statistics.

=== top_rectangle ===

   Number of wires:                 89
   Number of wire bits:            407
   Number of public wires:          89
   Number of public wire bits:     407
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                212
     SB_CARRY                      105
     SB_DFFESR                      10
     SB_DFFSR                       10
     SB_IO                          16
     SB_LUT4                        70
     SB_PLL40_PAD                    1

4.49. Executing CHECK pass (checking for obvious problems).
Checking module top_rectangle...
Found and reported 0 problems.

4.50. Executing JSON backend.

End of script. Logfile hash: 4d41dec33a, CPU: user 0.80s system 0.02s, MEM: 22.19 MB peak
Yosys 0.33+6 (git sha1 41b34a193, clang  -fPIC -Os)
Time spent: 46% 17x read_verilog (0 sec), 16% 1x abc (0 sec), ...
