v 20200319 2
C 40000 40000 0 0 0 title-B.sym
C 44700 46900 1 0 0 resistor-2.sym
{
T 45100 47250 5 10 0 0 0 0 1
device=RESISTOR
T 44900 47200 5 10 1 1 0 0 1
refdes=R1
}
C 46400 46900 1 0 0 resistor-2.sym
{
T 46800 47250 5 10 0 0 0 0 1
device=RESISTOR
T 46600 47200 5 10 1 1 0 0 1
refdes=R2
}
C 49100 45600 1 0 0 resistor-2.sym
{
T 49500 45950 5 10 0 0 0 0 1
device=RESISTOR
T 49300 45900 5 10 1 1 0 0 1
refdes=R3
}
C 48300 46400 1 0 0 opamp-1.sym
{
T 49000 47200 5 10 0 0 0 0 1
device=OPAMP
T 49000 47000 5 10 1 1 0 0 1
refdes=U1
T 49000 47800 5 10 0 0 0 0 1
symversion=0.1
}
C 47800 45400 1 90 0 capacitor-1.sym
{
T 47100 45600 5 10 0 0 90 0 1
device=CAPACITOR
T 47400 45700 5 10 1 1 180 0 1
refdes=C1
T 46900 45600 5 10 0 0 90 0 1
symversion=0.1
}
C 47600 47800 1 0 0 capacitor-1.sym
{
T 47800 48500 5 10 0 0 0 0 1
device=CAPACITOR
T 47800 48300 5 10 1 1 0 0 1
refdes=C2
T 47800 48700 5 10 0 0 0 0 1
symversion=0.1
}
C 44500 45700 1 90 0 voltage-2.sym
{
T 43950 45800 5 10 0 0 90 0 1
device=VOLTAGE_SOURCE
T 44100 46100 5 10 1 1 180 0 1
refdes=Vin
}
N 45600 47000 46400 47000 4
N 47300 47000 48300 47000 4
N 49300 46800 51200 46800 4
N 47600 48000 46000 48000 4
N 46000 48000 46000 47000 4
N 48500 48000 50000 48000 4
N 50000 48000 50000 46800 4
N 47600 46300 47600 47000 4
N 44300 45700 44300 45000 4
N 44300 45000 51200 45000 4
N 47600 45400 47600 45000 4
N 48300 46600 48200 46600 4
N 48200 46600 48200 45700 4
N 48200 45700 49100 45700 4
N 50000 45700 50300 45700 4
N 50300 45700 50300 46800 4
N 44300 46600 44300 47000 4
N 44300 47000 44700 47000 4
N 48500 47600 49100 47600 4
N 48500 46000 49100 46000 4
N 48800 47200 48800 47600 4
N 48800 46400 48800 46000 4
T 48600 47700 9 10 1 0 0 0 1
+Vs
T 48900 46100 9 10 1 0 0 0 1
-Vs
T 48900 45300 9 10 1 0 0 0 1
Let R3 = R1 + R2
