module PSW(clk,cf_en,zf_en,cf,zf,c,z);

input clk,cf_en,zf_en,cf,zf;
output c,z;

reg c, z;

always@(negedge clk)
begin
	c = 1'b0;
	z = 1'b0;
	if(cf_en==1'b1) 
		begin c = cf; end
    if(zf_en==1'b1)
		begin z = zf; end
end
endmodule  