m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/simulation/modelsim
vALU
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1683586135
!i10b 1
!s100 Uf7j]=Bd^dN0VG_918e]R0
IF7Rm9eFfdD;kXCg4LF>QA0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 ALU_sv_unit
S1
R0
w1683586103
8D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/ALU.sv
FD:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/ALU.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1683586135.000000
!s107 D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/ALU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu|D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/ALU.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu
Z8 tCvgOpt 0
n@a@l@u
vALUTest
R1
R2
!i10b 1
!s100 4WIEgGh;:ckdS;1oZ@zZ33
IzTe>=N5eYdQ1FhhU^d]O;0
R3
!s105 ALUTest_sv_unit
S1
R0
w1683586106
8D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/ALUTest.sv
FD:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/ALUTest.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/ALUTest.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu|D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/ALUTest.sv|
!i113 1
R6
R7
R8
n@a@l@u@test
vdivision
R1
R2
!i10b 1
!s100 dffUC?DR=jO?<i=ZO?eIJ2
IiXBNbFhKhcJ?8nNk?7iNh3
R3
!s105 division_sv_unit
S1
R0
w1683582532
8D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/division.sv
FD:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/division.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/division.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu|D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/division.sv|
!i113 1
R6
R7
R8
vmodulo
R1
R2
!i10b 1
!s100 RNYfYV17LmD;]3iTTlmDj1
I2R_hzi`[jUBNeU4ZkE69Z1
R3
!s105 modulo_sv_unit
S1
R0
w1683582299
8D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/modulo.sv
FD:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/modulo.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/modulo.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu|D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/modulo.sv|
!i113 1
R6
R7
R8
vmultiplexor
R1
R2
!i10b 1
!s100 V1mGbZ`BWc;hkQhHVV]b62
IU=3oDl;JjVQNaS`g9]8nK2
R3
!s105 multiplexor_sv_unit
S1
R0
w1683585453
8D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/multiplexor.sv
FD:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/multiplexor.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/multiplexor.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu|D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/multiplexor.sv|
!i113 1
R6
R7
R8
vmultiplicacion
R1
Z9 !s110 1683586134
!i10b 1
!s100 4Lz6FN1Rk0RX3SX2f?8:?3
IhROP2XmGQ?_h`jVXXOkFz1
R3
!s105 multiplicacion_sv_unit
S1
R0
w1683582531
8D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/multiplicacion.sv
FD:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/multiplicacion.sv
L0 1
R4
r1
!s85 0
31
Z10 !s108 1683586134.000000
!s107 D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/multiplicacion.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu|D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/multiplicacion.sv|
!i113 1
R6
R7
R8
vresta
R1
R9
!i10b 1
!s100 IDJA8lL0SPAVU?W1?aAZa1
ITPJ^;Z=XQ>`QOe[T`PFU<2
R3
!s105 resta_sv_unit
S1
R0
w1683582259
8D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/resta.sv
FD:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/resta.sv
L0 1
R4
r1
!s85 0
31
R10
!s107 D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/resta.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu|D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/resta.sv|
!i113 1
R6
R7
R8
vsuma
R1
R9
!i10b 1
!s100 kZ<:If=P@?R2=V2EAdF850
IcSOBcfEfQo:OW>6]_PM340
R3
!s105 suma_sv_unit
S1
R0
w1683582225
8D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/suma.sv
FD:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/suma.sv
L0 1
R4
r1
!s85 0
31
R10
!s107 D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/suma.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu|D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/suma.sv|
!i113 1
R6
R7
R8
