29594491fac3 jay deng 2021-02-05

AOS-492: Remove unnecessary setting to met schematic design

Remove unnecessary setting to met schematic design and also to avoid
pinmux conflict.

Change-Id: I8ca72723b70bd4abf0cde2dffabd59caa1071bf4

diff --git a/arch/arm64/boot/dts/freescale/idt_imx8mq_evt-0_ibr210_evt-0.dtsi b/arch/arm64/boot/dts/freescale/idt_imx8mq_evt-0_ibr210_evt-0.dtsi
index 5a59afe48957..9e5e45da95a9 100644
--- a/arch/arm64/boot/dts/freescale/idt_imx8mq_evt-0_ibr210_evt-0.dtsi
+++ b/arch/arm64/boot/dts/freescale/idt_imx8mq_evt-0_ibr210_evt-0.dtsi
@@ -787,7 +787,6 @@ pinctrl_hog: hoggrp {
 			MX8MQ_IOMUXC_NAND_WP_B_GPIO3_IO18		0x19
 			MX8MQ_IOMUXC_NAND_CE0_B_GPIO3_IO1		0x19
 			MX8MQ_IOMUXC_GPIO1_IO08_GPIO1_IO8		0xd6
-			MX8MQ_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K	0x16
 			MX8MQ_IOMUXC_I2C3_SCL_GPIO5_IO18		0x16
 			MX8MQ_IOMUXC_I2C3_SDA_GPIO5_IO19		0x16
 			MX8MQ_IOMUXC_I2C4_SCL_GPIO5_IO20		0x16
@@ -1037,7 +1036,6 @@ pinctrl_usdhc2_gpio: usdhc2grpgpio {
 		fsl,pins = <
 			MX8MQ_IOMUXC_SD2_CD_B_GPIO2_IO12		0x41
 			MX8MQ_IOMUXC_SD2_WP_GPIO2_IO20			0x41
-			MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19		0x41
 		>;
 	};
 
