{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661618501528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661618501529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 27 12:41:41 2022 " "Processing started: Sat Aug 27 12:41:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661618501529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661618501529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uk101_41kRAM -c uk101_41kRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off uk101_41kRAM -c uk101_41kRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661618501530 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1661618502472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uk101_41kram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uk101_41kram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uk101_41kRAM-struct " "Found design unit 1: uk101_41kRAM-struct" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661618515232 ""} { "Info" "ISGN_ENTITY_NAME" "1 uk101_41kRAM " "Found entity 1: uk101_41kRAM" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661618515232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661618515232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uk101_41kRAM " "Elaborating entity \"uk101_41kRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661618515282 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[60\] GND pin " "The pin \"J7IO\[60\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[59\] GND pin " "The pin \"J7IO\[59\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[58\] GND pin " "The pin \"J7IO\[58\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[57\] GND pin " "The pin \"J7IO\[57\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[56\] GND pin " "The pin \"J7IO\[56\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[55\] GND pin " "The pin \"J7IO\[55\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[54\] GND pin " "The pin \"J7IO\[54\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[53\] GND pin " "The pin \"J7IO\[53\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[52\] GND pin " "The pin \"J7IO\[52\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[51\] GND pin " "The pin \"J7IO\[51\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[50\] GND pin " "The pin \"J7IO\[50\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[49\] GND pin " "The pin \"J7IO\[49\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[48\] GND pin " "The pin \"J7IO\[48\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[47\] GND pin " "The pin \"J7IO\[47\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[46\] GND pin " "The pin \"J7IO\[46\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[45\] GND pin " "The pin \"J7IO\[45\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[44\] GND pin " "The pin \"J7IO\[44\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[43\] GND pin " "The pin \"J7IO\[43\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[42\] GND pin " "The pin \"J7IO\[42\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[41\] GND pin " "The pin \"J7IO\[41\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[40\] GND pin " "The pin \"J7IO\[40\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[39\] GND pin " "The pin \"J7IO\[39\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[38\] GND pin " "The pin \"J7IO\[38\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[37\] GND pin " "The pin \"J7IO\[37\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[36\] GND pin " "The pin \"J7IO\[36\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[35\] GND pin " "The pin \"J7IO\[35\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[34\] GND pin " "The pin \"J7IO\[34\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[33\] GND pin " "The pin \"J7IO\[33\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[32\] GND pin " "The pin \"J7IO\[32\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[31\] GND pin " "The pin \"J7IO\[31\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[30\] GND pin " "The pin \"J7IO\[30\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[29\] GND pin " "The pin \"J7IO\[29\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[28\] GND pin " "The pin \"J7IO\[28\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[27\] GND pin " "The pin \"J7IO\[27\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[26\] GND pin " "The pin \"J7IO\[26\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[25\] GND pin " "The pin \"J7IO\[25\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[24\] GND pin " "The pin \"J7IO\[24\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[23\] GND pin " "The pin \"J7IO\[23\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[22\] GND pin " "The pin \"J7IO\[22\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[21\] GND pin " "The pin \"J7IO\[21\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[20\] GND pin " "The pin \"J7IO\[20\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[19\] GND pin " "The pin \"J7IO\[19\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[18\] GND pin " "The pin \"J7IO\[18\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[17\] GND pin " "The pin \"J7IO\[17\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[16\] GND pin " "The pin \"J7IO\[16\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[15\] GND pin " "The pin \"J7IO\[15\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[14\] GND pin " "The pin \"J7IO\[14\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[13\] GND pin " "The pin \"J7IO\[13\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[12\] GND pin " "The pin \"J7IO\[12\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[11\] GND pin " "The pin \"J7IO\[11\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[10\] GND pin " "The pin \"J7IO\[10\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[9\] GND pin " "The pin \"J7IO\[9\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[8\] GND pin " "The pin \"J7IO\[8\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J7IO\[7\] GND pin " "The pin \"J7IO\[7\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[60\] GND pin " "The pin \"J8IO\[60\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[59\] GND pin " "The pin \"J8IO\[59\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[58\] GND pin " "The pin \"J8IO\[58\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[57\] GND pin " "The pin \"J8IO\[57\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[56\] GND pin " "The pin \"J8IO\[56\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[55\] GND pin " "The pin \"J8IO\[55\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[54\] GND pin " "The pin \"J8IO\[54\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[53\] GND pin " "The pin \"J8IO\[53\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[52\] GND pin " "The pin \"J8IO\[52\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[51\] GND pin " "The pin \"J8IO\[51\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[50\] GND pin " "The pin \"J8IO\[50\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[49\] GND pin " "The pin \"J8IO\[49\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[48\] GND pin " "The pin \"J8IO\[48\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[47\] GND pin " "The pin \"J8IO\[47\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[46\] GND pin " "The pin \"J8IO\[46\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[45\] GND pin " "The pin \"J8IO\[45\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[44\] GND pin " "The pin \"J8IO\[44\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[43\] GND pin " "The pin \"J8IO\[43\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[42\] GND pin " "The pin \"J8IO\[42\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[41\] GND pin " "The pin \"J8IO\[41\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[40\] GND pin " "The pin \"J8IO\[40\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[39\] GND pin " "The pin \"J8IO\[39\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[38\] GND pin " "The pin \"J8IO\[38\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[37\] GND pin " "The pin \"J8IO\[37\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[36\] GND pin " "The pin \"J8IO\[36\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[35\] GND pin " "The pin \"J8IO\[35\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[34\] GND pin " "The pin \"J8IO\[34\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[33\] GND pin " "The pin \"J8IO\[33\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[32\] GND pin " "The pin \"J8IO\[32\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[31\] GND pin " "The pin \"J8IO\[31\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[30\] GND pin " "The pin \"J8IO\[30\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[29\] GND pin " "The pin \"J8IO\[29\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[28\] GND pin " "The pin \"J8IO\[28\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[27\] GND pin " "The pin \"J8IO\[27\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[26\] GND pin " "The pin \"J8IO\[26\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[25\] GND pin " "The pin \"J8IO\[25\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[24\] GND pin " "The pin \"J8IO\[24\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[23\] GND pin " "The pin \"J8IO\[23\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[22\] GND pin " "The pin \"J8IO\[22\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[21\] GND pin " "The pin \"J8IO\[21\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[20\] GND pin " "The pin \"J8IO\[20\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[19\] GND pin " "The pin \"J8IO\[19\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[18\] GND pin " "The pin \"J8IO\[18\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[17\] GND pin " "The pin \"J8IO\[17\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[16\] GND pin " "The pin \"J8IO\[16\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[15\] GND pin " "The pin \"J8IO\[15\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[14\] GND pin " "The pin \"J8IO\[14\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[13\] GND pin " "The pin \"J8IO\[13\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[12\] GND pin " "The pin \"J8IO\[12\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[11\] GND pin " "The pin \"J8IO\[11\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[10\] GND pin " "The pin \"J8IO\[10\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[9\] GND pin " "The pin \"J8IO\[9\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[8\] GND pin " "The pin \"J8IO\[8\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "J8IO\[7\] GND pin " "The pin \"J8IO\[7\]\" is fed by GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1661618515984 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1661618515984 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661618516201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661618516201 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/TestIOPins/TestIO_5CEFA2F23I7/uk101_41kRAM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1661618516248 "|uk101_41kRAM|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1661618516248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661618516248 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661618516248 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "108 " "Implemented 108 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1661618516248 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661618516248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661618516274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 27 12:41:56 2022 " "Processing ended: Sat Aug 27 12:41:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661618516274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661618516274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661618516274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661618516274 ""}
