Start of the hardware simulation log
Running test for PPU Unit: PPUVIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-2/design_top
Running from /home/ubuntu/cs217-lab-2/design_top/verif/scripts
#
#- CREATE SIM_ROOT ----------
#
Copying XSIM hbm model config files
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compiled_cl_ips && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
" WARNING: XSIM does not require simulation library compilation "
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
make copy_xsim_ini
make[1]: Entering directory '/home/ubuntu/cs217-lab-2/design_top/verif/scripts'
VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-2/design_top
Running from /home/ubuntu/cs217-lab-2/design_top/verif/scripts
make[1]: Nothing to be done for 'copy_xsim_ini'.
make[1]: Leaving directory '/home/ubuntu/cs217-lab-2/design_top/verif/scripts'
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && ln -s -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib/xsim.ini
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && xsc /home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c /home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/utils" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/src" --gcc_compile_options "-I/home/ubuntu/cs217-lab-2/design_top/software/runtime" --gcc_compile_options "-I/home/ubuntu/cs217-lab-2/design_top/software/include" --gcc_compile_options "-DVIVADO_SIM" --gcc_compile_options "-DSV_TEST" --gcc_compile_options "-DDMA_TEST"
Multi-threading is on. Using 22 slave threads.
Running compilation flow/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-2/design_top/software/runtime -I/home/ubuntu/cs217-lab-2/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c" -o "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-2/design_top/software/runtime -I/home/ubuntu/cs217-lab-2/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c" -o "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
Done compilation
Linking with command:
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "xsim.dir/work/xsc/dpi.so" "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o"   -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-2/design_top/software/runtime -I/home/ubuntu/cs217-lab-2/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST   -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o -lrdi_simulator_kernel  -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -Wl,--disable-new-dtags -Wl,-rpath=/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -lrdi_xsim_systemc -std=c++11 -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/Default  -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ 

Done linking: "xsim.dir/work/xsc/dpi.so"
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && xvlog --sv -m64 --define DMA_TEST   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --work xil_defaultlib --incr --relax -f /home/ubuntu/cs217-lab-2/design_top/verif/scripts/top.xsim.f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-2/design_top/design/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_ActVectorType_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlocking_spec_ActVectorType_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_StreamType_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlocking_spec_StreamType_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_bool_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlocking_bool_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module ActUnit_mgc_mul_pipe
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_ActUnitRun_fsm
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_staller
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_wait_dp
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_done_Push_mioi_done_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_output_port_Push_mioi_output_port_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_start_PopNB_mioi_start_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_start_PopNB_mioi_start_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_out_Push_mioi_rva_out_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_act_port_PopNB_mioi_act_port_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_act_port_PopNB_mioi_act_port_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_done_Push_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_output_port_Push_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_start_PopNB_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_out_Push_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_act_port_PopNB_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun
INFO: [VRFC 10-311] analyzing module ActUnit
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter' [/home/ubuntu/cs217-lab-2/design_top/design/./counter.v:1]
INFO: [VRFC 10-311] analyzing module design_top
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'CL_NAME' [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:21]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:49]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:59]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:64]
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2024.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axil_to_cfg_cnv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_to_cfg_cnv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axi_clock_conv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_1w1r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1w1r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/hbm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/lib_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ram_fifo_ft.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_fifo_ft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/srl_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/xpm_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axis_flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_2rw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2rw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_async_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_async_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo_in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/rr_arb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_arb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_acc_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_gen_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/ccf_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/flop_ccf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sh_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_ddr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:144]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:178]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:179]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:242]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rcd_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dimm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_bi_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_delay_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_delay_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dir_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_dly_dir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_dly_dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/packages/anp_base_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:215]
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:257]
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:888]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:927]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:928]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:990]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/hdl/cl_axi_sc_1x1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_1x1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/hdl/cl_axi_sc_2x2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_2x2_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/base/gen_buf_t.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/stream_bfm/stream_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/dma_classes.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/hbm_v1_0_vl_rfs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_top
INFO: [VRFC 10-311] analyzing module hbm_apb_mst
INFO: [VRFC 10-311] analyzing module hbm_temp_rd
INFO: [VRFC 10-311] analyzing module hbm_apb_arbiter
INFO: [VRFC 10-311] analyzing module hbm_data_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-2/design_top/verif/tests/design_top_base_test.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:60]
INFO: [VRFC 10-311] analyzing module design_top_base_test
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && xelab -m64   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8  -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --define plusarg_save --define timeout=1ms --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8 -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_t' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:117]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_c' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:118]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_awaddr' [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:217]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_araddr' [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:229]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_awsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:227]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_arsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:252]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1888]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2046]
WARNING: [VRFC 10-5021] port 's_axi_arprot' is not connected on this instance [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:192]
WARNING: [VRFC 10-3823] variable 'axil_awprot_m' might have multiple concurrent drivers [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:248]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1615]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1617]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 1888, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2046, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.anp_base_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling package xil_defaultlib.$unit_counter_v_1911074303
Compiling package std.std
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=938,MC_CA_MIR...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.ActUnit_mgc_mul_pipe(width_a=20,...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlocking_R...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_i...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_i...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_i...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlocking_s...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_act_p...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_act_p...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_act_p...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlocking_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_o...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_o...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlocking_b...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_start...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_start...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_start...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlocking_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_outpu...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_outpu...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlocking_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_done_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_done_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_wait_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_stall...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_ActUn...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun
Compiling module xil_defaultlib.ActUnit
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.design_top_default
Compiling module xil_defaultlib.fpga_default
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.design_top_base_test
Built simulation snapshot tb
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && xsim -log design_top_base_test.log -tclbatch /home/ubuntu/cs217-lab-2/design_top/verif/scripts/waves.tcl tb | grep -v "\*\*\*Meta" | sed '/^$/d'
****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Jan 29 21:05:18 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/ubuntu/cs217-lab-2/design_top/verif/scripts/waves.tcl}
Time resolution is 1 ps
source /home/ubuntu/cs217-lab-2/design_top/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: Simulation object /tb/sv_host_memory was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/test_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
## run -all
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
---- CONFIGURE ActUnit ----
---- START ----
---- PROVIDE INPUTS AND READ OUTPUTS ----
OutputPort Computed value = -0.999999 and expected value = -1.000000 (lane 0)  err=0.000%
OutputPort Computed value = -0.999999 and expected value = -1.000000 (lane 1)  err=0.000%
OutputPort Computed value = -0.999999 and expected value = -1.000000 (lane 2)  err=0.000%
OutputPort Computed value = -0.999999 and expected value = -1.000000 (lane 3)  err=0.000%
OutputPort Computed value = -0.999999 and expected value = -1.000000 (lane 4)  err=0.000%
OutputPort Computed value = 0.999999 and expected value = 1.000000 (lane 5)  err=0.000%
OutputPort Computed value = -0.999999 and expected value = -1.000000 (lane 6)  err=0.000%
OutputPort Computed value = -0.999999 and expected value = -1.000000 (lane 7)  err=0.000%
OutputPort Computed value = -0.999999 and expected value = -1.000000 (lane 8)  err=0.000%
OutputPort Computed value = -0.999999 and expected value = -1.000000 (lane 9)  err=0.000%
OutputPort Computed value = -0.999999 and expected value = -1.000000 (lane 10)  err=0.000%
OutputPort Computed value = 0.999999 and expected value = 1.000000 (lane 11)  err=0.000%
OutputPort Computed value = -0.999999 and expected value = -1.000000 (lane 12)  err=0.000%
OutputPort Computed value = -0.999999 and expected value = -1.000000 (lane 13)  err=0.000%
OutputPort Computed value = -0.999999 and expected value = -1.000000 (lane 14)  err=0.000%
OutputPort Computed value = -0.999999 and expected value = -1.000000 (lane 15)  err=0.000%
Dest: Average difference observed in compute Act and expected value 0.000%
Dest: MSE observed in compute Act: 0.000000%
OutputPort Computed value = -0.000121 and expected value = 0.000000 (lane 0)  err=0.012%
OutputPort Computed value = -0.000014 and expected value = -0.000006 (lane 1)  err=0.001%
OutputPort Computed value = -0.000121 and expected value = 0.000000 (lane 2)  err=0.012%
OutputPort Computed value = -0.000060 and expected value = 0.000000 (lane 3)  err=0.006%
OutputPort Computed value = -0.000101 and expected value = 0.000000 (lane 4)  err=0.010%
OutputPort Computed value = -0.000054 and expected value = 0.000000 (lane 5)  err=0.005%
OutputPort Computed value = -0.000080 and expected value = 0.000000 (lane 6)  err=0.008%
OutputPort Computed value = 24.026069 and expected value = 24.026092 (lane 7)  err=0.000%
OutputPort Computed value = 56.122458 and expected value = 56.122512 (lane 8)  err=0.000%
OutputPort Computed value = 45.634283 and expected value = 45.634326 (lane 9)  err=0.000%
OutputPort Computed value = -0.000037 and expected value = 0.000000 (lane 10)  err=0.004%
OutputPort Computed value = -0.000047 and expected value = 0.000000 (lane 11)  err=0.005%
OutputPort Computed value = -0.000011 and expected value = -0.000120 (lane 12)  err=0.011%
OutputPort Computed value = -0.000117 and expected value = 0.000000 (lane 13)  err=0.012%
OutputPort Computed value = -0.000024 and expected value = 0.000000 (lane 14)  err=0.002%
OutputPort Computed value = -0.000080 and expected value = 0.000000 (lane 15)  err=0.008%
Dest: Average difference observed in compute Act and expected value 0.006%
Dest: MSE observed in compute Act: 0.000001%
OutputPort Computed value = -0.000060 and expected value = 0.000000 (lane 0)  err=0.006%
OutputPort Computed value = -0.000007 and expected value = -0.000003 (lane 1)  err=0.000%
OutputPort Computed value = -0.000060 and expected value = 0.000000 (lane 2)  err=0.006%
OutputPort Computed value = -0.000030 and expected value = 0.000000 (lane 3)  err=0.003%
OutputPort Computed value = -0.000050 and expected value = 0.000000 (lane 4)  err=0.005%
OutputPort Computed value = -0.000027 and expected value = 0.000000 (lane 5)  err=0.003%
OutputPort Computed value = -0.000040 and expected value = 0.000000 (lane 6)  err=0.004%
OutputPort Computed value = 24.026046 and expected value = 24.026092 (lane 7)  err=0.000%
OutputPort Computed value = 56.122405 and expected value = 56.122512 (lane 8)  err=0.000%
OutputPort Computed value = 45.634239 and expected value = 45.634326 (lane 9)  err=0.000%
OutputPort Computed value = -0.000019 and expected value = 0.000000 (lane 10)  err=0.002%
OutputPort Computed value = -0.000024 and expected value = 0.000000 (lane 11)  err=0.002%
OutputPort Computed value = -0.000005 and expected value = -0.000060 (lane 12)  err=0.005%
OutputPort Computed value = -0.000058 and expected value = 0.000000 (lane 13)  err=0.006%
OutputPort Computed value = -0.000012 and expected value = 0.000000 (lane 14)  err=0.001%
OutputPort Computed value = -0.000040 and expected value = 0.000000 (lane 15)  err=0.004%
Dest: Average difference observed in compute Act and expected value 0.003%
Dest: MSE observed in compute Act: 0.000000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 0)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 1)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 2)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 3)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 4)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 5)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 6)  err=0.000%
OutputPort Computed value = 24.026046 and expected value = 24.026092 (lane 7)  err=0.000%
OutputPort Computed value = 56.122405 and expected value = 56.122512 (lane 8)  err=0.000%
OutputPort Computed value = 45.634239 and expected value = 45.634326 (lane 9)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 10)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 11)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 12)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 13)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 14)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 15)  err=0.000%
Dest: Average difference observed in compute Act and expected value 0.000%
Dest: MSE observed in compute Act: 0.000000%
Data transfer cycles: 1637
Compute cycles: 251
---- TEST FINISHED ----
$finish called at time : 28489 ns : File "/home/ubuntu/cs217-lab-2/design_top/verif/tests/design_top_base_test.sv" Line 327
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jan 29 21:05:26 2026...

Running test for PPU Unit: PPUPwlVIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-2/design_top
Running from /home/ubuntu/cs217-lab-2/design_top/verif/scripts
#
#- CREATE SIM_ROOT ----------
#
Copying XSIM hbm model config files
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compiled_cl_ips && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
" WARNING: XSIM does not require simulation library compilation "
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
make copy_xsim_ini
make[1]: Entering directory '/home/ubuntu/cs217-lab-2/design_top/verif/scripts'
VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-2/design_top
Running from /home/ubuntu/cs217-lab-2/design_top/verif/scripts
make[1]: Nothing to be done for 'copy_xsim_ini'.
make[1]: Leaving directory '/home/ubuntu/cs217-lab-2/design_top/verif/scripts'
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && ln -s -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib/xsim.ini
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && xsc /home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c /home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/utils" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/src" --gcc_compile_options "-I/home/ubuntu/cs217-lab-2/design_top/software/runtime" --gcc_compile_options "-I/home/ubuntu/cs217-lab-2/design_top/software/include" --gcc_compile_options "-DVIVADO_SIM" --gcc_compile_options "-DSV_TEST" --gcc_compile_options "-DDMA_TEST"
Multi-threading is on. Using 22 slave threads.
Running compilation flow/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-2/design_top/software/runtime -I/home/ubuntu/cs217-lab-2/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c" -o "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-2/design_top/software/runtime -I/home/ubuntu/cs217-lab-2/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c" -o "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
Done compilation
Linking with command:
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "xsim.dir/work/xsc/dpi.so" "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o"   -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-2/design_top/software/runtime -I/home/ubuntu/cs217-lab-2/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST   -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o -lrdi_simulator_kernel  -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -Wl,--disable-new-dtags -Wl,-rpath=/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -lrdi_xsim_systemc -std=c++11 -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/Default  -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ 

Done linking: "xsim.dir/work/xsc/dpi.so"
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && xvlog --sv -m64 --define DMA_TEST   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --work xil_defaultlib --incr --relax -f /home/ubuntu/cs217-lab-2/design_top/verif/scripts/top.xsim.f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-2/design_top/design/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_ActVectorType_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlocking_spec_ActVectorType_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_StreamType_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlocking_spec_StreamType_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_bool_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlocking_bool_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module ActUnit_mgc_mul_pipe
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_ActUnitRun_fsm
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_staller
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_wait_dp
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_done_Push_mioi_done_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_output_port_Push_mioi_output_port_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_start_PopNB_mioi_start_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_start_PopNB_mioi_start_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_out_Push_mioi_rva_out_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_act_port_PopNB_mioi_act_port_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_act_port_PopNB_mioi_act_port_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_done_Push_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_output_port_Push_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_start_PopNB_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_out_Push_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_act_port_PopNB_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun
INFO: [VRFC 10-311] analyzing module ActUnit
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter' [/home/ubuntu/cs217-lab-2/design_top/design/./counter.v:1]
INFO: [VRFC 10-311] analyzing module design_top
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'CL_NAME' [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:21]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:49]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:59]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:64]
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2024.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axil_to_cfg_cnv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_to_cfg_cnv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axi_clock_conv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_1w1r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1w1r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/hbm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/lib_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ram_fifo_ft.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_fifo_ft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/srl_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/xpm_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axis_flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_2rw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2rw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_async_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_async_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo_in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/rr_arb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_arb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_acc_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_gen_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/ccf_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/flop_ccf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sh_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_ddr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:144]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:178]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:179]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:242]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rcd_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dimm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_bi_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_delay_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_delay_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dir_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_dly_dir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_dly_dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/packages/anp_base_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:215]
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:257]
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:888]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:927]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:928]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:990]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/hdl/cl_axi_sc_1x1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_1x1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/hdl/cl_axi_sc_2x2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_2x2_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/base/gen_buf_t.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/stream_bfm/stream_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/dma_classes.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/hbm_v1_0_vl_rfs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_top
INFO: [VRFC 10-311] analyzing module hbm_apb_mst
INFO: [VRFC 10-311] analyzing module hbm_temp_rd
INFO: [VRFC 10-311] analyzing module hbm_apb_arbiter
INFO: [VRFC 10-311] analyzing module hbm_data_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-2/design_top/verif/tests/design_top_base_test.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:60]
INFO: [VRFC 10-311] analyzing module design_top_base_test
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && xelab -m64   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8  -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --define plusarg_save --define timeout=1ms --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8 -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_t' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:117]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_c' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:118]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_awaddr' [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:217]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_araddr' [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:229]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_awsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:227]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_arsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:252]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1888]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2046]
WARNING: [VRFC 10-5021] port 's_axi_arprot' is not connected on this instance [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:192]
WARNING: [VRFC 10-3823] variable 'axil_awprot_m' might have multiple concurrent drivers [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:248]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1615]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1617]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 1888, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2046, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.anp_base_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling package xil_defaultlib.$unit_counter_v_1911074303
Compiling package std.std
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=938,MC_CA_MIR...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.ActUnit_mgc_mul_pipe(width_a=25,...
Compiling module xil_defaultlib.ActUnit_mgc_mul_pipe(width_a=22,...
Compiling module xil_defaultlib.ActUnit_mgc_mul_pipe(width_a=21,...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlocking_R...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_i...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_i...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_i...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlocking_s...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_act_p...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_act_p...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_act_p...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlocking_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_o...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_o...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlocking_b...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_start...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_start...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_start...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlocking_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_outpu...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_outpu...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlocking_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_done_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_done_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_wait_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_stall...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_ActUn...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun
Compiling module xil_defaultlib.ActUnit
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.design_top_default
Compiling module xil_defaultlib.fpga_default
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.design_top_base_test
Built simulation snapshot tb
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && xsim -log design_top_base_test.log -tclbatch /home/ubuntu/cs217-lab-2/design_top/verif/scripts/waves.tcl tb | grep -v "\*\*\*Meta" | sed '/^$/d'
****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Jan 29 21:05:59 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/ubuntu/cs217-lab-2/design_top/verif/scripts/waves.tcl}
Time resolution is 1 ps
source /home/ubuntu/cs217-lab-2/design_top/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: Simulation object /tb/sv_host_memory was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/test_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
## run -all
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
---- CONFIGURE ActUnit ----
---- START ----
---- PROVIDE INPUTS AND READ OUTPUTS ----
OutputPort Computed value = 1.000000 and expected value = 1.000000 (lane 0)  err=0.000%
OutputPort Computed value = -0.940473 and expected value = -0.735439 (lane 1)  err=20.503%
OutputPort Computed value = 1.000000 and expected value = 1.000000 (lane 2)  err=0.000%
OutputPort Computed value = 1.000000 and expected value = 1.000000 (lane 3)  err=0.000%
OutputPort Computed value = 1.000000 and expected value = 1.000000 (lane 4)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 5)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 6)  err=0.000%
OutputPort Computed value = 1.000000 and expected value = 1.000000 (lane 7)  err=0.000%
OutputPort Computed value = 1.000000 and expected value = 1.000000 (lane 8)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 9)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 10)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 11)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 12)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 13)  err=0.000%
OutputPort Computed value = 1.000000 and expected value = 1.000000 (lane 14)  err=0.000%
OutputPort Computed value = 1.000000 and expected value = 1.000000 (lane 15)  err=0.000%
Dest: Average difference observed in compute Act and expected value 1.281%
Dest: MSE observed in compute Act: 0.262742%
OutputPort Computed value = 50.519505 and expected value = 50.519505 (lane 0)  err=0.000%
OutputPort Computed value = 63.442673 and expected value = 63.442673 (lane 1)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = -0.000000 (lane 2)  err=0.000%
OutputPort Computed value = -0.058872 and expected value = -0.127173 (lane 3)  err=6.830%
OutputPort Computed value = 38.263098 and expected value = 38.263098 (lane 4)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 5)  err=0.000%
OutputPort Computed value = 40.567390 and expected value = 40.567390 (lane 6)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 7)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 8)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 9)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 10)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 11)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 12)  err=0.000%
OutputPort Computed value = -0.206862 and expected value = -0.253179 (lane 13)  err=4.632%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 14)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 15)  err=0.000%
Dest: Average difference observed in compute Act and expected value 0.716%
Dest: MSE observed in compute Act: 0.042565%
OutputPort Computed value = 50.519505 and expected value = 50.519505 (lane 0)  err=0.000%
OutputPort Computed value = 63.442673 and expected value = 63.442673 (lane 1)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = -0.000000 (lane 2)  err=0.000%
OutputPort Computed value = -0.013717 and expected value = -0.057153 (lane 3)  err=4.344%
OutputPort Computed value = 38.263098 and expected value = 38.263098 (lane 4)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 5)  err=0.000%
OutputPort Computed value = 40.567390 and expected value = 40.567390 (lane 6)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 7)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 8)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 9)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 10)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 11)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 12)  err=0.000%
OutputPort Computed value = -0.048199 and expected value = -0.101294 (lane 13)  err=5.310%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 14)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 15)  err=0.000%
Dest: Average difference observed in compute Act and expected value 0.603%
Dest: MSE observed in compute Act: 0.029411%
OutputPort Computed value = 50.519505 and expected value = 50.519505 (lane 0)  err=0.000%
OutputPort Computed value = 63.442673 and expected value = 63.442673 (lane 1)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 2)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 3)  err=0.000%
OutputPort Computed value = 38.263098 and expected value = 38.263098 (lane 4)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 5)  err=0.000%
OutputPort Computed value = 40.567390 and expected value = 40.567390 (lane 6)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 7)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 8)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 9)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 10)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 11)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 12)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 13)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 14)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 15)  err=0.000%
Dest: Average difference observed in compute Act and expected value 0.000%
Dest: MSE observed in compute Act: 0.000000%
Data transfer cycles: 1630
Compute cycles: 229
---- TEST FINISHED ----
$finish called at time : 28429 ns : File "/home/ubuntu/cs217-lab-2/design_top/verif/tests/design_top_base_test.sv" Line 327
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jan 29 21:06:03 2026...

Running test for PPU Unit: PPUTaylorVIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-2/design_top
Running from /home/ubuntu/cs217-lab-2/design_top/verif/scripts
#
#- CREATE SIM_ROOT ----------
#
Copying XSIM hbm model config files
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compiled_cl_ips && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
" WARNING: XSIM does not require simulation library compilation "
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
make copy_xsim_ini
make[1]: Entering directory '/home/ubuntu/cs217-lab-2/design_top/verif/scripts'
VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-2/design_top
Running from /home/ubuntu/cs217-lab-2/design_top/verif/scripts
make[1]: Nothing to be done for 'copy_xsim_ini'.
make[1]: Leaving directory '/home/ubuntu/cs217-lab-2/design_top/verif/scripts'
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && ln -s -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib/xsim.ini
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && xsc /home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c /home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/utils" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/src" --gcc_compile_options "-I/home/ubuntu/cs217-lab-2/design_top/software/runtime" --gcc_compile_options "-I/home/ubuntu/cs217-lab-2/design_top/software/include" --gcc_compile_options "-DVIVADO_SIM" --gcc_compile_options "-DSV_TEST" --gcc_compile_options "-DDMA_TEST"
Multi-threading is on. Using 22 slave threads.
Running compilation flow/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-2/design_top/software/runtime -I/home/ubuntu/cs217-lab-2/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c" -o "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-2/design_top/software/runtime -I/home/ubuntu/cs217-lab-2/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c" -o "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
Done compilation
Linking with command:
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "xsim.dir/work/xsc/dpi.so" "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o"   -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-2/design_top/software/runtime -I/home/ubuntu/cs217-lab-2/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST   -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o -lrdi_simulator_kernel  -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -Wl,--disable-new-dtags -Wl,-rpath=/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -lrdi_xsim_systemc -std=c++11 -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/Default  -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ 

Done linking: "xsim.dir/work/xsc/dpi.so"
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && xvlog --sv -m64 --define DMA_TEST   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --work xil_defaultlib --incr --relax -f /home/ubuntu/cs217-lab-2/design_top/verif/scripts/top.xsim.f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-2/design_top/design/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_ActVectorType_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlocking_spec_ActVectorType_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_StreamType_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlocking_spec_StreamType_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_bool_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module ActUnit_Connections_OutBlocking_bool_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module ActUnit_mgc_mul_pipe
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_ActUnitRun_fsm
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_staller
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_wait_dp
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_done_Push_mioi_done_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_output_port_Push_mioi_output_port_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_start_PopNB_mioi_start_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_start_PopNB_mioi_start_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_out_Push_mioi_rva_out_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_act_port_PopNB_mioi_act_port_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_act_port_PopNB_mioi_act_port_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_done_Push_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_output_port_Push_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_start_PopNB_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_out_Push_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_act_port_PopNB_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi
INFO: [VRFC 10-311] analyzing module ActUnit_ActUnit_ActUnitRun
INFO: [VRFC 10-311] analyzing module ActUnit
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter' [/home/ubuntu/cs217-lab-2/design_top/design/./counter.v:1]
INFO: [VRFC 10-311] analyzing module design_top
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'CL_NAME' [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:21]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:49]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:59]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:64]
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2024.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axil_to_cfg_cnv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_to_cfg_cnv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axi_clock_conv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_1w1r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1w1r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/hbm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/lib_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ram_fifo_ft.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_fifo_ft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/srl_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/xpm_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axis_flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_2rw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2rw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_async_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_async_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo_in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/rr_arb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_arb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_acc_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_gen_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/ccf_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/flop_ccf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sh_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_ddr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:144]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:178]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:179]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:242]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rcd_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dimm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_bi_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_delay_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_delay_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dir_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_dly_dir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_dly_dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/packages/anp_base_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:215]
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:257]
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:888]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:927]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:928]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:990]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/hdl/cl_axi_sc_1x1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_1x1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/hdl/cl_axi_sc_2x2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_2x2_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/base/gen_buf_t.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/stream_bfm/stream_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/dma_classes.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/hbm_v1_0_vl_rfs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_top
INFO: [VRFC 10-311] analyzing module hbm_apb_mst
INFO: [VRFC 10-311] analyzing module hbm_temp_rd
INFO: [VRFC 10-311] analyzing module hbm_apb_arbiter
INFO: [VRFC 10-311] analyzing module hbm_data_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-2/design_top/verif/tests/design_top_base_test.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/ubuntu/cs217-lab-2/design_top/design/design_top_defines.vh:60]
INFO: [VRFC 10-311] analyzing module design_top_base_test
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && xelab -m64   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8  -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --define plusarg_save --define timeout=1ms --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8 -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_t' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:117]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_c' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:118]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_awaddr' [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:217]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_araddr' [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:229]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_awsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:227]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_arsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:252]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1888]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2046]
WARNING: [VRFC 10-5021] port 's_axi_arprot' is not connected on this instance [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:192]
WARNING: [VRFC 10-3823] variable 'axil_awprot_m' might have multiple concurrent drivers [/home/ubuntu/cs217-lab-2/design_top/design/design_top.sv:248]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1615]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1617]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 1888, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2046, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.anp_base_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling package xil_defaultlib.$unit_counter_v_1911074303
Compiling package std.std
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=938,MC_CA_MIR...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.ActUnit_mgc_mul_pipe(width_a=23,...
Compiling module xil_defaultlib.ActUnit_mgc_mul_pipe(width_a=26,...
Compiling module xil_defaultlib.ActUnit_mgc_mul_pipe(width_a=26,...
Compiling module xil_defaultlib.ActUnit_mgc_mul_pipe(width_a=27,...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlocking_R...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_i...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_i...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_i...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlocking_s...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_act_p...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_act_p...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_act_p...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlocking_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_o...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_rva_o...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlockingle...
Compiling module xil_defaultlib.ActUnit_Connections_InBlocking_b...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_start...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_start...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_start...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlocking_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_outpu...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_outpu...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlockingl...
Compiling module xil_defaultlib.ActUnit_Connections_OutBlocking_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_done_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_done_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_wait_...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_stall...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun_ActUn...
Compiling module xil_defaultlib.ActUnit_ActUnit_ActUnitRun
Compiling module xil_defaultlib.ActUnit
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.design_top_default
Compiling module xil_defaultlib.fpga_default
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.design_top_base_test
Built simulation snapshot tb
cd /home/ubuntu/cs217-lab-2/design_top/verif/sim/xsim/design_top_base_test_sv && xsim -log design_top_base_test.log -tclbatch /home/ubuntu/cs217-lab-2/design_top/verif/scripts/waves.tcl tb | grep -v "\*\*\*Meta" | sed '/^$/d'
****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Jan 29 21:06:28 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/ubuntu/cs217-lab-2/design_top/verif/scripts/waves.tcl}
Time resolution is 1 ps
source /home/ubuntu/cs217-lab-2/design_top/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: Simulation object /tb/sv_host_memory was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/test_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
## run -all
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
---- CONFIGURE ActUnit ----
---- START ----
---- PROVIDE INPUTS AND READ OUTPUTS ----
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 0)  err=0.000%
OutputPort Computed value = 1.000000 and expected value = 1.000000 (lane 1)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 2)  err=0.000%
OutputPort Computed value = 1.000000 and expected value = 1.000000 (lane 3)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 4)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 5)  err=0.000%
OutputPort Computed value = 1.000000 and expected value = 1.000000 (lane 6)  err=0.000%
OutputPort Computed value = 1.000000 and expected value = 1.000000 (lane 7)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 8)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 9)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 10)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 11)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 12)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 13)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 14)  err=0.000%
OutputPort Computed value = -1.000000 and expected value = -1.000000 (lane 15)  err=0.000%
Dest: Average difference observed in compute Act and expected value 0.000%
Dest: MSE observed in compute Act: 0.000000%
OutputPort Computed value = 63.982233 and expected value = 63.982233 (lane 0)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 1)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 2)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 3)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 4)  err=0.000%
OutputPort Computed value = 45.378187 and expected value = 45.378187 (lane 5)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = -0.003247 (lane 6)  err=0.325%
OutputPort Computed value = 0.000000 and expected value = -0.030330 (lane 7)  err=3.033%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 8)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 9)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 10)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = -0.000000 (lane 11)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 12)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 13)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 14)  err=0.000%
OutputPort Computed value = 62.651825 and expected value = 62.651825 (lane 15)  err=0.000%
Dest: Average difference observed in compute Act and expected value 0.210%
Dest: MSE observed in compute Act: 0.005815%
OutputPort Computed value = 63.982233 and expected value = 63.982233 (lane 0)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 1)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 2)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 3)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 4)  err=0.000%
OutputPort Computed value = 45.378187 and expected value = 45.378187 (lane 5)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = -0.001619 (lane 6)  err=0.162%
OutputPort Computed value = 0.000000 and expected value = -0.014798 (lane 7)  err=1.480%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 8)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 9)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 10)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = -0.000000 (lane 11)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 12)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 13)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 14)  err=0.000%
OutputPort Computed value = 62.651825 and expected value = 62.651825 (lane 15)  err=0.000%
Dest: Average difference observed in compute Act and expected value 0.103%
Dest: MSE observed in compute Act: 0.001385%
OutputPort Computed value = 63.982233 and expected value = 63.982233 (lane 0)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 1)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 2)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 3)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 4)  err=0.000%
OutputPort Computed value = 45.378187 and expected value = 45.378187 (lane 5)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 6)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 7)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 8)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 9)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 10)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 11)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 12)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 13)  err=0.000%
OutputPort Computed value = 0.000000 and expected value = 0.000000 (lane 14)  err=0.000%
OutputPort Computed value = 62.651825 and expected value = 62.651825 (lane 15)  err=0.000%
Dest: Average difference observed in compute Act and expected value 0.000%
Dest: MSE observed in compute Act: 0.000000%
Data transfer cycles: 1637
Compute cycles: 253
---- TEST FINISHED ----
$finish called at time : 28489 ns : File "/home/ubuntu/cs217-lab-2/design_top/verif/tests/design_top_base_test.sv" Line 327
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jan 29 21:06:32 2026...


==========================================================================================================================================================================
                                                                      TEST SUITE SUMMARY                                                                      
==========================================================================================================================================================================
Test Name  |                         PPU                          |                        PPUPwl                        |                      PPUTaylor                      
           | Status   | Data   | Comp   | Diff %     | MSE %      | Status   | Data   | Comp   | Diff %     | MSE %      | Status   | Data   | Comp   | Diff %     | MSE %     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Tanh       | PASSED   | 1637   | 251    | 0.000%     | 0.000000%  | PASSED   | 1630   | 229    | 1.281%     | 0.262742%  | PASSED   | 1637   | 253    | 0.000%     | 0.000000% 
SiLu       | PASSED   | 1637   | 251    | 0.006%     | 0.000001%  | PASSED   | 1630   | 229    | 0.716%     | 0.042565%  | PASSED   | 1637   | 253    | 0.210%     | 0.005815% 
GeLu       | PASSED   | 1637   | 251    | 0.003%     | 0.000000%  | PASSED   | 1630   | 229    | 0.603%     | 0.029411%  | PASSED   | 1637   | 253    | 0.103%     | 0.001385% 
ReLu       | PASSED   | 1637   | 251    | 0.000%     | 0.000000%  | PASSED   | 1630   | 229    | 0.000%     | 0.000000%  | PASSED   | 1637   | 253    | 0.000%     | 0.000000% 
