<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Register_Unit</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">RST</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Register_Unit</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8d85b4cc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Register_Unit</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8d85b4cc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d5b54137</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>Register_Unit_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>02ae2953</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>D</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.n&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>EN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Q</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.n&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>n</spirit:name>
        <spirit:displayName>N</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.n" spirit:minimum="0" spirit:rangeType="long">64</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Register_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8d85b4cc</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Register_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Register_Unit_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d5b54137</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../Register_Unit_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Register_Unit_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>n</spirit:name>
      <spirit:displayName>N</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.n" spirit:minimum="0" spirit:rangeType="long">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Register_Unit_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Register_Unit_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-10-06T03:34:57Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716f88c0_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f0971a_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f92580e_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f964bcd_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b64ae07_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e0b99d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25664078_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20da7a0b_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5dcd6_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdcc15c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb5c429_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de73131_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521dc7af_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb7572d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1b44c4_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f530c8_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ceee95d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455bb3d7_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63068dd8_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb6af99_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3980b4_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/Register_Unit</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="795d3ab6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c1ed82b0"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7d6600ce"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f8f89469"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2f729e02"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
