#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Sep  2 11:10:20 2025
# Process ID: 34788
# Current directory: C:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1
# Command line: vivado.exe -log Mercury_ZX5_ST1.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Mercury_ZX5_ST1.tcl -notrace
# Log file: C:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1.vdi
# Journal file: C:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Mercury_ZX5_ST1.tcl -notrace
source C:/Users/tgomes/git/2021_1/reference_design/scripts/settings.tcl
Mercury_ZX5 ST1
INFO: settings.tcl file loaded.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'W:/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top Mercury_ZX5_ST1 -part xc7z015clg485-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_axi_bram_ctrl_0_0/Mercury_ZX5_axi_bram_ctrl_0_0.dcp' for cell 'Mercury_ZX5_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_blk_mem_gen_0_0/Mercury_ZX5_blk_mem_gen_0_0.dcp' for cell 'Mercury_ZX5_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_blk_mem_gen_0_1/Mercury_ZX5_blk_mem_gen_0_1.dcp' for cell 'Mercury_ZX5_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_processing_system7_0/Mercury_ZX5_processing_system7_0.dcp' for cell 'Mercury_ZX5_i/processing_system7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_ps_sys_reset_0/Mercury_ZX5_ps_sys_reset_0.dcp' for cell 'Mercury_ZX5_i/ps_sys_reset'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_0_0/Mercury_ZX5_smartconnect_0_0.dcp' for cell 'Mercury_ZX5_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_xadc_wiz_0/Mercury_ZX5_xadc_wiz_0.dcp' for cell 'Mercury_ZX5_i/xadc_wiz'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.995 . Memory (MB): peak = 1150.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_processing_system7_0/Mercury_ZX5_processing_system7_0.xdc] for cell 'Mercury_ZX5_i/processing_system7/inst'
Finished Parsing XDC File [c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_processing_system7_0/Mercury_ZX5_processing_system7_0.xdc] for cell 'Mercury_ZX5_i/processing_system7/inst'
Parsing XDC File [c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_xadc_wiz_0/Mercury_ZX5_xadc_wiz_0.xdc] for cell 'Mercury_ZX5_i/xadc_wiz/U0'
Finished Parsing XDC File [c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_xadc_wiz_0/Mercury_ZX5_xadc_wiz_0.xdc] for cell 'Mercury_ZX5_i/xadc_wiz/U0'
Parsing XDC File [c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_ps_sys_reset_0/Mercury_ZX5_ps_sys_reset_0_board.xdc] for cell 'Mercury_ZX5_i/ps_sys_reset/U0'
Finished Parsing XDC File [c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_ps_sys_reset_0/Mercury_ZX5_ps_sys_reset_0_board.xdc] for cell 'Mercury_ZX5_i/ps_sys_reset/U0'
Parsing XDC File [c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_ps_sys_reset_0/Mercury_ZX5_ps_sys_reset_0.xdc] for cell 'Mercury_ZX5_i/ps_sys_reset/U0'
Finished Parsing XDC File [c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_ps_sys_reset_0/Mercury_ZX5_ps_sys_reset_0.xdc] for cell 'Mercury_ZX5_i/ps_sys_reset/U0'
Parsing XDC File [c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_0_0/bd_0/ip/ip_1/bd_8453_psr_aclk_0_board.xdc] for cell 'Mercury_ZX5_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_0_0/bd_0/ip/ip_1/bd_8453_psr_aclk_0_board.xdc] for cell 'Mercury_ZX5_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_0_0/bd_0/ip/ip_1/bd_8453_psr_aclk_0.xdc] for cell 'Mercury_ZX5_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.gen/sources_1/bd/Mercury_ZX5/ip/Mercury_ZX5_smartconnect_0_0/bd_0/ip/ip_1/bd_8453_psr_aclk_0.xdc] for cell 'Mercury_ZX5_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Sourcing Tcl File [C:/Users/tgomes/git/2021_1/reference_design/src/Mercury_ZX5_ST1.tcl]
Finished Sourcing Tcl File [C:/Users/tgomes/git/2021_1/reference_design/src/Mercury_ZX5_ST1.tcl]
Parsing XDC File [C:/Users/tgomes/git/2021_1/reference_design/src/Mercury_ZX5_LED_timing.xdc]
Finished Parsing XDC File [C:/Users/tgomes/git/2021_1/reference_design/src/Mercury_ZX5_LED_timing.xdc]
INFO: [Project 1-1714] 53 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Mercury_ZX5_ST1'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1150.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 102 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.074 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.957 . Memory (MB): peak = 1150.074 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17f691a0d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1652.520 ; gain = 502.445

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 22 inverter(s) to 115 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c34734a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.562 . Memory (MB): peak = 1868.949 ; gain = 0.043
INFO: [Opt 31-389] Phase Retarget created 34 cells and removed 83 cells
INFO: [Opt 31-1021] In phase Retarget, 46 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 140940a4b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.723 . Memory (MB): peak = 1868.949 ; gain = 0.043
INFO: [Opt 31-389] Phase Constant propagation created 146 cells and removed 423 cells
INFO: [Opt 31-1021] In phase Constant propagation, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 199f30980

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1868.949 ; gain = 0.043
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1509 cells
INFO: [Opt 31-1021] In phase Sweep, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 199f30980

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1868.949 ; gain = 0.043
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 199f30980

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1868.949 ; gain = 0.043
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 199f30980

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1868.949 ; gain = 0.043
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              34  |              83  |                                             46  |
|  Constant propagation         |             146  |             423  |                                             60  |
|  Sweep                        |               0  |            1509  |                                             75  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             45  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1868.949 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2069dc2cf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1868.949 ; gain = 0.043

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 2069dc2cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1969.945 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2069dc2cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1969.945 ; gain = 100.996

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2069dc2cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1969.945 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1969.945 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2069dc2cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1969.945 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1969.945 ; gain = 819.871
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1969.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Mercury_ZX5_ST1_drc_opted.rpt -pb Mercury_ZX5_ST1_drc_opted.pb -rpx Mercury_ZX5_ST1_drc_opted.rpx
Command: report_drc -file Mercury_ZX5_ST1_drc_opted.rpt -pb Mercury_ZX5_ST1_drc_opted.pb -rpx Mercury_ZX5_ST1_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1969.945 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bc7c9aa4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1969.945 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bdb4116f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.945 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c3202fdf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c3202fdf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1969.945 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c3202fdf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d0ec61d2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f984e1d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f984e1d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 433 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 176 nets or LUTs. Breaked 0 LUT, combined 176 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1969.945 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            176  |                   176  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            176  |                   176  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 2353d4732

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1969.945 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1ef2416c9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1969.945 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ef2416c9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 212ec1c3f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19fe21db3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cc5ddd9c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f1e328c7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 24cc00e08

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21436f844

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1eeb9875b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1969.945 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1eeb9875b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20b88eaaf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.985 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a24c08c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 1969.945 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19e8bcf21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1969.945 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 20b88eaaf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.985. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fa2c4588

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1969.945 ; gain = 0.000

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1969.945 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1fa2c4588

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fa2c4588

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fa2c4588

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1969.945 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1fa2c4588

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1969.945 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1969.945 ; gain = 0.000

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1969.945 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f635e4d6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1969.945 ; gain = 0.000
Ending Placer Task | Checksum: 150744644

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1969.945 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1969.945 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.543 . Memory (MB): peak = 1969.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Mercury_ZX5_ST1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1969.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Mercury_ZX5_ST1_utilization_placed.rpt -pb Mercury_ZX5_ST1_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Mercury_ZX5_ST1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1969.945 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.544 . Memory (MB): peak = 1969.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b35e0a13 ConstDB: 0 ShapeSum: 9d163c31 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9742f675

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2038.496 ; gain = 68.551
Post Restoration Checksum: NetGraph: 101b085e NumContArr: 8727ee17 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9742f675

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2038.508 ; gain = 68.562

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9742f675

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2045.840 ; gain = 75.895

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9742f675

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2045.840 ; gain = 75.895
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 114778d75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2067.258 ; gain = 97.312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.170  | TNS=0.000  | WHS=-0.253 | THS=-620.899|

Phase 2 Router Initialization | Checksum: 1007a783e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2068.809 ; gain = 98.863

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7246
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7246
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1007a783e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2074.512 ; gain = 104.566
Phase 3 Initial Routing | Checksum: 1b02cf09a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2074.512 ; gain = 104.566

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 642
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.745  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11022273a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2074.512 ; gain = 104.566
Phase 4 Rip-up And Reroute | Checksum: 11022273a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2074.512 ; gain = 104.566

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16885a6c7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2074.512 ; gain = 104.566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.841  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16885a6c7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2074.512 ; gain = 104.566

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16885a6c7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2074.512 ; gain = 104.566
Phase 5 Delay and Skew Optimization | Checksum: 16885a6c7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2074.512 ; gain = 104.566

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17b82921a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2074.512 ; gain = 104.566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.841  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 134eaf705

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2074.512 ; gain = 104.566
Phase 6 Post Hold Fix | Checksum: 134eaf705

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2074.512 ; gain = 104.566

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.39156 %
  Global Horizontal Routing Utilization  = 1.58064 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15a04c603

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2074.512 ; gain = 104.566

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15a04c603

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2074.512 ; gain = 104.566

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18f04e6c5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2074.512 ; gain = 104.566

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.841  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18f04e6c5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2074.512 ; gain = 104.566
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2074.512 ; gain = 104.566

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2074.512 ; gain = 104.566
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.718 . Memory (MB): peak = 2105.039 ; gain = 30.527
INFO: [Common 17-1381] The checkpoint 'C:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Mercury_ZX5_ST1_drc_routed.rpt -pb Mercury_ZX5_ST1_drc_routed.pb -rpx Mercury_ZX5_ST1_drc_routed.rpx
Command: report_drc -file Mercury_ZX5_ST1_drc_routed.rpt -pb Mercury_ZX5_ST1_drc_routed.pb -rpx Mercury_ZX5_ST1_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Mercury_ZX5_ST1_methodology_drc_routed.rpt -pb Mercury_ZX5_ST1_methodology_drc_routed.pb -rpx Mercury_ZX5_ST1_methodology_drc_routed.rpx
Command: report_methodology -file Mercury_ZX5_ST1_methodology_drc_routed.rpt -pb Mercury_ZX5_ST1_methodology_drc_routed.pb -rpx Mercury_ZX5_ST1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Mercury_ZX5_ST1_power_routed.rpt -pb Mercury_ZX5_ST1_power_summary_routed.pb -rpx Mercury_ZX5_ST1_power_routed.rpx
Command: report_power -file Mercury_ZX5_ST1_power_routed.rpt -pb Mercury_ZX5_ST1_power_summary_routed.pb -rpx Mercury_ZX5_ST1_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Mercury_ZX5_ST1_route_status.rpt -pb Mercury_ZX5_ST1_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Mercury_ZX5_ST1_timing_summary_routed.rpt -pb Mercury_ZX5_ST1_timing_summary_routed.pb -rpx Mercury_ZX5_ST1_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Mercury_ZX5_ST1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Mercury_ZX5_ST1_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Mercury_ZX5_ST1_bus_skew_routed.rpt -pb Mercury_ZX5_ST1_bus_skew_routed.pb -rpx Mercury_ZX5_ST1_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Memdata 28-165] The reference name: Mercury_ZX5_i_blk_mem_gen_0 was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
CRITICAL WARNING: [Memdata 28-147] Could not complete BRAM data initialization for processor.  Please check to ensure any BMM and ELF files in the design have correct proper scoping specified. Design will proceed but BRAM initialization strings will not be populated with contents of the ELF file.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Mercury_ZX5_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Mercury_ZX5_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
ERROR: [Memdata 28-96] Could not find a BMM_INFO_DESIGN property in the design. Could not generate the merged BMM file: C:/Users/tgomes/git/2021_1/reference_design/Vivado/ME-ZX5-15-2I-D10/Mercury_ZX5_ST1.runs/impl_1/Mercury_ZX5_ST1_bd.bmm
Command: write_bitstream -force Mercury_ZX5_ST1.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Mercury_ZX5_ST1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 3 Critical Warnings and 1 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2586.266 ; gain = 471.785
INFO: [Common 17-206] Exiting Vivado at Tue Sep  2 11:12:18 2025...
