
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.5.6
// timestamp : Mon Sep 20 13:40:15 2021 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fsub.cgf \
 \
//                  -- xlen 64  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2021. IIT Madras. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fsub.d instruction of the RISC-V FD extension for the fsub_b3 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64IFD")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*64.*);check ISA:=regex(.*I.*D.*);def TEST_CASE_1=True;",d_fsub_b3)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x16,test_fp)
RVTEST_SIGBASE(x15,signature_x15_1)

inst_0:
// rs2 == rd != rs1, rs1==f27, rs2==f31, rd==f31, fs1 == 0 and fe1 == 0x7fc and fm1 == 0x132d8f91b7583 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x132d8f91b7583 and rm_val == 0  
// opcode: fsub.d ; op1:f27; op2:f31; dest:f31; op1val:0x7fc132d8f91b7583; op2val:0x7fc132d8f91b7583; valaddr_reg:x16; val_offset:0; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f31, f27, f31, 0x0, 0, x16, 0, x17, x15, 0, x18)

inst_1:
// rs1 == rs2 == rd, rs1==f17, rs2==f17, rd==f17, fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc7bd79ecec98f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc7bd79ecec98f and rm_val == 4  
// opcode: fsub.d ; op1:f17; op2:f17; dest:f17; op1val:0x7fdc7bd79ecec98f; op2val:0x7fdc7bd79ecec98f; valaddr_reg:x16; val_offset:16; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f17, f17, f17, 0x4, 0, x16, 16, x17, x15, 16, x18)

inst_2:
// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==f12, rs2==f19, rd==f18, fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc7bd79ecec98f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc7bd79ecec98f and rm_val == 3  
// opcode: fsub.d ; op1:f12; op2:f19; dest:f18; op1val:0x7fdc7bd79ecec98f; op2val:0x7fdc7bd79ecec98f; valaddr_reg:x16; val_offset:32; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f18, f12, f19, 0x3, 0, x16, 32, x17, x15, 32, x18)

inst_3:
// rs1 == rd != rs2, rs1==f20, rs2==f22, rd==f20, fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc7bd79ecec98f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc7bd79ecec98f and rm_val == 2  
// opcode: fsub.d ; op1:f20; op2:f22; dest:f20; op1val:0x7fdc7bd79ecec98f; op2val:0x7fdc7bd79ecec98f; valaddr_reg:x16; val_offset:48; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f20, f20, f22, 0x2, 0, x16, 48, x17, x15, 48, x18)

inst_4:
// rs1 == rs2 != rd, rs1==f26, rs2==f26, rd==f10, fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc7bd79ecec98f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc7bd79ecec98f and rm_val == 1  
// opcode: fsub.d ; op1:f26; op2:f26; dest:f10; op1val:0x7fdc7bd79ecec98f; op2val:0x7fdc7bd79ecec98f; valaddr_reg:x16; val_offset:64; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f10, f26, f26, 0x1, 0, x16, 64, x17, x15, 64, x18)

inst_5:
// rs1==f9, rs2==f0, rd==f3, fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc7bd79ecec98f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc7bd79ecec98f and rm_val == 0  
// opcode: fsub.d ; op1:f9; op2:f0; dest:f3; op1val:0x7fdc7bd79ecec98f; op2val:0x7fdc7bd79ecec98f; valaddr_reg:x16; val_offset:80; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f3, f9, f0, 0x0, 0, x16, 80, x17, x15, 80, x18)

inst_6:
// rs1==f11, rs2==f10, rd==f29, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x51c6792bf1bb8 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x51c6792bf1bb8 and rm_val == 4  
// opcode: fsub.d ; op1:f11; op2:f10; dest:f29; op1val:0x7fe51c6792bf1bb8; op2val:0x7fe51c6792bf1bb8; valaddr_reg:x16; val_offset:96; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f29, f11, f10, 0x4, 0, x16, 96, x17, x15, 96, x18)

inst_7:
// rs1==f30, rs2==f23, rd==f24, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x51c6792bf1bb8 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x51c6792bf1bb8 and rm_val == 3  
// opcode: fsub.d ; op1:f30; op2:f23; dest:f24; op1val:0x7fe51c6792bf1bb8; op2val:0x7fe51c6792bf1bb8; valaddr_reg:x16; val_offset:112; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f24, f30, f23, 0x3, 0, x16, 112, x17, x15, 112, x18)

inst_8:
// rs1==f6, rs2==f25, rd==f5, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x51c6792bf1bb8 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x51c6792bf1bb8 and rm_val == 2  
// opcode: fsub.d ; op1:f6; op2:f25; dest:f5; op1val:0x7fe51c6792bf1bb8; op2val:0x7fe51c6792bf1bb8; valaddr_reg:x16; val_offset:128; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f5, f6, f25, 0x2, 0, x16, 128, x17, x15, 128, x18)

inst_9:
// rs1==f10, rs2==f24, rd==f23, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x51c6792bf1bb8 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x51c6792bf1bb8 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f24; dest:f23; op1val:0x7fe51c6792bf1bb8; op2val:0x7fe51c6792bf1bb8; valaddr_reg:x16; val_offset:144; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f23, f10, f24, 0x1, 0, x16, 144, x17, x15, 144, x18)

inst_10:
// rs1==f15, rs2==f27, rd==f4, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x51c6792bf1bb8 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x51c6792bf1bb8 and rm_val == 0  
// opcode: fsub.d ; op1:f15; op2:f27; dest:f4; op1val:0x7fe51c6792bf1bb8; op2val:0x7fe51c6792bf1bb8; valaddr_reg:x16; val_offset:160; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f4, f15, f27, 0x0, 0, x16, 160, x17, x15, 160, x18)

inst_11:
// rs1==f25, rs2==f20, rd==f28, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8d300de77b552 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8d300de77b552 and rm_val == 4  
// opcode: fsub.d ; op1:f25; op2:f20; dest:f28; op1val:0x7fe8d300de77b552; op2val:0x7fe8d300de77b552; valaddr_reg:x16; val_offset:176; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f28, f25, f20, 0x4, 0, x16, 176, x17, x15, 176, x18)

inst_12:
// rs1==f13, rs2==f2, rd==f8, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8d300de77b552 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8d300de77b552 and rm_val == 3  
// opcode: fsub.d ; op1:f13; op2:f2; dest:f8; op1val:0x7fe8d300de77b552; op2val:0x7fe8d300de77b552; valaddr_reg:x16; val_offset:192; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f8, f13, f2, 0x3, 0, x16, 192, x17, x15, 192, x18)

inst_13:
// rs1==f2, rs2==f16, rd==f11, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8d300de77b552 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8d300de77b552 and rm_val == 2  
// opcode: fsub.d ; op1:f2; op2:f16; dest:f11; op1val:0x7fe8d300de77b552; op2val:0x7fe8d300de77b552; valaddr_reg:x16; val_offset:208; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f11, f2, f16, 0x2, 0, x16, 208, x17, x15, 208, x18)

inst_14:
// rs1==f4, rs2==f11, rd==f14, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8d300de77b552 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8d300de77b552 and rm_val == 1  
// opcode: fsub.d ; op1:f4; op2:f11; dest:f14; op1val:0x7fe8d300de77b552; op2val:0x7fe8d300de77b552; valaddr_reg:x16; val_offset:224; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f14, f4, f11, 0x1, 0, x16, 224, x17, x15, 224, x18)

inst_15:
// rs1==f28, rs2==f18, rd==f2, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8d300de77b552 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8d300de77b552 and rm_val == 0  
// opcode: fsub.d ; op1:f28; op2:f18; dest:f2; op1val:0x7fe8d300de77b552; op2val:0x7fe8d300de77b552; valaddr_reg:x16; val_offset:240; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f2, f28, f18, 0x0, 0, x16, 240, x17, x15, 240, x18)

inst_16:
// rs1==f5, rs2==f13, rd==f25, fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb3b913e63771 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xeb3b913e63771 and rm_val == 4  
// opcode: fsub.d ; op1:f5; op2:f13; dest:f25; op1val:0x7feeb3b913e63771; op2val:0x7feeb3b913e63771; valaddr_reg:x16; val_offset:256; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f25, f5, f13, 0x4, 0, x16, 256, x17, x15, 256, x18)

inst_17:
// rs1==f31, rs2==f6, rd==f19, fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb3b913e63771 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xeb3b913e63771 and rm_val == 3  
// opcode: fsub.d ; op1:f31; op2:f6; dest:f19; op1val:0x7feeb3b913e63771; op2val:0x7feeb3b913e63771; valaddr_reg:x16; val_offset:272; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f19, f31, f6, 0x3, 0, x16, 272, x17, x15, 272, x18)

inst_18:
// rs1==f0, rs2==f8, rd==f26, fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb3b913e63771 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xeb3b913e63771 and rm_val == 2  
// opcode: fsub.d ; op1:f0; op2:f8; dest:f26; op1val:0x7feeb3b913e63771; op2val:0x7feeb3b913e63771; valaddr_reg:x16; val_offset:288; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f26, f0, f8, 0x2, 0, x16, 288, x17, x15, 288, x18)

inst_19:
// rs1==f21, rs2==f14, rd==f22, fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb3b913e63771 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xeb3b913e63771 and rm_val == 1  
// opcode: fsub.d ; op1:f21; op2:f14; dest:f22; op1val:0x7feeb3b913e63771; op2val:0x7feeb3b913e63771; valaddr_reg:x16; val_offset:304; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f22, f21, f14, 0x1, 0, x16, 304, x17, x15, 304, x18)

inst_20:
// rs1==f7, rs2==f15, rd==f16, fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb3b913e63771 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xeb3b913e63771 and rm_val == 0  
// opcode: fsub.d ; op1:f7; op2:f15; dest:f16; op1val:0x7feeb3b913e63771; op2val:0x7feeb3b913e63771; valaddr_reg:x16; val_offset:320; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f16, f7, f15, 0x0, 0, x16, 320, x17, x15, 320, x18)

inst_21:
// rs1==f19, rs2==f3, rd==f13, fs1 == 0 and fe1 == 0x7fd and fm1 == 0x11f2665e52fc1 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x11f2665e52fc1 and rm_val == 4  
// opcode: fsub.d ; op1:f19; op2:f3; dest:f13; op1val:0x7fd11f2665e52fc1; op2val:0x7fd11f2665e52fc1; valaddr_reg:x16; val_offset:336; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f13, f19, f3, 0x4, 0, x16, 336, x17, x15, 336, x18)

inst_22:
// rs1==f16, rs2==f9, rd==f12, fs1 == 0 and fe1 == 0x7fd and fm1 == 0x11f2665e52fc1 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x11f2665e52fc1 and rm_val == 3  
// opcode: fsub.d ; op1:f16; op2:f9; dest:f12; op1val:0x7fd11f2665e52fc1; op2val:0x7fd11f2665e52fc1; valaddr_reg:x16; val_offset:352; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f16, f9, 0x3, 0, x16, 352, x17, x15, 352, x18)

inst_23:
// rs1==f3, rs2==f28, rd==f1, fs1 == 0 and fe1 == 0x7fd and fm1 == 0x11f2665e52fc1 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x11f2665e52fc1 and rm_val == 2  
// opcode: fsub.d ; op1:f3; op2:f28; dest:f1; op1val:0x7fd11f2665e52fc1; op2val:0x7fd11f2665e52fc1; valaddr_reg:x16; val_offset:368; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f1, f3, f28, 0x2, 0, x16, 368, x17, x15, 368, x18)

inst_24:
// rs1==f18, rs2==f29, rd==f6, fs1 == 0 and fe1 == 0x7fd and fm1 == 0x11f2665e52fc1 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x11f2665e52fc1 and rm_val == 1  
// opcode: fsub.d ; op1:f18; op2:f29; dest:f6; op1val:0x7fd11f2665e52fc1; op2val:0x7fd11f2665e52fc1; valaddr_reg:x16; val_offset:384; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f6, f18, f29, 0x1, 0, x16, 384, x17, x15, 384, x18)

inst_25:
// rs1==f29, rs2==f1, rd==f0, fs1 == 0 and fe1 == 0x7fd and fm1 == 0x11f2665e52fc1 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x11f2665e52fc1 and rm_val == 0  
// opcode: fsub.d ; op1:f29; op2:f1; dest:f0; op1val:0x7fd11f2665e52fc1; op2val:0x7fd11f2665e52fc1; valaddr_reg:x16; val_offset:400; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f0, f29, f1, 0x0, 0, x16, 400, x17, x15, 400, x18)

inst_26:
// rs1==f1, rs2==f21, rd==f15, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9daacd1054eee and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9daacd1054eee and rm_val == 4  
// opcode: fsub.d ; op1:f1; op2:f21; dest:f15; op1val:0x7fe9daacd1054eee; op2val:0x7fe9daacd1054eee; valaddr_reg:x16; val_offset:416; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f15, f1, f21, 0x4, 0, x16, 416, x17, x15, 416, x18)

inst_27:
// rs1==f24, rs2==f7, rd==f21, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9daacd1054eee and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9daacd1054eee and rm_val == 3  
// opcode: fsub.d ; op1:f24; op2:f7; dest:f21; op1val:0x7fe9daacd1054eee; op2val:0x7fe9daacd1054eee; valaddr_reg:x16; val_offset:432; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f21, f24, f7, 0x3, 0, x16, 432, x17, x15, 432, x18)

inst_28:
// rs1==f22, rs2==f5, rd==f30, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9daacd1054eee and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9daacd1054eee and rm_val == 2  
// opcode: fsub.d ; op1:f22; op2:f5; dest:f30; op1val:0x7fe9daacd1054eee; op2val:0x7fe9daacd1054eee; valaddr_reg:x16; val_offset:448; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f30, f22, f5, 0x2, 0, x16, 448, x17, x15, 448, x18)

inst_29:
// rs1==f23, rs2==f30, rd==f27, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9daacd1054eee and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9daacd1054eee and rm_val == 1  
// opcode: fsub.d ; op1:f23; op2:f30; dest:f27; op1val:0x7fe9daacd1054eee; op2val:0x7fe9daacd1054eee; valaddr_reg:x16; val_offset:464; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f27, f23, f30, 0x1, 0, x16, 464, x17, x15, 464, x18)

inst_30:
// rs1==f14, rs2==f12, rd==f7, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9daacd1054eee and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9daacd1054eee and rm_val == 0  
// opcode: fsub.d ; op1:f14; op2:f12; dest:f7; op1val:0x7fe9daacd1054eee; op2val:0x7fe9daacd1054eee; valaddr_reg:x16; val_offset:480; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f7, f14, f12, 0x0, 0, x16, 480, x17, x15, 480, x18)

inst_31:
// rs1==f8, rs2==f4, rd==f9, fs1 == 0 and fe1 == 0x7fa and fm1 == 0x4d7c4e18c10ef and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x4d7c4e18c10ef and rm_val == 4  
// opcode: fsub.d ; op1:f8; op2:f4; dest:f9; op1val:0x7fa4d7c4e18c10ef; op2val:0x7fa4d7c4e18c10ef; valaddr_reg:x16; val_offset:496; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f9, f8, f4, 0x4, 0, x16, 496, x17, x15, 496, x18)

inst_32:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x4d7c4e18c10ef and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x4d7c4e18c10ef and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa4d7c4e18c10ef; op2val:0x7fa4d7c4e18c10ef; valaddr_reg:x16; val_offset:512; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 512, x17, x15, 512, x18)

inst_33:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x4d7c4e18c10ef and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x4d7c4e18c10ef and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa4d7c4e18c10ef; op2val:0x7fa4d7c4e18c10ef; valaddr_reg:x16; val_offset:528; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 528, x17, x15, 528, x18)

inst_34:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x4d7c4e18c10ef and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x4d7c4e18c10ef and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa4d7c4e18c10ef; op2val:0x7fa4d7c4e18c10ef; valaddr_reg:x16; val_offset:544; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 544, x17, x15, 544, x18)

inst_35:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x4d7c4e18c10ef and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x4d7c4e18c10ef and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa4d7c4e18c10ef; op2val:0x7fa4d7c4e18c10ef; valaddr_reg:x16; val_offset:560; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 560, x17, x15, 560, x18)

inst_36:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x5181b18b5230b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x5181b18b5230b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc5181b18b5230b; op2val:0x7fc5181b18b5230b; valaddr_reg:x16; val_offset:576; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 576, x17, x15, 576, x18)

inst_37:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x5181b18b5230b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x5181b18b5230b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc5181b18b5230b; op2val:0x7fc5181b18b5230b; valaddr_reg:x16; val_offset:592; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 592, x17, x15, 592, x18)

inst_38:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x5181b18b5230b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x5181b18b5230b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc5181b18b5230b; op2val:0x7fc5181b18b5230b; valaddr_reg:x16; val_offset:608; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 608, x17, x15, 608, x18)

inst_39:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x5181b18b5230b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x5181b18b5230b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc5181b18b5230b; op2val:0x7fc5181b18b5230b; valaddr_reg:x16; val_offset:624; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 624, x17, x15, 624, x18)

inst_40:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x5181b18b5230b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x5181b18b5230b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc5181b18b5230b; op2val:0x7fc5181b18b5230b; valaddr_reg:x16; val_offset:640; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 640, x17, x15, 640, x18)

inst_41:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x645543b126259 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x645543b126259 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd645543b126259; op2val:0x7fd645543b126259; valaddr_reg:x16; val_offset:656; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 656, x17, x15, 656, x18)

inst_42:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x645543b126259 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x645543b126259 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd645543b126259; op2val:0x7fd645543b126259; valaddr_reg:x16; val_offset:672; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 672, x17, x15, 672, x18)

inst_43:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x645543b126259 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x645543b126259 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd645543b126259; op2val:0x7fd645543b126259; valaddr_reg:x16; val_offset:688; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 688, x17, x15, 688, x18)

inst_44:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x645543b126259 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x645543b126259 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd645543b126259; op2val:0x7fd645543b126259; valaddr_reg:x16; val_offset:704; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 704, x17, x15, 704, x18)

inst_45:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x645543b126259 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x645543b126259 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd645543b126259; op2val:0x7fd645543b126259; valaddr_reg:x16; val_offset:720; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 720, x17, x15, 720, x18)

inst_46:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5cff741930dc6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5cff741930dc6 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5cff741930dc6; op2val:0x7fe5cff741930dc6; valaddr_reg:x16; val_offset:736; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 736, x17, x15, 736, x18)

inst_47:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5cff741930dc6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5cff741930dc6 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5cff741930dc6; op2val:0x7fe5cff741930dc6; valaddr_reg:x16; val_offset:752; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 752, x17, x15, 752, x18)

inst_48:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5cff741930dc6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5cff741930dc6 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5cff741930dc6; op2val:0x7fe5cff741930dc6; valaddr_reg:x16; val_offset:768; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 768, x17, x15, 768, x18)

inst_49:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5cff741930dc6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5cff741930dc6 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5cff741930dc6; op2val:0x7fe5cff741930dc6; valaddr_reg:x16; val_offset:784; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 784, x17, x15, 784, x18)

inst_50:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5cff741930dc6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5cff741930dc6 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5cff741930dc6; op2val:0x7fe5cff741930dc6; valaddr_reg:x16; val_offset:800; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 800, x17, x15, 800, x18)

inst_51:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x83f7d2b210b05 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x83f7d2b210b05 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe83f7d2b210b05; op2val:0x7fe83f7d2b210b05; valaddr_reg:x16; val_offset:816; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 816, x17, x15, 816, x18)

inst_52:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x83f7d2b210b05 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x83f7d2b210b05 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe83f7d2b210b05; op2val:0x7fe83f7d2b210b05; valaddr_reg:x16; val_offset:832; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 832, x17, x15, 832, x18)

inst_53:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x83f7d2b210b05 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x83f7d2b210b05 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe83f7d2b210b05; op2val:0x7fe83f7d2b210b05; valaddr_reg:x16; val_offset:848; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 848, x17, x15, 848, x18)

inst_54:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x83f7d2b210b05 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x83f7d2b210b05 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe83f7d2b210b05; op2val:0x7fe83f7d2b210b05; valaddr_reg:x16; val_offset:864; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 864, x17, x15, 864, x18)

inst_55:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x83f7d2b210b05 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x83f7d2b210b05 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe83f7d2b210b05; op2val:0x7fe83f7d2b210b05; valaddr_reg:x16; val_offset:880; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 880, x17, x15, 880, x18)

inst_56:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xbdaeddf112cfb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xbdaeddf112cfb and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcbdaeddf112cfb; op2val:0x7fcbdaeddf112cfb; valaddr_reg:x16; val_offset:896; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 896, x17, x15, 896, x18)

inst_57:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xbdaeddf112cfb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xbdaeddf112cfb and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcbdaeddf112cfb; op2val:0x7fcbdaeddf112cfb; valaddr_reg:x16; val_offset:912; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 912, x17, x15, 912, x18)

inst_58:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xbdaeddf112cfb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xbdaeddf112cfb and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcbdaeddf112cfb; op2val:0x7fcbdaeddf112cfb; valaddr_reg:x16; val_offset:928; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 928, x17, x15, 928, x18)

inst_59:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xbdaeddf112cfb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xbdaeddf112cfb and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcbdaeddf112cfb; op2val:0x7fcbdaeddf112cfb; valaddr_reg:x16; val_offset:944; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 944, x17, x15, 944, x18)

inst_60:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xbdaeddf112cfb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xbdaeddf112cfb and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcbdaeddf112cfb; op2val:0x7fcbdaeddf112cfb; valaddr_reg:x16; val_offset:960; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 960, x17, x15, 960, x18)

inst_61:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x69035627e1257 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x69035627e1257 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc69035627e1257; op2val:0x7fc69035627e1257; valaddr_reg:x16; val_offset:976; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 976, x17, x15, 976, x18)

inst_62:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x69035627e1257 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x69035627e1257 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc69035627e1257; op2val:0x7fc69035627e1257; valaddr_reg:x16; val_offset:992; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 992, x17, x15, 992, x18)

inst_63:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x69035627e1257 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x69035627e1257 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc69035627e1257; op2val:0x7fc69035627e1257; valaddr_reg:x16; val_offset:1008; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1008, x17, x15, 1008, x18)

inst_64:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x69035627e1257 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x69035627e1257 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc69035627e1257; op2val:0x7fc69035627e1257; valaddr_reg:x16; val_offset:1024; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1024, x17, x15, 1024, x18)

inst_65:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x69035627e1257 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x69035627e1257 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc69035627e1257; op2val:0x7fc69035627e1257; valaddr_reg:x16; val_offset:1040; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1040, x17, x15, 1040, x18)

inst_66:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb8f7360e493b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xeb8f7360e493b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feeb8f7360e493b; op2val:0x7feeb8f7360e493b; valaddr_reg:x16; val_offset:1056; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1056, x17, x15, 1056, x18)

inst_67:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb8f7360e493b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xeb8f7360e493b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feeb8f7360e493b; op2val:0x7feeb8f7360e493b; valaddr_reg:x16; val_offset:1072; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1072, x17, x15, 1072, x18)

inst_68:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb8f7360e493b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xeb8f7360e493b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feeb8f7360e493b; op2val:0x7feeb8f7360e493b; valaddr_reg:x16; val_offset:1088; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1088, x17, x15, 1088, x18)

inst_69:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb8f7360e493b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xeb8f7360e493b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feeb8f7360e493b; op2val:0x7feeb8f7360e493b; valaddr_reg:x16; val_offset:1104; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1104, x17, x15, 1104, x18)

inst_70:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb8f7360e493b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xeb8f7360e493b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feeb8f7360e493b; op2val:0x7feeb8f7360e493b; valaddr_reg:x16; val_offset:1120; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1120, x17, x15, 1120, x18)

inst_71:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb669f507e33a4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb669f507e33a4 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb669f507e33a4; op2val:0x7feb669f507e33a4; valaddr_reg:x16; val_offset:1136; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1136, x17, x15, 1136, x18)

inst_72:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb669f507e33a4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb669f507e33a4 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb669f507e33a4; op2val:0x7feb669f507e33a4; valaddr_reg:x16; val_offset:1152; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1152, x17, x15, 1152, x18)

inst_73:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb669f507e33a4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb669f507e33a4 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb669f507e33a4; op2val:0x7feb669f507e33a4; valaddr_reg:x16; val_offset:1168; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1168, x17, x15, 1168, x18)

inst_74:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb669f507e33a4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb669f507e33a4 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb669f507e33a4; op2val:0x7feb669f507e33a4; valaddr_reg:x16; val_offset:1184; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1184, x17, x15, 1184, x18)

inst_75:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb669f507e33a4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb669f507e33a4 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb669f507e33a4; op2val:0x7feb669f507e33a4; valaddr_reg:x16; val_offset:1200; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1200, x17, x15, 1200, x18)

inst_76:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x790bcb9dbeeda and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x790bcb9dbeeda and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe790bcb9dbeeda; op2val:0x7fe790bcb9dbeeda; valaddr_reg:x16; val_offset:1216; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1216, x17, x15, 1216, x18)

inst_77:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x790bcb9dbeeda and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x790bcb9dbeeda and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe790bcb9dbeeda; op2val:0x7fe790bcb9dbeeda; valaddr_reg:x16; val_offset:1232; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1232, x17, x15, 1232, x18)

inst_78:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x790bcb9dbeeda and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x790bcb9dbeeda and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe790bcb9dbeeda; op2val:0x7fe790bcb9dbeeda; valaddr_reg:x16; val_offset:1248; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1248, x17, x15, 1248, x18)

inst_79:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x790bcb9dbeeda and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x790bcb9dbeeda and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe790bcb9dbeeda; op2val:0x7fe790bcb9dbeeda; valaddr_reg:x16; val_offset:1264; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1264, x17, x15, 1264, x18)

inst_80:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x790bcb9dbeeda and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x790bcb9dbeeda and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe790bcb9dbeeda; op2val:0x7fe790bcb9dbeeda; valaddr_reg:x16; val_offset:1280; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1280, x17, x15, 1280, x18)

inst_81:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7c88779524935 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x7c88779524935 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7c88779524935; op2val:0x7fd7c88779524935; valaddr_reg:x16; val_offset:1296; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1296, x17, x15, 1296, x18)

inst_82:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7c88779524935 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x7c88779524935 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7c88779524935; op2val:0x7fd7c88779524935; valaddr_reg:x16; val_offset:1312; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1312, x17, x15, 1312, x18)

inst_83:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7c88779524935 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x7c88779524935 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7c88779524935; op2val:0x7fd7c88779524935; valaddr_reg:x16; val_offset:1328; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1328, x17, x15, 1328, x18)

inst_84:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7c88779524935 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x7c88779524935 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7c88779524935; op2val:0x7fd7c88779524935; valaddr_reg:x16; val_offset:1344; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1344, x17, x15, 1344, x18)

inst_85:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7c88779524935 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x7c88779524935 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7c88779524935; op2val:0x7fd7c88779524935; valaddr_reg:x16; val_offset:1360; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1360, x17, x15, 1360, x18)

inst_86:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6296d3932c17a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6296d3932c17a and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6296d3932c17a; op2val:0x7fe6296d3932c17a; valaddr_reg:x16; val_offset:1376; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1376, x17, x15, 1376, x18)

inst_87:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6296d3932c17a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6296d3932c17a and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6296d3932c17a; op2val:0x7fe6296d3932c17a; valaddr_reg:x16; val_offset:1392; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1392, x17, x15, 1392, x18)

inst_88:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6296d3932c17a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6296d3932c17a and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6296d3932c17a; op2val:0x7fe6296d3932c17a; valaddr_reg:x16; val_offset:1408; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1408, x17, x15, 1408, x18)

inst_89:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6296d3932c17a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6296d3932c17a and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6296d3932c17a; op2val:0x7fe6296d3932c17a; valaddr_reg:x16; val_offset:1424; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1424, x17, x15, 1424, x18)

inst_90:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6296d3932c17a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6296d3932c17a and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6296d3932c17a; op2val:0x7fe6296d3932c17a; valaddr_reg:x16; val_offset:1440; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1440, x17, x15, 1440, x18)

inst_91:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc419d48d0bc89 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc419d48d0bc89 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec419d48d0bc89; op2val:0x7fec419d48d0bc89; valaddr_reg:x16; val_offset:1456; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1456, x17, x15, 1456, x18)

inst_92:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc419d48d0bc89 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc419d48d0bc89 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec419d48d0bc89; op2val:0x7fec419d48d0bc89; valaddr_reg:x16; val_offset:1472; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1472, x17, x15, 1472, x18)

inst_93:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc419d48d0bc89 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc419d48d0bc89 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec419d48d0bc89; op2val:0x7fec419d48d0bc89; valaddr_reg:x16; val_offset:1488; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1488, x17, x15, 1488, x18)

inst_94:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc419d48d0bc89 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc419d48d0bc89 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec419d48d0bc89; op2val:0x7fec419d48d0bc89; valaddr_reg:x16; val_offset:1504; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1504, x17, x15, 1504, x18)

inst_95:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc419d48d0bc89 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc419d48d0bc89 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec419d48d0bc89; op2val:0x7fec419d48d0bc89; valaddr_reg:x16; val_offset:1520; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1520, x17, x15, 1520, x18)

inst_96:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x46970482fa4d3 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x46970482fa4d3 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc46970482fa4d3; op2val:0x7fc46970482fa4d3; valaddr_reg:x16; val_offset:1536; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1536, x17, x15, 1536, x18)

inst_97:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x46970482fa4d3 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x46970482fa4d3 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc46970482fa4d3; op2val:0x7fc46970482fa4d3; valaddr_reg:x16; val_offset:1552; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1552, x17, x15, 1552, x18)

inst_98:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x46970482fa4d3 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x46970482fa4d3 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc46970482fa4d3; op2val:0x7fc46970482fa4d3; valaddr_reg:x16; val_offset:1568; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1568, x17, x15, 1568, x18)

inst_99:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x46970482fa4d3 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x46970482fa4d3 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc46970482fa4d3; op2val:0x7fc46970482fa4d3; valaddr_reg:x16; val_offset:1584; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1584, x17, x15, 1584, x18)

inst_100:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x46970482fa4d3 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x46970482fa4d3 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc46970482fa4d3; op2val:0x7fc46970482fa4d3; valaddr_reg:x16; val_offset:1600; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1600, x17, x15, 1600, x18)

inst_101:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x05fc74a94c67c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x05fc74a94c67c and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe05fc74a94c67c; op2val:0x7fe05fc74a94c67c; valaddr_reg:x16; val_offset:1616; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1616, x17, x15, 1616, x18)

inst_102:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x05fc74a94c67c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x05fc74a94c67c and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe05fc74a94c67c; op2val:0x7fe05fc74a94c67c; valaddr_reg:x16; val_offset:1632; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1632, x17, x15, 1632, x18)

inst_103:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x05fc74a94c67c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x05fc74a94c67c and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe05fc74a94c67c; op2val:0x7fe05fc74a94c67c; valaddr_reg:x16; val_offset:1648; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1648, x17, x15, 1648, x18)

inst_104:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x05fc74a94c67c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x05fc74a94c67c and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe05fc74a94c67c; op2val:0x7fe05fc74a94c67c; valaddr_reg:x16; val_offset:1664; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1664, x17, x15, 1664, x18)

inst_105:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x05fc74a94c67c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x05fc74a94c67c and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe05fc74a94c67c; op2val:0x7fe05fc74a94c67c; valaddr_reg:x16; val_offset:1680; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1680, x17, x15, 1680, x18)

inst_106:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x8ad527afb8d3f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x8ad527afb8d3f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa8ad527afb8d3f; op2val:0x7fa8ad527afb8d3f; valaddr_reg:x16; val_offset:1696; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1696, x17, x15, 1696, x18)

inst_107:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x8ad527afb8d3f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x8ad527afb8d3f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa8ad527afb8d3f; op2val:0x7fa8ad527afb8d3f; valaddr_reg:x16; val_offset:1712; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1712, x17, x15, 1712, x18)

inst_108:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x8ad527afb8d3f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x8ad527afb8d3f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa8ad527afb8d3f; op2val:0x7fa8ad527afb8d3f; valaddr_reg:x16; val_offset:1728; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1728, x17, x15, 1728, x18)

inst_109:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x8ad527afb8d3f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x8ad527afb8d3f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa8ad527afb8d3f; op2val:0x7fa8ad527afb8d3f; valaddr_reg:x16; val_offset:1744; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1744, x17, x15, 1744, x18)

inst_110:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x8ad527afb8d3f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x8ad527afb8d3f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa8ad527afb8d3f; op2val:0x7fa8ad527afb8d3f; valaddr_reg:x16; val_offset:1760; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1760, x17, x15, 1760, x18)

inst_111:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x19d4ad7c76167 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x19d4ad7c76167 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd19d4ad7c76167; op2val:0x7fd19d4ad7c76167; valaddr_reg:x16; val_offset:1776; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1776, x17, x15, 1776, x18)

inst_112:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x19d4ad7c76167 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x19d4ad7c76167 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd19d4ad7c76167; op2val:0x7fd19d4ad7c76167; valaddr_reg:x16; val_offset:1792; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1792, x17, x15, 1792, x18)

inst_113:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x19d4ad7c76167 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x19d4ad7c76167 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd19d4ad7c76167; op2val:0x7fd19d4ad7c76167; valaddr_reg:x16; val_offset:1808; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1808, x17, x15, 1808, x18)

inst_114:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x19d4ad7c76167 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x19d4ad7c76167 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd19d4ad7c76167; op2val:0x7fd19d4ad7c76167; valaddr_reg:x16; val_offset:1824; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1824, x17, x15, 1824, x18)

inst_115:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x19d4ad7c76167 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x19d4ad7c76167 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd19d4ad7c76167; op2val:0x7fd19d4ad7c76167; valaddr_reg:x16; val_offset:1840; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1840, x17, x15, 1840, x18)

inst_116:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd05a5fee9b2b0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd05a5fee9b2b0 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed05a5fee9b2b0; op2val:0x7fed05a5fee9b2b0; valaddr_reg:x16; val_offset:1856; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1856, x17, x15, 1856, x18)

inst_117:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd05a5fee9b2b0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd05a5fee9b2b0 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed05a5fee9b2b0; op2val:0x7fed05a5fee9b2b0; valaddr_reg:x16; val_offset:1872; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1872, x17, x15, 1872, x18)

inst_118:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd05a5fee9b2b0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd05a5fee9b2b0 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed05a5fee9b2b0; op2val:0x7fed05a5fee9b2b0; valaddr_reg:x16; val_offset:1888; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1888, x17, x15, 1888, x18)

inst_119:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd05a5fee9b2b0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd05a5fee9b2b0 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed05a5fee9b2b0; op2val:0x7fed05a5fee9b2b0; valaddr_reg:x16; val_offset:1904; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1904, x17, x15, 1904, x18)

inst_120:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd05a5fee9b2b0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd05a5fee9b2b0 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed05a5fee9b2b0; op2val:0x7fed05a5fee9b2b0; valaddr_reg:x16; val_offset:1920; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1920, x17, x15, 1920, x18)

inst_121:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa623d9ab2139f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xa623d9ab2139f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda623d9ab2139f; op2val:0x7fda623d9ab2139f; valaddr_reg:x16; val_offset:1936; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1936, x17, x15, 1936, x18)

inst_122:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa623d9ab2139f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xa623d9ab2139f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda623d9ab2139f; op2val:0x7fda623d9ab2139f; valaddr_reg:x16; val_offset:1952; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1952, x17, x15, 1952, x18)

inst_123:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa623d9ab2139f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xa623d9ab2139f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda623d9ab2139f; op2val:0x7fda623d9ab2139f; valaddr_reg:x16; val_offset:1968; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1968, x17, x15, 1968, x18)

inst_124:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa623d9ab2139f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xa623d9ab2139f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda623d9ab2139f; op2val:0x7fda623d9ab2139f; valaddr_reg:x16; val_offset:1984; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1984, x17, x15, 1984, x18)

inst_125:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa623d9ab2139f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xa623d9ab2139f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda623d9ab2139f; op2val:0x7fda623d9ab2139f; valaddr_reg:x16; val_offset:2000; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 2000, x17, x15, 2000, x18)

inst_126:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xea51987a6fe4b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xea51987a6fe4b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdea51987a6fe4b; op2val:0x7fdea51987a6fe4b; valaddr_reg:x16; val_offset:2016; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_2)

inst_127:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xea51987a6fe4b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xea51987a6fe4b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdea51987a6fe4b; op2val:0x7fdea51987a6fe4b; valaddr_reg:x16; val_offset:0; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 0, x17, x15, 0, x18)

inst_128:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xea51987a6fe4b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xea51987a6fe4b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdea51987a6fe4b; op2val:0x7fdea51987a6fe4b; valaddr_reg:x16; val_offset:16; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 16, x17, x15, 16, x18)

inst_129:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xea51987a6fe4b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xea51987a6fe4b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdea51987a6fe4b; op2val:0x7fdea51987a6fe4b; valaddr_reg:x16; val_offset:32; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 32, x17, x15, 32, x18)

inst_130:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xea51987a6fe4b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xea51987a6fe4b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdea51987a6fe4b; op2val:0x7fdea51987a6fe4b; valaddr_reg:x16; val_offset:48; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 48, x17, x15, 48, x18)

inst_131:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe830fb501fc6b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xe830fb501fc6b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce830fb501fc6b; op2val:0x7fce830fb501fc6b; valaddr_reg:x16; val_offset:64; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 64, x17, x15, 64, x18)

inst_132:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe830fb501fc6b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xe830fb501fc6b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce830fb501fc6b; op2val:0x7fce830fb501fc6b; valaddr_reg:x16; val_offset:80; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 80, x17, x15, 80, x18)

inst_133:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe830fb501fc6b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xe830fb501fc6b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce830fb501fc6b; op2val:0x7fce830fb501fc6b; valaddr_reg:x16; val_offset:96; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 96, x17, x15, 96, x18)

inst_134:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe830fb501fc6b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xe830fb501fc6b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce830fb501fc6b; op2val:0x7fce830fb501fc6b; valaddr_reg:x16; val_offset:112; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 112, x17, x15, 112, x18)

inst_135:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe830fb501fc6b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xe830fb501fc6b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce830fb501fc6b; op2val:0x7fce830fb501fc6b; valaddr_reg:x16; val_offset:128; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 128, x17, x15, 128, x18)

inst_136:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5f7ea628e7311 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5f7ea628e7311 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5f7ea628e7311; op2val:0x7fe5f7ea628e7311; valaddr_reg:x16; val_offset:144; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 144, x17, x15, 144, x18)

inst_137:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5f7ea628e7311 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5f7ea628e7311 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5f7ea628e7311; op2val:0x7fe5f7ea628e7311; valaddr_reg:x16; val_offset:160; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 160, x17, x15, 160, x18)

inst_138:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5f7ea628e7311 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5f7ea628e7311 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5f7ea628e7311; op2val:0x7fe5f7ea628e7311; valaddr_reg:x16; val_offset:176; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 176, x17, x15, 176, x18)

inst_139:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5f7ea628e7311 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5f7ea628e7311 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5f7ea628e7311; op2val:0x7fe5f7ea628e7311; valaddr_reg:x16; val_offset:192; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 192, x17, x15, 192, x18)

inst_140:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5f7ea628e7311 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5f7ea628e7311 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5f7ea628e7311; op2val:0x7fe5f7ea628e7311; valaddr_reg:x16; val_offset:208; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 208, x17, x15, 208, x18)

inst_141:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4c34b3fae86a6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4c34b3fae86a6 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4c34b3fae86a6; op2val:0x7fe4c34b3fae86a6; valaddr_reg:x16; val_offset:224; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 224, x17, x15, 224, x18)

inst_142:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4c34b3fae86a6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4c34b3fae86a6 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4c34b3fae86a6; op2val:0x7fe4c34b3fae86a6; valaddr_reg:x16; val_offset:240; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 240, x17, x15, 240, x18)

inst_143:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4c34b3fae86a6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4c34b3fae86a6 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4c34b3fae86a6; op2val:0x7fe4c34b3fae86a6; valaddr_reg:x16; val_offset:256; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 256, x17, x15, 256, x18)

inst_144:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4c34b3fae86a6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4c34b3fae86a6 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4c34b3fae86a6; op2val:0x7fe4c34b3fae86a6; valaddr_reg:x16; val_offset:272; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 272, x17, x15, 272, x18)

inst_145:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4c34b3fae86a6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4c34b3fae86a6 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4c34b3fae86a6; op2val:0x7fe4c34b3fae86a6; valaddr_reg:x16; val_offset:288; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 288, x17, x15, 288, x18)

inst_146:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0eb1fe944dafc and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0eb1fe944dafc and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0eb1fe944dafc; op2val:0x7fe0eb1fe944dafc; valaddr_reg:x16; val_offset:304; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 304, x17, x15, 304, x18)

inst_147:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0eb1fe944dafc and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0eb1fe944dafc and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0eb1fe944dafc; op2val:0x7fe0eb1fe944dafc; valaddr_reg:x16; val_offset:320; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 320, x17, x15, 320, x18)

inst_148:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0eb1fe944dafc and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0eb1fe944dafc and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0eb1fe944dafc; op2val:0x7fe0eb1fe944dafc; valaddr_reg:x16; val_offset:336; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 336, x17, x15, 336, x18)

inst_149:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0eb1fe944dafc and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0eb1fe944dafc and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0eb1fe944dafc; op2val:0x7fe0eb1fe944dafc; valaddr_reg:x16; val_offset:352; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 352, x17, x15, 352, x18)

inst_150:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0eb1fe944dafc and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0eb1fe944dafc and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0eb1fe944dafc; op2val:0x7fe0eb1fe944dafc; valaddr_reg:x16; val_offset:368; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 368, x17, x15, 368, x18)

inst_151:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xde44cb7c6a477 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xde44cb7c6a477 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcde44cb7c6a477; op2val:0x7fcde44cb7c6a477; valaddr_reg:x16; val_offset:384; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 384, x17, x15, 384, x18)

inst_152:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xde44cb7c6a477 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xde44cb7c6a477 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcde44cb7c6a477; op2val:0x7fcde44cb7c6a477; valaddr_reg:x16; val_offset:400; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 400, x17, x15, 400, x18)

inst_153:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xde44cb7c6a477 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xde44cb7c6a477 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcde44cb7c6a477; op2val:0x7fcde44cb7c6a477; valaddr_reg:x16; val_offset:416; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 416, x17, x15, 416, x18)

inst_154:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xde44cb7c6a477 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xde44cb7c6a477 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcde44cb7c6a477; op2val:0x7fcde44cb7c6a477; valaddr_reg:x16; val_offset:432; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 432, x17, x15, 432, x18)

inst_155:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xde44cb7c6a477 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xde44cb7c6a477 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcde44cb7c6a477; op2val:0x7fcde44cb7c6a477; valaddr_reg:x16; val_offset:448; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 448, x17, x15, 448, x18)

inst_156:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x9ab5479609cdf and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x9ab5479609cdf and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd9ab5479609cdf; op2val:0x7fd9ab5479609cdf; valaddr_reg:x16; val_offset:464; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 464, x17, x15, 464, x18)

inst_157:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x9ab5479609cdf and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x9ab5479609cdf and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd9ab5479609cdf; op2val:0x7fd9ab5479609cdf; valaddr_reg:x16; val_offset:480; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 480, x17, x15, 480, x18)

inst_158:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x9ab5479609cdf and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x9ab5479609cdf and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd9ab5479609cdf; op2val:0x7fd9ab5479609cdf; valaddr_reg:x16; val_offset:496; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 496, x17, x15, 496, x18)

inst_159:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x9ab5479609cdf and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x9ab5479609cdf and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd9ab5479609cdf; op2val:0x7fd9ab5479609cdf; valaddr_reg:x16; val_offset:512; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 512, x17, x15, 512, x18)

inst_160:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x9ab5479609cdf and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x9ab5479609cdf and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd9ab5479609cdf; op2val:0x7fd9ab5479609cdf; valaddr_reg:x16; val_offset:528; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 528, x17, x15, 528, x18)

inst_161:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa86a1651b8f6d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa86a1651b8f6d and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea86a1651b8f6d; op2val:0x7fea86a1651b8f6d; valaddr_reg:x16; val_offset:544; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 544, x17, x15, 544, x18)

inst_162:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa86a1651b8f6d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa86a1651b8f6d and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea86a1651b8f6d; op2val:0x7fea86a1651b8f6d; valaddr_reg:x16; val_offset:560; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 560, x17, x15, 560, x18)

inst_163:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa86a1651b8f6d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa86a1651b8f6d and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea86a1651b8f6d; op2val:0x7fea86a1651b8f6d; valaddr_reg:x16; val_offset:576; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 576, x17, x15, 576, x18)

inst_164:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa86a1651b8f6d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa86a1651b8f6d and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea86a1651b8f6d; op2val:0x7fea86a1651b8f6d; valaddr_reg:x16; val_offset:592; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 592, x17, x15, 592, x18)

inst_165:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa86a1651b8f6d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa86a1651b8f6d and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea86a1651b8f6d; op2val:0x7fea86a1651b8f6d; valaddr_reg:x16; val_offset:608; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 608, x17, x15, 608, x18)

inst_166:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x0043a4237475b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x0043a4237475b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc0043a4237475b; op2val:0x7fc0043a4237475b; valaddr_reg:x16; val_offset:624; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 624, x17, x15, 624, x18)

inst_167:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x0043a4237475b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x0043a4237475b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc0043a4237475b; op2val:0x7fc0043a4237475b; valaddr_reg:x16; val_offset:640; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 640, x17, x15, 640, x18)

inst_168:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x0043a4237475b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x0043a4237475b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc0043a4237475b; op2val:0x7fc0043a4237475b; valaddr_reg:x16; val_offset:656; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 656, x17, x15, 656, x18)

inst_169:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x0043a4237475b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x0043a4237475b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc0043a4237475b; op2val:0x7fc0043a4237475b; valaddr_reg:x16; val_offset:672; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 672, x17, x15, 672, x18)

inst_170:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x0043a4237475b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x0043a4237475b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc0043a4237475b; op2val:0x7fc0043a4237475b; valaddr_reg:x16; val_offset:688; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 688, x17, x15, 688, x18)

inst_171:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6b764b4a3fc09 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x6b764b4a3fc09 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6b764b4a3fc09; op2val:0x7fd6b764b4a3fc09; valaddr_reg:x16; val_offset:704; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 704, x17, x15, 704, x18)

inst_172:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6b764b4a3fc09 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x6b764b4a3fc09 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6b764b4a3fc09; op2val:0x7fd6b764b4a3fc09; valaddr_reg:x16; val_offset:720; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 720, x17, x15, 720, x18)

inst_173:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6b764b4a3fc09 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x6b764b4a3fc09 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6b764b4a3fc09; op2val:0x7fd6b764b4a3fc09; valaddr_reg:x16; val_offset:736; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 736, x17, x15, 736, x18)

inst_174:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6b764b4a3fc09 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x6b764b4a3fc09 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6b764b4a3fc09; op2val:0x7fd6b764b4a3fc09; valaddr_reg:x16; val_offset:752; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 752, x17, x15, 752, x18)

inst_175:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6b764b4a3fc09 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x6b764b4a3fc09 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6b764b4a3fc09; op2val:0x7fd6b764b4a3fc09; valaddr_reg:x16; val_offset:768; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 768, x17, x15, 768, x18)

inst_176:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x242628c135d65 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x242628c135d65 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe242628c135d65; op2val:0x7fe242628c135d65; valaddr_reg:x16; val_offset:784; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 784, x17, x15, 784, x18)

inst_177:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x242628c135d65 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x242628c135d65 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe242628c135d65; op2val:0x7fe242628c135d65; valaddr_reg:x16; val_offset:800; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 800, x17, x15, 800, x18)

inst_178:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x242628c135d65 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x242628c135d65 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe242628c135d65; op2val:0x7fe242628c135d65; valaddr_reg:x16; val_offset:816; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 816, x17, x15, 816, x18)

inst_179:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x242628c135d65 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x242628c135d65 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe242628c135d65; op2val:0x7fe242628c135d65; valaddr_reg:x16; val_offset:832; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 832, x17, x15, 832, x18)

inst_180:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x242628c135d65 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x242628c135d65 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe242628c135d65; op2val:0x7fe242628c135d65; valaddr_reg:x16; val_offset:848; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 848, x17, x15, 848, x18)

inst_181:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4afa083bb05d4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4afa083bb05d4 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4afa083bb05d4; op2val:0x7fe4afa083bb05d4; valaddr_reg:x16; val_offset:864; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 864, x17, x15, 864, x18)

inst_182:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4afa083bb05d4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4afa083bb05d4 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4afa083bb05d4; op2val:0x7fe4afa083bb05d4; valaddr_reg:x16; val_offset:880; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 880, x17, x15, 880, x18)

inst_183:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4afa083bb05d4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4afa083bb05d4 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4afa083bb05d4; op2val:0x7fe4afa083bb05d4; valaddr_reg:x16; val_offset:896; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 896, x17, x15, 896, x18)

inst_184:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4afa083bb05d4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4afa083bb05d4 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4afa083bb05d4; op2val:0x7fe4afa083bb05d4; valaddr_reg:x16; val_offset:912; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 912, x17, x15, 912, x18)

inst_185:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4afa083bb05d4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4afa083bb05d4 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4afa083bb05d4; op2val:0x7fe4afa083bb05d4; valaddr_reg:x16; val_offset:928; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 928, x17, x15, 928, x18)

inst_186:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x08290cbe2e23f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x08290cbe2e23f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd08290cbe2e23f; op2val:0x7fd08290cbe2e23f; valaddr_reg:x16; val_offset:944; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 944, x17, x15, 944, x18)

inst_187:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x08290cbe2e23f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x08290cbe2e23f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd08290cbe2e23f; op2val:0x7fd08290cbe2e23f; valaddr_reg:x16; val_offset:960; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 960, x17, x15, 960, x18)

inst_188:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x08290cbe2e23f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x08290cbe2e23f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd08290cbe2e23f; op2val:0x7fd08290cbe2e23f; valaddr_reg:x16; val_offset:976; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 976, x17, x15, 976, x18)

inst_189:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x08290cbe2e23f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x08290cbe2e23f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd08290cbe2e23f; op2val:0x7fd08290cbe2e23f; valaddr_reg:x16; val_offset:992; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 992, x17, x15, 992, x18)

inst_190:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x08290cbe2e23f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x08290cbe2e23f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd08290cbe2e23f; op2val:0x7fd08290cbe2e23f; valaddr_reg:x16; val_offset:1008; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1008, x17, x15, 1008, x18)

inst_191:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x95351e6b0b955 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x95351e6b0b955 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd95351e6b0b955; op2val:0x7fd95351e6b0b955; valaddr_reg:x16; val_offset:1024; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1024, x17, x15, 1024, x18)

inst_192:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x95351e6b0b955 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x95351e6b0b955 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd95351e6b0b955; op2val:0x7fd95351e6b0b955; valaddr_reg:x16; val_offset:1040; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1040, x17, x15, 1040, x18)

inst_193:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x95351e6b0b955 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x95351e6b0b955 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd95351e6b0b955; op2val:0x7fd95351e6b0b955; valaddr_reg:x16; val_offset:1056; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1056, x17, x15, 1056, x18)

inst_194:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x95351e6b0b955 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x95351e6b0b955 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd95351e6b0b955; op2val:0x7fd95351e6b0b955; valaddr_reg:x16; val_offset:1072; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1072, x17, x15, 1072, x18)

inst_195:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x95351e6b0b955 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x95351e6b0b955 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd95351e6b0b955; op2val:0x7fd95351e6b0b955; valaddr_reg:x16; val_offset:1088; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1088, x17, x15, 1088, x18)

inst_196:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb3dca1e26f92c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb3dca1e26f92c and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb3dca1e26f92c; op2val:0x7feb3dca1e26f92c; valaddr_reg:x16; val_offset:1104; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1104, x17, x15, 1104, x18)

inst_197:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb3dca1e26f92c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb3dca1e26f92c and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb3dca1e26f92c; op2val:0x7feb3dca1e26f92c; valaddr_reg:x16; val_offset:1120; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1120, x17, x15, 1120, x18)

inst_198:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb3dca1e26f92c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb3dca1e26f92c and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb3dca1e26f92c; op2val:0x7feb3dca1e26f92c; valaddr_reg:x16; val_offset:1136; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1136, x17, x15, 1136, x18)

inst_199:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb3dca1e26f92c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb3dca1e26f92c and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb3dca1e26f92c; op2val:0x7feb3dca1e26f92c; valaddr_reg:x16; val_offset:1152; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1152, x17, x15, 1152, x18)

inst_200:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb3dca1e26f92c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb3dca1e26f92c and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb3dca1e26f92c; op2val:0x7feb3dca1e26f92c; valaddr_reg:x16; val_offset:1168; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1168, x17, x15, 1168, x18)

inst_201:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1939e8900399e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1939e8900399e and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1939e8900399e; op2val:0x7fe1939e8900399e; valaddr_reg:x16; val_offset:1184; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1184, x17, x15, 1184, x18)

inst_202:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1939e8900399e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1939e8900399e and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1939e8900399e; op2val:0x7fe1939e8900399e; valaddr_reg:x16; val_offset:1200; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1200, x17, x15, 1200, x18)

inst_203:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1939e8900399e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1939e8900399e and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1939e8900399e; op2val:0x7fe1939e8900399e; valaddr_reg:x16; val_offset:1216; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1216, x17, x15, 1216, x18)

inst_204:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1939e8900399e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1939e8900399e and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1939e8900399e; op2val:0x7fe1939e8900399e; valaddr_reg:x16; val_offset:1232; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1232, x17, x15, 1232, x18)

inst_205:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1939e8900399e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1939e8900399e and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1939e8900399e; op2val:0x7fe1939e8900399e; valaddr_reg:x16; val_offset:1248; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1248, x17, x15, 1248, x18)

inst_206:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xed40ea1c96a68 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xed40ea1c96a68 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feed40ea1c96a68; op2val:0x7feed40ea1c96a68; valaddr_reg:x16; val_offset:1264; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1264, x17, x15, 1264, x18)

inst_207:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xed40ea1c96a68 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xed40ea1c96a68 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feed40ea1c96a68; op2val:0x7feed40ea1c96a68; valaddr_reg:x16; val_offset:1280; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1280, x17, x15, 1280, x18)

inst_208:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xed40ea1c96a68 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xed40ea1c96a68 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feed40ea1c96a68; op2val:0x7feed40ea1c96a68; valaddr_reg:x16; val_offset:1296; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1296, x17, x15, 1296, x18)

inst_209:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xed40ea1c96a68 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xed40ea1c96a68 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feed40ea1c96a68; op2val:0x7feed40ea1c96a68; valaddr_reg:x16; val_offset:1312; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1312, x17, x15, 1312, x18)

inst_210:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xed40ea1c96a68 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xed40ea1c96a68 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feed40ea1c96a68; op2val:0x7feed40ea1c96a68; valaddr_reg:x16; val_offset:1328; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1328, x17, x15, 1328, x18)

inst_211:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x02a602e38e2e5 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x02a602e38e2e5 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd02a602e38e2e5; op2val:0x7fd02a602e38e2e5; valaddr_reg:x16; val_offset:1344; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1344, x17, x15, 1344, x18)

inst_212:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x02a602e38e2e5 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x02a602e38e2e5 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd02a602e38e2e5; op2val:0x7fd02a602e38e2e5; valaddr_reg:x16; val_offset:1360; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1360, x17, x15, 1360, x18)

inst_213:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x02a602e38e2e5 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x02a602e38e2e5 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd02a602e38e2e5; op2val:0x7fd02a602e38e2e5; valaddr_reg:x16; val_offset:1376; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1376, x17, x15, 1376, x18)

inst_214:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x02a602e38e2e5 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x02a602e38e2e5 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd02a602e38e2e5; op2val:0x7fd02a602e38e2e5; valaddr_reg:x16; val_offset:1392; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1392, x17, x15, 1392, x18)

inst_215:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x02a602e38e2e5 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x02a602e38e2e5 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd02a602e38e2e5; op2val:0x7fd02a602e38e2e5; valaddr_reg:x16; val_offset:1408; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1408, x17, x15, 1408, x18)

inst_216:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6dfd78772ca12 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6dfd78772ca12 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6dfd78772ca12; op2val:0x7fe6dfd78772ca12; valaddr_reg:x16; val_offset:1424; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1424, x17, x15, 1424, x18)

inst_217:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6dfd78772ca12 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6dfd78772ca12 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6dfd78772ca12; op2val:0x7fe6dfd78772ca12; valaddr_reg:x16; val_offset:1440; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1440, x17, x15, 1440, x18)

inst_218:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6dfd78772ca12 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6dfd78772ca12 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6dfd78772ca12; op2val:0x7fe6dfd78772ca12; valaddr_reg:x16; val_offset:1456; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1456, x17, x15, 1456, x18)

inst_219:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6dfd78772ca12 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6dfd78772ca12 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6dfd78772ca12; op2val:0x7fe6dfd78772ca12; valaddr_reg:x16; val_offset:1472; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1472, x17, x15, 1472, x18)

inst_220:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6dfd78772ca12 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6dfd78772ca12 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6dfd78772ca12; op2val:0x7fe6dfd78772ca12; valaddr_reg:x16; val_offset:1488; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1488, x17, x15, 1488, x18)

inst_221:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbb0574c4cc8c3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xbb0574c4cc8c3 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbb0574c4cc8c3; op2val:0x7fdbb0574c4cc8c3; valaddr_reg:x16; val_offset:1504; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1504, x17, x15, 1504, x18)

inst_222:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbb0574c4cc8c3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xbb0574c4cc8c3 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbb0574c4cc8c3; op2val:0x7fdbb0574c4cc8c3; valaddr_reg:x16; val_offset:1520; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1520, x17, x15, 1520, x18)

inst_223:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbb0574c4cc8c3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xbb0574c4cc8c3 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbb0574c4cc8c3; op2val:0x7fdbb0574c4cc8c3; valaddr_reg:x16; val_offset:1536; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1536, x17, x15, 1536, x18)

inst_224:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbb0574c4cc8c3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xbb0574c4cc8c3 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbb0574c4cc8c3; op2val:0x7fdbb0574c4cc8c3; valaddr_reg:x16; val_offset:1552; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1552, x17, x15, 1552, x18)

inst_225:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbb0574c4cc8c3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xbb0574c4cc8c3 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbb0574c4cc8c3; op2val:0x7fdbb0574c4cc8c3; valaddr_reg:x16; val_offset:1568; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1568, x17, x15, 1568, x18)

inst_226:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x61129e8d25d53 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x61129e8d25d53 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe61129e8d25d53; op2val:0x7fe61129e8d25d53; valaddr_reg:x16; val_offset:1584; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1584, x17, x15, 1584, x18)

inst_227:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x61129e8d25d53 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x61129e8d25d53 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe61129e8d25d53; op2val:0x7fe61129e8d25d53; valaddr_reg:x16; val_offset:1600; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1600, x17, x15, 1600, x18)

inst_228:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x61129e8d25d53 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x61129e8d25d53 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe61129e8d25d53; op2val:0x7fe61129e8d25d53; valaddr_reg:x16; val_offset:1616; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1616, x17, x15, 1616, x18)

inst_229:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x61129e8d25d53 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x61129e8d25d53 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe61129e8d25d53; op2val:0x7fe61129e8d25d53; valaddr_reg:x16; val_offset:1632; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1632, x17, x15, 1632, x18)

inst_230:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x61129e8d25d53 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x61129e8d25d53 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe61129e8d25d53; op2val:0x7fe61129e8d25d53; valaddr_reg:x16; val_offset:1648; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1648, x17, x15, 1648, x18)

inst_231:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae72a87c61e34 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xae72a87c61e34 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae72a87c61e34; op2val:0x7feae72a87c61e34; valaddr_reg:x16; val_offset:1664; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1664, x17, x15, 1664, x18)

inst_232:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae72a87c61e34 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xae72a87c61e34 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae72a87c61e34; op2val:0x7feae72a87c61e34; valaddr_reg:x16; val_offset:1680; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1680, x17, x15, 1680, x18)

inst_233:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae72a87c61e34 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xae72a87c61e34 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae72a87c61e34; op2val:0x7feae72a87c61e34; valaddr_reg:x16; val_offset:1696; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1696, x17, x15, 1696, x18)

inst_234:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae72a87c61e34 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xae72a87c61e34 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae72a87c61e34; op2val:0x7feae72a87c61e34; valaddr_reg:x16; val_offset:1712; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1712, x17, x15, 1712, x18)

inst_235:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae72a87c61e34 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xae72a87c61e34 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae72a87c61e34; op2val:0x7feae72a87c61e34; valaddr_reg:x16; val_offset:1728; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1728, x17, x15, 1728, x18)

inst_236:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9b930ceb054c0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9b930ceb054c0 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9b930ceb054c0; op2val:0x7fe9b930ceb054c0; valaddr_reg:x16; val_offset:1744; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1744, x17, x15, 1744, x18)

inst_237:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9b930ceb054c0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9b930ceb054c0 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9b930ceb054c0; op2val:0x7fe9b930ceb054c0; valaddr_reg:x16; val_offset:1760; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1760, x17, x15, 1760, x18)

inst_238:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9b930ceb054c0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9b930ceb054c0 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9b930ceb054c0; op2val:0x7fe9b930ceb054c0; valaddr_reg:x16; val_offset:1776; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1776, x17, x15, 1776, x18)

inst_239:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9b930ceb054c0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9b930ceb054c0 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9b930ceb054c0; op2val:0x7fe9b930ceb054c0; valaddr_reg:x16; val_offset:1792; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1792, x17, x15, 1792, x18)

inst_240:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9b930ceb054c0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9b930ceb054c0 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9b930ceb054c0; op2val:0x7fe9b930ceb054c0; valaddr_reg:x16; val_offset:1808; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1808, x17, x15, 1808, x18)

inst_241:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x43a781e917815 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x43a781e917815 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd43a781e917815; op2val:0x7fd43a781e917815; valaddr_reg:x16; val_offset:1824; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1824, x17, x15, 1824, x18)

inst_242:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x43a781e917815 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x43a781e917815 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd43a781e917815; op2val:0x7fd43a781e917815; valaddr_reg:x16; val_offset:1840; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1840, x17, x15, 1840, x18)

inst_243:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x43a781e917815 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x43a781e917815 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd43a781e917815; op2val:0x7fd43a781e917815; valaddr_reg:x16; val_offset:1856; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1856, x17, x15, 1856, x18)

inst_244:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x43a781e917815 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x43a781e917815 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd43a781e917815; op2val:0x7fd43a781e917815; valaddr_reg:x16; val_offset:1872; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1872, x17, x15, 1872, x18)

inst_245:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x43a781e917815 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x43a781e917815 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd43a781e917815; op2val:0x7fd43a781e917815; valaddr_reg:x16; val_offset:1888; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1888, x17, x15, 1888, x18)

inst_246:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd22aa76e3f8bc and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd22aa76e3f8bc and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed22aa76e3f8bc; op2val:0x7fed22aa76e3f8bc; valaddr_reg:x16; val_offset:1904; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1904, x17, x15, 1904, x18)

inst_247:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd22aa76e3f8bc and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd22aa76e3f8bc and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed22aa76e3f8bc; op2val:0x7fed22aa76e3f8bc; valaddr_reg:x16; val_offset:1920; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1920, x17, x15, 1920, x18)

inst_248:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd22aa76e3f8bc and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd22aa76e3f8bc and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed22aa76e3f8bc; op2val:0x7fed22aa76e3f8bc; valaddr_reg:x16; val_offset:1936; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1936, x17, x15, 1936, x18)

inst_249:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd22aa76e3f8bc and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd22aa76e3f8bc and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed22aa76e3f8bc; op2val:0x7fed22aa76e3f8bc; valaddr_reg:x16; val_offset:1952; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1952, x17, x15, 1952, x18)

inst_250:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd22aa76e3f8bc and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd22aa76e3f8bc and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed22aa76e3f8bc; op2val:0x7fed22aa76e3f8bc; valaddr_reg:x16; val_offset:1968; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1968, x17, x15, 1968, x18)

inst_251:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc99ac0cd3b3ca and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc99ac0cd3b3ca and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec99ac0cd3b3ca; op2val:0x7fec99ac0cd3b3ca; valaddr_reg:x16; val_offset:1984; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1984, x17, x15, 1984, x18)

inst_252:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc99ac0cd3b3ca and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc99ac0cd3b3ca and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec99ac0cd3b3ca; op2val:0x7fec99ac0cd3b3ca; valaddr_reg:x16; val_offset:2000; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 2000, x17, x15, 2000, x18)

inst_253:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc99ac0cd3b3ca and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc99ac0cd3b3ca and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec99ac0cd3b3ca; op2val:0x7fec99ac0cd3b3ca; valaddr_reg:x16; val_offset:2016; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_3)

inst_254:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc99ac0cd3b3ca and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc99ac0cd3b3ca and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec99ac0cd3b3ca; op2val:0x7fec99ac0cd3b3ca; valaddr_reg:x16; val_offset:0; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 0, x17, x15, 0, x18)

inst_255:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc99ac0cd3b3ca and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc99ac0cd3b3ca and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec99ac0cd3b3ca; op2val:0x7fec99ac0cd3b3ca; valaddr_reg:x16; val_offset:16; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 16, x17, x15, 16, x18)

inst_256:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd6b5f3e68568b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd6b5f3e68568b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed6b5f3e68568b; op2val:0x7fed6b5f3e68568b; valaddr_reg:x16; val_offset:32; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 32, x17, x15, 32, x18)

inst_257:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd6b5f3e68568b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd6b5f3e68568b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed6b5f3e68568b; op2val:0x7fed6b5f3e68568b; valaddr_reg:x16; val_offset:48; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 48, x17, x15, 48, x18)

inst_258:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd6b5f3e68568b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd6b5f3e68568b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed6b5f3e68568b; op2val:0x7fed6b5f3e68568b; valaddr_reg:x16; val_offset:64; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 64, x17, x15, 64, x18)

inst_259:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd6b5f3e68568b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd6b5f3e68568b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed6b5f3e68568b; op2val:0x7fed6b5f3e68568b; valaddr_reg:x16; val_offset:80; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 80, x17, x15, 80, x18)

inst_260:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd6b5f3e68568b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd6b5f3e68568b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed6b5f3e68568b; op2val:0x7fed6b5f3e68568b; valaddr_reg:x16; val_offset:96; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 96, x17, x15, 96, x18)

inst_261:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xb5c56d6b2c837 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xb5c56d6b2c837 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbb5c56d6b2c837; op2val:0x7fbb5c56d6b2c837; valaddr_reg:x16; val_offset:112; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 112, x17, x15, 112, x18)

inst_262:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xb5c56d6b2c837 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xb5c56d6b2c837 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbb5c56d6b2c837; op2val:0x7fbb5c56d6b2c837; valaddr_reg:x16; val_offset:128; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 128, x17, x15, 128, x18)

inst_263:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xb5c56d6b2c837 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xb5c56d6b2c837 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbb5c56d6b2c837; op2val:0x7fbb5c56d6b2c837; valaddr_reg:x16; val_offset:144; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 144, x17, x15, 144, x18)

inst_264:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xb5c56d6b2c837 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xb5c56d6b2c837 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbb5c56d6b2c837; op2val:0x7fbb5c56d6b2c837; valaddr_reg:x16; val_offset:160; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 160, x17, x15, 160, x18)

inst_265:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xb5c56d6b2c837 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xb5c56d6b2c837 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbb5c56d6b2c837; op2val:0x7fbb5c56d6b2c837; valaddr_reg:x16; val_offset:176; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 176, x17, x15, 176, x18)

inst_266:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa4a2387765198 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa4a2387765198 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea4a2387765198; op2val:0x7fea4a2387765198; valaddr_reg:x16; val_offset:192; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 192, x17, x15, 192, x18)

inst_267:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa4a2387765198 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa4a2387765198 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea4a2387765198; op2val:0x7fea4a2387765198; valaddr_reg:x16; val_offset:208; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 208, x17, x15, 208, x18)

inst_268:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa4a2387765198 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa4a2387765198 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea4a2387765198; op2val:0x7fea4a2387765198; valaddr_reg:x16; val_offset:224; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 224, x17, x15, 224, x18)

inst_269:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa4a2387765198 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa4a2387765198 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea4a2387765198; op2val:0x7fea4a2387765198; valaddr_reg:x16; val_offset:240; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 240, x17, x15, 240, x18)

inst_270:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa4a2387765198 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa4a2387765198 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea4a2387765198; op2val:0x7fea4a2387765198; valaddr_reg:x16; val_offset:256; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 256, x17, x15, 256, x18)

inst_271:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8d6b438992705 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8d6b438992705 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8d6b438992705; op2val:0x7fe8d6b438992705; valaddr_reg:x16; val_offset:272; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 272, x17, x15, 272, x18)

inst_272:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8d6b438992705 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8d6b438992705 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8d6b438992705; op2val:0x7fe8d6b438992705; valaddr_reg:x16; val_offset:288; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 288, x17, x15, 288, x18)

inst_273:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8d6b438992705 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8d6b438992705 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8d6b438992705; op2val:0x7fe8d6b438992705; valaddr_reg:x16; val_offset:304; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 304, x17, x15, 304, x18)

inst_274:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8d6b438992705 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8d6b438992705 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8d6b438992705; op2val:0x7fe8d6b438992705; valaddr_reg:x16; val_offset:320; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 320, x17, x15, 320, x18)

inst_275:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8d6b438992705 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8d6b438992705 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8d6b438992705; op2val:0x7fe8d6b438992705; valaddr_reg:x16; val_offset:336; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 336, x17, x15, 336, x18)

inst_276:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe60134aa9369f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe60134aa9369f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee60134aa9369f; op2val:0x7fee60134aa9369f; valaddr_reg:x16; val_offset:352; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 352, x17, x15, 352, x18)

inst_277:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe60134aa9369f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe60134aa9369f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee60134aa9369f; op2val:0x7fee60134aa9369f; valaddr_reg:x16; val_offset:368; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 368, x17, x15, 368, x18)

inst_278:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe60134aa9369f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe60134aa9369f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee60134aa9369f; op2val:0x7fee60134aa9369f; valaddr_reg:x16; val_offset:384; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 384, x17, x15, 384, x18)

inst_279:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe60134aa9369f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe60134aa9369f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee60134aa9369f; op2val:0x7fee60134aa9369f; valaddr_reg:x16; val_offset:400; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 400, x17, x15, 400, x18)

inst_280:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe60134aa9369f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe60134aa9369f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee60134aa9369f; op2val:0x7fee60134aa9369f; valaddr_reg:x16; val_offset:416; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 416, x17, x15, 416, x18)

inst_281:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x97081394ff7c0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x97081394ff7c0 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe97081394ff7c0; op2val:0x7fe97081394ff7c0; valaddr_reg:x16; val_offset:432; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 432, x17, x15, 432, x18)

inst_282:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x97081394ff7c0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x97081394ff7c0 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe97081394ff7c0; op2val:0x7fe97081394ff7c0; valaddr_reg:x16; val_offset:448; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 448, x17, x15, 448, x18)

inst_283:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x97081394ff7c0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x97081394ff7c0 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe97081394ff7c0; op2val:0x7fe97081394ff7c0; valaddr_reg:x16; val_offset:464; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 464, x17, x15, 464, x18)

inst_284:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x97081394ff7c0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x97081394ff7c0 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe97081394ff7c0; op2val:0x7fe97081394ff7c0; valaddr_reg:x16; val_offset:480; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 480, x17, x15, 480, x18)

inst_285:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x97081394ff7c0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x97081394ff7c0 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe97081394ff7c0; op2val:0x7fe97081394ff7c0; valaddr_reg:x16; val_offset:496; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 496, x17, x15, 496, x18)

inst_286:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x3bc28319d6d6f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x3bc28319d6d6f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc3bc28319d6d6f; op2val:0x7fc3bc28319d6d6f; valaddr_reg:x16; val_offset:512; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 512, x17, x15, 512, x18)

inst_287:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x3bc28319d6d6f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x3bc28319d6d6f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc3bc28319d6d6f; op2val:0x7fc3bc28319d6d6f; valaddr_reg:x16; val_offset:528; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 528, x17, x15, 528, x18)

inst_288:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x3bc28319d6d6f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x3bc28319d6d6f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc3bc28319d6d6f; op2val:0x7fc3bc28319d6d6f; valaddr_reg:x16; val_offset:544; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 544, x17, x15, 544, x18)

inst_289:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x3bc28319d6d6f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x3bc28319d6d6f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc3bc28319d6d6f; op2val:0x7fc3bc28319d6d6f; valaddr_reg:x16; val_offset:560; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 560, x17, x15, 560, x18)

inst_290:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x3bc28319d6d6f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x3bc28319d6d6f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc3bc28319d6d6f; op2val:0x7fc3bc28319d6d6f; valaddr_reg:x16; val_offset:576; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 576, x17, x15, 576, x18)

inst_291:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf9196c3c02c3d and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf9196c3c02c3d and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf9196c3c02c3d; op2val:0x7fdf9196c3c02c3d; valaddr_reg:x16; val_offset:592; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 592, x17, x15, 592, x18)

inst_292:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf9196c3c02c3d and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf9196c3c02c3d and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf9196c3c02c3d; op2val:0x7fdf9196c3c02c3d; valaddr_reg:x16; val_offset:608; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 608, x17, x15, 608, x18)

inst_293:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf9196c3c02c3d and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf9196c3c02c3d and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf9196c3c02c3d; op2val:0x7fdf9196c3c02c3d; valaddr_reg:x16; val_offset:624; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 624, x17, x15, 624, x18)

inst_294:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf9196c3c02c3d and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf9196c3c02c3d and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf9196c3c02c3d; op2val:0x7fdf9196c3c02c3d; valaddr_reg:x16; val_offset:640; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 640, x17, x15, 640, x18)

inst_295:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf9196c3c02c3d and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf9196c3c02c3d and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf9196c3c02c3d; op2val:0x7fdf9196c3c02c3d; valaddr_reg:x16; val_offset:656; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 656, x17, x15, 656, x18)

inst_296:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x29cd1fe017e0f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x29cd1fe017e0f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd29cd1fe017e0f; op2val:0x7fd29cd1fe017e0f; valaddr_reg:x16; val_offset:672; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 672, x17, x15, 672, x18)

inst_297:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x29cd1fe017e0f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x29cd1fe017e0f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd29cd1fe017e0f; op2val:0x7fd29cd1fe017e0f; valaddr_reg:x16; val_offset:688; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 688, x17, x15, 688, x18)

inst_298:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x29cd1fe017e0f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x29cd1fe017e0f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd29cd1fe017e0f; op2val:0x7fd29cd1fe017e0f; valaddr_reg:x16; val_offset:704; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 704, x17, x15, 704, x18)

inst_299:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x29cd1fe017e0f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x29cd1fe017e0f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd29cd1fe017e0f; op2val:0x7fd29cd1fe017e0f; valaddr_reg:x16; val_offset:720; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 720, x17, x15, 720, x18)

inst_300:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x29cd1fe017e0f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x29cd1fe017e0f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd29cd1fe017e0f; op2val:0x7fd29cd1fe017e0f; valaddr_reg:x16; val_offset:736; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 736, x17, x15, 736, x18)

inst_301:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x33bb4c0b03e47 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x33bb4c0b03e47 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb33bb4c0b03e47; op2val:0x7fb33bb4c0b03e47; valaddr_reg:x16; val_offset:752; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 752, x17, x15, 752, x18)

inst_302:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x33bb4c0b03e47 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x33bb4c0b03e47 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb33bb4c0b03e47; op2val:0x7fb33bb4c0b03e47; valaddr_reg:x16; val_offset:768; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 768, x17, x15, 768, x18)

inst_303:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x33bb4c0b03e47 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x33bb4c0b03e47 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb33bb4c0b03e47; op2val:0x7fb33bb4c0b03e47; valaddr_reg:x16; val_offset:784; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 784, x17, x15, 784, x18)

inst_304:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x33bb4c0b03e47 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x33bb4c0b03e47 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb33bb4c0b03e47; op2val:0x7fb33bb4c0b03e47; valaddr_reg:x16; val_offset:800; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 800, x17, x15, 800, x18)

inst_305:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x33bb4c0b03e47 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x33bb4c0b03e47 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb33bb4c0b03e47; op2val:0x7fb33bb4c0b03e47; valaddr_reg:x16; val_offset:816; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 816, x17, x15, 816, x18)

inst_306:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1a3782778609c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1a3782778609c and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1a3782778609c; op2val:0x7fe1a3782778609c; valaddr_reg:x16; val_offset:832; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 832, x17, x15, 832, x18)

inst_307:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1a3782778609c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1a3782778609c and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1a3782778609c; op2val:0x7fe1a3782778609c; valaddr_reg:x16; val_offset:848; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 848, x17, x15, 848, x18)

inst_308:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1a3782778609c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1a3782778609c and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1a3782778609c; op2val:0x7fe1a3782778609c; valaddr_reg:x16; val_offset:864; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 864, x17, x15, 864, x18)

inst_309:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1a3782778609c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1a3782778609c and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1a3782778609c; op2val:0x7fe1a3782778609c; valaddr_reg:x16; val_offset:880; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 880, x17, x15, 880, x18)

inst_310:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1a3782778609c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1a3782778609c and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1a3782778609c; op2val:0x7fe1a3782778609c; valaddr_reg:x16; val_offset:896; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 896, x17, x15, 896, x18)

inst_311:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xf3381366daa33 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xf3381366daa33 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcf3381366daa33; op2val:0x7fcf3381366daa33; valaddr_reg:x16; val_offset:912; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 912, x17, x15, 912, x18)

inst_312:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xf3381366daa33 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xf3381366daa33 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcf3381366daa33; op2val:0x7fcf3381366daa33; valaddr_reg:x16; val_offset:928; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 928, x17, x15, 928, x18)

inst_313:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xf3381366daa33 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xf3381366daa33 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcf3381366daa33; op2val:0x7fcf3381366daa33; valaddr_reg:x16; val_offset:944; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 944, x17, x15, 944, x18)

inst_314:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xf3381366daa33 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xf3381366daa33 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcf3381366daa33; op2val:0x7fcf3381366daa33; valaddr_reg:x16; val_offset:960; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 960, x17, x15, 960, x18)

inst_315:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xf3381366daa33 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xf3381366daa33 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcf3381366daa33; op2val:0x7fcf3381366daa33; valaddr_reg:x16; val_offset:976; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 976, x17, x15, 976, x18)

inst_316:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xf5f5f1385c1af and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xf5f5f1385c1af and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcf5f5f1385c1af; op2val:0x7fcf5f5f1385c1af; valaddr_reg:x16; val_offset:992; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 992, x17, x15, 992, x18)

inst_317:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xf5f5f1385c1af and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xf5f5f1385c1af and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcf5f5f1385c1af; op2val:0x7fcf5f5f1385c1af; valaddr_reg:x16; val_offset:1008; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1008, x17, x15, 1008, x18)

inst_318:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xf5f5f1385c1af and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xf5f5f1385c1af and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcf5f5f1385c1af; op2val:0x7fcf5f5f1385c1af; valaddr_reg:x16; val_offset:1024; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1024, x17, x15, 1024, x18)

inst_319:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xf5f5f1385c1af and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xf5f5f1385c1af and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcf5f5f1385c1af; op2val:0x7fcf5f5f1385c1af; valaddr_reg:x16; val_offset:1040; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1040, x17, x15, 1040, x18)

inst_320:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xf5f5f1385c1af and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xf5f5f1385c1af and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcf5f5f1385c1af; op2val:0x7fcf5f5f1385c1af; valaddr_reg:x16; val_offset:1056; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1056, x17, x15, 1056, x18)

inst_321:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2870c773af305 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x2870c773af305 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2870c773af305; op2val:0x7fe2870c773af305; valaddr_reg:x16; val_offset:1072; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1072, x17, x15, 1072, x18)

inst_322:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2870c773af305 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x2870c773af305 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2870c773af305; op2val:0x7fe2870c773af305; valaddr_reg:x16; val_offset:1088; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1088, x17, x15, 1088, x18)

inst_323:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2870c773af305 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x2870c773af305 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2870c773af305; op2val:0x7fe2870c773af305; valaddr_reg:x16; val_offset:1104; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1104, x17, x15, 1104, x18)

inst_324:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2870c773af305 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x2870c773af305 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2870c773af305; op2val:0x7fe2870c773af305; valaddr_reg:x16; val_offset:1120; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1120, x17, x15, 1120, x18)

inst_325:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2870c773af305 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x2870c773af305 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2870c773af305; op2val:0x7fe2870c773af305; valaddr_reg:x16; val_offset:1136; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1136, x17, x15, 1136, x18)

inst_326:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x565b7f0cebd9f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x565b7f0cebd9f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd565b7f0cebd9f; op2val:0x7fd565b7f0cebd9f; valaddr_reg:x16; val_offset:1152; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1152, x17, x15, 1152, x18)

inst_327:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x565b7f0cebd9f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x565b7f0cebd9f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd565b7f0cebd9f; op2val:0x7fd565b7f0cebd9f; valaddr_reg:x16; val_offset:1168; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1168, x17, x15, 1168, x18)

inst_328:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x565b7f0cebd9f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x565b7f0cebd9f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd565b7f0cebd9f; op2val:0x7fd565b7f0cebd9f; valaddr_reg:x16; val_offset:1184; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1184, x17, x15, 1184, x18)

inst_329:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x565b7f0cebd9f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x565b7f0cebd9f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd565b7f0cebd9f; op2val:0x7fd565b7f0cebd9f; valaddr_reg:x16; val_offset:1200; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1200, x17, x15, 1200, x18)

inst_330:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x565b7f0cebd9f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x565b7f0cebd9f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd565b7f0cebd9f; op2val:0x7fd565b7f0cebd9f; valaddr_reg:x16; val_offset:1216; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1216, x17, x15, 1216, x18)

inst_331:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc978dd3af76c1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc978dd3af76c1 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec978dd3af76c1; op2val:0x7fec978dd3af76c1; valaddr_reg:x16; val_offset:1232; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1232, x17, x15, 1232, x18)

inst_332:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc978dd3af76c1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc978dd3af76c1 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec978dd3af76c1; op2val:0x7fec978dd3af76c1; valaddr_reg:x16; val_offset:1248; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1248, x17, x15, 1248, x18)

inst_333:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc978dd3af76c1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc978dd3af76c1 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec978dd3af76c1; op2val:0x7fec978dd3af76c1; valaddr_reg:x16; val_offset:1264; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1264, x17, x15, 1264, x18)

inst_334:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc978dd3af76c1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc978dd3af76c1 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec978dd3af76c1; op2val:0x7fec978dd3af76c1; valaddr_reg:x16; val_offset:1280; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1280, x17, x15, 1280, x18)

inst_335:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc978dd3af76c1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc978dd3af76c1 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec978dd3af76c1; op2val:0x7fec978dd3af76c1; valaddr_reg:x16; val_offset:1296; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1296, x17, x15, 1296, x18)

inst_336:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x445637e5783c3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x445637e5783c3 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd445637e5783c3; op2val:0x7fd445637e5783c3; valaddr_reg:x16; val_offset:1312; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1312, x17, x15, 1312, x18)

inst_337:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x445637e5783c3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x445637e5783c3 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd445637e5783c3; op2val:0x7fd445637e5783c3; valaddr_reg:x16; val_offset:1328; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1328, x17, x15, 1328, x18)

inst_338:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x445637e5783c3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x445637e5783c3 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd445637e5783c3; op2val:0x7fd445637e5783c3; valaddr_reg:x16; val_offset:1344; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1344, x17, x15, 1344, x18)

inst_339:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x445637e5783c3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x445637e5783c3 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd445637e5783c3; op2val:0x7fd445637e5783c3; valaddr_reg:x16; val_offset:1360; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1360, x17, x15, 1360, x18)

inst_340:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x445637e5783c3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x445637e5783c3 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd445637e5783c3; op2val:0x7fd445637e5783c3; valaddr_reg:x16; val_offset:1376; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1376, x17, x15, 1376, x18)

inst_341:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3a25a98541333 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3a25a98541333 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3a25a98541333; op2val:0x7fd3a25a98541333; valaddr_reg:x16; val_offset:1392; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1392, x17, x15, 1392, x18)

inst_342:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3a25a98541333 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3a25a98541333 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3a25a98541333; op2val:0x7fd3a25a98541333; valaddr_reg:x16; val_offset:1408; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1408, x17, x15, 1408, x18)

inst_343:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3a25a98541333 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3a25a98541333 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3a25a98541333; op2val:0x7fd3a25a98541333; valaddr_reg:x16; val_offset:1424; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1424, x17, x15, 1424, x18)

inst_344:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3a25a98541333 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3a25a98541333 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3a25a98541333; op2val:0x7fd3a25a98541333; valaddr_reg:x16; val_offset:1440; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1440, x17, x15, 1440, x18)

inst_345:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3a25a98541333 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3a25a98541333 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3a25a98541333; op2val:0x7fd3a25a98541333; valaddr_reg:x16; val_offset:1456; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1456, x17, x15, 1456, x18)

inst_346:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe1a7f48e8e26b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe1a7f48e8e26b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee1a7f48e8e26b; op2val:0x7fee1a7f48e8e26b; valaddr_reg:x16; val_offset:1472; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1472, x17, x15, 1472, x18)

inst_347:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe1a7f48e8e26b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe1a7f48e8e26b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee1a7f48e8e26b; op2val:0x7fee1a7f48e8e26b; valaddr_reg:x16; val_offset:1488; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1488, x17, x15, 1488, x18)

inst_348:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe1a7f48e8e26b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe1a7f48e8e26b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee1a7f48e8e26b; op2val:0x7fee1a7f48e8e26b; valaddr_reg:x16; val_offset:1504; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1504, x17, x15, 1504, x18)

inst_349:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe1a7f48e8e26b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe1a7f48e8e26b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee1a7f48e8e26b; op2val:0x7fee1a7f48e8e26b; valaddr_reg:x16; val_offset:1520; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1520, x17, x15, 1520, x18)

inst_350:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe1a7f48e8e26b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe1a7f48e8e26b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee1a7f48e8e26b; op2val:0x7fee1a7f48e8e26b; valaddr_reg:x16; val_offset:1536; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1536, x17, x15, 1536, x18)

inst_351:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4dd45324c2409 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4dd45324c2409 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4dd45324c2409; op2val:0x7fe4dd45324c2409; valaddr_reg:x16; val_offset:1552; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1552, x17, x15, 1552, x18)

inst_352:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4dd45324c2409 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4dd45324c2409 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4dd45324c2409; op2val:0x7fe4dd45324c2409; valaddr_reg:x16; val_offset:1568; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1568, x17, x15, 1568, x18)

inst_353:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4dd45324c2409 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4dd45324c2409 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4dd45324c2409; op2val:0x7fe4dd45324c2409; valaddr_reg:x16; val_offset:1584; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1584, x17, x15, 1584, x18)

inst_354:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4dd45324c2409 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4dd45324c2409 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4dd45324c2409; op2val:0x7fe4dd45324c2409; valaddr_reg:x16; val_offset:1600; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1600, x17, x15, 1600, x18)

inst_355:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4dd45324c2409 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4dd45324c2409 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4dd45324c2409; op2val:0x7fe4dd45324c2409; valaddr_reg:x16; val_offset:1616; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1616, x17, x15, 1616, x18)

inst_356:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf77d273035d94 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf77d273035d94 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef77d273035d94; op2val:0x7fef77d273035d94; valaddr_reg:x16; val_offset:1632; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1632, x17, x15, 1632, x18)

inst_357:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf77d273035d94 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf77d273035d94 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef77d273035d94; op2val:0x7fef77d273035d94; valaddr_reg:x16; val_offset:1648; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1648, x17, x15, 1648, x18)

inst_358:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf77d273035d94 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf77d273035d94 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef77d273035d94; op2val:0x7fef77d273035d94; valaddr_reg:x16; val_offset:1664; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1664, x17, x15, 1664, x18)

inst_359:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf77d273035d94 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf77d273035d94 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef77d273035d94; op2val:0x7fef77d273035d94; valaddr_reg:x16; val_offset:1680; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1680, x17, x15, 1680, x18)

inst_360:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf77d273035d94 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf77d273035d94 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef77d273035d94; op2val:0x7fef77d273035d94; valaddr_reg:x16; val_offset:1696; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1696, x17, x15, 1696, x18)

inst_361:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x4d4955a3d407f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x4d4955a3d407f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb4d4955a3d407f; op2val:0x7fb4d4955a3d407f; valaddr_reg:x16; val_offset:1712; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1712, x17, x15, 1712, x18)

inst_362:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x4d4955a3d407f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x4d4955a3d407f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb4d4955a3d407f; op2val:0x7fb4d4955a3d407f; valaddr_reg:x16; val_offset:1728; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1728, x17, x15, 1728, x18)

inst_363:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x4d4955a3d407f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x4d4955a3d407f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb4d4955a3d407f; op2val:0x7fb4d4955a3d407f; valaddr_reg:x16; val_offset:1744; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1744, x17, x15, 1744, x18)

inst_364:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x4d4955a3d407f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x4d4955a3d407f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb4d4955a3d407f; op2val:0x7fb4d4955a3d407f; valaddr_reg:x16; val_offset:1760; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1760, x17, x15, 1760, x18)

inst_365:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x4d4955a3d407f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x4d4955a3d407f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb4d4955a3d407f; op2val:0x7fb4d4955a3d407f; valaddr_reg:x16; val_offset:1776; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1776, x17, x15, 1776, x18)

inst_366:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3ab263197fe7f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3ab263197fe7f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3ab263197fe7f; op2val:0x7fd3ab263197fe7f; valaddr_reg:x16; val_offset:1792; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1792, x17, x15, 1792, x18)

inst_367:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3ab263197fe7f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3ab263197fe7f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3ab263197fe7f; op2val:0x7fd3ab263197fe7f; valaddr_reg:x16; val_offset:1808; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1808, x17, x15, 1808, x18)

inst_368:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3ab263197fe7f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3ab263197fe7f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3ab263197fe7f; op2val:0x7fd3ab263197fe7f; valaddr_reg:x16; val_offset:1824; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1824, x17, x15, 1824, x18)

inst_369:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3ab263197fe7f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3ab263197fe7f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3ab263197fe7f; op2val:0x7fd3ab263197fe7f; valaddr_reg:x16; val_offset:1840; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1840, x17, x15, 1840, x18)

inst_370:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3ab263197fe7f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3ab263197fe7f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3ab263197fe7f; op2val:0x7fd3ab263197fe7f; valaddr_reg:x16; val_offset:1856; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1856, x17, x15, 1856, x18)

inst_371:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x094dd69773d7b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x094dd69773d7b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd094dd69773d7b; op2val:0x7fd094dd69773d7b; valaddr_reg:x16; val_offset:1872; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1872, x17, x15, 1872, x18)

inst_372:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x094dd69773d7b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x094dd69773d7b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd094dd69773d7b; op2val:0x7fd094dd69773d7b; valaddr_reg:x16; val_offset:1888; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1888, x17, x15, 1888, x18)

inst_373:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x094dd69773d7b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x094dd69773d7b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd094dd69773d7b; op2val:0x7fd094dd69773d7b; valaddr_reg:x16; val_offset:1904; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1904, x17, x15, 1904, x18)

inst_374:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x094dd69773d7b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x094dd69773d7b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd094dd69773d7b; op2val:0x7fd094dd69773d7b; valaddr_reg:x16; val_offset:1920; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1920, x17, x15, 1920, x18)

inst_375:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x094dd69773d7b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x094dd69773d7b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd094dd69773d7b; op2val:0x7fd094dd69773d7b; valaddr_reg:x16; val_offset:1936; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1936, x17, x15, 1936, x18)

inst_376:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x605a6a1e02c96 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x605a6a1e02c96 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe605a6a1e02c96; op2val:0x7fe605a6a1e02c96; valaddr_reg:x16; val_offset:1952; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1952, x17, x15, 1952, x18)

inst_377:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x605a6a1e02c96 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x605a6a1e02c96 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe605a6a1e02c96; op2val:0x7fe605a6a1e02c96; valaddr_reg:x16; val_offset:1968; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1968, x17, x15, 1968, x18)

inst_378:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x605a6a1e02c96 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x605a6a1e02c96 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe605a6a1e02c96; op2val:0x7fe605a6a1e02c96; valaddr_reg:x16; val_offset:1984; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1984, x17, x15, 1984, x18)

inst_379:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x605a6a1e02c96 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x605a6a1e02c96 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe605a6a1e02c96; op2val:0x7fe605a6a1e02c96; valaddr_reg:x16; val_offset:2000; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 2000, x17, x15, 2000, x18)

inst_380:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x605a6a1e02c96 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x605a6a1e02c96 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe605a6a1e02c96; op2val:0x7fe605a6a1e02c96; valaddr_reg:x16; val_offset:2016; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_4)

inst_381:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf5bc627909931 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf5bc627909931 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef5bc627909931; op2val:0x7fef5bc627909931; valaddr_reg:x16; val_offset:0; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 0, x17, x15, 0, x18)

inst_382:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf5bc627909931 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf5bc627909931 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef5bc627909931; op2val:0x7fef5bc627909931; valaddr_reg:x16; val_offset:16; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 16, x17, x15, 16, x18)

inst_383:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf5bc627909931 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf5bc627909931 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef5bc627909931; op2val:0x7fef5bc627909931; valaddr_reg:x16; val_offset:32; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 32, x17, x15, 32, x18)

inst_384:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf5bc627909931 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf5bc627909931 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef5bc627909931; op2val:0x7fef5bc627909931; valaddr_reg:x16; val_offset:48; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 48, x17, x15, 48, x18)

inst_385:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf5bc627909931 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf5bc627909931 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef5bc627909931; op2val:0x7fef5bc627909931; valaddr_reg:x16; val_offset:64; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 64, x17, x15, 64, x18)

inst_386:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xb8b73fc8fea5b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xb8b73fc8fea5b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcb8b73fc8fea5b; op2val:0x7fcb8b73fc8fea5b; valaddr_reg:x16; val_offset:80; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 80, x17, x15, 80, x18)

inst_387:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xb8b73fc8fea5b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xb8b73fc8fea5b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcb8b73fc8fea5b; op2val:0x7fcb8b73fc8fea5b; valaddr_reg:x16; val_offset:96; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 96, x17, x15, 96, x18)

inst_388:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xb8b73fc8fea5b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xb8b73fc8fea5b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcb8b73fc8fea5b; op2val:0x7fcb8b73fc8fea5b; valaddr_reg:x16; val_offset:112; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 112, x17, x15, 112, x18)

inst_389:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xb8b73fc8fea5b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xb8b73fc8fea5b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcb8b73fc8fea5b; op2val:0x7fcb8b73fc8fea5b; valaddr_reg:x16; val_offset:128; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 128, x17, x15, 128, x18)

inst_390:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xb8b73fc8fea5b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xb8b73fc8fea5b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcb8b73fc8fea5b; op2val:0x7fcb8b73fc8fea5b; valaddr_reg:x16; val_offset:144; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 144, x17, x15, 144, x18)

inst_391:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf0892add2cc6e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf0892add2cc6e and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef0892add2cc6e; op2val:0x7fef0892add2cc6e; valaddr_reg:x16; val_offset:160; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 160, x17, x15, 160, x18)

inst_392:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf0892add2cc6e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf0892add2cc6e and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef0892add2cc6e; op2val:0x7fef0892add2cc6e; valaddr_reg:x16; val_offset:176; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 176, x17, x15, 176, x18)

inst_393:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf0892add2cc6e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf0892add2cc6e and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef0892add2cc6e; op2val:0x7fef0892add2cc6e; valaddr_reg:x16; val_offset:192; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 192, x17, x15, 192, x18)

inst_394:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf0892add2cc6e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf0892add2cc6e and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef0892add2cc6e; op2val:0x7fef0892add2cc6e; valaddr_reg:x16; val_offset:208; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 208, x17, x15, 208, x18)

inst_395:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf0892add2cc6e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf0892add2cc6e and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef0892add2cc6e; op2val:0x7fef0892add2cc6e; valaddr_reg:x16; val_offset:224; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 224, x17, x15, 224, x18)

inst_396:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd3a81e544f745 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd3a81e544f745 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed3a81e544f745; op2val:0x7fed3a81e544f745; valaddr_reg:x16; val_offset:240; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 240, x17, x15, 240, x18)

inst_397:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd3a81e544f745 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd3a81e544f745 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed3a81e544f745; op2val:0x7fed3a81e544f745; valaddr_reg:x16; val_offset:256; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 256, x17, x15, 256, x18)

inst_398:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd3a81e544f745 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd3a81e544f745 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed3a81e544f745; op2val:0x7fed3a81e544f745; valaddr_reg:x16; val_offset:272; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 272, x17, x15, 272, x18)

inst_399:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd3a81e544f745 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd3a81e544f745 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed3a81e544f745; op2val:0x7fed3a81e544f745; valaddr_reg:x16; val_offset:288; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 288, x17, x15, 288, x18)

inst_400:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd3a81e544f745 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd3a81e544f745 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed3a81e544f745; op2val:0x7fed3a81e544f745; valaddr_reg:x16; val_offset:304; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 304, x17, x15, 304, x18)

inst_401:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x40ccb2b303daf and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x40ccb2b303daf and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd40ccb2b303daf; op2val:0x7fd40ccb2b303daf; valaddr_reg:x16; val_offset:320; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 320, x17, x15, 320, x18)

inst_402:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x40ccb2b303daf and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x40ccb2b303daf and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd40ccb2b303daf; op2val:0x7fd40ccb2b303daf; valaddr_reg:x16; val_offset:336; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 336, x17, x15, 336, x18)

inst_403:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x40ccb2b303daf and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x40ccb2b303daf and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd40ccb2b303daf; op2val:0x7fd40ccb2b303daf; valaddr_reg:x16; val_offset:352; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 352, x17, x15, 352, x18)

inst_404:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x40ccb2b303daf and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x40ccb2b303daf and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd40ccb2b303daf; op2val:0x7fd40ccb2b303daf; valaddr_reg:x16; val_offset:368; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 368, x17, x15, 368, x18)

inst_405:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x40ccb2b303daf and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x40ccb2b303daf and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd40ccb2b303daf; op2val:0x7fd40ccb2b303daf; valaddr_reg:x16; val_offset:384; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 384, x17, x15, 384, x18)

inst_406:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3171b5147eff2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x3171b5147eff2 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3171b5147eff2; op2val:0x7fe3171b5147eff2; valaddr_reg:x16; val_offset:400; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 400, x17, x15, 400, x18)

inst_407:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3171b5147eff2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x3171b5147eff2 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3171b5147eff2; op2val:0x7fe3171b5147eff2; valaddr_reg:x16; val_offset:416; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 416, x17, x15, 416, x18)

inst_408:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3171b5147eff2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x3171b5147eff2 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3171b5147eff2; op2val:0x7fe3171b5147eff2; valaddr_reg:x16; val_offset:432; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 432, x17, x15, 432, x18)

inst_409:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3171b5147eff2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x3171b5147eff2 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3171b5147eff2; op2val:0x7fe3171b5147eff2; valaddr_reg:x16; val_offset:448; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 448, x17, x15, 448, x18)

inst_410:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3171b5147eff2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x3171b5147eff2 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3171b5147eff2; op2val:0x7fe3171b5147eff2; valaddr_reg:x16; val_offset:464; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 464, x17, x15, 464, x18)

inst_411:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf715337b3d172 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf715337b3d172 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef715337b3d172; op2val:0x7fef715337b3d172; valaddr_reg:x16; val_offset:480; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 480, x17, x15, 480, x18)

inst_412:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf715337b3d172 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf715337b3d172 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef715337b3d172; op2val:0x7fef715337b3d172; valaddr_reg:x16; val_offset:496; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 496, x17, x15, 496, x18)

inst_413:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf715337b3d172 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf715337b3d172 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef715337b3d172; op2val:0x7fef715337b3d172; valaddr_reg:x16; val_offset:512; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 512, x17, x15, 512, x18)

inst_414:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf715337b3d172 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf715337b3d172 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef715337b3d172; op2val:0x7fef715337b3d172; valaddr_reg:x16; val_offset:528; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 528, x17, x15, 528, x18)

inst_415:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf715337b3d172 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf715337b3d172 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef715337b3d172; op2val:0x7fef715337b3d172; valaddr_reg:x16; val_offset:544; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 544, x17, x15, 544, x18)

inst_416:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x44919c1beab5f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x44919c1beab5f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa44919c1beab5f; op2val:0x7fa44919c1beab5f; valaddr_reg:x16; val_offset:560; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 560, x17, x15, 560, x18)

inst_417:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x44919c1beab5f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x44919c1beab5f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa44919c1beab5f; op2val:0x7fa44919c1beab5f; valaddr_reg:x16; val_offset:576; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 576, x17, x15, 576, x18)

inst_418:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x44919c1beab5f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x44919c1beab5f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa44919c1beab5f; op2val:0x7fa44919c1beab5f; valaddr_reg:x16; val_offset:592; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 592, x17, x15, 592, x18)

inst_419:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x44919c1beab5f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x44919c1beab5f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa44919c1beab5f; op2val:0x7fa44919c1beab5f; valaddr_reg:x16; val_offset:608; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 608, x17, x15, 608, x18)

inst_420:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x44919c1beab5f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x44919c1beab5f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa44919c1beab5f; op2val:0x7fa44919c1beab5f; valaddr_reg:x16; val_offset:624; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 624, x17, x15, 624, x18)

inst_421:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9a21046a4c767 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x9a21046a4c767 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9a21046a4c767; op2val:0x7fb9a21046a4c767; valaddr_reg:x16; val_offset:640; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 640, x17, x15, 640, x18)

inst_422:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9a21046a4c767 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x9a21046a4c767 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9a21046a4c767; op2val:0x7fb9a21046a4c767; valaddr_reg:x16; val_offset:656; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 656, x17, x15, 656, x18)

inst_423:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9a21046a4c767 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x9a21046a4c767 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9a21046a4c767; op2val:0x7fb9a21046a4c767; valaddr_reg:x16; val_offset:672; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 672, x17, x15, 672, x18)

inst_424:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9a21046a4c767 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x9a21046a4c767 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9a21046a4c767; op2val:0x7fb9a21046a4c767; valaddr_reg:x16; val_offset:688; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 688, x17, x15, 688, x18)

inst_425:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9a21046a4c767 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x9a21046a4c767 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9a21046a4c767; op2val:0x7fb9a21046a4c767; valaddr_reg:x16; val_offset:704; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 704, x17, x15, 704, x18)

inst_426:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x037df25b16113 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x037df25b16113 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd037df25b16113; op2val:0x7fd037df25b16113; valaddr_reg:x16; val_offset:720; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 720, x17, x15, 720, x18)

inst_427:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x037df25b16113 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x037df25b16113 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd037df25b16113; op2val:0x7fd037df25b16113; valaddr_reg:x16; val_offset:736; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 736, x17, x15, 736, x18)

inst_428:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x037df25b16113 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x037df25b16113 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd037df25b16113; op2val:0x7fd037df25b16113; valaddr_reg:x16; val_offset:752; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 752, x17, x15, 752, x18)

inst_429:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x037df25b16113 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x037df25b16113 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd037df25b16113; op2val:0x7fd037df25b16113; valaddr_reg:x16; val_offset:768; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 768, x17, x15, 768, x18)

inst_430:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x037df25b16113 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x037df25b16113 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd037df25b16113; op2val:0x7fd037df25b16113; valaddr_reg:x16; val_offset:784; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 784, x17, x15, 784, x18)

inst_431:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd185a4345fd91 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd185a4345fd91 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed185a4345fd91; op2val:0x7fed185a4345fd91; valaddr_reg:x16; val_offset:800; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 800, x17, x15, 800, x18)

inst_432:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd185a4345fd91 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd185a4345fd91 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed185a4345fd91; op2val:0x7fed185a4345fd91; valaddr_reg:x16; val_offset:816; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 816, x17, x15, 816, x18)

inst_433:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd185a4345fd91 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd185a4345fd91 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed185a4345fd91; op2val:0x7fed185a4345fd91; valaddr_reg:x16; val_offset:832; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 832, x17, x15, 832, x18)

inst_434:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd185a4345fd91 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd185a4345fd91 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed185a4345fd91; op2val:0x7fed185a4345fd91; valaddr_reg:x16; val_offset:848; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 848, x17, x15, 848, x18)

inst_435:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd185a4345fd91 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd185a4345fd91 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed185a4345fd91; op2val:0x7fed185a4345fd91; valaddr_reg:x16; val_offset:864; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 864, x17, x15, 864, x18)

inst_436:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x835b1de73afa3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x835b1de73afa3 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd835b1de73afa3; op2val:0x7fd835b1de73afa3; valaddr_reg:x16; val_offset:880; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 880, x17, x15, 880, x18)

inst_437:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x835b1de73afa3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x835b1de73afa3 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd835b1de73afa3; op2val:0x7fd835b1de73afa3; valaddr_reg:x16; val_offset:896; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 896, x17, x15, 896, x18)

inst_438:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x835b1de73afa3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x835b1de73afa3 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd835b1de73afa3; op2val:0x7fd835b1de73afa3; valaddr_reg:x16; val_offset:912; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 912, x17, x15, 912, x18)

inst_439:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x835b1de73afa3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x835b1de73afa3 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd835b1de73afa3; op2val:0x7fd835b1de73afa3; valaddr_reg:x16; val_offset:928; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 928, x17, x15, 928, x18)

inst_440:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x835b1de73afa3 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x835b1de73afa3 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd835b1de73afa3; op2val:0x7fd835b1de73afa3; valaddr_reg:x16; val_offset:944; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 944, x17, x15, 944, x18)

inst_441:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xa5356adec5cbf and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xa5356adec5cbf and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fba5356adec5cbf; op2val:0x7fba5356adec5cbf; valaddr_reg:x16; val_offset:960; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 960, x17, x15, 960, x18)

inst_442:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xa5356adec5cbf and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xa5356adec5cbf and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fba5356adec5cbf; op2val:0x7fba5356adec5cbf; valaddr_reg:x16; val_offset:976; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 976, x17, x15, 976, x18)

inst_443:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xa5356adec5cbf and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xa5356adec5cbf and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fba5356adec5cbf; op2val:0x7fba5356adec5cbf; valaddr_reg:x16; val_offset:992; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 992, x17, x15, 992, x18)

inst_444:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xa5356adec5cbf and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xa5356adec5cbf and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fba5356adec5cbf; op2val:0x7fba5356adec5cbf; valaddr_reg:x16; val_offset:1008; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1008, x17, x15, 1008, x18)

inst_445:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xa5356adec5cbf and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xa5356adec5cbf and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fba5356adec5cbf; op2val:0x7fba5356adec5cbf; valaddr_reg:x16; val_offset:1024; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1024, x17, x15, 1024, x18)

inst_446:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xee6dc228b09a7 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xee6dc228b09a7 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcee6dc228b09a7; op2val:0x7fcee6dc228b09a7; valaddr_reg:x16; val_offset:1040; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1040, x17, x15, 1040, x18)

inst_447:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xee6dc228b09a7 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xee6dc228b09a7 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcee6dc228b09a7; op2val:0x7fcee6dc228b09a7; valaddr_reg:x16; val_offset:1056; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1056, x17, x15, 1056, x18)

inst_448:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xee6dc228b09a7 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xee6dc228b09a7 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcee6dc228b09a7; op2val:0x7fcee6dc228b09a7; valaddr_reg:x16; val_offset:1072; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1072, x17, x15, 1072, x18)

inst_449:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xee6dc228b09a7 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xee6dc228b09a7 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcee6dc228b09a7; op2val:0x7fcee6dc228b09a7; valaddr_reg:x16; val_offset:1088; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1088, x17, x15, 1088, x18)

inst_450:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xee6dc228b09a7 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xee6dc228b09a7 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcee6dc228b09a7; op2val:0x7fcee6dc228b09a7; valaddr_reg:x16; val_offset:1104; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1104, x17, x15, 1104, x18)

inst_451:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xd95388e6dd7e7 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xd95388e6dd7e7 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbd95388e6dd7e7; op2val:0x7fbd95388e6dd7e7; valaddr_reg:x16; val_offset:1120; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1120, x17, x15, 1120, x18)

inst_452:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xd95388e6dd7e7 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xd95388e6dd7e7 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbd95388e6dd7e7; op2val:0x7fbd95388e6dd7e7; valaddr_reg:x16; val_offset:1136; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1136, x17, x15, 1136, x18)

inst_453:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xd95388e6dd7e7 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xd95388e6dd7e7 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbd95388e6dd7e7; op2val:0x7fbd95388e6dd7e7; valaddr_reg:x16; val_offset:1152; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1152, x17, x15, 1152, x18)

inst_454:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xd95388e6dd7e7 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xd95388e6dd7e7 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbd95388e6dd7e7; op2val:0x7fbd95388e6dd7e7; valaddr_reg:x16; val_offset:1168; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1168, x17, x15, 1168, x18)

inst_455:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xd95388e6dd7e7 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xd95388e6dd7e7 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbd95388e6dd7e7; op2val:0x7fbd95388e6dd7e7; valaddr_reg:x16; val_offset:1184; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1184, x17, x15, 1184, x18)

inst_456:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf9efe9258e03a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf9efe9258e03a and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef9efe9258e03a; op2val:0x7fef9efe9258e03a; valaddr_reg:x16; val_offset:1200; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1200, x17, x15, 1200, x18)

inst_457:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf9efe9258e03a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf9efe9258e03a and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef9efe9258e03a; op2val:0x7fef9efe9258e03a; valaddr_reg:x16; val_offset:1216; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1216, x17, x15, 1216, x18)

inst_458:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf9efe9258e03a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf9efe9258e03a and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef9efe9258e03a; op2val:0x7fef9efe9258e03a; valaddr_reg:x16; val_offset:1232; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1232, x17, x15, 1232, x18)

inst_459:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf9efe9258e03a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf9efe9258e03a and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef9efe9258e03a; op2val:0x7fef9efe9258e03a; valaddr_reg:x16; val_offset:1248; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1248, x17, x15, 1248, x18)

inst_460:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf9efe9258e03a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf9efe9258e03a and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef9efe9258e03a; op2val:0x7fef9efe9258e03a; valaddr_reg:x16; val_offset:1264; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1264, x17, x15, 1264, x18)

inst_461:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x47df70c06ea5f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x47df70c06ea5f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa47df70c06ea5f; op2val:0x7fa47df70c06ea5f; valaddr_reg:x16; val_offset:1280; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1280, x17, x15, 1280, x18)

inst_462:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x47df70c06ea5f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x47df70c06ea5f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa47df70c06ea5f; op2val:0x7fa47df70c06ea5f; valaddr_reg:x16; val_offset:1296; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1296, x17, x15, 1296, x18)

inst_463:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x47df70c06ea5f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x47df70c06ea5f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa47df70c06ea5f; op2val:0x7fa47df70c06ea5f; valaddr_reg:x16; val_offset:1312; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1312, x17, x15, 1312, x18)

inst_464:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x47df70c06ea5f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x47df70c06ea5f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa47df70c06ea5f; op2val:0x7fa47df70c06ea5f; valaddr_reg:x16; val_offset:1328; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1328, x17, x15, 1328, x18)

inst_465:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x47df70c06ea5f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x47df70c06ea5f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa47df70c06ea5f; op2val:0x7fa47df70c06ea5f; valaddr_reg:x16; val_offset:1344; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1344, x17, x15, 1344, x18)

inst_466:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xd775b7a6f9327 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xd775b7a6f9327 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbd775b7a6f9327; op2val:0x7fbd775b7a6f9327; valaddr_reg:x16; val_offset:1360; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1360, x17, x15, 1360, x18)

inst_467:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xd775b7a6f9327 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xd775b7a6f9327 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbd775b7a6f9327; op2val:0x7fbd775b7a6f9327; valaddr_reg:x16; val_offset:1376; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1376, x17, x15, 1376, x18)

inst_468:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xd775b7a6f9327 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xd775b7a6f9327 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbd775b7a6f9327; op2val:0x7fbd775b7a6f9327; valaddr_reg:x16; val_offset:1392; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1392, x17, x15, 1392, x18)

inst_469:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xd775b7a6f9327 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xd775b7a6f9327 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbd775b7a6f9327; op2val:0x7fbd775b7a6f9327; valaddr_reg:x16; val_offset:1408; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1408, x17, x15, 1408, x18)

inst_470:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xd775b7a6f9327 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xd775b7a6f9327 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbd775b7a6f9327; op2val:0x7fbd775b7a6f9327; valaddr_reg:x16; val_offset:1424; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1424, x17, x15, 1424, x18)

inst_471:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x574031c0ee5b5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x574031c0ee5b5 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe574031c0ee5b5; op2val:0x7fe574031c0ee5b5; valaddr_reg:x16; val_offset:1440; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1440, x17, x15, 1440, x18)

inst_472:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x574031c0ee5b5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x574031c0ee5b5 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe574031c0ee5b5; op2val:0x7fe574031c0ee5b5; valaddr_reg:x16; val_offset:1456; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1456, x17, x15, 1456, x18)

inst_473:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x574031c0ee5b5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x574031c0ee5b5 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe574031c0ee5b5; op2val:0x7fe574031c0ee5b5; valaddr_reg:x16; val_offset:1472; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1472, x17, x15, 1472, x18)

inst_474:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x574031c0ee5b5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x574031c0ee5b5 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe574031c0ee5b5; op2val:0x7fe574031c0ee5b5; valaddr_reg:x16; val_offset:1488; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1488, x17, x15, 1488, x18)

inst_475:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x574031c0ee5b5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x574031c0ee5b5 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe574031c0ee5b5; op2val:0x7fe574031c0ee5b5; valaddr_reg:x16; val_offset:1504; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1504, x17, x15, 1504, x18)

inst_476:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa7d13a52ed5ec and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa7d13a52ed5ec and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea7d13a52ed5ec; op2val:0x7fea7d13a52ed5ec; valaddr_reg:x16; val_offset:1520; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1520, x17, x15, 1520, x18)

inst_477:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa7d13a52ed5ec and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa7d13a52ed5ec and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea7d13a52ed5ec; op2val:0x7fea7d13a52ed5ec; valaddr_reg:x16; val_offset:1536; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1536, x17, x15, 1536, x18)

inst_478:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa7d13a52ed5ec and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa7d13a52ed5ec and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea7d13a52ed5ec; op2val:0x7fea7d13a52ed5ec; valaddr_reg:x16; val_offset:1552; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1552, x17, x15, 1552, x18)

inst_479:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa7d13a52ed5ec and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa7d13a52ed5ec and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea7d13a52ed5ec; op2val:0x7fea7d13a52ed5ec; valaddr_reg:x16; val_offset:1568; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1568, x17, x15, 1568, x18)

inst_480:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa7d13a52ed5ec and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa7d13a52ed5ec and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea7d13a52ed5ec; op2val:0x7fea7d13a52ed5ec; valaddr_reg:x16; val_offset:1584; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1584, x17, x15, 1584, x18)

inst_481:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x1bd5cc8dca1e5 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x1bd5cc8dca1e5 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd1bd5cc8dca1e5; op2val:0x7fd1bd5cc8dca1e5; valaddr_reg:x16; val_offset:1600; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1600, x17, x15, 1600, x18)

inst_482:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x1bd5cc8dca1e5 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x1bd5cc8dca1e5 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd1bd5cc8dca1e5; op2val:0x7fd1bd5cc8dca1e5; valaddr_reg:x16; val_offset:1616; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1616, x17, x15, 1616, x18)

inst_483:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x1bd5cc8dca1e5 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x1bd5cc8dca1e5 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd1bd5cc8dca1e5; op2val:0x7fd1bd5cc8dca1e5; valaddr_reg:x16; val_offset:1632; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1632, x17, x15, 1632, x18)

inst_484:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x1bd5cc8dca1e5 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x1bd5cc8dca1e5 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd1bd5cc8dca1e5; op2val:0x7fd1bd5cc8dca1e5; valaddr_reg:x16; val_offset:1648; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1648, x17, x15, 1648, x18)

inst_485:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x1bd5cc8dca1e5 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x1bd5cc8dca1e5 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd1bd5cc8dca1e5; op2val:0x7fd1bd5cc8dca1e5; valaddr_reg:x16; val_offset:1664; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1664, x17, x15, 1664, x18)

inst_486:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd9a2688750f46 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd9a2688750f46 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed9a2688750f46; op2val:0x7fed9a2688750f46; valaddr_reg:x16; val_offset:1680; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1680, x17, x15, 1680, x18)

inst_487:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd9a2688750f46 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd9a2688750f46 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed9a2688750f46; op2val:0x7fed9a2688750f46; valaddr_reg:x16; val_offset:1696; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1696, x17, x15, 1696, x18)

inst_488:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd9a2688750f46 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd9a2688750f46 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed9a2688750f46; op2val:0x7fed9a2688750f46; valaddr_reg:x16; val_offset:1712; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1712, x17, x15, 1712, x18)

inst_489:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd9a2688750f46 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd9a2688750f46 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed9a2688750f46; op2val:0x7fed9a2688750f46; valaddr_reg:x16; val_offset:1728; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1728, x17, x15, 1728, x18)

inst_490:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd9a2688750f46 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd9a2688750f46 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed9a2688750f46; op2val:0x7fed9a2688750f46; valaddr_reg:x16; val_offset:1744; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1744, x17, x15, 1744, x18)

inst_491:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc812c292ea556 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc812c292ea556 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec812c292ea556; op2val:0x7fec812c292ea556; valaddr_reg:x16; val_offset:1760; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1760, x17, x15, 1760, x18)

inst_492:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc812c292ea556 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc812c292ea556 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec812c292ea556; op2val:0x7fec812c292ea556; valaddr_reg:x16; val_offset:1776; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1776, x17, x15, 1776, x18)

inst_493:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc812c292ea556 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc812c292ea556 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec812c292ea556; op2val:0x7fec812c292ea556; valaddr_reg:x16; val_offset:1792; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1792, x17, x15, 1792, x18)

inst_494:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc812c292ea556 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc812c292ea556 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec812c292ea556; op2val:0x7fec812c292ea556; valaddr_reg:x16; val_offset:1808; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1808, x17, x15, 1808, x18)

inst_495:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc812c292ea556 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc812c292ea556 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec812c292ea556; op2val:0x7fec812c292ea556; valaddr_reg:x16; val_offset:1824; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1824, x17, x15, 1824, x18)

inst_496:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x4ed205e78cd0f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x4ed205e78cd0f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb4ed205e78cd0f; op2val:0x7fb4ed205e78cd0f; valaddr_reg:x16; val_offset:1840; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1840, x17, x15, 1840, x18)

inst_497:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x4ed205e78cd0f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x4ed205e78cd0f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb4ed205e78cd0f; op2val:0x7fb4ed205e78cd0f; valaddr_reg:x16; val_offset:1856; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1856, x17, x15, 1856, x18)

inst_498:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x4ed205e78cd0f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x4ed205e78cd0f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb4ed205e78cd0f; op2val:0x7fb4ed205e78cd0f; valaddr_reg:x16; val_offset:1872; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1872, x17, x15, 1872, x18)

inst_499:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x4ed205e78cd0f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x4ed205e78cd0f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb4ed205e78cd0f; op2val:0x7fb4ed205e78cd0f; valaddr_reg:x16; val_offset:1888; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1888, x17, x15, 1888, x18)

inst_500:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x4ed205e78cd0f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x4ed205e78cd0f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb4ed205e78cd0f; op2val:0x7fb4ed205e78cd0f; valaddr_reg:x16; val_offset:1904; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1904, x17, x15, 1904, x18)

inst_501:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x243d79e337b38 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x243d79e337b38 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe243d79e337b38; op2val:0x7fe243d79e337b38; valaddr_reg:x16; val_offset:1920; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1920, x17, x15, 1920, x18)

inst_502:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x243d79e337b38 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x243d79e337b38 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe243d79e337b38; op2val:0x7fe243d79e337b38; valaddr_reg:x16; val_offset:1936; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1936, x17, x15, 1936, x18)

inst_503:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x243d79e337b38 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x243d79e337b38 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe243d79e337b38; op2val:0x7fe243d79e337b38; valaddr_reg:x16; val_offset:1952; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1952, x17, x15, 1952, x18)

inst_504:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x243d79e337b38 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x243d79e337b38 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe243d79e337b38; op2val:0x7fe243d79e337b38; valaddr_reg:x16; val_offset:1968; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1968, x17, x15, 1968, x18)

inst_505:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x243d79e337b38 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x243d79e337b38 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe243d79e337b38; op2val:0x7fe243d79e337b38; valaddr_reg:x16; val_offset:1984; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1984, x17, x15, 1984, x18)

inst_506:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9055ab3b464b5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9055ab3b464b5 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9055ab3b464b5; op2val:0x7fe9055ab3b464b5; valaddr_reg:x16; val_offset:2000; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 2000, x17, x15, 2000, x18)

inst_507:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9055ab3b464b5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9055ab3b464b5 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9055ab3b464b5; op2val:0x7fe9055ab3b464b5; valaddr_reg:x16; val_offset:2016; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_5)

inst_508:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9055ab3b464b5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9055ab3b464b5 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9055ab3b464b5; op2val:0x7fe9055ab3b464b5; valaddr_reg:x16; val_offset:0; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 0, x17, x15, 0, x18)

inst_509:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9055ab3b464b5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9055ab3b464b5 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9055ab3b464b5; op2val:0x7fe9055ab3b464b5; valaddr_reg:x16; val_offset:16; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 16, x17, x15, 16, x18)

inst_510:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9055ab3b464b5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9055ab3b464b5 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9055ab3b464b5; op2val:0x7fe9055ab3b464b5; valaddr_reg:x16; val_offset:32; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 32, x17, x15, 32, x18)

inst_511:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5d14398eae23f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5d14398eae23f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5d14398eae23f; op2val:0x7fd5d14398eae23f; valaddr_reg:x16; val_offset:48; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 48, x17, x15, 48, x18)

inst_512:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5d14398eae23f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5d14398eae23f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5d14398eae23f; op2val:0x7fd5d14398eae23f; valaddr_reg:x16; val_offset:64; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 64, x17, x15, 64, x18)

inst_513:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5d14398eae23f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5d14398eae23f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5d14398eae23f; op2val:0x7fd5d14398eae23f; valaddr_reg:x16; val_offset:80; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 80, x17, x15, 80, x18)

inst_514:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5d14398eae23f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5d14398eae23f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5d14398eae23f; op2val:0x7fd5d14398eae23f; valaddr_reg:x16; val_offset:96; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 96, x17, x15, 96, x18)

inst_515:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5d14398eae23f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5d14398eae23f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5d14398eae23f; op2val:0x7fd5d14398eae23f; valaddr_reg:x16; val_offset:112; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 112, x17, x15, 112, x18)

inst_516:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9383ffc96dd3f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9383ffc96dd3f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9383ffc96dd3f; op2val:0x7fe9383ffc96dd3f; valaddr_reg:x16; val_offset:128; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 128, x17, x15, 128, x18)

inst_517:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9383ffc96dd3f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9383ffc96dd3f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9383ffc96dd3f; op2val:0x7fe9383ffc96dd3f; valaddr_reg:x16; val_offset:144; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 144, x17, x15, 144, x18)

inst_518:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9383ffc96dd3f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9383ffc96dd3f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9383ffc96dd3f; op2val:0x7fe9383ffc96dd3f; valaddr_reg:x16; val_offset:160; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 160, x17, x15, 160, x18)

inst_519:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9383ffc96dd3f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9383ffc96dd3f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9383ffc96dd3f; op2val:0x7fe9383ffc96dd3f; valaddr_reg:x16; val_offset:176; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 176, x17, x15, 176, x18)

inst_520:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9383ffc96dd3f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9383ffc96dd3f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9383ffc96dd3f; op2val:0x7fe9383ffc96dd3f; valaddr_reg:x16; val_offset:192; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 192, x17, x15, 192, x18)

inst_521:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2bccdcc2ad897 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x2bccdcc2ad897 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2bccdcc2ad897; op2val:0x7fb2bccdcc2ad897; valaddr_reg:x16; val_offset:208; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 208, x17, x15, 208, x18)

inst_522:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2bccdcc2ad897 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x2bccdcc2ad897 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2bccdcc2ad897; op2val:0x7fb2bccdcc2ad897; valaddr_reg:x16; val_offset:224; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 224, x17, x15, 224, x18)

inst_523:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2bccdcc2ad897 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x2bccdcc2ad897 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2bccdcc2ad897; op2val:0x7fb2bccdcc2ad897; valaddr_reg:x16; val_offset:240; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 240, x17, x15, 240, x18)

inst_524:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2bccdcc2ad897 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x2bccdcc2ad897 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2bccdcc2ad897; op2val:0x7fb2bccdcc2ad897; valaddr_reg:x16; val_offset:256; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 256, x17, x15, 256, x18)

inst_525:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2bccdcc2ad897 and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x2bccdcc2ad897 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2bccdcc2ad897; op2val:0x7fb2bccdcc2ad897; valaddr_reg:x16; val_offset:272; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 272, x17, x15, 272, x18)

inst_526:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xab1c42a43630f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xab1c42a43630f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbab1c42a43630f; op2val:0x7fbab1c42a43630f; valaddr_reg:x16; val_offset:288; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 288, x17, x15, 288, x18)

inst_527:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xab1c42a43630f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xab1c42a43630f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbab1c42a43630f; op2val:0x7fbab1c42a43630f; valaddr_reg:x16; val_offset:304; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 304, x17, x15, 304, x18)

inst_528:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xab1c42a43630f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xab1c42a43630f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbab1c42a43630f; op2val:0x7fbab1c42a43630f; valaddr_reg:x16; val_offset:320; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 320, x17, x15, 320, x18)

inst_529:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xab1c42a43630f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xab1c42a43630f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbab1c42a43630f; op2val:0x7fbab1c42a43630f; valaddr_reg:x16; val_offset:336; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 336, x17, x15, 336, x18)

inst_530:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xab1c42a43630f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xab1c42a43630f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbab1c42a43630f; op2val:0x7fbab1c42a43630f; valaddr_reg:x16; val_offset:352; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 352, x17, x15, 352, x18)

inst_531:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x153045947810b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x153045947810b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc153045947810b; op2val:0x7fc153045947810b; valaddr_reg:x16; val_offset:368; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 368, x17, x15, 368, x18)

inst_532:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x153045947810b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x153045947810b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc153045947810b; op2val:0x7fc153045947810b; valaddr_reg:x16; val_offset:384; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 384, x17, x15, 384, x18)

inst_533:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x153045947810b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x153045947810b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc153045947810b; op2val:0x7fc153045947810b; valaddr_reg:x16; val_offset:400; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 400, x17, x15, 400, x18)

inst_534:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x153045947810b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x153045947810b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc153045947810b; op2val:0x7fc153045947810b; valaddr_reg:x16; val_offset:416; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 416, x17, x15, 416, x18)

inst_535:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x153045947810b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x153045947810b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc153045947810b; op2val:0x7fc153045947810b; valaddr_reg:x16; val_offset:432; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 432, x17, x15, 432, x18)

inst_536:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe89afcadc456f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe89afcadc456f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee89afcadc456f; op2val:0x7fee89afcadc456f; valaddr_reg:x16; val_offset:448; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 448, x17, x15, 448, x18)

inst_537:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe89afcadc456f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe89afcadc456f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee89afcadc456f; op2val:0x7fee89afcadc456f; valaddr_reg:x16; val_offset:464; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 464, x17, x15, 464, x18)

inst_538:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe89afcadc456f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe89afcadc456f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee89afcadc456f; op2val:0x7fee89afcadc456f; valaddr_reg:x16; val_offset:480; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 480, x17, x15, 480, x18)

inst_539:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe89afcadc456f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe89afcadc456f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee89afcadc456f; op2val:0x7fee89afcadc456f; valaddr_reg:x16; val_offset:496; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 496, x17, x15, 496, x18)

inst_540:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe89afcadc456f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe89afcadc456f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee89afcadc456f; op2val:0x7fee89afcadc456f; valaddr_reg:x16; val_offset:512; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 512, x17, x15, 512, x18)

inst_541:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbc1e737c6a698 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xbc1e737c6a698 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febc1e737c6a698; op2val:0x7febc1e737c6a698; valaddr_reg:x16; val_offset:528; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 528, x17, x15, 528, x18)

inst_542:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbc1e737c6a698 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xbc1e737c6a698 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febc1e737c6a698; op2val:0x7febc1e737c6a698; valaddr_reg:x16; val_offset:544; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 544, x17, x15, 544, x18)

inst_543:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbc1e737c6a698 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xbc1e737c6a698 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febc1e737c6a698; op2val:0x7febc1e737c6a698; valaddr_reg:x16; val_offset:560; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 560, x17, x15, 560, x18)

inst_544:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbc1e737c6a698 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xbc1e737c6a698 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febc1e737c6a698; op2val:0x7febc1e737c6a698; valaddr_reg:x16; val_offset:576; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 576, x17, x15, 576, x18)

inst_545:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbc1e737c6a698 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xbc1e737c6a698 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febc1e737c6a698; op2val:0x7febc1e737c6a698; valaddr_reg:x16; val_offset:592; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 592, x17, x15, 592, x18)

inst_546:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5c73bb8e94b2b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5c73bb8e94b2b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5c73bb8e94b2b; op2val:0x7fd5c73bb8e94b2b; valaddr_reg:x16; val_offset:608; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 608, x17, x15, 608, x18)

inst_547:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5c73bb8e94b2b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5c73bb8e94b2b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5c73bb8e94b2b; op2val:0x7fd5c73bb8e94b2b; valaddr_reg:x16; val_offset:624; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 624, x17, x15, 624, x18)

inst_548:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5c73bb8e94b2b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5c73bb8e94b2b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5c73bb8e94b2b; op2val:0x7fd5c73bb8e94b2b; valaddr_reg:x16; val_offset:640; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 640, x17, x15, 640, x18)

inst_549:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5c73bb8e94b2b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5c73bb8e94b2b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5c73bb8e94b2b; op2val:0x7fd5c73bb8e94b2b; valaddr_reg:x16; val_offset:656; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 656, x17, x15, 656, x18)

inst_550:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5c73bb8e94b2b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5c73bb8e94b2b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5c73bb8e94b2b; op2val:0x7fd5c73bb8e94b2b; valaddr_reg:x16; val_offset:672; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 672, x17, x15, 672, x18)

inst_551:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xaea8e11056b0f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xaea8e11056b0f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feaea8e11056b0f; op2val:0x7feaea8e11056b0f; valaddr_reg:x16; val_offset:688; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 688, x17, x15, 688, x18)

inst_552:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xaea8e11056b0f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xaea8e11056b0f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feaea8e11056b0f; op2val:0x7feaea8e11056b0f; valaddr_reg:x16; val_offset:704; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 704, x17, x15, 704, x18)

inst_553:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xaea8e11056b0f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xaea8e11056b0f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feaea8e11056b0f; op2val:0x7feaea8e11056b0f; valaddr_reg:x16; val_offset:720; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 720, x17, x15, 720, x18)

inst_554:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xaea8e11056b0f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xaea8e11056b0f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feaea8e11056b0f; op2val:0x7feaea8e11056b0f; valaddr_reg:x16; val_offset:736; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 736, x17, x15, 736, x18)

inst_555:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xaea8e11056b0f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xaea8e11056b0f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feaea8e11056b0f; op2val:0x7feaea8e11056b0f; valaddr_reg:x16; val_offset:752; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 752, x17, x15, 752, x18)

inst_556:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x84aae05543502 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x84aae05543502 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe84aae05543502; op2val:0x7fe84aae05543502; valaddr_reg:x16; val_offset:768; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 768, x17, x15, 768, x18)

inst_557:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x84aae05543502 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x84aae05543502 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe84aae05543502; op2val:0x7fe84aae05543502; valaddr_reg:x16; val_offset:784; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 784, x17, x15, 784, x18)

inst_558:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x84aae05543502 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x84aae05543502 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe84aae05543502; op2val:0x7fe84aae05543502; valaddr_reg:x16; val_offset:800; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 800, x17, x15, 800, x18)

inst_559:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x84aae05543502 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x84aae05543502 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe84aae05543502; op2val:0x7fe84aae05543502; valaddr_reg:x16; val_offset:816; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 816, x17, x15, 816, x18)

inst_560:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x84aae05543502 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x84aae05543502 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe84aae05543502; op2val:0x7fe84aae05543502; valaddr_reg:x16; val_offset:832; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 832, x17, x15, 832, x18)

inst_561:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd26cfda272030 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd26cfda272030 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed26cfda272030; op2val:0x7fed26cfda272030; valaddr_reg:x16; val_offset:848; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 848, x17, x15, 848, x18)

inst_562:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd26cfda272030 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd26cfda272030 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed26cfda272030; op2val:0x7fed26cfda272030; valaddr_reg:x16; val_offset:864; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 864, x17, x15, 864, x18)

inst_563:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd26cfda272030 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd26cfda272030 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed26cfda272030; op2val:0x7fed26cfda272030; valaddr_reg:x16; val_offset:880; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 880, x17, x15, 880, x18)

inst_564:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd26cfda272030 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd26cfda272030 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed26cfda272030; op2val:0x7fed26cfda272030; valaddr_reg:x16; val_offset:896; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 896, x17, x15, 896, x18)

inst_565:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd26cfda272030 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xd26cfda272030 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed26cfda272030; op2val:0x7fed26cfda272030; valaddr_reg:x16; val_offset:912; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 912, x17, x15, 912, x18)

inst_566:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x5ad9a8441acdf and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x5ad9a8441acdf and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb5ad9a8441acdf; op2val:0x7fb5ad9a8441acdf; valaddr_reg:x16; val_offset:928; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 928, x17, x15, 928, x18)

inst_567:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x5ad9a8441acdf and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x5ad9a8441acdf and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb5ad9a8441acdf; op2val:0x7fb5ad9a8441acdf; valaddr_reg:x16; val_offset:944; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 944, x17, x15, 944, x18)

inst_568:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x5ad9a8441acdf and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x5ad9a8441acdf and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb5ad9a8441acdf; op2val:0x7fb5ad9a8441acdf; valaddr_reg:x16; val_offset:960; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 960, x17, x15, 960, x18)

inst_569:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x5ad9a8441acdf and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x5ad9a8441acdf and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb5ad9a8441acdf; op2val:0x7fb5ad9a8441acdf; valaddr_reg:x16; val_offset:976; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 976, x17, x15, 976, x18)

inst_570:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x5ad9a8441acdf and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x5ad9a8441acdf and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb5ad9a8441acdf; op2val:0x7fb5ad9a8441acdf; valaddr_reg:x16; val_offset:992; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 992, x17, x15, 992, x18)

inst_571:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe08b2a10b8fdf and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xe08b2a10b8fdf and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce08b2a10b8fdf; op2val:0x7fce08b2a10b8fdf; valaddr_reg:x16; val_offset:1008; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1008, x17, x15, 1008, x18)

inst_572:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe08b2a10b8fdf and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xe08b2a10b8fdf and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce08b2a10b8fdf; op2val:0x7fce08b2a10b8fdf; valaddr_reg:x16; val_offset:1024; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1024, x17, x15, 1024, x18)

inst_573:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe08b2a10b8fdf and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xe08b2a10b8fdf and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce08b2a10b8fdf; op2val:0x7fce08b2a10b8fdf; valaddr_reg:x16; val_offset:1040; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1040, x17, x15, 1040, x18)

inst_574:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe08b2a10b8fdf and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xe08b2a10b8fdf and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce08b2a10b8fdf; op2val:0x7fce08b2a10b8fdf; valaddr_reg:x16; val_offset:1056; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1056, x17, x15, 1056, x18)

inst_575:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe08b2a10b8fdf and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xe08b2a10b8fdf and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce08b2a10b8fdf; op2val:0x7fce08b2a10b8fdf; valaddr_reg:x16; val_offset:1072; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1072, x17, x15, 1072, x18)

inst_576:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf0206ee24c395 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf0206ee24c395 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf0206ee24c395; op2val:0x7fdf0206ee24c395; valaddr_reg:x16; val_offset:1088; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1088, x17, x15, 1088, x18)

inst_577:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf0206ee24c395 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf0206ee24c395 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf0206ee24c395; op2val:0x7fdf0206ee24c395; valaddr_reg:x16; val_offset:1104; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1104, x17, x15, 1104, x18)

inst_578:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf0206ee24c395 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf0206ee24c395 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf0206ee24c395; op2val:0x7fdf0206ee24c395; valaddr_reg:x16; val_offset:1120; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1120, x17, x15, 1120, x18)

inst_579:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf0206ee24c395 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf0206ee24c395 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf0206ee24c395; op2val:0x7fdf0206ee24c395; valaddr_reg:x16; val_offset:1136; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1136, x17, x15, 1136, x18)

inst_580:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf0206ee24c395 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf0206ee24c395 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf0206ee24c395; op2val:0x7fdf0206ee24c395; valaddr_reg:x16; val_offset:1152; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1152, x17, x15, 1152, x18)

inst_581:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc3c90ab59cc1f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc3c90ab59cc1f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec3c90ab59cc1f; op2val:0x7fec3c90ab59cc1f; valaddr_reg:x16; val_offset:1168; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1168, x17, x15, 1168, x18)

inst_582:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc3c90ab59cc1f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc3c90ab59cc1f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec3c90ab59cc1f; op2val:0x7fec3c90ab59cc1f; valaddr_reg:x16; val_offset:1184; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1184, x17, x15, 1184, x18)

inst_583:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc3c90ab59cc1f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc3c90ab59cc1f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec3c90ab59cc1f; op2val:0x7fec3c90ab59cc1f; valaddr_reg:x16; val_offset:1200; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1200, x17, x15, 1200, x18)

inst_584:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc3c90ab59cc1f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc3c90ab59cc1f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec3c90ab59cc1f; op2val:0x7fec3c90ab59cc1f; valaddr_reg:x16; val_offset:1216; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1216, x17, x15, 1216, x18)

inst_585:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc3c90ab59cc1f and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc3c90ab59cc1f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec3c90ab59cc1f; op2val:0x7fec3c90ab59cc1f; valaddr_reg:x16; val_offset:1232; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1232, x17, x15, 1232, x18)

inst_586:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdd47ad230c500 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xdd47ad230c500 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedd47ad230c500; op2val:0x7fedd47ad230c500; valaddr_reg:x16; val_offset:1248; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1248, x17, x15, 1248, x18)

inst_587:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdd47ad230c500 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xdd47ad230c500 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedd47ad230c500; op2val:0x7fedd47ad230c500; valaddr_reg:x16; val_offset:1264; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1264, x17, x15, 1264, x18)

inst_588:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdd47ad230c500 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xdd47ad230c500 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedd47ad230c500; op2val:0x7fedd47ad230c500; valaddr_reg:x16; val_offset:1280; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1280, x17, x15, 1280, x18)

inst_589:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdd47ad230c500 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xdd47ad230c500 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedd47ad230c500; op2val:0x7fedd47ad230c500; valaddr_reg:x16; val_offset:1296; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1296, x17, x15, 1296, x18)

inst_590:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdd47ad230c500 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xdd47ad230c500 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedd47ad230c500; op2val:0x7fedd47ad230c500; valaddr_reg:x16; val_offset:1312; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1312, x17, x15, 1312, x18)

inst_591:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x59522cc62b803 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x59522cc62b803 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe59522cc62b803; op2val:0x7fe59522cc62b803; valaddr_reg:x16; val_offset:1328; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1328, x17, x15, 1328, x18)

inst_592:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x59522cc62b803 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x59522cc62b803 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe59522cc62b803; op2val:0x7fe59522cc62b803; valaddr_reg:x16; val_offset:1344; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1344, x17, x15, 1344, x18)

inst_593:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x59522cc62b803 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x59522cc62b803 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe59522cc62b803; op2val:0x7fe59522cc62b803; valaddr_reg:x16; val_offset:1360; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1360, x17, x15, 1360, x18)

inst_594:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x59522cc62b803 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x59522cc62b803 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe59522cc62b803; op2val:0x7fe59522cc62b803; valaddr_reg:x16; val_offset:1376; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1376, x17, x15, 1376, x18)

inst_595:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x59522cc62b803 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x59522cc62b803 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe59522cc62b803; op2val:0x7fe59522cc62b803; valaddr_reg:x16; val_offset:1392; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1392, x17, x15, 1392, x18)

inst_596:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5b3be3b6f1597 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5b3be3b6f1597 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5b3be3b6f1597; op2val:0x7fd5b3be3b6f1597; valaddr_reg:x16; val_offset:1408; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1408, x17, x15, 1408, x18)

inst_597:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5b3be3b6f1597 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5b3be3b6f1597 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5b3be3b6f1597; op2val:0x7fd5b3be3b6f1597; valaddr_reg:x16; val_offset:1424; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1424, x17, x15, 1424, x18)

inst_598:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5b3be3b6f1597 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5b3be3b6f1597 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5b3be3b6f1597; op2val:0x7fd5b3be3b6f1597; valaddr_reg:x16; val_offset:1440; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1440, x17, x15, 1440, x18)

inst_599:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5b3be3b6f1597 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5b3be3b6f1597 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5b3be3b6f1597; op2val:0x7fd5b3be3b6f1597; valaddr_reg:x16; val_offset:1456; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1456, x17, x15, 1456, x18)

inst_600:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5b3be3b6f1597 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x5b3be3b6f1597 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5b3be3b6f1597; op2val:0x7fd5b3be3b6f1597; valaddr_reg:x16; val_offset:1472; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1472, x17, x15, 1472, x18)

inst_601:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf95e94a40dc56 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf95e94a40dc56 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef95e94a40dc56; op2val:0x7fef95e94a40dc56; valaddr_reg:x16; val_offset:1488; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1488, x17, x15, 1488, x18)

inst_602:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf95e94a40dc56 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf95e94a40dc56 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef95e94a40dc56; op2val:0x7fef95e94a40dc56; valaddr_reg:x16; val_offset:1504; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1504, x17, x15, 1504, x18)

inst_603:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf95e94a40dc56 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf95e94a40dc56 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef95e94a40dc56; op2val:0x7fef95e94a40dc56; valaddr_reg:x16; val_offset:1520; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1520, x17, x15, 1520, x18)

inst_604:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf95e94a40dc56 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf95e94a40dc56 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef95e94a40dc56; op2val:0x7fef95e94a40dc56; valaddr_reg:x16; val_offset:1536; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1536, x17, x15, 1536, x18)

inst_605:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf95e94a40dc56 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf95e94a40dc56 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef95e94a40dc56; op2val:0x7fef95e94a40dc56; valaddr_reg:x16; val_offset:1552; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1552, x17, x15, 1552, x18)

inst_606:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x9b58d2db8786f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x9b58d2db8786f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc9b58d2db8786f; op2val:0x7fc9b58d2db8786f; valaddr_reg:x16; val_offset:1568; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1568, x17, x15, 1568, x18)

inst_607:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x9b58d2db8786f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x9b58d2db8786f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc9b58d2db8786f; op2val:0x7fc9b58d2db8786f; valaddr_reg:x16; val_offset:1584; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1584, x17, x15, 1584, x18)

inst_608:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x9b58d2db8786f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x9b58d2db8786f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc9b58d2db8786f; op2val:0x7fc9b58d2db8786f; valaddr_reg:x16; val_offset:1600; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1600, x17, x15, 1600, x18)

inst_609:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x9b58d2db8786f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x9b58d2db8786f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc9b58d2db8786f; op2val:0x7fc9b58d2db8786f; valaddr_reg:x16; val_offset:1616; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1616, x17, x15, 1616, x18)

inst_610:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x9b58d2db8786f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x9b58d2db8786f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc9b58d2db8786f; op2val:0x7fc9b58d2db8786f; valaddr_reg:x16; val_offset:1632; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1632, x17, x15, 1632, x18)

inst_611:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcca2a15201aa9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xcca2a15201aa9 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecca2a15201aa9; op2val:0x7fecca2a15201aa9; valaddr_reg:x16; val_offset:1648; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1648, x17, x15, 1648, x18)

inst_612:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcca2a15201aa9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xcca2a15201aa9 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecca2a15201aa9; op2val:0x7fecca2a15201aa9; valaddr_reg:x16; val_offset:1664; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1664, x17, x15, 1664, x18)

inst_613:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcca2a15201aa9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xcca2a15201aa9 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecca2a15201aa9; op2val:0x7fecca2a15201aa9; valaddr_reg:x16; val_offset:1680; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1680, x17, x15, 1680, x18)

inst_614:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcca2a15201aa9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xcca2a15201aa9 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecca2a15201aa9; op2val:0x7fecca2a15201aa9; valaddr_reg:x16; val_offset:1696; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1696, x17, x15, 1696, x18)

inst_615:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcca2a15201aa9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xcca2a15201aa9 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecca2a15201aa9; op2val:0x7fecca2a15201aa9; valaddr_reg:x16; val_offset:1712; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1712, x17, x15, 1712, x18)

inst_616:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x4d27694e5a38b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x4d27694e5a38b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd4d27694e5a38b; op2val:0x7fd4d27694e5a38b; valaddr_reg:x16; val_offset:1728; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1728, x17, x15, 1728, x18)

inst_617:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x4d27694e5a38b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x4d27694e5a38b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd4d27694e5a38b; op2val:0x7fd4d27694e5a38b; valaddr_reg:x16; val_offset:1744; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1744, x17, x15, 1744, x18)

inst_618:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x4d27694e5a38b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x4d27694e5a38b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd4d27694e5a38b; op2val:0x7fd4d27694e5a38b; valaddr_reg:x16; val_offset:1760; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1760, x17, x15, 1760, x18)

inst_619:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x4d27694e5a38b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x4d27694e5a38b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd4d27694e5a38b; op2val:0x7fd4d27694e5a38b; valaddr_reg:x16; val_offset:1776; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1776, x17, x15, 1776, x18)

inst_620:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x4d27694e5a38b and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x4d27694e5a38b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd4d27694e5a38b; op2val:0x7fd4d27694e5a38b; valaddr_reg:x16; val_offset:1792; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1792, x17, x15, 1792, x18)

inst_621:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2f2dacc08696f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x2f2dacc08696f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2f2dacc08696f; op2val:0x7fd2f2dacc08696f; valaddr_reg:x16; val_offset:1808; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1808, x17, x15, 1808, x18)

inst_622:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2f2dacc08696f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x2f2dacc08696f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2f2dacc08696f; op2val:0x7fd2f2dacc08696f; valaddr_reg:x16; val_offset:1824; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1824, x17, x15, 1824, x18)

inst_623:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2f2dacc08696f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x2f2dacc08696f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2f2dacc08696f; op2val:0x7fd2f2dacc08696f; valaddr_reg:x16; val_offset:1840; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1840, x17, x15, 1840, x18)

inst_624:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2f2dacc08696f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x2f2dacc08696f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2f2dacc08696f; op2val:0x7fd2f2dacc08696f; valaddr_reg:x16; val_offset:1856; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1856, x17, x15, 1856, x18)

inst_625:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2f2dacc08696f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x2f2dacc08696f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2f2dacc08696f; op2val:0x7fd2f2dacc08696f; valaddr_reg:x16; val_offset:1872; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1872, x17, x15, 1872, x18)

inst_626:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xabb8bbe03b7df and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xabb8bbe03b7df and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbabb8bbe03b7df; op2val:0x7fbabb8bbe03b7df; valaddr_reg:x16; val_offset:1888; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1888, x17, x15, 1888, x18)

inst_627:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xabb8bbe03b7df and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xabb8bbe03b7df and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbabb8bbe03b7df; op2val:0x7fbabb8bbe03b7df; valaddr_reg:x16; val_offset:1904; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1904, x17, x15, 1904, x18)

inst_628:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xabb8bbe03b7df and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xabb8bbe03b7df and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbabb8bbe03b7df; op2val:0x7fbabb8bbe03b7df; valaddr_reg:x16; val_offset:1920; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1920, x17, x15, 1920, x18)

inst_629:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xabb8bbe03b7df and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xabb8bbe03b7df and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbabb8bbe03b7df; op2val:0x7fbabb8bbe03b7df; valaddr_reg:x16; val_offset:1936; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1936, x17, x15, 1936, x18)

inst_630:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xabb8bbe03b7df and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xabb8bbe03b7df and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbabb8bbe03b7df; op2val:0x7fbabb8bbe03b7df; valaddr_reg:x16; val_offset:1952; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1952, x17, x15, 1952, x18)

inst_631:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbb5746cbb34cd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xbb5746cbb34cd and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbb5746cbb34cd; op2val:0x7fdbb5746cbb34cd; valaddr_reg:x16; val_offset:1968; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1968, x17, x15, 1968, x18)

inst_632:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbb5746cbb34cd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xbb5746cbb34cd and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbb5746cbb34cd; op2val:0x7fdbb5746cbb34cd; valaddr_reg:x16; val_offset:1984; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1984, x17, x15, 1984, x18)

inst_633:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbb5746cbb34cd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xbb5746cbb34cd and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbb5746cbb34cd; op2val:0x7fdbb5746cbb34cd; valaddr_reg:x16; val_offset:2000; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 2000, x17, x15, 2000, x18)

inst_634:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbb5746cbb34cd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xbb5746cbb34cd and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbb5746cbb34cd; op2val:0x7fdbb5746cbb34cd; valaddr_reg:x16; val_offset:2016; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_6)

inst_635:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbb5746cbb34cd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xbb5746cbb34cd and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbb5746cbb34cd; op2val:0x7fdbb5746cbb34cd; valaddr_reg:x16; val_offset:0; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 0, x17, x15, 0, x18)

inst_636:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xa5666b92c9353 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xa5666b92c9353 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fca5666b92c9353; op2val:0x7fca5666b92c9353; valaddr_reg:x16; val_offset:16; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 16, x17, x15, 16, x18)

inst_637:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xa5666b92c9353 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xa5666b92c9353 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fca5666b92c9353; op2val:0x7fca5666b92c9353; valaddr_reg:x16; val_offset:32; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 32, x17, x15, 32, x18)

inst_638:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xa5666b92c9353 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xa5666b92c9353 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fca5666b92c9353; op2val:0x7fca5666b92c9353; valaddr_reg:x16; val_offset:48; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 48, x17, x15, 48, x18)

inst_639:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xa5666b92c9353 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xa5666b92c9353 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fca5666b92c9353; op2val:0x7fca5666b92c9353; valaddr_reg:x16; val_offset:64; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 64, x17, x15, 64, x18)

inst_640:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xa5666b92c9353 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xa5666b92c9353 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fca5666b92c9353; op2val:0x7fca5666b92c9353; valaddr_reg:x16; val_offset:80; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 80, x17, x15, 80, x18)

inst_641:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x830a4319a6f37 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x830a4319a6f37 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd830a4319a6f37; op2val:0x7fd830a4319a6f37; valaddr_reg:x16; val_offset:96; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 96, x17, x15, 96, x18)

inst_642:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x830a4319a6f37 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x830a4319a6f37 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd830a4319a6f37; op2val:0x7fd830a4319a6f37; valaddr_reg:x16; val_offset:112; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 112, x17, x15, 112, x18)

inst_643:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x830a4319a6f37 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x830a4319a6f37 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd830a4319a6f37; op2val:0x7fd830a4319a6f37; valaddr_reg:x16; val_offset:128; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 128, x17, x15, 128, x18)

inst_644:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x830a4319a6f37 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x830a4319a6f37 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd830a4319a6f37; op2val:0x7fd830a4319a6f37; valaddr_reg:x16; val_offset:144; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 144, x17, x15, 144, x18)

inst_645:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x830a4319a6f37 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x830a4319a6f37 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd830a4319a6f37; op2val:0x7fd830a4319a6f37; valaddr_reg:x16; val_offset:160; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 160, x17, x15, 160, x18)

inst_646:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6875b8a7de9f5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6875b8a7de9f5 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6875b8a7de9f5; op2val:0x7fe6875b8a7de9f5; valaddr_reg:x16; val_offset:176; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 176, x17, x15, 176, x18)

inst_647:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6875b8a7de9f5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6875b8a7de9f5 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6875b8a7de9f5; op2val:0x7fe6875b8a7de9f5; valaddr_reg:x16; val_offset:192; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 192, x17, x15, 192, x18)

inst_648:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6875b8a7de9f5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6875b8a7de9f5 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6875b8a7de9f5; op2val:0x7fe6875b8a7de9f5; valaddr_reg:x16; val_offset:208; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 208, x17, x15, 208, x18)

inst_649:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6875b8a7de9f5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6875b8a7de9f5 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6875b8a7de9f5; op2val:0x7fe6875b8a7de9f5; valaddr_reg:x16; val_offset:224; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 224, x17, x15, 224, x18)

inst_650:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6875b8a7de9f5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6875b8a7de9f5 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6875b8a7de9f5; op2val:0x7fe6875b8a7de9f5; valaddr_reg:x16; val_offset:240; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 240, x17, x15, 240, x18)

inst_651:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbc4dccb7ac380 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xbc4dccb7ac380 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febc4dccb7ac380; op2val:0x7febc4dccb7ac380; valaddr_reg:x16; val_offset:256; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 256, x17, x15, 256, x18)

inst_652:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbc4dccb7ac380 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xbc4dccb7ac380 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febc4dccb7ac380; op2val:0x7febc4dccb7ac380; valaddr_reg:x16; val_offset:272; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 272, x17, x15, 272, x18)

inst_653:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbc4dccb7ac380 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xbc4dccb7ac380 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febc4dccb7ac380; op2val:0x7febc4dccb7ac380; valaddr_reg:x16; val_offset:288; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 288, x17, x15, 288, x18)

inst_654:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbc4dccb7ac380 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xbc4dccb7ac380 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febc4dccb7ac380; op2val:0x7febc4dccb7ac380; valaddr_reg:x16; val_offset:304; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 304, x17, x15, 304, x18)

inst_655:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbc4dccb7ac380 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xbc4dccb7ac380 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febc4dccb7ac380; op2val:0x7febc4dccb7ac380; valaddr_reg:x16; val_offset:320; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 320, x17, x15, 320, x18)

inst_656:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x23fbd09d7e9b6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x23fbd09d7e9b6 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe23fbd09d7e9b6; op2val:0x7fe23fbd09d7e9b6; valaddr_reg:x16; val_offset:336; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 336, x17, x15, 336, x18)

inst_657:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x23fbd09d7e9b6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x23fbd09d7e9b6 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe23fbd09d7e9b6; op2val:0x7fe23fbd09d7e9b6; valaddr_reg:x16; val_offset:352; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 352, x17, x15, 352, x18)

inst_658:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x23fbd09d7e9b6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x23fbd09d7e9b6 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe23fbd09d7e9b6; op2val:0x7fe23fbd09d7e9b6; valaddr_reg:x16; val_offset:368; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 368, x17, x15, 368, x18)

inst_659:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x23fbd09d7e9b6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x23fbd09d7e9b6 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe23fbd09d7e9b6; op2val:0x7fe23fbd09d7e9b6; valaddr_reg:x16; val_offset:384; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 384, x17, x15, 384, x18)

inst_660:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x23fbd09d7e9b6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x23fbd09d7e9b6 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe23fbd09d7e9b6; op2val:0x7fe23fbd09d7e9b6; valaddr_reg:x16; val_offset:400; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 400, x17, x15, 400, x18)

inst_661:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa38a3f0decfff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa38a3f0decfff and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea38a3f0decfff; op2val:0x7fea38a3f0decfff; valaddr_reg:x16; val_offset:416; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 416, x17, x15, 416, x18)

inst_662:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa38a3f0decfff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa38a3f0decfff and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea38a3f0decfff; op2val:0x7fea38a3f0decfff; valaddr_reg:x16; val_offset:432; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 432, x17, x15, 432, x18)

inst_663:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa38a3f0decfff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa38a3f0decfff and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea38a3f0decfff; op2val:0x7fea38a3f0decfff; valaddr_reg:x16; val_offset:448; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 448, x17, x15, 448, x18)

inst_664:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa38a3f0decfff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa38a3f0decfff and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea38a3f0decfff; op2val:0x7fea38a3f0decfff; valaddr_reg:x16; val_offset:464; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 464, x17, x15, 464, x18)

inst_665:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa38a3f0decfff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa38a3f0decfff and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea38a3f0decfff; op2val:0x7fea38a3f0decfff; valaddr_reg:x16; val_offset:480; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 480, x17, x15, 480, x18)

inst_666:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc1e74ff66f075 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc1e74ff66f075 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec1e74ff66f075; op2val:0x7fec1e74ff66f075; valaddr_reg:x16; val_offset:496; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 496, x17, x15, 496, x18)

inst_667:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc1e74ff66f075 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc1e74ff66f075 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec1e74ff66f075; op2val:0x7fec1e74ff66f075; valaddr_reg:x16; val_offset:512; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 512, x17, x15, 512, x18)

inst_668:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc1e74ff66f075 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc1e74ff66f075 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec1e74ff66f075; op2val:0x7fec1e74ff66f075; valaddr_reg:x16; val_offset:528; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 528, x17, x15, 528, x18)

inst_669:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc1e74ff66f075 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc1e74ff66f075 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec1e74ff66f075; op2val:0x7fec1e74ff66f075; valaddr_reg:x16; val_offset:544; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 544, x17, x15, 544, x18)

inst_670:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc1e74ff66f075 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc1e74ff66f075 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec1e74ff66f075; op2val:0x7fec1e74ff66f075; valaddr_reg:x16; val_offset:560; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 560, x17, x15, 560, x18)

inst_671:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x026a2990b0a7f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x026a2990b0a7f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd026a2990b0a7f; op2val:0x7fd026a2990b0a7f; valaddr_reg:x16; val_offset:576; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 576, x17, x15, 576, x18)

inst_672:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x026a2990b0a7f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x026a2990b0a7f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd026a2990b0a7f; op2val:0x7fd026a2990b0a7f; valaddr_reg:x16; val_offset:592; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 592, x17, x15, 592, x18)

inst_673:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x026a2990b0a7f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x026a2990b0a7f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd026a2990b0a7f; op2val:0x7fd026a2990b0a7f; valaddr_reg:x16; val_offset:608; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 608, x17, x15, 608, x18)

inst_674:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x026a2990b0a7f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x026a2990b0a7f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd026a2990b0a7f; op2val:0x7fd026a2990b0a7f; valaddr_reg:x16; val_offset:624; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 624, x17, x15, 624, x18)

inst_675:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x026a2990b0a7f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x026a2990b0a7f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd026a2990b0a7f; op2val:0x7fd026a2990b0a7f; valaddr_reg:x16; val_offset:640; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 640, x17, x15, 640, x18)

inst_676:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7cd8dfca2011d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x7cd8dfca2011d and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7cd8dfca2011d; op2val:0x7fe7cd8dfca2011d; valaddr_reg:x16; val_offset:656; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 656, x17, x15, 656, x18)

inst_677:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7cd8dfca2011d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x7cd8dfca2011d and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7cd8dfca2011d; op2val:0x7fe7cd8dfca2011d; valaddr_reg:x16; val_offset:672; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 672, x17, x15, 672, x18)

inst_678:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7cd8dfca2011d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x7cd8dfca2011d and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7cd8dfca2011d; op2val:0x7fe7cd8dfca2011d; valaddr_reg:x16; val_offset:688; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 688, x17, x15, 688, x18)

inst_679:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7cd8dfca2011d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x7cd8dfca2011d and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7cd8dfca2011d; op2val:0x7fe7cd8dfca2011d; valaddr_reg:x16; val_offset:704; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 704, x17, x15, 704, x18)

inst_680:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7cd8dfca2011d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x7cd8dfca2011d and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7cd8dfca2011d; op2val:0x7fe7cd8dfca2011d; valaddr_reg:x16; val_offset:720; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 720, x17, x15, 720, x18)

inst_681:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3dcff67566087 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3dcff67566087 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3dcff67566087; op2val:0x7fd3dcff67566087; valaddr_reg:x16; val_offset:736; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 736, x17, x15, 736, x18)

inst_682:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3dcff67566087 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3dcff67566087 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3dcff67566087; op2val:0x7fd3dcff67566087; valaddr_reg:x16; val_offset:752; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 752, x17, x15, 752, x18)

inst_683:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3dcff67566087 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3dcff67566087 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3dcff67566087; op2val:0x7fd3dcff67566087; valaddr_reg:x16; val_offset:768; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 768, x17, x15, 768, x18)

inst_684:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3dcff67566087 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3dcff67566087 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3dcff67566087; op2val:0x7fd3dcff67566087; valaddr_reg:x16; val_offset:784; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 784, x17, x15, 784, x18)

inst_685:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3dcff67566087 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x3dcff67566087 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3dcff67566087; op2val:0x7fd3dcff67566087; valaddr_reg:x16; val_offset:800; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 800, x17, x15, 800, x18)

inst_686:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x39bd6a090d93f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x39bd6a090d93f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd39bd6a090d93f; op2val:0x7fd39bd6a090d93f; valaddr_reg:x16; val_offset:816; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 816, x17, x15, 816, x18)

inst_687:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x39bd6a090d93f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x39bd6a090d93f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd39bd6a090d93f; op2val:0x7fd39bd6a090d93f; valaddr_reg:x16; val_offset:832; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 832, x17, x15, 832, x18)

inst_688:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x39bd6a090d93f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x39bd6a090d93f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd39bd6a090d93f; op2val:0x7fd39bd6a090d93f; valaddr_reg:x16; val_offset:848; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 848, x17, x15, 848, x18)

inst_689:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x39bd6a090d93f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x39bd6a090d93f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd39bd6a090d93f; op2val:0x7fd39bd6a090d93f; valaddr_reg:x16; val_offset:864; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 864, x17, x15, 864, x18)

inst_690:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x39bd6a090d93f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x39bd6a090d93f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd39bd6a090d93f; op2val:0x7fd39bd6a090d93f; valaddr_reg:x16; val_offset:880; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 880, x17, x15, 880, x18)

inst_691:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xef9105cd9390b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xef9105cd9390b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feef9105cd9390b; op2val:0x7feef9105cd9390b; valaddr_reg:x16; val_offset:896; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 896, x17, x15, 896, x18)

inst_692:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xef9105cd9390b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xef9105cd9390b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feef9105cd9390b; op2val:0x7feef9105cd9390b; valaddr_reg:x16; val_offset:912; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 912, x17, x15, 912, x18)

inst_693:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xef9105cd9390b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xef9105cd9390b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feef9105cd9390b; op2val:0x7feef9105cd9390b; valaddr_reg:x16; val_offset:928; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 928, x17, x15, 928, x18)

inst_694:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xef9105cd9390b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xef9105cd9390b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feef9105cd9390b; op2val:0x7feef9105cd9390b; valaddr_reg:x16; val_offset:944; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 944, x17, x15, 944, x18)

inst_695:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xef9105cd9390b and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xef9105cd9390b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feef9105cd9390b; op2val:0x7feef9105cd9390b; valaddr_reg:x16; val_offset:960; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 960, x17, x15, 960, x18)

inst_696:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xe19152f3266af and fs2 == 0 and fe2 == 0x7fa and fm2 == 0xe19152f3266af and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fae19152f3266af; op2val:0x7fae19152f3266af; valaddr_reg:x16; val_offset:976; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 976, x17, x15, 976, x18)

inst_697:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xe19152f3266af and fs2 == 0 and fe2 == 0x7fa and fm2 == 0xe19152f3266af and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fae19152f3266af; op2val:0x7fae19152f3266af; valaddr_reg:x16; val_offset:992; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 992, x17, x15, 992, x18)

inst_698:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xe19152f3266af and fs2 == 0 and fe2 == 0x7fa and fm2 == 0xe19152f3266af and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fae19152f3266af; op2val:0x7fae19152f3266af; valaddr_reg:x16; val_offset:1008; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1008, x17, x15, 1008, x18)

inst_699:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xe19152f3266af and fs2 == 0 and fe2 == 0x7fa and fm2 == 0xe19152f3266af and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fae19152f3266af; op2val:0x7fae19152f3266af; valaddr_reg:x16; val_offset:1024; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1024, x17, x15, 1024, x18)

inst_700:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xe19152f3266af and fs2 == 0 and fe2 == 0x7fa and fm2 == 0xe19152f3266af and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fae19152f3266af; op2val:0x7fae19152f3266af; valaddr_reg:x16; val_offset:1040; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1040, x17, x15, 1040, x18)

inst_701:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x48f4a954751bd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x48f4a954751bd and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd48f4a954751bd; op2val:0x7fd48f4a954751bd; valaddr_reg:x16; val_offset:1056; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1056, x17, x15, 1056, x18)

inst_702:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x48f4a954751bd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x48f4a954751bd and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd48f4a954751bd; op2val:0x7fd48f4a954751bd; valaddr_reg:x16; val_offset:1072; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1072, x17, x15, 1072, x18)

inst_703:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x48f4a954751bd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x48f4a954751bd and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd48f4a954751bd; op2val:0x7fd48f4a954751bd; valaddr_reg:x16; val_offset:1088; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1088, x17, x15, 1088, x18)

inst_704:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x48f4a954751bd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x48f4a954751bd and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd48f4a954751bd; op2val:0x7fd48f4a954751bd; valaddr_reg:x16; val_offset:1104; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1104, x17, x15, 1104, x18)

inst_705:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x48f4a954751bd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x48f4a954751bd and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd48f4a954751bd; op2val:0x7fd48f4a954751bd; valaddr_reg:x16; val_offset:1120; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1120, x17, x15, 1120, x18)

inst_706:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x946024d663351 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x946024d663351 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd946024d663351; op2val:0x7fd946024d663351; valaddr_reg:x16; val_offset:1136; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1136, x17, x15, 1136, x18)

inst_707:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x946024d663351 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x946024d663351 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd946024d663351; op2val:0x7fd946024d663351; valaddr_reg:x16; val_offset:1152; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1152, x17, x15, 1152, x18)

inst_708:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x946024d663351 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x946024d663351 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd946024d663351; op2val:0x7fd946024d663351; valaddr_reg:x16; val_offset:1168; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1168, x17, x15, 1168, x18)

inst_709:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x946024d663351 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x946024d663351 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd946024d663351; op2val:0x7fd946024d663351; valaddr_reg:x16; val_offset:1184; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1184, x17, x15, 1184, x18)

inst_710:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x946024d663351 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x946024d663351 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd946024d663351; op2val:0x7fd946024d663351; valaddr_reg:x16; val_offset:1200; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1200, x17, x15, 1200, x18)

inst_711:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc91ade861e02b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc91ade861e02b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc91ade861e02b; op2val:0x7fcc91ade861e02b; valaddr_reg:x16; val_offset:1216; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1216, x17, x15, 1216, x18)

inst_712:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc91ade861e02b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc91ade861e02b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc91ade861e02b; op2val:0x7fcc91ade861e02b; valaddr_reg:x16; val_offset:1232; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1232, x17, x15, 1232, x18)

inst_713:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc91ade861e02b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc91ade861e02b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc91ade861e02b; op2val:0x7fcc91ade861e02b; valaddr_reg:x16; val_offset:1248; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1248, x17, x15, 1248, x18)

inst_714:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc91ade861e02b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc91ade861e02b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc91ade861e02b; op2val:0x7fcc91ade861e02b; valaddr_reg:x16; val_offset:1264; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1264, x17, x15, 1264, x18)

inst_715:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc91ade861e02b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc91ade861e02b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc91ade861e02b; op2val:0x7fcc91ade861e02b; valaddr_reg:x16; val_offset:1280; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1280, x17, x15, 1280, x18)

inst_716:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x987aaa2c7bb6a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x987aaa2c7bb6a and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe987aaa2c7bb6a; op2val:0x7fe987aaa2c7bb6a; valaddr_reg:x16; val_offset:1296; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1296, x17, x15, 1296, x18)

inst_717:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x987aaa2c7bb6a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x987aaa2c7bb6a and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe987aaa2c7bb6a; op2val:0x7fe987aaa2c7bb6a; valaddr_reg:x16; val_offset:1312; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1312, x17, x15, 1312, x18)

inst_718:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x987aaa2c7bb6a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x987aaa2c7bb6a and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe987aaa2c7bb6a; op2val:0x7fe987aaa2c7bb6a; valaddr_reg:x16; val_offset:1328; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1328, x17, x15, 1328, x18)

inst_719:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x987aaa2c7bb6a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x987aaa2c7bb6a and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe987aaa2c7bb6a; op2val:0x7fe987aaa2c7bb6a; valaddr_reg:x16; val_offset:1344; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1344, x17, x15, 1344, x18)

inst_720:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x987aaa2c7bb6a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x987aaa2c7bb6a and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe987aaa2c7bb6a; op2val:0x7fe987aaa2c7bb6a; valaddr_reg:x16; val_offset:1360; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1360, x17, x15, 1360, x18)

inst_721:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc3c9ccfa1b1bb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc3c9ccfa1b1bb and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc3c9ccfa1b1bb; op2val:0x7fcc3c9ccfa1b1bb; valaddr_reg:x16; val_offset:1376; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1376, x17, x15, 1376, x18)

inst_722:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc3c9ccfa1b1bb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc3c9ccfa1b1bb and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc3c9ccfa1b1bb; op2val:0x7fcc3c9ccfa1b1bb; valaddr_reg:x16; val_offset:1392; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1392, x17, x15, 1392, x18)

inst_723:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc3c9ccfa1b1bb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc3c9ccfa1b1bb and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc3c9ccfa1b1bb; op2val:0x7fcc3c9ccfa1b1bb; valaddr_reg:x16; val_offset:1408; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1408, x17, x15, 1408, x18)

inst_724:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc3c9ccfa1b1bb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc3c9ccfa1b1bb and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc3c9ccfa1b1bb; op2val:0x7fcc3c9ccfa1b1bb; valaddr_reg:x16; val_offset:1424; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1424, x17, x15, 1424, x18)

inst_725:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc3c9ccfa1b1bb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc3c9ccfa1b1bb and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc3c9ccfa1b1bb; op2val:0x7fcc3c9ccfa1b1bb; valaddr_reg:x16; val_offset:1440; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1440, x17, x15, 1440, x18)

inst_726:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5b39db9b4e7ac and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5b39db9b4e7ac and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5b39db9b4e7ac; op2val:0x7fe5b39db9b4e7ac; valaddr_reg:x16; val_offset:1456; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1456, x17, x15, 1456, x18)

inst_727:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5b39db9b4e7ac and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5b39db9b4e7ac and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5b39db9b4e7ac; op2val:0x7fe5b39db9b4e7ac; valaddr_reg:x16; val_offset:1472; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1472, x17, x15, 1472, x18)

inst_728:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5b39db9b4e7ac and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5b39db9b4e7ac and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5b39db9b4e7ac; op2val:0x7fe5b39db9b4e7ac; valaddr_reg:x16; val_offset:1488; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1488, x17, x15, 1488, x18)

inst_729:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5b39db9b4e7ac and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5b39db9b4e7ac and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5b39db9b4e7ac; op2val:0x7fe5b39db9b4e7ac; valaddr_reg:x16; val_offset:1504; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1504, x17, x15, 1504, x18)

inst_730:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5b39db9b4e7ac and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x5b39db9b4e7ac and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5b39db9b4e7ac; op2val:0x7fe5b39db9b4e7ac; valaddr_reg:x16; val_offset:1520; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1520, x17, x15, 1520, x18)

inst_731:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x482567721754b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x482567721754b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc482567721754b; op2val:0x7fc482567721754b; valaddr_reg:x16; val_offset:1536; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1536, x17, x15, 1536, x18)

inst_732:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x482567721754b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x482567721754b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc482567721754b; op2val:0x7fc482567721754b; valaddr_reg:x16; val_offset:1552; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1552, x17, x15, 1552, x18)

inst_733:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x482567721754b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x482567721754b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc482567721754b; op2val:0x7fc482567721754b; valaddr_reg:x16; val_offset:1568; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1568, x17, x15, 1568, x18)

inst_734:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x482567721754b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x482567721754b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc482567721754b; op2val:0x7fc482567721754b; valaddr_reg:x16; val_offset:1584; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1584, x17, x15, 1584, x18)

inst_735:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x482567721754b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x482567721754b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc482567721754b; op2val:0x7fc482567721754b; valaddr_reg:x16; val_offset:1600; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1600, x17, x15, 1600, x18)

inst_736:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x2bf422090b207 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x2bf422090b207 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc2bf422090b207; op2val:0x7fc2bf422090b207; valaddr_reg:x16; val_offset:1616; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1616, x17, x15, 1616, x18)

inst_737:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x2bf422090b207 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x2bf422090b207 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc2bf422090b207; op2val:0x7fc2bf422090b207; valaddr_reg:x16; val_offset:1632; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1632, x17, x15, 1632, x18)

inst_738:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x2bf422090b207 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x2bf422090b207 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc2bf422090b207; op2val:0x7fc2bf422090b207; valaddr_reg:x16; val_offset:1648; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1648, x17, x15, 1648, x18)

inst_739:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x2bf422090b207 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x2bf422090b207 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc2bf422090b207; op2val:0x7fc2bf422090b207; valaddr_reg:x16; val_offset:1664; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1664, x17, x15, 1664, x18)

inst_740:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x2bf422090b207 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x2bf422090b207 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc2bf422090b207; op2val:0x7fc2bf422090b207; valaddr_reg:x16; val_offset:1680; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1680, x17, x15, 1680, x18)

inst_741:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x551579cd90e3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x551579cd90e3f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9551579cd90e3f; op2val:0x7f9551579cd90e3f; valaddr_reg:x16; val_offset:1696; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1696, x17, x15, 1696, x18)

inst_742:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x551579cd90e3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x551579cd90e3f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9551579cd90e3f; op2val:0x7f9551579cd90e3f; valaddr_reg:x16; val_offset:1712; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1712, x17, x15, 1712, x18)

inst_743:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x551579cd90e3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x551579cd90e3f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9551579cd90e3f; op2val:0x7f9551579cd90e3f; valaddr_reg:x16; val_offset:1728; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1728, x17, x15, 1728, x18)

inst_744:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x551579cd90e3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x551579cd90e3f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9551579cd90e3f; op2val:0x7f9551579cd90e3f; valaddr_reg:x16; val_offset:1744; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1744, x17, x15, 1744, x18)

inst_745:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x551579cd90e3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x551579cd90e3f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9551579cd90e3f; op2val:0x7f9551579cd90e3f; valaddr_reg:x16; val_offset:1760; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1760, x17, x15, 1760, x18)

inst_746:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3617941ba03e8 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x3617941ba03e8 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3617941ba03e8; op2val:0x7fe3617941ba03e8; valaddr_reg:x16; val_offset:1776; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1776, x17, x15, 1776, x18)

inst_747:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3617941ba03e8 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x3617941ba03e8 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3617941ba03e8; op2val:0x7fe3617941ba03e8; valaddr_reg:x16; val_offset:1792; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1792, x17, x15, 1792, x18)

inst_748:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3617941ba03e8 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x3617941ba03e8 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3617941ba03e8; op2val:0x7fe3617941ba03e8; valaddr_reg:x16; val_offset:1808; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1808, x17, x15, 1808, x18)

inst_749:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3617941ba03e8 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x3617941ba03e8 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3617941ba03e8; op2val:0x7fe3617941ba03e8; valaddr_reg:x16; val_offset:1824; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1824, x17, x15, 1824, x18)

inst_750:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3617941ba03e8 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x3617941ba03e8 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3617941ba03e8; op2val:0x7fe3617941ba03e8; valaddr_reg:x16; val_offset:1840; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1840, x17, x15, 1840, x18)

inst_751:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x052debfe82e13 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x052debfe82e13 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe052debfe82e13; op2val:0x7fe052debfe82e13; valaddr_reg:x16; val_offset:1856; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1856, x17, x15, 1856, x18)

inst_752:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x052debfe82e13 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x052debfe82e13 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe052debfe82e13; op2val:0x7fe052debfe82e13; valaddr_reg:x16; val_offset:1872; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1872, x17, x15, 1872, x18)

inst_753:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x052debfe82e13 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x052debfe82e13 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe052debfe82e13; op2val:0x7fe052debfe82e13; valaddr_reg:x16; val_offset:1888; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1888, x17, x15, 1888, x18)

inst_754:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x052debfe82e13 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x052debfe82e13 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe052debfe82e13; op2val:0x7fe052debfe82e13; valaddr_reg:x16; val_offset:1904; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1904, x17, x15, 1904, x18)

inst_755:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x052debfe82e13 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x052debfe82e13 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe052debfe82e13; op2val:0x7fe052debfe82e13; valaddr_reg:x16; val_offset:1920; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1920, x17, x15, 1920, x18)

inst_756:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xbd7ce681c543f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xbd7ce681c543f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbbd7ce681c543f; op2val:0x7fbbd7ce681c543f; valaddr_reg:x16; val_offset:1936; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1936, x17, x15, 1936, x18)

inst_757:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xbd7ce681c543f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xbd7ce681c543f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbbd7ce681c543f; op2val:0x7fbbd7ce681c543f; valaddr_reg:x16; val_offset:1952; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1952, x17, x15, 1952, x18)

inst_758:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xbd7ce681c543f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xbd7ce681c543f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbbd7ce681c543f; op2val:0x7fbbd7ce681c543f; valaddr_reg:x16; val_offset:1968; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1968, x17, x15, 1968, x18)

inst_759:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xbd7ce681c543f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xbd7ce681c543f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbbd7ce681c543f; op2val:0x7fbbd7ce681c543f; valaddr_reg:x16; val_offset:1984; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1984, x17, x15, 1984, x18)

inst_760:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xbd7ce681c543f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xbd7ce681c543f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbbd7ce681c543f; op2val:0x7fbbd7ce681c543f; valaddr_reg:x16; val_offset:2000; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 2000, x17, x15, 2000, x18)

inst_761:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xaf054e65e9fad and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xaf054e65e9fad and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdaf054e65e9fad; op2val:0x7fdaf054e65e9fad; valaddr_reg:x16; val_offset:2016; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_7)

inst_762:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xaf054e65e9fad and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xaf054e65e9fad and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdaf054e65e9fad; op2val:0x7fdaf054e65e9fad; valaddr_reg:x16; val_offset:0; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 0, x17, x15, 0, x18)

inst_763:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xaf054e65e9fad and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xaf054e65e9fad and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdaf054e65e9fad; op2val:0x7fdaf054e65e9fad; valaddr_reg:x16; val_offset:16; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 16, x17, x15, 16, x18)

inst_764:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xaf054e65e9fad and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xaf054e65e9fad and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdaf054e65e9fad; op2val:0x7fdaf054e65e9fad; valaddr_reg:x16; val_offset:32; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 32, x17, x15, 32, x18)

inst_765:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xaf054e65e9fad and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xaf054e65e9fad and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdaf054e65e9fad; op2val:0x7fdaf054e65e9fad; valaddr_reg:x16; val_offset:48; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 48, x17, x15, 48, x18)

inst_766:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x833a9a7efc6ff and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x833a9a7efc6ff and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9833a9a7efc6ff; op2val:0x7f9833a9a7efc6ff; valaddr_reg:x16; val_offset:64; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 64, x17, x15, 64, x18)

inst_767:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x833a9a7efc6ff and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x833a9a7efc6ff and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9833a9a7efc6ff; op2val:0x7f9833a9a7efc6ff; valaddr_reg:x16; val_offset:80; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 80, x17, x15, 80, x18)

inst_768:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x833a9a7efc6ff and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x833a9a7efc6ff and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9833a9a7efc6ff; op2val:0x7f9833a9a7efc6ff; valaddr_reg:x16; val_offset:96; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 96, x17, x15, 96, x18)

inst_769:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x833a9a7efc6ff and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x833a9a7efc6ff and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9833a9a7efc6ff; op2val:0x7f9833a9a7efc6ff; valaddr_reg:x16; val_offset:112; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 112, x17, x15, 112, x18)

inst_770:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x833a9a7efc6ff and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x833a9a7efc6ff and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9833a9a7efc6ff; op2val:0x7f9833a9a7efc6ff; valaddr_reg:x16; val_offset:128; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 128, x17, x15, 128, x18)

inst_771:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x49bad4bf8d1a9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x49bad4bf8d1a9 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd49bad4bf8d1a9; op2val:0x7fd49bad4bf8d1a9; valaddr_reg:x16; val_offset:144; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 144, x17, x15, 144, x18)

inst_772:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x49bad4bf8d1a9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x49bad4bf8d1a9 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd49bad4bf8d1a9; op2val:0x7fd49bad4bf8d1a9; valaddr_reg:x16; val_offset:160; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 160, x17, x15, 160, x18)

inst_773:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x49bad4bf8d1a9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x49bad4bf8d1a9 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd49bad4bf8d1a9; op2val:0x7fd49bad4bf8d1a9; valaddr_reg:x16; val_offset:176; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 176, x17, x15, 176, x18)

inst_774:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x49bad4bf8d1a9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x49bad4bf8d1a9 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd49bad4bf8d1a9; op2val:0x7fd49bad4bf8d1a9; valaddr_reg:x16; val_offset:192; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 192, x17, x15, 192, x18)

inst_775:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x49bad4bf8d1a9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x49bad4bf8d1a9 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd49bad4bf8d1a9; op2val:0x7fd49bad4bf8d1a9; valaddr_reg:x16; val_offset:208; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 208, x17, x15, 208, x18)

inst_776:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6c5583d2d8f82 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6c5583d2d8f82 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6c5583d2d8f82; op2val:0x7fe6c5583d2d8f82; valaddr_reg:x16; val_offset:224; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 224, x17, x15, 224, x18)

inst_777:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6c5583d2d8f82 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6c5583d2d8f82 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6c5583d2d8f82; op2val:0x7fe6c5583d2d8f82; valaddr_reg:x16; val_offset:240; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 240, x17, x15, 240, x18)

inst_778:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6c5583d2d8f82 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6c5583d2d8f82 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6c5583d2d8f82; op2val:0x7fe6c5583d2d8f82; valaddr_reg:x16; val_offset:256; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 256, x17, x15, 256, x18)

inst_779:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6c5583d2d8f82 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6c5583d2d8f82 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6c5583d2d8f82; op2val:0x7fe6c5583d2d8f82; valaddr_reg:x16; val_offset:272; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 272, x17, x15, 272, x18)

inst_780:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6c5583d2d8f82 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x6c5583d2d8f82 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6c5583d2d8f82; op2val:0x7fe6c5583d2d8f82; valaddr_reg:x16; val_offset:288; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 288, x17, x15, 288, x18)

inst_781:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x585c60a81aa3f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x585c60a81aa3f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc585c60a81aa3f; op2val:0x7fc585c60a81aa3f; valaddr_reg:x16; val_offset:304; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 304, x17, x15, 304, x18)

inst_782:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x585c60a81aa3f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x585c60a81aa3f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc585c60a81aa3f; op2val:0x7fc585c60a81aa3f; valaddr_reg:x16; val_offset:320; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 320, x17, x15, 320, x18)

inst_783:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x585c60a81aa3f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x585c60a81aa3f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc585c60a81aa3f; op2val:0x7fc585c60a81aa3f; valaddr_reg:x16; val_offset:336; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 336, x17, x15, 336, x18)

inst_784:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x585c60a81aa3f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x585c60a81aa3f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc585c60a81aa3f; op2val:0x7fc585c60a81aa3f; valaddr_reg:x16; val_offset:352; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 352, x17, x15, 352, x18)

inst_785:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x585c60a81aa3f and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x585c60a81aa3f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc585c60a81aa3f; op2val:0x7fc585c60a81aa3f; valaddr_reg:x16; val_offset:368; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 368, x17, x15, 368, x18)

inst_786:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x46e9bf4155d7b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x46e9bf4155d7b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc46e9bf4155d7b; op2val:0x7fc46e9bf4155d7b; valaddr_reg:x16; val_offset:384; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 384, x17, x15, 384, x18)

inst_787:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x46e9bf4155d7b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x46e9bf4155d7b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc46e9bf4155d7b; op2val:0x7fc46e9bf4155d7b; valaddr_reg:x16; val_offset:400; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 400, x17, x15, 400, x18)

inst_788:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x46e9bf4155d7b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x46e9bf4155d7b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc46e9bf4155d7b; op2val:0x7fc46e9bf4155d7b; valaddr_reg:x16; val_offset:416; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 416, x17, x15, 416, x18)

inst_789:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x46e9bf4155d7b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x46e9bf4155d7b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc46e9bf4155d7b; op2val:0x7fc46e9bf4155d7b; valaddr_reg:x16; val_offset:432; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 432, x17, x15, 432, x18)

inst_790:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x46e9bf4155d7b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x46e9bf4155d7b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc46e9bf4155d7b; op2val:0x7fc46e9bf4155d7b; valaddr_reg:x16; val_offset:448; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 448, x17, x15, 448, x18)

inst_791:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x60b0632528095 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x60b0632528095 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd60b0632528095; op2val:0x7fd60b0632528095; valaddr_reg:x16; val_offset:464; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 464, x17, x15, 464, x18)

inst_792:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x60b0632528095 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x60b0632528095 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd60b0632528095; op2val:0x7fd60b0632528095; valaddr_reg:x16; val_offset:480; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 480, x17, x15, 480, x18)

inst_793:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x60b0632528095 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x60b0632528095 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd60b0632528095; op2val:0x7fd60b0632528095; valaddr_reg:x16; val_offset:496; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 496, x17, x15, 496, x18)

inst_794:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x60b0632528095 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x60b0632528095 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd60b0632528095; op2val:0x7fd60b0632528095; valaddr_reg:x16; val_offset:512; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 512, x17, x15, 512, x18)

inst_795:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x60b0632528095 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x60b0632528095 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd60b0632528095; op2val:0x7fd60b0632528095; valaddr_reg:x16; val_offset:528; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 528, x17, x15, 528, x18)

inst_796:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xc07725983617f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xc07725983617f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbc07725983617f; op2val:0x7fbc07725983617f; valaddr_reg:x16; val_offset:544; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 544, x17, x15, 544, x18)

inst_797:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xc07725983617f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xc07725983617f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbc07725983617f; op2val:0x7fbc07725983617f; valaddr_reg:x16; val_offset:560; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 560, x17, x15, 560, x18)

inst_798:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xc07725983617f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xc07725983617f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbc07725983617f; op2val:0x7fbc07725983617f; valaddr_reg:x16; val_offset:576; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 576, x17, x15, 576, x18)

inst_799:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xc07725983617f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xc07725983617f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbc07725983617f; op2val:0x7fbc07725983617f; valaddr_reg:x16; val_offset:592; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 592, x17, x15, 592, x18)

inst_800:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xc07725983617f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xc07725983617f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbc07725983617f; op2val:0x7fbc07725983617f; valaddr_reg:x16; val_offset:608; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 608, x17, x15, 608, x18)

inst_801:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x82dc4511ff204 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x82dc4511ff204 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe82dc4511ff204; op2val:0x7fe82dc4511ff204; valaddr_reg:x16; val_offset:624; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 624, x17, x15, 624, x18)

inst_802:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x82dc4511ff204 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x82dc4511ff204 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe82dc4511ff204; op2val:0x7fe82dc4511ff204; valaddr_reg:x16; val_offset:640; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 640, x17, x15, 640, x18)

inst_803:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x82dc4511ff204 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x82dc4511ff204 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe82dc4511ff204; op2val:0x7fe82dc4511ff204; valaddr_reg:x16; val_offset:656; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 656, x17, x15, 656, x18)

inst_804:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x82dc4511ff204 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x82dc4511ff204 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe82dc4511ff204; op2val:0x7fe82dc4511ff204; valaddr_reg:x16; val_offset:672; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 672, x17, x15, 672, x18)

inst_805:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x82dc4511ff204 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x82dc4511ff204 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe82dc4511ff204; op2val:0x7fe82dc4511ff204; valaddr_reg:x16; val_offset:688; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 688, x17, x15, 688, x18)

inst_806:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x1175939fbdd3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x1175939fbdd3f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f91175939fbdd3f; op2val:0x7f91175939fbdd3f; valaddr_reg:x16; val_offset:704; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 704, x17, x15, 704, x18)

inst_807:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x1175939fbdd3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x1175939fbdd3f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f91175939fbdd3f; op2val:0x7f91175939fbdd3f; valaddr_reg:x16; val_offset:720; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 720, x17, x15, 720, x18)

inst_808:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x1175939fbdd3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x1175939fbdd3f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f91175939fbdd3f; op2val:0x7f91175939fbdd3f; valaddr_reg:x16; val_offset:736; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 736, x17, x15, 736, x18)

inst_809:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x1175939fbdd3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x1175939fbdd3f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f91175939fbdd3f; op2val:0x7f91175939fbdd3f; valaddr_reg:x16; val_offset:752; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 752, x17, x15, 752, x18)

inst_810:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x1175939fbdd3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0x1175939fbdd3f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f91175939fbdd3f; op2val:0x7f91175939fbdd3f; valaddr_reg:x16; val_offset:768; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 768, x17, x15, 768, x18)

inst_811:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x58a25604824f3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x58a25604824f3 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe58a25604824f3; op2val:0x7fe58a25604824f3; valaddr_reg:x16; val_offset:784; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 784, x17, x15, 784, x18)

inst_812:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x58a25604824f3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x58a25604824f3 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe58a25604824f3; op2val:0x7fe58a25604824f3; valaddr_reg:x16; val_offset:800; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 800, x17, x15, 800, x18)

inst_813:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x58a25604824f3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x58a25604824f3 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe58a25604824f3; op2val:0x7fe58a25604824f3; valaddr_reg:x16; val_offset:816; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 816, x17, x15, 816, x18)

inst_814:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x58a25604824f3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x58a25604824f3 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe58a25604824f3; op2val:0x7fe58a25604824f3; valaddr_reg:x16; val_offset:832; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 832, x17, x15, 832, x18)

inst_815:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x58a25604824f3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x58a25604824f3 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe58a25604824f3; op2val:0x7fe58a25604824f3; valaddr_reg:x16; val_offset:848; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 848, x17, x15, 848, x18)

inst_816:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x056bcd04279ed and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x056bcd04279ed and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd056bcd04279ed; op2val:0x7fd056bcd04279ed; valaddr_reg:x16; val_offset:864; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 864, x17, x15, 864, x18)

inst_817:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x056bcd04279ed and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x056bcd04279ed and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd056bcd04279ed; op2val:0x7fd056bcd04279ed; valaddr_reg:x16; val_offset:880; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 880, x17, x15, 880, x18)

inst_818:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x056bcd04279ed and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x056bcd04279ed and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd056bcd04279ed; op2val:0x7fd056bcd04279ed; valaddr_reg:x16; val_offset:896; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 896, x17, x15, 896, x18)

inst_819:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x056bcd04279ed and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x056bcd04279ed and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd056bcd04279ed; op2val:0x7fd056bcd04279ed; valaddr_reg:x16; val_offset:912; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 912, x17, x15, 912, x18)

inst_820:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x056bcd04279ed and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x056bcd04279ed and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd056bcd04279ed; op2val:0x7fd056bcd04279ed; valaddr_reg:x16; val_offset:928; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 928, x17, x15, 928, x18)

inst_821:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x981d2bf67b45e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x981d2bf67b45e and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe981d2bf67b45e; op2val:0x7fe981d2bf67b45e; valaddr_reg:x16; val_offset:944; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 944, x17, x15, 944, x18)

inst_822:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x981d2bf67b45e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x981d2bf67b45e and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe981d2bf67b45e; op2val:0x7fe981d2bf67b45e; valaddr_reg:x16; val_offset:960; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 960, x17, x15, 960, x18)

inst_823:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x981d2bf67b45e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x981d2bf67b45e and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe981d2bf67b45e; op2val:0x7fe981d2bf67b45e; valaddr_reg:x16; val_offset:976; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 976, x17, x15, 976, x18)

inst_824:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x981d2bf67b45e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x981d2bf67b45e and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe981d2bf67b45e; op2val:0x7fe981d2bf67b45e; valaddr_reg:x16; val_offset:992; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 992, x17, x15, 992, x18)

inst_825:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x981d2bf67b45e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x981d2bf67b45e and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe981d2bf67b45e; op2val:0x7fe981d2bf67b45e; valaddr_reg:x16; val_offset:1008; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1008, x17, x15, 1008, x18)

inst_826:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb8d62745dccc1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb8d62745dccc1 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb8d62745dccc1; op2val:0x7feb8d62745dccc1; valaddr_reg:x16; val_offset:1024; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1024, x17, x15, 1024, x18)

inst_827:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb8d62745dccc1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb8d62745dccc1 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb8d62745dccc1; op2val:0x7feb8d62745dccc1; valaddr_reg:x16; val_offset:1040; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1040, x17, x15, 1040, x18)

inst_828:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb8d62745dccc1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb8d62745dccc1 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb8d62745dccc1; op2val:0x7feb8d62745dccc1; valaddr_reg:x16; val_offset:1056; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1056, x17, x15, 1056, x18)

inst_829:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb8d62745dccc1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb8d62745dccc1 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb8d62745dccc1; op2val:0x7feb8d62745dccc1; valaddr_reg:x16; val_offset:1072; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1072, x17, x15, 1072, x18)

inst_830:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb8d62745dccc1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb8d62745dccc1 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb8d62745dccc1; op2val:0x7feb8d62745dccc1; valaddr_reg:x16; val_offset:1088; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1088, x17, x15, 1088, x18)

inst_831:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6aedbc8cfe5cb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x6aedbc8cfe5cb and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6aedbc8cfe5cb; op2val:0x7fc6aedbc8cfe5cb; valaddr_reg:x16; val_offset:1104; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1104, x17, x15, 1104, x18)

inst_832:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6aedbc8cfe5cb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x6aedbc8cfe5cb and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6aedbc8cfe5cb; op2val:0x7fc6aedbc8cfe5cb; valaddr_reg:x16; val_offset:1120; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1120, x17, x15, 1120, x18)

inst_833:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6aedbc8cfe5cb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x6aedbc8cfe5cb and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6aedbc8cfe5cb; op2val:0x7fc6aedbc8cfe5cb; valaddr_reg:x16; val_offset:1136; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1136, x17, x15, 1136, x18)

inst_834:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6aedbc8cfe5cb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x6aedbc8cfe5cb and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6aedbc8cfe5cb; op2val:0x7fc6aedbc8cfe5cb; valaddr_reg:x16; val_offset:1152; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1152, x17, x15, 1152, x18)

inst_835:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6aedbc8cfe5cb and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x6aedbc8cfe5cb and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6aedbc8cfe5cb; op2val:0x7fc6aedbc8cfe5cb; valaddr_reg:x16; val_offset:1168; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1168, x17, x15, 1168, x18)

inst_836:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xca57966fc21ff and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xca57966fc21ff and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9ca57966fc21ff; op2val:0x7f9ca57966fc21ff; valaddr_reg:x16; val_offset:1184; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1184, x17, x15, 1184, x18)

inst_837:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xca57966fc21ff and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xca57966fc21ff and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9ca57966fc21ff; op2val:0x7f9ca57966fc21ff; valaddr_reg:x16; val_offset:1200; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1200, x17, x15, 1200, x18)

inst_838:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xca57966fc21ff and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xca57966fc21ff and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9ca57966fc21ff; op2val:0x7f9ca57966fc21ff; valaddr_reg:x16; val_offset:1216; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1216, x17, x15, 1216, x18)

inst_839:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xca57966fc21ff and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xca57966fc21ff and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9ca57966fc21ff; op2val:0x7f9ca57966fc21ff; valaddr_reg:x16; val_offset:1232; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1232, x17, x15, 1232, x18)

inst_840:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xca57966fc21ff and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xca57966fc21ff and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9ca57966fc21ff; op2val:0x7f9ca57966fc21ff; valaddr_reg:x16; val_offset:1248; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1248, x17, x15, 1248, x18)

inst_841:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x39935e95315b1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x39935e95315b1 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe39935e95315b1; op2val:0x7fe39935e95315b1; valaddr_reg:x16; val_offset:1264; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1264, x17, x15, 1264, x18)

inst_842:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x39935e95315b1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x39935e95315b1 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe39935e95315b1; op2val:0x7fe39935e95315b1; valaddr_reg:x16; val_offset:1280; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1280, x17, x15, 1280, x18)

inst_843:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x39935e95315b1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x39935e95315b1 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe39935e95315b1; op2val:0x7fe39935e95315b1; valaddr_reg:x16; val_offset:1296; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1296, x17, x15, 1296, x18)

inst_844:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x39935e95315b1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x39935e95315b1 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe39935e95315b1; op2val:0x7fe39935e95315b1; valaddr_reg:x16; val_offset:1312; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1312, x17, x15, 1312, x18)

inst_845:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x39935e95315b1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x39935e95315b1 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe39935e95315b1; op2val:0x7fe39935e95315b1; valaddr_reg:x16; val_offset:1328; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1328, x17, x15, 1328, x18)

inst_846:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x13b37e2291279 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x13b37e2291279 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe13b37e2291279; op2val:0x7fe13b37e2291279; valaddr_reg:x16; val_offset:1344; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1344, x17, x15, 1344, x18)

inst_847:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x13b37e2291279 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x13b37e2291279 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe13b37e2291279; op2val:0x7fe13b37e2291279; valaddr_reg:x16; val_offset:1360; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1360, x17, x15, 1360, x18)

inst_848:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x13b37e2291279 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x13b37e2291279 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe13b37e2291279; op2val:0x7fe13b37e2291279; valaddr_reg:x16; val_offset:1376; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1376, x17, x15, 1376, x18)

inst_849:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x13b37e2291279 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x13b37e2291279 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe13b37e2291279; op2val:0x7fe13b37e2291279; valaddr_reg:x16; val_offset:1392; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1392, x17, x15, 1392, x18)

inst_850:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x13b37e2291279 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x13b37e2291279 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe13b37e2291279; op2val:0x7fe13b37e2291279; valaddr_reg:x16; val_offset:1408; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1408, x17, x15, 1408, x18)

inst_851:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6d5a59350bdcb and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x6d5a59350bdcb and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6d5a59350bdcb; op2val:0x7fd6d5a59350bdcb; valaddr_reg:x16; val_offset:1424; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1424, x17, x15, 1424, x18)

inst_852:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6d5a59350bdcb and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x6d5a59350bdcb and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6d5a59350bdcb; op2val:0x7fd6d5a59350bdcb; valaddr_reg:x16; val_offset:1440; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1440, x17, x15, 1440, x18)

inst_853:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6d5a59350bdcb and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x6d5a59350bdcb and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6d5a59350bdcb; op2val:0x7fd6d5a59350bdcb; valaddr_reg:x16; val_offset:1456; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1456, x17, x15, 1456, x18)

inst_854:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6d5a59350bdcb and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x6d5a59350bdcb and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6d5a59350bdcb; op2val:0x7fd6d5a59350bdcb; valaddr_reg:x16; val_offset:1472; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1472, x17, x15, 1472, x18)

inst_855:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6d5a59350bdcb and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x6d5a59350bdcb and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6d5a59350bdcb; op2val:0x7fd6d5a59350bdcb; valaddr_reg:x16; val_offset:1488; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1488, x17, x15, 1488, x18)

inst_856:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x026ab89a75256 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x026ab89a75256 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe026ab89a75256; op2val:0x7fe026ab89a75256; valaddr_reg:x16; val_offset:1504; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1504, x17, x15, 1504, x18)

inst_857:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x026ab89a75256 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x026ab89a75256 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe026ab89a75256; op2val:0x7fe026ab89a75256; valaddr_reg:x16; val_offset:1520; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1520, x17, x15, 1520, x18)

inst_858:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x026ab89a75256 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x026ab89a75256 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe026ab89a75256; op2val:0x7fe026ab89a75256; valaddr_reg:x16; val_offset:1536; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1536, x17, x15, 1536, x18)

inst_859:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x026ab89a75256 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x026ab89a75256 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe026ab89a75256; op2val:0x7fe026ab89a75256; valaddr_reg:x16; val_offset:1552; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1552, x17, x15, 1552, x18)

inst_860:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x026ab89a75256 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x026ab89a75256 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe026ab89a75256; op2val:0x7fe026ab89a75256; valaddr_reg:x16; val_offset:1568; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1568, x17, x15, 1568, x18)

inst_861:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x23d6f3e37b4f1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x23d6f3e37b4f1 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe23d6f3e37b4f1; op2val:0x7fe23d6f3e37b4f1; valaddr_reg:x16; val_offset:1584; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1584, x17, x15, 1584, x18)

inst_862:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x23d6f3e37b4f1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x23d6f3e37b4f1 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe23d6f3e37b4f1; op2val:0x7fe23d6f3e37b4f1; valaddr_reg:x16; val_offset:1600; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1600, x17, x15, 1600, x18)

inst_863:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x23d6f3e37b4f1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x23d6f3e37b4f1 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe23d6f3e37b4f1; op2val:0x7fe23d6f3e37b4f1; valaddr_reg:x16; val_offset:1616; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1616, x17, x15, 1616, x18)

inst_864:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x23d6f3e37b4f1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x23d6f3e37b4f1 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe23d6f3e37b4f1; op2val:0x7fe23d6f3e37b4f1; valaddr_reg:x16; val_offset:1632; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1632, x17, x15, 1632, x18)

inst_865:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x23d6f3e37b4f1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x23d6f3e37b4f1 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe23d6f3e37b4f1; op2val:0x7fe23d6f3e37b4f1; valaddr_reg:x16; val_offset:1648; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1648, x17, x15, 1648, x18)

inst_866:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xcbc315eca5f3f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0xcbc315eca5f3f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7facbc315eca5f3f; op2val:0x7facbc315eca5f3f; valaddr_reg:x16; val_offset:1664; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1664, x17, x15, 1664, x18)

inst_867:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xcbc315eca5f3f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0xcbc315eca5f3f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7facbc315eca5f3f; op2val:0x7facbc315eca5f3f; valaddr_reg:x16; val_offset:1680; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1680, x17, x15, 1680, x18)

inst_868:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xcbc315eca5f3f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0xcbc315eca5f3f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7facbc315eca5f3f; op2val:0x7facbc315eca5f3f; valaddr_reg:x16; val_offset:1696; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1696, x17, x15, 1696, x18)

inst_869:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xcbc315eca5f3f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0xcbc315eca5f3f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7facbc315eca5f3f; op2val:0x7facbc315eca5f3f; valaddr_reg:x16; val_offset:1712; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1712, x17, x15, 1712, x18)

inst_870:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xcbc315eca5f3f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0xcbc315eca5f3f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7facbc315eca5f3f; op2val:0x7facbc315eca5f3f; valaddr_reg:x16; val_offset:1728; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1728, x17, x15, 1728, x18)

inst_871:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1f6a4c4d26ab9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1f6a4c4d26ab9 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1f6a4c4d26ab9; op2val:0x7fe1f6a4c4d26ab9; valaddr_reg:x16; val_offset:1744; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1744, x17, x15, 1744, x18)

inst_872:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1f6a4c4d26ab9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1f6a4c4d26ab9 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1f6a4c4d26ab9; op2val:0x7fe1f6a4c4d26ab9; valaddr_reg:x16; val_offset:1760; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1760, x17, x15, 1760, x18)

inst_873:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1f6a4c4d26ab9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1f6a4c4d26ab9 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1f6a4c4d26ab9; op2val:0x7fe1f6a4c4d26ab9; valaddr_reg:x16; val_offset:1776; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1776, x17, x15, 1776, x18)

inst_874:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1f6a4c4d26ab9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1f6a4c4d26ab9 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1f6a4c4d26ab9; op2val:0x7fe1f6a4c4d26ab9; valaddr_reg:x16; val_offset:1792; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1792, x17, x15, 1792, x18)

inst_875:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1f6a4c4d26ab9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x1f6a4c4d26ab9 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1f6a4c4d26ab9; op2val:0x7fe1f6a4c4d26ab9; valaddr_reg:x16; val_offset:1808; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1808, x17, x15, 1808, x18)

inst_876:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9e4795c8459f5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9e4795c8459f5 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9e4795c8459f5; op2val:0x7fe9e4795c8459f5; valaddr_reg:x16; val_offset:1824; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1824, x17, x15, 1824, x18)

inst_877:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9e4795c8459f5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9e4795c8459f5 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9e4795c8459f5; op2val:0x7fe9e4795c8459f5; valaddr_reg:x16; val_offset:1840; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1840, x17, x15, 1840, x18)

inst_878:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9e4795c8459f5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9e4795c8459f5 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9e4795c8459f5; op2val:0x7fe9e4795c8459f5; valaddr_reg:x16; val_offset:1856; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1856, x17, x15, 1856, x18)

inst_879:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9e4795c8459f5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9e4795c8459f5 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9e4795c8459f5; op2val:0x7fe9e4795c8459f5; valaddr_reg:x16; val_offset:1872; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1872, x17, x15, 1872, x18)

inst_880:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9e4795c8459f5 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x9e4795c8459f5 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9e4795c8459f5; op2val:0x7fe9e4795c8459f5; valaddr_reg:x16; val_offset:1888; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1888, x17, x15, 1888, x18)

inst_881:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc5b9547c0fb71 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc5b9547c0fb71 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec5b9547c0fb71; op2val:0x7fec5b9547c0fb71; valaddr_reg:x16; val_offset:1904; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1904, x17, x15, 1904, x18)

inst_882:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc5b9547c0fb71 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc5b9547c0fb71 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec5b9547c0fb71; op2val:0x7fec5b9547c0fb71; valaddr_reg:x16; val_offset:1920; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1920, x17, x15, 1920, x18)

inst_883:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc5b9547c0fb71 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc5b9547c0fb71 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec5b9547c0fb71; op2val:0x7fec5b9547c0fb71; valaddr_reg:x16; val_offset:1936; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1936, x17, x15, 1936, x18)

inst_884:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc5b9547c0fb71 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc5b9547c0fb71 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec5b9547c0fb71; op2val:0x7fec5b9547c0fb71; valaddr_reg:x16; val_offset:1952; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1952, x17, x15, 1952, x18)

inst_885:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc5b9547c0fb71 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc5b9547c0fb71 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec5b9547c0fb71; op2val:0x7fec5b9547c0fb71; valaddr_reg:x16; val_offset:1968; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1968, x17, x15, 1968, x18)

inst_886:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x913b4236d8411 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x913b4236d8411 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe913b4236d8411; op2val:0x7fe913b4236d8411; valaddr_reg:x16; val_offset:1984; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1984, x17, x15, 1984, x18)

inst_887:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x913b4236d8411 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x913b4236d8411 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe913b4236d8411; op2val:0x7fe913b4236d8411; valaddr_reg:x16; val_offset:2000; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 2000, x17, x15, 2000, x18)

inst_888:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x913b4236d8411 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x913b4236d8411 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe913b4236d8411; op2val:0x7fe913b4236d8411; valaddr_reg:x16; val_offset:2016; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_8)

inst_889:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x913b4236d8411 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x913b4236d8411 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe913b4236d8411; op2val:0x7fe913b4236d8411; valaddr_reg:x16; val_offset:0; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 0, x17, x15, 0, x18)

inst_890:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x913b4236d8411 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x913b4236d8411 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe913b4236d8411; op2val:0x7fe913b4236d8411; valaddr_reg:x16; val_offset:16; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 16, x17, x15, 16, x18)

inst_891:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xea0b252eae7e0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xea0b252eae7e0 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feea0b252eae7e0; op2val:0x7feea0b252eae7e0; valaddr_reg:x16; val_offset:32; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 32, x17, x15, 32, x18)

inst_892:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xea0b252eae7e0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xea0b252eae7e0 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feea0b252eae7e0; op2val:0x7feea0b252eae7e0; valaddr_reg:x16; val_offset:48; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 48, x17, x15, 48, x18)

inst_893:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xea0b252eae7e0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xea0b252eae7e0 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feea0b252eae7e0; op2val:0x7feea0b252eae7e0; valaddr_reg:x16; val_offset:64; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 64, x17, x15, 64, x18)

inst_894:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xea0b252eae7e0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xea0b252eae7e0 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feea0b252eae7e0; op2val:0x7feea0b252eae7e0; valaddr_reg:x16; val_offset:80; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 80, x17, x15, 80, x18)

inst_895:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xea0b252eae7e0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xea0b252eae7e0 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feea0b252eae7e0; op2val:0x7feea0b252eae7e0; valaddr_reg:x16; val_offset:96; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 96, x17, x15, 96, x18)

inst_896:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x13bdffd461269 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x13bdffd461269 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd13bdffd461269; op2val:0x7fd13bdffd461269; valaddr_reg:x16; val_offset:112; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 112, x17, x15, 112, x18)

inst_897:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x13bdffd461269 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x13bdffd461269 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd13bdffd461269; op2val:0x7fd13bdffd461269; valaddr_reg:x16; val_offset:128; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 128, x17, x15, 128, x18)

inst_898:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x13bdffd461269 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x13bdffd461269 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd13bdffd461269; op2val:0x7fd13bdffd461269; valaddr_reg:x16; val_offset:144; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 144, x17, x15, 144, x18)

inst_899:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x13bdffd461269 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x13bdffd461269 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd13bdffd461269; op2val:0x7fd13bdffd461269; valaddr_reg:x16; val_offset:160; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 160, x17, x15, 160, x18)

inst_900:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x13bdffd461269 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x13bdffd461269 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd13bdffd461269; op2val:0x7fd13bdffd461269; valaddr_reg:x16; val_offset:176; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 176, x17, x15, 176, x18)

inst_901:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x27d4b8969c0b2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x27d4b8969c0b2 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe27d4b8969c0b2; op2val:0x7fe27d4b8969c0b2; valaddr_reg:x16; val_offset:192; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 192, x17, x15, 192, x18)

inst_902:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x27d4b8969c0b2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x27d4b8969c0b2 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe27d4b8969c0b2; op2val:0x7fe27d4b8969c0b2; valaddr_reg:x16; val_offset:208; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 208, x17, x15, 208, x18)

inst_903:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x27d4b8969c0b2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x27d4b8969c0b2 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe27d4b8969c0b2; op2val:0x7fe27d4b8969c0b2; valaddr_reg:x16; val_offset:224; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 224, x17, x15, 224, x18)

inst_904:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x27d4b8969c0b2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x27d4b8969c0b2 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe27d4b8969c0b2; op2val:0x7fe27d4b8969c0b2; valaddr_reg:x16; val_offset:240; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 240, x17, x15, 240, x18)

inst_905:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x27d4b8969c0b2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x27d4b8969c0b2 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe27d4b8969c0b2; op2val:0x7fe27d4b8969c0b2; valaddr_reg:x16; val_offset:256; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 256, x17, x15, 256, x18)

inst_906:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x070d1456013e3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x070d1456013e3 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe070d1456013e3; op2val:0x7fe070d1456013e3; valaddr_reg:x16; val_offset:272; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 272, x17, x15, 272, x18)

inst_907:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x070d1456013e3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x070d1456013e3 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe070d1456013e3; op2val:0x7fe070d1456013e3; valaddr_reg:x16; val_offset:288; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 288, x17, x15, 288, x18)

inst_908:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x070d1456013e3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x070d1456013e3 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe070d1456013e3; op2val:0x7fe070d1456013e3; valaddr_reg:x16; val_offset:304; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 304, x17, x15, 304, x18)

inst_909:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x070d1456013e3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x070d1456013e3 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe070d1456013e3; op2val:0x7fe070d1456013e3; valaddr_reg:x16; val_offset:320; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 320, x17, x15, 320, x18)

inst_910:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x070d1456013e3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x070d1456013e3 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe070d1456013e3; op2val:0x7fe070d1456013e3; valaddr_reg:x16; val_offset:336; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 336, x17, x15, 336, x18)

inst_911:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb877e6e317fa2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb877e6e317fa2 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb877e6e317fa2; op2val:0x7feb877e6e317fa2; valaddr_reg:x16; val_offset:352; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 352, x17, x15, 352, x18)

inst_912:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb877e6e317fa2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb877e6e317fa2 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb877e6e317fa2; op2val:0x7feb877e6e317fa2; valaddr_reg:x16; val_offset:368; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 368, x17, x15, 368, x18)

inst_913:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb877e6e317fa2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb877e6e317fa2 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb877e6e317fa2; op2val:0x7feb877e6e317fa2; valaddr_reg:x16; val_offset:384; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 384, x17, x15, 384, x18)

inst_914:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb877e6e317fa2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb877e6e317fa2 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb877e6e317fa2; op2val:0x7feb877e6e317fa2; valaddr_reg:x16; val_offset:400; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 400, x17, x15, 400, x18)

inst_915:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb877e6e317fa2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xb877e6e317fa2 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb877e6e317fa2; op2val:0x7feb877e6e317fa2; valaddr_reg:x16; val_offset:416; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 416, x17, x15, 416, x18)

inst_916:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8a82024cc4e03 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8a82024cc4e03 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8a82024cc4e03; op2val:0x7fe8a82024cc4e03; valaddr_reg:x16; val_offset:432; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 432, x17, x15, 432, x18)

inst_917:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8a82024cc4e03 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8a82024cc4e03 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8a82024cc4e03; op2val:0x7fe8a82024cc4e03; valaddr_reg:x16; val_offset:448; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 448, x17, x15, 448, x18)

inst_918:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8a82024cc4e03 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8a82024cc4e03 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8a82024cc4e03; op2val:0x7fe8a82024cc4e03; valaddr_reg:x16; val_offset:464; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 464, x17, x15, 464, x18)

inst_919:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8a82024cc4e03 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8a82024cc4e03 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8a82024cc4e03; op2val:0x7fe8a82024cc4e03; valaddr_reg:x16; val_offset:480; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 480, x17, x15, 480, x18)

inst_920:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8a82024cc4e03 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x8a82024cc4e03 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8a82024cc4e03; op2val:0x7fe8a82024cc4e03; valaddr_reg:x16; val_offset:496; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 496, x17, x15, 496, x18)

inst_921:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0125698e86242 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0125698e86242 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0125698e86242; op2val:0x7fe0125698e86242; valaddr_reg:x16; val_offset:512; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 512, x17, x15, 512, x18)

inst_922:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0125698e86242 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0125698e86242 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0125698e86242; op2val:0x7fe0125698e86242; valaddr_reg:x16; val_offset:528; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 528, x17, x15, 528, x18)

inst_923:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0125698e86242 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0125698e86242 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0125698e86242; op2val:0x7fe0125698e86242; valaddr_reg:x16; val_offset:544; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 544, x17, x15, 544, x18)

inst_924:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0125698e86242 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0125698e86242 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0125698e86242; op2val:0x7fe0125698e86242; valaddr_reg:x16; val_offset:560; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 560, x17, x15, 560, x18)

inst_925:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0125698e86242 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0125698e86242 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0125698e86242; op2val:0x7fe0125698e86242; valaddr_reg:x16; val_offset:576; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 576, x17, x15, 576, x18)

inst_926:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x930bcbd2d6035 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x930bcbd2d6035 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd930bcbd2d6035; op2val:0x7fd930bcbd2d6035; valaddr_reg:x16; val_offset:592; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 592, x17, x15, 592, x18)

inst_927:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x930bcbd2d6035 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x930bcbd2d6035 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd930bcbd2d6035; op2val:0x7fd930bcbd2d6035; valaddr_reg:x16; val_offset:608; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 608, x17, x15, 608, x18)

inst_928:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x930bcbd2d6035 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x930bcbd2d6035 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd930bcbd2d6035; op2val:0x7fd930bcbd2d6035; valaddr_reg:x16; val_offset:624; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 624, x17, x15, 624, x18)

inst_929:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x930bcbd2d6035 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x930bcbd2d6035 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd930bcbd2d6035; op2val:0x7fd930bcbd2d6035; valaddr_reg:x16; val_offset:640; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 640, x17, x15, 640, x18)

inst_930:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x930bcbd2d6035 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x930bcbd2d6035 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd930bcbd2d6035; op2val:0x7fd930bcbd2d6035; valaddr_reg:x16; val_offset:656; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 656, x17, x15, 656, x18)

inst_931:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf7646167590ef and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf7646167590ef and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef7646167590ef; op2val:0x7fef7646167590ef; valaddr_reg:x16; val_offset:672; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 672, x17, x15, 672, x18)

inst_932:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf7646167590ef and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf7646167590ef and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef7646167590ef; op2val:0x7fef7646167590ef; valaddr_reg:x16; val_offset:688; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 688, x17, x15, 688, x18)

inst_933:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf7646167590ef and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf7646167590ef and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef7646167590ef; op2val:0x7fef7646167590ef; valaddr_reg:x16; val_offset:704; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 704, x17, x15, 704, x18)

inst_934:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf7646167590ef and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf7646167590ef and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef7646167590ef; op2val:0x7fef7646167590ef; valaddr_reg:x16; val_offset:720; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 720, x17, x15, 720, x18)

inst_935:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf7646167590ef and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xf7646167590ef and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef7646167590ef; op2val:0x7fef7646167590ef; valaddr_reg:x16; val_offset:736; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 736, x17, x15, 736, x18)

inst_936:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x643f753bef22f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x643f753bef22f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa643f753bef22f; op2val:0x7fa643f753bef22f; valaddr_reg:x16; val_offset:752; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 752, x17, x15, 752, x18)

inst_937:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x643f753bef22f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x643f753bef22f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa643f753bef22f; op2val:0x7fa643f753bef22f; valaddr_reg:x16; val_offset:768; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 768, x17, x15, 768, x18)

inst_938:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x643f753bef22f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x643f753bef22f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa643f753bef22f; op2val:0x7fa643f753bef22f; valaddr_reg:x16; val_offset:784; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 784, x17, x15, 784, x18)

inst_939:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x643f753bef22f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x643f753bef22f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa643f753bef22f; op2val:0x7fa643f753bef22f; valaddr_reg:x16; val_offset:800; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 800, x17, x15, 800, x18)

inst_940:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x643f753bef22f and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x643f753bef22f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa643f753bef22f; op2val:0x7fa643f753bef22f; valaddr_reg:x16; val_offset:816; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 816, x17, x15, 816, x18)

inst_941:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf57237ddcb451 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf57237ddcb451 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf57237ddcb451; op2val:0x7fdf57237ddcb451; valaddr_reg:x16; val_offset:832; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 832, x17, x15, 832, x18)

inst_942:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf57237ddcb451 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf57237ddcb451 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf57237ddcb451; op2val:0x7fdf57237ddcb451; valaddr_reg:x16; val_offset:848; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 848, x17, x15, 848, x18)

inst_943:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf57237ddcb451 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf57237ddcb451 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf57237ddcb451; op2val:0x7fdf57237ddcb451; valaddr_reg:x16; val_offset:864; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 864, x17, x15, 864, x18)

inst_944:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf57237ddcb451 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf57237ddcb451 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf57237ddcb451; op2val:0x7fdf57237ddcb451; valaddr_reg:x16; val_offset:880; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 880, x17, x15, 880, x18)

inst_945:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf57237ddcb451 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xf57237ddcb451 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf57237ddcb451; op2val:0x7fdf57237ddcb451; valaddr_reg:x16; val_offset:896; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 896, x17, x15, 896, x18)

inst_946:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0ab870b5c1c40 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0ab870b5c1c40 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0ab870b5c1c40; op2val:0x7fe0ab870b5c1c40; valaddr_reg:x16; val_offset:912; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 912, x17, x15, 912, x18)

inst_947:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0ab870b5c1c40 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0ab870b5c1c40 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0ab870b5c1c40; op2val:0x7fe0ab870b5c1c40; valaddr_reg:x16; val_offset:928; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 928, x17, x15, 928, x18)

inst_948:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0ab870b5c1c40 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0ab870b5c1c40 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0ab870b5c1c40; op2val:0x7fe0ab870b5c1c40; valaddr_reg:x16; val_offset:944; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 944, x17, x15, 944, x18)

inst_949:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0ab870b5c1c40 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0ab870b5c1c40 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0ab870b5c1c40; op2val:0x7fe0ab870b5c1c40; valaddr_reg:x16; val_offset:960; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 960, x17, x15, 960, x18)

inst_950:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0ab870b5c1c40 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x0ab870b5c1c40 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0ab870b5c1c40; op2val:0x7fe0ab870b5c1c40; valaddr_reg:x16; val_offset:976; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 976, x17, x15, 976, x18)

inst_951:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x04507a06e8587 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x04507a06e8587 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe04507a06e8587; op2val:0x7fe04507a06e8587; valaddr_reg:x16; val_offset:992; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 992, x17, x15, 992, x18)

inst_952:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x04507a06e8587 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x04507a06e8587 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe04507a06e8587; op2val:0x7fe04507a06e8587; valaddr_reg:x16; val_offset:1008; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1008, x17, x15, 1008, x18)

inst_953:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x04507a06e8587 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x04507a06e8587 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe04507a06e8587; op2val:0x7fe04507a06e8587; valaddr_reg:x16; val_offset:1024; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1024, x17, x15, 1024, x18)

inst_954:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x04507a06e8587 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x04507a06e8587 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe04507a06e8587; op2val:0x7fe04507a06e8587; valaddr_reg:x16; val_offset:1040; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1040, x17, x15, 1040, x18)

inst_955:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x04507a06e8587 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x04507a06e8587 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe04507a06e8587; op2val:0x7fe04507a06e8587; valaddr_reg:x16; val_offset:1056; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1056, x17, x15, 1056, x18)

inst_956:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7fb2260b115e9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x7fb2260b115e9 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7fb2260b115e9; op2val:0x7fd7fb2260b115e9; valaddr_reg:x16; val_offset:1072; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1072, x17, x15, 1072, x18)

inst_957:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7fb2260b115e9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x7fb2260b115e9 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7fb2260b115e9; op2val:0x7fd7fb2260b115e9; valaddr_reg:x16; val_offset:1088; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1088, x17, x15, 1088, x18)

inst_958:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7fb2260b115e9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x7fb2260b115e9 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7fb2260b115e9; op2val:0x7fd7fb2260b115e9; valaddr_reg:x16; val_offset:1104; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1104, x17, x15, 1104, x18)

inst_959:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7fb2260b115e9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x7fb2260b115e9 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7fb2260b115e9; op2val:0x7fd7fb2260b115e9; valaddr_reg:x16; val_offset:1120; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1120, x17, x15, 1120, x18)

inst_960:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7fb2260b115e9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x7fb2260b115e9 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7fb2260b115e9; op2val:0x7fd7fb2260b115e9; valaddr_reg:x16; val_offset:1136; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1136, x17, x15, 1136, x18)

inst_961:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x67f4f571a752e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x67f4f571a752e and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe67f4f571a752e; op2val:0x7fe67f4f571a752e; valaddr_reg:x16; val_offset:1152; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1152, x17, x15, 1152, x18)

inst_962:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x67f4f571a752e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x67f4f571a752e and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe67f4f571a752e; op2val:0x7fe67f4f571a752e; valaddr_reg:x16; val_offset:1168; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1168, x17, x15, 1168, x18)

inst_963:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x67f4f571a752e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x67f4f571a752e and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe67f4f571a752e; op2val:0x7fe67f4f571a752e; valaddr_reg:x16; val_offset:1184; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1184, x17, x15, 1184, x18)

inst_964:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x67f4f571a752e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x67f4f571a752e and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe67f4f571a752e; op2val:0x7fe67f4f571a752e; valaddr_reg:x16; val_offset:1200; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1200, x17, x15, 1200, x18)

inst_965:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x67f4f571a752e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x67f4f571a752e and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe67f4f571a752e; op2val:0x7fe67f4f571a752e; valaddr_reg:x16; val_offset:1216; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1216, x17, x15, 1216, x18)

inst_966:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6251b45dfbd3b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x6251b45dfbd3b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6251b45dfbd3b; op2val:0x7fc6251b45dfbd3b; valaddr_reg:x16; val_offset:1232; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1232, x17, x15, 1232, x18)

inst_967:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6251b45dfbd3b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x6251b45dfbd3b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6251b45dfbd3b; op2val:0x7fc6251b45dfbd3b; valaddr_reg:x16; val_offset:1248; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1248, x17, x15, 1248, x18)

inst_968:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6251b45dfbd3b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x6251b45dfbd3b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6251b45dfbd3b; op2val:0x7fc6251b45dfbd3b; valaddr_reg:x16; val_offset:1264; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1264, x17, x15, 1264, x18)

inst_969:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6251b45dfbd3b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x6251b45dfbd3b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6251b45dfbd3b; op2val:0x7fc6251b45dfbd3b; valaddr_reg:x16; val_offset:1280; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1280, x17, x15, 1280, x18)

inst_970:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6251b45dfbd3b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x6251b45dfbd3b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6251b45dfbd3b; op2val:0x7fc6251b45dfbd3b; valaddr_reg:x16; val_offset:1296; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1296, x17, x15, 1296, x18)

inst_971:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x98455e99dfdb1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x98455e99dfdb1 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe98455e99dfdb1; op2val:0x7fe98455e99dfdb1; valaddr_reg:x16; val_offset:1312; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1312, x17, x15, 1312, x18)

inst_972:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x98455e99dfdb1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x98455e99dfdb1 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe98455e99dfdb1; op2val:0x7fe98455e99dfdb1; valaddr_reg:x16; val_offset:1328; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1328, x17, x15, 1328, x18)

inst_973:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x98455e99dfdb1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x98455e99dfdb1 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe98455e99dfdb1; op2val:0x7fe98455e99dfdb1; valaddr_reg:x16; val_offset:1344; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1344, x17, x15, 1344, x18)

inst_974:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x98455e99dfdb1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x98455e99dfdb1 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe98455e99dfdb1; op2val:0x7fe98455e99dfdb1; valaddr_reg:x16; val_offset:1360; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1360, x17, x15, 1360, x18)

inst_975:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x98455e99dfdb1 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x98455e99dfdb1 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe98455e99dfdb1; op2val:0x7fe98455e99dfdb1; valaddr_reg:x16; val_offset:1376; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1376, x17, x15, 1376, x18)

inst_976:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x1ad5e9ebc09df and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x1ad5e9ebc09df and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa1ad5e9ebc09df; op2val:0x7fa1ad5e9ebc09df; valaddr_reg:x16; val_offset:1392; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1392, x17, x15, 1392, x18)

inst_977:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x1ad5e9ebc09df and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x1ad5e9ebc09df and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa1ad5e9ebc09df; op2val:0x7fa1ad5e9ebc09df; valaddr_reg:x16; val_offset:1408; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1408, x17, x15, 1408, x18)

inst_978:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x1ad5e9ebc09df and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x1ad5e9ebc09df and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa1ad5e9ebc09df; op2val:0x7fa1ad5e9ebc09df; valaddr_reg:x16; val_offset:1424; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1424, x17, x15, 1424, x18)

inst_979:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x1ad5e9ebc09df and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x1ad5e9ebc09df and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa1ad5e9ebc09df; op2val:0x7fa1ad5e9ebc09df; valaddr_reg:x16; val_offset:1440; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1440, x17, x15, 1440, x18)

inst_980:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x1ad5e9ebc09df and fs2 == 0 and fe2 == 0x7fa and fm2 == 0x1ad5e9ebc09df and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa1ad5e9ebc09df; op2val:0x7fa1ad5e9ebc09df; valaddr_reg:x16; val_offset:1456; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1456, x17, x15, 1456, x18)

inst_981:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x02b48f992cb49 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x02b48f992cb49 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe02b48f992cb49; op2val:0x7fe02b48f992cb49; valaddr_reg:x16; val_offset:1472; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1472, x17, x15, 1472, x18)

inst_982:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x02b48f992cb49 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x02b48f992cb49 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe02b48f992cb49; op2val:0x7fe02b48f992cb49; valaddr_reg:x16; val_offset:1488; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1488, x17, x15, 1488, x18)

inst_983:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x02b48f992cb49 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x02b48f992cb49 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe02b48f992cb49; op2val:0x7fe02b48f992cb49; valaddr_reg:x16; val_offset:1504; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1504, x17, x15, 1504, x18)

inst_984:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x02b48f992cb49 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x02b48f992cb49 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe02b48f992cb49; op2val:0x7fe02b48f992cb49; valaddr_reg:x16; val_offset:1520; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1520, x17, x15, 1520, x18)

inst_985:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x02b48f992cb49 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x02b48f992cb49 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe02b48f992cb49; op2val:0x7fe02b48f992cb49; valaddr_reg:x16; val_offset:1536; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1536, x17, x15, 1536, x18)

inst_986:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc3d4499ff58c3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc3d4499ff58c3 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec3d4499ff58c3; op2val:0x7fec3d4499ff58c3; valaddr_reg:x16; val_offset:1552; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1552, x17, x15, 1552, x18)

inst_987:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc3d4499ff58c3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc3d4499ff58c3 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec3d4499ff58c3; op2val:0x7fec3d4499ff58c3; valaddr_reg:x16; val_offset:1568; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1568, x17, x15, 1568, x18)

inst_988:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc3d4499ff58c3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc3d4499ff58c3 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec3d4499ff58c3; op2val:0x7fec3d4499ff58c3; valaddr_reg:x16; val_offset:1584; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1584, x17, x15, 1584, x18)

inst_989:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc3d4499ff58c3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc3d4499ff58c3 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec3d4499ff58c3; op2val:0x7fec3d4499ff58c3; valaddr_reg:x16; val_offset:1600; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1600, x17, x15, 1600, x18)

inst_990:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc3d4499ff58c3 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xc3d4499ff58c3 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec3d4499ff58c3; op2val:0x7fec3d4499ff58c3; valaddr_reg:x16; val_offset:1616; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1616, x17, x15, 1616, x18)

inst_991:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x36a63c245f557 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x36a63c245f557 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd36a63c245f557; op2val:0x7fd36a63c245f557; valaddr_reg:x16; val_offset:1632; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1632, x17, x15, 1632, x18)

inst_992:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x36a63c245f557 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x36a63c245f557 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd36a63c245f557; op2val:0x7fd36a63c245f557; valaddr_reg:x16; val_offset:1648; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1648, x17, x15, 1648, x18)

inst_993:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x36a63c245f557 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x36a63c245f557 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd36a63c245f557; op2val:0x7fd36a63c245f557; valaddr_reg:x16; val_offset:1664; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1664, x17, x15, 1664, x18)

inst_994:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x36a63c245f557 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x36a63c245f557 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd36a63c245f557; op2val:0x7fd36a63c245f557; valaddr_reg:x16; val_offset:1680; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1680, x17, x15, 1680, x18)

inst_995:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x36a63c245f557 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x36a63c245f557 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd36a63c245f557; op2val:0x7fd36a63c245f557; valaddr_reg:x16; val_offset:1696; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1696, x17, x15, 1696, x18)

inst_996:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa8fa703a4078c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa8fa703a4078c and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea8fa703a4078c; op2val:0x7fea8fa703a4078c; valaddr_reg:x16; val_offset:1712; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1712, x17, x15, 1712, x18)

inst_997:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa8fa703a4078c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa8fa703a4078c and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea8fa703a4078c; op2val:0x7fea8fa703a4078c; valaddr_reg:x16; val_offset:1728; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1728, x17, x15, 1728, x18)

inst_998:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa8fa703a4078c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa8fa703a4078c and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea8fa703a4078c; op2val:0x7fea8fa703a4078c; valaddr_reg:x16; val_offset:1744; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1744, x17, x15, 1744, x18)

inst_999:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa8fa703a4078c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa8fa703a4078c and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea8fa703a4078c; op2val:0x7fea8fa703a4078c; valaddr_reg:x16; val_offset:1760; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1760, x17, x15, 1760, x18)

inst_1000:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa8fa703a4078c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xa8fa703a4078c and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea8fa703a4078c; op2val:0x7fea8fa703a4078c; valaddr_reg:x16; val_offset:1776; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1776, x17, x15, 1776, x18)

inst_1001:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdf7523fde6c5d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xdf7523fde6c5d and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedf7523fde6c5d; op2val:0x7fedf7523fde6c5d; valaddr_reg:x16; val_offset:1792; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1792, x17, x15, 1792, x18)

inst_1002:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdf7523fde6c5d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xdf7523fde6c5d and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedf7523fde6c5d; op2val:0x7fedf7523fde6c5d; valaddr_reg:x16; val_offset:1808; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1808, x17, x15, 1808, x18)

inst_1003:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdf7523fde6c5d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xdf7523fde6c5d and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedf7523fde6c5d; op2val:0x7fedf7523fde6c5d; valaddr_reg:x16; val_offset:1824; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1824, x17, x15, 1824, x18)

inst_1004:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdf7523fde6c5d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xdf7523fde6c5d and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedf7523fde6c5d; op2val:0x7fedf7523fde6c5d; valaddr_reg:x16; val_offset:1840; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1840, x17, x15, 1840, x18)

inst_1005:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdf7523fde6c5d and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xdf7523fde6c5d and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedf7523fde6c5d; op2val:0x7fedf7523fde6c5d; valaddr_reg:x16; val_offset:1856; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1856, x17, x15, 1856, x18)

inst_1006:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7166677e49c3c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x7166677e49c3c and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7166677e49c3c; op2val:0x7fe7166677e49c3c; valaddr_reg:x16; val_offset:1872; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1872, x17, x15, 1872, x18)

inst_1007:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7166677e49c3c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x7166677e49c3c and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7166677e49c3c; op2val:0x7fe7166677e49c3c; valaddr_reg:x16; val_offset:1888; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1888, x17, x15, 1888, x18)

inst_1008:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7166677e49c3c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x7166677e49c3c and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7166677e49c3c; op2val:0x7fe7166677e49c3c; valaddr_reg:x16; val_offset:1904; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1904, x17, x15, 1904, x18)

inst_1009:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7166677e49c3c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x7166677e49c3c and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7166677e49c3c; op2val:0x7fe7166677e49c3c; valaddr_reg:x16; val_offset:1920; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1920, x17, x15, 1920, x18)

inst_1010:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7166677e49c3c and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x7166677e49c3c and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7166677e49c3c; op2val:0x7fe7166677e49c3c; valaddr_reg:x16; val_offset:1936; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1936, x17, x15, 1936, x18)

inst_1011:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xef2a4f7c7db7f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xef2a4f7c7db7f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbef2a4f7c7db7f; op2val:0x7fbef2a4f7c7db7f; valaddr_reg:x16; val_offset:1952; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1952, x17, x15, 1952, x18)

inst_1012:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xef2a4f7c7db7f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xef2a4f7c7db7f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbef2a4f7c7db7f; op2val:0x7fbef2a4f7c7db7f; valaddr_reg:x16; val_offset:1968; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1968, x17, x15, 1968, x18)

inst_1013:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xef2a4f7c7db7f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xef2a4f7c7db7f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbef2a4f7c7db7f; op2val:0x7fbef2a4f7c7db7f; valaddr_reg:x16; val_offset:1984; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1984, x17, x15, 1984, x18)

inst_1014:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xef2a4f7c7db7f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xef2a4f7c7db7f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbef2a4f7c7db7f; op2val:0x7fbef2a4f7c7db7f; valaddr_reg:x16; val_offset:2000; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 2000, x17, x15, 2000, x18)

inst_1015:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xef2a4f7c7db7f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0xef2a4f7c7db7f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbef2a4f7c7db7f; op2val:0x7fbef2a4f7c7db7f; valaddr_reg:x16; val_offset:2016; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_9)

inst_1016:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfc2ea66e5019e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfc2ea66e5019e and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefc2ea66e5019e; op2val:0x7fefc2ea66e5019e; valaddr_reg:x16; val_offset:0; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 0, x17, x15, 0, x18)

inst_1017:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfc2ea66e5019e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfc2ea66e5019e and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefc2ea66e5019e; op2val:0x7fefc2ea66e5019e; valaddr_reg:x16; val_offset:16; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 16, x17, x15, 16, x18)

inst_1018:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfc2ea66e5019e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfc2ea66e5019e and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefc2ea66e5019e; op2val:0x7fefc2ea66e5019e; valaddr_reg:x16; val_offset:32; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 32, x17, x15, 32, x18)

inst_1019:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfc2ea66e5019e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfc2ea66e5019e and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefc2ea66e5019e; op2val:0x7fefc2ea66e5019e; valaddr_reg:x16; val_offset:48; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 48, x17, x15, 48, x18)

inst_1020:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfc2ea66e5019e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfc2ea66e5019e and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefc2ea66e5019e; op2val:0x7fefc2ea66e5019e; valaddr_reg:x16; val_offset:64; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 64, x17, x15, 64, x18)

inst_1021:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x48dace8666677 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x48dace8666677 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe48dace8666677; op2val:0x7fe48dace8666677; valaddr_reg:x16; val_offset:80; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 80, x17, x15, 80, x18)

inst_1022:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x48dace8666677 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x48dace8666677 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe48dace8666677; op2val:0x7fe48dace8666677; valaddr_reg:x16; val_offset:96; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 96, x17, x15, 96, x18)

inst_1023:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x48dace8666677 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x48dace8666677 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe48dace8666677; op2val:0x7fe48dace8666677; valaddr_reg:x16; val_offset:112; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 112, x17, x15, 112, x18)

inst_1024:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x48dace8666677 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x48dace8666677 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe48dace8666677; op2val:0x7fe48dace8666677; valaddr_reg:x16; val_offset:128; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 128, x17, x15, 128, x18)

inst_1025:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x48dace8666677 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x48dace8666677 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe48dace8666677; op2val:0x7fe48dace8666677; valaddr_reg:x16; val_offset:144; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 144, x17, x15, 144, x18)

inst_1026:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xacd7053aa42a2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xacd7053aa42a2 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feacd7053aa42a2; op2val:0x7feacd7053aa42a2; valaddr_reg:x16; val_offset:160; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 160, x17, x15, 160, x18)

inst_1027:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xacd7053aa42a2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xacd7053aa42a2 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feacd7053aa42a2; op2val:0x7feacd7053aa42a2; valaddr_reg:x16; val_offset:176; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 176, x17, x15, 176, x18)

inst_1028:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xacd7053aa42a2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xacd7053aa42a2 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feacd7053aa42a2; op2val:0x7feacd7053aa42a2; valaddr_reg:x16; val_offset:192; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 192, x17, x15, 192, x18)

inst_1029:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xacd7053aa42a2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xacd7053aa42a2 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feacd7053aa42a2; op2val:0x7feacd7053aa42a2; valaddr_reg:x16; val_offset:208; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 208, x17, x15, 208, x18)

inst_1030:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xacd7053aa42a2 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xacd7053aa42a2 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feacd7053aa42a2; op2val:0x7feacd7053aa42a2; valaddr_reg:x16; val_offset:224; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 224, x17, x15, 224, x18)

inst_1031:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x28bc82f697c4d and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x28bc82f697c4d and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd28bc82f697c4d; op2val:0x7fd28bc82f697c4d; valaddr_reg:x16; val_offset:240; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 240, x17, x15, 240, x18)

inst_1032:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x28bc82f697c4d and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x28bc82f697c4d and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd28bc82f697c4d; op2val:0x7fd28bc82f697c4d; valaddr_reg:x16; val_offset:256; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 256, x17, x15, 256, x18)

inst_1033:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x28bc82f697c4d and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x28bc82f697c4d and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd28bc82f697c4d; op2val:0x7fd28bc82f697c4d; valaddr_reg:x16; val_offset:272; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 272, x17, x15, 272, x18)

inst_1034:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x28bc82f697c4d and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x28bc82f697c4d and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd28bc82f697c4d; op2val:0x7fd28bc82f697c4d; valaddr_reg:x16; val_offset:288; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 288, x17, x15, 288, x18)

inst_1035:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x28bc82f697c4d and fs2 == 0 and fe2 == 0x7fd and fm2 == 0x28bc82f697c4d and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd28bc82f697c4d; op2val:0x7fd28bc82f697c4d; valaddr_reg:x16; val_offset:304; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 304, x17, x15, 304, x18)

inst_1036:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc01045c2cd787 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc01045c2cd787 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc01045c2cd787; op2val:0x7fcc01045c2cd787; valaddr_reg:x16; val_offset:320; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 320, x17, x15, 320, x18)

inst_1037:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc01045c2cd787 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc01045c2cd787 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc01045c2cd787; op2val:0x7fcc01045c2cd787; valaddr_reg:x16; val_offset:336; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 336, x17, x15, 336, x18)

inst_1038:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc01045c2cd787 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc01045c2cd787 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc01045c2cd787; op2val:0x7fcc01045c2cd787; valaddr_reg:x16; val_offset:352; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 352, x17, x15, 352, x18)

inst_1039:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc01045c2cd787 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc01045c2cd787 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc01045c2cd787; op2val:0x7fcc01045c2cd787; valaddr_reg:x16; val_offset:368; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 368, x17, x15, 368, x18)

inst_1040:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc01045c2cd787 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xc01045c2cd787 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc01045c2cd787; op2val:0x7fcc01045c2cd787; valaddr_reg:x16; val_offset:384; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 384, x17, x15, 384, x18)

inst_1041:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xdd5b61587fd27 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xdd5b61587fd27 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcdd5b61587fd27; op2val:0x7fcdd5b61587fd27; valaddr_reg:x16; val_offset:400; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 400, x17, x15, 400, x18)

inst_1042:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xdd5b61587fd27 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xdd5b61587fd27 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcdd5b61587fd27; op2val:0x7fcdd5b61587fd27; valaddr_reg:x16; val_offset:416; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 416, x17, x15, 416, x18)

inst_1043:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xdd5b61587fd27 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xdd5b61587fd27 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcdd5b61587fd27; op2val:0x7fcdd5b61587fd27; valaddr_reg:x16; val_offset:432; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 432, x17, x15, 432, x18)

inst_1044:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xdd5b61587fd27 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xdd5b61587fd27 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcdd5b61587fd27; op2val:0x7fcdd5b61587fd27; valaddr_reg:x16; val_offset:448; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 448, x17, x15, 448, x18)

inst_1045:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xdd5b61587fd27 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xdd5b61587fd27 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcdd5b61587fd27; op2val:0x7fcdd5b61587fd27; valaddr_reg:x16; val_offset:464; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 464, x17, x15, 464, x18)

inst_1046:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc0659af8369fd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc0659af8369fd and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc0659af8369fd; op2val:0x7fdc0659af8369fd; valaddr_reg:x16; val_offset:480; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 480, x17, x15, 480, x18)

inst_1047:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc0659af8369fd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc0659af8369fd and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc0659af8369fd; op2val:0x7fdc0659af8369fd; valaddr_reg:x16; val_offset:496; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 496, x17, x15, 496, x18)

inst_1048:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc0659af8369fd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc0659af8369fd and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc0659af8369fd; op2val:0x7fdc0659af8369fd; valaddr_reg:x16; val_offset:512; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 512, x17, x15, 512, x18)

inst_1049:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc0659af8369fd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc0659af8369fd and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc0659af8369fd; op2val:0x7fdc0659af8369fd; valaddr_reg:x16; val_offset:528; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 528, x17, x15, 528, x18)

inst_1050:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc0659af8369fd and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc0659af8369fd and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc0659af8369fd; op2val:0x7fdc0659af8369fd; valaddr_reg:x16; val_offset:544; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 544, x17, x15, 544, x18)

inst_1051:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xdbcde43895c3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xdbcde43895c3f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9dbcde43895c3f; op2val:0x7f9dbcde43895c3f; valaddr_reg:x16; val_offset:560; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 560, x17, x15, 560, x18)

inst_1052:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xdbcde43895c3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xdbcde43895c3f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9dbcde43895c3f; op2val:0x7f9dbcde43895c3f; valaddr_reg:x16; val_offset:576; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 576, x17, x15, 576, x18)

inst_1053:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xdbcde43895c3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xdbcde43895c3f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9dbcde43895c3f; op2val:0x7f9dbcde43895c3f; valaddr_reg:x16; val_offset:592; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 592, x17, x15, 592, x18)

inst_1054:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xdbcde43895c3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xdbcde43895c3f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9dbcde43895c3f; op2val:0x7f9dbcde43895c3f; valaddr_reg:x16; val_offset:608; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 608, x17, x15, 608, x18)

inst_1055:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xdbcde43895c3f and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xdbcde43895c3f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9dbcde43895c3f; op2val:0x7f9dbcde43895c3f; valaddr_reg:x16; val_offset:624; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 624, x17, x15, 624, x18)

inst_1056:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xbb9876f8130c3 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xbb9876f8130c3 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcbb9876f8130c3; op2val:0x7fcbb9876f8130c3; valaddr_reg:x16; val_offset:640; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 640, x17, x15, 640, x18)

inst_1057:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xbb9876f8130c3 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xbb9876f8130c3 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcbb9876f8130c3; op2val:0x7fcbb9876f8130c3; valaddr_reg:x16; val_offset:656; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 656, x17, x15, 656, x18)

inst_1058:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xbb9876f8130c3 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xbb9876f8130c3 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcbb9876f8130c3; op2val:0x7fcbb9876f8130c3; valaddr_reg:x16; val_offset:672; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 672, x17, x15, 672, x18)

inst_1059:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xbb9876f8130c3 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xbb9876f8130c3 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcbb9876f8130c3; op2val:0x7fcbb9876f8130c3; valaddr_reg:x16; val_offset:688; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 688, x17, x15, 688, x18)

inst_1060:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xbb9876f8130c3 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xbb9876f8130c3 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcbb9876f8130c3; op2val:0x7fcbb9876f8130c3; valaddr_reg:x16; val_offset:704; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 704, x17, x15, 704, x18)

inst_1061:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe0d828b86622a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe0d828b86622a and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee0d828b86622a; op2val:0x7fee0d828b86622a; valaddr_reg:x16; val_offset:720; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 720, x17, x15, 720, x18)

inst_1062:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe0d828b86622a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe0d828b86622a and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee0d828b86622a; op2val:0x7fee0d828b86622a; valaddr_reg:x16; val_offset:736; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 736, x17, x15, 736, x18)

inst_1063:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe0d828b86622a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe0d828b86622a and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee0d828b86622a; op2val:0x7fee0d828b86622a; valaddr_reg:x16; val_offset:752; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 752, x17, x15, 752, x18)

inst_1064:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe0d828b86622a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe0d828b86622a and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee0d828b86622a; op2val:0x7fee0d828b86622a; valaddr_reg:x16; val_offset:768; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 768, x17, x15, 768, x18)

inst_1065:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe0d828b86622a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xe0d828b86622a and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee0d828b86622a; op2val:0x7fee0d828b86622a; valaddr_reg:x16; val_offset:784; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 784, x17, x15, 784, x18)

inst_1066:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xa0e7ad32453df and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xa0e7ad32453df and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9a0e7ad32453df; op2val:0x7f9a0e7ad32453df; valaddr_reg:x16; val_offset:800; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 800, x17, x15, 800, x18)

inst_1067:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xa0e7ad32453df and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xa0e7ad32453df and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9a0e7ad32453df; op2val:0x7f9a0e7ad32453df; valaddr_reg:x16; val_offset:816; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 816, x17, x15, 816, x18)

inst_1068:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xa0e7ad32453df and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xa0e7ad32453df and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9a0e7ad32453df; op2val:0x7f9a0e7ad32453df; valaddr_reg:x16; val_offset:832; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 832, x17, x15, 832, x18)

inst_1069:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xa0e7ad32453df and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xa0e7ad32453df and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9a0e7ad32453df; op2val:0x7f9a0e7ad32453df; valaddr_reg:x16; val_offset:848; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 848, x17, x15, 848, x18)

inst_1070:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xa0e7ad32453df and fs2 == 0 and fe2 == 0x7f9 and fm2 == 0xa0e7ad32453df and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9a0e7ad32453df; op2val:0x7f9a0e7ad32453df; valaddr_reg:x16; val_offset:864; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 864, x17, x15, 864, x18)

inst_1071:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcd87e65450c45 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xcd87e65450c45 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecd87e65450c45; op2val:0x7fecd87e65450c45; valaddr_reg:x16; val_offset:880; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 880, x17, x15, 880, x18)

inst_1072:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcd87e65450c45 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xcd87e65450c45 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecd87e65450c45; op2val:0x7fecd87e65450c45; valaddr_reg:x16; val_offset:896; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 896, x17, x15, 896, x18)

inst_1073:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcd87e65450c45 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xcd87e65450c45 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecd87e65450c45; op2val:0x7fecd87e65450c45; valaddr_reg:x16; val_offset:912; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 912, x17, x15, 912, x18)

inst_1074:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcd87e65450c45 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xcd87e65450c45 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecd87e65450c45; op2val:0x7fecd87e65450c45; valaddr_reg:x16; val_offset:928; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 928, x17, x15, 928, x18)

inst_1075:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcd87e65450c45 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xcd87e65450c45 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecd87e65450c45; op2val:0x7fecd87e65450c45; valaddr_reg:x16; val_offset:944; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 944, x17, x15, 944, x18)

inst_1076:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xd481499755d4b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xd481499755d4b and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcd481499755d4b; op2val:0x7fcd481499755d4b; valaddr_reg:x16; val_offset:960; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 960, x17, x15, 960, x18)

inst_1077:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xd481499755d4b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xd481499755d4b and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcd481499755d4b; op2val:0x7fcd481499755d4b; valaddr_reg:x16; val_offset:976; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 976, x17, x15, 976, x18)

inst_1078:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xd481499755d4b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xd481499755d4b and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcd481499755d4b; op2val:0x7fcd481499755d4b; valaddr_reg:x16; val_offset:992; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 992, x17, x15, 992, x18)

inst_1079:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xd481499755d4b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xd481499755d4b and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcd481499755d4b; op2val:0x7fcd481499755d4b; valaddr_reg:x16; val_offset:1008; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1008, x17, x15, 1008, x18)

inst_1080:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xd481499755d4b and fs2 == 0 and fe2 == 0x7fc and fm2 == 0xd481499755d4b and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcd481499755d4b; op2val:0x7fcd481499755d4b; valaddr_reg:x16; val_offset:1024; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1024, x17, x15, 1024, x18)

inst_1081:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc81394a2171e9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc81394a2171e9 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc81394a2171e9; op2val:0x7fdc81394a2171e9; valaddr_reg:x16; val_offset:1040; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1040, x17, x15, 1040, x18)

inst_1082:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc81394a2171e9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc81394a2171e9 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc81394a2171e9; op2val:0x7fdc81394a2171e9; valaddr_reg:x16; val_offset:1056; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1056, x17, x15, 1056, x18)

inst_1083:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc81394a2171e9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc81394a2171e9 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc81394a2171e9; op2val:0x7fdc81394a2171e9; valaddr_reg:x16; val_offset:1072; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1072, x17, x15, 1072, x18)

inst_1084:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc81394a2171e9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc81394a2171e9 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc81394a2171e9; op2val:0x7fdc81394a2171e9; valaddr_reg:x16; val_offset:1088; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1088, x17, x15, 1088, x18)

inst_1085:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc81394a2171e9 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc81394a2171e9 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc81394a2171e9; op2val:0x7fdc81394a2171e9; valaddr_reg:x16; val_offset:1104; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1104, x17, x15, 1104, x18)

inst_1086:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x86499331191c4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x86499331191c4 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe86499331191c4; op2val:0x7fe86499331191c4; valaddr_reg:x16; val_offset:1120; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1120, x17, x15, 1120, x18)

inst_1087:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x86499331191c4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x86499331191c4 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe86499331191c4; op2val:0x7fe86499331191c4; valaddr_reg:x16; val_offset:1136; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1136, x17, x15, 1136, x18)

inst_1088:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x86499331191c4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x86499331191c4 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe86499331191c4; op2val:0x7fe86499331191c4; valaddr_reg:x16; val_offset:1152; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1152, x17, x15, 1152, x18)

inst_1089:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x86499331191c4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x86499331191c4 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe86499331191c4; op2val:0x7fe86499331191c4; valaddr_reg:x16; val_offset:1168; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1168, x17, x15, 1168, x18)

inst_1090:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x86499331191c4 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x86499331191c4 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe86499331191c4; op2val:0x7fe86499331191c4; valaddr_reg:x16; val_offset:1184; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1184, x17, x15, 1184, x18)

inst_1091:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xabe96758f2a09 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xabe96758f2a09 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feabe96758f2a09; op2val:0x7feabe96758f2a09; valaddr_reg:x16; val_offset:1200; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1200, x17, x15, 1200, x18)

inst_1092:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xabe96758f2a09 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xabe96758f2a09 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feabe96758f2a09; op2val:0x7feabe96758f2a09; valaddr_reg:x16; val_offset:1216; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1216, x17, x15, 1216, x18)

inst_1093:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xabe96758f2a09 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xabe96758f2a09 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feabe96758f2a09; op2val:0x7feabe96758f2a09; valaddr_reg:x16; val_offset:1232; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1232, x17, x15, 1232, x18)

inst_1094:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xabe96758f2a09 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xabe96758f2a09 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feabe96758f2a09; op2val:0x7feabe96758f2a09; valaddr_reg:x16; val_offset:1248; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1248, x17, x15, 1248, x18)

inst_1095:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xabe96758f2a09 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xabe96758f2a09 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feabe96758f2a09; op2val:0x7feabe96758f2a09; valaddr_reg:x16; val_offset:1264; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1264, x17, x15, 1264, x18)

inst_1096:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x8072e8f9c858f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x8072e8f9c858f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb8072e8f9c858f; op2val:0x7fb8072e8f9c858f; valaddr_reg:x16; val_offset:1280; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1280, x17, x15, 1280, x18)

inst_1097:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x8072e8f9c858f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x8072e8f9c858f and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb8072e8f9c858f; op2val:0x7fb8072e8f9c858f; valaddr_reg:x16; val_offset:1296; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1296, x17, x15, 1296, x18)

inst_1098:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x8072e8f9c858f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x8072e8f9c858f and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb8072e8f9c858f; op2val:0x7fb8072e8f9c858f; valaddr_reg:x16; val_offset:1312; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1312, x17, x15, 1312, x18)

inst_1099:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x8072e8f9c858f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x8072e8f9c858f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb8072e8f9c858f; op2val:0x7fb8072e8f9c858f; valaddr_reg:x16; val_offset:1328; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1328, x17, x15, 1328, x18)

inst_1100:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x8072e8f9c858f and fs2 == 0 and fe2 == 0x7fb and fm2 == 0x8072e8f9c858f and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb8072e8f9c858f; op2val:0x7fb8072e8f9c858f; valaddr_reg:x16; val_offset:1344; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1344, x17, x15, 1344, x18)

inst_1101:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4d9d98184b9d9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4d9d98184b9d9 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4d9d98184b9d9; op2val:0x7fe4d9d98184b9d9; valaddr_reg:x16; val_offset:1360; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1360, x17, x15, 1360, x18)

inst_1102:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4d9d98184b9d9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4d9d98184b9d9 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4d9d98184b9d9; op2val:0x7fe4d9d98184b9d9; valaddr_reg:x16; val_offset:1376; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1376, x17, x15, 1376, x18)

inst_1103:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4d9d98184b9d9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4d9d98184b9d9 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4d9d98184b9d9; op2val:0x7fe4d9d98184b9d9; valaddr_reg:x16; val_offset:1392; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1392, x17, x15, 1392, x18)

inst_1104:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4d9d98184b9d9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4d9d98184b9d9 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4d9d98184b9d9; op2val:0x7fe4d9d98184b9d9; valaddr_reg:x16; val_offset:1408; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1408, x17, x15, 1408, x18)

inst_1105:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4d9d98184b9d9 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x4d9d98184b9d9 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4d9d98184b9d9; op2val:0x7fe4d9d98184b9d9; valaddr_reg:x16; val_offset:1424; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1424, x17, x15, 1424, x18)

inst_1106:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xfb5355e167379 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xfb5355e167379 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdfb5355e167379; op2val:0x7fdfb5355e167379; valaddr_reg:x16; val_offset:1440; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1440, x17, x15, 1440, x18)

inst_1107:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xfb5355e167379 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xfb5355e167379 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdfb5355e167379; op2val:0x7fdfb5355e167379; valaddr_reg:x16; val_offset:1456; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1456, x17, x15, 1456, x18)

inst_1108:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xfb5355e167379 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xfb5355e167379 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdfb5355e167379; op2val:0x7fdfb5355e167379; valaddr_reg:x16; val_offset:1472; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1472, x17, x15, 1472, x18)

inst_1109:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xfb5355e167379 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xfb5355e167379 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdfb5355e167379; op2val:0x7fdfb5355e167379; valaddr_reg:x16; val_offset:1488; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1488, x17, x15, 1488, x18)

inst_1110:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xfb5355e167379 and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xfb5355e167379 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdfb5355e167379; op2val:0x7fdfb5355e167379; valaddr_reg:x16; val_offset:1504; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1504, x17, x15, 1504, x18)

inst_1111:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x870d778409f12 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x870d778409f12 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe870d778409f12; op2val:0x7fe870d778409f12; valaddr_reg:x16; val_offset:1520; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1520, x17, x15, 1520, x18)

inst_1112:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x870d778409f12 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x870d778409f12 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe870d778409f12; op2val:0x7fe870d778409f12; valaddr_reg:x16; val_offset:1536; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1536, x17, x15, 1536, x18)

inst_1113:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x870d778409f12 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x870d778409f12 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe870d778409f12; op2val:0x7fe870d778409f12; valaddr_reg:x16; val_offset:1552; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1552, x17, x15, 1552, x18)

inst_1114:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x870d778409f12 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x870d778409f12 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe870d778409f12; op2val:0x7fe870d778409f12; valaddr_reg:x16; val_offset:1568; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1568, x17, x15, 1568, x18)

inst_1115:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x870d778409f12 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0x870d778409f12 and rm_val == 0  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe870d778409f12; op2val:0x7fe870d778409f12; valaddr_reg:x16; val_offset:1584; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x0, 0, x16, 1584, x17, x15, 1584, x18)

inst_1116:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x132d8f91b7583 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x132d8f91b7583 and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc132d8f91b7583; op2val:0x7fc132d8f91b7583; valaddr_reg:x16; val_offset:1600; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1600, x17, x15, 1600, x18)

inst_1117:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x132d8f91b7583 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x132d8f91b7583 and rm_val == 3  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc132d8f91b7583; op2val:0x7fc132d8f91b7583; valaddr_reg:x16; val_offset:1616; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x3, 0, x16, 1616, x17, x15, 1616, x18)

inst_1118:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x132d8f91b7583 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x132d8f91b7583 and rm_val == 2  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc132d8f91b7583; op2val:0x7fc132d8f91b7583; valaddr_reg:x16; val_offset:1632; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x2, 0, x16, 1632, x17, x15, 1632, x18)

inst_1119:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x132d8f91b7583 and fs2 == 0 and fe2 == 0x7fc and fm2 == 0x132d8f91b7583 and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc132d8f91b7583; op2val:0x7fc132d8f91b7583; valaddr_reg:x16; val_offset:1648; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1648, x17, x15, 1648, x18)

inst_1120:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc7bd79ecec98f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc7bd79ecec98f and rm_val == 4  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc7bd79ecec98f; op2val:0x7fdc7bd79ecec98f; valaddr_reg:x16; val_offset:1664; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x4, 0, x16, 1664, x17, x15, 1664, x18)

inst_1121:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc7bd79ecec98f and fs2 == 0 and fe2 == 0x7fd and fm2 == 0xc7bd79ecec98f and rm_val == 1  
// opcode: fsub.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc7bd79ecec98f; op2val:0x7fdc7bd79ecec98f; valaddr_reg:x16; val_offset:1680; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fsub.d, f12, f10, f11, 0x1, 0, x16, 1680, x17, x15, 1680, x18)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_fp:
.dword 0x7fc132d8f91b7583
.dword 0x7fc132d8f91b7583
.dword 0x7fdc7bd79ecec98f
.dword 0x7fdc7bd79ecec98f
.dword 0x7fdc7bd79ecec98f
.dword 0x7fdc7bd79ecec98f
.dword 0x7fdc7bd79ecec98f
.dword 0x7fdc7bd79ecec98f
.dword 0x7fdc7bd79ecec98f
.dword 0x7fdc7bd79ecec98f
.dword 0x7fdc7bd79ecec98f
.dword 0x7fdc7bd79ecec98f
.dword 0x7fe51c6792bf1bb8
.dword 0x7fe51c6792bf1bb8
.dword 0x7fe51c6792bf1bb8
.dword 0x7fe51c6792bf1bb8
.dword 0x7fe51c6792bf1bb8
.dword 0x7fe51c6792bf1bb8
.dword 0x7fe51c6792bf1bb8
.dword 0x7fe51c6792bf1bb8
.dword 0x7fe51c6792bf1bb8
.dword 0x7fe51c6792bf1bb8
.dword 0x7fe8d300de77b552
.dword 0x7fe8d300de77b552
.dword 0x7fe8d300de77b552
.dword 0x7fe8d300de77b552
.dword 0x7fe8d300de77b552
.dword 0x7fe8d300de77b552
.dword 0x7fe8d300de77b552
.dword 0x7fe8d300de77b552
.dword 0x7fe8d300de77b552
.dword 0x7fe8d300de77b552
.dword 0x7feeb3b913e63771
.dword 0x7feeb3b913e63771
.dword 0x7feeb3b913e63771
.dword 0x7feeb3b913e63771
.dword 0x7feeb3b913e63771
.dword 0x7feeb3b913e63771
.dword 0x7feeb3b913e63771
.dword 0x7feeb3b913e63771
.dword 0x7feeb3b913e63771
.dword 0x7feeb3b913e63771
.dword 0x7fd11f2665e52fc1
.dword 0x7fd11f2665e52fc1
.dword 0x7fd11f2665e52fc1
.dword 0x7fd11f2665e52fc1
.dword 0x7fd11f2665e52fc1
.dword 0x7fd11f2665e52fc1
.dword 0x7fd11f2665e52fc1
.dword 0x7fd11f2665e52fc1
.dword 0x7fd11f2665e52fc1
.dword 0x7fd11f2665e52fc1
.dword 0x7fe9daacd1054eee
.dword 0x7fe9daacd1054eee
.dword 0x7fe9daacd1054eee
.dword 0x7fe9daacd1054eee
.dword 0x7fe9daacd1054eee
.dword 0x7fe9daacd1054eee
.dword 0x7fe9daacd1054eee
.dword 0x7fe9daacd1054eee
.dword 0x7fe9daacd1054eee
.dword 0x7fe9daacd1054eee
.dword 0x7fa4d7c4e18c10ef
.dword 0x7fa4d7c4e18c10ef
.dword 0x7fa4d7c4e18c10ef
.dword 0x7fa4d7c4e18c10ef
.dword 0x7fa4d7c4e18c10ef
.dword 0x7fa4d7c4e18c10ef
.dword 0x7fa4d7c4e18c10ef
.dword 0x7fa4d7c4e18c10ef
.dword 0x7fa4d7c4e18c10ef
.dword 0x7fa4d7c4e18c10ef
.dword 0x7fc5181b18b5230b
.dword 0x7fc5181b18b5230b
.dword 0x7fc5181b18b5230b
.dword 0x7fc5181b18b5230b
.dword 0x7fc5181b18b5230b
.dword 0x7fc5181b18b5230b
.dword 0x7fc5181b18b5230b
.dword 0x7fc5181b18b5230b
.dword 0x7fc5181b18b5230b
.dword 0x7fc5181b18b5230b
.dword 0x7fd645543b126259
.dword 0x7fd645543b126259
.dword 0x7fd645543b126259
.dword 0x7fd645543b126259
.dword 0x7fd645543b126259
.dword 0x7fd645543b126259
.dword 0x7fd645543b126259
.dword 0x7fd645543b126259
.dword 0x7fd645543b126259
.dword 0x7fd645543b126259
.dword 0x7fe5cff741930dc6
.dword 0x7fe5cff741930dc6
.dword 0x7fe5cff741930dc6
.dword 0x7fe5cff741930dc6
.dword 0x7fe5cff741930dc6
.dword 0x7fe5cff741930dc6
.dword 0x7fe5cff741930dc6
.dword 0x7fe5cff741930dc6
.dword 0x7fe5cff741930dc6
.dword 0x7fe5cff741930dc6
.dword 0x7fe83f7d2b210b05
.dword 0x7fe83f7d2b210b05
.dword 0x7fe83f7d2b210b05
.dword 0x7fe83f7d2b210b05
.dword 0x7fe83f7d2b210b05
.dword 0x7fe83f7d2b210b05
.dword 0x7fe83f7d2b210b05
.dword 0x7fe83f7d2b210b05
.dword 0x7fe83f7d2b210b05
.dword 0x7fe83f7d2b210b05
.dword 0x7fcbdaeddf112cfb
.dword 0x7fcbdaeddf112cfb
.dword 0x7fcbdaeddf112cfb
.dword 0x7fcbdaeddf112cfb
.dword 0x7fcbdaeddf112cfb
.dword 0x7fcbdaeddf112cfb
.dword 0x7fcbdaeddf112cfb
.dword 0x7fcbdaeddf112cfb
.dword 0x7fcbdaeddf112cfb
.dword 0x7fcbdaeddf112cfb
.dword 0x7fc69035627e1257
.dword 0x7fc69035627e1257
.dword 0x7fc69035627e1257
.dword 0x7fc69035627e1257
.dword 0x7fc69035627e1257
.dword 0x7fc69035627e1257
.dword 0x7fc69035627e1257
.dword 0x7fc69035627e1257
.dword 0x7fc69035627e1257
.dword 0x7fc69035627e1257
.dword 0x7feeb8f7360e493b
.dword 0x7feeb8f7360e493b
.dword 0x7feeb8f7360e493b
.dword 0x7feeb8f7360e493b
.dword 0x7feeb8f7360e493b
.dword 0x7feeb8f7360e493b
.dword 0x7feeb8f7360e493b
.dword 0x7feeb8f7360e493b
.dword 0x7feeb8f7360e493b
.dword 0x7feeb8f7360e493b
.dword 0x7feb669f507e33a4
.dword 0x7feb669f507e33a4
.dword 0x7feb669f507e33a4
.dword 0x7feb669f507e33a4
.dword 0x7feb669f507e33a4
.dword 0x7feb669f507e33a4
.dword 0x7feb669f507e33a4
.dword 0x7feb669f507e33a4
.dword 0x7feb669f507e33a4
.dword 0x7feb669f507e33a4
.dword 0x7fe790bcb9dbeeda
.dword 0x7fe790bcb9dbeeda
.dword 0x7fe790bcb9dbeeda
.dword 0x7fe790bcb9dbeeda
.dword 0x7fe790bcb9dbeeda
.dword 0x7fe790bcb9dbeeda
.dword 0x7fe790bcb9dbeeda
.dword 0x7fe790bcb9dbeeda
.dword 0x7fe790bcb9dbeeda
.dword 0x7fe790bcb9dbeeda
.dword 0x7fd7c88779524935
.dword 0x7fd7c88779524935
.dword 0x7fd7c88779524935
.dword 0x7fd7c88779524935
.dword 0x7fd7c88779524935
.dword 0x7fd7c88779524935
.dword 0x7fd7c88779524935
.dword 0x7fd7c88779524935
.dword 0x7fd7c88779524935
.dword 0x7fd7c88779524935
.dword 0x7fe6296d3932c17a
.dword 0x7fe6296d3932c17a
.dword 0x7fe6296d3932c17a
.dword 0x7fe6296d3932c17a
.dword 0x7fe6296d3932c17a
.dword 0x7fe6296d3932c17a
.dword 0x7fe6296d3932c17a
.dword 0x7fe6296d3932c17a
.dword 0x7fe6296d3932c17a
.dword 0x7fe6296d3932c17a
.dword 0x7fec419d48d0bc89
.dword 0x7fec419d48d0bc89
.dword 0x7fec419d48d0bc89
.dword 0x7fec419d48d0bc89
.dword 0x7fec419d48d0bc89
.dword 0x7fec419d48d0bc89
.dword 0x7fec419d48d0bc89
.dword 0x7fec419d48d0bc89
.dword 0x7fec419d48d0bc89
.dword 0x7fec419d48d0bc89
.dword 0x7fc46970482fa4d3
.dword 0x7fc46970482fa4d3
.dword 0x7fc46970482fa4d3
.dword 0x7fc46970482fa4d3
.dword 0x7fc46970482fa4d3
.dword 0x7fc46970482fa4d3
.dword 0x7fc46970482fa4d3
.dword 0x7fc46970482fa4d3
.dword 0x7fc46970482fa4d3
.dword 0x7fc46970482fa4d3
.dword 0x7fe05fc74a94c67c
.dword 0x7fe05fc74a94c67c
.dword 0x7fe05fc74a94c67c
.dword 0x7fe05fc74a94c67c
.dword 0x7fe05fc74a94c67c
.dword 0x7fe05fc74a94c67c
.dword 0x7fe05fc74a94c67c
.dword 0x7fe05fc74a94c67c
.dword 0x7fe05fc74a94c67c
.dword 0x7fe05fc74a94c67c
.dword 0x7fa8ad527afb8d3f
.dword 0x7fa8ad527afb8d3f
.dword 0x7fa8ad527afb8d3f
.dword 0x7fa8ad527afb8d3f
.dword 0x7fa8ad527afb8d3f
.dword 0x7fa8ad527afb8d3f
.dword 0x7fa8ad527afb8d3f
.dword 0x7fa8ad527afb8d3f
.dword 0x7fa8ad527afb8d3f
.dword 0x7fa8ad527afb8d3f
.dword 0x7fd19d4ad7c76167
.dword 0x7fd19d4ad7c76167
.dword 0x7fd19d4ad7c76167
.dword 0x7fd19d4ad7c76167
.dword 0x7fd19d4ad7c76167
.dword 0x7fd19d4ad7c76167
.dword 0x7fd19d4ad7c76167
.dword 0x7fd19d4ad7c76167
.dword 0x7fd19d4ad7c76167
.dword 0x7fd19d4ad7c76167
.dword 0x7fed05a5fee9b2b0
.dword 0x7fed05a5fee9b2b0
.dword 0x7fed05a5fee9b2b0
.dword 0x7fed05a5fee9b2b0
.dword 0x7fed05a5fee9b2b0
.dword 0x7fed05a5fee9b2b0
.dword 0x7fed05a5fee9b2b0
.dword 0x7fed05a5fee9b2b0
.dword 0x7fed05a5fee9b2b0
.dword 0x7fed05a5fee9b2b0
.dword 0x7fda623d9ab2139f
.dword 0x7fda623d9ab2139f
.dword 0x7fda623d9ab2139f
.dword 0x7fda623d9ab2139f
.dword 0x7fda623d9ab2139f
.dword 0x7fda623d9ab2139f
.dword 0x7fda623d9ab2139f
.dword 0x7fda623d9ab2139f
.dword 0x7fda623d9ab2139f
.dword 0x7fda623d9ab2139f
.dword 0x7fdea51987a6fe4b
.dword 0x7fdea51987a6fe4b
.dword 0x7fdea51987a6fe4b
.dword 0x7fdea51987a6fe4b
.dword 0x7fdea51987a6fe4b
.dword 0x7fdea51987a6fe4b
.dword 0x7fdea51987a6fe4b
.dword 0x7fdea51987a6fe4b
.dword 0x7fdea51987a6fe4b
.dword 0x7fdea51987a6fe4b
.dword 0x7fce830fb501fc6b
.dword 0x7fce830fb501fc6b
.dword 0x7fce830fb501fc6b
.dword 0x7fce830fb501fc6b
.dword 0x7fce830fb501fc6b
.dword 0x7fce830fb501fc6b
.dword 0x7fce830fb501fc6b
.dword 0x7fce830fb501fc6b
.dword 0x7fce830fb501fc6b
.dword 0x7fce830fb501fc6b
.dword 0x7fe5f7ea628e7311
.dword 0x7fe5f7ea628e7311
.dword 0x7fe5f7ea628e7311
.dword 0x7fe5f7ea628e7311
.dword 0x7fe5f7ea628e7311
.dword 0x7fe5f7ea628e7311
.dword 0x7fe5f7ea628e7311
.dword 0x7fe5f7ea628e7311
.dword 0x7fe5f7ea628e7311
.dword 0x7fe5f7ea628e7311
.dword 0x7fe4c34b3fae86a6
.dword 0x7fe4c34b3fae86a6
.dword 0x7fe4c34b3fae86a6
.dword 0x7fe4c34b3fae86a6
.dword 0x7fe4c34b3fae86a6
.dword 0x7fe4c34b3fae86a6
.dword 0x7fe4c34b3fae86a6
.dword 0x7fe4c34b3fae86a6
.dword 0x7fe4c34b3fae86a6
.dword 0x7fe4c34b3fae86a6
.dword 0x7fe0eb1fe944dafc
.dword 0x7fe0eb1fe944dafc
.dword 0x7fe0eb1fe944dafc
.dword 0x7fe0eb1fe944dafc
.dword 0x7fe0eb1fe944dafc
.dword 0x7fe0eb1fe944dafc
.dword 0x7fe0eb1fe944dafc
.dword 0x7fe0eb1fe944dafc
.dword 0x7fe0eb1fe944dafc
.dword 0x7fe0eb1fe944dafc
.dword 0x7fcde44cb7c6a477
.dword 0x7fcde44cb7c6a477
.dword 0x7fcde44cb7c6a477
.dword 0x7fcde44cb7c6a477
.dword 0x7fcde44cb7c6a477
.dword 0x7fcde44cb7c6a477
.dword 0x7fcde44cb7c6a477
.dword 0x7fcde44cb7c6a477
.dword 0x7fcde44cb7c6a477
.dword 0x7fcde44cb7c6a477
.dword 0x7fd9ab5479609cdf
.dword 0x7fd9ab5479609cdf
.dword 0x7fd9ab5479609cdf
.dword 0x7fd9ab5479609cdf
.dword 0x7fd9ab5479609cdf
.dword 0x7fd9ab5479609cdf
.dword 0x7fd9ab5479609cdf
.dword 0x7fd9ab5479609cdf
.dword 0x7fd9ab5479609cdf
.dword 0x7fd9ab5479609cdf
.dword 0x7fea86a1651b8f6d
.dword 0x7fea86a1651b8f6d
.dword 0x7fea86a1651b8f6d
.dword 0x7fea86a1651b8f6d
.dword 0x7fea86a1651b8f6d
.dword 0x7fea86a1651b8f6d
.dword 0x7fea86a1651b8f6d
.dword 0x7fea86a1651b8f6d
.dword 0x7fea86a1651b8f6d
.dword 0x7fea86a1651b8f6d
.dword 0x7fc0043a4237475b
.dword 0x7fc0043a4237475b
.dword 0x7fc0043a4237475b
.dword 0x7fc0043a4237475b
.dword 0x7fc0043a4237475b
.dword 0x7fc0043a4237475b
.dword 0x7fc0043a4237475b
.dword 0x7fc0043a4237475b
.dword 0x7fc0043a4237475b
.dword 0x7fc0043a4237475b
.dword 0x7fd6b764b4a3fc09
.dword 0x7fd6b764b4a3fc09
.dword 0x7fd6b764b4a3fc09
.dword 0x7fd6b764b4a3fc09
.dword 0x7fd6b764b4a3fc09
.dword 0x7fd6b764b4a3fc09
.dword 0x7fd6b764b4a3fc09
.dword 0x7fd6b764b4a3fc09
.dword 0x7fd6b764b4a3fc09
.dword 0x7fd6b764b4a3fc09
.dword 0x7fe242628c135d65
.dword 0x7fe242628c135d65
.dword 0x7fe242628c135d65
.dword 0x7fe242628c135d65
.dword 0x7fe242628c135d65
.dword 0x7fe242628c135d65
.dword 0x7fe242628c135d65
.dword 0x7fe242628c135d65
.dword 0x7fe242628c135d65
.dword 0x7fe242628c135d65
.dword 0x7fe4afa083bb05d4
.dword 0x7fe4afa083bb05d4
.dword 0x7fe4afa083bb05d4
.dword 0x7fe4afa083bb05d4
.dword 0x7fe4afa083bb05d4
.dword 0x7fe4afa083bb05d4
.dword 0x7fe4afa083bb05d4
.dword 0x7fe4afa083bb05d4
.dword 0x7fe4afa083bb05d4
.dword 0x7fe4afa083bb05d4
.dword 0x7fd08290cbe2e23f
.dword 0x7fd08290cbe2e23f
.dword 0x7fd08290cbe2e23f
.dword 0x7fd08290cbe2e23f
.dword 0x7fd08290cbe2e23f
.dword 0x7fd08290cbe2e23f
.dword 0x7fd08290cbe2e23f
.dword 0x7fd08290cbe2e23f
.dword 0x7fd08290cbe2e23f
.dword 0x7fd08290cbe2e23f
.dword 0x7fd95351e6b0b955
.dword 0x7fd95351e6b0b955
.dword 0x7fd95351e6b0b955
.dword 0x7fd95351e6b0b955
.dword 0x7fd95351e6b0b955
.dword 0x7fd95351e6b0b955
.dword 0x7fd95351e6b0b955
.dword 0x7fd95351e6b0b955
.dword 0x7fd95351e6b0b955
.dword 0x7fd95351e6b0b955
.dword 0x7feb3dca1e26f92c
.dword 0x7feb3dca1e26f92c
.dword 0x7feb3dca1e26f92c
.dword 0x7feb3dca1e26f92c
.dword 0x7feb3dca1e26f92c
.dword 0x7feb3dca1e26f92c
.dword 0x7feb3dca1e26f92c
.dword 0x7feb3dca1e26f92c
.dword 0x7feb3dca1e26f92c
.dword 0x7feb3dca1e26f92c
.dword 0x7fe1939e8900399e
.dword 0x7fe1939e8900399e
.dword 0x7fe1939e8900399e
.dword 0x7fe1939e8900399e
.dword 0x7fe1939e8900399e
.dword 0x7fe1939e8900399e
.dword 0x7fe1939e8900399e
.dword 0x7fe1939e8900399e
.dword 0x7fe1939e8900399e
.dword 0x7fe1939e8900399e
.dword 0x7feed40ea1c96a68
.dword 0x7feed40ea1c96a68
.dword 0x7feed40ea1c96a68
.dword 0x7feed40ea1c96a68
.dword 0x7feed40ea1c96a68
.dword 0x7feed40ea1c96a68
.dword 0x7feed40ea1c96a68
.dword 0x7feed40ea1c96a68
.dword 0x7feed40ea1c96a68
.dword 0x7feed40ea1c96a68
.dword 0x7fd02a602e38e2e5
.dword 0x7fd02a602e38e2e5
.dword 0x7fd02a602e38e2e5
.dword 0x7fd02a602e38e2e5
.dword 0x7fd02a602e38e2e5
.dword 0x7fd02a602e38e2e5
.dword 0x7fd02a602e38e2e5
.dword 0x7fd02a602e38e2e5
.dword 0x7fd02a602e38e2e5
.dword 0x7fd02a602e38e2e5
.dword 0x7fe6dfd78772ca12
.dword 0x7fe6dfd78772ca12
.dword 0x7fe6dfd78772ca12
.dword 0x7fe6dfd78772ca12
.dword 0x7fe6dfd78772ca12
.dword 0x7fe6dfd78772ca12
.dword 0x7fe6dfd78772ca12
.dword 0x7fe6dfd78772ca12
.dword 0x7fe6dfd78772ca12
.dword 0x7fe6dfd78772ca12
.dword 0x7fdbb0574c4cc8c3
.dword 0x7fdbb0574c4cc8c3
.dword 0x7fdbb0574c4cc8c3
.dword 0x7fdbb0574c4cc8c3
.dword 0x7fdbb0574c4cc8c3
.dword 0x7fdbb0574c4cc8c3
.dword 0x7fdbb0574c4cc8c3
.dword 0x7fdbb0574c4cc8c3
.dword 0x7fdbb0574c4cc8c3
.dword 0x7fdbb0574c4cc8c3
.dword 0x7fe61129e8d25d53
.dword 0x7fe61129e8d25d53
.dword 0x7fe61129e8d25d53
.dword 0x7fe61129e8d25d53
.dword 0x7fe61129e8d25d53
.dword 0x7fe61129e8d25d53
.dword 0x7fe61129e8d25d53
.dword 0x7fe61129e8d25d53
.dword 0x7fe61129e8d25d53
.dword 0x7fe61129e8d25d53
.dword 0x7feae72a87c61e34
.dword 0x7feae72a87c61e34
.dword 0x7feae72a87c61e34
.dword 0x7feae72a87c61e34
.dword 0x7feae72a87c61e34
.dword 0x7feae72a87c61e34
.dword 0x7feae72a87c61e34
.dword 0x7feae72a87c61e34
.dword 0x7feae72a87c61e34
.dword 0x7feae72a87c61e34
.dword 0x7fe9b930ceb054c0
.dword 0x7fe9b930ceb054c0
.dword 0x7fe9b930ceb054c0
.dword 0x7fe9b930ceb054c0
.dword 0x7fe9b930ceb054c0
.dword 0x7fe9b930ceb054c0
.dword 0x7fe9b930ceb054c0
.dword 0x7fe9b930ceb054c0
.dword 0x7fe9b930ceb054c0
.dword 0x7fe9b930ceb054c0
.dword 0x7fd43a781e917815
.dword 0x7fd43a781e917815
.dword 0x7fd43a781e917815
.dword 0x7fd43a781e917815
.dword 0x7fd43a781e917815
.dword 0x7fd43a781e917815
.dword 0x7fd43a781e917815
.dword 0x7fd43a781e917815
.dword 0x7fd43a781e917815
.dword 0x7fd43a781e917815
.dword 0x7fed22aa76e3f8bc
.dword 0x7fed22aa76e3f8bc
.dword 0x7fed22aa76e3f8bc
.dword 0x7fed22aa76e3f8bc
.dword 0x7fed22aa76e3f8bc
.dword 0x7fed22aa76e3f8bc
.dword 0x7fed22aa76e3f8bc
.dword 0x7fed22aa76e3f8bc
.dword 0x7fed22aa76e3f8bc
.dword 0x7fed22aa76e3f8bc
.dword 0x7fec99ac0cd3b3ca
.dword 0x7fec99ac0cd3b3ca
.dword 0x7fec99ac0cd3b3ca
.dword 0x7fec99ac0cd3b3ca
.dword 0x7fec99ac0cd3b3ca
.dword 0x7fec99ac0cd3b3ca
.dword 0x7fec99ac0cd3b3ca
.dword 0x7fec99ac0cd3b3ca
.dword 0x7fec99ac0cd3b3ca
.dword 0x7fec99ac0cd3b3ca
.dword 0x7fed6b5f3e68568b
.dword 0x7fed6b5f3e68568b
.dword 0x7fed6b5f3e68568b
.dword 0x7fed6b5f3e68568b
.dword 0x7fed6b5f3e68568b
.dword 0x7fed6b5f3e68568b
.dword 0x7fed6b5f3e68568b
.dword 0x7fed6b5f3e68568b
.dword 0x7fed6b5f3e68568b
.dword 0x7fed6b5f3e68568b
.dword 0x7fbb5c56d6b2c837
.dword 0x7fbb5c56d6b2c837
.dword 0x7fbb5c56d6b2c837
.dword 0x7fbb5c56d6b2c837
.dword 0x7fbb5c56d6b2c837
.dword 0x7fbb5c56d6b2c837
.dword 0x7fbb5c56d6b2c837
.dword 0x7fbb5c56d6b2c837
.dword 0x7fbb5c56d6b2c837
.dword 0x7fbb5c56d6b2c837
.dword 0x7fea4a2387765198
.dword 0x7fea4a2387765198
.dword 0x7fea4a2387765198
.dword 0x7fea4a2387765198
.dword 0x7fea4a2387765198
.dword 0x7fea4a2387765198
.dword 0x7fea4a2387765198
.dword 0x7fea4a2387765198
.dword 0x7fea4a2387765198
.dword 0x7fea4a2387765198
.dword 0x7fe8d6b438992705
.dword 0x7fe8d6b438992705
.dword 0x7fe8d6b438992705
.dword 0x7fe8d6b438992705
.dword 0x7fe8d6b438992705
.dword 0x7fe8d6b438992705
.dword 0x7fe8d6b438992705
.dword 0x7fe8d6b438992705
.dword 0x7fe8d6b438992705
.dword 0x7fe8d6b438992705
.dword 0x7fee60134aa9369f
.dword 0x7fee60134aa9369f
.dword 0x7fee60134aa9369f
.dword 0x7fee60134aa9369f
.dword 0x7fee60134aa9369f
.dword 0x7fee60134aa9369f
.dword 0x7fee60134aa9369f
.dword 0x7fee60134aa9369f
.dword 0x7fee60134aa9369f
.dword 0x7fee60134aa9369f
.dword 0x7fe97081394ff7c0
.dword 0x7fe97081394ff7c0
.dword 0x7fe97081394ff7c0
.dword 0x7fe97081394ff7c0
.dword 0x7fe97081394ff7c0
.dword 0x7fe97081394ff7c0
.dword 0x7fe97081394ff7c0
.dword 0x7fe97081394ff7c0
.dword 0x7fe97081394ff7c0
.dword 0x7fe97081394ff7c0
.dword 0x7fc3bc28319d6d6f
.dword 0x7fc3bc28319d6d6f
.dword 0x7fc3bc28319d6d6f
.dword 0x7fc3bc28319d6d6f
.dword 0x7fc3bc28319d6d6f
.dword 0x7fc3bc28319d6d6f
.dword 0x7fc3bc28319d6d6f
.dword 0x7fc3bc28319d6d6f
.dword 0x7fc3bc28319d6d6f
.dword 0x7fc3bc28319d6d6f
.dword 0x7fdf9196c3c02c3d
.dword 0x7fdf9196c3c02c3d
.dword 0x7fdf9196c3c02c3d
.dword 0x7fdf9196c3c02c3d
.dword 0x7fdf9196c3c02c3d
.dword 0x7fdf9196c3c02c3d
.dword 0x7fdf9196c3c02c3d
.dword 0x7fdf9196c3c02c3d
.dword 0x7fdf9196c3c02c3d
.dword 0x7fdf9196c3c02c3d
.dword 0x7fd29cd1fe017e0f
.dword 0x7fd29cd1fe017e0f
.dword 0x7fd29cd1fe017e0f
.dword 0x7fd29cd1fe017e0f
.dword 0x7fd29cd1fe017e0f
.dword 0x7fd29cd1fe017e0f
.dword 0x7fd29cd1fe017e0f
.dword 0x7fd29cd1fe017e0f
.dword 0x7fd29cd1fe017e0f
.dword 0x7fd29cd1fe017e0f
.dword 0x7fb33bb4c0b03e47
.dword 0x7fb33bb4c0b03e47
.dword 0x7fb33bb4c0b03e47
.dword 0x7fb33bb4c0b03e47
.dword 0x7fb33bb4c0b03e47
.dword 0x7fb33bb4c0b03e47
.dword 0x7fb33bb4c0b03e47
.dword 0x7fb33bb4c0b03e47
.dword 0x7fb33bb4c0b03e47
.dword 0x7fb33bb4c0b03e47
.dword 0x7fe1a3782778609c
.dword 0x7fe1a3782778609c
.dword 0x7fe1a3782778609c
.dword 0x7fe1a3782778609c
.dword 0x7fe1a3782778609c
.dword 0x7fe1a3782778609c
.dword 0x7fe1a3782778609c
.dword 0x7fe1a3782778609c
.dword 0x7fe1a3782778609c
.dword 0x7fe1a3782778609c
.dword 0x7fcf3381366daa33
.dword 0x7fcf3381366daa33
.dword 0x7fcf3381366daa33
.dword 0x7fcf3381366daa33
.dword 0x7fcf3381366daa33
.dword 0x7fcf3381366daa33
.dword 0x7fcf3381366daa33
.dword 0x7fcf3381366daa33
.dword 0x7fcf3381366daa33
.dword 0x7fcf3381366daa33
.dword 0x7fcf5f5f1385c1af
.dword 0x7fcf5f5f1385c1af
.dword 0x7fcf5f5f1385c1af
.dword 0x7fcf5f5f1385c1af
.dword 0x7fcf5f5f1385c1af
.dword 0x7fcf5f5f1385c1af
.dword 0x7fcf5f5f1385c1af
.dword 0x7fcf5f5f1385c1af
.dword 0x7fcf5f5f1385c1af
.dword 0x7fcf5f5f1385c1af
.dword 0x7fe2870c773af305
.dword 0x7fe2870c773af305
.dword 0x7fe2870c773af305
.dword 0x7fe2870c773af305
.dword 0x7fe2870c773af305
.dword 0x7fe2870c773af305
.dword 0x7fe2870c773af305
.dword 0x7fe2870c773af305
.dword 0x7fe2870c773af305
.dword 0x7fe2870c773af305
.dword 0x7fd565b7f0cebd9f
.dword 0x7fd565b7f0cebd9f
.dword 0x7fd565b7f0cebd9f
.dword 0x7fd565b7f0cebd9f
.dword 0x7fd565b7f0cebd9f
.dword 0x7fd565b7f0cebd9f
.dword 0x7fd565b7f0cebd9f
.dword 0x7fd565b7f0cebd9f
.dword 0x7fd565b7f0cebd9f
.dword 0x7fd565b7f0cebd9f
.dword 0x7fec978dd3af76c1
.dword 0x7fec978dd3af76c1
.dword 0x7fec978dd3af76c1
.dword 0x7fec978dd3af76c1
.dword 0x7fec978dd3af76c1
.dword 0x7fec978dd3af76c1
.dword 0x7fec978dd3af76c1
.dword 0x7fec978dd3af76c1
.dword 0x7fec978dd3af76c1
.dword 0x7fec978dd3af76c1
.dword 0x7fd445637e5783c3
.dword 0x7fd445637e5783c3
.dword 0x7fd445637e5783c3
.dword 0x7fd445637e5783c3
.dword 0x7fd445637e5783c3
.dword 0x7fd445637e5783c3
.dword 0x7fd445637e5783c3
.dword 0x7fd445637e5783c3
.dword 0x7fd445637e5783c3
.dword 0x7fd445637e5783c3
.dword 0x7fd3a25a98541333
.dword 0x7fd3a25a98541333
.dword 0x7fd3a25a98541333
.dword 0x7fd3a25a98541333
.dword 0x7fd3a25a98541333
.dword 0x7fd3a25a98541333
.dword 0x7fd3a25a98541333
.dword 0x7fd3a25a98541333
.dword 0x7fd3a25a98541333
.dword 0x7fd3a25a98541333
.dword 0x7fee1a7f48e8e26b
.dword 0x7fee1a7f48e8e26b
.dword 0x7fee1a7f48e8e26b
.dword 0x7fee1a7f48e8e26b
.dword 0x7fee1a7f48e8e26b
.dword 0x7fee1a7f48e8e26b
.dword 0x7fee1a7f48e8e26b
.dword 0x7fee1a7f48e8e26b
.dword 0x7fee1a7f48e8e26b
.dword 0x7fee1a7f48e8e26b
.dword 0x7fe4dd45324c2409
.dword 0x7fe4dd45324c2409
.dword 0x7fe4dd45324c2409
.dword 0x7fe4dd45324c2409
.dword 0x7fe4dd45324c2409
.dword 0x7fe4dd45324c2409
.dword 0x7fe4dd45324c2409
.dword 0x7fe4dd45324c2409
.dword 0x7fe4dd45324c2409
.dword 0x7fe4dd45324c2409
.dword 0x7fef77d273035d94
.dword 0x7fef77d273035d94
.dword 0x7fef77d273035d94
.dword 0x7fef77d273035d94
.dword 0x7fef77d273035d94
.dword 0x7fef77d273035d94
.dword 0x7fef77d273035d94
.dword 0x7fef77d273035d94
.dword 0x7fef77d273035d94
.dword 0x7fef77d273035d94
.dword 0x7fb4d4955a3d407f
.dword 0x7fb4d4955a3d407f
.dword 0x7fb4d4955a3d407f
.dword 0x7fb4d4955a3d407f
.dword 0x7fb4d4955a3d407f
.dword 0x7fb4d4955a3d407f
.dword 0x7fb4d4955a3d407f
.dword 0x7fb4d4955a3d407f
.dword 0x7fb4d4955a3d407f
.dword 0x7fb4d4955a3d407f
.dword 0x7fd3ab263197fe7f
.dword 0x7fd3ab263197fe7f
.dword 0x7fd3ab263197fe7f
.dword 0x7fd3ab263197fe7f
.dword 0x7fd3ab263197fe7f
.dword 0x7fd3ab263197fe7f
.dword 0x7fd3ab263197fe7f
.dword 0x7fd3ab263197fe7f
.dword 0x7fd3ab263197fe7f
.dword 0x7fd3ab263197fe7f
.dword 0x7fd094dd69773d7b
.dword 0x7fd094dd69773d7b
.dword 0x7fd094dd69773d7b
.dword 0x7fd094dd69773d7b
.dword 0x7fd094dd69773d7b
.dword 0x7fd094dd69773d7b
.dword 0x7fd094dd69773d7b
.dword 0x7fd094dd69773d7b
.dword 0x7fd094dd69773d7b
.dword 0x7fd094dd69773d7b
.dword 0x7fe605a6a1e02c96
.dword 0x7fe605a6a1e02c96
.dword 0x7fe605a6a1e02c96
.dword 0x7fe605a6a1e02c96
.dword 0x7fe605a6a1e02c96
.dword 0x7fe605a6a1e02c96
.dword 0x7fe605a6a1e02c96
.dword 0x7fe605a6a1e02c96
.dword 0x7fe605a6a1e02c96
.dword 0x7fe605a6a1e02c96
.dword 0x7fef5bc627909931
.dword 0x7fef5bc627909931
.dword 0x7fef5bc627909931
.dword 0x7fef5bc627909931
.dword 0x7fef5bc627909931
.dword 0x7fef5bc627909931
.dword 0x7fef5bc627909931
.dword 0x7fef5bc627909931
.dword 0x7fef5bc627909931
.dword 0x7fef5bc627909931
.dword 0x7fcb8b73fc8fea5b
.dword 0x7fcb8b73fc8fea5b
.dword 0x7fcb8b73fc8fea5b
.dword 0x7fcb8b73fc8fea5b
.dword 0x7fcb8b73fc8fea5b
.dword 0x7fcb8b73fc8fea5b
.dword 0x7fcb8b73fc8fea5b
.dword 0x7fcb8b73fc8fea5b
.dword 0x7fcb8b73fc8fea5b
.dword 0x7fcb8b73fc8fea5b
.dword 0x7fef0892add2cc6e
.dword 0x7fef0892add2cc6e
.dword 0x7fef0892add2cc6e
.dword 0x7fef0892add2cc6e
.dword 0x7fef0892add2cc6e
.dword 0x7fef0892add2cc6e
.dword 0x7fef0892add2cc6e
.dword 0x7fef0892add2cc6e
.dword 0x7fef0892add2cc6e
.dword 0x7fef0892add2cc6e
.dword 0x7fed3a81e544f745
.dword 0x7fed3a81e544f745
.dword 0x7fed3a81e544f745
.dword 0x7fed3a81e544f745
.dword 0x7fed3a81e544f745
.dword 0x7fed3a81e544f745
.dword 0x7fed3a81e544f745
.dword 0x7fed3a81e544f745
.dword 0x7fed3a81e544f745
.dword 0x7fed3a81e544f745
.dword 0x7fd40ccb2b303daf
.dword 0x7fd40ccb2b303daf
.dword 0x7fd40ccb2b303daf
.dword 0x7fd40ccb2b303daf
.dword 0x7fd40ccb2b303daf
.dword 0x7fd40ccb2b303daf
.dword 0x7fd40ccb2b303daf
.dword 0x7fd40ccb2b303daf
.dword 0x7fd40ccb2b303daf
.dword 0x7fd40ccb2b303daf
.dword 0x7fe3171b5147eff2
.dword 0x7fe3171b5147eff2
.dword 0x7fe3171b5147eff2
.dword 0x7fe3171b5147eff2
.dword 0x7fe3171b5147eff2
.dword 0x7fe3171b5147eff2
.dword 0x7fe3171b5147eff2
.dword 0x7fe3171b5147eff2
.dword 0x7fe3171b5147eff2
.dword 0x7fe3171b5147eff2
.dword 0x7fef715337b3d172
.dword 0x7fef715337b3d172
.dword 0x7fef715337b3d172
.dword 0x7fef715337b3d172
.dword 0x7fef715337b3d172
.dword 0x7fef715337b3d172
.dword 0x7fef715337b3d172
.dword 0x7fef715337b3d172
.dword 0x7fef715337b3d172
.dword 0x7fef715337b3d172
.dword 0x7fa44919c1beab5f
.dword 0x7fa44919c1beab5f
.dword 0x7fa44919c1beab5f
.dword 0x7fa44919c1beab5f
.dword 0x7fa44919c1beab5f
.dword 0x7fa44919c1beab5f
.dword 0x7fa44919c1beab5f
.dword 0x7fa44919c1beab5f
.dword 0x7fa44919c1beab5f
.dword 0x7fa44919c1beab5f
.dword 0x7fb9a21046a4c767
.dword 0x7fb9a21046a4c767
.dword 0x7fb9a21046a4c767
.dword 0x7fb9a21046a4c767
.dword 0x7fb9a21046a4c767
.dword 0x7fb9a21046a4c767
.dword 0x7fb9a21046a4c767
.dword 0x7fb9a21046a4c767
.dword 0x7fb9a21046a4c767
.dword 0x7fb9a21046a4c767
.dword 0x7fd037df25b16113
.dword 0x7fd037df25b16113
.dword 0x7fd037df25b16113
.dword 0x7fd037df25b16113
.dword 0x7fd037df25b16113
.dword 0x7fd037df25b16113
.dword 0x7fd037df25b16113
.dword 0x7fd037df25b16113
.dword 0x7fd037df25b16113
.dword 0x7fd037df25b16113
.dword 0x7fed185a4345fd91
.dword 0x7fed185a4345fd91
.dword 0x7fed185a4345fd91
.dword 0x7fed185a4345fd91
.dword 0x7fed185a4345fd91
.dword 0x7fed185a4345fd91
.dword 0x7fed185a4345fd91
.dword 0x7fed185a4345fd91
.dword 0x7fed185a4345fd91
.dword 0x7fed185a4345fd91
.dword 0x7fd835b1de73afa3
.dword 0x7fd835b1de73afa3
.dword 0x7fd835b1de73afa3
.dword 0x7fd835b1de73afa3
.dword 0x7fd835b1de73afa3
.dword 0x7fd835b1de73afa3
.dword 0x7fd835b1de73afa3
.dword 0x7fd835b1de73afa3
.dword 0x7fd835b1de73afa3
.dword 0x7fd835b1de73afa3
.dword 0x7fba5356adec5cbf
.dword 0x7fba5356adec5cbf
.dword 0x7fba5356adec5cbf
.dword 0x7fba5356adec5cbf
.dword 0x7fba5356adec5cbf
.dword 0x7fba5356adec5cbf
.dword 0x7fba5356adec5cbf
.dword 0x7fba5356adec5cbf
.dword 0x7fba5356adec5cbf
.dword 0x7fba5356adec5cbf
.dword 0x7fcee6dc228b09a7
.dword 0x7fcee6dc228b09a7
.dword 0x7fcee6dc228b09a7
.dword 0x7fcee6dc228b09a7
.dword 0x7fcee6dc228b09a7
.dword 0x7fcee6dc228b09a7
.dword 0x7fcee6dc228b09a7
.dword 0x7fcee6dc228b09a7
.dword 0x7fcee6dc228b09a7
.dword 0x7fcee6dc228b09a7
.dword 0x7fbd95388e6dd7e7
.dword 0x7fbd95388e6dd7e7
.dword 0x7fbd95388e6dd7e7
.dword 0x7fbd95388e6dd7e7
.dword 0x7fbd95388e6dd7e7
.dword 0x7fbd95388e6dd7e7
.dword 0x7fbd95388e6dd7e7
.dword 0x7fbd95388e6dd7e7
.dword 0x7fbd95388e6dd7e7
.dword 0x7fbd95388e6dd7e7
.dword 0x7fef9efe9258e03a
.dword 0x7fef9efe9258e03a
.dword 0x7fef9efe9258e03a
.dword 0x7fef9efe9258e03a
.dword 0x7fef9efe9258e03a
.dword 0x7fef9efe9258e03a
.dword 0x7fef9efe9258e03a
.dword 0x7fef9efe9258e03a
.dword 0x7fef9efe9258e03a
.dword 0x7fef9efe9258e03a
.dword 0x7fa47df70c06ea5f
.dword 0x7fa47df70c06ea5f
.dword 0x7fa47df70c06ea5f
.dword 0x7fa47df70c06ea5f
.dword 0x7fa47df70c06ea5f
.dword 0x7fa47df70c06ea5f
.dword 0x7fa47df70c06ea5f
.dword 0x7fa47df70c06ea5f
.dword 0x7fa47df70c06ea5f
.dword 0x7fa47df70c06ea5f
.dword 0x7fbd775b7a6f9327
.dword 0x7fbd775b7a6f9327
.dword 0x7fbd775b7a6f9327
.dword 0x7fbd775b7a6f9327
.dword 0x7fbd775b7a6f9327
.dword 0x7fbd775b7a6f9327
.dword 0x7fbd775b7a6f9327
.dword 0x7fbd775b7a6f9327
.dword 0x7fbd775b7a6f9327
.dword 0x7fbd775b7a6f9327
.dword 0x7fe574031c0ee5b5
.dword 0x7fe574031c0ee5b5
.dword 0x7fe574031c0ee5b5
.dword 0x7fe574031c0ee5b5
.dword 0x7fe574031c0ee5b5
.dword 0x7fe574031c0ee5b5
.dword 0x7fe574031c0ee5b5
.dword 0x7fe574031c0ee5b5
.dword 0x7fe574031c0ee5b5
.dword 0x7fe574031c0ee5b5
.dword 0x7fea7d13a52ed5ec
.dword 0x7fea7d13a52ed5ec
.dword 0x7fea7d13a52ed5ec
.dword 0x7fea7d13a52ed5ec
.dword 0x7fea7d13a52ed5ec
.dword 0x7fea7d13a52ed5ec
.dword 0x7fea7d13a52ed5ec
.dword 0x7fea7d13a52ed5ec
.dword 0x7fea7d13a52ed5ec
.dword 0x7fea7d13a52ed5ec
.dword 0x7fd1bd5cc8dca1e5
.dword 0x7fd1bd5cc8dca1e5
.dword 0x7fd1bd5cc8dca1e5
.dword 0x7fd1bd5cc8dca1e5
.dword 0x7fd1bd5cc8dca1e5
.dword 0x7fd1bd5cc8dca1e5
.dword 0x7fd1bd5cc8dca1e5
.dword 0x7fd1bd5cc8dca1e5
.dword 0x7fd1bd5cc8dca1e5
.dword 0x7fd1bd5cc8dca1e5
.dword 0x7fed9a2688750f46
.dword 0x7fed9a2688750f46
.dword 0x7fed9a2688750f46
.dword 0x7fed9a2688750f46
.dword 0x7fed9a2688750f46
.dword 0x7fed9a2688750f46
.dword 0x7fed9a2688750f46
.dword 0x7fed9a2688750f46
.dword 0x7fed9a2688750f46
.dword 0x7fed9a2688750f46
.dword 0x7fec812c292ea556
.dword 0x7fec812c292ea556
.dword 0x7fec812c292ea556
.dword 0x7fec812c292ea556
.dword 0x7fec812c292ea556
.dword 0x7fec812c292ea556
.dword 0x7fec812c292ea556
.dword 0x7fec812c292ea556
.dword 0x7fec812c292ea556
.dword 0x7fec812c292ea556
.dword 0x7fb4ed205e78cd0f
.dword 0x7fb4ed205e78cd0f
.dword 0x7fb4ed205e78cd0f
.dword 0x7fb4ed205e78cd0f
.dword 0x7fb4ed205e78cd0f
.dword 0x7fb4ed205e78cd0f
.dword 0x7fb4ed205e78cd0f
.dword 0x7fb4ed205e78cd0f
.dword 0x7fb4ed205e78cd0f
.dword 0x7fb4ed205e78cd0f
.dword 0x7fe243d79e337b38
.dword 0x7fe243d79e337b38
.dword 0x7fe243d79e337b38
.dword 0x7fe243d79e337b38
.dword 0x7fe243d79e337b38
.dword 0x7fe243d79e337b38
.dword 0x7fe243d79e337b38
.dword 0x7fe243d79e337b38
.dword 0x7fe243d79e337b38
.dword 0x7fe243d79e337b38
.dword 0x7fe9055ab3b464b5
.dword 0x7fe9055ab3b464b5
.dword 0x7fe9055ab3b464b5
.dword 0x7fe9055ab3b464b5
.dword 0x7fe9055ab3b464b5
.dword 0x7fe9055ab3b464b5
.dword 0x7fe9055ab3b464b5
.dword 0x7fe9055ab3b464b5
.dword 0x7fe9055ab3b464b5
.dword 0x7fe9055ab3b464b5
.dword 0x7fd5d14398eae23f
.dword 0x7fd5d14398eae23f
.dword 0x7fd5d14398eae23f
.dword 0x7fd5d14398eae23f
.dword 0x7fd5d14398eae23f
.dword 0x7fd5d14398eae23f
.dword 0x7fd5d14398eae23f
.dword 0x7fd5d14398eae23f
.dword 0x7fd5d14398eae23f
.dword 0x7fd5d14398eae23f
.dword 0x7fe9383ffc96dd3f
.dword 0x7fe9383ffc96dd3f
.dword 0x7fe9383ffc96dd3f
.dword 0x7fe9383ffc96dd3f
.dword 0x7fe9383ffc96dd3f
.dword 0x7fe9383ffc96dd3f
.dword 0x7fe9383ffc96dd3f
.dword 0x7fe9383ffc96dd3f
.dword 0x7fe9383ffc96dd3f
.dword 0x7fe9383ffc96dd3f
.dword 0x7fb2bccdcc2ad897
.dword 0x7fb2bccdcc2ad897
.dword 0x7fb2bccdcc2ad897
.dword 0x7fb2bccdcc2ad897
.dword 0x7fb2bccdcc2ad897
.dword 0x7fb2bccdcc2ad897
.dword 0x7fb2bccdcc2ad897
.dword 0x7fb2bccdcc2ad897
.dword 0x7fb2bccdcc2ad897
.dword 0x7fb2bccdcc2ad897
.dword 0x7fbab1c42a43630f
.dword 0x7fbab1c42a43630f
.dword 0x7fbab1c42a43630f
.dword 0x7fbab1c42a43630f
.dword 0x7fbab1c42a43630f
.dword 0x7fbab1c42a43630f
.dword 0x7fbab1c42a43630f
.dword 0x7fbab1c42a43630f
.dword 0x7fbab1c42a43630f
.dword 0x7fbab1c42a43630f
.dword 0x7fc153045947810b
.dword 0x7fc153045947810b
.dword 0x7fc153045947810b
.dword 0x7fc153045947810b
.dword 0x7fc153045947810b
.dword 0x7fc153045947810b
.dword 0x7fc153045947810b
.dword 0x7fc153045947810b
.dword 0x7fc153045947810b
.dword 0x7fc153045947810b
.dword 0x7fee89afcadc456f
.dword 0x7fee89afcadc456f
.dword 0x7fee89afcadc456f
.dword 0x7fee89afcadc456f
.dword 0x7fee89afcadc456f
.dword 0x7fee89afcadc456f
.dword 0x7fee89afcadc456f
.dword 0x7fee89afcadc456f
.dword 0x7fee89afcadc456f
.dword 0x7fee89afcadc456f
.dword 0x7febc1e737c6a698
.dword 0x7febc1e737c6a698
.dword 0x7febc1e737c6a698
.dword 0x7febc1e737c6a698
.dword 0x7febc1e737c6a698
.dword 0x7febc1e737c6a698
.dword 0x7febc1e737c6a698
.dword 0x7febc1e737c6a698
.dword 0x7febc1e737c6a698
.dword 0x7febc1e737c6a698
.dword 0x7fd5c73bb8e94b2b
.dword 0x7fd5c73bb8e94b2b
.dword 0x7fd5c73bb8e94b2b
.dword 0x7fd5c73bb8e94b2b
.dword 0x7fd5c73bb8e94b2b
.dword 0x7fd5c73bb8e94b2b
.dword 0x7fd5c73bb8e94b2b
.dword 0x7fd5c73bb8e94b2b
.dword 0x7fd5c73bb8e94b2b
.dword 0x7fd5c73bb8e94b2b
.dword 0x7feaea8e11056b0f
.dword 0x7feaea8e11056b0f
.dword 0x7feaea8e11056b0f
.dword 0x7feaea8e11056b0f
.dword 0x7feaea8e11056b0f
.dword 0x7feaea8e11056b0f
.dword 0x7feaea8e11056b0f
.dword 0x7feaea8e11056b0f
.dword 0x7feaea8e11056b0f
.dword 0x7feaea8e11056b0f
.dword 0x7fe84aae05543502
.dword 0x7fe84aae05543502
.dword 0x7fe84aae05543502
.dword 0x7fe84aae05543502
.dword 0x7fe84aae05543502
.dword 0x7fe84aae05543502
.dword 0x7fe84aae05543502
.dword 0x7fe84aae05543502
.dword 0x7fe84aae05543502
.dword 0x7fe84aae05543502
.dword 0x7fed26cfda272030
.dword 0x7fed26cfda272030
.dword 0x7fed26cfda272030
.dword 0x7fed26cfda272030
.dword 0x7fed26cfda272030
.dword 0x7fed26cfda272030
.dword 0x7fed26cfda272030
.dword 0x7fed26cfda272030
.dword 0x7fed26cfda272030
.dword 0x7fed26cfda272030
.dword 0x7fb5ad9a8441acdf
.dword 0x7fb5ad9a8441acdf
.dword 0x7fb5ad9a8441acdf
.dword 0x7fb5ad9a8441acdf
.dword 0x7fb5ad9a8441acdf
.dword 0x7fb5ad9a8441acdf
.dword 0x7fb5ad9a8441acdf
.dword 0x7fb5ad9a8441acdf
.dword 0x7fb5ad9a8441acdf
.dword 0x7fb5ad9a8441acdf
.dword 0x7fce08b2a10b8fdf
.dword 0x7fce08b2a10b8fdf
.dword 0x7fce08b2a10b8fdf
.dword 0x7fce08b2a10b8fdf
.dword 0x7fce08b2a10b8fdf
.dword 0x7fce08b2a10b8fdf
.dword 0x7fce08b2a10b8fdf
.dword 0x7fce08b2a10b8fdf
.dword 0x7fce08b2a10b8fdf
.dword 0x7fce08b2a10b8fdf
.dword 0x7fdf0206ee24c395
.dword 0x7fdf0206ee24c395
.dword 0x7fdf0206ee24c395
.dword 0x7fdf0206ee24c395
.dword 0x7fdf0206ee24c395
.dword 0x7fdf0206ee24c395
.dword 0x7fdf0206ee24c395
.dword 0x7fdf0206ee24c395
.dword 0x7fdf0206ee24c395
.dword 0x7fdf0206ee24c395
.dword 0x7fec3c90ab59cc1f
.dword 0x7fec3c90ab59cc1f
.dword 0x7fec3c90ab59cc1f
.dword 0x7fec3c90ab59cc1f
.dword 0x7fec3c90ab59cc1f
.dword 0x7fec3c90ab59cc1f
.dword 0x7fec3c90ab59cc1f
.dword 0x7fec3c90ab59cc1f
.dword 0x7fec3c90ab59cc1f
.dword 0x7fec3c90ab59cc1f
.dword 0x7fedd47ad230c500
.dword 0x7fedd47ad230c500
.dword 0x7fedd47ad230c500
.dword 0x7fedd47ad230c500
.dword 0x7fedd47ad230c500
.dword 0x7fedd47ad230c500
.dword 0x7fedd47ad230c500
.dword 0x7fedd47ad230c500
.dword 0x7fedd47ad230c500
.dword 0x7fedd47ad230c500
.dword 0x7fe59522cc62b803
.dword 0x7fe59522cc62b803
.dword 0x7fe59522cc62b803
.dword 0x7fe59522cc62b803
.dword 0x7fe59522cc62b803
.dword 0x7fe59522cc62b803
.dword 0x7fe59522cc62b803
.dword 0x7fe59522cc62b803
.dword 0x7fe59522cc62b803
.dword 0x7fe59522cc62b803
.dword 0x7fd5b3be3b6f1597
.dword 0x7fd5b3be3b6f1597
.dword 0x7fd5b3be3b6f1597
.dword 0x7fd5b3be3b6f1597
.dword 0x7fd5b3be3b6f1597
.dword 0x7fd5b3be3b6f1597
.dword 0x7fd5b3be3b6f1597
.dword 0x7fd5b3be3b6f1597
.dword 0x7fd5b3be3b6f1597
.dword 0x7fd5b3be3b6f1597
.dword 0x7fef95e94a40dc56
.dword 0x7fef95e94a40dc56
.dword 0x7fef95e94a40dc56
.dword 0x7fef95e94a40dc56
.dword 0x7fef95e94a40dc56
.dword 0x7fef95e94a40dc56
.dword 0x7fef95e94a40dc56
.dword 0x7fef95e94a40dc56
.dword 0x7fef95e94a40dc56
.dword 0x7fef95e94a40dc56
.dword 0x7fc9b58d2db8786f
.dword 0x7fc9b58d2db8786f
.dword 0x7fc9b58d2db8786f
.dword 0x7fc9b58d2db8786f
.dword 0x7fc9b58d2db8786f
.dword 0x7fc9b58d2db8786f
.dword 0x7fc9b58d2db8786f
.dword 0x7fc9b58d2db8786f
.dword 0x7fc9b58d2db8786f
.dword 0x7fc9b58d2db8786f
.dword 0x7fecca2a15201aa9
.dword 0x7fecca2a15201aa9
.dword 0x7fecca2a15201aa9
.dword 0x7fecca2a15201aa9
.dword 0x7fecca2a15201aa9
.dword 0x7fecca2a15201aa9
.dword 0x7fecca2a15201aa9
.dword 0x7fecca2a15201aa9
.dword 0x7fecca2a15201aa9
.dword 0x7fecca2a15201aa9
.dword 0x7fd4d27694e5a38b
.dword 0x7fd4d27694e5a38b
.dword 0x7fd4d27694e5a38b
.dword 0x7fd4d27694e5a38b
.dword 0x7fd4d27694e5a38b
.dword 0x7fd4d27694e5a38b
.dword 0x7fd4d27694e5a38b
.dword 0x7fd4d27694e5a38b
.dword 0x7fd4d27694e5a38b
.dword 0x7fd4d27694e5a38b
.dword 0x7fd2f2dacc08696f
.dword 0x7fd2f2dacc08696f
.dword 0x7fd2f2dacc08696f
.dword 0x7fd2f2dacc08696f
.dword 0x7fd2f2dacc08696f
.dword 0x7fd2f2dacc08696f
.dword 0x7fd2f2dacc08696f
.dword 0x7fd2f2dacc08696f
.dword 0x7fd2f2dacc08696f
.dword 0x7fd2f2dacc08696f
.dword 0x7fbabb8bbe03b7df
.dword 0x7fbabb8bbe03b7df
.dword 0x7fbabb8bbe03b7df
.dword 0x7fbabb8bbe03b7df
.dword 0x7fbabb8bbe03b7df
.dword 0x7fbabb8bbe03b7df
.dword 0x7fbabb8bbe03b7df
.dword 0x7fbabb8bbe03b7df
.dword 0x7fbabb8bbe03b7df
.dword 0x7fbabb8bbe03b7df
.dword 0x7fdbb5746cbb34cd
.dword 0x7fdbb5746cbb34cd
.dword 0x7fdbb5746cbb34cd
.dword 0x7fdbb5746cbb34cd
.dword 0x7fdbb5746cbb34cd
.dword 0x7fdbb5746cbb34cd
.dword 0x7fdbb5746cbb34cd
.dword 0x7fdbb5746cbb34cd
.dword 0x7fdbb5746cbb34cd
.dword 0x7fdbb5746cbb34cd
.dword 0x7fca5666b92c9353
.dword 0x7fca5666b92c9353
.dword 0x7fca5666b92c9353
.dword 0x7fca5666b92c9353
.dword 0x7fca5666b92c9353
.dword 0x7fca5666b92c9353
.dword 0x7fca5666b92c9353
.dword 0x7fca5666b92c9353
.dword 0x7fca5666b92c9353
.dword 0x7fca5666b92c9353
.dword 0x7fd830a4319a6f37
.dword 0x7fd830a4319a6f37
.dword 0x7fd830a4319a6f37
.dword 0x7fd830a4319a6f37
.dword 0x7fd830a4319a6f37
.dword 0x7fd830a4319a6f37
.dword 0x7fd830a4319a6f37
.dword 0x7fd830a4319a6f37
.dword 0x7fd830a4319a6f37
.dword 0x7fd830a4319a6f37
.dword 0x7fe6875b8a7de9f5
.dword 0x7fe6875b8a7de9f5
.dword 0x7fe6875b8a7de9f5
.dword 0x7fe6875b8a7de9f5
.dword 0x7fe6875b8a7de9f5
.dword 0x7fe6875b8a7de9f5
.dword 0x7fe6875b8a7de9f5
.dword 0x7fe6875b8a7de9f5
.dword 0x7fe6875b8a7de9f5
.dword 0x7fe6875b8a7de9f5
.dword 0x7febc4dccb7ac380
.dword 0x7febc4dccb7ac380
.dword 0x7febc4dccb7ac380
.dword 0x7febc4dccb7ac380
.dword 0x7febc4dccb7ac380
.dword 0x7febc4dccb7ac380
.dword 0x7febc4dccb7ac380
.dword 0x7febc4dccb7ac380
.dword 0x7febc4dccb7ac380
.dword 0x7febc4dccb7ac380
.dword 0x7fe23fbd09d7e9b6
.dword 0x7fe23fbd09d7e9b6
.dword 0x7fe23fbd09d7e9b6
.dword 0x7fe23fbd09d7e9b6
.dword 0x7fe23fbd09d7e9b6
.dword 0x7fe23fbd09d7e9b6
.dword 0x7fe23fbd09d7e9b6
.dword 0x7fe23fbd09d7e9b6
.dword 0x7fe23fbd09d7e9b6
.dword 0x7fe23fbd09d7e9b6
.dword 0x7fea38a3f0decfff
.dword 0x7fea38a3f0decfff
.dword 0x7fea38a3f0decfff
.dword 0x7fea38a3f0decfff
.dword 0x7fea38a3f0decfff
.dword 0x7fea38a3f0decfff
.dword 0x7fea38a3f0decfff
.dword 0x7fea38a3f0decfff
.dword 0x7fea38a3f0decfff
.dword 0x7fea38a3f0decfff
.dword 0x7fec1e74ff66f075
.dword 0x7fec1e74ff66f075
.dword 0x7fec1e74ff66f075
.dword 0x7fec1e74ff66f075
.dword 0x7fec1e74ff66f075
.dword 0x7fec1e74ff66f075
.dword 0x7fec1e74ff66f075
.dword 0x7fec1e74ff66f075
.dword 0x7fec1e74ff66f075
.dword 0x7fec1e74ff66f075
.dword 0x7fd026a2990b0a7f
.dword 0x7fd026a2990b0a7f
.dword 0x7fd026a2990b0a7f
.dword 0x7fd026a2990b0a7f
.dword 0x7fd026a2990b0a7f
.dword 0x7fd026a2990b0a7f
.dword 0x7fd026a2990b0a7f
.dword 0x7fd026a2990b0a7f
.dword 0x7fd026a2990b0a7f
.dword 0x7fd026a2990b0a7f
.dword 0x7fe7cd8dfca2011d
.dword 0x7fe7cd8dfca2011d
.dword 0x7fe7cd8dfca2011d
.dword 0x7fe7cd8dfca2011d
.dword 0x7fe7cd8dfca2011d
.dword 0x7fe7cd8dfca2011d
.dword 0x7fe7cd8dfca2011d
.dword 0x7fe7cd8dfca2011d
.dword 0x7fe7cd8dfca2011d
.dword 0x7fe7cd8dfca2011d
.dword 0x7fd3dcff67566087
.dword 0x7fd3dcff67566087
.dword 0x7fd3dcff67566087
.dword 0x7fd3dcff67566087
.dword 0x7fd3dcff67566087
.dword 0x7fd3dcff67566087
.dword 0x7fd3dcff67566087
.dword 0x7fd3dcff67566087
.dword 0x7fd3dcff67566087
.dword 0x7fd3dcff67566087
.dword 0x7fd39bd6a090d93f
.dword 0x7fd39bd6a090d93f
.dword 0x7fd39bd6a090d93f
.dword 0x7fd39bd6a090d93f
.dword 0x7fd39bd6a090d93f
.dword 0x7fd39bd6a090d93f
.dword 0x7fd39bd6a090d93f
.dword 0x7fd39bd6a090d93f
.dword 0x7fd39bd6a090d93f
.dword 0x7fd39bd6a090d93f
.dword 0x7feef9105cd9390b
.dword 0x7feef9105cd9390b
.dword 0x7feef9105cd9390b
.dword 0x7feef9105cd9390b
.dword 0x7feef9105cd9390b
.dword 0x7feef9105cd9390b
.dword 0x7feef9105cd9390b
.dword 0x7feef9105cd9390b
.dword 0x7feef9105cd9390b
.dword 0x7feef9105cd9390b
.dword 0x7fae19152f3266af
.dword 0x7fae19152f3266af
.dword 0x7fae19152f3266af
.dword 0x7fae19152f3266af
.dword 0x7fae19152f3266af
.dword 0x7fae19152f3266af
.dword 0x7fae19152f3266af
.dword 0x7fae19152f3266af
.dword 0x7fae19152f3266af
.dword 0x7fae19152f3266af
.dword 0x7fd48f4a954751bd
.dword 0x7fd48f4a954751bd
.dword 0x7fd48f4a954751bd
.dword 0x7fd48f4a954751bd
.dword 0x7fd48f4a954751bd
.dword 0x7fd48f4a954751bd
.dword 0x7fd48f4a954751bd
.dword 0x7fd48f4a954751bd
.dword 0x7fd48f4a954751bd
.dword 0x7fd48f4a954751bd
.dword 0x7fd946024d663351
.dword 0x7fd946024d663351
.dword 0x7fd946024d663351
.dword 0x7fd946024d663351
.dword 0x7fd946024d663351
.dword 0x7fd946024d663351
.dword 0x7fd946024d663351
.dword 0x7fd946024d663351
.dword 0x7fd946024d663351
.dword 0x7fd946024d663351
.dword 0x7fcc91ade861e02b
.dword 0x7fcc91ade861e02b
.dword 0x7fcc91ade861e02b
.dword 0x7fcc91ade861e02b
.dword 0x7fcc91ade861e02b
.dword 0x7fcc91ade861e02b
.dword 0x7fcc91ade861e02b
.dword 0x7fcc91ade861e02b
.dword 0x7fcc91ade861e02b
.dword 0x7fcc91ade861e02b
.dword 0x7fe987aaa2c7bb6a
.dword 0x7fe987aaa2c7bb6a
.dword 0x7fe987aaa2c7bb6a
.dword 0x7fe987aaa2c7bb6a
.dword 0x7fe987aaa2c7bb6a
.dword 0x7fe987aaa2c7bb6a
.dword 0x7fe987aaa2c7bb6a
.dword 0x7fe987aaa2c7bb6a
.dword 0x7fe987aaa2c7bb6a
.dword 0x7fe987aaa2c7bb6a
.dword 0x7fcc3c9ccfa1b1bb
.dword 0x7fcc3c9ccfa1b1bb
.dword 0x7fcc3c9ccfa1b1bb
.dword 0x7fcc3c9ccfa1b1bb
.dword 0x7fcc3c9ccfa1b1bb
.dword 0x7fcc3c9ccfa1b1bb
.dword 0x7fcc3c9ccfa1b1bb
.dword 0x7fcc3c9ccfa1b1bb
.dword 0x7fcc3c9ccfa1b1bb
.dword 0x7fcc3c9ccfa1b1bb
.dword 0x7fe5b39db9b4e7ac
.dword 0x7fe5b39db9b4e7ac
.dword 0x7fe5b39db9b4e7ac
.dword 0x7fe5b39db9b4e7ac
.dword 0x7fe5b39db9b4e7ac
.dword 0x7fe5b39db9b4e7ac
.dword 0x7fe5b39db9b4e7ac
.dword 0x7fe5b39db9b4e7ac
.dword 0x7fe5b39db9b4e7ac
.dword 0x7fe5b39db9b4e7ac
.dword 0x7fc482567721754b
.dword 0x7fc482567721754b
.dword 0x7fc482567721754b
.dword 0x7fc482567721754b
.dword 0x7fc482567721754b
.dword 0x7fc482567721754b
.dword 0x7fc482567721754b
.dword 0x7fc482567721754b
.dword 0x7fc482567721754b
.dword 0x7fc482567721754b
.dword 0x7fc2bf422090b207
.dword 0x7fc2bf422090b207
.dword 0x7fc2bf422090b207
.dword 0x7fc2bf422090b207
.dword 0x7fc2bf422090b207
.dword 0x7fc2bf422090b207
.dword 0x7fc2bf422090b207
.dword 0x7fc2bf422090b207
.dword 0x7fc2bf422090b207
.dword 0x7fc2bf422090b207
.dword 0x7f9551579cd90e3f
.dword 0x7f9551579cd90e3f
.dword 0x7f9551579cd90e3f
.dword 0x7f9551579cd90e3f
.dword 0x7f9551579cd90e3f
.dword 0x7f9551579cd90e3f
.dword 0x7f9551579cd90e3f
.dword 0x7f9551579cd90e3f
.dword 0x7f9551579cd90e3f
.dword 0x7f9551579cd90e3f
.dword 0x7fe3617941ba03e8
.dword 0x7fe3617941ba03e8
.dword 0x7fe3617941ba03e8
.dword 0x7fe3617941ba03e8
.dword 0x7fe3617941ba03e8
.dword 0x7fe3617941ba03e8
.dword 0x7fe3617941ba03e8
.dword 0x7fe3617941ba03e8
.dword 0x7fe3617941ba03e8
.dword 0x7fe3617941ba03e8
.dword 0x7fe052debfe82e13
.dword 0x7fe052debfe82e13
.dword 0x7fe052debfe82e13
.dword 0x7fe052debfe82e13
.dword 0x7fe052debfe82e13
.dword 0x7fe052debfe82e13
.dword 0x7fe052debfe82e13
.dword 0x7fe052debfe82e13
.dword 0x7fe052debfe82e13
.dword 0x7fe052debfe82e13
.dword 0x7fbbd7ce681c543f
.dword 0x7fbbd7ce681c543f
.dword 0x7fbbd7ce681c543f
.dword 0x7fbbd7ce681c543f
.dword 0x7fbbd7ce681c543f
.dword 0x7fbbd7ce681c543f
.dword 0x7fbbd7ce681c543f
.dword 0x7fbbd7ce681c543f
.dword 0x7fbbd7ce681c543f
.dword 0x7fbbd7ce681c543f
.dword 0x7fdaf054e65e9fad
.dword 0x7fdaf054e65e9fad
.dword 0x7fdaf054e65e9fad
.dword 0x7fdaf054e65e9fad
.dword 0x7fdaf054e65e9fad
.dword 0x7fdaf054e65e9fad
.dword 0x7fdaf054e65e9fad
.dword 0x7fdaf054e65e9fad
.dword 0x7fdaf054e65e9fad
.dword 0x7fdaf054e65e9fad
.dword 0x7f9833a9a7efc6ff
.dword 0x7f9833a9a7efc6ff
.dword 0x7f9833a9a7efc6ff
.dword 0x7f9833a9a7efc6ff
.dword 0x7f9833a9a7efc6ff
.dword 0x7f9833a9a7efc6ff
.dword 0x7f9833a9a7efc6ff
.dword 0x7f9833a9a7efc6ff
.dword 0x7f9833a9a7efc6ff
.dword 0x7f9833a9a7efc6ff
.dword 0x7fd49bad4bf8d1a9
.dword 0x7fd49bad4bf8d1a9
.dword 0x7fd49bad4bf8d1a9
.dword 0x7fd49bad4bf8d1a9
.dword 0x7fd49bad4bf8d1a9
.dword 0x7fd49bad4bf8d1a9
.dword 0x7fd49bad4bf8d1a9
.dword 0x7fd49bad4bf8d1a9
.dword 0x7fd49bad4bf8d1a9
.dword 0x7fd49bad4bf8d1a9
.dword 0x7fe6c5583d2d8f82
.dword 0x7fe6c5583d2d8f82
.dword 0x7fe6c5583d2d8f82
.dword 0x7fe6c5583d2d8f82
.dword 0x7fe6c5583d2d8f82
.dword 0x7fe6c5583d2d8f82
.dword 0x7fe6c5583d2d8f82
.dword 0x7fe6c5583d2d8f82
.dword 0x7fe6c5583d2d8f82
.dword 0x7fe6c5583d2d8f82
.dword 0x7fc585c60a81aa3f
.dword 0x7fc585c60a81aa3f
.dword 0x7fc585c60a81aa3f
.dword 0x7fc585c60a81aa3f
.dword 0x7fc585c60a81aa3f
.dword 0x7fc585c60a81aa3f
.dword 0x7fc585c60a81aa3f
.dword 0x7fc585c60a81aa3f
.dword 0x7fc585c60a81aa3f
.dword 0x7fc585c60a81aa3f
.dword 0x7fc46e9bf4155d7b
.dword 0x7fc46e9bf4155d7b
.dword 0x7fc46e9bf4155d7b
.dword 0x7fc46e9bf4155d7b
.dword 0x7fc46e9bf4155d7b
.dword 0x7fc46e9bf4155d7b
.dword 0x7fc46e9bf4155d7b
.dword 0x7fc46e9bf4155d7b
.dword 0x7fc46e9bf4155d7b
.dword 0x7fc46e9bf4155d7b
.dword 0x7fd60b0632528095
.dword 0x7fd60b0632528095
.dword 0x7fd60b0632528095
.dword 0x7fd60b0632528095
.dword 0x7fd60b0632528095
.dword 0x7fd60b0632528095
.dword 0x7fd60b0632528095
.dword 0x7fd60b0632528095
.dword 0x7fd60b0632528095
.dword 0x7fd60b0632528095
.dword 0x7fbc07725983617f
.dword 0x7fbc07725983617f
.dword 0x7fbc07725983617f
.dword 0x7fbc07725983617f
.dword 0x7fbc07725983617f
.dword 0x7fbc07725983617f
.dword 0x7fbc07725983617f
.dword 0x7fbc07725983617f
.dword 0x7fbc07725983617f
.dword 0x7fbc07725983617f
.dword 0x7fe82dc4511ff204
.dword 0x7fe82dc4511ff204
.dword 0x7fe82dc4511ff204
.dword 0x7fe82dc4511ff204
.dword 0x7fe82dc4511ff204
.dword 0x7fe82dc4511ff204
.dword 0x7fe82dc4511ff204
.dword 0x7fe82dc4511ff204
.dword 0x7fe82dc4511ff204
.dword 0x7fe82dc4511ff204
.dword 0x7f91175939fbdd3f
.dword 0x7f91175939fbdd3f
.dword 0x7f91175939fbdd3f
.dword 0x7f91175939fbdd3f
.dword 0x7f91175939fbdd3f
.dword 0x7f91175939fbdd3f
.dword 0x7f91175939fbdd3f
.dword 0x7f91175939fbdd3f
.dword 0x7f91175939fbdd3f
.dword 0x7f91175939fbdd3f
.dword 0x7fe58a25604824f3
.dword 0x7fe58a25604824f3
.dword 0x7fe58a25604824f3
.dword 0x7fe58a25604824f3
.dword 0x7fe58a25604824f3
.dword 0x7fe58a25604824f3
.dword 0x7fe58a25604824f3
.dword 0x7fe58a25604824f3
.dword 0x7fe58a25604824f3
.dword 0x7fe58a25604824f3
.dword 0x7fd056bcd04279ed
.dword 0x7fd056bcd04279ed
.dword 0x7fd056bcd04279ed
.dword 0x7fd056bcd04279ed
.dword 0x7fd056bcd04279ed
.dword 0x7fd056bcd04279ed
.dword 0x7fd056bcd04279ed
.dword 0x7fd056bcd04279ed
.dword 0x7fd056bcd04279ed
.dword 0x7fd056bcd04279ed
.dword 0x7fe981d2bf67b45e
.dword 0x7fe981d2bf67b45e
.dword 0x7fe981d2bf67b45e
.dword 0x7fe981d2bf67b45e
.dword 0x7fe981d2bf67b45e
.dword 0x7fe981d2bf67b45e
.dword 0x7fe981d2bf67b45e
.dword 0x7fe981d2bf67b45e
.dword 0x7fe981d2bf67b45e
.dword 0x7fe981d2bf67b45e
.dword 0x7feb8d62745dccc1
.dword 0x7feb8d62745dccc1
.dword 0x7feb8d62745dccc1
.dword 0x7feb8d62745dccc1
.dword 0x7feb8d62745dccc1
.dword 0x7feb8d62745dccc1
.dword 0x7feb8d62745dccc1
.dword 0x7feb8d62745dccc1
.dword 0x7feb8d62745dccc1
.dword 0x7feb8d62745dccc1
.dword 0x7fc6aedbc8cfe5cb
.dword 0x7fc6aedbc8cfe5cb
.dword 0x7fc6aedbc8cfe5cb
.dword 0x7fc6aedbc8cfe5cb
.dword 0x7fc6aedbc8cfe5cb
.dword 0x7fc6aedbc8cfe5cb
.dword 0x7fc6aedbc8cfe5cb
.dword 0x7fc6aedbc8cfe5cb
.dword 0x7fc6aedbc8cfe5cb
.dword 0x7fc6aedbc8cfe5cb
.dword 0x7f9ca57966fc21ff
.dword 0x7f9ca57966fc21ff
.dword 0x7f9ca57966fc21ff
.dword 0x7f9ca57966fc21ff
.dword 0x7f9ca57966fc21ff
.dword 0x7f9ca57966fc21ff
.dword 0x7f9ca57966fc21ff
.dword 0x7f9ca57966fc21ff
.dword 0x7f9ca57966fc21ff
.dword 0x7f9ca57966fc21ff
.dword 0x7fe39935e95315b1
.dword 0x7fe39935e95315b1
.dword 0x7fe39935e95315b1
.dword 0x7fe39935e95315b1
.dword 0x7fe39935e95315b1
.dword 0x7fe39935e95315b1
.dword 0x7fe39935e95315b1
.dword 0x7fe39935e95315b1
.dword 0x7fe39935e95315b1
.dword 0x7fe39935e95315b1
.dword 0x7fe13b37e2291279
.dword 0x7fe13b37e2291279
.dword 0x7fe13b37e2291279
.dword 0x7fe13b37e2291279
.dword 0x7fe13b37e2291279
.dword 0x7fe13b37e2291279
.dword 0x7fe13b37e2291279
.dword 0x7fe13b37e2291279
.dword 0x7fe13b37e2291279
.dword 0x7fe13b37e2291279
.dword 0x7fd6d5a59350bdcb
.dword 0x7fd6d5a59350bdcb
.dword 0x7fd6d5a59350bdcb
.dword 0x7fd6d5a59350bdcb
.dword 0x7fd6d5a59350bdcb
.dword 0x7fd6d5a59350bdcb
.dword 0x7fd6d5a59350bdcb
.dword 0x7fd6d5a59350bdcb
.dword 0x7fd6d5a59350bdcb
.dword 0x7fd6d5a59350bdcb
.dword 0x7fe026ab89a75256
.dword 0x7fe026ab89a75256
.dword 0x7fe026ab89a75256
.dword 0x7fe026ab89a75256
.dword 0x7fe026ab89a75256
.dword 0x7fe026ab89a75256
.dword 0x7fe026ab89a75256
.dword 0x7fe026ab89a75256
.dword 0x7fe026ab89a75256
.dword 0x7fe026ab89a75256
.dword 0x7fe23d6f3e37b4f1
.dword 0x7fe23d6f3e37b4f1
.dword 0x7fe23d6f3e37b4f1
.dword 0x7fe23d6f3e37b4f1
.dword 0x7fe23d6f3e37b4f1
.dword 0x7fe23d6f3e37b4f1
.dword 0x7fe23d6f3e37b4f1
.dword 0x7fe23d6f3e37b4f1
.dword 0x7fe23d6f3e37b4f1
.dword 0x7fe23d6f3e37b4f1
.dword 0x7facbc315eca5f3f
.dword 0x7facbc315eca5f3f
.dword 0x7facbc315eca5f3f
.dword 0x7facbc315eca5f3f
.dword 0x7facbc315eca5f3f
.dword 0x7facbc315eca5f3f
.dword 0x7facbc315eca5f3f
.dword 0x7facbc315eca5f3f
.dword 0x7facbc315eca5f3f
.dword 0x7facbc315eca5f3f
.dword 0x7fe1f6a4c4d26ab9
.dword 0x7fe1f6a4c4d26ab9
.dword 0x7fe1f6a4c4d26ab9
.dword 0x7fe1f6a4c4d26ab9
.dword 0x7fe1f6a4c4d26ab9
.dword 0x7fe1f6a4c4d26ab9
.dword 0x7fe1f6a4c4d26ab9
.dword 0x7fe1f6a4c4d26ab9
.dword 0x7fe1f6a4c4d26ab9
.dword 0x7fe1f6a4c4d26ab9
.dword 0x7fe9e4795c8459f5
.dword 0x7fe9e4795c8459f5
.dword 0x7fe9e4795c8459f5
.dword 0x7fe9e4795c8459f5
.dword 0x7fe9e4795c8459f5
.dword 0x7fe9e4795c8459f5
.dword 0x7fe9e4795c8459f5
.dword 0x7fe9e4795c8459f5
.dword 0x7fe9e4795c8459f5
.dword 0x7fe9e4795c8459f5
.dword 0x7fec5b9547c0fb71
.dword 0x7fec5b9547c0fb71
.dword 0x7fec5b9547c0fb71
.dword 0x7fec5b9547c0fb71
.dword 0x7fec5b9547c0fb71
.dword 0x7fec5b9547c0fb71
.dword 0x7fec5b9547c0fb71
.dword 0x7fec5b9547c0fb71
.dword 0x7fec5b9547c0fb71
.dword 0x7fec5b9547c0fb71
.dword 0x7fe913b4236d8411
.dword 0x7fe913b4236d8411
.dword 0x7fe913b4236d8411
.dword 0x7fe913b4236d8411
.dword 0x7fe913b4236d8411
.dword 0x7fe913b4236d8411
.dword 0x7fe913b4236d8411
.dword 0x7fe913b4236d8411
.dword 0x7fe913b4236d8411
.dword 0x7fe913b4236d8411
.dword 0x7feea0b252eae7e0
.dword 0x7feea0b252eae7e0
.dword 0x7feea0b252eae7e0
.dword 0x7feea0b252eae7e0
.dword 0x7feea0b252eae7e0
.dword 0x7feea0b252eae7e0
.dword 0x7feea0b252eae7e0
.dword 0x7feea0b252eae7e0
.dword 0x7feea0b252eae7e0
.dword 0x7feea0b252eae7e0
.dword 0x7fd13bdffd461269
.dword 0x7fd13bdffd461269
.dword 0x7fd13bdffd461269
.dword 0x7fd13bdffd461269
.dword 0x7fd13bdffd461269
.dword 0x7fd13bdffd461269
.dword 0x7fd13bdffd461269
.dword 0x7fd13bdffd461269
.dword 0x7fd13bdffd461269
.dword 0x7fd13bdffd461269
.dword 0x7fe27d4b8969c0b2
.dword 0x7fe27d4b8969c0b2
.dword 0x7fe27d4b8969c0b2
.dword 0x7fe27d4b8969c0b2
.dword 0x7fe27d4b8969c0b2
.dword 0x7fe27d4b8969c0b2
.dword 0x7fe27d4b8969c0b2
.dword 0x7fe27d4b8969c0b2
.dword 0x7fe27d4b8969c0b2
.dword 0x7fe27d4b8969c0b2
.dword 0x7fe070d1456013e3
.dword 0x7fe070d1456013e3
.dword 0x7fe070d1456013e3
.dword 0x7fe070d1456013e3
.dword 0x7fe070d1456013e3
.dword 0x7fe070d1456013e3
.dword 0x7fe070d1456013e3
.dword 0x7fe070d1456013e3
.dword 0x7fe070d1456013e3
.dword 0x7fe070d1456013e3
.dword 0x7feb877e6e317fa2
.dword 0x7feb877e6e317fa2
.dword 0x7feb877e6e317fa2
.dword 0x7feb877e6e317fa2
.dword 0x7feb877e6e317fa2
.dword 0x7feb877e6e317fa2
.dword 0x7feb877e6e317fa2
.dword 0x7feb877e6e317fa2
.dword 0x7feb877e6e317fa2
.dword 0x7feb877e6e317fa2
.dword 0x7fe8a82024cc4e03
.dword 0x7fe8a82024cc4e03
.dword 0x7fe8a82024cc4e03
.dword 0x7fe8a82024cc4e03
.dword 0x7fe8a82024cc4e03
.dword 0x7fe8a82024cc4e03
.dword 0x7fe8a82024cc4e03
.dword 0x7fe8a82024cc4e03
.dword 0x7fe8a82024cc4e03
.dword 0x7fe8a82024cc4e03
.dword 0x7fe0125698e86242
.dword 0x7fe0125698e86242
.dword 0x7fe0125698e86242
.dword 0x7fe0125698e86242
.dword 0x7fe0125698e86242
.dword 0x7fe0125698e86242
.dword 0x7fe0125698e86242
.dword 0x7fe0125698e86242
.dword 0x7fe0125698e86242
.dword 0x7fe0125698e86242
.dword 0x7fd930bcbd2d6035
.dword 0x7fd930bcbd2d6035
.dword 0x7fd930bcbd2d6035
.dword 0x7fd930bcbd2d6035
.dword 0x7fd930bcbd2d6035
.dword 0x7fd930bcbd2d6035
.dword 0x7fd930bcbd2d6035
.dword 0x7fd930bcbd2d6035
.dword 0x7fd930bcbd2d6035
.dword 0x7fd930bcbd2d6035
.dword 0x7fef7646167590ef
.dword 0x7fef7646167590ef
.dword 0x7fef7646167590ef
.dword 0x7fef7646167590ef
.dword 0x7fef7646167590ef
.dword 0x7fef7646167590ef
.dword 0x7fef7646167590ef
.dword 0x7fef7646167590ef
.dword 0x7fef7646167590ef
.dword 0x7fef7646167590ef
.dword 0x7fa643f753bef22f
.dword 0x7fa643f753bef22f
.dword 0x7fa643f753bef22f
.dword 0x7fa643f753bef22f
.dword 0x7fa643f753bef22f
.dword 0x7fa643f753bef22f
.dword 0x7fa643f753bef22f
.dword 0x7fa643f753bef22f
.dword 0x7fa643f753bef22f
.dword 0x7fa643f753bef22f
.dword 0x7fdf57237ddcb451
.dword 0x7fdf57237ddcb451
.dword 0x7fdf57237ddcb451
.dword 0x7fdf57237ddcb451
.dword 0x7fdf57237ddcb451
.dword 0x7fdf57237ddcb451
.dword 0x7fdf57237ddcb451
.dword 0x7fdf57237ddcb451
.dword 0x7fdf57237ddcb451
.dword 0x7fdf57237ddcb451
.dword 0x7fe0ab870b5c1c40
.dword 0x7fe0ab870b5c1c40
.dword 0x7fe0ab870b5c1c40
.dword 0x7fe0ab870b5c1c40
.dword 0x7fe0ab870b5c1c40
.dword 0x7fe0ab870b5c1c40
.dword 0x7fe0ab870b5c1c40
.dword 0x7fe0ab870b5c1c40
.dword 0x7fe0ab870b5c1c40
.dword 0x7fe0ab870b5c1c40
.dword 0x7fe04507a06e8587
.dword 0x7fe04507a06e8587
.dword 0x7fe04507a06e8587
.dword 0x7fe04507a06e8587
.dword 0x7fe04507a06e8587
.dword 0x7fe04507a06e8587
.dword 0x7fe04507a06e8587
.dword 0x7fe04507a06e8587
.dword 0x7fe04507a06e8587
.dword 0x7fe04507a06e8587
.dword 0x7fd7fb2260b115e9
.dword 0x7fd7fb2260b115e9
.dword 0x7fd7fb2260b115e9
.dword 0x7fd7fb2260b115e9
.dword 0x7fd7fb2260b115e9
.dword 0x7fd7fb2260b115e9
.dword 0x7fd7fb2260b115e9
.dword 0x7fd7fb2260b115e9
.dword 0x7fd7fb2260b115e9
.dword 0x7fd7fb2260b115e9
.dword 0x7fe67f4f571a752e
.dword 0x7fe67f4f571a752e
.dword 0x7fe67f4f571a752e
.dword 0x7fe67f4f571a752e
.dword 0x7fe67f4f571a752e
.dword 0x7fe67f4f571a752e
.dword 0x7fe67f4f571a752e
.dword 0x7fe67f4f571a752e
.dword 0x7fe67f4f571a752e
.dword 0x7fe67f4f571a752e
.dword 0x7fc6251b45dfbd3b
.dword 0x7fc6251b45dfbd3b
.dword 0x7fc6251b45dfbd3b
.dword 0x7fc6251b45dfbd3b
.dword 0x7fc6251b45dfbd3b
.dword 0x7fc6251b45dfbd3b
.dword 0x7fc6251b45dfbd3b
.dword 0x7fc6251b45dfbd3b
.dword 0x7fc6251b45dfbd3b
.dword 0x7fc6251b45dfbd3b
.dword 0x7fe98455e99dfdb1
.dword 0x7fe98455e99dfdb1
.dword 0x7fe98455e99dfdb1
.dword 0x7fe98455e99dfdb1
.dword 0x7fe98455e99dfdb1
.dword 0x7fe98455e99dfdb1
.dword 0x7fe98455e99dfdb1
.dword 0x7fe98455e99dfdb1
.dword 0x7fe98455e99dfdb1
.dword 0x7fe98455e99dfdb1
.dword 0x7fa1ad5e9ebc09df
.dword 0x7fa1ad5e9ebc09df
.dword 0x7fa1ad5e9ebc09df
.dword 0x7fa1ad5e9ebc09df
.dword 0x7fa1ad5e9ebc09df
.dword 0x7fa1ad5e9ebc09df
.dword 0x7fa1ad5e9ebc09df
.dword 0x7fa1ad5e9ebc09df
.dword 0x7fa1ad5e9ebc09df
.dword 0x7fa1ad5e9ebc09df
.dword 0x7fe02b48f992cb49
.dword 0x7fe02b48f992cb49
.dword 0x7fe02b48f992cb49
.dword 0x7fe02b48f992cb49
.dword 0x7fe02b48f992cb49
.dword 0x7fe02b48f992cb49
.dword 0x7fe02b48f992cb49
.dword 0x7fe02b48f992cb49
.dword 0x7fe02b48f992cb49
.dword 0x7fe02b48f992cb49
.dword 0x7fec3d4499ff58c3
.dword 0x7fec3d4499ff58c3
.dword 0x7fec3d4499ff58c3
.dword 0x7fec3d4499ff58c3
.dword 0x7fec3d4499ff58c3
.dword 0x7fec3d4499ff58c3
.dword 0x7fec3d4499ff58c3
.dword 0x7fec3d4499ff58c3
.dword 0x7fec3d4499ff58c3
.dword 0x7fec3d4499ff58c3
.dword 0x7fd36a63c245f557
.dword 0x7fd36a63c245f557
.dword 0x7fd36a63c245f557
.dword 0x7fd36a63c245f557
.dword 0x7fd36a63c245f557
.dword 0x7fd36a63c245f557
.dword 0x7fd36a63c245f557
.dword 0x7fd36a63c245f557
.dword 0x7fd36a63c245f557
.dword 0x7fd36a63c245f557
.dword 0x7fea8fa703a4078c
.dword 0x7fea8fa703a4078c
.dword 0x7fea8fa703a4078c
.dword 0x7fea8fa703a4078c
.dword 0x7fea8fa703a4078c
.dword 0x7fea8fa703a4078c
.dword 0x7fea8fa703a4078c
.dword 0x7fea8fa703a4078c
.dword 0x7fea8fa703a4078c
.dword 0x7fea8fa703a4078c
.dword 0x7fedf7523fde6c5d
.dword 0x7fedf7523fde6c5d
.dword 0x7fedf7523fde6c5d
.dword 0x7fedf7523fde6c5d
.dword 0x7fedf7523fde6c5d
.dword 0x7fedf7523fde6c5d
.dword 0x7fedf7523fde6c5d
.dword 0x7fedf7523fde6c5d
.dword 0x7fedf7523fde6c5d
.dword 0x7fedf7523fde6c5d
.dword 0x7fe7166677e49c3c
.dword 0x7fe7166677e49c3c
.dword 0x7fe7166677e49c3c
.dword 0x7fe7166677e49c3c
.dword 0x7fe7166677e49c3c
.dword 0x7fe7166677e49c3c
.dword 0x7fe7166677e49c3c
.dword 0x7fe7166677e49c3c
.dword 0x7fe7166677e49c3c
.dword 0x7fe7166677e49c3c
.dword 0x7fbef2a4f7c7db7f
.dword 0x7fbef2a4f7c7db7f
.dword 0x7fbef2a4f7c7db7f
.dword 0x7fbef2a4f7c7db7f
.dword 0x7fbef2a4f7c7db7f
.dword 0x7fbef2a4f7c7db7f
.dword 0x7fbef2a4f7c7db7f
.dword 0x7fbef2a4f7c7db7f
.dword 0x7fbef2a4f7c7db7f
.dword 0x7fbef2a4f7c7db7f
.dword 0x7fefc2ea66e5019e
.dword 0x7fefc2ea66e5019e
.dword 0x7fefc2ea66e5019e
.dword 0x7fefc2ea66e5019e
.dword 0x7fefc2ea66e5019e
.dword 0x7fefc2ea66e5019e
.dword 0x7fefc2ea66e5019e
.dword 0x7fefc2ea66e5019e
.dword 0x7fefc2ea66e5019e
.dword 0x7fefc2ea66e5019e
.dword 0x7fe48dace8666677
.dword 0x7fe48dace8666677
.dword 0x7fe48dace8666677
.dword 0x7fe48dace8666677
.dword 0x7fe48dace8666677
.dword 0x7fe48dace8666677
.dword 0x7fe48dace8666677
.dword 0x7fe48dace8666677
.dword 0x7fe48dace8666677
.dword 0x7fe48dace8666677
.dword 0x7feacd7053aa42a2
.dword 0x7feacd7053aa42a2
.dword 0x7feacd7053aa42a2
.dword 0x7feacd7053aa42a2
.dword 0x7feacd7053aa42a2
.dword 0x7feacd7053aa42a2
.dword 0x7feacd7053aa42a2
.dword 0x7feacd7053aa42a2
.dword 0x7feacd7053aa42a2
.dword 0x7feacd7053aa42a2
.dword 0x7fd28bc82f697c4d
.dword 0x7fd28bc82f697c4d
.dword 0x7fd28bc82f697c4d
.dword 0x7fd28bc82f697c4d
.dword 0x7fd28bc82f697c4d
.dword 0x7fd28bc82f697c4d
.dword 0x7fd28bc82f697c4d
.dword 0x7fd28bc82f697c4d
.dword 0x7fd28bc82f697c4d
.dword 0x7fd28bc82f697c4d
.dword 0x7fcc01045c2cd787
.dword 0x7fcc01045c2cd787
.dword 0x7fcc01045c2cd787
.dword 0x7fcc01045c2cd787
.dword 0x7fcc01045c2cd787
.dword 0x7fcc01045c2cd787
.dword 0x7fcc01045c2cd787
.dword 0x7fcc01045c2cd787
.dword 0x7fcc01045c2cd787
.dword 0x7fcc01045c2cd787
.dword 0x7fcdd5b61587fd27
.dword 0x7fcdd5b61587fd27
.dword 0x7fcdd5b61587fd27
.dword 0x7fcdd5b61587fd27
.dword 0x7fcdd5b61587fd27
.dword 0x7fcdd5b61587fd27
.dword 0x7fcdd5b61587fd27
.dword 0x7fcdd5b61587fd27
.dword 0x7fcdd5b61587fd27
.dword 0x7fcdd5b61587fd27
.dword 0x7fdc0659af8369fd
.dword 0x7fdc0659af8369fd
.dword 0x7fdc0659af8369fd
.dword 0x7fdc0659af8369fd
.dword 0x7fdc0659af8369fd
.dword 0x7fdc0659af8369fd
.dword 0x7fdc0659af8369fd
.dword 0x7fdc0659af8369fd
.dword 0x7fdc0659af8369fd
.dword 0x7fdc0659af8369fd
.dword 0x7f9dbcde43895c3f
.dword 0x7f9dbcde43895c3f
.dword 0x7f9dbcde43895c3f
.dword 0x7f9dbcde43895c3f
.dword 0x7f9dbcde43895c3f
.dword 0x7f9dbcde43895c3f
.dword 0x7f9dbcde43895c3f
.dword 0x7f9dbcde43895c3f
.dword 0x7f9dbcde43895c3f
.dword 0x7f9dbcde43895c3f
.dword 0x7fcbb9876f8130c3
.dword 0x7fcbb9876f8130c3
.dword 0x7fcbb9876f8130c3
.dword 0x7fcbb9876f8130c3
.dword 0x7fcbb9876f8130c3
.dword 0x7fcbb9876f8130c3
.dword 0x7fcbb9876f8130c3
.dword 0x7fcbb9876f8130c3
.dword 0x7fcbb9876f8130c3
.dword 0x7fcbb9876f8130c3
.dword 0x7fee0d828b86622a
.dword 0x7fee0d828b86622a
.dword 0x7fee0d828b86622a
.dword 0x7fee0d828b86622a
.dword 0x7fee0d828b86622a
.dword 0x7fee0d828b86622a
.dword 0x7fee0d828b86622a
.dword 0x7fee0d828b86622a
.dword 0x7fee0d828b86622a
.dword 0x7fee0d828b86622a
.dword 0x7f9a0e7ad32453df
.dword 0x7f9a0e7ad32453df
.dword 0x7f9a0e7ad32453df
.dword 0x7f9a0e7ad32453df
.dword 0x7f9a0e7ad32453df
.dword 0x7f9a0e7ad32453df
.dword 0x7f9a0e7ad32453df
.dword 0x7f9a0e7ad32453df
.dword 0x7f9a0e7ad32453df
.dword 0x7f9a0e7ad32453df
.dword 0x7fecd87e65450c45
.dword 0x7fecd87e65450c45
.dword 0x7fecd87e65450c45
.dword 0x7fecd87e65450c45
.dword 0x7fecd87e65450c45
.dword 0x7fecd87e65450c45
.dword 0x7fecd87e65450c45
.dword 0x7fecd87e65450c45
.dword 0x7fecd87e65450c45
.dword 0x7fecd87e65450c45
.dword 0x7fcd481499755d4b
.dword 0x7fcd481499755d4b
.dword 0x7fcd481499755d4b
.dword 0x7fcd481499755d4b
.dword 0x7fcd481499755d4b
.dword 0x7fcd481499755d4b
.dword 0x7fcd481499755d4b
.dword 0x7fcd481499755d4b
.dword 0x7fcd481499755d4b
.dword 0x7fcd481499755d4b
.dword 0x7fdc81394a2171e9
.dword 0x7fdc81394a2171e9
.dword 0x7fdc81394a2171e9
.dword 0x7fdc81394a2171e9
.dword 0x7fdc81394a2171e9
.dword 0x7fdc81394a2171e9
.dword 0x7fdc81394a2171e9
.dword 0x7fdc81394a2171e9
.dword 0x7fdc81394a2171e9
.dword 0x7fdc81394a2171e9
.dword 0x7fe86499331191c4
.dword 0x7fe86499331191c4
.dword 0x7fe86499331191c4
.dword 0x7fe86499331191c4
.dword 0x7fe86499331191c4
.dword 0x7fe86499331191c4
.dword 0x7fe86499331191c4
.dword 0x7fe86499331191c4
.dword 0x7fe86499331191c4
.dword 0x7fe86499331191c4
.dword 0x7feabe96758f2a09
.dword 0x7feabe96758f2a09
.dword 0x7feabe96758f2a09
.dword 0x7feabe96758f2a09
.dword 0x7feabe96758f2a09
.dword 0x7feabe96758f2a09
.dword 0x7feabe96758f2a09
.dword 0x7feabe96758f2a09
.dword 0x7feabe96758f2a09
.dword 0x7feabe96758f2a09
.dword 0x7fb8072e8f9c858f
.dword 0x7fb8072e8f9c858f
.dword 0x7fb8072e8f9c858f
.dword 0x7fb8072e8f9c858f
.dword 0x7fb8072e8f9c858f
.dword 0x7fb8072e8f9c858f
.dword 0x7fb8072e8f9c858f
.dword 0x7fb8072e8f9c858f
.dword 0x7fb8072e8f9c858f
.dword 0x7fb8072e8f9c858f
.dword 0x7fe4d9d98184b9d9
.dword 0x7fe4d9d98184b9d9
.dword 0x7fe4d9d98184b9d9
.dword 0x7fe4d9d98184b9d9
.dword 0x7fe4d9d98184b9d9
.dword 0x7fe4d9d98184b9d9
.dword 0x7fe4d9d98184b9d9
.dword 0x7fe4d9d98184b9d9
.dword 0x7fe4d9d98184b9d9
.dword 0x7fe4d9d98184b9d9
.dword 0x7fdfb5355e167379
.dword 0x7fdfb5355e167379
.dword 0x7fdfb5355e167379
.dword 0x7fdfb5355e167379
.dword 0x7fdfb5355e167379
.dword 0x7fdfb5355e167379
.dword 0x7fdfb5355e167379
.dword 0x7fdfb5355e167379
.dword 0x7fdfb5355e167379
.dword 0x7fdfb5355e167379
.dword 0x7fe870d778409f12
.dword 0x7fe870d778409f12
.dword 0x7fe870d778409f12
.dword 0x7fe870d778409f12
.dword 0x7fe870d778409f12
.dword 0x7fe870d778409f12
.dword 0x7fe870d778409f12
.dword 0x7fe870d778409f12
.dword 0x7fe870d778409f12
.dword 0x7fe870d778409f12
.dword 0x7fc132d8f91b7583
.dword 0x7fc132d8f91b7583
.dword 0x7fc132d8f91b7583
.dword 0x7fc132d8f91b7583
.dword 0x7fc132d8f91b7583
.dword 0x7fc132d8f91b7583
.dword 0x7fc132d8f91b7583
.dword 0x7fc132d8f91b7583
.dword 0x7fdc7bd79ecec98f
.dword 0x7fdc7bd79ecec98f
.dword 0x7fdc7bd79ecec98f
.dword 0x7fdc7bd79ecec98f
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x15_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x15_1:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_2:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_3:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_4:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_5:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_6:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_7:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_8:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_9:
    .fill 212*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
