KEY LIBERO "2022.1"
KEY CAPTURE "2022.1.0.10"
KEY DEFAULT_IMPORT_LOC ""
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY SYSTEMVERILOGMFCU "FALSE"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M300TS_ES"
KEY VendorTechnology_Package "fcg1152"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "EXT"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M300TS_ES"
KEY VendorTechnology_TEMPR "EXT"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.8_VOLTR "EXT"
KEY VendorTechnology_VCCI_2.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_3.3_VOLTR "EXT"
KEY VendorTechnology_VOLTR "EXT"
KEY ProjectLocation "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer"
KEY ProjectDescription ""
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY MemoryMapDrcSeverity "FALSE"
KEY LossOfDataDRCSeverity "TRUE"
KEY IdWidthMismatchDRCSeverity "TRUE"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "Top::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
VALUE="Impl2",NUM=2
VALUE="Impl3",NUM=3
CURREV=3
ENDLIST
LIST LIBRARIES
CORESPI_LIB
ENDLIST
LIST LIBRARY_CORESPI_LIB
ALIAS=CORESPI_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1690914794"
SIZE="1298"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5.cxf"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6.cxf"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7.cxf"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
STATE="utd"
TIME="1666617662"
SIZE="697"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
STATE="utd"
TIME="1666617662"
SIZE="13955"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
STATE="utd"
TIME="1666617662"
SIZE="22096"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
STATE="utd"
TIME="1666617662"
SIZE="3801"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
STATE="utd"
TIME="1666617662"
SIZE="2194"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
STATE="utd"
TIME="1666617662"
SIZE="2287"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
STATE="utd"
TIME="1666617662"
SIZE="1981"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\CORELANEMSTR.cxf,actgen_cxf"
STATE="utd"
TIME="1690191645"
SIZE="888"
PARENT="<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v,hdl"
STATE="utd"
TIME="1690191645"
SIZE="8923"
PARENT="<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\CORELANEMSTR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode0.v,hdl"
STATE="utd"
TIME="1690191645"
SIZE="11290"
PARENT="<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\CORELANEMSTR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode1.v,hdl"
STATE="utd"
TIME="1690191645"
SIZE="20878"
PARENT="<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\CORELANEMSTR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v,hdl"
STATE="utd"
TIME="1690191645"
SIZE="7233"
PARENT="<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\CORELANEMSTR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\request_code.v,hdl"
STATE="utd"
TIME="1690191645"
SIZE="3246"
PARENT="<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\CORELANEMSTR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\CORELCKMGT.cxf,actgen_cxf"
STATE="utd"
TIME="1690191645"
SIZE="473"
PARENT="<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v,hdl"
STATE="utd"
TIME="1690191645"
SIZE="10575"
PARENT="<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\CORELCKMGT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERESET_PF\2.3.100\CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1675846561"
SIZE="485"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERFD\2.1.100\CORERFD.cxf,actgen_cxf"
STATE="utd"
TIME="1690191646"
SIZE="1366"
PARENT="<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v,hdl"
STATE="utd"
TIME="1690191646"
SIZE="6499"
PARENT="<project>\component\Actel\DirectCore\CORERFD\2.1.100\CORERFD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDbincnt.v,hdl"
STATE="utd"
TIME="1690191646"
SIZE="2547"
PARENT="<project>\component\Actel\DirectCore\CORERFD\2.1.100\CORERFD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDfrqerrarb.v,hdl"
STATE="utd"
TIME="1690191646"
SIZE="3257"
PARENT="<project>\component\Actel\DirectCore\CORERFD\2.1.100\CORERFD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDgrycnt.v,hdl"
STATE="utd"
TIME="1690191646"
SIZE="2071"
PARENT="<project>\component\Actel\DirectCore\CORERFD\2.1.100\CORERFD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDplsgen.v,hdl"
STATE="utd"
TIME="1690191646"
SIZE="1900"
PARENT="<project>\component\Actel\DirectCore\CORERFD\2.1.100\CORERFD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDshcnt.v,hdl"
STATE="utd"
TIME="1690191646"
SIZE="4077"
PARENT="<project>\component\Actel\DirectCore\CORERFD\2.1.100\CORERFD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsicr.v,hdl"
STATE="utd"
TIME="1690191646"
SIZE="5483"
PARENT="<project>\component\Actel\DirectCore\CORERFD\2.1.100\CORERFD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsmplcnt.v,hdl"
STATE="utd"
TIME="1690191646"
SIZE="1912"
PARENT="<project>\component\Actel\DirectCore\CORERFD\2.1.100\CORERFD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsync.v,hdl"
STATE="utd"
TIME="1690191646"
SIZE="1077"
PARENT="<project>\component\Actel\DirectCore\CORERFD\2.1.100\CORERFD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsyncen.v,hdl"
STATE="utd"
TIME="1690191646"
SIZE="1824"
PARENT="<project>\component\Actel\DirectCore\CORERFD\2.1.100\CORERFD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf,actgen_cxf"
STATE="utd"
TIME="1689428697"
SIZE="2961"
PARENT="<project>\component\work\CORESPI_C0\CORESPI_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1689428697"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
STATE="utd"
TIME="1689428697"
SIZE="3399"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1689428697"
SIZE="6496"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1689428697"
SIZE="9225"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1689428697"
SIZE="197644"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1689428697"
SIZE="40025"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v,hdl"
STATE="utd"
TIME="1689428697"
SIZE="4698"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v,hdl"
STATE="utd"
TIME="1689428697"
SIZE="13098"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v,hdl"
STATE="utd"
TIME="1689428697"
SIZE="42389"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v,hdl"
STATE="utd"
TIME="1689428697"
SIZE="1034"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v,hdl"
STATE="utd"
TIME="1689428697"
SIZE="3070"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v,hdl"
STATE="utd"
TIME="1689428697"
SIZE="6157"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v,hdl"
STATE="utd"
TIME="1689428697"
SIZE="9209"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1689428697"
SIZE="6648"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREUART\5.7.100\COREUART.cxf,actgen_cxf"
STATE="utd"
TIME="1675847199"
SIZE="573"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\2.2.100\PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1684241236"
SIZE="279"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_DPSRAM\1.1.110\PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683632152"
SIZE="246"
PARENT="<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_INIT_MONITOR\2.0.302\PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1675846538"
SIZE="288"
PARENT="<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_OSC\1.0.102\PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1675846637"
SIZE="243"
PARENT="<project>\component\work\PF_OSC_C0\PF_OSC_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_XCVR\2.1.101\PF_XCVR.cxf,actgen_cxf"
STATE="utd"
TIME="1690191643"
SIZE="244"
PARENT="<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_XCVR_APBLINK_V\1.1.104\hdl\PF_XCVR_APBLINK_V.v,hdl"
STATE="utd"
TIME="1690191644"
SIZE="1429"
PARENT="<project>\component\Actel\SgCore\PF_XCVR_APBLINK_V\1.1.104\PF_XCVR_APBLINK_V.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_XCVR_APBLINK_V\1.1.104\PF_XCVR_APBLINK_V.cxf,actgen_cxf"
STATE="utd"
TIME="1690191644"
SIZE="473"
PARENT="<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.cxf"
ENDFILE
VALUE "<project>\component\work\Clock_Reset\Clock_Reset.cxf,actgen_cxf"
STATE="utd"
TIME="1690225144"
SIZE="2459"
ENDFILE
VALUE "<project>\component\work\Clock_Reset\Clock_Reset.v,hdl"
STATE="utd"
TIME="1690225143"
SIZE="4796"
PARENT="<project>\component\work\Clock_Reset\Clock_Reset.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Controler\Controler.cxf,actgen_cxf"
STATE="utd"
TIME="1691395370"
SIZE="12103"
ENDFILE
VALUE "<project>\component\work\Controler\Controler.v,hdl"
STATE="utd"
TIME="1691395370"
SIZE="30371"
PARENT="<project>\component\work\Controler\Controler.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1684315648"
SIZE="5120"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0.v,hdl"
STATE="utd"
TIME="1684315644"
SIZE="5895"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1684315644"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1684315644"
SIZE="1027"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1684315644"
SIZE="23"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1684315644"
SIZE="3286"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1684315644"
SIZE="71769"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1684315644"
SIZE="55217"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1684315644"
SIZE="4556"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1684315644"
SIZE="2262"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1684315644"
SIZE="13479"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1684315644"
SIZE="2743"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1684315644"
SIZE="2522"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1684315644"
SIZE="33523"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1684315644"
SIZE="23720"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1684315644"
SIZE="19026"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1684315644"
SIZE="401"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1676041313"
SIZE="4506"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1.v,hdl"
STATE="utd"
TIME="1676041312"
SIZE="5487"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1676041312"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1676041312"
SIZE="1027"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1676041312"
SIZE="23"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1676041312"
SIZE="3286"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1676041312"
SIZE="71769"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1676041312"
SIZE="55217"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1676041312"
SIZE="4514"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1676041311"
SIZE="2224"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1676041312"
SIZE="13479"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1676041312"
SIZE="2743"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1676041312"
SIZE="2522"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1676041312"
SIZE="33523"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1676041312"
SIZE="23720"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1676041312"
SIZE="19026"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1676041312"
SIZE="401"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2.cxf,actgen_cxf"
STATE="utd"
TIME="1676062058"
SIZE="4818"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2.v,hdl"
STATE="utd"
TIME="1676062056"
SIZE="5553"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1676062055"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1676062055"
SIZE="1027"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1676062055"
SIZE="23"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1676062055"
SIZE="3286"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1676062055"
SIZE="71769"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1676062055"
SIZE="55217"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO_C2_COREFIFO_C2_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1676062055"
SIZE="2604"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO_C2_COREFIFO_C2_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1676062055"
SIZE="2262"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1676062055"
SIZE="13479"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1676062055"
SIZE="2743"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1676062055"
SIZE="2522"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1676062055"
SIZE="33523"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1676062055"
SIZE="23720"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1676062055"
SIZE="19026"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1676062055"
SIZE="401"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3.cxf,actgen_cxf"
STATE="utd"
TIME="1676293158"
SIZE="4506"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3.v,hdl"
STATE="utd"
TIME="1676293157"
SIZE="5487"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1676293157"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1676293157"
SIZE="1027"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1676293157"
SIZE="23"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1676293157"
SIZE="3286"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1676293157"
SIZE="71769"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1676293157"
SIZE="55217"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1676293157"
SIZE="4514"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1676293156"
SIZE="2224"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1676293157"
SIZE="13479"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1676293157"
SIZE="2743"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1676293157"
SIZE="2522"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1676293157"
SIZE="33523"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1676293157"
SIZE="23720"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1676293157"
SIZE="19026"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1676293157"
SIZE="401"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4.cxf,actgen_cxf"
STATE="utd"
TIME="1684176157"
SIZE="4660"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4.v,hdl"
STATE="utd"
TIME="1684176151"
SIZE="5650"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1684176151"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1684176151"
SIZE="1030"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1684176151"
SIZE="23"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1684176151"
SIZE="3286"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1684176151"
SIZE="71769"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1684176151"
SIZE="55217"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1684176151"
SIZE="28892"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1684176151"
SIZE="2224"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1684176151"
SIZE="13479"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1684176151"
SIZE="2743"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1684176151"
SIZE="2522"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1684176151"
SIZE="33523"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1684176151"
SIZE="23720"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1684176151"
SIZE="19026"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1684176151"
SIZE="401"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5.cxf,actgen_cxf"
STATE="utd"
TIME="1684176211"
SIZE="4660"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5.v,hdl"
STATE="utd"
TIME="1684176205"
SIZE="5652"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1684176205"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1684176205"
SIZE="1030"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1684176205"
SIZE="23"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1684176205"
SIZE="3286"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1684176205"
SIZE="71769"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1684176205"
SIZE="55217"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1684176205"
SIZE="32456"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1684176204"
SIZE="2224"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1684176205"
SIZE="13479"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1684176205"
SIZE="2743"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1684176205"
SIZE="2522"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1684176205"
SIZE="33523"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1684176205"
SIZE="23720"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1684176205"
SIZE="19026"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1684176205"
SIZE="401"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6.cxf,actgen_cxf"
STATE="utd"
TIME="1689421474"
SIZE="4503"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6.v,hdl"
STATE="utd"
TIME="1689421470"
SIZE="5482"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1689421470"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1689421470"
SIZE="1025"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1689421470"
SIZE="23"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1689421470"
SIZE="3286"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1689421470"
SIZE="71769"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1689421470"
SIZE="55217"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1689421470"
SIZE="2860"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1689421470"
SIZE="2224"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1689421470"
SIZE="13479"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1689421470"
SIZE="2743"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1689421470"
SIZE="2522"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1689421470"
SIZE="33523"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1689421470"
SIZE="23720"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1689421470"
SIZE="19026"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1689421470"
SIZE="401"
PARENT="<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\COREFIFO_C6_COREFIFO_C6_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7.cxf,actgen_cxf"
STATE="utd"
TIME="1690914746"
SIZE="5123"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7.v,hdl"
STATE="utd"
TIME="1690914745"
SIZE="5920"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1690914745"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1690914745"
SIZE="1027"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1690914745"
SIZE="23"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1690914745"
SIZE="3286"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1690914745"
SIZE="71769"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1690914745"
SIZE="55217"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1690914745"
SIZE="4556"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1690914744"
SIZE="2262"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1690914745"
SIZE="13479"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1690914745"
SIZE="2743"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1690914745"
SIZE="2522"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1690914745"
SIZE="33523"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1690914745"
SIZE="23720"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1690914745"
SIZE="19026"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1690914745"
SIZE="401"
PARENT="<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\COREFIFO_C7_COREFIFO_C7_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8.cxf,actgen_cxf"
STATE="utd"
TIME="1690914795"
SIZE="5123"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8.v,hdl"
STATE="utd"
TIME="1690914794"
SIZE="5920"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1690914794"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1690914794"
SIZE="1027"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1690914794"
SIZE="23"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1690914794"
SIZE="3286"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1690914794"
SIZE="71769"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1690914794"
SIZE="55217"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1690914794"
SIZE="4556"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1690914793"
SIZE="2262"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1690914794"
SIZE="13479"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1690914794"
SIZE="2743"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1690914794"
SIZE="2522"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1690914794"
SIZE="33523"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1690914794"
SIZE="23720"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1690914794"
SIZE="19026"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1690914794"
SIZE="401"
PARENT="<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\COREFIFO_C8_COREFIFO_C8_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1675846561"
SIZE="3376"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v,hdl"
STATE="utd"
TIME="1675846561"
SIZE="3418"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1675846561"
SIZE="871"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.cxf"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v,hdl"
STATE="utd"
TIME="1675846561"
SIZE="2667"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\test\corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1675846561"
SIZE="5491"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORESPI_C0\CORESPI_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1689428697"
SIZE="6539"
ENDFILE
VALUE "<project>\component\work\CORESPI_C0\CORESPI_C0.v,hdl"
STATE="utd"
TIME="1689428697"
SIZE="5924"
PARENT="<project>\component\work\CORESPI_C0\CORESPI_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1675847199"
SIZE="4795"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0.v,hdl"
STATE="utd"
TIME="1675847199"
SIZE="5360"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1675847199"
SIZE="465"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf,actgen_cxf"
STATE="utd"
TIME="1675847199"
SIZE="1894"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0.cxf"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\mti\scripts\wave_vlog.do,do"
STATE="utd"
TIME="1675847199"
SIZE="1458"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1675847199"
SIZE="13254"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1675847199"
SIZE="14296"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v,hdl"
STATE="utd"
TIME="1675847199"
SIZE="7760"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1675847199"
SIZE="21163"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1675847199"
SIZE="8864"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\test\user\testbnch.v,tb_hdl"
STATE="utd"
TIME="1675847199"
SIZE="39126"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
MODULE_UNDER_TEST="testbnch"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Data_Block\Data_Block.cxf,actgen_cxf"
STATE="utd"
TIME="1691395259"
SIZE="6206"
ENDFILE
VALUE "<project>\component\work\Data_Block\Data_Block.v,hdl"
STATE="utd"
TIME="1691395258"
SIZE="19619"
PARENT="<project>\component\work\Data_Block\Data_Block.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.cxf,actgen_cxf"
STATE="utd"
TIME="1683628312"
SIZE="4746"
ENDFILE
VALUE "<project>\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v,hdl"
STATE="utd"
TIME="1683628312"
SIZE="6100"
PARENT="<project>\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Input_Data_Part\Input_Data_Part.cxf,actgen_cxf"
STATE="utd"
TIME="1691395254"
SIZE="6021"
ENDFILE
VALUE "<project>\component\work\Input_Data_Part\Input_Data_Part.v,hdl"
STATE="utd"
TIME="1691395254"
SIZE="8117"
PARENT="<project>\component\work\Input_Data_Part\Input_Data_Part.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1684241240"
SIZE="18447"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0.v,hdl"
STATE="utd"
TIME="1684241236"
SIZE="10540"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1684241236"
SIZE="479"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1684241236"
SIZE="4054"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1679512569"
SIZE="6596"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.v,hdl"
STATE="utd"
TIME="1679512569"
SIZE="4993"
PARENT="<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1679512568"
SIZE="772"
PARENT="<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1679512568"
SIZE="19036"
PARENT="<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1681298303"
SIZE="6815"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1.v,hdl"
STATE="utd"
TIME="1681298302"
SIZE="4734"
PARENT="<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1_0\PF_DPSRAM_C1_PF_DPSRAM_C1_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1681298302"
SIZE="772"
PARENT="<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1_0\PF_DPSRAM_C1_PF_DPSRAM_C1_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1681298302"
SIZE="539608"
PARENT="<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1_0\PF_DPSRAM_C1_PF_DPSRAM_C1_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2.cxf,actgen_cxf"
STATE="utd"
TIME="1681817384"
SIZE="6807"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2.v,hdl"
STATE="utd"
TIME="1681817382"
SIZE="4730"
PARENT="<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2_0\PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1681817382"
SIZE="772"
PARENT="<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2_0\PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1681817382"
SIZE="11096"
PARENT="<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2_0\PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3.cxf,actgen_cxf"
STATE="utd"
TIME="1683288150"
SIZE="6807"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3.v,hdl"
STATE="utd"
TIME="1683288149"
SIZE="4730"
PARENT="<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3_0\PF_DPSRAM_C3_PF_DPSRAM_C3_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683288149"
SIZE="772"
PARENT="<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3_0\PF_DPSRAM_C3_PF_DPSRAM_C3_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683288149"
SIZE="11096"
PARENT="<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3_0\PF_DPSRAM_C3_PF_DPSRAM_C3_0_PF_DPSRAM.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4.cxf,actgen_cxf"
STATE="utd"
TIME="1683292633"
SIZE="6433"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4.v,hdl"
STATE="utd"
TIME="1683292632"
SIZE="4481"
PARENT="<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4_0\PF_DPSRAM_C4_PF_DPSRAM_C4_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683292632"
SIZE="772"
PARENT="<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4_0\PF_DPSRAM_C4_PF_DPSRAM_C4_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683292632"
SIZE="2801"
PARENT="<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4_0\PF_DPSRAM_C4_PF_DPSRAM_C4_0_PF_DPSRAM.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.cxf,actgen_cxf"
STATE="utd"
TIME="1683632153"
SIZE="6747"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v,hdl"
STATE="utd"
TIME="1683632152"
SIZE="4697"
PARENT="<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683632152"
SIZE="772"
PARENT="<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683632152"
SIZE="523278"
PARENT="<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6.cxf,actgen_cxf"
STATE="utd"
TIME="1683486266"
SIZE="6807"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6.v,hdl"
STATE="utd"
TIME="1683486266"
SIZE="4730"
PARENT="<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6_0\PF_DPSRAM_C6_PF_DPSRAM_C6_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683486266"
SIZE="772"
PARENT="<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6_0\PF_DPSRAM_C6_PF_DPSRAM_C6_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683486266"
SIZE="11096"
PARENT="<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6_0\PF_DPSRAM_C6_PF_DPSRAM_C6_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.cxf,actgen_cxf"
STATE="utd"
TIME="1683628299"
SIZE="6433"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v,hdl"
STATE="utd"
TIME="1683628298"
SIZE="4481"
PARENT="<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683628298"
SIZE="993"
PARENT="<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683628298"
SIZE="2998"
PARENT="<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.cxf,actgen_cxf"
STATE="utd"
TIME="1683628097"
SIZE="6518"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v,hdl"
STATE="utd"
TIME="1683628097"
SIZE="4601"
PARENT="<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683628097"
SIZE="1097"
PARENT="<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683628097"
SIZE="2749"
PARENT="<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1675846538"
SIZE="9027"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v,hdl"
STATE="utd"
TIME="1675846538"
SIZE="9096"
PARENT="<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1675846538"
SIZE="533"
PARENT="<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v,hdl"
STATE="utd"
TIME="1675846538"
SIZE="1740"
PARENT="<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C0\PF_OSC_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1675846637"
SIZE="2371"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C0\PF_OSC_C0.v,hdl"
STATE="utd"
TIME="1675846637"
SIZE="2118"
PARENT="<project>\component\work\PF_OSC_C0\PF_OSC_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1675846637"
SIZE="479"
PARENT="<project>\component\work\PF_OSC_C0\PF_OSC_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v,hdl"
STATE="utd"
TIME="1675846637"
SIZE="449"
PARENT="<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR.cxf,actgen_cxf"
STATE="utd"
TIME="1690191643"
SIZE="788"
PARENT="<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR.v,hdl"
STATE="utd"
TIME="1690191643"
SIZE="30555"
PARENT="<project>\component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR_sim.v,hdl"
STATE="utd"
TIME="1690191643"
SIZE="30555"
PARENT="<project>\component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1690191646"
SIZE="8520"
ENDFILE
VALUE "<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.v,hdl"
STATE="utd"
TIME="1690191646"
SIZE="19569"
PARENT="<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.cxf,actgen_cxf"
STATE="utd"
TIME="1684395601"
SIZE="3007"
ENDFILE
VALUE "<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v,hdl"
STATE="utd"
TIME="1684395600"
SIZE="9745"
PARENT="<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SPI_LMX\SPI_LMX.cxf,actgen_cxf"
STATE="utd"
TIME="1690355838"
SIZE="4298"
ENDFILE
VALUE "<project>\component\work\SPI_LMX\SPI_LMX.v,hdl"
STATE="utd"
TIME="1690355837"
SIZE="4331"
PARENT="<project>\component\work\SPI_LMX\SPI_LMX.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SRAM\SRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1681817623"
SIZE="3198"
ENDFILE
VALUE "<project>\component\work\SRAM\SRAM.v,hdl"
STATE="utd"
TIME="1681817622"
SIZE="2493"
PARENT="<project>\component\work\SRAM\SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Top\Top.cxf,actgen_cxf"
STATE="utd"
TIME="1691395396"
SIZE="9851"
ENDFILE
VALUE "<project>\component\work\Top\Top.v,hdl"
STATE="utd"
TIME="1691395395"
SIZE="20450"
PARENT="<project>\component\work\Top\Top.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.cxf,actgen_cxf"
STATE="utd"
TIME="1684176222"
SIZE="4621"
ENDFILE
VALUE "<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v,hdl"
STATE="utd"
TIME="1684176221"
SIZE="7463"
PARENT="<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_Protocol\UART_Protocol.cxf,actgen_cxf"
STATE="utd"
TIME="1690981294"
SIZE="5727"
ENDFILE
VALUE "<project>\component\work\UART_Protocol\UART_Protocol.v,hdl"
STATE="utd"
TIME="1690981293"
SIZE="11522"
PARENT="<project>\component\work\UART_Protocol\UART_Protocol.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_Protocol_new\UART_Protocol_new.cxf,actgen_cxf"
STATE="utd"
TIME="1690578042"
SIZE="5895"
ENDFILE
VALUE "<project>\component\work\UART_Protocol_new\UART_Protocol_new.v,hdl"
STATE="utd"
TIME="1690578042"
SIZE="11602"
PARENT="<project>\component\work\UART_Protocol_new\UART_Protocol_new.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\USB_3_Protocol\USB_3_Protocol.cxf,actgen_cxf"
STATE="utd"
TIME="1690916755"
SIZE="5047"
ENDFILE
VALUE "<project>\component\work\USB_3_Protocol\USB_3_Protocol.v,hdl"
STATE="utd"
TIME="1690916755"
SIZE="7567"
PARENT="<project>\component\work\USB_3_Protocol\USB_3_Protocol.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1691395834"
SIZE="13925"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\Top_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1691395417"
SIZE="2838"
ENDFILE
VALUE "<project>\hdl\ADI_SPI.vhd,hdl"
STATE="utd"
TIME="1690984233"
SIZE="9585"
ENDFILE
VALUE "<project>\hdl\Answer_Encoder.vhd,hdl"
STATE="utd"
TIME="1691266006"
SIZE="11440"
ENDFILE
VALUE "<project>\hdl\cmd_table.vhd,hdl"
STATE="utd"
TIME="1691265746"
SIZE="3294"
ENDFILE
VALUE "<project>\hdl\cmd_table_trigger.vhd,hdl"
STATE="utd"
TIME="1690484914"
SIZE="1598"
ENDFILE
VALUE "<project>\hdl\Command_Decoder.vhd,hdl"
STATE="utd"
TIME="1691265807"
SIZE="21638"
ENDFILE
VALUE "<project>\hdl\Communication_ANW_MUX.vhd,hdl"
STATE="utd"
TIME="1677792162"
SIZE="7339"
ENDFILE
VALUE "<project>\hdl\Communication_Builder.vhd,hdl"
STATE="utd"
TIME="1690561916"
SIZE="33597"
ENDFILE
VALUE "<project>\hdl\Communication_CMD_MUX.vhd,hdl"
STATE="utd"
TIME="1677880130"
SIZE="7020"
ENDFILE
VALUE "<project>\hdl\Communication_TX_Arbiter.vhd,hdl"
STATE="utd"
TIME="1684335178"
SIZE="6795"
ENDFILE
VALUE "<project>\hdl\FIFOs_Reader.vhd,hdl"
STATE="utd"
TIME="1684397237"
SIZE="21381"
ENDFILE
VALUE "<project>\hdl\ft601_fifo_interface.vhd,hdl"
STATE="utd"
TIME="1690916919"
SIZE="14830"
ENDFILE
VALUE "<project>\hdl\ftdi_to_fifo_interface.vhd,hdl"
STATE="utd"
TIME="1690914504"
SIZE="621"
ENDFILE
VALUE "<project>\hdl\gpio_controler.vhd,hdl"
STATE="utd"
TIME="1691152671"
SIZE="13886"
ENDFILE
VALUE "<project>\hdl\mko.vhd,hdl"
STATE="utd"
TIME="1677766592"
SIZE="952"
ENDFILE
VALUE "<project>\hdl\REGISTERS.vhd,hdl"
STATE="utd"
TIME="1677880048"
SIZE="4544"
ENDFILE
VALUE "<project>\hdl\Reset_Controler.vhd,hdl"
STATE="utd"
TIME="1691395013"
SIZE="13281"
ENDFILE
VALUE "<project>\hdl\Sample_RAM_Block_Decoder.vhd,hdl"
STATE="utd"
TIME="1683633429"
SIZE="2419"
ENDFILE
VALUE "<project>\hdl\Sample_RAM_Block_MUX.vhd,hdl"
STATE="utd"
TIME="1683635492"
SIZE="3429"
ENDFILE
VALUE "<project>\hdl\SPI_interface.vhd,hdl"
STATE="utd"
TIME="1690296630"
SIZE="2786"
ENDFILE
VALUE "<project>\hdl\spi_master.vhd,hdl"
STATE="utd"
TIME="1690296630"
SIZE="5206"
ENDFILE
VALUE "<project>\hdl\Synchronizer.vhd,hdl"
STATE="utd"
TIME="1675847088"
SIZE="855"
ENDFILE
VALUE "<project>\hdl\Test_Generator.vhd,hdl"
STATE="utd"
TIME="1681221647"
SIZE="3469"
ENDFILE
VALUE "<project>\hdl\Trigger_Control.vhd,hdl"
STATE="utd"
TIME="1681052191"
SIZE="14274"
ENDFILE
VALUE "<project>\hdl\Trigger_Main.vhd,hdl"
STATE="utd"
TIME="1680980688"
SIZE="13510"
ENDFILE
VALUE "<project>\hdl\Trigger_Unit.vhd,hdl"
STATE="utd"
TIME="1681221643"
SIZE="7717"
ENDFILE
VALUE "<project>\hdl\UART_RX_Protocol.vhd,hdl"
STATE="utd"
TIME="1681717075"
SIZE="18323"
ENDFILE
VALUE "<project>\hdl\UART_TX_Protocol.vhd,hdl"
STATE="utd"
TIME="1677879894"
SIZE="10952"
ENDFILE
VALUE "<project>\simulation\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.mem,sim"
STATE="utd"
TIME="1683628298"
SIZE="22528"
PARENT="<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0.mem,sim"
STATE="utd"
TIME="1683628096"
SIZE="11264"
PARENT="<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\run.do,do"
STATE="utd"
TIME="1684688598"
SIZE="4986"
ENDFILE
VALUE "<project>\simulation\SRAM_test_presynth_simulation.log,log"
STATE="utd"
TIME="1681998428"
SIZE="22032"
ENDFILE
VALUE "<project>\simulation\TB_Data_Block_presynth_simulation.log,log"
STATE="utd"
TIME="1684688760"
SIZE="50140"
ENDFILE
VALUE "<project>\simulation\tb_UART_Protocol_presynth_simulation.log,log"
STATE="utd"
TIME="1675925816"
SIZE="11333"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1689428697"
SIZE="7303"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
ENDFILE
VALUE "<project>\stimulus\SRAM_test.vhd,tb_hdl"
STATE="utd"
TIME="1681818502"
SIZE="5105"
ENDFILE
VALUE "<project>\stimulus\TB_Data_Block.vhd,tb_hdl"
STATE="utd"
TIME="1684522467"
SIZE="13990"
ENDFILE
VALUE "<project>\stimulus\tb_UART_Protocol.vhd,tb_hdl"
STATE="utd"
TIME="1675888168"
SIZE="5614"
ENDFILE
VALUE "<project>\synthesis\synwork\layer0.so,so"
STATE="utd"
TIME="1690554746"
SIZE="159"
ENDFILE
VALUE "<project>\synthesis\synwork\layer1.so,so"
STATE="utd"
TIME="1690916879"
SIZE="159"
ENDFILE
VALUE "<project>\synthesis\Top.so,so"
STATE="utd"
TIME="1690984486"
SIZE="228"
ENDFILE
VALUE "<project>\synthesis\Top.vm,syn_vm"
STATE="ood"
TIME="1690984484"
SIZE="4792897"
ENDFILE
VALUE "<project>\synthesis\Top_syn.prj,prj"
STATE="utd"
TIME="1690984487"
SIZE="20786"
ENDFILE
VALUE "<project>\synthesis\Top_vm.sdc,syn_sdc"
STATE="utd"
TIME="1690984484"
SIZE="16878"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "COREFIFO_C0_COREFIFO_C0_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "COREFIFO_C6_COREFIFO_C6_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "COREFIFO_C7_COREFIFO_C7_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "COREFIFO_C8_COREFIFO_C8_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF::work"
FILE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_COREUART::work"
FILE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\test\user\testbnch.v,tb_hdl"
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\mti\scripts\wave_vlog.do,do"
ENDLIST
ENDLIST
LIST "PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM::work"
FILE "<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.mem,sim"
ENDLIST
ENDLIST
LIST "PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM::work"
FILE "<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0.mem,sim"
ENDLIST
ENDLIST
LIST "PF_XCVR_ERM_C0::work"
FILE "<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR_sim.v,hdl"
ENDLIST
ENDLIST
LIST "Top::work"
FILE "<project>\component\work\Top\Top.v,hdl"
LIST SynthesisConstraints
VALUE "<project>\constraint\Top_derived_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\Top_derived_constraints.sdc,sdc"
ENDLIST
LIST PNRConstraints
VALUE "<project>\constraint\Top_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\io\user.pdc,io_pdc"
ENDLIST
ENDLIST
LIST "CORESPI::CORESPI_LIB"
FILE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
ENDLIST
LIST Other_Association
LIST COREFIFO_C0_COREFIFO_C0_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\mti\scripts\runall.do,do"
ENDLIST
LIST COREFIFO_C6_COREFIFO_C6_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\mti\scripts\runall.do,do"
ENDLIST
LIST COREUART_C0_COREUART_C0_0_COREUART
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\test\user\testbnch.v,tb_hdl"
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\mti\scripts\wave_vlog.do,do"
ENDLIST
LIST CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
LIST COREFIFO_C1_COREFIFO_C1_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\mti\scripts\runall.do,do"
ENDLIST
LIST COREFIFO_C3_COREFIFO_C3_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\mti\scripts\runall.do,do"
ENDLIST
LIST PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM
VALUE "<project>\simulation\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.mem,sim"
ENDLIST
LIST PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM
VALUE "<project>\simulation\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0.mem,sim"
ENDLIST
LIST COREFIFO_C4_COREFIFO_C4_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\mti\scripts\runall.do,do"
ENDLIST
LIST COREFIFO_C5_COREFIFO_C5_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\mti\scripts\runall.do,do"
ENDLIST
LIST COREFIFO_C7_COREFIFO_C7_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\mti\scripts\runall.do,do"
ENDLIST
LIST COREFIFO_C8_COREFIFO_C8_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\mti\scripts\runall.do,do"
ENDLIST
LIST PF_XCVR_ERM_C0
VALUE "<project>\component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR_sim.v,hdl"
ENDLIST
LIST CORESPI
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
ENDLIST
LIST COREFIFO_C2_COREFIFO_C2_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
SdfCorner=slow_lv_ht
PliPath=C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
UseCustomPliPath=false
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin\synplify_pro.exe"
PARAM="-licensetype synplifypro_actel -batch -log synplify.log"
BATCH=1
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="C:\Microsemi\Libero_SoC_v2022.1\ModelSimPro\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v2022.1\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Run Programming Action:Top_PROGRAM.log
HDL;hdl\Reset_Controler.vhd;0
SmartDesign;Sample_RAM_Block;0
StartPage;StartPage;0
Constraint Manager;Constraint Manager;0
SmartDesign;Controler;0
SmartDesign;Data_Block;0
HDL;hdl\gpio_controler.vhd;0
SmartDesign;Top;0
ACTIVEVIEW;hdl\gpio_controler.vhd
ENDLIST
LIST ModuleSubBlockList
LIST "ADI_SPI::work","hdl\ADI_SPI.vhd","FALSE","FALSE"
ENDLIST
LIST "Answer_Encoder::work","hdl\Answer_Encoder.vhd","FALSE","FALSE"
ENDLIST
LIST "Clock_Reset::work","component\work\Clock_Reset\Clock_Reset.v","TRUE","FALSE"
SUBBLOCK "CORERESET_PF_C0::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0.v","TRUE","FALSE"
SUBBLOCK "PF_CCC_C0::work","component\work\PF_CCC_C0\PF_CCC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_INIT_MONITOR_C0::work","component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v","TRUE","FALSE"
SUBBLOCK "PF_OSC_C0::work","component\work\PF_OSC_C0\PF_OSC_C0.v","TRUE","FALSE"
SUBBLOCK "Synchronizer::work","hdl\Synchronizer.vhd","FALSE","FALSE"
ENDLIST
LIST "cmd_table::work","hdl\cmd_table.vhd","FALSE","FALSE"
ENDLIST
LIST "cmd_table_trigger::work","hdl\cmd_table_trigger.vhd","FALSE","FALSE"
ENDLIST
LIST "Command_Decoder::work","hdl\Command_Decoder.vhd","FALSE","FALSE"
ENDLIST
LIST "Communication_ANW_MUX::work","hdl\Communication_ANW_MUX.vhd","FALSE","FALSE"
ENDLIST
LIST "Communication_Builder::work","hdl\Communication_Builder.vhd","FALSE","FALSE"
ENDLIST
LIST "Communication_CMD_MUX::work","hdl\Communication_CMD_MUX.vhd","FALSE","FALSE"
ENDLIST
LIST "Communication_TX_Arbiter::work","hdl\Communication_TX_Arbiter.vhd","FALSE","FALSE"
ENDLIST
LIST "Controler::work","component\work\Controler\Controler.v","TRUE","FALSE"
SUBBLOCK "ADI_SPI::work","hdl\ADI_SPI.vhd","FALSE","FALSE"
SUBBLOCK "Answer_Encoder::work","hdl\Answer_Encoder.vhd","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1::work","component\work\COREFIFO_C1\COREFIFO_C1.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C3::work","component\work\COREFIFO_C3\COREFIFO_C3.v","TRUE","FALSE"
SUBBLOCK "Command_Decoder::work","hdl\Command_Decoder.vhd","FALSE","FALSE"
SUBBLOCK "Communication_ANW_MUX::work","hdl\Communication_ANW_MUX.vhd","FALSE","FALSE"
SUBBLOCK "Communication_CMD_MUX::work","hdl\Communication_CMD_MUX.vhd","FALSE","FALSE"
SUBBLOCK "REGISTERS::work","hdl\REGISTERS.vhd","FALSE","FALSE"
SUBBLOCK "Reset_Controler::work","hdl\Reset_Controler.vhd","FALSE","FALSE"
SUBBLOCK "SPI_LMX::work","component\work\SPI_LMX\SPI_LMX.v","TRUE","FALSE"
SUBBLOCK "gpio_controler::work","hdl\gpio_controler.vhd","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0::work","component\work\COREFIFO_C0\COREFIFO_C0.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_COREFIFO::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_COREFIFO::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_sync::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_async::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_ram_wrapper::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_sync::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_LSRAM_top::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1::work","component\work\COREFIFO_C1\COREFIFO_C1.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_COREFIFO::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_COREFIFO::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_corefifo_async::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_corefifo_fwft::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_corefifo_sync::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_ram_wrapper::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_corefifo_async::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_corefifo_NstagesSync::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_corefifo_fwft::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_corefifo_NstagesSync::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_corefifo_sync::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_LSRAM_top::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2::work","component\work\COREFIFO_C2\COREFIFO_C2.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_COREFIFO::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_COREFIFO::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_corefifo_fwft::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_corefifo_sync_scntr::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_corefifo_sync::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_corefifo_async::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_ram_wrapper::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO_C2_COREFIFO_C2_0_ram_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_corefifo_fwft::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_corefifo_sync::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_corefifo_sync_scntr::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_LSRAM_top::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO_C2_COREFIFO_C2_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3::work","component\work\COREFIFO_C3\COREFIFO_C3.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_COREFIFO::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_COREFIFO::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_corefifo_async::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_corefifo_fwft::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_corefifo_sync::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_ram_wrapper::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_corefifo_async::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_corefifo_NstagesSync::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_corefifo_fwft::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_corefifo_NstagesSync::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_corefifo_sync::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_LSRAM_top::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4::work","component\work\COREFIFO_C4\COREFIFO_C4.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_COREFIFO::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_COREFIFO::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_corefifo_async::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_corefifo_sync::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_ram_wrapper::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_corefifo_async::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_corefifo_NstagesSync::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_corefifo_NstagesSync::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_corefifo_sync::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_LSRAM_top::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5::work","component\work\COREFIFO_C5\COREFIFO_C5.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_COREFIFO::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_COREFIFO::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_corefifo_async::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_corefifo_sync::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_ram_wrapper::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_corefifo_async::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_corefifo_NstagesSync::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_corefifo_NstagesSync::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_corefifo_sync::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_LSRAM_top::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C6::work","component\work\COREFIFO_C6\COREFIFO_C6.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C6_COREFIFO_C6_0_COREFIFO::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C6_COREFIFO_C6_0_COREFIFO::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C6_COREFIFO_C6_0_corefifo_async::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C6_COREFIFO_C6_0_corefifo_sync::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C6_COREFIFO_C6_0_ram_wrapper::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C6_COREFIFO_C6_0_corefifo_async::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C6_COREFIFO_C6_0_corefifo_NstagesSync::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C6_COREFIFO_C6_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C6_COREFIFO_C6_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C6_COREFIFO_C6_0_corefifo_NstagesSync::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C6_COREFIFO_C6_0_corefifo_sync::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C6_COREFIFO_C6_0_LSRAM_top::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C7::work","component\work\COREFIFO_C7\COREFIFO_C7.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C7_COREFIFO_C7_0_COREFIFO::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C7_COREFIFO_C7_0_COREFIFO::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C7_COREFIFO_C7_0_corefifo_sync_scntr::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C7_COREFIFO_C7_0_corefifo_sync::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C7_COREFIFO_C7_0_corefifo_async::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C7_COREFIFO_C7_0_ram_wrapper::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C7_COREFIFO_C7_0_corefifo_sync::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C7_COREFIFO_C7_0_corefifo_sync_scntr::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C7_COREFIFO_C7_0_LSRAM_top::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C8::work","component\work\COREFIFO_C8\COREFIFO_C8.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C8_COREFIFO_C8_0_COREFIFO::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C8_COREFIFO_C8_0_COREFIFO::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C8_COREFIFO_C8_0_corefifo_fwft::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C8_COREFIFO_C8_0_corefifo_sync_scntr::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C8_COREFIFO_C8_0_corefifo_sync::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C8_COREFIFO_C8_0_corefifo_async::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C8_COREFIFO_C8_0_ram_wrapper::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C8_COREFIFO_C8_0_corefifo_fwft::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C8_COREFIFO_C8_0_corefifo_sync::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C8_COREFIFO_C8_0_corefifo_sync_scntr::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C8_COREFIFO_C8_0_LSRAM_top::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "CORELANEMSTRmode0::work","component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode0.v","FALSE","FALSE"
ENDLIST
LIST "CORELANEMSTRmode1::work","component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode1.v","FALSE","FALSE"
ENDLIST
LIST "CORELANEMSTRmode2::work","component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v","FALSE","FALSE"
ENDLIST
LIST "CORELCKMGT::work","component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v","FALSE","FALSE"
ENDLIST
LIST "CORERESET_PF_C0::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0.v","TRUE","FALSE"
SUBBLOCK "CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "CORERFD::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v","FALSE","FALSE"
SUBBLOCK "CORERFDsicr::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsicr.v","FALSE","FALSE"
ENDLIST
LIST "CORERFDbincnt::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDbincnt.v","FALSE","FALSE"
ENDLIST
LIST "CORERFDgrycnt::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDgrycnt.v","FALSE","FALSE"
ENDLIST
LIST "CORERFDsmplcnt::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsmplcnt.v","FALSE","FALSE"
SUBBLOCK "CORERFDbincnt::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDbincnt.v","FALSE","FALSE"
ENDLIST
LIST "CORESPI_C0::work","component\work\CORESPI_C0\CORESPI_C0.v","TRUE","FALSE"
SUBBLOCK "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0::work","component\work\COREUART_C0\COREUART_C0.v","TRUE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_COREUART::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_Clock_gen::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_COREUART::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_Clock_gen::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_Rx_async::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_Tx_async::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_fifo_256x8::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_fifo_256x8::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_fifo_ctrl_256::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_fifo_ctrl_256::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_ram16x8::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_ram16x8::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_Rx_async::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_Tx_async::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "Data_Block::work","component\work\Data_Block\Data_Block.v","TRUE","FALSE"
SUBBLOCK "Communication_Builder::work","hdl\Communication_Builder.vhd","FALSE","FALSE"
SUBBLOCK "Event_Info_RAM_Block::work","component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v","TRUE","FALSE"
SUBBLOCK "FIFOs_Reader::work","hdl\FIFOs_Reader.vhd","FALSE","FALSE"
SUBBLOCK "Input_Data_Part::work","component\work\Input_Data_Part\Input_Data_Part.v","TRUE","FALSE"
SUBBLOCK "Sample_RAM_Block::work","component\work\Sample_RAM_Block\Sample_RAM_Block.v","TRUE","FALSE"
SUBBLOCK "Test_Generator::work","hdl\Test_Generator.vhd","FALSE","FALSE"
SUBBLOCK "Trigger_Top_Part::work","component\work\Trigger_Top_Part\Trigger_Top_Part.v","TRUE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_async::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_ram_wrapper::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_LSRAM_top::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_ram_wrapper::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_LSRAM_top::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_corefifo_async::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_corefifo_NstagesSync::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_corefifo_NstagesSync::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_ram_wrapper::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO_C2_COREFIFO_C2_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_LSRAM_top::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO_C2_COREFIFO_C2_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_ram_wrapper::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_LSRAM_top::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_ram_wrapper::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_LSRAM_top::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_ram_wrapper::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_LSRAM_top::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C6_COREFIFO_C6_0_ram_wrapper::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C6_COREFIFO_C6_0_LSRAM_top::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C7_COREFIFO_C7_0_corefifo_async::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C7_COREFIFO_C7_0_ram_wrapper::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C7_COREFIFO_C7_0_LSRAM_top::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C8_COREFIFO_C8_0_corefifo_async::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C8_COREFIFO_C8_0_ram_wrapper::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C8_COREFIFO_C8_0_LSRAM_top::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "CORELANEMSTR::work","component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v","FALSE","FALSE"
SUBBLOCK "CORELANEMSTRmode0::work","component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode0.v","FALSE","FALSE"
SUBBLOCK "CORELANEMSTRmode1::work","component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode1.v","FALSE","FALSE"
SUBBLOCK "CORELANEMSTRmode2::work","component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v","FALSE","FALSE"
ENDLIST
LIST "CORERFDfrqerrarb::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDfrqerrarb.v","FALSE","FALSE"
ENDLIST
LIST "CORERFDplsgen::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDplsgen.v","FALSE","FALSE"
ENDLIST
LIST "CORERFDshcnt::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDshcnt.v","FALSE","FALSE"
ENDLIST
LIST "CORERFDsicr::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsicr.v","FALSE","FALSE"
SUBBLOCK "CORERFDgrycnt::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDgrycnt.v","FALSE","FALSE"
SUBBLOCK "CORERFDsmplcnt::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsmplcnt.v","FALSE","FALSE"
SUBBLOCK "CORERFDfrqerrarb::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDfrqerrarb.v","FALSE","FALSE"
SUBBLOCK "CORERFDplsgen::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDplsgen.v","FALSE","FALSE"
SUBBLOCK "CORERFDshcnt::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDshcnt.v","FALSE","FALSE"
SUBBLOCK "CORERFDsyncen::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsyncen.v","FALSE","FALSE"
SUBBLOCK "CORERFDsync::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsync.v","FALSE","FALSE"
ENDLIST
LIST "CORERFDsync::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsync.v","FALSE","FALSE"
ENDLIST
LIST "CORERFDsyncen::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsyncen.v","FALSE","FALSE"
ENDLIST
LIST "mko::work","hdl\mko.vhd","FALSE","FALSE"
ENDLIST
LIST "SPI_interface::work","hdl\SPI_interface.vhd","FALSE","FALSE"
ENDLIST
LIST "spi_master::work","hdl\spi_master.vhd","FALSE","FALSE"
ENDLIST
LIST "Event_Info_RAM_Block::work","component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C7::work","component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C8_Event_Status::work","component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v","TRUE","FALSE"
ENDLIST
LIST "FIFOs_Reader::work","hdl\FIFOs_Reader.vhd","FALSE","FALSE"
ENDLIST
LIST "ft601_fifo_interface::work","hdl\ft601_fifo_interface.vhd","FALSE","FALSE"
ENDLIST
LIST "ftdi_to_fifo_interface::work","hdl\ftdi_to_fifo_interface.vhd","FALSE","FALSE"
ENDLIST
LIST "gpio_controler::work","hdl\gpio_controler.vhd","FALSE","FALSE"
ENDLIST
LIST "Input_Data_Part::work","component\work\Input_Data_Part\Input_Data_Part.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C4::work","component\work\COREFIFO_C4\COREFIFO_C4.v","TRUE","FALSE"
SUBBLOCK "Trigger_Unit::work","hdl\Trigger_Unit.vhd","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_C0::work","component\work\PF_CCC_C0\PF_CCC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_CCC_C0_PF_CCC_C0_0_PF_CCC::work","component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_C0_PF_CCC_C0_0_PF_CCC::work","component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C0::work","component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C1::work","component\work\PF_DPSRAM_C1\PF_DPSRAM_C1.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C1_PF_DPSRAM_C1_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C1\PF_DPSRAM_C1_0\PF_DPSRAM_C1_PF_DPSRAM_C1_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C1_PF_DPSRAM_C1_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C1\PF_DPSRAM_C1_0\PF_DPSRAM_C1_PF_DPSRAM_C1_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C2::work","component\work\PF_DPSRAM_C2\PF_DPSRAM_C2.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C2\PF_DPSRAM_C2_0\PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C2\PF_DPSRAM_C2_0\PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C3::work","component\work\PF_DPSRAM_C3\PF_DPSRAM_C3.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C3_PF_DPSRAM_C3_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C3\PF_DPSRAM_C3_0\PF_DPSRAM_C3_PF_DPSRAM_C3_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C3_PF_DPSRAM_C3_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C3\PF_DPSRAM_C3_0\PF_DPSRAM_C3_PF_DPSRAM_C3_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C4::work","component\work\PF_DPSRAM_C4\PF_DPSRAM_C4.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C4_PF_DPSRAM_C4_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C4\PF_DPSRAM_C4_0\PF_DPSRAM_C4_PF_DPSRAM_C4_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C4_PF_DPSRAM_C4_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C4\PF_DPSRAM_C4_0\PF_DPSRAM_C4_PF_DPSRAM_C4_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C5::work","component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C6::work","component\work\PF_DPSRAM_C6\PF_DPSRAM_C6.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C6_PF_DPSRAM_C6_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C6\PF_DPSRAM_C6_0\PF_DPSRAM_C6_PF_DPSRAM_C6_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C6_PF_DPSRAM_C6_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C6\PF_DPSRAM_C6_0\PF_DPSRAM_C6_PF_DPSRAM_C6_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C7::work","component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C8_Event_Status::work","component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_INIT_MONITOR_C0::work","component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v","TRUE","FALSE"
SUBBLOCK "PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR::work","component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR::work","component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "PF_OSC_C0::work","component\work\PF_OSC_C0\PF_OSC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_OSC_C0_PF_OSC_C0_0_PF_OSC::work","component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "PF_OSC_C0_PF_OSC_C0_0_PF_OSC::work","component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "PF_XCVR_APBLINK_V::work","component\Actel\SgCore\PF_XCVR_APBLINK_V\1.1.104\hdl\PF_XCVR_APBLINK_V.v","FALSE","FALSE"
ENDLIST
LIST "PF_XCVR_ERM_C0::work","component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.v","TRUE","FALSE"
SUBBLOCK "CORELCKMGT::work","component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v","FALSE","FALSE"
SUBBLOCK "CORERFD::work","component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v","FALSE","FALSE"
SUBBLOCK "PF_XCVR_APBLINK_V::work","component\Actel\SgCore\PF_XCVR_APBLINK_V\1.1.104\hdl\PF_XCVR_APBLINK_V.v","FALSE","FALSE"
SUBBLOCK "PF_XCVR_ERM_C0_I_XCVR_PF_XCVR::work","component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR.v","FALSE","FALSE"
SUBBLOCK "CORELANEMSTR::work","component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v","FALSE","FALSE"
ENDLIST
LIST "PF_XCVR_ERM_C0_I_XCVR_PF_XCVR::work","component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR.v","FALSE","FALSE"
ENDLIST
LIST "REGISTERS::work","hdl\REGISTERS.vhd","FALSE","FALSE"
ENDLIST
LIST "Reset_Controler::work","hdl\Reset_Controler.vhd","FALSE","FALSE"
ENDLIST
LIST "Sample_RAM_Block::work","component\work\Sample_RAM_Block\Sample_RAM_Block.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C5::work","component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v","TRUE","FALSE"
SUBBLOCK "Sample_RAM_Block_Decoder::work","hdl\Sample_RAM_Block_Decoder.vhd","FALSE","FALSE"
SUBBLOCK "Sample_RAM_Block_MUX::work","hdl\Sample_RAM_Block_MUX.vhd","FALSE","FALSE"
ENDLIST
LIST "Sample_RAM_Block_Decoder::work","hdl\Sample_RAM_Block_Decoder.vhd","FALSE","FALSE"
ENDLIST
LIST "Sample_RAM_Block_MUX::work","hdl\Sample_RAM_Block_MUX.vhd","FALSE","FALSE"
ENDLIST
LIST "SPI_LMX::work","component\work\SPI_LMX\SPI_LMX.v","TRUE","FALSE"
SUBBLOCK "SPI_interface::work","hdl\SPI_interface.vhd","FALSE","FALSE"
SUBBLOCK "spi_master::work","hdl\spi_master.vhd","FALSE","FALSE"
ENDLIST
LIST "SRAM::work","component\work\SRAM\SRAM.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C2::work","component\work\PF_DPSRAM_C2\PF_DPSRAM_C2.v","TRUE","FALSE"
ENDLIST
LIST "Synchronizer::work","hdl\Synchronizer.vhd","FALSE","FALSE"
ENDLIST
LIST "Test_Generator::work","hdl\Test_Generator.vhd","FALSE","FALSE"
ENDLIST
LIST "Top::work","component\work\Top\Top.v","TRUE","FALSE"
SUBBLOCK "Clock_Reset::work","component\work\Clock_Reset\Clock_Reset.v","TRUE","FALSE"
SUBBLOCK "Controler::work","component\work\Controler\Controler.v","TRUE","FALSE"
SUBBLOCK "Data_Block::work","component\work\Data_Block\Data_Block.v","TRUE","FALSE"
SUBBLOCK "UART_Protocol::work","component\work\UART_Protocol\UART_Protocol.v","TRUE","FALSE"
SUBBLOCK "USB_3_Protocol::work","component\work\USB_3_Protocol\USB_3_Protocol.v","TRUE","FALSE"
ENDLIST
LIST "Trigger_Control::work","hdl\Trigger_Control.vhd","FALSE","FALSE"
ENDLIST
LIST "Trigger_Main::work","hdl\Trigger_Main.vhd","FALSE","FALSE"
ENDLIST
LIST "Trigger_Top_Part::work","component\work\Trigger_Top_Part\Trigger_Top_Part.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C5::work","component\work\COREFIFO_C5\COREFIFO_C5.v","TRUE","FALSE"
SUBBLOCK "Trigger_Control::work","hdl\Trigger_Control.vhd","FALSE","FALSE"
SUBBLOCK "Trigger_Main::work","hdl\Trigger_Main.vhd","FALSE","FALSE"
ENDLIST
LIST "Trigger_Unit::work","hdl\Trigger_Unit.vhd","FALSE","FALSE"
ENDLIST
LIST "UART_Protocol::work","component\work\UART_Protocol\UART_Protocol.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C0::work","component\work\COREFIFO_C0\COREFIFO_C0.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C6::work","component\work\COREFIFO_C6\COREFIFO_C6.v","TRUE","FALSE"
SUBBLOCK "COREUART_C0::work","component\work\COREUART_C0\COREUART_C0.v","TRUE","FALSE"
SUBBLOCK "Communication_TX_Arbiter::work","hdl\Communication_TX_Arbiter.vhd","FALSE","FALSE"
SUBBLOCK "UART_RX_Protocol::work","hdl\UART_RX_Protocol.vhd","FALSE","FALSE"
SUBBLOCK "UART_TX_Protocol::work","hdl\UART_TX_Protocol.vhd","FALSE","FALSE"
SUBBLOCK "mko::work","hdl\mko.vhd","FALSE","FALSE"
ENDLIST
LIST "UART_Protocol_new::work","component\work\UART_Protocol_new\UART_Protocol_new.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C0::work","component\work\COREFIFO_C0\COREFIFO_C0.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C6::work","component\work\COREFIFO_C6\COREFIFO_C6.v","TRUE","FALSE"
SUBBLOCK "COREUART_C0::work","component\work\COREUART_C0\COREUART_C0.v","TRUE","FALSE"
SUBBLOCK "Communication_TX_Arbiter::work","hdl\Communication_TX_Arbiter.vhd","FALSE","FALSE"
SUBBLOCK "UART_RX_Protocol::work","hdl\UART_RX_Protocol.vhd","FALSE","FALSE"
SUBBLOCK "UART_TX_Protocol::work","hdl\UART_TX_Protocol.vhd","FALSE","FALSE"
SUBBLOCK "mko::work","hdl\mko.vhd","FALSE","FALSE"
ENDLIST
LIST "UART_RX_Protocol::work","hdl\UART_RX_Protocol.vhd","FALSE","FALSE"
ENDLIST
LIST "UART_TX_Protocol::work","hdl\UART_TX_Protocol.vhd","FALSE","FALSE"
ENDLIST
LIST "USB_3_Protocol::work","component\work\USB_3_Protocol\USB_3_Protocol.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C7::work","component\work\COREFIFO_C7\COREFIFO_C7.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C8::work","component\work\COREFIFO_C8\COREFIFO_C8.v","TRUE","FALSE"
SUBBLOCK "Synchronizer::work","hdl\Synchronizer.vhd","FALSE","FALSE"
SUBBLOCK "ft601_fifo_interface::work","hdl\ft601_fifo_interface.vhd","FALSE","FALSE"
SUBBLOCK "ftdi_to_fifo_interface::work","hdl\ftdi_to_fifo_interface.vhd","FALSE","FALSE"
ENDLIST
LIST "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "corereset_pf_tb::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\test\corereset_pf_tb.v","FALSE","TRUE"
SUBBLOCK "CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
ENDLIST
LIST "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
ENDLIST
LIST "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
SUBBLOCK "MEM_WgtR::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v","FALSE","TRUE"
SUBBLOCK "MEM_WltR::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v","FALSE","TRUE"
SUBBLOCK "MEM_WeqR::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v","FALSE","TRUE"
ENDLIST
LIST "MEM_WeqR::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v","FALSE","TRUE"
ENDLIST
LIST "MEM_WgtR::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v","FALSE","TRUE"
ENDLIST
LIST "MEM_WltR::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v","FALSE","TRUE"
ENDLIST
LIST "SRAM_test::work","stimulus\SRAM_test.vhd","FALSE","TRUE"
SUBBLOCK "SRAM::work","component\work\SRAM\SRAM.v","TRUE","FALSE"
ENDLIST
LIST "TB_Data_Block::work","stimulus\TB_Data_Block.vhd","FALSE","TRUE"
SUBBLOCK "Data_Block::work","component\work\Data_Block\Data_Block.v","TRUE","FALSE"
ENDLIST
LIST "tb_UART_Protocol::work","stimulus\tb_UART_Protocol.vhd","FALSE","TRUE"
SUBBLOCK "UART_Protocol::work","component\work\UART_Protocol\UART_Protocol.v","TRUE","FALSE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_COREFIFO::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_COREFIFO::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_COREFIFO::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_COREFIFO::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_COREFIFO::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_COREFIFO::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C6_COREFIFO_C6_0_COREFIFO::work","component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C7_COREFIFO_C7_0_COREFIFO::work","component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C8_COREFIFO_C8_0_COREFIFO::work","component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbnch::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\test\user\testbnch.v","FALSE","TRUE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_COREUART::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
SUBBLOCK "spi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v","FALSE","FALSE"
ENDLIST
LIST "spi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v","FALSE","FALSE"
SUBBLOCK "spi_chanctrl::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v","FALSE","FALSE"
SUBBLOCK "spi_fifo::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v","FALSE","FALSE"
SUBBLOCK "spi_rf::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v","FALSE","FALSE"
SUBBLOCK "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
SUBBLOCK "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
ENDLIST
LIST "spi_chanctrl::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v","FALSE","FALSE"
SUBBLOCK "spi_clockmux::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v","FALSE","FALSE"
ENDLIST
LIST "spi_fifo::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v","FALSE","FALSE"
ENDLIST
LIST "spi_rf::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v","FALSE","FALSE"
ENDLIST
LIST "spi_clockmux::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v","FALSE","FALSE"
ENDLIST
LIST "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
ENDLIST
LIST "CORESPI_BFM_AHB2APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CORESPI_BFM_APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CORESPI_BFM_AHB2APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CORESPI_BFM_MAIN::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CORESPI_BFM_MAIN::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
ENDLIST
LIST "testbench::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
SUBBLOCK "CORESPI_BFM_APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\user.pdc"
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
VALUE "constraint\Top_derived_constraints.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
