INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_serdes/my_serdes.srcs/sources_1/new/my_p2s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_p2s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_serdes/my_serdes.srcs/sources_1/new/my_s2p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_s2p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_serdes/my_serdes.srcs/sources_1/new/my_serdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_serdes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_serdes/my_serdes.srcs/sim_1/new/my_serdes_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_serdes_tb
