#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Aug 29 17:49:35 2024
# Process ID: 8852
# Current directory: C:/Users/NTH413/EnigmaProject/EnigmaProject.runs/synth_1
# Command line: vivado.exe -log MainBlock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainBlock.tcl
# Log file: C:/Users/NTH413/EnigmaProject/EnigmaProject.runs/synth_1/MainBlock.vds
# Journal file: C:/Users/NTH413/EnigmaProject/EnigmaProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MainBlock.tcl -notrace
Command: synth_design -top MainBlock -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16300
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1111.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MainBlock' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/MainBlock.v:23]
INFO: [Synth 8-6157] synthesizing module 'Tfunction1_V2' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Tfunction1_V2.v:23]
WARNING: [Synth 8-6090] variable 'of' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Tfunction1_V2.v:45]
INFO: [Synth 8-6155] done synthesizing module 'Tfunction1_V2' (1#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Tfunction1_V2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Tfunction2_V2' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Tfunction2_V2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Tfunction2_V2' (2#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Tfunction2_V2.v:23]
WARNING: [Synth 8-7071] port 'of' of module 'Tfunction2_V2' is unconnected for instance 'F2' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/MainBlock.v:36]
WARNING: [Synth 8-7023] instance 'F2' of module 'Tfunction2_V2' has 4 connections declared, but only 3 given [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/MainBlock.v:36]
INFO: [Synth 8-6157] synthesizing module 'Turning_Function_1' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Turning_Function_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'Binary_5bit_Adder' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Binary_5bit_Adder.v:25]
INFO: [Synth 8-6157] synthesizing module 'Full_Adder' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Full_Adder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder' (3#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Full_Adder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Binary_5bit_Adder' (4#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Binary_5bit_Adder.v:25]
INFO: [Synth 8-6157] synthesizing module 'Binary_5bit_Modulus' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Binary_5bit_Modulus.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Binary_5bit_Modulus' (5#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Binary_5bit_Modulus.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Turning_Function_1' (6#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Turning_Function_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'Turntable1' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Turntable1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Turntable1' (7#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Turntable1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Turning_Function_2' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Turning_Function_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'Binary_5bit_Subtractor' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Binary_5bit_Subtractor.v:3]
INFO: [Synth 8-6157] synthesizing module 'Full_Subtractor' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Full_Subtractor.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Full_Subtractor' (8#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Full_Subtractor.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Binary_5bit_Subtractor' (9#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Binary_5bit_Subtractor.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Turning_Function_2' (10#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Turning_Function_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'Turntable2' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Turntable2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Turntable2' (11#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Turntable2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Turntable3' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Turntable3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Turntable3' (12#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Turntable3.v:23]
INFO: [Synth 8-6157] synthesizing module 'Turning_Function_3' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Turning_Function_3.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Turning_Function_3' (13#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/Turning_Function_3.v:3]
INFO: [Synth 8-6157] synthesizing module 'reflextable' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/reflextable.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reflextable' (14#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/reflextable.v:23]
INFO: [Synth 8-6157] synthesizing module 'reverse3' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/reverse3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reverse3' (15#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/reverse3.v:23]
INFO: [Synth 8-6157] synthesizing module 'reverse2' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/reverse2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reverse2' (16#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/reverse2.v:23]
INFO: [Synth 8-6157] synthesizing module 'reverse1' [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/reverse1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reverse1' (17#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/reverse1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MainBlock' (18#1) [C:/Users/NTH413/EnigmaProject/EnigmaProject.srcs/sources_1/new/MainBlock.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1111.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.992 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 164   
	   3 Input      1 Bit         XORs := 60    
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1187.867 ; gain = 75.875
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1188.730 ; gain = 76.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1188.926 ; gain = 76.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1188.926 ; gain = 76.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1188.926 ; gain = 76.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1188.926 ; gain = 76.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1188.926 ; gain = 76.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1188.926 ; gain = 76.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1188.926 ; gain = 76.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    18|
|4     |LUT3 |    11|
|5     |LUT4 |    14|
|6     |LUT5 |    42|
|7     |LUT6 |    76|
|8     |FDRE |    11|
|9     |IBUF |    12|
|10    |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   191|
|2     |  F0     |Tfunction1_V2 |   149|
|3     |  F1     |Tfunction2_V2 |    24|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1188.926 ; gain = 76.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1188.926 ; gain = 76.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1188.926 ; gain = 76.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1200.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1220.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1220.398 ; gain = 108.406
INFO: [Common 17-1381] The checkpoint 'C:/Users/NTH413/EnigmaProject/EnigmaProject.runs/synth_1/MainBlock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainBlock_utilization_synth.rpt -pb MainBlock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 17:50:24 2024...
