#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr  6 16:08:54 2021
# Process ID: 20228
# Current directory: C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10088 C:\Documents\Adam-Hora\Digital-electronics-1\Labs\08-traffic_lights\traffic\traffic.xpr
# Log file: C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/vivado.log
# Journal file: C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/uzivatel/Documents/github/Digital-electronics-1/Labs/08-traffic_lights/traffic' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.gen/sources_1', nor could it be found using path 'C:/Users/uzivatel/Documents/github/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.879 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_tlc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.srcs/sim_1/new/tb_tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_tlc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xelab -wto af7bdcc42bff4a06a7c7be64816e3672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto af7bdcc42bff4a06a7c7be64816e3672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.tlc [tlc_default]
Compiling architecture testbench of entity xil_defaultlib.tb_tlc
Built simulation snapshot tb_tlc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tlc_behav -key {Behavioral:sim_1:Functional:tb_tlc} -tclbatch {tb_tlc.tcl} -view {C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/tb_tlc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/tb_tlc_behav.wcfg
source tb_tlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1001.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_stlc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_stlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_stlc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/stlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stlc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.srcs/sim_1/new/tb_stlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_stlc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xelab -wto af7bdcc42bff4a06a7c7be64816e3672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_stlc_behav xil_defaultlib.tb_stlc -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto af7bdcc42bff4a06a7c7be64816e3672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_stlc_behav xil_defaultlib.tb_stlc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.stlc [stlc_default]
Compiling architecture testbench of entity xil_defaultlib.tb_stlc
Built simulation snapshot tb_stlc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_stlc_behav -key {Behavioral:sim_1:Functional:tb_stlc} -tclbatch {tb_stlc.tcl} -view {C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/tb_tlc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/tb_tlc_behav.wcfg
WARNING: Simulation object /tb_tlc/s_clk_100MHz was not found in the design.
WARNING: Simulation object /tb_tlc/s_reset was not found in the design.
WARNING: Simulation object /tb_tlc/s_south was not found in the design.
WARNING: Simulation object /tb_tlc/s_south[2] was not found in the design.
WARNING: Simulation object /tb_tlc/s_south[1] was not found in the design.
WARNING: Simulation object /tb_tlc/s_south[0] was not found in the design.
WARNING: Simulation object /tb_tlc/s_west was not found in the design.
WARNING: Simulation object /tb_tlc/s_west[2] was not found in the design.
WARNING: Simulation object /tb_tlc/s_west[1] was not found in the design.
WARNING: Simulation object /tb_tlc/s_west[0] was not found in the design.
WARNING: Simulation object /tb_tlc/c_CLK_100MHZ_PERIOD was not found in the design.
WARNING: Simulation object /tb_tlc/uut_tlc/s_state was not found in the design.
source tb_stlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_stlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top stlc [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_stlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_stlc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xelab -wto af7bdcc42bff4a06a7c7be64816e3672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_stlc_behav xil_defaultlib.tb_stlc -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto af7bdcc42bff4a06a7c7be64816e3672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_stlc_behav xil_defaultlib.tb_stlc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_stlc_behav -key {Behavioral:sim_1:Functional:tb_stlc} -tclbatch {tb_stlc.tcl} -view {C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/tb_tlc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/tb_tlc_behav.wcfg
WARNING: Simulation object /tb_tlc/s_clk_100MHz was not found in the design.
WARNING: Simulation object /tb_tlc/s_reset was not found in the design.
WARNING: Simulation object /tb_tlc/s_south was not found in the design.
WARNING: Simulation object /tb_tlc/s_south[2] was not found in the design.
WARNING: Simulation object /tb_tlc/s_south[1] was not found in the design.
WARNING: Simulation object /tb_tlc/s_south[0] was not found in the design.
WARNING: Simulation object /tb_tlc/s_west was not found in the design.
WARNING: Simulation object /tb_tlc/s_west[2] was not found in the design.
WARNING: Simulation object /tb_tlc/s_west[1] was not found in the design.
WARNING: Simulation object /tb_tlc/s_west[0] was not found in the design.
WARNING: Simulation object /tb_tlc/c_CLK_100MHZ_PERIOD was not found in the design.
WARNING: Simulation object /tb_tlc/uut_tlc/s_state was not found in the design.
source tb_stlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_stlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top top [current_fileset]
update_compile_order -fileset sources_1
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xelab -wto af7bdcc42bff4a06a7c7be64816e3672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto af7bdcc42bff4a06a7c7be64816e3672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.tlc [tlc_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr  6 16:17:41 2021. For additional details about this file, please refer to the WebTalk help file at C:/APPZ/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  6 16:17:41 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/tb_tlc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/tb_tlc_behav.wcfg
WARNING: Simulation object /tb_tlc/s_clk_100MHz was not found in the design.
WARNING: Simulation object /tb_tlc/s_reset was not found in the design.
WARNING: Simulation object /tb_tlc/s_south was not found in the design.
WARNING: Simulation object /tb_tlc/s_south[2] was not found in the design.
WARNING: Simulation object /tb_tlc/s_south[1] was not found in the design.
WARNING: Simulation object /tb_tlc/s_south[0] was not found in the design.
WARNING: Simulation object /tb_tlc/s_west was not found in the design.
WARNING: Simulation object /tb_tlc/s_west[2] was not found in the design.
WARNING: Simulation object /tb_tlc/s_west[1] was not found in the design.
WARNING: Simulation object /tb_tlc/s_west[0] was not found in the design.
WARNING: Simulation object /tb_tlc/c_CLK_100MHZ_PERIOD was not found in the design.
WARNING: Simulation object /tb_tlc/uut_tlc/s_state was not found in the design.
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.879 ; gain = 0.000
set_property top tb_tlc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_tlc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xelab -wto af7bdcc42bff4a06a7c7be64816e3672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto af7bdcc42bff4a06a7c7be64816e3672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tlc_behav -key {Behavioral:sim_1:Functional:tb_tlc} -tclbatch {tb_tlc.tcl} -view {C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/tb_tlc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Documents/Adam-Hora/Digital-electronics-1/Labs/08-traffic_lights/traffic/tb_tlc_behav.wcfg
source tb_tlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  6 16:28:49 2021...
