#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Feb  8 21:15:00 2023
# Process ID: 1448
# Current directory: C:/Users/User/Desktop/ic_contest_image_convolution/IC_contest2019_Image_Convolution/IC_contest2019_Image_Convolution.runs/synth_1
# Command line: vivado.exe -log CONV.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CONV.tcl
# Log file: C:/Users/User/Desktop/ic_contest_image_convolution/IC_contest2019_Image_Convolution/IC_contest2019_Image_Convolution.runs/synth_1/CONV.vds
# Journal file: C:/Users/User/Desktop/ic_contest_image_convolution/IC_contest2019_Image_Convolution/IC_contest2019_Image_Convolution.runs/synth_1\vivado.jou
# Running On: DESKTOP-N6LOO8D, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 8370 MB
#-----------------------------------------------------------
source CONV.tcl -notrace
Command: synth_design -top CONV -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11152
WARNING: [Synth 8-6901] identifier 'conv_relu_done_flag' is used before its declaration [C:/Users/User/Desktop/ic_contest_image_convolution/B_ICC2019_priliminary_grad_cell_based/CONV.v:183]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CONV' [C:/Users/User/Desktop/ic_contest_image_convolution/B_ICC2019_priliminary_grad_cell_based/CONV.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CONV' (0#1) [C:/Users/User/Desktop/ic_contest_image_convolution/B_ICC2019_priliminary_grad_cell_based/CONV.v:4]
WARNING: [Synth 8-3848] Net mem_addr_cnt in module/entity CONV does not have driver. [C:/Users/User/Desktop/ic_contest_image_convolution/B_ICC2019_priliminary_grad_cell_based/CONV.v:126]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'csel_reg' [C:/Users/User/Desktop/ic_contest_image_convolution/B_ICC2019_priliminary_grad_cell_based/CONV.v:605]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   44 Bit       Adders := 2     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   44 Bit        Muxes := 1     
	   3 Input   44 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 4     
	   2 Input   38 Bit        Muxes := 3     
	   2 Input   37 Bit        Muxes := 5     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 6     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 14    
	   3 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP alu_out_ff2, operation Mode is: A*(B:0xa89e).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: (C or 0)+(0 or A*(B:0x3db55)).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: A*(B:0x92d5).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: (C or 0)+(0 or A*(B:0x2992)).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: A*(B:0x6d43).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: (C or 0)+(0 or A*(B:0x3c994)).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: A*(B:0x1004).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: (C or 0)+(0 or A*(B:0x50fd)).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: A*(B:0x38f71).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: (C or 0)+(0 or A*(B:0x2f20)).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: A*(B:0x36e54).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: (C or 0)+(0 or A*(B:0x202d)).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: A*(B:0x3a6d7).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: (C or 0)+(0 or A*(B:0x3bd7)).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: A*(B:0x3c834).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: (C or 0)+(0 or A*(B:0x3d369)).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: A*(B:0x3ac19).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
DSP Report: Generating DSP alu_out_ff2, operation Mode is: (C or 0)+(0 or A*(B:0x5e68)).
DSP Report: operator alu_out_ff2 is absorbed into DSP alu_out_ff2.
WARNING: [Synth 8-3332] Sequential element (csel_reg[3]) is unused and will be removed from module CONV.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CONV        | A*(B:0xa89e)                  | 20     | 17     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | (C or 0)+(0 or A*(B:0x3db55)) | 20     | 15     | 38     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|CONV        | A*(B:0x92d5)                  | 20     | 17     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | (C or 0)+(0 or A*(B:0x2992))  | 20     | 15     | 38     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|CONV        | A*(B:0x6d43)                  | 20     | 16     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | (C or 0)+(0 or A*(B:0x3c994)) | 20     | 15     | 37     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|CONV        | A*(B:0x1004)                  | 20     | 14     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | (C or 0)+(0 or A*(B:0x50fd))  | 20     | 16     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|CONV        | A*(B:0x38f71)                 | 20     | 16     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | (C or 0)+(0 or A*(B:0x2f20))  | 20     | 15     | 37     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|CONV        | A*(B:0x36e54)                 | 20     | 17     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | (C or 0)+(0 or A*(B:0x202d))  | 20     | 15     | 38     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|CONV        | A*(B:0x3a6d7)                 | 20     | 16     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | (C or 0)+(0 or A*(B:0x3bd7))  | 20     | 15     | 37     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|CONV        | A*(B:0x3c834)                 | 20     | 15     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | (C or 0)+(0 or A*(B:0x3d369)) | 20     | 15     | 36     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|CONV        | A*(B:0x3ac19)                 | 20     | 16     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | (C or 0)+(0 or A*(B:0x5e68))  | 20     | 16     | 37     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CONV        | A*B         | 30     | 16     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | Dynamic     | -      | -      | -      | -      | 38     | -    | -    | -    | -    | -     | 0    | 0    | 
|CONV        | A*B         | 30     | 16     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | Dynamic     | -      | -      | -      | -      | 38     | -    | -    | -    | -    | -     | 0    | 0    | 
|CONV        | A*B         | 30     | 15     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|CONV        | A*B         | 30     | 13     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|CONV        | A*B         | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|CONV        | A*B         | 30     | 18     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | Dynamic     | -      | -      | -      | -      | 38     | -    | -    | -    | -    | -     | 0    | 0    | 
|CONV        | A*B         | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|CONV        | A*B         | 30     | 18     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 0    | 
|CONV        | A*B         | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CONV        | Dynamic     | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    41|
|3     |DSP48E1 |    18|
|4     |LUT1    |    32|
|5     |LUT2    |   120|
|6     |LUT3    |    68|
|7     |LUT4    |    78|
|8     |LUT5    |    79|
|9     |LUT6    |   265|
|10    |MUXF7   |    20|
|11    |FDCE    |    91|
|12    |FDPE    |     2|
|13    |LD      |     3|
|14    |IBUF    |    43|
|15    |OBUF    |    63|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   924|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1293.703 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1293.703 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1293.703 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1293.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1293.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

Synth Design complete, checksum: 1aff2eee
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1293.703 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/ic_contest_image_convolution/IC_contest2019_Image_Convolution/IC_contest2019_Image_Convolution.runs/synth_1/CONV.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CONV_utilization_synth.rpt -pb CONV_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  8 21:15:37 2023...
