<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="cnn.cpp:186:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 102400 has been inferred" BundleName="kernel_weight" VarName="vweight" LoopLoc="cnn.cpp:186:20" LoopName="VITIS_LOOP_186_1" ParentFunc="load_weight_S0(float (*) [256][5][5], hls::vector&lt;float, 1ul&gt;*, int)" Length="102400" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="cnn.cpp:203:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="cnn.cpp:117:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 50176 has been inferred" BundleName="kernel_output" VarName="voutput" LoopLoc="cnn.cpp:117:20" LoopName="VITIS_LOOP_117_1" ParentFunc="load_output_S0(float (*) [224][224], hls::vector&lt;float, 16ul&gt;*, int)" Length="50176" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.24" OrigAccess-DebugLoc="cnn.cpp:131:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="cnn.cpp:63:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 12996 has been inferred" BundleName="kernel_input" VarName="vinput" LoopLoc="cnn.cpp:63:22" LoopName="VITIS_LOOP_63_2" ParentFunc="load_input_S0(float (*) [228][228], hls::vector&lt;float, 4ul&gt;*, int)" Length="12996" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.12" OrigAccess-DebugLoc="cnn.cpp:76:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="cnn.cpp:240:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 50176 has been inferred" BundleName="kernel_output" VarName="voutput" LoopLoc="cnn.cpp:240:20" LoopName="VITIS_LOOP_240_1" ParentFunc="store_output_S0(float (*) [224][224], hls::vector&lt;float, 16ul&gt;*, int)" Length="50176" Direction="write" AccessID="scevgepseq" OrigID="for.inc.store.72" OrigAccess-DebugLoc="cnn.cpp:276:60" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="cnn.cpp:189:27" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to alignment 1(bytes)" resolution="214-307" BundleName="kernel_weight" VarName="vweight" LoopLoc="cnn.cpp:189:27" LoopName="VITIS_LOOP_189_4" ParentFunc="load_weight_S0(float (*) [256][5][5], hls::vector&lt;float, 1ul&gt;*, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="cnn.cpp:186:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="cnn.cpp:119:25" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512" resolution="214-353" BundleName="kernel_output" VarName="voutput" LoopLoc="cnn.cpp:119:25" LoopName="VITIS_LOOP_119_3" ParentFunc="load_output_S0(float (*) [224][224], hls::vector&lt;float, 16ul&gt;*, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="cnn.cpp:117:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="cnn.cpp:64:24" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i128 size is greater than or equal to alignment 16(bytes)" resolution="214-307" BundleName="kernel_input" VarName="vinput" LoopLoc="cnn.cpp:64:24" LoopName="VITIS_LOOP_64_3" ParentFunc="load_input_S0(float (*) [228][228], hls::vector&lt;float, 4ul&gt;*, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="cnn.cpp:63:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="cnn.cpp:242:25" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512" resolution="214-353" BundleName="kernel_output" VarName="voutput" LoopLoc="cnn.cpp:242:25" LoopName="VITIS_LOOP_242_3" ParentFunc="store_output_S0(float (*) [224][224], hls::vector&lt;float, 16ul&gt;*, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="cnn.cpp:240:20" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="cnn.cpp:186:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1' has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="kernel_weight" LoopLoc="cnn.cpp:186:20" LoopName="VITIS_LOOP_186_1" Length="102400" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="cnn.cpp:117:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1' has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="kernel_output" LoopLoc="cnn.cpp:117:20" LoopName="VITIS_LOOP_117_1" Length="50176" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="cnn.cpp:63:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2' has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="kernel_input" LoopLoc="cnn.cpp:63:22" LoopName="VITIS_LOOP_63_2" Length="12996" Width="128" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="cnn.cpp:240:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1' has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="kernel_output" LoopLoc="cnn.cpp:240:20" LoopName="VITIS_LOOP_240_1" Length="50176" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

