
PORTABLE DIGITAL SOURCE V1.3 DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c7f8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002b58  0800c8b8  0800c8b8  0000d8b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f410  0800f410  000111f0  2**0
                  CONTENTS
  4 .ARM          00000000  0800f410  0800f410  000111f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800f410  0800f410  000111f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f410  0800f410  00010410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f414  0800f414  00010414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800f418  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000089c  200001f0  0800f608  000111f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000a8c  0800f608  00011a8c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000111f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001987a  00000000  00000000  00011218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e57  00000000  00000000  0002aa92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  0002e8f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001297  00000000  00000000  0002fa60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014eef  00000000  00000000  00030cf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f2ad  00000000  00000000  00045be6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000762ad  00000000  00000000  00064e93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000db140  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045e0  00000000  00000000  000db184  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000be7f  00000000  00000000  000df764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008a  00000000  00000000  000eb5e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001f0 	.word	0x200001f0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800c8a0 	.word	0x0800c8a0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f4 	.word	0x200001f4
 8000104:	0800c8a0 	.word	0x0800c8a0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_llsr>:
 800042c:	40d0      	lsrs	r0, r2
 800042e:	000b      	movs	r3, r1
 8000430:	40d1      	lsrs	r1, r2
 8000432:	469c      	mov	ip, r3
 8000434:	3a20      	subs	r2, #32
 8000436:	40d3      	lsrs	r3, r2
 8000438:	4318      	orrs	r0, r3
 800043a:	4252      	negs	r2, r2
 800043c:	4663      	mov	r3, ip
 800043e:	4093      	lsls	r3, r2
 8000440:	4318      	orrs	r0, r3
 8000442:	4770      	bx	lr

08000444 <__aeabi_cdrcmple>:
 8000444:	4684      	mov	ip, r0
 8000446:	0010      	movs	r0, r2
 8000448:	4662      	mov	r2, ip
 800044a:	468c      	mov	ip, r1
 800044c:	0019      	movs	r1, r3
 800044e:	4663      	mov	r3, ip
 8000450:	e000      	b.n	8000454 <__aeabi_cdcmpeq>
 8000452:	46c0      	nop			@ (mov r8, r8)

08000454 <__aeabi_cdcmpeq>:
 8000454:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000456:	f002 f869 	bl	800252c <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	d401      	bmi.n	8000462 <__aeabi_cdcmpeq+0xe>
 800045e:	2100      	movs	r1, #0
 8000460:	42c8      	cmn	r0, r1
 8000462:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000464 <__aeabi_dcmpeq>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 ffad 	bl	80023c4 <__eqdf2>
 800046a:	4240      	negs	r0, r0
 800046c:	3001      	adds	r0, #1
 800046e:	bd10      	pop	{r4, pc}

08000470 <__aeabi_dcmplt>:
 8000470:	b510      	push	{r4, lr}
 8000472:	f002 f85b 	bl	800252c <__ledf2>
 8000476:	2800      	cmp	r0, #0
 8000478:	db01      	blt.n	800047e <__aeabi_dcmplt+0xe>
 800047a:	2000      	movs	r0, #0
 800047c:	bd10      	pop	{r4, pc}
 800047e:	2001      	movs	r0, #1
 8000480:	bd10      	pop	{r4, pc}
 8000482:	46c0      	nop			@ (mov r8, r8)

08000484 <__aeabi_dcmple>:
 8000484:	b510      	push	{r4, lr}
 8000486:	f002 f851 	bl	800252c <__ledf2>
 800048a:	2800      	cmp	r0, #0
 800048c:	dd01      	ble.n	8000492 <__aeabi_dcmple+0xe>
 800048e:	2000      	movs	r0, #0
 8000490:	bd10      	pop	{r4, pc}
 8000492:	2001      	movs	r0, #1
 8000494:	bd10      	pop	{r4, pc}
 8000496:	46c0      	nop			@ (mov r8, r8)

08000498 <__aeabi_dcmpgt>:
 8000498:	b510      	push	{r4, lr}
 800049a:	f001 ffd7 	bl	800244c <__gedf2>
 800049e:	2800      	cmp	r0, #0
 80004a0:	dc01      	bgt.n	80004a6 <__aeabi_dcmpgt+0xe>
 80004a2:	2000      	movs	r0, #0
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	2001      	movs	r0, #1
 80004a8:	bd10      	pop	{r4, pc}
 80004aa:	46c0      	nop			@ (mov r8, r8)

080004ac <__aeabi_dcmpge>:
 80004ac:	b510      	push	{r4, lr}
 80004ae:	f001 ffcd 	bl	800244c <__gedf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	da01      	bge.n	80004ba <__aeabi_dcmpge+0xe>
 80004b6:	2000      	movs	r0, #0
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	2001      	movs	r0, #1
 80004bc:	bd10      	pop	{r4, pc}
 80004be:	46c0      	nop			@ (mov r8, r8)

080004c0 <__aeabi_cfrcmple>:
 80004c0:	4684      	mov	ip, r0
 80004c2:	0008      	movs	r0, r1
 80004c4:	4661      	mov	r1, ip
 80004c6:	e7ff      	b.n	80004c8 <__aeabi_cfcmpeq>

080004c8 <__aeabi_cfcmpeq>:
 80004c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ca:	f000 fbe1 	bl	8000c90 <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	d401      	bmi.n	80004d6 <__aeabi_cfcmpeq+0xe>
 80004d2:	2100      	movs	r1, #0
 80004d4:	42c8      	cmn	r0, r1
 80004d6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d8 <__aeabi_fcmpeq>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fb69 	bl	8000bb0 <__eqsf2>
 80004de:	4240      	negs	r0, r0
 80004e0:	3001      	adds	r0, #1
 80004e2:	bd10      	pop	{r4, pc}

080004e4 <__aeabi_fcmplt>:
 80004e4:	b510      	push	{r4, lr}
 80004e6:	f000 fbd3 	bl	8000c90 <__lesf2>
 80004ea:	2800      	cmp	r0, #0
 80004ec:	db01      	blt.n	80004f2 <__aeabi_fcmplt+0xe>
 80004ee:	2000      	movs	r0, #0
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	2001      	movs	r0, #1
 80004f4:	bd10      	pop	{r4, pc}
 80004f6:	46c0      	nop			@ (mov r8, r8)

080004f8 <__aeabi_fcmple>:
 80004f8:	b510      	push	{r4, lr}
 80004fa:	f000 fbc9 	bl	8000c90 <__lesf2>
 80004fe:	2800      	cmp	r0, #0
 8000500:	dd01      	ble.n	8000506 <__aeabi_fcmple+0xe>
 8000502:	2000      	movs	r0, #0
 8000504:	bd10      	pop	{r4, pc}
 8000506:	2001      	movs	r0, #1
 8000508:	bd10      	pop	{r4, pc}
 800050a:	46c0      	nop			@ (mov r8, r8)

0800050c <__aeabi_fcmpgt>:
 800050c:	b510      	push	{r4, lr}
 800050e:	f000 fb77 	bl	8000c00 <__gesf2>
 8000512:	2800      	cmp	r0, #0
 8000514:	dc01      	bgt.n	800051a <__aeabi_fcmpgt+0xe>
 8000516:	2000      	movs	r0, #0
 8000518:	bd10      	pop	{r4, pc}
 800051a:	2001      	movs	r0, #1
 800051c:	bd10      	pop	{r4, pc}
 800051e:	46c0      	nop			@ (mov r8, r8)

08000520 <__aeabi_fcmpge>:
 8000520:	b510      	push	{r4, lr}
 8000522:	f000 fb6d 	bl	8000c00 <__gesf2>
 8000526:	2800      	cmp	r0, #0
 8000528:	da01      	bge.n	800052e <__aeabi_fcmpge+0xe>
 800052a:	2000      	movs	r0, #0
 800052c:	bd10      	pop	{r4, pc}
 800052e:	2001      	movs	r0, #1
 8000530:	bd10      	pop	{r4, pc}
 8000532:	46c0      	nop			@ (mov r8, r8)

08000534 <__aeabi_f2uiz>:
 8000534:	219e      	movs	r1, #158	@ 0x9e
 8000536:	b510      	push	{r4, lr}
 8000538:	05c9      	lsls	r1, r1, #23
 800053a:	1c04      	adds	r4, r0, #0
 800053c:	f7ff fff0 	bl	8000520 <__aeabi_fcmpge>
 8000540:	2800      	cmp	r0, #0
 8000542:	d103      	bne.n	800054c <__aeabi_f2uiz+0x18>
 8000544:	1c20      	adds	r0, r4, #0
 8000546:	f000 ffa9 	bl	800149c <__aeabi_f2iz>
 800054a:	bd10      	pop	{r4, pc}
 800054c:	219e      	movs	r1, #158	@ 0x9e
 800054e:	1c20      	adds	r0, r4, #0
 8000550:	05c9      	lsls	r1, r1, #23
 8000552:	f000 fd3f 	bl	8000fd4 <__aeabi_fsub>
 8000556:	f000 ffa1 	bl	800149c <__aeabi_f2iz>
 800055a:	2380      	movs	r3, #128	@ 0x80
 800055c:	061b      	lsls	r3, r3, #24
 800055e:	469c      	mov	ip, r3
 8000560:	4460      	add	r0, ip
 8000562:	e7f2      	b.n	800054a <__aeabi_f2uiz+0x16>

08000564 <__aeabi_d2uiz>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	2200      	movs	r2, #0
 8000568:	4b0c      	ldr	r3, [pc, #48]	@ (800059c <__aeabi_d2uiz+0x38>)
 800056a:	0004      	movs	r4, r0
 800056c:	000d      	movs	r5, r1
 800056e:	f7ff ff9d 	bl	80004ac <__aeabi_dcmpge>
 8000572:	2800      	cmp	r0, #0
 8000574:	d104      	bne.n	8000580 <__aeabi_d2uiz+0x1c>
 8000576:	0020      	movs	r0, r4
 8000578:	0029      	movs	r1, r5
 800057a:	f002 ff57 	bl	800342c <__aeabi_d2iz>
 800057e:	bd70      	pop	{r4, r5, r6, pc}
 8000580:	4b06      	ldr	r3, [pc, #24]	@ (800059c <__aeabi_d2uiz+0x38>)
 8000582:	2200      	movs	r2, #0
 8000584:	0020      	movs	r0, r4
 8000586:	0029      	movs	r1, r5
 8000588:	f002 fb24 	bl	8002bd4 <__aeabi_dsub>
 800058c:	f002 ff4e 	bl	800342c <__aeabi_d2iz>
 8000590:	2380      	movs	r3, #128	@ 0x80
 8000592:	061b      	lsls	r3, r3, #24
 8000594:	469c      	mov	ip, r3
 8000596:	4460      	add	r0, ip
 8000598:	e7f1      	b.n	800057e <__aeabi_d2uiz+0x1a>
 800059a:	46c0      	nop			@ (mov r8, r8)
 800059c:	41e00000 	.word	0x41e00000

080005a0 <__aeabi_fadd>:
 80005a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005a2:	024b      	lsls	r3, r1, #9
 80005a4:	0a5a      	lsrs	r2, r3, #9
 80005a6:	4694      	mov	ip, r2
 80005a8:	004a      	lsls	r2, r1, #1
 80005aa:	0fc9      	lsrs	r1, r1, #31
 80005ac:	46ce      	mov	lr, r9
 80005ae:	4647      	mov	r7, r8
 80005b0:	4689      	mov	r9, r1
 80005b2:	0045      	lsls	r5, r0, #1
 80005b4:	0246      	lsls	r6, r0, #9
 80005b6:	0e2d      	lsrs	r5, r5, #24
 80005b8:	0e12      	lsrs	r2, r2, #24
 80005ba:	b580      	push	{r7, lr}
 80005bc:	0999      	lsrs	r1, r3, #6
 80005be:	0a77      	lsrs	r7, r6, #9
 80005c0:	0fc4      	lsrs	r4, r0, #31
 80005c2:	09b6      	lsrs	r6, r6, #6
 80005c4:	1aab      	subs	r3, r5, r2
 80005c6:	454c      	cmp	r4, r9
 80005c8:	d020      	beq.n	800060c <__aeabi_fadd+0x6c>
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	dd0c      	ble.n	80005e8 <__aeabi_fadd+0x48>
 80005ce:	2a00      	cmp	r2, #0
 80005d0:	d134      	bne.n	800063c <__aeabi_fadd+0x9c>
 80005d2:	2900      	cmp	r1, #0
 80005d4:	d02a      	beq.n	800062c <__aeabi_fadd+0x8c>
 80005d6:	1e5a      	subs	r2, r3, #1
 80005d8:	2b01      	cmp	r3, #1
 80005da:	d100      	bne.n	80005de <__aeabi_fadd+0x3e>
 80005dc:	e08f      	b.n	80006fe <__aeabi_fadd+0x15e>
 80005de:	2bff      	cmp	r3, #255	@ 0xff
 80005e0:	d100      	bne.n	80005e4 <__aeabi_fadd+0x44>
 80005e2:	e0cd      	b.n	8000780 <__aeabi_fadd+0x1e0>
 80005e4:	0013      	movs	r3, r2
 80005e6:	e02f      	b.n	8000648 <__aeabi_fadd+0xa8>
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d060      	beq.n	80006ae <__aeabi_fadd+0x10e>
 80005ec:	1b53      	subs	r3, r2, r5
 80005ee:	2d00      	cmp	r5, #0
 80005f0:	d000      	beq.n	80005f4 <__aeabi_fadd+0x54>
 80005f2:	e0ee      	b.n	80007d2 <__aeabi_fadd+0x232>
 80005f4:	2e00      	cmp	r6, #0
 80005f6:	d100      	bne.n	80005fa <__aeabi_fadd+0x5a>
 80005f8:	e13e      	b.n	8000878 <__aeabi_fadd+0x2d8>
 80005fa:	1e5c      	subs	r4, r3, #1
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d100      	bne.n	8000602 <__aeabi_fadd+0x62>
 8000600:	e16b      	b.n	80008da <__aeabi_fadd+0x33a>
 8000602:	2bff      	cmp	r3, #255	@ 0xff
 8000604:	d100      	bne.n	8000608 <__aeabi_fadd+0x68>
 8000606:	e0b9      	b.n	800077c <__aeabi_fadd+0x1dc>
 8000608:	0023      	movs	r3, r4
 800060a:	e0e7      	b.n	80007dc <__aeabi_fadd+0x23c>
 800060c:	2b00      	cmp	r3, #0
 800060e:	dc00      	bgt.n	8000612 <__aeabi_fadd+0x72>
 8000610:	e0a4      	b.n	800075c <__aeabi_fadd+0x1bc>
 8000612:	2a00      	cmp	r2, #0
 8000614:	d069      	beq.n	80006ea <__aeabi_fadd+0x14a>
 8000616:	2dff      	cmp	r5, #255	@ 0xff
 8000618:	d100      	bne.n	800061c <__aeabi_fadd+0x7c>
 800061a:	e0b1      	b.n	8000780 <__aeabi_fadd+0x1e0>
 800061c:	2280      	movs	r2, #128	@ 0x80
 800061e:	04d2      	lsls	r2, r2, #19
 8000620:	4311      	orrs	r1, r2
 8000622:	2b1b      	cmp	r3, #27
 8000624:	dc00      	bgt.n	8000628 <__aeabi_fadd+0x88>
 8000626:	e0e9      	b.n	80007fc <__aeabi_fadd+0x25c>
 8000628:	002b      	movs	r3, r5
 800062a:	3605      	adds	r6, #5
 800062c:	08f7      	lsrs	r7, r6, #3
 800062e:	2bff      	cmp	r3, #255	@ 0xff
 8000630:	d100      	bne.n	8000634 <__aeabi_fadd+0x94>
 8000632:	e0a5      	b.n	8000780 <__aeabi_fadd+0x1e0>
 8000634:	027a      	lsls	r2, r7, #9
 8000636:	0a52      	lsrs	r2, r2, #9
 8000638:	b2d8      	uxtb	r0, r3
 800063a:	e030      	b.n	800069e <__aeabi_fadd+0xfe>
 800063c:	2dff      	cmp	r5, #255	@ 0xff
 800063e:	d100      	bne.n	8000642 <__aeabi_fadd+0xa2>
 8000640:	e09e      	b.n	8000780 <__aeabi_fadd+0x1e0>
 8000642:	2280      	movs	r2, #128	@ 0x80
 8000644:	04d2      	lsls	r2, r2, #19
 8000646:	4311      	orrs	r1, r2
 8000648:	2001      	movs	r0, #1
 800064a:	2b1b      	cmp	r3, #27
 800064c:	dc08      	bgt.n	8000660 <__aeabi_fadd+0xc0>
 800064e:	0008      	movs	r0, r1
 8000650:	2220      	movs	r2, #32
 8000652:	40d8      	lsrs	r0, r3
 8000654:	1ad3      	subs	r3, r2, r3
 8000656:	4099      	lsls	r1, r3
 8000658:	000b      	movs	r3, r1
 800065a:	1e5a      	subs	r2, r3, #1
 800065c:	4193      	sbcs	r3, r2
 800065e:	4318      	orrs	r0, r3
 8000660:	1a36      	subs	r6, r6, r0
 8000662:	0173      	lsls	r3, r6, #5
 8000664:	d400      	bmi.n	8000668 <__aeabi_fadd+0xc8>
 8000666:	e071      	b.n	800074c <__aeabi_fadd+0x1ac>
 8000668:	01b6      	lsls	r6, r6, #6
 800066a:	09b7      	lsrs	r7, r6, #6
 800066c:	0038      	movs	r0, r7
 800066e:	f003 f835 	bl	80036dc <__clzsi2>
 8000672:	003b      	movs	r3, r7
 8000674:	3805      	subs	r0, #5
 8000676:	4083      	lsls	r3, r0
 8000678:	4285      	cmp	r5, r0
 800067a:	dd4d      	ble.n	8000718 <__aeabi_fadd+0x178>
 800067c:	4eb4      	ldr	r6, [pc, #720]	@ (8000950 <__aeabi_fadd+0x3b0>)
 800067e:	1a2d      	subs	r5, r5, r0
 8000680:	401e      	ands	r6, r3
 8000682:	075a      	lsls	r2, r3, #29
 8000684:	d068      	beq.n	8000758 <__aeabi_fadd+0x1b8>
 8000686:	220f      	movs	r2, #15
 8000688:	4013      	ands	r3, r2
 800068a:	2b04      	cmp	r3, #4
 800068c:	d064      	beq.n	8000758 <__aeabi_fadd+0x1b8>
 800068e:	3604      	adds	r6, #4
 8000690:	0173      	lsls	r3, r6, #5
 8000692:	d561      	bpl.n	8000758 <__aeabi_fadd+0x1b8>
 8000694:	1c68      	adds	r0, r5, #1
 8000696:	2dfe      	cmp	r5, #254	@ 0xfe
 8000698:	d154      	bne.n	8000744 <__aeabi_fadd+0x1a4>
 800069a:	20ff      	movs	r0, #255	@ 0xff
 800069c:	2200      	movs	r2, #0
 800069e:	05c0      	lsls	r0, r0, #23
 80006a0:	4310      	orrs	r0, r2
 80006a2:	07e4      	lsls	r4, r4, #31
 80006a4:	4320      	orrs	r0, r4
 80006a6:	bcc0      	pop	{r6, r7}
 80006a8:	46b9      	mov	r9, r7
 80006aa:	46b0      	mov	r8, r6
 80006ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80006ae:	22fe      	movs	r2, #254	@ 0xfe
 80006b0:	4690      	mov	r8, r2
 80006b2:	1c68      	adds	r0, r5, #1
 80006b4:	0002      	movs	r2, r0
 80006b6:	4640      	mov	r0, r8
 80006b8:	4210      	tst	r0, r2
 80006ba:	d16b      	bne.n	8000794 <__aeabi_fadd+0x1f4>
 80006bc:	2d00      	cmp	r5, #0
 80006be:	d000      	beq.n	80006c2 <__aeabi_fadd+0x122>
 80006c0:	e0dd      	b.n	800087e <__aeabi_fadd+0x2de>
 80006c2:	2e00      	cmp	r6, #0
 80006c4:	d100      	bne.n	80006c8 <__aeabi_fadd+0x128>
 80006c6:	e102      	b.n	80008ce <__aeabi_fadd+0x32e>
 80006c8:	2900      	cmp	r1, #0
 80006ca:	d0b3      	beq.n	8000634 <__aeabi_fadd+0x94>
 80006cc:	2280      	movs	r2, #128	@ 0x80
 80006ce:	1a77      	subs	r7, r6, r1
 80006d0:	04d2      	lsls	r2, r2, #19
 80006d2:	4217      	tst	r7, r2
 80006d4:	d100      	bne.n	80006d8 <__aeabi_fadd+0x138>
 80006d6:	e136      	b.n	8000946 <__aeabi_fadd+0x3a6>
 80006d8:	464c      	mov	r4, r9
 80006da:	1b8e      	subs	r6, r1, r6
 80006dc:	d061      	beq.n	80007a2 <__aeabi_fadd+0x202>
 80006de:	2001      	movs	r0, #1
 80006e0:	4216      	tst	r6, r2
 80006e2:	d130      	bne.n	8000746 <__aeabi_fadd+0x1a6>
 80006e4:	2300      	movs	r3, #0
 80006e6:	08f7      	lsrs	r7, r6, #3
 80006e8:	e7a4      	b.n	8000634 <__aeabi_fadd+0x94>
 80006ea:	2900      	cmp	r1, #0
 80006ec:	d09e      	beq.n	800062c <__aeabi_fadd+0x8c>
 80006ee:	1e5a      	subs	r2, r3, #1
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d100      	bne.n	80006f6 <__aeabi_fadd+0x156>
 80006f4:	e0ca      	b.n	800088c <__aeabi_fadd+0x2ec>
 80006f6:	2bff      	cmp	r3, #255	@ 0xff
 80006f8:	d042      	beq.n	8000780 <__aeabi_fadd+0x1e0>
 80006fa:	0013      	movs	r3, r2
 80006fc:	e791      	b.n	8000622 <__aeabi_fadd+0x82>
 80006fe:	1a71      	subs	r1, r6, r1
 8000700:	014b      	lsls	r3, r1, #5
 8000702:	d400      	bmi.n	8000706 <__aeabi_fadd+0x166>
 8000704:	e0d1      	b.n	80008aa <__aeabi_fadd+0x30a>
 8000706:	018f      	lsls	r7, r1, #6
 8000708:	09bf      	lsrs	r7, r7, #6
 800070a:	0038      	movs	r0, r7
 800070c:	f002 ffe6 	bl	80036dc <__clzsi2>
 8000710:	003b      	movs	r3, r7
 8000712:	3805      	subs	r0, #5
 8000714:	4083      	lsls	r3, r0
 8000716:	2501      	movs	r5, #1
 8000718:	2220      	movs	r2, #32
 800071a:	1b40      	subs	r0, r0, r5
 800071c:	3001      	adds	r0, #1
 800071e:	1a12      	subs	r2, r2, r0
 8000720:	001e      	movs	r6, r3
 8000722:	4093      	lsls	r3, r2
 8000724:	40c6      	lsrs	r6, r0
 8000726:	1e5a      	subs	r2, r3, #1
 8000728:	4193      	sbcs	r3, r2
 800072a:	431e      	orrs	r6, r3
 800072c:	d039      	beq.n	80007a2 <__aeabi_fadd+0x202>
 800072e:	0773      	lsls	r3, r6, #29
 8000730:	d100      	bne.n	8000734 <__aeabi_fadd+0x194>
 8000732:	e11b      	b.n	800096c <__aeabi_fadd+0x3cc>
 8000734:	230f      	movs	r3, #15
 8000736:	2500      	movs	r5, #0
 8000738:	4033      	ands	r3, r6
 800073a:	2b04      	cmp	r3, #4
 800073c:	d1a7      	bne.n	800068e <__aeabi_fadd+0xee>
 800073e:	2001      	movs	r0, #1
 8000740:	0172      	lsls	r2, r6, #5
 8000742:	d57c      	bpl.n	800083e <__aeabi_fadd+0x29e>
 8000744:	b2c0      	uxtb	r0, r0
 8000746:	01b2      	lsls	r2, r6, #6
 8000748:	0a52      	lsrs	r2, r2, #9
 800074a:	e7a8      	b.n	800069e <__aeabi_fadd+0xfe>
 800074c:	0773      	lsls	r3, r6, #29
 800074e:	d003      	beq.n	8000758 <__aeabi_fadd+0x1b8>
 8000750:	230f      	movs	r3, #15
 8000752:	4033      	ands	r3, r6
 8000754:	2b04      	cmp	r3, #4
 8000756:	d19a      	bne.n	800068e <__aeabi_fadd+0xee>
 8000758:	002b      	movs	r3, r5
 800075a:	e767      	b.n	800062c <__aeabi_fadd+0x8c>
 800075c:	2b00      	cmp	r3, #0
 800075e:	d023      	beq.n	80007a8 <__aeabi_fadd+0x208>
 8000760:	1b53      	subs	r3, r2, r5
 8000762:	2d00      	cmp	r5, #0
 8000764:	d17b      	bne.n	800085e <__aeabi_fadd+0x2be>
 8000766:	2e00      	cmp	r6, #0
 8000768:	d100      	bne.n	800076c <__aeabi_fadd+0x1cc>
 800076a:	e086      	b.n	800087a <__aeabi_fadd+0x2da>
 800076c:	1e5d      	subs	r5, r3, #1
 800076e:	2b01      	cmp	r3, #1
 8000770:	d100      	bne.n	8000774 <__aeabi_fadd+0x1d4>
 8000772:	e08b      	b.n	800088c <__aeabi_fadd+0x2ec>
 8000774:	2bff      	cmp	r3, #255	@ 0xff
 8000776:	d002      	beq.n	800077e <__aeabi_fadd+0x1de>
 8000778:	002b      	movs	r3, r5
 800077a:	e075      	b.n	8000868 <__aeabi_fadd+0x2c8>
 800077c:	464c      	mov	r4, r9
 800077e:	4667      	mov	r7, ip
 8000780:	2f00      	cmp	r7, #0
 8000782:	d100      	bne.n	8000786 <__aeabi_fadd+0x1e6>
 8000784:	e789      	b.n	800069a <__aeabi_fadd+0xfa>
 8000786:	2280      	movs	r2, #128	@ 0x80
 8000788:	03d2      	lsls	r2, r2, #15
 800078a:	433a      	orrs	r2, r7
 800078c:	0252      	lsls	r2, r2, #9
 800078e:	20ff      	movs	r0, #255	@ 0xff
 8000790:	0a52      	lsrs	r2, r2, #9
 8000792:	e784      	b.n	800069e <__aeabi_fadd+0xfe>
 8000794:	1a77      	subs	r7, r6, r1
 8000796:	017b      	lsls	r3, r7, #5
 8000798:	d46b      	bmi.n	8000872 <__aeabi_fadd+0x2d2>
 800079a:	2f00      	cmp	r7, #0
 800079c:	d000      	beq.n	80007a0 <__aeabi_fadd+0x200>
 800079e:	e765      	b.n	800066c <__aeabi_fadd+0xcc>
 80007a0:	2400      	movs	r4, #0
 80007a2:	2000      	movs	r0, #0
 80007a4:	2200      	movs	r2, #0
 80007a6:	e77a      	b.n	800069e <__aeabi_fadd+0xfe>
 80007a8:	22fe      	movs	r2, #254	@ 0xfe
 80007aa:	1c6b      	adds	r3, r5, #1
 80007ac:	421a      	tst	r2, r3
 80007ae:	d149      	bne.n	8000844 <__aeabi_fadd+0x2a4>
 80007b0:	2d00      	cmp	r5, #0
 80007b2:	d000      	beq.n	80007b6 <__aeabi_fadd+0x216>
 80007b4:	e09f      	b.n	80008f6 <__aeabi_fadd+0x356>
 80007b6:	2e00      	cmp	r6, #0
 80007b8:	d100      	bne.n	80007bc <__aeabi_fadd+0x21c>
 80007ba:	e0ba      	b.n	8000932 <__aeabi_fadd+0x392>
 80007bc:	2900      	cmp	r1, #0
 80007be:	d100      	bne.n	80007c2 <__aeabi_fadd+0x222>
 80007c0:	e0cf      	b.n	8000962 <__aeabi_fadd+0x3c2>
 80007c2:	1872      	adds	r2, r6, r1
 80007c4:	0153      	lsls	r3, r2, #5
 80007c6:	d400      	bmi.n	80007ca <__aeabi_fadd+0x22a>
 80007c8:	e0cd      	b.n	8000966 <__aeabi_fadd+0x3c6>
 80007ca:	0192      	lsls	r2, r2, #6
 80007cc:	2001      	movs	r0, #1
 80007ce:	0a52      	lsrs	r2, r2, #9
 80007d0:	e765      	b.n	800069e <__aeabi_fadd+0xfe>
 80007d2:	2aff      	cmp	r2, #255	@ 0xff
 80007d4:	d0d2      	beq.n	800077c <__aeabi_fadd+0x1dc>
 80007d6:	2080      	movs	r0, #128	@ 0x80
 80007d8:	04c0      	lsls	r0, r0, #19
 80007da:	4306      	orrs	r6, r0
 80007dc:	2001      	movs	r0, #1
 80007de:	2b1b      	cmp	r3, #27
 80007e0:	dc08      	bgt.n	80007f4 <__aeabi_fadd+0x254>
 80007e2:	0030      	movs	r0, r6
 80007e4:	2420      	movs	r4, #32
 80007e6:	40d8      	lsrs	r0, r3
 80007e8:	1ae3      	subs	r3, r4, r3
 80007ea:	409e      	lsls	r6, r3
 80007ec:	0033      	movs	r3, r6
 80007ee:	1e5c      	subs	r4, r3, #1
 80007f0:	41a3      	sbcs	r3, r4
 80007f2:	4318      	orrs	r0, r3
 80007f4:	464c      	mov	r4, r9
 80007f6:	0015      	movs	r5, r2
 80007f8:	1a0e      	subs	r6, r1, r0
 80007fa:	e732      	b.n	8000662 <__aeabi_fadd+0xc2>
 80007fc:	0008      	movs	r0, r1
 80007fe:	2220      	movs	r2, #32
 8000800:	40d8      	lsrs	r0, r3
 8000802:	1ad3      	subs	r3, r2, r3
 8000804:	4099      	lsls	r1, r3
 8000806:	000b      	movs	r3, r1
 8000808:	1e5a      	subs	r2, r3, #1
 800080a:	4193      	sbcs	r3, r2
 800080c:	4303      	orrs	r3, r0
 800080e:	18f6      	adds	r6, r6, r3
 8000810:	0173      	lsls	r3, r6, #5
 8000812:	d59b      	bpl.n	800074c <__aeabi_fadd+0x1ac>
 8000814:	3501      	adds	r5, #1
 8000816:	2dff      	cmp	r5, #255	@ 0xff
 8000818:	d100      	bne.n	800081c <__aeabi_fadd+0x27c>
 800081a:	e73e      	b.n	800069a <__aeabi_fadd+0xfa>
 800081c:	2301      	movs	r3, #1
 800081e:	494d      	ldr	r1, [pc, #308]	@ (8000954 <__aeabi_fadd+0x3b4>)
 8000820:	0872      	lsrs	r2, r6, #1
 8000822:	4033      	ands	r3, r6
 8000824:	400a      	ands	r2, r1
 8000826:	431a      	orrs	r2, r3
 8000828:	0016      	movs	r6, r2
 800082a:	0753      	lsls	r3, r2, #29
 800082c:	d004      	beq.n	8000838 <__aeabi_fadd+0x298>
 800082e:	230f      	movs	r3, #15
 8000830:	4013      	ands	r3, r2
 8000832:	2b04      	cmp	r3, #4
 8000834:	d000      	beq.n	8000838 <__aeabi_fadd+0x298>
 8000836:	e72a      	b.n	800068e <__aeabi_fadd+0xee>
 8000838:	0173      	lsls	r3, r6, #5
 800083a:	d500      	bpl.n	800083e <__aeabi_fadd+0x29e>
 800083c:	e72a      	b.n	8000694 <__aeabi_fadd+0xf4>
 800083e:	002b      	movs	r3, r5
 8000840:	08f7      	lsrs	r7, r6, #3
 8000842:	e6f7      	b.n	8000634 <__aeabi_fadd+0x94>
 8000844:	2bff      	cmp	r3, #255	@ 0xff
 8000846:	d100      	bne.n	800084a <__aeabi_fadd+0x2aa>
 8000848:	e727      	b.n	800069a <__aeabi_fadd+0xfa>
 800084a:	1871      	adds	r1, r6, r1
 800084c:	0849      	lsrs	r1, r1, #1
 800084e:	074a      	lsls	r2, r1, #29
 8000850:	d02f      	beq.n	80008b2 <__aeabi_fadd+0x312>
 8000852:	220f      	movs	r2, #15
 8000854:	400a      	ands	r2, r1
 8000856:	2a04      	cmp	r2, #4
 8000858:	d02b      	beq.n	80008b2 <__aeabi_fadd+0x312>
 800085a:	1d0e      	adds	r6, r1, #4
 800085c:	e6e6      	b.n	800062c <__aeabi_fadd+0x8c>
 800085e:	2aff      	cmp	r2, #255	@ 0xff
 8000860:	d08d      	beq.n	800077e <__aeabi_fadd+0x1de>
 8000862:	2080      	movs	r0, #128	@ 0x80
 8000864:	04c0      	lsls	r0, r0, #19
 8000866:	4306      	orrs	r6, r0
 8000868:	2b1b      	cmp	r3, #27
 800086a:	dd24      	ble.n	80008b6 <__aeabi_fadd+0x316>
 800086c:	0013      	movs	r3, r2
 800086e:	1d4e      	adds	r6, r1, #5
 8000870:	e6dc      	b.n	800062c <__aeabi_fadd+0x8c>
 8000872:	464c      	mov	r4, r9
 8000874:	1b8f      	subs	r7, r1, r6
 8000876:	e6f9      	b.n	800066c <__aeabi_fadd+0xcc>
 8000878:	464c      	mov	r4, r9
 800087a:	000e      	movs	r6, r1
 800087c:	e6d6      	b.n	800062c <__aeabi_fadd+0x8c>
 800087e:	2e00      	cmp	r6, #0
 8000880:	d149      	bne.n	8000916 <__aeabi_fadd+0x376>
 8000882:	2900      	cmp	r1, #0
 8000884:	d068      	beq.n	8000958 <__aeabi_fadd+0x3b8>
 8000886:	4667      	mov	r7, ip
 8000888:	464c      	mov	r4, r9
 800088a:	e77c      	b.n	8000786 <__aeabi_fadd+0x1e6>
 800088c:	1870      	adds	r0, r6, r1
 800088e:	0143      	lsls	r3, r0, #5
 8000890:	d574      	bpl.n	800097c <__aeabi_fadd+0x3dc>
 8000892:	4930      	ldr	r1, [pc, #192]	@ (8000954 <__aeabi_fadd+0x3b4>)
 8000894:	0840      	lsrs	r0, r0, #1
 8000896:	4001      	ands	r1, r0
 8000898:	0743      	lsls	r3, r0, #29
 800089a:	d009      	beq.n	80008b0 <__aeabi_fadd+0x310>
 800089c:	230f      	movs	r3, #15
 800089e:	4003      	ands	r3, r0
 80008a0:	2b04      	cmp	r3, #4
 80008a2:	d005      	beq.n	80008b0 <__aeabi_fadd+0x310>
 80008a4:	2302      	movs	r3, #2
 80008a6:	1d0e      	adds	r6, r1, #4
 80008a8:	e6c0      	b.n	800062c <__aeabi_fadd+0x8c>
 80008aa:	2301      	movs	r3, #1
 80008ac:	08cf      	lsrs	r7, r1, #3
 80008ae:	e6c1      	b.n	8000634 <__aeabi_fadd+0x94>
 80008b0:	2302      	movs	r3, #2
 80008b2:	08cf      	lsrs	r7, r1, #3
 80008b4:	e6be      	b.n	8000634 <__aeabi_fadd+0x94>
 80008b6:	2520      	movs	r5, #32
 80008b8:	0030      	movs	r0, r6
 80008ba:	40d8      	lsrs	r0, r3
 80008bc:	1aeb      	subs	r3, r5, r3
 80008be:	409e      	lsls	r6, r3
 80008c0:	0033      	movs	r3, r6
 80008c2:	1e5d      	subs	r5, r3, #1
 80008c4:	41ab      	sbcs	r3, r5
 80008c6:	4303      	orrs	r3, r0
 80008c8:	0015      	movs	r5, r2
 80008ca:	185e      	adds	r6, r3, r1
 80008cc:	e7a0      	b.n	8000810 <__aeabi_fadd+0x270>
 80008ce:	2900      	cmp	r1, #0
 80008d0:	d100      	bne.n	80008d4 <__aeabi_fadd+0x334>
 80008d2:	e765      	b.n	80007a0 <__aeabi_fadd+0x200>
 80008d4:	464c      	mov	r4, r9
 80008d6:	4667      	mov	r7, ip
 80008d8:	e6ac      	b.n	8000634 <__aeabi_fadd+0x94>
 80008da:	1b8f      	subs	r7, r1, r6
 80008dc:	017b      	lsls	r3, r7, #5
 80008de:	d52e      	bpl.n	800093e <__aeabi_fadd+0x39e>
 80008e0:	01bf      	lsls	r7, r7, #6
 80008e2:	09bf      	lsrs	r7, r7, #6
 80008e4:	0038      	movs	r0, r7
 80008e6:	f002 fef9 	bl	80036dc <__clzsi2>
 80008ea:	003b      	movs	r3, r7
 80008ec:	3805      	subs	r0, #5
 80008ee:	4083      	lsls	r3, r0
 80008f0:	464c      	mov	r4, r9
 80008f2:	3501      	adds	r5, #1
 80008f4:	e710      	b.n	8000718 <__aeabi_fadd+0x178>
 80008f6:	2e00      	cmp	r6, #0
 80008f8:	d100      	bne.n	80008fc <__aeabi_fadd+0x35c>
 80008fa:	e740      	b.n	800077e <__aeabi_fadd+0x1de>
 80008fc:	2900      	cmp	r1, #0
 80008fe:	d100      	bne.n	8000902 <__aeabi_fadd+0x362>
 8000900:	e741      	b.n	8000786 <__aeabi_fadd+0x1e6>
 8000902:	2380      	movs	r3, #128	@ 0x80
 8000904:	03db      	lsls	r3, r3, #15
 8000906:	429f      	cmp	r7, r3
 8000908:	d200      	bcs.n	800090c <__aeabi_fadd+0x36c>
 800090a:	e73c      	b.n	8000786 <__aeabi_fadd+0x1e6>
 800090c:	459c      	cmp	ip, r3
 800090e:	d300      	bcc.n	8000912 <__aeabi_fadd+0x372>
 8000910:	e739      	b.n	8000786 <__aeabi_fadd+0x1e6>
 8000912:	4667      	mov	r7, ip
 8000914:	e737      	b.n	8000786 <__aeabi_fadd+0x1e6>
 8000916:	2900      	cmp	r1, #0
 8000918:	d100      	bne.n	800091c <__aeabi_fadd+0x37c>
 800091a:	e734      	b.n	8000786 <__aeabi_fadd+0x1e6>
 800091c:	2380      	movs	r3, #128	@ 0x80
 800091e:	03db      	lsls	r3, r3, #15
 8000920:	429f      	cmp	r7, r3
 8000922:	d200      	bcs.n	8000926 <__aeabi_fadd+0x386>
 8000924:	e72f      	b.n	8000786 <__aeabi_fadd+0x1e6>
 8000926:	459c      	cmp	ip, r3
 8000928:	d300      	bcc.n	800092c <__aeabi_fadd+0x38c>
 800092a:	e72c      	b.n	8000786 <__aeabi_fadd+0x1e6>
 800092c:	464c      	mov	r4, r9
 800092e:	4667      	mov	r7, ip
 8000930:	e729      	b.n	8000786 <__aeabi_fadd+0x1e6>
 8000932:	2900      	cmp	r1, #0
 8000934:	d100      	bne.n	8000938 <__aeabi_fadd+0x398>
 8000936:	e734      	b.n	80007a2 <__aeabi_fadd+0x202>
 8000938:	2300      	movs	r3, #0
 800093a:	08cf      	lsrs	r7, r1, #3
 800093c:	e67a      	b.n	8000634 <__aeabi_fadd+0x94>
 800093e:	464c      	mov	r4, r9
 8000940:	2301      	movs	r3, #1
 8000942:	08ff      	lsrs	r7, r7, #3
 8000944:	e676      	b.n	8000634 <__aeabi_fadd+0x94>
 8000946:	2f00      	cmp	r7, #0
 8000948:	d100      	bne.n	800094c <__aeabi_fadd+0x3ac>
 800094a:	e729      	b.n	80007a0 <__aeabi_fadd+0x200>
 800094c:	08ff      	lsrs	r7, r7, #3
 800094e:	e671      	b.n	8000634 <__aeabi_fadd+0x94>
 8000950:	fbffffff 	.word	0xfbffffff
 8000954:	7dffffff 	.word	0x7dffffff
 8000958:	2280      	movs	r2, #128	@ 0x80
 800095a:	2400      	movs	r4, #0
 800095c:	20ff      	movs	r0, #255	@ 0xff
 800095e:	03d2      	lsls	r2, r2, #15
 8000960:	e69d      	b.n	800069e <__aeabi_fadd+0xfe>
 8000962:	2300      	movs	r3, #0
 8000964:	e666      	b.n	8000634 <__aeabi_fadd+0x94>
 8000966:	2300      	movs	r3, #0
 8000968:	08d7      	lsrs	r7, r2, #3
 800096a:	e663      	b.n	8000634 <__aeabi_fadd+0x94>
 800096c:	2001      	movs	r0, #1
 800096e:	0172      	lsls	r2, r6, #5
 8000970:	d500      	bpl.n	8000974 <__aeabi_fadd+0x3d4>
 8000972:	e6e7      	b.n	8000744 <__aeabi_fadd+0x1a4>
 8000974:	0031      	movs	r1, r6
 8000976:	2300      	movs	r3, #0
 8000978:	08cf      	lsrs	r7, r1, #3
 800097a:	e65b      	b.n	8000634 <__aeabi_fadd+0x94>
 800097c:	2301      	movs	r3, #1
 800097e:	08c7      	lsrs	r7, r0, #3
 8000980:	e658      	b.n	8000634 <__aeabi_fadd+0x94>
 8000982:	46c0      	nop			@ (mov r8, r8)

08000984 <__aeabi_fdiv>:
 8000984:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000986:	4646      	mov	r6, r8
 8000988:	464f      	mov	r7, r9
 800098a:	46d6      	mov	lr, sl
 800098c:	0245      	lsls	r5, r0, #9
 800098e:	b5c0      	push	{r6, r7, lr}
 8000990:	0fc3      	lsrs	r3, r0, #31
 8000992:	0047      	lsls	r7, r0, #1
 8000994:	4698      	mov	r8, r3
 8000996:	1c0e      	adds	r6, r1, #0
 8000998:	0a6d      	lsrs	r5, r5, #9
 800099a:	0e3f      	lsrs	r7, r7, #24
 800099c:	d05b      	beq.n	8000a56 <__aeabi_fdiv+0xd2>
 800099e:	2fff      	cmp	r7, #255	@ 0xff
 80009a0:	d021      	beq.n	80009e6 <__aeabi_fdiv+0x62>
 80009a2:	2380      	movs	r3, #128	@ 0x80
 80009a4:	00ed      	lsls	r5, r5, #3
 80009a6:	04db      	lsls	r3, r3, #19
 80009a8:	431d      	orrs	r5, r3
 80009aa:	2300      	movs	r3, #0
 80009ac:	4699      	mov	r9, r3
 80009ae:	469a      	mov	sl, r3
 80009b0:	3f7f      	subs	r7, #127	@ 0x7f
 80009b2:	0274      	lsls	r4, r6, #9
 80009b4:	0073      	lsls	r3, r6, #1
 80009b6:	0a64      	lsrs	r4, r4, #9
 80009b8:	0e1b      	lsrs	r3, r3, #24
 80009ba:	0ff6      	lsrs	r6, r6, #31
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d020      	beq.n	8000a02 <__aeabi_fdiv+0x7e>
 80009c0:	2bff      	cmp	r3, #255	@ 0xff
 80009c2:	d043      	beq.n	8000a4c <__aeabi_fdiv+0xc8>
 80009c4:	2280      	movs	r2, #128	@ 0x80
 80009c6:	2000      	movs	r0, #0
 80009c8:	00e4      	lsls	r4, r4, #3
 80009ca:	04d2      	lsls	r2, r2, #19
 80009cc:	4314      	orrs	r4, r2
 80009ce:	3b7f      	subs	r3, #127	@ 0x7f
 80009d0:	4642      	mov	r2, r8
 80009d2:	1aff      	subs	r7, r7, r3
 80009d4:	464b      	mov	r3, r9
 80009d6:	4072      	eors	r2, r6
 80009d8:	2b0f      	cmp	r3, #15
 80009da:	d900      	bls.n	80009de <__aeabi_fdiv+0x5a>
 80009dc:	e09d      	b.n	8000b1a <__aeabi_fdiv+0x196>
 80009de:	4971      	ldr	r1, [pc, #452]	@ (8000ba4 <__aeabi_fdiv+0x220>)
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	58cb      	ldr	r3, [r1, r3]
 80009e4:	469f      	mov	pc, r3
 80009e6:	2d00      	cmp	r5, #0
 80009e8:	d15a      	bne.n	8000aa0 <__aeabi_fdiv+0x11c>
 80009ea:	2308      	movs	r3, #8
 80009ec:	4699      	mov	r9, r3
 80009ee:	3b06      	subs	r3, #6
 80009f0:	0274      	lsls	r4, r6, #9
 80009f2:	469a      	mov	sl, r3
 80009f4:	0073      	lsls	r3, r6, #1
 80009f6:	27ff      	movs	r7, #255	@ 0xff
 80009f8:	0a64      	lsrs	r4, r4, #9
 80009fa:	0e1b      	lsrs	r3, r3, #24
 80009fc:	0ff6      	lsrs	r6, r6, #31
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d1de      	bne.n	80009c0 <__aeabi_fdiv+0x3c>
 8000a02:	2c00      	cmp	r4, #0
 8000a04:	d13b      	bne.n	8000a7e <__aeabi_fdiv+0xfa>
 8000a06:	2301      	movs	r3, #1
 8000a08:	4642      	mov	r2, r8
 8000a0a:	4649      	mov	r1, r9
 8000a0c:	4072      	eors	r2, r6
 8000a0e:	4319      	orrs	r1, r3
 8000a10:	290e      	cmp	r1, #14
 8000a12:	d818      	bhi.n	8000a46 <__aeabi_fdiv+0xc2>
 8000a14:	4864      	ldr	r0, [pc, #400]	@ (8000ba8 <__aeabi_fdiv+0x224>)
 8000a16:	0089      	lsls	r1, r1, #2
 8000a18:	5841      	ldr	r1, [r0, r1]
 8000a1a:	468f      	mov	pc, r1
 8000a1c:	4653      	mov	r3, sl
 8000a1e:	2b02      	cmp	r3, #2
 8000a20:	d100      	bne.n	8000a24 <__aeabi_fdiv+0xa0>
 8000a22:	e0b8      	b.n	8000b96 <__aeabi_fdiv+0x212>
 8000a24:	2b03      	cmp	r3, #3
 8000a26:	d06e      	beq.n	8000b06 <__aeabi_fdiv+0x182>
 8000a28:	4642      	mov	r2, r8
 8000a2a:	002c      	movs	r4, r5
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	d140      	bne.n	8000ab2 <__aeabi_fdiv+0x12e>
 8000a30:	2000      	movs	r0, #0
 8000a32:	2400      	movs	r4, #0
 8000a34:	05c0      	lsls	r0, r0, #23
 8000a36:	4320      	orrs	r0, r4
 8000a38:	07d2      	lsls	r2, r2, #31
 8000a3a:	4310      	orrs	r0, r2
 8000a3c:	bce0      	pop	{r5, r6, r7}
 8000a3e:	46ba      	mov	sl, r7
 8000a40:	46b1      	mov	r9, r6
 8000a42:	46a8      	mov	r8, r5
 8000a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a46:	20ff      	movs	r0, #255	@ 0xff
 8000a48:	2400      	movs	r4, #0
 8000a4a:	e7f3      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000a4c:	2c00      	cmp	r4, #0
 8000a4e:	d120      	bne.n	8000a92 <__aeabi_fdiv+0x10e>
 8000a50:	2302      	movs	r3, #2
 8000a52:	3fff      	subs	r7, #255	@ 0xff
 8000a54:	e7d8      	b.n	8000a08 <__aeabi_fdiv+0x84>
 8000a56:	2d00      	cmp	r5, #0
 8000a58:	d105      	bne.n	8000a66 <__aeabi_fdiv+0xe2>
 8000a5a:	2304      	movs	r3, #4
 8000a5c:	4699      	mov	r9, r3
 8000a5e:	3b03      	subs	r3, #3
 8000a60:	2700      	movs	r7, #0
 8000a62:	469a      	mov	sl, r3
 8000a64:	e7a5      	b.n	80009b2 <__aeabi_fdiv+0x2e>
 8000a66:	0028      	movs	r0, r5
 8000a68:	f002 fe38 	bl	80036dc <__clzsi2>
 8000a6c:	2776      	movs	r7, #118	@ 0x76
 8000a6e:	1f43      	subs	r3, r0, #5
 8000a70:	409d      	lsls	r5, r3
 8000a72:	2300      	movs	r3, #0
 8000a74:	427f      	negs	r7, r7
 8000a76:	4699      	mov	r9, r3
 8000a78:	469a      	mov	sl, r3
 8000a7a:	1a3f      	subs	r7, r7, r0
 8000a7c:	e799      	b.n	80009b2 <__aeabi_fdiv+0x2e>
 8000a7e:	0020      	movs	r0, r4
 8000a80:	f002 fe2c 	bl	80036dc <__clzsi2>
 8000a84:	1f43      	subs	r3, r0, #5
 8000a86:	409c      	lsls	r4, r3
 8000a88:	2376      	movs	r3, #118	@ 0x76
 8000a8a:	425b      	negs	r3, r3
 8000a8c:	1a1b      	subs	r3, r3, r0
 8000a8e:	2000      	movs	r0, #0
 8000a90:	e79e      	b.n	80009d0 <__aeabi_fdiv+0x4c>
 8000a92:	2303      	movs	r3, #3
 8000a94:	464a      	mov	r2, r9
 8000a96:	431a      	orrs	r2, r3
 8000a98:	4691      	mov	r9, r2
 8000a9a:	2003      	movs	r0, #3
 8000a9c:	33fc      	adds	r3, #252	@ 0xfc
 8000a9e:	e797      	b.n	80009d0 <__aeabi_fdiv+0x4c>
 8000aa0:	230c      	movs	r3, #12
 8000aa2:	4699      	mov	r9, r3
 8000aa4:	3b09      	subs	r3, #9
 8000aa6:	27ff      	movs	r7, #255	@ 0xff
 8000aa8:	469a      	mov	sl, r3
 8000aaa:	e782      	b.n	80009b2 <__aeabi_fdiv+0x2e>
 8000aac:	2803      	cmp	r0, #3
 8000aae:	d02c      	beq.n	8000b0a <__aeabi_fdiv+0x186>
 8000ab0:	0032      	movs	r2, r6
 8000ab2:	0038      	movs	r0, r7
 8000ab4:	307f      	adds	r0, #127	@ 0x7f
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	dd47      	ble.n	8000b4a <__aeabi_fdiv+0x1c6>
 8000aba:	0763      	lsls	r3, r4, #29
 8000abc:	d004      	beq.n	8000ac8 <__aeabi_fdiv+0x144>
 8000abe:	230f      	movs	r3, #15
 8000ac0:	4023      	ands	r3, r4
 8000ac2:	2b04      	cmp	r3, #4
 8000ac4:	d000      	beq.n	8000ac8 <__aeabi_fdiv+0x144>
 8000ac6:	3404      	adds	r4, #4
 8000ac8:	0123      	lsls	r3, r4, #4
 8000aca:	d503      	bpl.n	8000ad4 <__aeabi_fdiv+0x150>
 8000acc:	0038      	movs	r0, r7
 8000ace:	4b37      	ldr	r3, [pc, #220]	@ (8000bac <__aeabi_fdiv+0x228>)
 8000ad0:	3080      	adds	r0, #128	@ 0x80
 8000ad2:	401c      	ands	r4, r3
 8000ad4:	28fe      	cmp	r0, #254	@ 0xfe
 8000ad6:	dcb6      	bgt.n	8000a46 <__aeabi_fdiv+0xc2>
 8000ad8:	01a4      	lsls	r4, r4, #6
 8000ada:	0a64      	lsrs	r4, r4, #9
 8000adc:	b2c0      	uxtb	r0, r0
 8000ade:	e7a9      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000ae0:	2480      	movs	r4, #128	@ 0x80
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	20ff      	movs	r0, #255	@ 0xff
 8000ae6:	03e4      	lsls	r4, r4, #15
 8000ae8:	e7a4      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000aea:	2380      	movs	r3, #128	@ 0x80
 8000aec:	03db      	lsls	r3, r3, #15
 8000aee:	421d      	tst	r5, r3
 8000af0:	d001      	beq.n	8000af6 <__aeabi_fdiv+0x172>
 8000af2:	421c      	tst	r4, r3
 8000af4:	d00b      	beq.n	8000b0e <__aeabi_fdiv+0x18a>
 8000af6:	2480      	movs	r4, #128	@ 0x80
 8000af8:	03e4      	lsls	r4, r4, #15
 8000afa:	432c      	orrs	r4, r5
 8000afc:	0264      	lsls	r4, r4, #9
 8000afe:	4642      	mov	r2, r8
 8000b00:	20ff      	movs	r0, #255	@ 0xff
 8000b02:	0a64      	lsrs	r4, r4, #9
 8000b04:	e796      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000b06:	4646      	mov	r6, r8
 8000b08:	002c      	movs	r4, r5
 8000b0a:	2380      	movs	r3, #128	@ 0x80
 8000b0c:	03db      	lsls	r3, r3, #15
 8000b0e:	431c      	orrs	r4, r3
 8000b10:	0264      	lsls	r4, r4, #9
 8000b12:	0032      	movs	r2, r6
 8000b14:	20ff      	movs	r0, #255	@ 0xff
 8000b16:	0a64      	lsrs	r4, r4, #9
 8000b18:	e78c      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000b1a:	016d      	lsls	r5, r5, #5
 8000b1c:	0160      	lsls	r0, r4, #5
 8000b1e:	4285      	cmp	r5, r0
 8000b20:	d22d      	bcs.n	8000b7e <__aeabi_fdiv+0x1fa>
 8000b22:	231b      	movs	r3, #27
 8000b24:	2400      	movs	r4, #0
 8000b26:	3f01      	subs	r7, #1
 8000b28:	2601      	movs	r6, #1
 8000b2a:	0029      	movs	r1, r5
 8000b2c:	0064      	lsls	r4, r4, #1
 8000b2e:	006d      	lsls	r5, r5, #1
 8000b30:	2900      	cmp	r1, #0
 8000b32:	db01      	blt.n	8000b38 <__aeabi_fdiv+0x1b4>
 8000b34:	4285      	cmp	r5, r0
 8000b36:	d301      	bcc.n	8000b3c <__aeabi_fdiv+0x1b8>
 8000b38:	1a2d      	subs	r5, r5, r0
 8000b3a:	4334      	orrs	r4, r6
 8000b3c:	3b01      	subs	r3, #1
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d1f3      	bne.n	8000b2a <__aeabi_fdiv+0x1a6>
 8000b42:	1e6b      	subs	r3, r5, #1
 8000b44:	419d      	sbcs	r5, r3
 8000b46:	432c      	orrs	r4, r5
 8000b48:	e7b3      	b.n	8000ab2 <__aeabi_fdiv+0x12e>
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	1a1b      	subs	r3, r3, r0
 8000b4e:	2b1b      	cmp	r3, #27
 8000b50:	dd00      	ble.n	8000b54 <__aeabi_fdiv+0x1d0>
 8000b52:	e76d      	b.n	8000a30 <__aeabi_fdiv+0xac>
 8000b54:	0021      	movs	r1, r4
 8000b56:	379e      	adds	r7, #158	@ 0x9e
 8000b58:	40d9      	lsrs	r1, r3
 8000b5a:	40bc      	lsls	r4, r7
 8000b5c:	000b      	movs	r3, r1
 8000b5e:	1e61      	subs	r1, r4, #1
 8000b60:	418c      	sbcs	r4, r1
 8000b62:	4323      	orrs	r3, r4
 8000b64:	0759      	lsls	r1, r3, #29
 8000b66:	d004      	beq.n	8000b72 <__aeabi_fdiv+0x1ee>
 8000b68:	210f      	movs	r1, #15
 8000b6a:	4019      	ands	r1, r3
 8000b6c:	2904      	cmp	r1, #4
 8000b6e:	d000      	beq.n	8000b72 <__aeabi_fdiv+0x1ee>
 8000b70:	3304      	adds	r3, #4
 8000b72:	0159      	lsls	r1, r3, #5
 8000b74:	d413      	bmi.n	8000b9e <__aeabi_fdiv+0x21a>
 8000b76:	019b      	lsls	r3, r3, #6
 8000b78:	2000      	movs	r0, #0
 8000b7a:	0a5c      	lsrs	r4, r3, #9
 8000b7c:	e75a      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000b7e:	231a      	movs	r3, #26
 8000b80:	2401      	movs	r4, #1
 8000b82:	1a2d      	subs	r5, r5, r0
 8000b84:	e7d0      	b.n	8000b28 <__aeabi_fdiv+0x1a4>
 8000b86:	1e98      	subs	r0, r3, #2
 8000b88:	4243      	negs	r3, r0
 8000b8a:	4158      	adcs	r0, r3
 8000b8c:	4240      	negs	r0, r0
 8000b8e:	0032      	movs	r2, r6
 8000b90:	2400      	movs	r4, #0
 8000b92:	b2c0      	uxtb	r0, r0
 8000b94:	e74e      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000b96:	4642      	mov	r2, r8
 8000b98:	20ff      	movs	r0, #255	@ 0xff
 8000b9a:	2400      	movs	r4, #0
 8000b9c:	e74a      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000b9e:	2001      	movs	r0, #1
 8000ba0:	2400      	movs	r4, #0
 8000ba2:	e747      	b.n	8000a34 <__aeabi_fdiv+0xb0>
 8000ba4:	0800c8b8 	.word	0x0800c8b8
 8000ba8:	0800c8f8 	.word	0x0800c8f8
 8000bac:	f7ffffff 	.word	0xf7ffffff

08000bb0 <__eqsf2>:
 8000bb0:	b570      	push	{r4, r5, r6, lr}
 8000bb2:	0042      	lsls	r2, r0, #1
 8000bb4:	024e      	lsls	r6, r1, #9
 8000bb6:	004c      	lsls	r4, r1, #1
 8000bb8:	0245      	lsls	r5, r0, #9
 8000bba:	0a6d      	lsrs	r5, r5, #9
 8000bbc:	0e12      	lsrs	r2, r2, #24
 8000bbe:	0fc3      	lsrs	r3, r0, #31
 8000bc0:	0a76      	lsrs	r6, r6, #9
 8000bc2:	0e24      	lsrs	r4, r4, #24
 8000bc4:	0fc9      	lsrs	r1, r1, #31
 8000bc6:	2aff      	cmp	r2, #255	@ 0xff
 8000bc8:	d010      	beq.n	8000bec <__eqsf2+0x3c>
 8000bca:	2cff      	cmp	r4, #255	@ 0xff
 8000bcc:	d00c      	beq.n	8000be8 <__eqsf2+0x38>
 8000bce:	2001      	movs	r0, #1
 8000bd0:	42a2      	cmp	r2, r4
 8000bd2:	d10a      	bne.n	8000bea <__eqsf2+0x3a>
 8000bd4:	42b5      	cmp	r5, r6
 8000bd6:	d108      	bne.n	8000bea <__eqsf2+0x3a>
 8000bd8:	428b      	cmp	r3, r1
 8000bda:	d00f      	beq.n	8000bfc <__eqsf2+0x4c>
 8000bdc:	2a00      	cmp	r2, #0
 8000bde:	d104      	bne.n	8000bea <__eqsf2+0x3a>
 8000be0:	0028      	movs	r0, r5
 8000be2:	1e43      	subs	r3, r0, #1
 8000be4:	4198      	sbcs	r0, r3
 8000be6:	e000      	b.n	8000bea <__eqsf2+0x3a>
 8000be8:	2001      	movs	r0, #1
 8000bea:	bd70      	pop	{r4, r5, r6, pc}
 8000bec:	2001      	movs	r0, #1
 8000bee:	2cff      	cmp	r4, #255	@ 0xff
 8000bf0:	d1fb      	bne.n	8000bea <__eqsf2+0x3a>
 8000bf2:	4335      	orrs	r5, r6
 8000bf4:	d1f9      	bne.n	8000bea <__eqsf2+0x3a>
 8000bf6:	404b      	eors	r3, r1
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	e7f6      	b.n	8000bea <__eqsf2+0x3a>
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	e7f4      	b.n	8000bea <__eqsf2+0x3a>

08000c00 <__gesf2>:
 8000c00:	b530      	push	{r4, r5, lr}
 8000c02:	0042      	lsls	r2, r0, #1
 8000c04:	0244      	lsls	r4, r0, #9
 8000c06:	024d      	lsls	r5, r1, #9
 8000c08:	0fc3      	lsrs	r3, r0, #31
 8000c0a:	0048      	lsls	r0, r1, #1
 8000c0c:	0a64      	lsrs	r4, r4, #9
 8000c0e:	0e12      	lsrs	r2, r2, #24
 8000c10:	0a6d      	lsrs	r5, r5, #9
 8000c12:	0e00      	lsrs	r0, r0, #24
 8000c14:	0fc9      	lsrs	r1, r1, #31
 8000c16:	2aff      	cmp	r2, #255	@ 0xff
 8000c18:	d018      	beq.n	8000c4c <__gesf2+0x4c>
 8000c1a:	28ff      	cmp	r0, #255	@ 0xff
 8000c1c:	d00a      	beq.n	8000c34 <__gesf2+0x34>
 8000c1e:	2a00      	cmp	r2, #0
 8000c20:	d11e      	bne.n	8000c60 <__gesf2+0x60>
 8000c22:	2800      	cmp	r0, #0
 8000c24:	d10a      	bne.n	8000c3c <__gesf2+0x3c>
 8000c26:	2d00      	cmp	r5, #0
 8000c28:	d029      	beq.n	8000c7e <__gesf2+0x7e>
 8000c2a:	2c00      	cmp	r4, #0
 8000c2c:	d12d      	bne.n	8000c8a <__gesf2+0x8a>
 8000c2e:	0048      	lsls	r0, r1, #1
 8000c30:	3801      	subs	r0, #1
 8000c32:	bd30      	pop	{r4, r5, pc}
 8000c34:	2d00      	cmp	r5, #0
 8000c36:	d125      	bne.n	8000c84 <__gesf2+0x84>
 8000c38:	2a00      	cmp	r2, #0
 8000c3a:	d101      	bne.n	8000c40 <__gesf2+0x40>
 8000c3c:	2c00      	cmp	r4, #0
 8000c3e:	d0f6      	beq.n	8000c2e <__gesf2+0x2e>
 8000c40:	428b      	cmp	r3, r1
 8000c42:	d019      	beq.n	8000c78 <__gesf2+0x78>
 8000c44:	2001      	movs	r0, #1
 8000c46:	425b      	negs	r3, r3
 8000c48:	4318      	orrs	r0, r3
 8000c4a:	e7f2      	b.n	8000c32 <__gesf2+0x32>
 8000c4c:	2c00      	cmp	r4, #0
 8000c4e:	d119      	bne.n	8000c84 <__gesf2+0x84>
 8000c50:	28ff      	cmp	r0, #255	@ 0xff
 8000c52:	d1f7      	bne.n	8000c44 <__gesf2+0x44>
 8000c54:	2d00      	cmp	r5, #0
 8000c56:	d115      	bne.n	8000c84 <__gesf2+0x84>
 8000c58:	2000      	movs	r0, #0
 8000c5a:	428b      	cmp	r3, r1
 8000c5c:	d1f2      	bne.n	8000c44 <__gesf2+0x44>
 8000c5e:	e7e8      	b.n	8000c32 <__gesf2+0x32>
 8000c60:	2800      	cmp	r0, #0
 8000c62:	d0ef      	beq.n	8000c44 <__gesf2+0x44>
 8000c64:	428b      	cmp	r3, r1
 8000c66:	d1ed      	bne.n	8000c44 <__gesf2+0x44>
 8000c68:	4282      	cmp	r2, r0
 8000c6a:	dceb      	bgt.n	8000c44 <__gesf2+0x44>
 8000c6c:	db04      	blt.n	8000c78 <__gesf2+0x78>
 8000c6e:	42ac      	cmp	r4, r5
 8000c70:	d8e8      	bhi.n	8000c44 <__gesf2+0x44>
 8000c72:	2000      	movs	r0, #0
 8000c74:	42ac      	cmp	r4, r5
 8000c76:	d2dc      	bcs.n	8000c32 <__gesf2+0x32>
 8000c78:	0058      	lsls	r0, r3, #1
 8000c7a:	3801      	subs	r0, #1
 8000c7c:	e7d9      	b.n	8000c32 <__gesf2+0x32>
 8000c7e:	2c00      	cmp	r4, #0
 8000c80:	d0d7      	beq.n	8000c32 <__gesf2+0x32>
 8000c82:	e7df      	b.n	8000c44 <__gesf2+0x44>
 8000c84:	2002      	movs	r0, #2
 8000c86:	4240      	negs	r0, r0
 8000c88:	e7d3      	b.n	8000c32 <__gesf2+0x32>
 8000c8a:	428b      	cmp	r3, r1
 8000c8c:	d1da      	bne.n	8000c44 <__gesf2+0x44>
 8000c8e:	e7ee      	b.n	8000c6e <__gesf2+0x6e>

08000c90 <__lesf2>:
 8000c90:	b530      	push	{r4, r5, lr}
 8000c92:	0042      	lsls	r2, r0, #1
 8000c94:	0244      	lsls	r4, r0, #9
 8000c96:	024d      	lsls	r5, r1, #9
 8000c98:	0fc3      	lsrs	r3, r0, #31
 8000c9a:	0048      	lsls	r0, r1, #1
 8000c9c:	0a64      	lsrs	r4, r4, #9
 8000c9e:	0e12      	lsrs	r2, r2, #24
 8000ca0:	0a6d      	lsrs	r5, r5, #9
 8000ca2:	0e00      	lsrs	r0, r0, #24
 8000ca4:	0fc9      	lsrs	r1, r1, #31
 8000ca6:	2aff      	cmp	r2, #255	@ 0xff
 8000ca8:	d017      	beq.n	8000cda <__lesf2+0x4a>
 8000caa:	28ff      	cmp	r0, #255	@ 0xff
 8000cac:	d00a      	beq.n	8000cc4 <__lesf2+0x34>
 8000cae:	2a00      	cmp	r2, #0
 8000cb0:	d11b      	bne.n	8000cea <__lesf2+0x5a>
 8000cb2:	2800      	cmp	r0, #0
 8000cb4:	d10a      	bne.n	8000ccc <__lesf2+0x3c>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d01d      	beq.n	8000cf6 <__lesf2+0x66>
 8000cba:	2c00      	cmp	r4, #0
 8000cbc:	d12d      	bne.n	8000d1a <__lesf2+0x8a>
 8000cbe:	0048      	lsls	r0, r1, #1
 8000cc0:	3801      	subs	r0, #1
 8000cc2:	e011      	b.n	8000ce8 <__lesf2+0x58>
 8000cc4:	2d00      	cmp	r5, #0
 8000cc6:	d10e      	bne.n	8000ce6 <__lesf2+0x56>
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	d101      	bne.n	8000cd0 <__lesf2+0x40>
 8000ccc:	2c00      	cmp	r4, #0
 8000cce:	d0f6      	beq.n	8000cbe <__lesf2+0x2e>
 8000cd0:	428b      	cmp	r3, r1
 8000cd2:	d10c      	bne.n	8000cee <__lesf2+0x5e>
 8000cd4:	0058      	lsls	r0, r3, #1
 8000cd6:	3801      	subs	r0, #1
 8000cd8:	e006      	b.n	8000ce8 <__lesf2+0x58>
 8000cda:	2c00      	cmp	r4, #0
 8000cdc:	d103      	bne.n	8000ce6 <__lesf2+0x56>
 8000cde:	28ff      	cmp	r0, #255	@ 0xff
 8000ce0:	d105      	bne.n	8000cee <__lesf2+0x5e>
 8000ce2:	2d00      	cmp	r5, #0
 8000ce4:	d015      	beq.n	8000d12 <__lesf2+0x82>
 8000ce6:	2002      	movs	r0, #2
 8000ce8:	bd30      	pop	{r4, r5, pc}
 8000cea:	2800      	cmp	r0, #0
 8000cec:	d106      	bne.n	8000cfc <__lesf2+0x6c>
 8000cee:	2001      	movs	r0, #1
 8000cf0:	425b      	negs	r3, r3
 8000cf2:	4318      	orrs	r0, r3
 8000cf4:	e7f8      	b.n	8000ce8 <__lesf2+0x58>
 8000cf6:	2c00      	cmp	r4, #0
 8000cf8:	d0f6      	beq.n	8000ce8 <__lesf2+0x58>
 8000cfa:	e7f8      	b.n	8000cee <__lesf2+0x5e>
 8000cfc:	428b      	cmp	r3, r1
 8000cfe:	d1f6      	bne.n	8000cee <__lesf2+0x5e>
 8000d00:	4282      	cmp	r2, r0
 8000d02:	dcf4      	bgt.n	8000cee <__lesf2+0x5e>
 8000d04:	dbe6      	blt.n	8000cd4 <__lesf2+0x44>
 8000d06:	42ac      	cmp	r4, r5
 8000d08:	d8f1      	bhi.n	8000cee <__lesf2+0x5e>
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	42ac      	cmp	r4, r5
 8000d0e:	d2eb      	bcs.n	8000ce8 <__lesf2+0x58>
 8000d10:	e7e0      	b.n	8000cd4 <__lesf2+0x44>
 8000d12:	2000      	movs	r0, #0
 8000d14:	428b      	cmp	r3, r1
 8000d16:	d1ea      	bne.n	8000cee <__lesf2+0x5e>
 8000d18:	e7e6      	b.n	8000ce8 <__lesf2+0x58>
 8000d1a:	428b      	cmp	r3, r1
 8000d1c:	d1e7      	bne.n	8000cee <__lesf2+0x5e>
 8000d1e:	e7f2      	b.n	8000d06 <__lesf2+0x76>

08000d20 <__aeabi_fmul>:
 8000d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d22:	464f      	mov	r7, r9
 8000d24:	4646      	mov	r6, r8
 8000d26:	46d6      	mov	lr, sl
 8000d28:	0044      	lsls	r4, r0, #1
 8000d2a:	b5c0      	push	{r6, r7, lr}
 8000d2c:	0246      	lsls	r6, r0, #9
 8000d2e:	1c0f      	adds	r7, r1, #0
 8000d30:	0a76      	lsrs	r6, r6, #9
 8000d32:	0e24      	lsrs	r4, r4, #24
 8000d34:	0fc5      	lsrs	r5, r0, #31
 8000d36:	2c00      	cmp	r4, #0
 8000d38:	d100      	bne.n	8000d3c <__aeabi_fmul+0x1c>
 8000d3a:	e0da      	b.n	8000ef2 <__aeabi_fmul+0x1d2>
 8000d3c:	2cff      	cmp	r4, #255	@ 0xff
 8000d3e:	d074      	beq.n	8000e2a <__aeabi_fmul+0x10a>
 8000d40:	2380      	movs	r3, #128	@ 0x80
 8000d42:	00f6      	lsls	r6, r6, #3
 8000d44:	04db      	lsls	r3, r3, #19
 8000d46:	431e      	orrs	r6, r3
 8000d48:	2300      	movs	r3, #0
 8000d4a:	4699      	mov	r9, r3
 8000d4c:	469a      	mov	sl, r3
 8000d4e:	3c7f      	subs	r4, #127	@ 0x7f
 8000d50:	027b      	lsls	r3, r7, #9
 8000d52:	0a5b      	lsrs	r3, r3, #9
 8000d54:	4698      	mov	r8, r3
 8000d56:	007b      	lsls	r3, r7, #1
 8000d58:	0e1b      	lsrs	r3, r3, #24
 8000d5a:	0fff      	lsrs	r7, r7, #31
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d074      	beq.n	8000e4a <__aeabi_fmul+0x12a>
 8000d60:	2bff      	cmp	r3, #255	@ 0xff
 8000d62:	d100      	bne.n	8000d66 <__aeabi_fmul+0x46>
 8000d64:	e08e      	b.n	8000e84 <__aeabi_fmul+0x164>
 8000d66:	4642      	mov	r2, r8
 8000d68:	2180      	movs	r1, #128	@ 0x80
 8000d6a:	00d2      	lsls	r2, r2, #3
 8000d6c:	04c9      	lsls	r1, r1, #19
 8000d6e:	4311      	orrs	r1, r2
 8000d70:	3b7f      	subs	r3, #127	@ 0x7f
 8000d72:	002a      	movs	r2, r5
 8000d74:	18e4      	adds	r4, r4, r3
 8000d76:	464b      	mov	r3, r9
 8000d78:	407a      	eors	r2, r7
 8000d7a:	4688      	mov	r8, r1
 8000d7c:	b2d2      	uxtb	r2, r2
 8000d7e:	2b0a      	cmp	r3, #10
 8000d80:	dc75      	bgt.n	8000e6e <__aeabi_fmul+0x14e>
 8000d82:	464b      	mov	r3, r9
 8000d84:	2000      	movs	r0, #0
 8000d86:	2b02      	cmp	r3, #2
 8000d88:	dd0f      	ble.n	8000daa <__aeabi_fmul+0x8a>
 8000d8a:	4649      	mov	r1, r9
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	408b      	lsls	r3, r1
 8000d90:	21a6      	movs	r1, #166	@ 0xa6
 8000d92:	00c9      	lsls	r1, r1, #3
 8000d94:	420b      	tst	r3, r1
 8000d96:	d169      	bne.n	8000e6c <__aeabi_fmul+0x14c>
 8000d98:	2190      	movs	r1, #144	@ 0x90
 8000d9a:	0089      	lsls	r1, r1, #2
 8000d9c:	420b      	tst	r3, r1
 8000d9e:	d000      	beq.n	8000da2 <__aeabi_fmul+0x82>
 8000da0:	e100      	b.n	8000fa4 <__aeabi_fmul+0x284>
 8000da2:	2188      	movs	r1, #136	@ 0x88
 8000da4:	4219      	tst	r1, r3
 8000da6:	d000      	beq.n	8000daa <__aeabi_fmul+0x8a>
 8000da8:	e0f5      	b.n	8000f96 <__aeabi_fmul+0x276>
 8000daa:	4641      	mov	r1, r8
 8000dac:	0409      	lsls	r1, r1, #16
 8000dae:	0c09      	lsrs	r1, r1, #16
 8000db0:	4643      	mov	r3, r8
 8000db2:	0008      	movs	r0, r1
 8000db4:	0c35      	lsrs	r5, r6, #16
 8000db6:	0436      	lsls	r6, r6, #16
 8000db8:	0c1b      	lsrs	r3, r3, #16
 8000dba:	0c36      	lsrs	r6, r6, #16
 8000dbc:	4370      	muls	r0, r6
 8000dbe:	4369      	muls	r1, r5
 8000dc0:	435e      	muls	r6, r3
 8000dc2:	435d      	muls	r5, r3
 8000dc4:	1876      	adds	r6, r6, r1
 8000dc6:	0c03      	lsrs	r3, r0, #16
 8000dc8:	199b      	adds	r3, r3, r6
 8000dca:	4299      	cmp	r1, r3
 8000dcc:	d903      	bls.n	8000dd6 <__aeabi_fmul+0xb6>
 8000dce:	2180      	movs	r1, #128	@ 0x80
 8000dd0:	0249      	lsls	r1, r1, #9
 8000dd2:	468c      	mov	ip, r1
 8000dd4:	4465      	add	r5, ip
 8000dd6:	0400      	lsls	r0, r0, #16
 8000dd8:	0419      	lsls	r1, r3, #16
 8000dda:	0c00      	lsrs	r0, r0, #16
 8000ddc:	1809      	adds	r1, r1, r0
 8000dde:	018e      	lsls	r6, r1, #6
 8000de0:	1e70      	subs	r0, r6, #1
 8000de2:	4186      	sbcs	r6, r0
 8000de4:	0c1b      	lsrs	r3, r3, #16
 8000de6:	0e89      	lsrs	r1, r1, #26
 8000de8:	195b      	adds	r3, r3, r5
 8000dea:	430e      	orrs	r6, r1
 8000dec:	019b      	lsls	r3, r3, #6
 8000dee:	431e      	orrs	r6, r3
 8000df0:	011b      	lsls	r3, r3, #4
 8000df2:	d46c      	bmi.n	8000ece <__aeabi_fmul+0x1ae>
 8000df4:	0023      	movs	r3, r4
 8000df6:	337f      	adds	r3, #127	@ 0x7f
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	dc00      	bgt.n	8000dfe <__aeabi_fmul+0xde>
 8000dfc:	e0b1      	b.n	8000f62 <__aeabi_fmul+0x242>
 8000dfe:	0015      	movs	r5, r2
 8000e00:	0771      	lsls	r1, r6, #29
 8000e02:	d00b      	beq.n	8000e1c <__aeabi_fmul+0xfc>
 8000e04:	200f      	movs	r0, #15
 8000e06:	0021      	movs	r1, r4
 8000e08:	4030      	ands	r0, r6
 8000e0a:	2804      	cmp	r0, #4
 8000e0c:	d006      	beq.n	8000e1c <__aeabi_fmul+0xfc>
 8000e0e:	3604      	adds	r6, #4
 8000e10:	0132      	lsls	r2, r6, #4
 8000e12:	d503      	bpl.n	8000e1c <__aeabi_fmul+0xfc>
 8000e14:	4b6e      	ldr	r3, [pc, #440]	@ (8000fd0 <__aeabi_fmul+0x2b0>)
 8000e16:	401e      	ands	r6, r3
 8000e18:	000b      	movs	r3, r1
 8000e1a:	3380      	adds	r3, #128	@ 0x80
 8000e1c:	2bfe      	cmp	r3, #254	@ 0xfe
 8000e1e:	dd00      	ble.n	8000e22 <__aeabi_fmul+0x102>
 8000e20:	e0bd      	b.n	8000f9e <__aeabi_fmul+0x27e>
 8000e22:	01b2      	lsls	r2, r6, #6
 8000e24:	0a52      	lsrs	r2, r2, #9
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	e048      	b.n	8000ebc <__aeabi_fmul+0x19c>
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d000      	beq.n	8000e30 <__aeabi_fmul+0x110>
 8000e2e:	e092      	b.n	8000f56 <__aeabi_fmul+0x236>
 8000e30:	2308      	movs	r3, #8
 8000e32:	4699      	mov	r9, r3
 8000e34:	3b06      	subs	r3, #6
 8000e36:	469a      	mov	sl, r3
 8000e38:	027b      	lsls	r3, r7, #9
 8000e3a:	0a5b      	lsrs	r3, r3, #9
 8000e3c:	4698      	mov	r8, r3
 8000e3e:	007b      	lsls	r3, r7, #1
 8000e40:	24ff      	movs	r4, #255	@ 0xff
 8000e42:	0e1b      	lsrs	r3, r3, #24
 8000e44:	0fff      	lsrs	r7, r7, #31
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d18a      	bne.n	8000d60 <__aeabi_fmul+0x40>
 8000e4a:	4642      	mov	r2, r8
 8000e4c:	2a00      	cmp	r2, #0
 8000e4e:	d164      	bne.n	8000f1a <__aeabi_fmul+0x1fa>
 8000e50:	4649      	mov	r1, r9
 8000e52:	3201      	adds	r2, #1
 8000e54:	4311      	orrs	r1, r2
 8000e56:	4689      	mov	r9, r1
 8000e58:	290a      	cmp	r1, #10
 8000e5a:	dc08      	bgt.n	8000e6e <__aeabi_fmul+0x14e>
 8000e5c:	407d      	eors	r5, r7
 8000e5e:	2001      	movs	r0, #1
 8000e60:	b2ea      	uxtb	r2, r5
 8000e62:	2902      	cmp	r1, #2
 8000e64:	dc91      	bgt.n	8000d8a <__aeabi_fmul+0x6a>
 8000e66:	0015      	movs	r5, r2
 8000e68:	2200      	movs	r2, #0
 8000e6a:	e027      	b.n	8000ebc <__aeabi_fmul+0x19c>
 8000e6c:	0015      	movs	r5, r2
 8000e6e:	4653      	mov	r3, sl
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d100      	bne.n	8000e76 <__aeabi_fmul+0x156>
 8000e74:	e093      	b.n	8000f9e <__aeabi_fmul+0x27e>
 8000e76:	2b03      	cmp	r3, #3
 8000e78:	d01a      	beq.n	8000eb0 <__aeabi_fmul+0x190>
 8000e7a:	2b01      	cmp	r3, #1
 8000e7c:	d12c      	bne.n	8000ed8 <__aeabi_fmul+0x1b8>
 8000e7e:	2300      	movs	r3, #0
 8000e80:	2200      	movs	r2, #0
 8000e82:	e01b      	b.n	8000ebc <__aeabi_fmul+0x19c>
 8000e84:	4643      	mov	r3, r8
 8000e86:	34ff      	adds	r4, #255	@ 0xff
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d055      	beq.n	8000f38 <__aeabi_fmul+0x218>
 8000e8c:	2103      	movs	r1, #3
 8000e8e:	464b      	mov	r3, r9
 8000e90:	430b      	orrs	r3, r1
 8000e92:	0019      	movs	r1, r3
 8000e94:	2b0a      	cmp	r3, #10
 8000e96:	dc00      	bgt.n	8000e9a <__aeabi_fmul+0x17a>
 8000e98:	e092      	b.n	8000fc0 <__aeabi_fmul+0x2a0>
 8000e9a:	2b0f      	cmp	r3, #15
 8000e9c:	d000      	beq.n	8000ea0 <__aeabi_fmul+0x180>
 8000e9e:	e08c      	b.n	8000fba <__aeabi_fmul+0x29a>
 8000ea0:	2280      	movs	r2, #128	@ 0x80
 8000ea2:	03d2      	lsls	r2, r2, #15
 8000ea4:	4216      	tst	r6, r2
 8000ea6:	d003      	beq.n	8000eb0 <__aeabi_fmul+0x190>
 8000ea8:	4643      	mov	r3, r8
 8000eaa:	4213      	tst	r3, r2
 8000eac:	d100      	bne.n	8000eb0 <__aeabi_fmul+0x190>
 8000eae:	e07d      	b.n	8000fac <__aeabi_fmul+0x28c>
 8000eb0:	2280      	movs	r2, #128	@ 0x80
 8000eb2:	03d2      	lsls	r2, r2, #15
 8000eb4:	4332      	orrs	r2, r6
 8000eb6:	0252      	lsls	r2, r2, #9
 8000eb8:	0a52      	lsrs	r2, r2, #9
 8000eba:	23ff      	movs	r3, #255	@ 0xff
 8000ebc:	05d8      	lsls	r0, r3, #23
 8000ebe:	07ed      	lsls	r5, r5, #31
 8000ec0:	4310      	orrs	r0, r2
 8000ec2:	4328      	orrs	r0, r5
 8000ec4:	bce0      	pop	{r5, r6, r7}
 8000ec6:	46ba      	mov	sl, r7
 8000ec8:	46b1      	mov	r9, r6
 8000eca:	46a8      	mov	r8, r5
 8000ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ece:	2301      	movs	r3, #1
 8000ed0:	0015      	movs	r5, r2
 8000ed2:	0871      	lsrs	r1, r6, #1
 8000ed4:	401e      	ands	r6, r3
 8000ed6:	430e      	orrs	r6, r1
 8000ed8:	0023      	movs	r3, r4
 8000eda:	3380      	adds	r3, #128	@ 0x80
 8000edc:	1c61      	adds	r1, r4, #1
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	dd41      	ble.n	8000f66 <__aeabi_fmul+0x246>
 8000ee2:	0772      	lsls	r2, r6, #29
 8000ee4:	d094      	beq.n	8000e10 <__aeabi_fmul+0xf0>
 8000ee6:	220f      	movs	r2, #15
 8000ee8:	4032      	ands	r2, r6
 8000eea:	2a04      	cmp	r2, #4
 8000eec:	d000      	beq.n	8000ef0 <__aeabi_fmul+0x1d0>
 8000eee:	e78e      	b.n	8000e0e <__aeabi_fmul+0xee>
 8000ef0:	e78e      	b.n	8000e10 <__aeabi_fmul+0xf0>
 8000ef2:	2e00      	cmp	r6, #0
 8000ef4:	d105      	bne.n	8000f02 <__aeabi_fmul+0x1e2>
 8000ef6:	2304      	movs	r3, #4
 8000ef8:	4699      	mov	r9, r3
 8000efa:	3b03      	subs	r3, #3
 8000efc:	2400      	movs	r4, #0
 8000efe:	469a      	mov	sl, r3
 8000f00:	e726      	b.n	8000d50 <__aeabi_fmul+0x30>
 8000f02:	0030      	movs	r0, r6
 8000f04:	f002 fbea 	bl	80036dc <__clzsi2>
 8000f08:	2476      	movs	r4, #118	@ 0x76
 8000f0a:	1f43      	subs	r3, r0, #5
 8000f0c:	409e      	lsls	r6, r3
 8000f0e:	2300      	movs	r3, #0
 8000f10:	4264      	negs	r4, r4
 8000f12:	4699      	mov	r9, r3
 8000f14:	469a      	mov	sl, r3
 8000f16:	1a24      	subs	r4, r4, r0
 8000f18:	e71a      	b.n	8000d50 <__aeabi_fmul+0x30>
 8000f1a:	4640      	mov	r0, r8
 8000f1c:	f002 fbde 	bl	80036dc <__clzsi2>
 8000f20:	464b      	mov	r3, r9
 8000f22:	1a24      	subs	r4, r4, r0
 8000f24:	3c76      	subs	r4, #118	@ 0x76
 8000f26:	2b0a      	cmp	r3, #10
 8000f28:	dca1      	bgt.n	8000e6e <__aeabi_fmul+0x14e>
 8000f2a:	4643      	mov	r3, r8
 8000f2c:	3805      	subs	r0, #5
 8000f2e:	4083      	lsls	r3, r0
 8000f30:	407d      	eors	r5, r7
 8000f32:	4698      	mov	r8, r3
 8000f34:	b2ea      	uxtb	r2, r5
 8000f36:	e724      	b.n	8000d82 <__aeabi_fmul+0x62>
 8000f38:	464a      	mov	r2, r9
 8000f3a:	3302      	adds	r3, #2
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	002a      	movs	r2, r5
 8000f40:	407a      	eors	r2, r7
 8000f42:	b2d2      	uxtb	r2, r2
 8000f44:	2b0a      	cmp	r3, #10
 8000f46:	dc92      	bgt.n	8000e6e <__aeabi_fmul+0x14e>
 8000f48:	4649      	mov	r1, r9
 8000f4a:	0015      	movs	r5, r2
 8000f4c:	2900      	cmp	r1, #0
 8000f4e:	d026      	beq.n	8000f9e <__aeabi_fmul+0x27e>
 8000f50:	4699      	mov	r9, r3
 8000f52:	2002      	movs	r0, #2
 8000f54:	e719      	b.n	8000d8a <__aeabi_fmul+0x6a>
 8000f56:	230c      	movs	r3, #12
 8000f58:	4699      	mov	r9, r3
 8000f5a:	3b09      	subs	r3, #9
 8000f5c:	24ff      	movs	r4, #255	@ 0xff
 8000f5e:	469a      	mov	sl, r3
 8000f60:	e6f6      	b.n	8000d50 <__aeabi_fmul+0x30>
 8000f62:	0015      	movs	r5, r2
 8000f64:	0021      	movs	r1, r4
 8000f66:	2201      	movs	r2, #1
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	2b1b      	cmp	r3, #27
 8000f6c:	dd00      	ble.n	8000f70 <__aeabi_fmul+0x250>
 8000f6e:	e786      	b.n	8000e7e <__aeabi_fmul+0x15e>
 8000f70:	319e      	adds	r1, #158	@ 0x9e
 8000f72:	0032      	movs	r2, r6
 8000f74:	408e      	lsls	r6, r1
 8000f76:	40da      	lsrs	r2, r3
 8000f78:	1e73      	subs	r3, r6, #1
 8000f7a:	419e      	sbcs	r6, r3
 8000f7c:	4332      	orrs	r2, r6
 8000f7e:	0753      	lsls	r3, r2, #29
 8000f80:	d004      	beq.n	8000f8c <__aeabi_fmul+0x26c>
 8000f82:	230f      	movs	r3, #15
 8000f84:	4013      	ands	r3, r2
 8000f86:	2b04      	cmp	r3, #4
 8000f88:	d000      	beq.n	8000f8c <__aeabi_fmul+0x26c>
 8000f8a:	3204      	adds	r2, #4
 8000f8c:	0153      	lsls	r3, r2, #5
 8000f8e:	d510      	bpl.n	8000fb2 <__aeabi_fmul+0x292>
 8000f90:	2301      	movs	r3, #1
 8000f92:	2200      	movs	r2, #0
 8000f94:	e792      	b.n	8000ebc <__aeabi_fmul+0x19c>
 8000f96:	003d      	movs	r5, r7
 8000f98:	4646      	mov	r6, r8
 8000f9a:	4682      	mov	sl, r0
 8000f9c:	e767      	b.n	8000e6e <__aeabi_fmul+0x14e>
 8000f9e:	23ff      	movs	r3, #255	@ 0xff
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	e78b      	b.n	8000ebc <__aeabi_fmul+0x19c>
 8000fa4:	2280      	movs	r2, #128	@ 0x80
 8000fa6:	2500      	movs	r5, #0
 8000fa8:	03d2      	lsls	r2, r2, #15
 8000faa:	e786      	b.n	8000eba <__aeabi_fmul+0x19a>
 8000fac:	003d      	movs	r5, r7
 8000fae:	431a      	orrs	r2, r3
 8000fb0:	e783      	b.n	8000eba <__aeabi_fmul+0x19a>
 8000fb2:	0192      	lsls	r2, r2, #6
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	0a52      	lsrs	r2, r2, #9
 8000fb8:	e780      	b.n	8000ebc <__aeabi_fmul+0x19c>
 8000fba:	003d      	movs	r5, r7
 8000fbc:	4646      	mov	r6, r8
 8000fbe:	e777      	b.n	8000eb0 <__aeabi_fmul+0x190>
 8000fc0:	002a      	movs	r2, r5
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	407a      	eors	r2, r7
 8000fc6:	408b      	lsls	r3, r1
 8000fc8:	2003      	movs	r0, #3
 8000fca:	b2d2      	uxtb	r2, r2
 8000fcc:	e6e9      	b.n	8000da2 <__aeabi_fmul+0x82>
 8000fce:	46c0      	nop			@ (mov r8, r8)
 8000fd0:	f7ffffff 	.word	0xf7ffffff

08000fd4 <__aeabi_fsub>:
 8000fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fd6:	4647      	mov	r7, r8
 8000fd8:	46ce      	mov	lr, r9
 8000fda:	0243      	lsls	r3, r0, #9
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	0a5f      	lsrs	r7, r3, #9
 8000fe0:	099b      	lsrs	r3, r3, #6
 8000fe2:	0045      	lsls	r5, r0, #1
 8000fe4:	004a      	lsls	r2, r1, #1
 8000fe6:	469c      	mov	ip, r3
 8000fe8:	024b      	lsls	r3, r1, #9
 8000fea:	0fc4      	lsrs	r4, r0, #31
 8000fec:	0fce      	lsrs	r6, r1, #31
 8000fee:	0e2d      	lsrs	r5, r5, #24
 8000ff0:	0a58      	lsrs	r0, r3, #9
 8000ff2:	0e12      	lsrs	r2, r2, #24
 8000ff4:	0999      	lsrs	r1, r3, #6
 8000ff6:	2aff      	cmp	r2, #255	@ 0xff
 8000ff8:	d06b      	beq.n	80010d2 <__aeabi_fsub+0xfe>
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	405e      	eors	r6, r3
 8000ffe:	1aab      	subs	r3, r5, r2
 8001000:	42b4      	cmp	r4, r6
 8001002:	d04b      	beq.n	800109c <__aeabi_fsub+0xc8>
 8001004:	2b00      	cmp	r3, #0
 8001006:	dc00      	bgt.n	800100a <__aeabi_fsub+0x36>
 8001008:	e0ff      	b.n	800120a <__aeabi_fsub+0x236>
 800100a:	2a00      	cmp	r2, #0
 800100c:	d100      	bne.n	8001010 <__aeabi_fsub+0x3c>
 800100e:	e088      	b.n	8001122 <__aeabi_fsub+0x14e>
 8001010:	2dff      	cmp	r5, #255	@ 0xff
 8001012:	d100      	bne.n	8001016 <__aeabi_fsub+0x42>
 8001014:	e0ef      	b.n	80011f6 <__aeabi_fsub+0x222>
 8001016:	2280      	movs	r2, #128	@ 0x80
 8001018:	04d2      	lsls	r2, r2, #19
 800101a:	4311      	orrs	r1, r2
 800101c:	2001      	movs	r0, #1
 800101e:	2b1b      	cmp	r3, #27
 8001020:	dc08      	bgt.n	8001034 <__aeabi_fsub+0x60>
 8001022:	0008      	movs	r0, r1
 8001024:	2220      	movs	r2, #32
 8001026:	40d8      	lsrs	r0, r3
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	4099      	lsls	r1, r3
 800102c:	000b      	movs	r3, r1
 800102e:	1e5a      	subs	r2, r3, #1
 8001030:	4193      	sbcs	r3, r2
 8001032:	4318      	orrs	r0, r3
 8001034:	4663      	mov	r3, ip
 8001036:	1a1b      	subs	r3, r3, r0
 8001038:	469c      	mov	ip, r3
 800103a:	4663      	mov	r3, ip
 800103c:	015b      	lsls	r3, r3, #5
 800103e:	d400      	bmi.n	8001042 <__aeabi_fsub+0x6e>
 8001040:	e0cd      	b.n	80011de <__aeabi_fsub+0x20a>
 8001042:	4663      	mov	r3, ip
 8001044:	019f      	lsls	r7, r3, #6
 8001046:	09bf      	lsrs	r7, r7, #6
 8001048:	0038      	movs	r0, r7
 800104a:	f002 fb47 	bl	80036dc <__clzsi2>
 800104e:	003b      	movs	r3, r7
 8001050:	3805      	subs	r0, #5
 8001052:	4083      	lsls	r3, r0
 8001054:	4285      	cmp	r5, r0
 8001056:	dc00      	bgt.n	800105a <__aeabi_fsub+0x86>
 8001058:	e0a2      	b.n	80011a0 <__aeabi_fsub+0x1cc>
 800105a:	4ab7      	ldr	r2, [pc, #732]	@ (8001338 <__aeabi_fsub+0x364>)
 800105c:	1a2d      	subs	r5, r5, r0
 800105e:	401a      	ands	r2, r3
 8001060:	4694      	mov	ip, r2
 8001062:	075a      	lsls	r2, r3, #29
 8001064:	d100      	bne.n	8001068 <__aeabi_fsub+0x94>
 8001066:	e0c3      	b.n	80011f0 <__aeabi_fsub+0x21c>
 8001068:	220f      	movs	r2, #15
 800106a:	4013      	ands	r3, r2
 800106c:	2b04      	cmp	r3, #4
 800106e:	d100      	bne.n	8001072 <__aeabi_fsub+0x9e>
 8001070:	e0be      	b.n	80011f0 <__aeabi_fsub+0x21c>
 8001072:	2304      	movs	r3, #4
 8001074:	4698      	mov	r8, r3
 8001076:	44c4      	add	ip, r8
 8001078:	4663      	mov	r3, ip
 800107a:	015b      	lsls	r3, r3, #5
 800107c:	d400      	bmi.n	8001080 <__aeabi_fsub+0xac>
 800107e:	e0b7      	b.n	80011f0 <__aeabi_fsub+0x21c>
 8001080:	1c68      	adds	r0, r5, #1
 8001082:	2dfe      	cmp	r5, #254	@ 0xfe
 8001084:	d000      	beq.n	8001088 <__aeabi_fsub+0xb4>
 8001086:	e0a5      	b.n	80011d4 <__aeabi_fsub+0x200>
 8001088:	20ff      	movs	r0, #255	@ 0xff
 800108a:	2200      	movs	r2, #0
 800108c:	05c0      	lsls	r0, r0, #23
 800108e:	4310      	orrs	r0, r2
 8001090:	07e4      	lsls	r4, r4, #31
 8001092:	4320      	orrs	r0, r4
 8001094:	bcc0      	pop	{r6, r7}
 8001096:	46b9      	mov	r9, r7
 8001098:	46b0      	mov	r8, r6
 800109a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800109c:	2b00      	cmp	r3, #0
 800109e:	dc00      	bgt.n	80010a2 <__aeabi_fsub+0xce>
 80010a0:	e1eb      	b.n	800147a <__aeabi_fsub+0x4a6>
 80010a2:	2a00      	cmp	r2, #0
 80010a4:	d046      	beq.n	8001134 <__aeabi_fsub+0x160>
 80010a6:	2dff      	cmp	r5, #255	@ 0xff
 80010a8:	d100      	bne.n	80010ac <__aeabi_fsub+0xd8>
 80010aa:	e0a4      	b.n	80011f6 <__aeabi_fsub+0x222>
 80010ac:	2280      	movs	r2, #128	@ 0x80
 80010ae:	04d2      	lsls	r2, r2, #19
 80010b0:	4311      	orrs	r1, r2
 80010b2:	2b1b      	cmp	r3, #27
 80010b4:	dc00      	bgt.n	80010b8 <__aeabi_fsub+0xe4>
 80010b6:	e0fb      	b.n	80012b0 <__aeabi_fsub+0x2dc>
 80010b8:	2305      	movs	r3, #5
 80010ba:	4698      	mov	r8, r3
 80010bc:	002b      	movs	r3, r5
 80010be:	44c4      	add	ip, r8
 80010c0:	4662      	mov	r2, ip
 80010c2:	08d7      	lsrs	r7, r2, #3
 80010c4:	2bff      	cmp	r3, #255	@ 0xff
 80010c6:	d100      	bne.n	80010ca <__aeabi_fsub+0xf6>
 80010c8:	e095      	b.n	80011f6 <__aeabi_fsub+0x222>
 80010ca:	027a      	lsls	r2, r7, #9
 80010cc:	0a52      	lsrs	r2, r2, #9
 80010ce:	b2d8      	uxtb	r0, r3
 80010d0:	e7dc      	b.n	800108c <__aeabi_fsub+0xb8>
 80010d2:	002b      	movs	r3, r5
 80010d4:	3bff      	subs	r3, #255	@ 0xff
 80010d6:	4699      	mov	r9, r3
 80010d8:	2900      	cmp	r1, #0
 80010da:	d118      	bne.n	800110e <__aeabi_fsub+0x13a>
 80010dc:	2301      	movs	r3, #1
 80010de:	405e      	eors	r6, r3
 80010e0:	42b4      	cmp	r4, r6
 80010e2:	d100      	bne.n	80010e6 <__aeabi_fsub+0x112>
 80010e4:	e0ca      	b.n	800127c <__aeabi_fsub+0x2a8>
 80010e6:	464b      	mov	r3, r9
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d02d      	beq.n	8001148 <__aeabi_fsub+0x174>
 80010ec:	2d00      	cmp	r5, #0
 80010ee:	d000      	beq.n	80010f2 <__aeabi_fsub+0x11e>
 80010f0:	e13c      	b.n	800136c <__aeabi_fsub+0x398>
 80010f2:	23ff      	movs	r3, #255	@ 0xff
 80010f4:	4664      	mov	r4, ip
 80010f6:	2c00      	cmp	r4, #0
 80010f8:	d100      	bne.n	80010fc <__aeabi_fsub+0x128>
 80010fa:	e15f      	b.n	80013bc <__aeabi_fsub+0x3e8>
 80010fc:	1e5d      	subs	r5, r3, #1
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d100      	bne.n	8001104 <__aeabi_fsub+0x130>
 8001102:	e174      	b.n	80013ee <__aeabi_fsub+0x41a>
 8001104:	0034      	movs	r4, r6
 8001106:	2bff      	cmp	r3, #255	@ 0xff
 8001108:	d074      	beq.n	80011f4 <__aeabi_fsub+0x220>
 800110a:	002b      	movs	r3, r5
 800110c:	e103      	b.n	8001316 <__aeabi_fsub+0x342>
 800110e:	42b4      	cmp	r4, r6
 8001110:	d100      	bne.n	8001114 <__aeabi_fsub+0x140>
 8001112:	e09c      	b.n	800124e <__aeabi_fsub+0x27a>
 8001114:	2b00      	cmp	r3, #0
 8001116:	d017      	beq.n	8001148 <__aeabi_fsub+0x174>
 8001118:	2d00      	cmp	r5, #0
 800111a:	d0ea      	beq.n	80010f2 <__aeabi_fsub+0x11e>
 800111c:	0007      	movs	r7, r0
 800111e:	0034      	movs	r4, r6
 8001120:	e06c      	b.n	80011fc <__aeabi_fsub+0x228>
 8001122:	2900      	cmp	r1, #0
 8001124:	d0cc      	beq.n	80010c0 <__aeabi_fsub+0xec>
 8001126:	1e5a      	subs	r2, r3, #1
 8001128:	2b01      	cmp	r3, #1
 800112a:	d02b      	beq.n	8001184 <__aeabi_fsub+0x1b0>
 800112c:	2bff      	cmp	r3, #255	@ 0xff
 800112e:	d062      	beq.n	80011f6 <__aeabi_fsub+0x222>
 8001130:	0013      	movs	r3, r2
 8001132:	e773      	b.n	800101c <__aeabi_fsub+0x48>
 8001134:	2900      	cmp	r1, #0
 8001136:	d0c3      	beq.n	80010c0 <__aeabi_fsub+0xec>
 8001138:	1e5a      	subs	r2, r3, #1
 800113a:	2b01      	cmp	r3, #1
 800113c:	d100      	bne.n	8001140 <__aeabi_fsub+0x16c>
 800113e:	e11e      	b.n	800137e <__aeabi_fsub+0x3aa>
 8001140:	2bff      	cmp	r3, #255	@ 0xff
 8001142:	d058      	beq.n	80011f6 <__aeabi_fsub+0x222>
 8001144:	0013      	movs	r3, r2
 8001146:	e7b4      	b.n	80010b2 <__aeabi_fsub+0xde>
 8001148:	22fe      	movs	r2, #254	@ 0xfe
 800114a:	1c6b      	adds	r3, r5, #1
 800114c:	421a      	tst	r2, r3
 800114e:	d10d      	bne.n	800116c <__aeabi_fsub+0x198>
 8001150:	2d00      	cmp	r5, #0
 8001152:	d060      	beq.n	8001216 <__aeabi_fsub+0x242>
 8001154:	4663      	mov	r3, ip
 8001156:	2b00      	cmp	r3, #0
 8001158:	d000      	beq.n	800115c <__aeabi_fsub+0x188>
 800115a:	e120      	b.n	800139e <__aeabi_fsub+0x3ca>
 800115c:	2900      	cmp	r1, #0
 800115e:	d000      	beq.n	8001162 <__aeabi_fsub+0x18e>
 8001160:	e128      	b.n	80013b4 <__aeabi_fsub+0x3e0>
 8001162:	2280      	movs	r2, #128	@ 0x80
 8001164:	2400      	movs	r4, #0
 8001166:	20ff      	movs	r0, #255	@ 0xff
 8001168:	03d2      	lsls	r2, r2, #15
 800116a:	e78f      	b.n	800108c <__aeabi_fsub+0xb8>
 800116c:	4663      	mov	r3, ip
 800116e:	1a5f      	subs	r7, r3, r1
 8001170:	017b      	lsls	r3, r7, #5
 8001172:	d500      	bpl.n	8001176 <__aeabi_fsub+0x1a2>
 8001174:	e0fe      	b.n	8001374 <__aeabi_fsub+0x3a0>
 8001176:	2f00      	cmp	r7, #0
 8001178:	d000      	beq.n	800117c <__aeabi_fsub+0x1a8>
 800117a:	e765      	b.n	8001048 <__aeabi_fsub+0x74>
 800117c:	2400      	movs	r4, #0
 800117e:	2000      	movs	r0, #0
 8001180:	2200      	movs	r2, #0
 8001182:	e783      	b.n	800108c <__aeabi_fsub+0xb8>
 8001184:	4663      	mov	r3, ip
 8001186:	1a59      	subs	r1, r3, r1
 8001188:	014b      	lsls	r3, r1, #5
 800118a:	d400      	bmi.n	800118e <__aeabi_fsub+0x1ba>
 800118c:	e119      	b.n	80013c2 <__aeabi_fsub+0x3ee>
 800118e:	018f      	lsls	r7, r1, #6
 8001190:	09bf      	lsrs	r7, r7, #6
 8001192:	0038      	movs	r0, r7
 8001194:	f002 faa2 	bl	80036dc <__clzsi2>
 8001198:	003b      	movs	r3, r7
 800119a:	3805      	subs	r0, #5
 800119c:	4083      	lsls	r3, r0
 800119e:	2501      	movs	r5, #1
 80011a0:	2220      	movs	r2, #32
 80011a2:	1b40      	subs	r0, r0, r5
 80011a4:	3001      	adds	r0, #1
 80011a6:	1a12      	subs	r2, r2, r0
 80011a8:	0019      	movs	r1, r3
 80011aa:	4093      	lsls	r3, r2
 80011ac:	40c1      	lsrs	r1, r0
 80011ae:	1e5a      	subs	r2, r3, #1
 80011b0:	4193      	sbcs	r3, r2
 80011b2:	4319      	orrs	r1, r3
 80011b4:	468c      	mov	ip, r1
 80011b6:	1e0b      	subs	r3, r1, #0
 80011b8:	d0e1      	beq.n	800117e <__aeabi_fsub+0x1aa>
 80011ba:	075b      	lsls	r3, r3, #29
 80011bc:	d100      	bne.n	80011c0 <__aeabi_fsub+0x1ec>
 80011be:	e152      	b.n	8001466 <__aeabi_fsub+0x492>
 80011c0:	230f      	movs	r3, #15
 80011c2:	2500      	movs	r5, #0
 80011c4:	400b      	ands	r3, r1
 80011c6:	2b04      	cmp	r3, #4
 80011c8:	d000      	beq.n	80011cc <__aeabi_fsub+0x1f8>
 80011ca:	e752      	b.n	8001072 <__aeabi_fsub+0x9e>
 80011cc:	2001      	movs	r0, #1
 80011ce:	014a      	lsls	r2, r1, #5
 80011d0:	d400      	bmi.n	80011d4 <__aeabi_fsub+0x200>
 80011d2:	e092      	b.n	80012fa <__aeabi_fsub+0x326>
 80011d4:	b2c0      	uxtb	r0, r0
 80011d6:	4663      	mov	r3, ip
 80011d8:	019a      	lsls	r2, r3, #6
 80011da:	0a52      	lsrs	r2, r2, #9
 80011dc:	e756      	b.n	800108c <__aeabi_fsub+0xb8>
 80011de:	4663      	mov	r3, ip
 80011e0:	075b      	lsls	r3, r3, #29
 80011e2:	d005      	beq.n	80011f0 <__aeabi_fsub+0x21c>
 80011e4:	230f      	movs	r3, #15
 80011e6:	4662      	mov	r2, ip
 80011e8:	4013      	ands	r3, r2
 80011ea:	2b04      	cmp	r3, #4
 80011ec:	d000      	beq.n	80011f0 <__aeabi_fsub+0x21c>
 80011ee:	e740      	b.n	8001072 <__aeabi_fsub+0x9e>
 80011f0:	002b      	movs	r3, r5
 80011f2:	e765      	b.n	80010c0 <__aeabi_fsub+0xec>
 80011f4:	0007      	movs	r7, r0
 80011f6:	2f00      	cmp	r7, #0
 80011f8:	d100      	bne.n	80011fc <__aeabi_fsub+0x228>
 80011fa:	e745      	b.n	8001088 <__aeabi_fsub+0xb4>
 80011fc:	2280      	movs	r2, #128	@ 0x80
 80011fe:	03d2      	lsls	r2, r2, #15
 8001200:	433a      	orrs	r2, r7
 8001202:	0252      	lsls	r2, r2, #9
 8001204:	20ff      	movs	r0, #255	@ 0xff
 8001206:	0a52      	lsrs	r2, r2, #9
 8001208:	e740      	b.n	800108c <__aeabi_fsub+0xb8>
 800120a:	2b00      	cmp	r3, #0
 800120c:	d179      	bne.n	8001302 <__aeabi_fsub+0x32e>
 800120e:	22fe      	movs	r2, #254	@ 0xfe
 8001210:	1c6b      	adds	r3, r5, #1
 8001212:	421a      	tst	r2, r3
 8001214:	d1aa      	bne.n	800116c <__aeabi_fsub+0x198>
 8001216:	4663      	mov	r3, ip
 8001218:	2b00      	cmp	r3, #0
 800121a:	d100      	bne.n	800121e <__aeabi_fsub+0x24a>
 800121c:	e0f5      	b.n	800140a <__aeabi_fsub+0x436>
 800121e:	2900      	cmp	r1, #0
 8001220:	d100      	bne.n	8001224 <__aeabi_fsub+0x250>
 8001222:	e0d1      	b.n	80013c8 <__aeabi_fsub+0x3f4>
 8001224:	1a5f      	subs	r7, r3, r1
 8001226:	2380      	movs	r3, #128	@ 0x80
 8001228:	04db      	lsls	r3, r3, #19
 800122a:	421f      	tst	r7, r3
 800122c:	d100      	bne.n	8001230 <__aeabi_fsub+0x25c>
 800122e:	e10e      	b.n	800144e <__aeabi_fsub+0x47a>
 8001230:	4662      	mov	r2, ip
 8001232:	2401      	movs	r4, #1
 8001234:	1a8a      	subs	r2, r1, r2
 8001236:	4694      	mov	ip, r2
 8001238:	2000      	movs	r0, #0
 800123a:	4034      	ands	r4, r6
 800123c:	2a00      	cmp	r2, #0
 800123e:	d100      	bne.n	8001242 <__aeabi_fsub+0x26e>
 8001240:	e724      	b.n	800108c <__aeabi_fsub+0xb8>
 8001242:	2001      	movs	r0, #1
 8001244:	421a      	tst	r2, r3
 8001246:	d1c6      	bne.n	80011d6 <__aeabi_fsub+0x202>
 8001248:	2300      	movs	r3, #0
 800124a:	08d7      	lsrs	r7, r2, #3
 800124c:	e73d      	b.n	80010ca <__aeabi_fsub+0xf6>
 800124e:	2b00      	cmp	r3, #0
 8001250:	d017      	beq.n	8001282 <__aeabi_fsub+0x2ae>
 8001252:	2d00      	cmp	r5, #0
 8001254:	d000      	beq.n	8001258 <__aeabi_fsub+0x284>
 8001256:	e0af      	b.n	80013b8 <__aeabi_fsub+0x3e4>
 8001258:	23ff      	movs	r3, #255	@ 0xff
 800125a:	4665      	mov	r5, ip
 800125c:	2d00      	cmp	r5, #0
 800125e:	d100      	bne.n	8001262 <__aeabi_fsub+0x28e>
 8001260:	e0ad      	b.n	80013be <__aeabi_fsub+0x3ea>
 8001262:	1e5e      	subs	r6, r3, #1
 8001264:	2b01      	cmp	r3, #1
 8001266:	d100      	bne.n	800126a <__aeabi_fsub+0x296>
 8001268:	e089      	b.n	800137e <__aeabi_fsub+0x3aa>
 800126a:	2bff      	cmp	r3, #255	@ 0xff
 800126c:	d0c2      	beq.n	80011f4 <__aeabi_fsub+0x220>
 800126e:	2e1b      	cmp	r6, #27
 8001270:	dc00      	bgt.n	8001274 <__aeabi_fsub+0x2a0>
 8001272:	e0ab      	b.n	80013cc <__aeabi_fsub+0x3f8>
 8001274:	1d4b      	adds	r3, r1, #5
 8001276:	469c      	mov	ip, r3
 8001278:	0013      	movs	r3, r2
 800127a:	e721      	b.n	80010c0 <__aeabi_fsub+0xec>
 800127c:	464b      	mov	r3, r9
 800127e:	2b00      	cmp	r3, #0
 8001280:	d170      	bne.n	8001364 <__aeabi_fsub+0x390>
 8001282:	22fe      	movs	r2, #254	@ 0xfe
 8001284:	1c6b      	adds	r3, r5, #1
 8001286:	421a      	tst	r2, r3
 8001288:	d15e      	bne.n	8001348 <__aeabi_fsub+0x374>
 800128a:	2d00      	cmp	r5, #0
 800128c:	d000      	beq.n	8001290 <__aeabi_fsub+0x2bc>
 800128e:	e0c3      	b.n	8001418 <__aeabi_fsub+0x444>
 8001290:	4663      	mov	r3, ip
 8001292:	2b00      	cmp	r3, #0
 8001294:	d100      	bne.n	8001298 <__aeabi_fsub+0x2c4>
 8001296:	e0d0      	b.n	800143a <__aeabi_fsub+0x466>
 8001298:	2900      	cmp	r1, #0
 800129a:	d100      	bne.n	800129e <__aeabi_fsub+0x2ca>
 800129c:	e094      	b.n	80013c8 <__aeabi_fsub+0x3f4>
 800129e:	000a      	movs	r2, r1
 80012a0:	4462      	add	r2, ip
 80012a2:	0153      	lsls	r3, r2, #5
 80012a4:	d400      	bmi.n	80012a8 <__aeabi_fsub+0x2d4>
 80012a6:	e0d8      	b.n	800145a <__aeabi_fsub+0x486>
 80012a8:	0192      	lsls	r2, r2, #6
 80012aa:	2001      	movs	r0, #1
 80012ac:	0a52      	lsrs	r2, r2, #9
 80012ae:	e6ed      	b.n	800108c <__aeabi_fsub+0xb8>
 80012b0:	0008      	movs	r0, r1
 80012b2:	2220      	movs	r2, #32
 80012b4:	40d8      	lsrs	r0, r3
 80012b6:	1ad3      	subs	r3, r2, r3
 80012b8:	4099      	lsls	r1, r3
 80012ba:	000b      	movs	r3, r1
 80012bc:	1e5a      	subs	r2, r3, #1
 80012be:	4193      	sbcs	r3, r2
 80012c0:	4303      	orrs	r3, r0
 80012c2:	449c      	add	ip, r3
 80012c4:	4663      	mov	r3, ip
 80012c6:	015b      	lsls	r3, r3, #5
 80012c8:	d589      	bpl.n	80011de <__aeabi_fsub+0x20a>
 80012ca:	3501      	adds	r5, #1
 80012cc:	2dff      	cmp	r5, #255	@ 0xff
 80012ce:	d100      	bne.n	80012d2 <__aeabi_fsub+0x2fe>
 80012d0:	e6da      	b.n	8001088 <__aeabi_fsub+0xb4>
 80012d2:	4662      	mov	r2, ip
 80012d4:	2301      	movs	r3, #1
 80012d6:	4919      	ldr	r1, [pc, #100]	@ (800133c <__aeabi_fsub+0x368>)
 80012d8:	4013      	ands	r3, r2
 80012da:	0852      	lsrs	r2, r2, #1
 80012dc:	400a      	ands	r2, r1
 80012de:	431a      	orrs	r2, r3
 80012e0:	0013      	movs	r3, r2
 80012e2:	4694      	mov	ip, r2
 80012e4:	075b      	lsls	r3, r3, #29
 80012e6:	d004      	beq.n	80012f2 <__aeabi_fsub+0x31e>
 80012e8:	230f      	movs	r3, #15
 80012ea:	4013      	ands	r3, r2
 80012ec:	2b04      	cmp	r3, #4
 80012ee:	d000      	beq.n	80012f2 <__aeabi_fsub+0x31e>
 80012f0:	e6bf      	b.n	8001072 <__aeabi_fsub+0x9e>
 80012f2:	4663      	mov	r3, ip
 80012f4:	015b      	lsls	r3, r3, #5
 80012f6:	d500      	bpl.n	80012fa <__aeabi_fsub+0x326>
 80012f8:	e6c2      	b.n	8001080 <__aeabi_fsub+0xac>
 80012fa:	4663      	mov	r3, ip
 80012fc:	08df      	lsrs	r7, r3, #3
 80012fe:	002b      	movs	r3, r5
 8001300:	e6e3      	b.n	80010ca <__aeabi_fsub+0xf6>
 8001302:	1b53      	subs	r3, r2, r5
 8001304:	2d00      	cmp	r5, #0
 8001306:	d100      	bne.n	800130a <__aeabi_fsub+0x336>
 8001308:	e6f4      	b.n	80010f4 <__aeabi_fsub+0x120>
 800130a:	2080      	movs	r0, #128	@ 0x80
 800130c:	4664      	mov	r4, ip
 800130e:	04c0      	lsls	r0, r0, #19
 8001310:	4304      	orrs	r4, r0
 8001312:	46a4      	mov	ip, r4
 8001314:	0034      	movs	r4, r6
 8001316:	2001      	movs	r0, #1
 8001318:	2b1b      	cmp	r3, #27
 800131a:	dc09      	bgt.n	8001330 <__aeabi_fsub+0x35c>
 800131c:	2520      	movs	r5, #32
 800131e:	4660      	mov	r0, ip
 8001320:	40d8      	lsrs	r0, r3
 8001322:	1aeb      	subs	r3, r5, r3
 8001324:	4665      	mov	r5, ip
 8001326:	409d      	lsls	r5, r3
 8001328:	002b      	movs	r3, r5
 800132a:	1e5d      	subs	r5, r3, #1
 800132c:	41ab      	sbcs	r3, r5
 800132e:	4318      	orrs	r0, r3
 8001330:	1a0b      	subs	r3, r1, r0
 8001332:	469c      	mov	ip, r3
 8001334:	0015      	movs	r5, r2
 8001336:	e680      	b.n	800103a <__aeabi_fsub+0x66>
 8001338:	fbffffff 	.word	0xfbffffff
 800133c:	7dffffff 	.word	0x7dffffff
 8001340:	22fe      	movs	r2, #254	@ 0xfe
 8001342:	1c6b      	adds	r3, r5, #1
 8001344:	4213      	tst	r3, r2
 8001346:	d0a3      	beq.n	8001290 <__aeabi_fsub+0x2bc>
 8001348:	2bff      	cmp	r3, #255	@ 0xff
 800134a:	d100      	bne.n	800134e <__aeabi_fsub+0x37a>
 800134c:	e69c      	b.n	8001088 <__aeabi_fsub+0xb4>
 800134e:	4461      	add	r1, ip
 8001350:	0849      	lsrs	r1, r1, #1
 8001352:	074a      	lsls	r2, r1, #29
 8001354:	d049      	beq.n	80013ea <__aeabi_fsub+0x416>
 8001356:	220f      	movs	r2, #15
 8001358:	400a      	ands	r2, r1
 800135a:	2a04      	cmp	r2, #4
 800135c:	d045      	beq.n	80013ea <__aeabi_fsub+0x416>
 800135e:	1d0a      	adds	r2, r1, #4
 8001360:	4694      	mov	ip, r2
 8001362:	e6ad      	b.n	80010c0 <__aeabi_fsub+0xec>
 8001364:	2d00      	cmp	r5, #0
 8001366:	d100      	bne.n	800136a <__aeabi_fsub+0x396>
 8001368:	e776      	b.n	8001258 <__aeabi_fsub+0x284>
 800136a:	e68d      	b.n	8001088 <__aeabi_fsub+0xb4>
 800136c:	0034      	movs	r4, r6
 800136e:	20ff      	movs	r0, #255	@ 0xff
 8001370:	2200      	movs	r2, #0
 8001372:	e68b      	b.n	800108c <__aeabi_fsub+0xb8>
 8001374:	4663      	mov	r3, ip
 8001376:	2401      	movs	r4, #1
 8001378:	1acf      	subs	r7, r1, r3
 800137a:	4034      	ands	r4, r6
 800137c:	e664      	b.n	8001048 <__aeabi_fsub+0x74>
 800137e:	4461      	add	r1, ip
 8001380:	014b      	lsls	r3, r1, #5
 8001382:	d56d      	bpl.n	8001460 <__aeabi_fsub+0x48c>
 8001384:	0848      	lsrs	r0, r1, #1
 8001386:	4944      	ldr	r1, [pc, #272]	@ (8001498 <__aeabi_fsub+0x4c4>)
 8001388:	4001      	ands	r1, r0
 800138a:	0743      	lsls	r3, r0, #29
 800138c:	d02c      	beq.n	80013e8 <__aeabi_fsub+0x414>
 800138e:	230f      	movs	r3, #15
 8001390:	4003      	ands	r3, r0
 8001392:	2b04      	cmp	r3, #4
 8001394:	d028      	beq.n	80013e8 <__aeabi_fsub+0x414>
 8001396:	1d0b      	adds	r3, r1, #4
 8001398:	469c      	mov	ip, r3
 800139a:	2302      	movs	r3, #2
 800139c:	e690      	b.n	80010c0 <__aeabi_fsub+0xec>
 800139e:	2900      	cmp	r1, #0
 80013a0:	d100      	bne.n	80013a4 <__aeabi_fsub+0x3d0>
 80013a2:	e72b      	b.n	80011fc <__aeabi_fsub+0x228>
 80013a4:	2380      	movs	r3, #128	@ 0x80
 80013a6:	03db      	lsls	r3, r3, #15
 80013a8:	429f      	cmp	r7, r3
 80013aa:	d200      	bcs.n	80013ae <__aeabi_fsub+0x3da>
 80013ac:	e726      	b.n	80011fc <__aeabi_fsub+0x228>
 80013ae:	4298      	cmp	r0, r3
 80013b0:	d300      	bcc.n	80013b4 <__aeabi_fsub+0x3e0>
 80013b2:	e723      	b.n	80011fc <__aeabi_fsub+0x228>
 80013b4:	2401      	movs	r4, #1
 80013b6:	4034      	ands	r4, r6
 80013b8:	0007      	movs	r7, r0
 80013ba:	e71f      	b.n	80011fc <__aeabi_fsub+0x228>
 80013bc:	0034      	movs	r4, r6
 80013be:	468c      	mov	ip, r1
 80013c0:	e67e      	b.n	80010c0 <__aeabi_fsub+0xec>
 80013c2:	2301      	movs	r3, #1
 80013c4:	08cf      	lsrs	r7, r1, #3
 80013c6:	e680      	b.n	80010ca <__aeabi_fsub+0xf6>
 80013c8:	2300      	movs	r3, #0
 80013ca:	e67e      	b.n	80010ca <__aeabi_fsub+0xf6>
 80013cc:	2020      	movs	r0, #32
 80013ce:	4665      	mov	r5, ip
 80013d0:	1b80      	subs	r0, r0, r6
 80013d2:	4085      	lsls	r5, r0
 80013d4:	4663      	mov	r3, ip
 80013d6:	0028      	movs	r0, r5
 80013d8:	40f3      	lsrs	r3, r6
 80013da:	1e45      	subs	r5, r0, #1
 80013dc:	41a8      	sbcs	r0, r5
 80013de:	4303      	orrs	r3, r0
 80013e0:	469c      	mov	ip, r3
 80013e2:	0015      	movs	r5, r2
 80013e4:	448c      	add	ip, r1
 80013e6:	e76d      	b.n	80012c4 <__aeabi_fsub+0x2f0>
 80013e8:	2302      	movs	r3, #2
 80013ea:	08cf      	lsrs	r7, r1, #3
 80013ec:	e66d      	b.n	80010ca <__aeabi_fsub+0xf6>
 80013ee:	1b0f      	subs	r7, r1, r4
 80013f0:	017b      	lsls	r3, r7, #5
 80013f2:	d528      	bpl.n	8001446 <__aeabi_fsub+0x472>
 80013f4:	01bf      	lsls	r7, r7, #6
 80013f6:	09bf      	lsrs	r7, r7, #6
 80013f8:	0038      	movs	r0, r7
 80013fa:	f002 f96f 	bl	80036dc <__clzsi2>
 80013fe:	003b      	movs	r3, r7
 8001400:	3805      	subs	r0, #5
 8001402:	4083      	lsls	r3, r0
 8001404:	0034      	movs	r4, r6
 8001406:	2501      	movs	r5, #1
 8001408:	e6ca      	b.n	80011a0 <__aeabi_fsub+0x1cc>
 800140a:	2900      	cmp	r1, #0
 800140c:	d100      	bne.n	8001410 <__aeabi_fsub+0x43c>
 800140e:	e6b5      	b.n	800117c <__aeabi_fsub+0x1a8>
 8001410:	2401      	movs	r4, #1
 8001412:	0007      	movs	r7, r0
 8001414:	4034      	ands	r4, r6
 8001416:	e658      	b.n	80010ca <__aeabi_fsub+0xf6>
 8001418:	4663      	mov	r3, ip
 800141a:	2b00      	cmp	r3, #0
 800141c:	d100      	bne.n	8001420 <__aeabi_fsub+0x44c>
 800141e:	e6e9      	b.n	80011f4 <__aeabi_fsub+0x220>
 8001420:	2900      	cmp	r1, #0
 8001422:	d100      	bne.n	8001426 <__aeabi_fsub+0x452>
 8001424:	e6ea      	b.n	80011fc <__aeabi_fsub+0x228>
 8001426:	2380      	movs	r3, #128	@ 0x80
 8001428:	03db      	lsls	r3, r3, #15
 800142a:	429f      	cmp	r7, r3
 800142c:	d200      	bcs.n	8001430 <__aeabi_fsub+0x45c>
 800142e:	e6e5      	b.n	80011fc <__aeabi_fsub+0x228>
 8001430:	4298      	cmp	r0, r3
 8001432:	d300      	bcc.n	8001436 <__aeabi_fsub+0x462>
 8001434:	e6e2      	b.n	80011fc <__aeabi_fsub+0x228>
 8001436:	0007      	movs	r7, r0
 8001438:	e6e0      	b.n	80011fc <__aeabi_fsub+0x228>
 800143a:	2900      	cmp	r1, #0
 800143c:	d100      	bne.n	8001440 <__aeabi_fsub+0x46c>
 800143e:	e69e      	b.n	800117e <__aeabi_fsub+0x1aa>
 8001440:	2300      	movs	r3, #0
 8001442:	08cf      	lsrs	r7, r1, #3
 8001444:	e641      	b.n	80010ca <__aeabi_fsub+0xf6>
 8001446:	0034      	movs	r4, r6
 8001448:	2301      	movs	r3, #1
 800144a:	08ff      	lsrs	r7, r7, #3
 800144c:	e63d      	b.n	80010ca <__aeabi_fsub+0xf6>
 800144e:	2f00      	cmp	r7, #0
 8001450:	d100      	bne.n	8001454 <__aeabi_fsub+0x480>
 8001452:	e693      	b.n	800117c <__aeabi_fsub+0x1a8>
 8001454:	2300      	movs	r3, #0
 8001456:	08ff      	lsrs	r7, r7, #3
 8001458:	e637      	b.n	80010ca <__aeabi_fsub+0xf6>
 800145a:	2300      	movs	r3, #0
 800145c:	08d7      	lsrs	r7, r2, #3
 800145e:	e634      	b.n	80010ca <__aeabi_fsub+0xf6>
 8001460:	2301      	movs	r3, #1
 8001462:	08cf      	lsrs	r7, r1, #3
 8001464:	e631      	b.n	80010ca <__aeabi_fsub+0xf6>
 8001466:	2280      	movs	r2, #128	@ 0x80
 8001468:	000b      	movs	r3, r1
 800146a:	04d2      	lsls	r2, r2, #19
 800146c:	2001      	movs	r0, #1
 800146e:	4013      	ands	r3, r2
 8001470:	4211      	tst	r1, r2
 8001472:	d000      	beq.n	8001476 <__aeabi_fsub+0x4a2>
 8001474:	e6ae      	b.n	80011d4 <__aeabi_fsub+0x200>
 8001476:	08cf      	lsrs	r7, r1, #3
 8001478:	e627      	b.n	80010ca <__aeabi_fsub+0xf6>
 800147a:	2b00      	cmp	r3, #0
 800147c:	d100      	bne.n	8001480 <__aeabi_fsub+0x4ac>
 800147e:	e75f      	b.n	8001340 <__aeabi_fsub+0x36c>
 8001480:	1b56      	subs	r6, r2, r5
 8001482:	2d00      	cmp	r5, #0
 8001484:	d101      	bne.n	800148a <__aeabi_fsub+0x4b6>
 8001486:	0033      	movs	r3, r6
 8001488:	e6e7      	b.n	800125a <__aeabi_fsub+0x286>
 800148a:	2380      	movs	r3, #128	@ 0x80
 800148c:	4660      	mov	r0, ip
 800148e:	04db      	lsls	r3, r3, #19
 8001490:	4318      	orrs	r0, r3
 8001492:	4684      	mov	ip, r0
 8001494:	e6eb      	b.n	800126e <__aeabi_fsub+0x29a>
 8001496:	46c0      	nop			@ (mov r8, r8)
 8001498:	7dffffff 	.word	0x7dffffff

0800149c <__aeabi_f2iz>:
 800149c:	0241      	lsls	r1, r0, #9
 800149e:	0042      	lsls	r2, r0, #1
 80014a0:	0fc3      	lsrs	r3, r0, #31
 80014a2:	0a49      	lsrs	r1, r1, #9
 80014a4:	2000      	movs	r0, #0
 80014a6:	0e12      	lsrs	r2, r2, #24
 80014a8:	2a7e      	cmp	r2, #126	@ 0x7e
 80014aa:	dd03      	ble.n	80014b4 <__aeabi_f2iz+0x18>
 80014ac:	2a9d      	cmp	r2, #157	@ 0x9d
 80014ae:	dd02      	ble.n	80014b6 <__aeabi_f2iz+0x1a>
 80014b0:	4a09      	ldr	r2, [pc, #36]	@ (80014d8 <__aeabi_f2iz+0x3c>)
 80014b2:	1898      	adds	r0, r3, r2
 80014b4:	4770      	bx	lr
 80014b6:	2080      	movs	r0, #128	@ 0x80
 80014b8:	0400      	lsls	r0, r0, #16
 80014ba:	4301      	orrs	r1, r0
 80014bc:	2a95      	cmp	r2, #149	@ 0x95
 80014be:	dc07      	bgt.n	80014d0 <__aeabi_f2iz+0x34>
 80014c0:	2096      	movs	r0, #150	@ 0x96
 80014c2:	1a82      	subs	r2, r0, r2
 80014c4:	40d1      	lsrs	r1, r2
 80014c6:	4248      	negs	r0, r1
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1f3      	bne.n	80014b4 <__aeabi_f2iz+0x18>
 80014cc:	0008      	movs	r0, r1
 80014ce:	e7f1      	b.n	80014b4 <__aeabi_f2iz+0x18>
 80014d0:	3a96      	subs	r2, #150	@ 0x96
 80014d2:	4091      	lsls	r1, r2
 80014d4:	e7f7      	b.n	80014c6 <__aeabi_f2iz+0x2a>
 80014d6:	46c0      	nop			@ (mov r8, r8)
 80014d8:	7fffffff 	.word	0x7fffffff

080014dc <__aeabi_i2f>:
 80014dc:	b570      	push	{r4, r5, r6, lr}
 80014de:	2800      	cmp	r0, #0
 80014e0:	d012      	beq.n	8001508 <__aeabi_i2f+0x2c>
 80014e2:	17c3      	asrs	r3, r0, #31
 80014e4:	18c5      	adds	r5, r0, r3
 80014e6:	405d      	eors	r5, r3
 80014e8:	0fc4      	lsrs	r4, r0, #31
 80014ea:	0028      	movs	r0, r5
 80014ec:	f002 f8f6 	bl	80036dc <__clzsi2>
 80014f0:	239e      	movs	r3, #158	@ 0x9e
 80014f2:	1a1b      	subs	r3, r3, r0
 80014f4:	2b96      	cmp	r3, #150	@ 0x96
 80014f6:	dc0f      	bgt.n	8001518 <__aeabi_i2f+0x3c>
 80014f8:	2808      	cmp	r0, #8
 80014fa:	d038      	beq.n	800156e <__aeabi_i2f+0x92>
 80014fc:	3808      	subs	r0, #8
 80014fe:	4085      	lsls	r5, r0
 8001500:	026d      	lsls	r5, r5, #9
 8001502:	0a6d      	lsrs	r5, r5, #9
 8001504:	b2d8      	uxtb	r0, r3
 8001506:	e002      	b.n	800150e <__aeabi_i2f+0x32>
 8001508:	2400      	movs	r4, #0
 800150a:	2000      	movs	r0, #0
 800150c:	2500      	movs	r5, #0
 800150e:	05c0      	lsls	r0, r0, #23
 8001510:	4328      	orrs	r0, r5
 8001512:	07e4      	lsls	r4, r4, #31
 8001514:	4320      	orrs	r0, r4
 8001516:	bd70      	pop	{r4, r5, r6, pc}
 8001518:	2b99      	cmp	r3, #153	@ 0x99
 800151a:	dc14      	bgt.n	8001546 <__aeabi_i2f+0x6a>
 800151c:	1f42      	subs	r2, r0, #5
 800151e:	4095      	lsls	r5, r2
 8001520:	002a      	movs	r2, r5
 8001522:	4915      	ldr	r1, [pc, #84]	@ (8001578 <__aeabi_i2f+0x9c>)
 8001524:	4011      	ands	r1, r2
 8001526:	0755      	lsls	r5, r2, #29
 8001528:	d01c      	beq.n	8001564 <__aeabi_i2f+0x88>
 800152a:	250f      	movs	r5, #15
 800152c:	402a      	ands	r2, r5
 800152e:	2a04      	cmp	r2, #4
 8001530:	d018      	beq.n	8001564 <__aeabi_i2f+0x88>
 8001532:	3104      	adds	r1, #4
 8001534:	08ca      	lsrs	r2, r1, #3
 8001536:	0149      	lsls	r1, r1, #5
 8001538:	d515      	bpl.n	8001566 <__aeabi_i2f+0x8a>
 800153a:	239f      	movs	r3, #159	@ 0x9f
 800153c:	0252      	lsls	r2, r2, #9
 800153e:	1a18      	subs	r0, r3, r0
 8001540:	0a55      	lsrs	r5, r2, #9
 8001542:	b2c0      	uxtb	r0, r0
 8001544:	e7e3      	b.n	800150e <__aeabi_i2f+0x32>
 8001546:	2205      	movs	r2, #5
 8001548:	0029      	movs	r1, r5
 800154a:	1a12      	subs	r2, r2, r0
 800154c:	40d1      	lsrs	r1, r2
 800154e:	0002      	movs	r2, r0
 8001550:	321b      	adds	r2, #27
 8001552:	4095      	lsls	r5, r2
 8001554:	002a      	movs	r2, r5
 8001556:	1e55      	subs	r5, r2, #1
 8001558:	41aa      	sbcs	r2, r5
 800155a:	430a      	orrs	r2, r1
 800155c:	4906      	ldr	r1, [pc, #24]	@ (8001578 <__aeabi_i2f+0x9c>)
 800155e:	4011      	ands	r1, r2
 8001560:	0755      	lsls	r5, r2, #29
 8001562:	d1e2      	bne.n	800152a <__aeabi_i2f+0x4e>
 8001564:	08ca      	lsrs	r2, r1, #3
 8001566:	0252      	lsls	r2, r2, #9
 8001568:	0a55      	lsrs	r5, r2, #9
 800156a:	b2d8      	uxtb	r0, r3
 800156c:	e7cf      	b.n	800150e <__aeabi_i2f+0x32>
 800156e:	026d      	lsls	r5, r5, #9
 8001570:	0a6d      	lsrs	r5, r5, #9
 8001572:	308e      	adds	r0, #142	@ 0x8e
 8001574:	e7cb      	b.n	800150e <__aeabi_i2f+0x32>
 8001576:	46c0      	nop			@ (mov r8, r8)
 8001578:	fbffffff 	.word	0xfbffffff

0800157c <__aeabi_ui2f>:
 800157c:	b510      	push	{r4, lr}
 800157e:	1e04      	subs	r4, r0, #0
 8001580:	d00d      	beq.n	800159e <__aeabi_ui2f+0x22>
 8001582:	f002 f8ab 	bl	80036dc <__clzsi2>
 8001586:	239e      	movs	r3, #158	@ 0x9e
 8001588:	1a1b      	subs	r3, r3, r0
 800158a:	2b96      	cmp	r3, #150	@ 0x96
 800158c:	dc0c      	bgt.n	80015a8 <__aeabi_ui2f+0x2c>
 800158e:	2808      	cmp	r0, #8
 8001590:	d034      	beq.n	80015fc <__aeabi_ui2f+0x80>
 8001592:	3808      	subs	r0, #8
 8001594:	4084      	lsls	r4, r0
 8001596:	0264      	lsls	r4, r4, #9
 8001598:	0a64      	lsrs	r4, r4, #9
 800159a:	b2d8      	uxtb	r0, r3
 800159c:	e001      	b.n	80015a2 <__aeabi_ui2f+0x26>
 800159e:	2000      	movs	r0, #0
 80015a0:	2400      	movs	r4, #0
 80015a2:	05c0      	lsls	r0, r0, #23
 80015a4:	4320      	orrs	r0, r4
 80015a6:	bd10      	pop	{r4, pc}
 80015a8:	2b99      	cmp	r3, #153	@ 0x99
 80015aa:	dc13      	bgt.n	80015d4 <__aeabi_ui2f+0x58>
 80015ac:	1f42      	subs	r2, r0, #5
 80015ae:	4094      	lsls	r4, r2
 80015b0:	4a14      	ldr	r2, [pc, #80]	@ (8001604 <__aeabi_ui2f+0x88>)
 80015b2:	4022      	ands	r2, r4
 80015b4:	0761      	lsls	r1, r4, #29
 80015b6:	d01c      	beq.n	80015f2 <__aeabi_ui2f+0x76>
 80015b8:	210f      	movs	r1, #15
 80015ba:	4021      	ands	r1, r4
 80015bc:	2904      	cmp	r1, #4
 80015be:	d018      	beq.n	80015f2 <__aeabi_ui2f+0x76>
 80015c0:	3204      	adds	r2, #4
 80015c2:	08d4      	lsrs	r4, r2, #3
 80015c4:	0152      	lsls	r2, r2, #5
 80015c6:	d515      	bpl.n	80015f4 <__aeabi_ui2f+0x78>
 80015c8:	239f      	movs	r3, #159	@ 0x9f
 80015ca:	0264      	lsls	r4, r4, #9
 80015cc:	1a18      	subs	r0, r3, r0
 80015ce:	0a64      	lsrs	r4, r4, #9
 80015d0:	b2c0      	uxtb	r0, r0
 80015d2:	e7e6      	b.n	80015a2 <__aeabi_ui2f+0x26>
 80015d4:	0002      	movs	r2, r0
 80015d6:	0021      	movs	r1, r4
 80015d8:	321b      	adds	r2, #27
 80015da:	4091      	lsls	r1, r2
 80015dc:	000a      	movs	r2, r1
 80015de:	1e51      	subs	r1, r2, #1
 80015e0:	418a      	sbcs	r2, r1
 80015e2:	2105      	movs	r1, #5
 80015e4:	1a09      	subs	r1, r1, r0
 80015e6:	40cc      	lsrs	r4, r1
 80015e8:	4314      	orrs	r4, r2
 80015ea:	4a06      	ldr	r2, [pc, #24]	@ (8001604 <__aeabi_ui2f+0x88>)
 80015ec:	4022      	ands	r2, r4
 80015ee:	0761      	lsls	r1, r4, #29
 80015f0:	d1e2      	bne.n	80015b8 <__aeabi_ui2f+0x3c>
 80015f2:	08d4      	lsrs	r4, r2, #3
 80015f4:	0264      	lsls	r4, r4, #9
 80015f6:	0a64      	lsrs	r4, r4, #9
 80015f8:	b2d8      	uxtb	r0, r3
 80015fa:	e7d2      	b.n	80015a2 <__aeabi_ui2f+0x26>
 80015fc:	0264      	lsls	r4, r4, #9
 80015fe:	0a64      	lsrs	r4, r4, #9
 8001600:	308e      	adds	r0, #142	@ 0x8e
 8001602:	e7ce      	b.n	80015a2 <__aeabi_ui2f+0x26>
 8001604:	fbffffff 	.word	0xfbffffff

08001608 <__aeabi_dadd>:
 8001608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800160a:	464f      	mov	r7, r9
 800160c:	4646      	mov	r6, r8
 800160e:	46d6      	mov	lr, sl
 8001610:	b5c0      	push	{r6, r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	9000      	str	r0, [sp, #0]
 8001616:	9101      	str	r1, [sp, #4]
 8001618:	030e      	lsls	r6, r1, #12
 800161a:	004c      	lsls	r4, r1, #1
 800161c:	0fcd      	lsrs	r5, r1, #31
 800161e:	0a71      	lsrs	r1, r6, #9
 8001620:	9e00      	ldr	r6, [sp, #0]
 8001622:	005f      	lsls	r7, r3, #1
 8001624:	0f76      	lsrs	r6, r6, #29
 8001626:	430e      	orrs	r6, r1
 8001628:	9900      	ldr	r1, [sp, #0]
 800162a:	9200      	str	r2, [sp, #0]
 800162c:	9301      	str	r3, [sp, #4]
 800162e:	00c9      	lsls	r1, r1, #3
 8001630:	4689      	mov	r9, r1
 8001632:	0319      	lsls	r1, r3, #12
 8001634:	0d7b      	lsrs	r3, r7, #21
 8001636:	4698      	mov	r8, r3
 8001638:	9b01      	ldr	r3, [sp, #4]
 800163a:	0a49      	lsrs	r1, r1, #9
 800163c:	0fdb      	lsrs	r3, r3, #31
 800163e:	469c      	mov	ip, r3
 8001640:	9b00      	ldr	r3, [sp, #0]
 8001642:	9a00      	ldr	r2, [sp, #0]
 8001644:	0f5b      	lsrs	r3, r3, #29
 8001646:	430b      	orrs	r3, r1
 8001648:	4641      	mov	r1, r8
 800164a:	0d64      	lsrs	r4, r4, #21
 800164c:	00d2      	lsls	r2, r2, #3
 800164e:	1a61      	subs	r1, r4, r1
 8001650:	4565      	cmp	r5, ip
 8001652:	d100      	bne.n	8001656 <__aeabi_dadd+0x4e>
 8001654:	e0a6      	b.n	80017a4 <__aeabi_dadd+0x19c>
 8001656:	2900      	cmp	r1, #0
 8001658:	dd72      	ble.n	8001740 <__aeabi_dadd+0x138>
 800165a:	4647      	mov	r7, r8
 800165c:	2f00      	cmp	r7, #0
 800165e:	d100      	bne.n	8001662 <__aeabi_dadd+0x5a>
 8001660:	e0dd      	b.n	800181e <__aeabi_dadd+0x216>
 8001662:	4fcc      	ldr	r7, [pc, #816]	@ (8001994 <__aeabi_dadd+0x38c>)
 8001664:	42bc      	cmp	r4, r7
 8001666:	d100      	bne.n	800166a <__aeabi_dadd+0x62>
 8001668:	e19a      	b.n	80019a0 <__aeabi_dadd+0x398>
 800166a:	2701      	movs	r7, #1
 800166c:	2938      	cmp	r1, #56	@ 0x38
 800166e:	dc17      	bgt.n	80016a0 <__aeabi_dadd+0x98>
 8001670:	2780      	movs	r7, #128	@ 0x80
 8001672:	043f      	lsls	r7, r7, #16
 8001674:	433b      	orrs	r3, r7
 8001676:	291f      	cmp	r1, #31
 8001678:	dd00      	ble.n	800167c <__aeabi_dadd+0x74>
 800167a:	e1dd      	b.n	8001a38 <__aeabi_dadd+0x430>
 800167c:	2720      	movs	r7, #32
 800167e:	1a78      	subs	r0, r7, r1
 8001680:	001f      	movs	r7, r3
 8001682:	4087      	lsls	r7, r0
 8001684:	46ba      	mov	sl, r7
 8001686:	0017      	movs	r7, r2
 8001688:	40cf      	lsrs	r7, r1
 800168a:	4684      	mov	ip, r0
 800168c:	0038      	movs	r0, r7
 800168e:	4657      	mov	r7, sl
 8001690:	4307      	orrs	r7, r0
 8001692:	4660      	mov	r0, ip
 8001694:	4082      	lsls	r2, r0
 8001696:	40cb      	lsrs	r3, r1
 8001698:	1e50      	subs	r0, r2, #1
 800169a:	4182      	sbcs	r2, r0
 800169c:	1af6      	subs	r6, r6, r3
 800169e:	4317      	orrs	r7, r2
 80016a0:	464b      	mov	r3, r9
 80016a2:	1bdf      	subs	r7, r3, r7
 80016a4:	45b9      	cmp	r9, r7
 80016a6:	4180      	sbcs	r0, r0
 80016a8:	4240      	negs	r0, r0
 80016aa:	1a36      	subs	r6, r6, r0
 80016ac:	0233      	lsls	r3, r6, #8
 80016ae:	d400      	bmi.n	80016b2 <__aeabi_dadd+0xaa>
 80016b0:	e0ff      	b.n	80018b2 <__aeabi_dadd+0x2aa>
 80016b2:	0276      	lsls	r6, r6, #9
 80016b4:	0a76      	lsrs	r6, r6, #9
 80016b6:	2e00      	cmp	r6, #0
 80016b8:	d100      	bne.n	80016bc <__aeabi_dadd+0xb4>
 80016ba:	e13c      	b.n	8001936 <__aeabi_dadd+0x32e>
 80016bc:	0030      	movs	r0, r6
 80016be:	f002 f80d 	bl	80036dc <__clzsi2>
 80016c2:	0003      	movs	r3, r0
 80016c4:	3b08      	subs	r3, #8
 80016c6:	2120      	movs	r1, #32
 80016c8:	0038      	movs	r0, r7
 80016ca:	1aca      	subs	r2, r1, r3
 80016cc:	40d0      	lsrs	r0, r2
 80016ce:	409e      	lsls	r6, r3
 80016d0:	0002      	movs	r2, r0
 80016d2:	409f      	lsls	r7, r3
 80016d4:	4332      	orrs	r2, r6
 80016d6:	429c      	cmp	r4, r3
 80016d8:	dd00      	ble.n	80016dc <__aeabi_dadd+0xd4>
 80016da:	e1a6      	b.n	8001a2a <__aeabi_dadd+0x422>
 80016dc:	1b18      	subs	r0, r3, r4
 80016de:	3001      	adds	r0, #1
 80016e0:	1a09      	subs	r1, r1, r0
 80016e2:	003e      	movs	r6, r7
 80016e4:	408f      	lsls	r7, r1
 80016e6:	40c6      	lsrs	r6, r0
 80016e8:	1e7b      	subs	r3, r7, #1
 80016ea:	419f      	sbcs	r7, r3
 80016ec:	0013      	movs	r3, r2
 80016ee:	408b      	lsls	r3, r1
 80016f0:	4337      	orrs	r7, r6
 80016f2:	431f      	orrs	r7, r3
 80016f4:	40c2      	lsrs	r2, r0
 80016f6:	003b      	movs	r3, r7
 80016f8:	0016      	movs	r6, r2
 80016fa:	2400      	movs	r4, #0
 80016fc:	4313      	orrs	r3, r2
 80016fe:	d100      	bne.n	8001702 <__aeabi_dadd+0xfa>
 8001700:	e1df      	b.n	8001ac2 <__aeabi_dadd+0x4ba>
 8001702:	077b      	lsls	r3, r7, #29
 8001704:	d100      	bne.n	8001708 <__aeabi_dadd+0x100>
 8001706:	e332      	b.n	8001d6e <__aeabi_dadd+0x766>
 8001708:	230f      	movs	r3, #15
 800170a:	003a      	movs	r2, r7
 800170c:	403b      	ands	r3, r7
 800170e:	2b04      	cmp	r3, #4
 8001710:	d004      	beq.n	800171c <__aeabi_dadd+0x114>
 8001712:	1d3a      	adds	r2, r7, #4
 8001714:	42ba      	cmp	r2, r7
 8001716:	41bf      	sbcs	r7, r7
 8001718:	427f      	negs	r7, r7
 800171a:	19f6      	adds	r6, r6, r7
 800171c:	0233      	lsls	r3, r6, #8
 800171e:	d400      	bmi.n	8001722 <__aeabi_dadd+0x11a>
 8001720:	e323      	b.n	8001d6a <__aeabi_dadd+0x762>
 8001722:	4b9c      	ldr	r3, [pc, #624]	@ (8001994 <__aeabi_dadd+0x38c>)
 8001724:	3401      	adds	r4, #1
 8001726:	429c      	cmp	r4, r3
 8001728:	d100      	bne.n	800172c <__aeabi_dadd+0x124>
 800172a:	e0b4      	b.n	8001896 <__aeabi_dadd+0x28e>
 800172c:	4b9a      	ldr	r3, [pc, #616]	@ (8001998 <__aeabi_dadd+0x390>)
 800172e:	0564      	lsls	r4, r4, #21
 8001730:	401e      	ands	r6, r3
 8001732:	0d64      	lsrs	r4, r4, #21
 8001734:	0777      	lsls	r7, r6, #29
 8001736:	08d2      	lsrs	r2, r2, #3
 8001738:	0276      	lsls	r6, r6, #9
 800173a:	4317      	orrs	r7, r2
 800173c:	0b36      	lsrs	r6, r6, #12
 800173e:	e0ac      	b.n	800189a <__aeabi_dadd+0x292>
 8001740:	2900      	cmp	r1, #0
 8001742:	d100      	bne.n	8001746 <__aeabi_dadd+0x13e>
 8001744:	e07e      	b.n	8001844 <__aeabi_dadd+0x23c>
 8001746:	4641      	mov	r1, r8
 8001748:	1b09      	subs	r1, r1, r4
 800174a:	2c00      	cmp	r4, #0
 800174c:	d000      	beq.n	8001750 <__aeabi_dadd+0x148>
 800174e:	e160      	b.n	8001a12 <__aeabi_dadd+0x40a>
 8001750:	0034      	movs	r4, r6
 8001752:	4648      	mov	r0, r9
 8001754:	4304      	orrs	r4, r0
 8001756:	d100      	bne.n	800175a <__aeabi_dadd+0x152>
 8001758:	e1c9      	b.n	8001aee <__aeabi_dadd+0x4e6>
 800175a:	1e4c      	subs	r4, r1, #1
 800175c:	2901      	cmp	r1, #1
 800175e:	d100      	bne.n	8001762 <__aeabi_dadd+0x15a>
 8001760:	e22e      	b.n	8001bc0 <__aeabi_dadd+0x5b8>
 8001762:	4d8c      	ldr	r5, [pc, #560]	@ (8001994 <__aeabi_dadd+0x38c>)
 8001764:	42a9      	cmp	r1, r5
 8001766:	d100      	bne.n	800176a <__aeabi_dadd+0x162>
 8001768:	e224      	b.n	8001bb4 <__aeabi_dadd+0x5ac>
 800176a:	2701      	movs	r7, #1
 800176c:	2c38      	cmp	r4, #56	@ 0x38
 800176e:	dc11      	bgt.n	8001794 <__aeabi_dadd+0x18c>
 8001770:	0021      	movs	r1, r4
 8001772:	291f      	cmp	r1, #31
 8001774:	dd00      	ble.n	8001778 <__aeabi_dadd+0x170>
 8001776:	e20b      	b.n	8001b90 <__aeabi_dadd+0x588>
 8001778:	2420      	movs	r4, #32
 800177a:	0037      	movs	r7, r6
 800177c:	4648      	mov	r0, r9
 800177e:	1a64      	subs	r4, r4, r1
 8001780:	40a7      	lsls	r7, r4
 8001782:	40c8      	lsrs	r0, r1
 8001784:	4307      	orrs	r7, r0
 8001786:	4648      	mov	r0, r9
 8001788:	40a0      	lsls	r0, r4
 800178a:	40ce      	lsrs	r6, r1
 800178c:	1e44      	subs	r4, r0, #1
 800178e:	41a0      	sbcs	r0, r4
 8001790:	1b9b      	subs	r3, r3, r6
 8001792:	4307      	orrs	r7, r0
 8001794:	1bd7      	subs	r7, r2, r7
 8001796:	42ba      	cmp	r2, r7
 8001798:	4192      	sbcs	r2, r2
 800179a:	4252      	negs	r2, r2
 800179c:	4665      	mov	r5, ip
 800179e:	4644      	mov	r4, r8
 80017a0:	1a9e      	subs	r6, r3, r2
 80017a2:	e783      	b.n	80016ac <__aeabi_dadd+0xa4>
 80017a4:	2900      	cmp	r1, #0
 80017a6:	dc00      	bgt.n	80017aa <__aeabi_dadd+0x1a2>
 80017a8:	e09c      	b.n	80018e4 <__aeabi_dadd+0x2dc>
 80017aa:	4647      	mov	r7, r8
 80017ac:	2f00      	cmp	r7, #0
 80017ae:	d167      	bne.n	8001880 <__aeabi_dadd+0x278>
 80017b0:	001f      	movs	r7, r3
 80017b2:	4317      	orrs	r7, r2
 80017b4:	d100      	bne.n	80017b8 <__aeabi_dadd+0x1b0>
 80017b6:	e0e4      	b.n	8001982 <__aeabi_dadd+0x37a>
 80017b8:	1e48      	subs	r0, r1, #1
 80017ba:	2901      	cmp	r1, #1
 80017bc:	d100      	bne.n	80017c0 <__aeabi_dadd+0x1b8>
 80017be:	e19b      	b.n	8001af8 <__aeabi_dadd+0x4f0>
 80017c0:	4f74      	ldr	r7, [pc, #464]	@ (8001994 <__aeabi_dadd+0x38c>)
 80017c2:	42b9      	cmp	r1, r7
 80017c4:	d100      	bne.n	80017c8 <__aeabi_dadd+0x1c0>
 80017c6:	e0eb      	b.n	80019a0 <__aeabi_dadd+0x398>
 80017c8:	2701      	movs	r7, #1
 80017ca:	0001      	movs	r1, r0
 80017cc:	2838      	cmp	r0, #56	@ 0x38
 80017ce:	dc11      	bgt.n	80017f4 <__aeabi_dadd+0x1ec>
 80017d0:	291f      	cmp	r1, #31
 80017d2:	dd00      	ble.n	80017d6 <__aeabi_dadd+0x1ce>
 80017d4:	e1c7      	b.n	8001b66 <__aeabi_dadd+0x55e>
 80017d6:	2720      	movs	r7, #32
 80017d8:	1a78      	subs	r0, r7, r1
 80017da:	001f      	movs	r7, r3
 80017dc:	4684      	mov	ip, r0
 80017de:	4087      	lsls	r7, r0
 80017e0:	0010      	movs	r0, r2
 80017e2:	40c8      	lsrs	r0, r1
 80017e4:	4307      	orrs	r7, r0
 80017e6:	4660      	mov	r0, ip
 80017e8:	4082      	lsls	r2, r0
 80017ea:	40cb      	lsrs	r3, r1
 80017ec:	1e50      	subs	r0, r2, #1
 80017ee:	4182      	sbcs	r2, r0
 80017f0:	18f6      	adds	r6, r6, r3
 80017f2:	4317      	orrs	r7, r2
 80017f4:	444f      	add	r7, r9
 80017f6:	454f      	cmp	r7, r9
 80017f8:	4180      	sbcs	r0, r0
 80017fa:	4240      	negs	r0, r0
 80017fc:	1836      	adds	r6, r6, r0
 80017fe:	0233      	lsls	r3, r6, #8
 8001800:	d557      	bpl.n	80018b2 <__aeabi_dadd+0x2aa>
 8001802:	4b64      	ldr	r3, [pc, #400]	@ (8001994 <__aeabi_dadd+0x38c>)
 8001804:	3401      	adds	r4, #1
 8001806:	429c      	cmp	r4, r3
 8001808:	d045      	beq.n	8001896 <__aeabi_dadd+0x28e>
 800180a:	2101      	movs	r1, #1
 800180c:	4b62      	ldr	r3, [pc, #392]	@ (8001998 <__aeabi_dadd+0x390>)
 800180e:	087a      	lsrs	r2, r7, #1
 8001810:	401e      	ands	r6, r3
 8001812:	4039      	ands	r1, r7
 8001814:	430a      	orrs	r2, r1
 8001816:	07f7      	lsls	r7, r6, #31
 8001818:	4317      	orrs	r7, r2
 800181a:	0876      	lsrs	r6, r6, #1
 800181c:	e771      	b.n	8001702 <__aeabi_dadd+0xfa>
 800181e:	001f      	movs	r7, r3
 8001820:	4317      	orrs	r7, r2
 8001822:	d100      	bne.n	8001826 <__aeabi_dadd+0x21e>
 8001824:	e0ad      	b.n	8001982 <__aeabi_dadd+0x37a>
 8001826:	1e4f      	subs	r7, r1, #1
 8001828:	46bc      	mov	ip, r7
 800182a:	2901      	cmp	r1, #1
 800182c:	d100      	bne.n	8001830 <__aeabi_dadd+0x228>
 800182e:	e182      	b.n	8001b36 <__aeabi_dadd+0x52e>
 8001830:	4f58      	ldr	r7, [pc, #352]	@ (8001994 <__aeabi_dadd+0x38c>)
 8001832:	42b9      	cmp	r1, r7
 8001834:	d100      	bne.n	8001838 <__aeabi_dadd+0x230>
 8001836:	e190      	b.n	8001b5a <__aeabi_dadd+0x552>
 8001838:	4661      	mov	r1, ip
 800183a:	2701      	movs	r7, #1
 800183c:	2938      	cmp	r1, #56	@ 0x38
 800183e:	dd00      	ble.n	8001842 <__aeabi_dadd+0x23a>
 8001840:	e72e      	b.n	80016a0 <__aeabi_dadd+0x98>
 8001842:	e718      	b.n	8001676 <__aeabi_dadd+0x6e>
 8001844:	4f55      	ldr	r7, [pc, #340]	@ (800199c <__aeabi_dadd+0x394>)
 8001846:	1c61      	adds	r1, r4, #1
 8001848:	4239      	tst	r1, r7
 800184a:	d000      	beq.n	800184e <__aeabi_dadd+0x246>
 800184c:	e0d0      	b.n	80019f0 <__aeabi_dadd+0x3e8>
 800184e:	0031      	movs	r1, r6
 8001850:	4648      	mov	r0, r9
 8001852:	001f      	movs	r7, r3
 8001854:	4301      	orrs	r1, r0
 8001856:	4317      	orrs	r7, r2
 8001858:	2c00      	cmp	r4, #0
 800185a:	d000      	beq.n	800185e <__aeabi_dadd+0x256>
 800185c:	e13d      	b.n	8001ada <__aeabi_dadd+0x4d2>
 800185e:	2900      	cmp	r1, #0
 8001860:	d100      	bne.n	8001864 <__aeabi_dadd+0x25c>
 8001862:	e1bc      	b.n	8001bde <__aeabi_dadd+0x5d6>
 8001864:	2f00      	cmp	r7, #0
 8001866:	d000      	beq.n	800186a <__aeabi_dadd+0x262>
 8001868:	e1bf      	b.n	8001bea <__aeabi_dadd+0x5e2>
 800186a:	464b      	mov	r3, r9
 800186c:	2100      	movs	r1, #0
 800186e:	08d8      	lsrs	r0, r3, #3
 8001870:	0777      	lsls	r7, r6, #29
 8001872:	4307      	orrs	r7, r0
 8001874:	08f0      	lsrs	r0, r6, #3
 8001876:	0306      	lsls	r6, r0, #12
 8001878:	054c      	lsls	r4, r1, #21
 800187a:	0b36      	lsrs	r6, r6, #12
 800187c:	0d64      	lsrs	r4, r4, #21
 800187e:	e00c      	b.n	800189a <__aeabi_dadd+0x292>
 8001880:	4f44      	ldr	r7, [pc, #272]	@ (8001994 <__aeabi_dadd+0x38c>)
 8001882:	42bc      	cmp	r4, r7
 8001884:	d100      	bne.n	8001888 <__aeabi_dadd+0x280>
 8001886:	e08b      	b.n	80019a0 <__aeabi_dadd+0x398>
 8001888:	2701      	movs	r7, #1
 800188a:	2938      	cmp	r1, #56	@ 0x38
 800188c:	dcb2      	bgt.n	80017f4 <__aeabi_dadd+0x1ec>
 800188e:	2780      	movs	r7, #128	@ 0x80
 8001890:	043f      	lsls	r7, r7, #16
 8001892:	433b      	orrs	r3, r7
 8001894:	e79c      	b.n	80017d0 <__aeabi_dadd+0x1c8>
 8001896:	2600      	movs	r6, #0
 8001898:	2700      	movs	r7, #0
 800189a:	0524      	lsls	r4, r4, #20
 800189c:	4334      	orrs	r4, r6
 800189e:	07ed      	lsls	r5, r5, #31
 80018a0:	432c      	orrs	r4, r5
 80018a2:	0038      	movs	r0, r7
 80018a4:	0021      	movs	r1, r4
 80018a6:	b002      	add	sp, #8
 80018a8:	bce0      	pop	{r5, r6, r7}
 80018aa:	46ba      	mov	sl, r7
 80018ac:	46b1      	mov	r9, r6
 80018ae:	46a8      	mov	r8, r5
 80018b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018b2:	077b      	lsls	r3, r7, #29
 80018b4:	d004      	beq.n	80018c0 <__aeabi_dadd+0x2b8>
 80018b6:	230f      	movs	r3, #15
 80018b8:	403b      	ands	r3, r7
 80018ba:	2b04      	cmp	r3, #4
 80018bc:	d000      	beq.n	80018c0 <__aeabi_dadd+0x2b8>
 80018be:	e728      	b.n	8001712 <__aeabi_dadd+0x10a>
 80018c0:	08f8      	lsrs	r0, r7, #3
 80018c2:	4b34      	ldr	r3, [pc, #208]	@ (8001994 <__aeabi_dadd+0x38c>)
 80018c4:	0777      	lsls	r7, r6, #29
 80018c6:	4307      	orrs	r7, r0
 80018c8:	08f0      	lsrs	r0, r6, #3
 80018ca:	429c      	cmp	r4, r3
 80018cc:	d000      	beq.n	80018d0 <__aeabi_dadd+0x2c8>
 80018ce:	e24a      	b.n	8001d66 <__aeabi_dadd+0x75e>
 80018d0:	003b      	movs	r3, r7
 80018d2:	4303      	orrs	r3, r0
 80018d4:	d059      	beq.n	800198a <__aeabi_dadd+0x382>
 80018d6:	2680      	movs	r6, #128	@ 0x80
 80018d8:	0336      	lsls	r6, r6, #12
 80018da:	4306      	orrs	r6, r0
 80018dc:	0336      	lsls	r6, r6, #12
 80018de:	4c2d      	ldr	r4, [pc, #180]	@ (8001994 <__aeabi_dadd+0x38c>)
 80018e0:	0b36      	lsrs	r6, r6, #12
 80018e2:	e7da      	b.n	800189a <__aeabi_dadd+0x292>
 80018e4:	2900      	cmp	r1, #0
 80018e6:	d061      	beq.n	80019ac <__aeabi_dadd+0x3a4>
 80018e8:	4641      	mov	r1, r8
 80018ea:	1b09      	subs	r1, r1, r4
 80018ec:	2c00      	cmp	r4, #0
 80018ee:	d100      	bne.n	80018f2 <__aeabi_dadd+0x2ea>
 80018f0:	e0b9      	b.n	8001a66 <__aeabi_dadd+0x45e>
 80018f2:	4c28      	ldr	r4, [pc, #160]	@ (8001994 <__aeabi_dadd+0x38c>)
 80018f4:	45a0      	cmp	r8, r4
 80018f6:	d100      	bne.n	80018fa <__aeabi_dadd+0x2f2>
 80018f8:	e1a5      	b.n	8001c46 <__aeabi_dadd+0x63e>
 80018fa:	2701      	movs	r7, #1
 80018fc:	2938      	cmp	r1, #56	@ 0x38
 80018fe:	dc13      	bgt.n	8001928 <__aeabi_dadd+0x320>
 8001900:	2480      	movs	r4, #128	@ 0x80
 8001902:	0424      	lsls	r4, r4, #16
 8001904:	4326      	orrs	r6, r4
 8001906:	291f      	cmp	r1, #31
 8001908:	dd00      	ble.n	800190c <__aeabi_dadd+0x304>
 800190a:	e1c8      	b.n	8001c9e <__aeabi_dadd+0x696>
 800190c:	2420      	movs	r4, #32
 800190e:	0037      	movs	r7, r6
 8001910:	4648      	mov	r0, r9
 8001912:	1a64      	subs	r4, r4, r1
 8001914:	40a7      	lsls	r7, r4
 8001916:	40c8      	lsrs	r0, r1
 8001918:	4307      	orrs	r7, r0
 800191a:	4648      	mov	r0, r9
 800191c:	40a0      	lsls	r0, r4
 800191e:	40ce      	lsrs	r6, r1
 8001920:	1e44      	subs	r4, r0, #1
 8001922:	41a0      	sbcs	r0, r4
 8001924:	199b      	adds	r3, r3, r6
 8001926:	4307      	orrs	r7, r0
 8001928:	18bf      	adds	r7, r7, r2
 800192a:	4297      	cmp	r7, r2
 800192c:	4192      	sbcs	r2, r2
 800192e:	4252      	negs	r2, r2
 8001930:	4644      	mov	r4, r8
 8001932:	18d6      	adds	r6, r2, r3
 8001934:	e763      	b.n	80017fe <__aeabi_dadd+0x1f6>
 8001936:	0038      	movs	r0, r7
 8001938:	f001 fed0 	bl	80036dc <__clzsi2>
 800193c:	0003      	movs	r3, r0
 800193e:	3318      	adds	r3, #24
 8001940:	2b1f      	cmp	r3, #31
 8001942:	dc00      	bgt.n	8001946 <__aeabi_dadd+0x33e>
 8001944:	e6bf      	b.n	80016c6 <__aeabi_dadd+0xbe>
 8001946:	003a      	movs	r2, r7
 8001948:	3808      	subs	r0, #8
 800194a:	4082      	lsls	r2, r0
 800194c:	429c      	cmp	r4, r3
 800194e:	dd00      	ble.n	8001952 <__aeabi_dadd+0x34a>
 8001950:	e083      	b.n	8001a5a <__aeabi_dadd+0x452>
 8001952:	1b1b      	subs	r3, r3, r4
 8001954:	1c58      	adds	r0, r3, #1
 8001956:	281f      	cmp	r0, #31
 8001958:	dc00      	bgt.n	800195c <__aeabi_dadd+0x354>
 800195a:	e1b4      	b.n	8001cc6 <__aeabi_dadd+0x6be>
 800195c:	0017      	movs	r7, r2
 800195e:	3b1f      	subs	r3, #31
 8001960:	40df      	lsrs	r7, r3
 8001962:	2820      	cmp	r0, #32
 8001964:	d005      	beq.n	8001972 <__aeabi_dadd+0x36a>
 8001966:	2340      	movs	r3, #64	@ 0x40
 8001968:	1a1b      	subs	r3, r3, r0
 800196a:	409a      	lsls	r2, r3
 800196c:	1e53      	subs	r3, r2, #1
 800196e:	419a      	sbcs	r2, r3
 8001970:	4317      	orrs	r7, r2
 8001972:	2400      	movs	r4, #0
 8001974:	2f00      	cmp	r7, #0
 8001976:	d00a      	beq.n	800198e <__aeabi_dadd+0x386>
 8001978:	077b      	lsls	r3, r7, #29
 800197a:	d000      	beq.n	800197e <__aeabi_dadd+0x376>
 800197c:	e6c4      	b.n	8001708 <__aeabi_dadd+0x100>
 800197e:	0026      	movs	r6, r4
 8001980:	e79e      	b.n	80018c0 <__aeabi_dadd+0x2b8>
 8001982:	464b      	mov	r3, r9
 8001984:	000c      	movs	r4, r1
 8001986:	08d8      	lsrs	r0, r3, #3
 8001988:	e79b      	b.n	80018c2 <__aeabi_dadd+0x2ba>
 800198a:	2700      	movs	r7, #0
 800198c:	4c01      	ldr	r4, [pc, #4]	@ (8001994 <__aeabi_dadd+0x38c>)
 800198e:	2600      	movs	r6, #0
 8001990:	e783      	b.n	800189a <__aeabi_dadd+0x292>
 8001992:	46c0      	nop			@ (mov r8, r8)
 8001994:	000007ff 	.word	0x000007ff
 8001998:	ff7fffff 	.word	0xff7fffff
 800199c:	000007fe 	.word	0x000007fe
 80019a0:	464b      	mov	r3, r9
 80019a2:	0777      	lsls	r7, r6, #29
 80019a4:	08d8      	lsrs	r0, r3, #3
 80019a6:	4307      	orrs	r7, r0
 80019a8:	08f0      	lsrs	r0, r6, #3
 80019aa:	e791      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 80019ac:	4fcd      	ldr	r7, [pc, #820]	@ (8001ce4 <__aeabi_dadd+0x6dc>)
 80019ae:	1c61      	adds	r1, r4, #1
 80019b0:	4239      	tst	r1, r7
 80019b2:	d16b      	bne.n	8001a8c <__aeabi_dadd+0x484>
 80019b4:	0031      	movs	r1, r6
 80019b6:	4648      	mov	r0, r9
 80019b8:	4301      	orrs	r1, r0
 80019ba:	2c00      	cmp	r4, #0
 80019bc:	d000      	beq.n	80019c0 <__aeabi_dadd+0x3b8>
 80019be:	e14b      	b.n	8001c58 <__aeabi_dadd+0x650>
 80019c0:	001f      	movs	r7, r3
 80019c2:	4317      	orrs	r7, r2
 80019c4:	2900      	cmp	r1, #0
 80019c6:	d100      	bne.n	80019ca <__aeabi_dadd+0x3c2>
 80019c8:	e181      	b.n	8001cce <__aeabi_dadd+0x6c6>
 80019ca:	2f00      	cmp	r7, #0
 80019cc:	d100      	bne.n	80019d0 <__aeabi_dadd+0x3c8>
 80019ce:	e74c      	b.n	800186a <__aeabi_dadd+0x262>
 80019d0:	444a      	add	r2, r9
 80019d2:	454a      	cmp	r2, r9
 80019d4:	4180      	sbcs	r0, r0
 80019d6:	18f6      	adds	r6, r6, r3
 80019d8:	4240      	negs	r0, r0
 80019da:	1836      	adds	r6, r6, r0
 80019dc:	0233      	lsls	r3, r6, #8
 80019de:	d500      	bpl.n	80019e2 <__aeabi_dadd+0x3da>
 80019e0:	e1b0      	b.n	8001d44 <__aeabi_dadd+0x73c>
 80019e2:	0017      	movs	r7, r2
 80019e4:	4691      	mov	r9, r2
 80019e6:	4337      	orrs	r7, r6
 80019e8:	d000      	beq.n	80019ec <__aeabi_dadd+0x3e4>
 80019ea:	e73e      	b.n	800186a <__aeabi_dadd+0x262>
 80019ec:	2600      	movs	r6, #0
 80019ee:	e754      	b.n	800189a <__aeabi_dadd+0x292>
 80019f0:	4649      	mov	r1, r9
 80019f2:	1a89      	subs	r1, r1, r2
 80019f4:	4688      	mov	r8, r1
 80019f6:	45c1      	cmp	r9, r8
 80019f8:	41bf      	sbcs	r7, r7
 80019fa:	1af1      	subs	r1, r6, r3
 80019fc:	427f      	negs	r7, r7
 80019fe:	1bc9      	subs	r1, r1, r7
 8001a00:	020f      	lsls	r7, r1, #8
 8001a02:	d461      	bmi.n	8001ac8 <__aeabi_dadd+0x4c0>
 8001a04:	4647      	mov	r7, r8
 8001a06:	430f      	orrs	r7, r1
 8001a08:	d100      	bne.n	8001a0c <__aeabi_dadd+0x404>
 8001a0a:	e0bd      	b.n	8001b88 <__aeabi_dadd+0x580>
 8001a0c:	000e      	movs	r6, r1
 8001a0e:	4647      	mov	r7, r8
 8001a10:	e651      	b.n	80016b6 <__aeabi_dadd+0xae>
 8001a12:	4cb5      	ldr	r4, [pc, #724]	@ (8001ce8 <__aeabi_dadd+0x6e0>)
 8001a14:	45a0      	cmp	r8, r4
 8001a16:	d100      	bne.n	8001a1a <__aeabi_dadd+0x412>
 8001a18:	e100      	b.n	8001c1c <__aeabi_dadd+0x614>
 8001a1a:	2701      	movs	r7, #1
 8001a1c:	2938      	cmp	r1, #56	@ 0x38
 8001a1e:	dd00      	ble.n	8001a22 <__aeabi_dadd+0x41a>
 8001a20:	e6b8      	b.n	8001794 <__aeabi_dadd+0x18c>
 8001a22:	2480      	movs	r4, #128	@ 0x80
 8001a24:	0424      	lsls	r4, r4, #16
 8001a26:	4326      	orrs	r6, r4
 8001a28:	e6a3      	b.n	8001772 <__aeabi_dadd+0x16a>
 8001a2a:	4eb0      	ldr	r6, [pc, #704]	@ (8001cec <__aeabi_dadd+0x6e4>)
 8001a2c:	1ae4      	subs	r4, r4, r3
 8001a2e:	4016      	ands	r6, r2
 8001a30:	077b      	lsls	r3, r7, #29
 8001a32:	d000      	beq.n	8001a36 <__aeabi_dadd+0x42e>
 8001a34:	e73f      	b.n	80018b6 <__aeabi_dadd+0x2ae>
 8001a36:	e743      	b.n	80018c0 <__aeabi_dadd+0x2b8>
 8001a38:	000f      	movs	r7, r1
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	3f20      	subs	r7, #32
 8001a3e:	40f8      	lsrs	r0, r7
 8001a40:	4684      	mov	ip, r0
 8001a42:	2920      	cmp	r1, #32
 8001a44:	d003      	beq.n	8001a4e <__aeabi_dadd+0x446>
 8001a46:	2740      	movs	r7, #64	@ 0x40
 8001a48:	1a79      	subs	r1, r7, r1
 8001a4a:	408b      	lsls	r3, r1
 8001a4c:	431a      	orrs	r2, r3
 8001a4e:	1e53      	subs	r3, r2, #1
 8001a50:	419a      	sbcs	r2, r3
 8001a52:	4663      	mov	r3, ip
 8001a54:	0017      	movs	r7, r2
 8001a56:	431f      	orrs	r7, r3
 8001a58:	e622      	b.n	80016a0 <__aeabi_dadd+0x98>
 8001a5a:	48a4      	ldr	r0, [pc, #656]	@ (8001cec <__aeabi_dadd+0x6e4>)
 8001a5c:	1ae1      	subs	r1, r4, r3
 8001a5e:	4010      	ands	r0, r2
 8001a60:	0747      	lsls	r7, r0, #29
 8001a62:	08c0      	lsrs	r0, r0, #3
 8001a64:	e707      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001a66:	0034      	movs	r4, r6
 8001a68:	4648      	mov	r0, r9
 8001a6a:	4304      	orrs	r4, r0
 8001a6c:	d100      	bne.n	8001a70 <__aeabi_dadd+0x468>
 8001a6e:	e0fa      	b.n	8001c66 <__aeabi_dadd+0x65e>
 8001a70:	1e4c      	subs	r4, r1, #1
 8001a72:	2901      	cmp	r1, #1
 8001a74:	d100      	bne.n	8001a78 <__aeabi_dadd+0x470>
 8001a76:	e0d7      	b.n	8001c28 <__aeabi_dadd+0x620>
 8001a78:	4f9b      	ldr	r7, [pc, #620]	@ (8001ce8 <__aeabi_dadd+0x6e0>)
 8001a7a:	42b9      	cmp	r1, r7
 8001a7c:	d100      	bne.n	8001a80 <__aeabi_dadd+0x478>
 8001a7e:	e0e2      	b.n	8001c46 <__aeabi_dadd+0x63e>
 8001a80:	2701      	movs	r7, #1
 8001a82:	2c38      	cmp	r4, #56	@ 0x38
 8001a84:	dd00      	ble.n	8001a88 <__aeabi_dadd+0x480>
 8001a86:	e74f      	b.n	8001928 <__aeabi_dadd+0x320>
 8001a88:	0021      	movs	r1, r4
 8001a8a:	e73c      	b.n	8001906 <__aeabi_dadd+0x2fe>
 8001a8c:	4c96      	ldr	r4, [pc, #600]	@ (8001ce8 <__aeabi_dadd+0x6e0>)
 8001a8e:	42a1      	cmp	r1, r4
 8001a90:	d100      	bne.n	8001a94 <__aeabi_dadd+0x48c>
 8001a92:	e0dd      	b.n	8001c50 <__aeabi_dadd+0x648>
 8001a94:	444a      	add	r2, r9
 8001a96:	454a      	cmp	r2, r9
 8001a98:	4180      	sbcs	r0, r0
 8001a9a:	18f3      	adds	r3, r6, r3
 8001a9c:	4240      	negs	r0, r0
 8001a9e:	1818      	adds	r0, r3, r0
 8001aa0:	07c7      	lsls	r7, r0, #31
 8001aa2:	0852      	lsrs	r2, r2, #1
 8001aa4:	4317      	orrs	r7, r2
 8001aa6:	0846      	lsrs	r6, r0, #1
 8001aa8:	0752      	lsls	r2, r2, #29
 8001aaa:	d005      	beq.n	8001ab8 <__aeabi_dadd+0x4b0>
 8001aac:	220f      	movs	r2, #15
 8001aae:	000c      	movs	r4, r1
 8001ab0:	403a      	ands	r2, r7
 8001ab2:	2a04      	cmp	r2, #4
 8001ab4:	d000      	beq.n	8001ab8 <__aeabi_dadd+0x4b0>
 8001ab6:	e62c      	b.n	8001712 <__aeabi_dadd+0x10a>
 8001ab8:	0776      	lsls	r6, r6, #29
 8001aba:	08ff      	lsrs	r7, r7, #3
 8001abc:	4337      	orrs	r7, r6
 8001abe:	0900      	lsrs	r0, r0, #4
 8001ac0:	e6d9      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001ac2:	2700      	movs	r7, #0
 8001ac4:	2600      	movs	r6, #0
 8001ac6:	e6e8      	b.n	800189a <__aeabi_dadd+0x292>
 8001ac8:	4649      	mov	r1, r9
 8001aca:	1a57      	subs	r7, r2, r1
 8001acc:	42ba      	cmp	r2, r7
 8001ace:	4192      	sbcs	r2, r2
 8001ad0:	1b9e      	subs	r6, r3, r6
 8001ad2:	4252      	negs	r2, r2
 8001ad4:	4665      	mov	r5, ip
 8001ad6:	1ab6      	subs	r6, r6, r2
 8001ad8:	e5ed      	b.n	80016b6 <__aeabi_dadd+0xae>
 8001ada:	2900      	cmp	r1, #0
 8001adc:	d000      	beq.n	8001ae0 <__aeabi_dadd+0x4d8>
 8001ade:	e0c6      	b.n	8001c6e <__aeabi_dadd+0x666>
 8001ae0:	2f00      	cmp	r7, #0
 8001ae2:	d167      	bne.n	8001bb4 <__aeabi_dadd+0x5ac>
 8001ae4:	2680      	movs	r6, #128	@ 0x80
 8001ae6:	2500      	movs	r5, #0
 8001ae8:	4c7f      	ldr	r4, [pc, #508]	@ (8001ce8 <__aeabi_dadd+0x6e0>)
 8001aea:	0336      	lsls	r6, r6, #12
 8001aec:	e6d5      	b.n	800189a <__aeabi_dadd+0x292>
 8001aee:	4665      	mov	r5, ip
 8001af0:	000c      	movs	r4, r1
 8001af2:	001e      	movs	r6, r3
 8001af4:	08d0      	lsrs	r0, r2, #3
 8001af6:	e6e4      	b.n	80018c2 <__aeabi_dadd+0x2ba>
 8001af8:	444a      	add	r2, r9
 8001afa:	454a      	cmp	r2, r9
 8001afc:	4180      	sbcs	r0, r0
 8001afe:	18f3      	adds	r3, r6, r3
 8001b00:	4240      	negs	r0, r0
 8001b02:	1818      	adds	r0, r3, r0
 8001b04:	0011      	movs	r1, r2
 8001b06:	0203      	lsls	r3, r0, #8
 8001b08:	d400      	bmi.n	8001b0c <__aeabi_dadd+0x504>
 8001b0a:	e096      	b.n	8001c3a <__aeabi_dadd+0x632>
 8001b0c:	4b77      	ldr	r3, [pc, #476]	@ (8001cec <__aeabi_dadd+0x6e4>)
 8001b0e:	0849      	lsrs	r1, r1, #1
 8001b10:	4018      	ands	r0, r3
 8001b12:	07c3      	lsls	r3, r0, #31
 8001b14:	430b      	orrs	r3, r1
 8001b16:	0844      	lsrs	r4, r0, #1
 8001b18:	0749      	lsls	r1, r1, #29
 8001b1a:	d100      	bne.n	8001b1e <__aeabi_dadd+0x516>
 8001b1c:	e129      	b.n	8001d72 <__aeabi_dadd+0x76a>
 8001b1e:	220f      	movs	r2, #15
 8001b20:	401a      	ands	r2, r3
 8001b22:	2a04      	cmp	r2, #4
 8001b24:	d100      	bne.n	8001b28 <__aeabi_dadd+0x520>
 8001b26:	e0ea      	b.n	8001cfe <__aeabi_dadd+0x6f6>
 8001b28:	1d1f      	adds	r7, r3, #4
 8001b2a:	429f      	cmp	r7, r3
 8001b2c:	41b6      	sbcs	r6, r6
 8001b2e:	4276      	negs	r6, r6
 8001b30:	1936      	adds	r6, r6, r4
 8001b32:	2402      	movs	r4, #2
 8001b34:	e6c4      	b.n	80018c0 <__aeabi_dadd+0x2b8>
 8001b36:	4649      	mov	r1, r9
 8001b38:	1a8f      	subs	r7, r1, r2
 8001b3a:	45b9      	cmp	r9, r7
 8001b3c:	4180      	sbcs	r0, r0
 8001b3e:	1af6      	subs	r6, r6, r3
 8001b40:	4240      	negs	r0, r0
 8001b42:	1a36      	subs	r6, r6, r0
 8001b44:	0233      	lsls	r3, r6, #8
 8001b46:	d406      	bmi.n	8001b56 <__aeabi_dadd+0x54e>
 8001b48:	0773      	lsls	r3, r6, #29
 8001b4a:	08ff      	lsrs	r7, r7, #3
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	431f      	orrs	r7, r3
 8001b50:	08f0      	lsrs	r0, r6, #3
 8001b52:	e690      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001b54:	4665      	mov	r5, ip
 8001b56:	2401      	movs	r4, #1
 8001b58:	e5ab      	b.n	80016b2 <__aeabi_dadd+0xaa>
 8001b5a:	464b      	mov	r3, r9
 8001b5c:	0777      	lsls	r7, r6, #29
 8001b5e:	08d8      	lsrs	r0, r3, #3
 8001b60:	4307      	orrs	r7, r0
 8001b62:	08f0      	lsrs	r0, r6, #3
 8001b64:	e6b4      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001b66:	000f      	movs	r7, r1
 8001b68:	0018      	movs	r0, r3
 8001b6a:	3f20      	subs	r7, #32
 8001b6c:	40f8      	lsrs	r0, r7
 8001b6e:	4684      	mov	ip, r0
 8001b70:	2920      	cmp	r1, #32
 8001b72:	d003      	beq.n	8001b7c <__aeabi_dadd+0x574>
 8001b74:	2740      	movs	r7, #64	@ 0x40
 8001b76:	1a79      	subs	r1, r7, r1
 8001b78:	408b      	lsls	r3, r1
 8001b7a:	431a      	orrs	r2, r3
 8001b7c:	1e53      	subs	r3, r2, #1
 8001b7e:	419a      	sbcs	r2, r3
 8001b80:	4663      	mov	r3, ip
 8001b82:	0017      	movs	r7, r2
 8001b84:	431f      	orrs	r7, r3
 8001b86:	e635      	b.n	80017f4 <__aeabi_dadd+0x1ec>
 8001b88:	2500      	movs	r5, #0
 8001b8a:	2400      	movs	r4, #0
 8001b8c:	2600      	movs	r6, #0
 8001b8e:	e684      	b.n	800189a <__aeabi_dadd+0x292>
 8001b90:	000c      	movs	r4, r1
 8001b92:	0035      	movs	r5, r6
 8001b94:	3c20      	subs	r4, #32
 8001b96:	40e5      	lsrs	r5, r4
 8001b98:	2920      	cmp	r1, #32
 8001b9a:	d005      	beq.n	8001ba8 <__aeabi_dadd+0x5a0>
 8001b9c:	2440      	movs	r4, #64	@ 0x40
 8001b9e:	1a61      	subs	r1, r4, r1
 8001ba0:	408e      	lsls	r6, r1
 8001ba2:	4649      	mov	r1, r9
 8001ba4:	4331      	orrs	r1, r6
 8001ba6:	4689      	mov	r9, r1
 8001ba8:	4648      	mov	r0, r9
 8001baa:	1e41      	subs	r1, r0, #1
 8001bac:	4188      	sbcs	r0, r1
 8001bae:	0007      	movs	r7, r0
 8001bb0:	432f      	orrs	r7, r5
 8001bb2:	e5ef      	b.n	8001794 <__aeabi_dadd+0x18c>
 8001bb4:	08d2      	lsrs	r2, r2, #3
 8001bb6:	075f      	lsls	r7, r3, #29
 8001bb8:	4665      	mov	r5, ip
 8001bba:	4317      	orrs	r7, r2
 8001bbc:	08d8      	lsrs	r0, r3, #3
 8001bbe:	e687      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001bc0:	1a17      	subs	r7, r2, r0
 8001bc2:	42ba      	cmp	r2, r7
 8001bc4:	4192      	sbcs	r2, r2
 8001bc6:	1b9e      	subs	r6, r3, r6
 8001bc8:	4252      	negs	r2, r2
 8001bca:	1ab6      	subs	r6, r6, r2
 8001bcc:	0233      	lsls	r3, r6, #8
 8001bce:	d4c1      	bmi.n	8001b54 <__aeabi_dadd+0x54c>
 8001bd0:	0773      	lsls	r3, r6, #29
 8001bd2:	08ff      	lsrs	r7, r7, #3
 8001bd4:	4665      	mov	r5, ip
 8001bd6:	2101      	movs	r1, #1
 8001bd8:	431f      	orrs	r7, r3
 8001bda:	08f0      	lsrs	r0, r6, #3
 8001bdc:	e64b      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001bde:	2f00      	cmp	r7, #0
 8001be0:	d07b      	beq.n	8001cda <__aeabi_dadd+0x6d2>
 8001be2:	4665      	mov	r5, ip
 8001be4:	001e      	movs	r6, r3
 8001be6:	4691      	mov	r9, r2
 8001be8:	e63f      	b.n	800186a <__aeabi_dadd+0x262>
 8001bea:	1a81      	subs	r1, r0, r2
 8001bec:	4688      	mov	r8, r1
 8001bee:	45c1      	cmp	r9, r8
 8001bf0:	41a4      	sbcs	r4, r4
 8001bf2:	1af1      	subs	r1, r6, r3
 8001bf4:	4264      	negs	r4, r4
 8001bf6:	1b09      	subs	r1, r1, r4
 8001bf8:	2480      	movs	r4, #128	@ 0x80
 8001bfa:	0424      	lsls	r4, r4, #16
 8001bfc:	4221      	tst	r1, r4
 8001bfe:	d077      	beq.n	8001cf0 <__aeabi_dadd+0x6e8>
 8001c00:	1a10      	subs	r0, r2, r0
 8001c02:	4282      	cmp	r2, r0
 8001c04:	4192      	sbcs	r2, r2
 8001c06:	0007      	movs	r7, r0
 8001c08:	1b9e      	subs	r6, r3, r6
 8001c0a:	4252      	negs	r2, r2
 8001c0c:	1ab6      	subs	r6, r6, r2
 8001c0e:	4337      	orrs	r7, r6
 8001c10:	d000      	beq.n	8001c14 <__aeabi_dadd+0x60c>
 8001c12:	e0a0      	b.n	8001d56 <__aeabi_dadd+0x74e>
 8001c14:	4665      	mov	r5, ip
 8001c16:	2400      	movs	r4, #0
 8001c18:	2600      	movs	r6, #0
 8001c1a:	e63e      	b.n	800189a <__aeabi_dadd+0x292>
 8001c1c:	075f      	lsls	r7, r3, #29
 8001c1e:	08d2      	lsrs	r2, r2, #3
 8001c20:	4665      	mov	r5, ip
 8001c22:	4317      	orrs	r7, r2
 8001c24:	08d8      	lsrs	r0, r3, #3
 8001c26:	e653      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001c28:	1881      	adds	r1, r0, r2
 8001c2a:	4291      	cmp	r1, r2
 8001c2c:	4192      	sbcs	r2, r2
 8001c2e:	18f0      	adds	r0, r6, r3
 8001c30:	4252      	negs	r2, r2
 8001c32:	1880      	adds	r0, r0, r2
 8001c34:	0203      	lsls	r3, r0, #8
 8001c36:	d500      	bpl.n	8001c3a <__aeabi_dadd+0x632>
 8001c38:	e768      	b.n	8001b0c <__aeabi_dadd+0x504>
 8001c3a:	0747      	lsls	r7, r0, #29
 8001c3c:	08c9      	lsrs	r1, r1, #3
 8001c3e:	430f      	orrs	r7, r1
 8001c40:	08c0      	lsrs	r0, r0, #3
 8001c42:	2101      	movs	r1, #1
 8001c44:	e617      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001c46:	08d2      	lsrs	r2, r2, #3
 8001c48:	075f      	lsls	r7, r3, #29
 8001c4a:	4317      	orrs	r7, r2
 8001c4c:	08d8      	lsrs	r0, r3, #3
 8001c4e:	e63f      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001c50:	000c      	movs	r4, r1
 8001c52:	2600      	movs	r6, #0
 8001c54:	2700      	movs	r7, #0
 8001c56:	e620      	b.n	800189a <__aeabi_dadd+0x292>
 8001c58:	2900      	cmp	r1, #0
 8001c5a:	d156      	bne.n	8001d0a <__aeabi_dadd+0x702>
 8001c5c:	075f      	lsls	r7, r3, #29
 8001c5e:	08d2      	lsrs	r2, r2, #3
 8001c60:	4317      	orrs	r7, r2
 8001c62:	08d8      	lsrs	r0, r3, #3
 8001c64:	e634      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001c66:	000c      	movs	r4, r1
 8001c68:	001e      	movs	r6, r3
 8001c6a:	08d0      	lsrs	r0, r2, #3
 8001c6c:	e629      	b.n	80018c2 <__aeabi_dadd+0x2ba>
 8001c6e:	08c1      	lsrs	r1, r0, #3
 8001c70:	0770      	lsls	r0, r6, #29
 8001c72:	4301      	orrs	r1, r0
 8001c74:	08f0      	lsrs	r0, r6, #3
 8001c76:	2f00      	cmp	r7, #0
 8001c78:	d062      	beq.n	8001d40 <__aeabi_dadd+0x738>
 8001c7a:	2480      	movs	r4, #128	@ 0x80
 8001c7c:	0324      	lsls	r4, r4, #12
 8001c7e:	4220      	tst	r0, r4
 8001c80:	d007      	beq.n	8001c92 <__aeabi_dadd+0x68a>
 8001c82:	08de      	lsrs	r6, r3, #3
 8001c84:	4226      	tst	r6, r4
 8001c86:	d104      	bne.n	8001c92 <__aeabi_dadd+0x68a>
 8001c88:	4665      	mov	r5, ip
 8001c8a:	0030      	movs	r0, r6
 8001c8c:	08d1      	lsrs	r1, r2, #3
 8001c8e:	075b      	lsls	r3, r3, #29
 8001c90:	4319      	orrs	r1, r3
 8001c92:	0f4f      	lsrs	r7, r1, #29
 8001c94:	00c9      	lsls	r1, r1, #3
 8001c96:	08c9      	lsrs	r1, r1, #3
 8001c98:	077f      	lsls	r7, r7, #29
 8001c9a:	430f      	orrs	r7, r1
 8001c9c:	e618      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001c9e:	000c      	movs	r4, r1
 8001ca0:	0030      	movs	r0, r6
 8001ca2:	3c20      	subs	r4, #32
 8001ca4:	40e0      	lsrs	r0, r4
 8001ca6:	4684      	mov	ip, r0
 8001ca8:	2920      	cmp	r1, #32
 8001caa:	d005      	beq.n	8001cb8 <__aeabi_dadd+0x6b0>
 8001cac:	2440      	movs	r4, #64	@ 0x40
 8001cae:	1a61      	subs	r1, r4, r1
 8001cb0:	408e      	lsls	r6, r1
 8001cb2:	4649      	mov	r1, r9
 8001cb4:	4331      	orrs	r1, r6
 8001cb6:	4689      	mov	r9, r1
 8001cb8:	4648      	mov	r0, r9
 8001cba:	1e41      	subs	r1, r0, #1
 8001cbc:	4188      	sbcs	r0, r1
 8001cbe:	4661      	mov	r1, ip
 8001cc0:	0007      	movs	r7, r0
 8001cc2:	430f      	orrs	r7, r1
 8001cc4:	e630      	b.n	8001928 <__aeabi_dadd+0x320>
 8001cc6:	2120      	movs	r1, #32
 8001cc8:	2700      	movs	r7, #0
 8001cca:	1a09      	subs	r1, r1, r0
 8001ccc:	e50e      	b.n	80016ec <__aeabi_dadd+0xe4>
 8001cce:	001e      	movs	r6, r3
 8001cd0:	2f00      	cmp	r7, #0
 8001cd2:	d000      	beq.n	8001cd6 <__aeabi_dadd+0x6ce>
 8001cd4:	e522      	b.n	800171c <__aeabi_dadd+0x114>
 8001cd6:	2400      	movs	r4, #0
 8001cd8:	e758      	b.n	8001b8c <__aeabi_dadd+0x584>
 8001cda:	2500      	movs	r5, #0
 8001cdc:	2400      	movs	r4, #0
 8001cde:	2600      	movs	r6, #0
 8001ce0:	e5db      	b.n	800189a <__aeabi_dadd+0x292>
 8001ce2:	46c0      	nop			@ (mov r8, r8)
 8001ce4:	000007fe 	.word	0x000007fe
 8001ce8:	000007ff 	.word	0x000007ff
 8001cec:	ff7fffff 	.word	0xff7fffff
 8001cf0:	4647      	mov	r7, r8
 8001cf2:	430f      	orrs	r7, r1
 8001cf4:	d100      	bne.n	8001cf8 <__aeabi_dadd+0x6f0>
 8001cf6:	e747      	b.n	8001b88 <__aeabi_dadd+0x580>
 8001cf8:	000e      	movs	r6, r1
 8001cfa:	46c1      	mov	r9, r8
 8001cfc:	e5b5      	b.n	800186a <__aeabi_dadd+0x262>
 8001cfe:	08df      	lsrs	r7, r3, #3
 8001d00:	0764      	lsls	r4, r4, #29
 8001d02:	2102      	movs	r1, #2
 8001d04:	4327      	orrs	r7, r4
 8001d06:	0900      	lsrs	r0, r0, #4
 8001d08:	e5b5      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001d0a:	0019      	movs	r1, r3
 8001d0c:	08c0      	lsrs	r0, r0, #3
 8001d0e:	0777      	lsls	r7, r6, #29
 8001d10:	4307      	orrs	r7, r0
 8001d12:	4311      	orrs	r1, r2
 8001d14:	08f0      	lsrs	r0, r6, #3
 8001d16:	2900      	cmp	r1, #0
 8001d18:	d100      	bne.n	8001d1c <__aeabi_dadd+0x714>
 8001d1a:	e5d9      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001d1c:	2180      	movs	r1, #128	@ 0x80
 8001d1e:	0309      	lsls	r1, r1, #12
 8001d20:	4208      	tst	r0, r1
 8001d22:	d007      	beq.n	8001d34 <__aeabi_dadd+0x72c>
 8001d24:	08dc      	lsrs	r4, r3, #3
 8001d26:	420c      	tst	r4, r1
 8001d28:	d104      	bne.n	8001d34 <__aeabi_dadd+0x72c>
 8001d2a:	08d2      	lsrs	r2, r2, #3
 8001d2c:	075b      	lsls	r3, r3, #29
 8001d2e:	431a      	orrs	r2, r3
 8001d30:	0017      	movs	r7, r2
 8001d32:	0020      	movs	r0, r4
 8001d34:	0f7b      	lsrs	r3, r7, #29
 8001d36:	00ff      	lsls	r7, r7, #3
 8001d38:	08ff      	lsrs	r7, r7, #3
 8001d3a:	075b      	lsls	r3, r3, #29
 8001d3c:	431f      	orrs	r7, r3
 8001d3e:	e5c7      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001d40:	000f      	movs	r7, r1
 8001d42:	e5c5      	b.n	80018d0 <__aeabi_dadd+0x2c8>
 8001d44:	4b12      	ldr	r3, [pc, #72]	@ (8001d90 <__aeabi_dadd+0x788>)
 8001d46:	08d2      	lsrs	r2, r2, #3
 8001d48:	4033      	ands	r3, r6
 8001d4a:	075f      	lsls	r7, r3, #29
 8001d4c:	025b      	lsls	r3, r3, #9
 8001d4e:	2401      	movs	r4, #1
 8001d50:	4317      	orrs	r7, r2
 8001d52:	0b1e      	lsrs	r6, r3, #12
 8001d54:	e5a1      	b.n	800189a <__aeabi_dadd+0x292>
 8001d56:	4226      	tst	r6, r4
 8001d58:	d012      	beq.n	8001d80 <__aeabi_dadd+0x778>
 8001d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d90 <__aeabi_dadd+0x788>)
 8001d5c:	4665      	mov	r5, ip
 8001d5e:	0002      	movs	r2, r0
 8001d60:	2401      	movs	r4, #1
 8001d62:	401e      	ands	r6, r3
 8001d64:	e4e6      	b.n	8001734 <__aeabi_dadd+0x12c>
 8001d66:	0021      	movs	r1, r4
 8001d68:	e585      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001d6a:	0017      	movs	r7, r2
 8001d6c:	e5a8      	b.n	80018c0 <__aeabi_dadd+0x2b8>
 8001d6e:	003a      	movs	r2, r7
 8001d70:	e4d4      	b.n	800171c <__aeabi_dadd+0x114>
 8001d72:	08db      	lsrs	r3, r3, #3
 8001d74:	0764      	lsls	r4, r4, #29
 8001d76:	431c      	orrs	r4, r3
 8001d78:	0027      	movs	r7, r4
 8001d7a:	2102      	movs	r1, #2
 8001d7c:	0900      	lsrs	r0, r0, #4
 8001d7e:	e57a      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001d80:	08c0      	lsrs	r0, r0, #3
 8001d82:	0777      	lsls	r7, r6, #29
 8001d84:	4307      	orrs	r7, r0
 8001d86:	4665      	mov	r5, ip
 8001d88:	2100      	movs	r1, #0
 8001d8a:	08f0      	lsrs	r0, r6, #3
 8001d8c:	e573      	b.n	8001876 <__aeabi_dadd+0x26e>
 8001d8e:	46c0      	nop			@ (mov r8, r8)
 8001d90:	ff7fffff 	.word	0xff7fffff

08001d94 <__aeabi_ddiv>:
 8001d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d96:	46de      	mov	lr, fp
 8001d98:	4645      	mov	r5, r8
 8001d9a:	4657      	mov	r7, sl
 8001d9c:	464e      	mov	r6, r9
 8001d9e:	b5e0      	push	{r5, r6, r7, lr}
 8001da0:	b087      	sub	sp, #28
 8001da2:	9200      	str	r2, [sp, #0]
 8001da4:	9301      	str	r3, [sp, #4]
 8001da6:	030b      	lsls	r3, r1, #12
 8001da8:	0b1b      	lsrs	r3, r3, #12
 8001daa:	469b      	mov	fp, r3
 8001dac:	0fca      	lsrs	r2, r1, #31
 8001dae:	004b      	lsls	r3, r1, #1
 8001db0:	0004      	movs	r4, r0
 8001db2:	4680      	mov	r8, r0
 8001db4:	0d5b      	lsrs	r3, r3, #21
 8001db6:	9202      	str	r2, [sp, #8]
 8001db8:	d100      	bne.n	8001dbc <__aeabi_ddiv+0x28>
 8001dba:	e098      	b.n	8001eee <__aeabi_ddiv+0x15a>
 8001dbc:	4a7c      	ldr	r2, [pc, #496]	@ (8001fb0 <__aeabi_ddiv+0x21c>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d037      	beq.n	8001e32 <__aeabi_ddiv+0x9e>
 8001dc2:	4659      	mov	r1, fp
 8001dc4:	0f42      	lsrs	r2, r0, #29
 8001dc6:	00c9      	lsls	r1, r1, #3
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	2180      	movs	r1, #128	@ 0x80
 8001dcc:	0409      	lsls	r1, r1, #16
 8001dce:	4311      	orrs	r1, r2
 8001dd0:	00c2      	lsls	r2, r0, #3
 8001dd2:	4690      	mov	r8, r2
 8001dd4:	4a77      	ldr	r2, [pc, #476]	@ (8001fb4 <__aeabi_ddiv+0x220>)
 8001dd6:	4689      	mov	r9, r1
 8001dd8:	4692      	mov	sl, r2
 8001dda:	449a      	add	sl, r3
 8001ddc:	2300      	movs	r3, #0
 8001dde:	2400      	movs	r4, #0
 8001de0:	9303      	str	r3, [sp, #12]
 8001de2:	9e00      	ldr	r6, [sp, #0]
 8001de4:	9f01      	ldr	r7, [sp, #4]
 8001de6:	033b      	lsls	r3, r7, #12
 8001de8:	0b1b      	lsrs	r3, r3, #12
 8001dea:	469b      	mov	fp, r3
 8001dec:	007b      	lsls	r3, r7, #1
 8001dee:	0030      	movs	r0, r6
 8001df0:	0d5b      	lsrs	r3, r3, #21
 8001df2:	0ffd      	lsrs	r5, r7, #31
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d059      	beq.n	8001eac <__aeabi_ddiv+0x118>
 8001df8:	4a6d      	ldr	r2, [pc, #436]	@ (8001fb0 <__aeabi_ddiv+0x21c>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d048      	beq.n	8001e90 <__aeabi_ddiv+0xfc>
 8001dfe:	4659      	mov	r1, fp
 8001e00:	0f72      	lsrs	r2, r6, #29
 8001e02:	00c9      	lsls	r1, r1, #3
 8001e04:	430a      	orrs	r2, r1
 8001e06:	2180      	movs	r1, #128	@ 0x80
 8001e08:	0409      	lsls	r1, r1, #16
 8001e0a:	4311      	orrs	r1, r2
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	4969      	ldr	r1, [pc, #420]	@ (8001fb4 <__aeabi_ddiv+0x220>)
 8001e10:	00f2      	lsls	r2, r6, #3
 8001e12:	468c      	mov	ip, r1
 8001e14:	4651      	mov	r1, sl
 8001e16:	4463      	add	r3, ip
 8001e18:	1acb      	subs	r3, r1, r3
 8001e1a:	469a      	mov	sl, r3
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	9e02      	ldr	r6, [sp, #8]
 8001e20:	406e      	eors	r6, r5
 8001e22:	b2f6      	uxtb	r6, r6
 8001e24:	2c0f      	cmp	r4, #15
 8001e26:	d900      	bls.n	8001e2a <__aeabi_ddiv+0x96>
 8001e28:	e0ce      	b.n	8001fc8 <__aeabi_ddiv+0x234>
 8001e2a:	4b63      	ldr	r3, [pc, #396]	@ (8001fb8 <__aeabi_ddiv+0x224>)
 8001e2c:	00a4      	lsls	r4, r4, #2
 8001e2e:	591b      	ldr	r3, [r3, r4]
 8001e30:	469f      	mov	pc, r3
 8001e32:	465a      	mov	r2, fp
 8001e34:	4302      	orrs	r2, r0
 8001e36:	4691      	mov	r9, r2
 8001e38:	d000      	beq.n	8001e3c <__aeabi_ddiv+0xa8>
 8001e3a:	e090      	b.n	8001f5e <__aeabi_ddiv+0x1ca>
 8001e3c:	469a      	mov	sl, r3
 8001e3e:	2302      	movs	r3, #2
 8001e40:	4690      	mov	r8, r2
 8001e42:	2408      	movs	r4, #8
 8001e44:	9303      	str	r3, [sp, #12]
 8001e46:	e7cc      	b.n	8001de2 <__aeabi_ddiv+0x4e>
 8001e48:	46cb      	mov	fp, r9
 8001e4a:	4642      	mov	r2, r8
 8001e4c:	9d02      	ldr	r5, [sp, #8]
 8001e4e:	9903      	ldr	r1, [sp, #12]
 8001e50:	2902      	cmp	r1, #2
 8001e52:	d100      	bne.n	8001e56 <__aeabi_ddiv+0xc2>
 8001e54:	e1de      	b.n	8002214 <__aeabi_ddiv+0x480>
 8001e56:	2903      	cmp	r1, #3
 8001e58:	d100      	bne.n	8001e5c <__aeabi_ddiv+0xc8>
 8001e5a:	e08d      	b.n	8001f78 <__aeabi_ddiv+0x1e4>
 8001e5c:	2901      	cmp	r1, #1
 8001e5e:	d000      	beq.n	8001e62 <__aeabi_ddiv+0xce>
 8001e60:	e179      	b.n	8002156 <__aeabi_ddiv+0x3c2>
 8001e62:	002e      	movs	r6, r5
 8001e64:	2200      	movs	r2, #0
 8001e66:	2300      	movs	r3, #0
 8001e68:	2400      	movs	r4, #0
 8001e6a:	4690      	mov	r8, r2
 8001e6c:	051b      	lsls	r3, r3, #20
 8001e6e:	4323      	orrs	r3, r4
 8001e70:	07f6      	lsls	r6, r6, #31
 8001e72:	4333      	orrs	r3, r6
 8001e74:	4640      	mov	r0, r8
 8001e76:	0019      	movs	r1, r3
 8001e78:	b007      	add	sp, #28
 8001e7a:	bcf0      	pop	{r4, r5, r6, r7}
 8001e7c:	46bb      	mov	fp, r7
 8001e7e:	46b2      	mov	sl, r6
 8001e80:	46a9      	mov	r9, r5
 8001e82:	46a0      	mov	r8, r4
 8001e84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e86:	2200      	movs	r2, #0
 8001e88:	2400      	movs	r4, #0
 8001e8a:	4690      	mov	r8, r2
 8001e8c:	4b48      	ldr	r3, [pc, #288]	@ (8001fb0 <__aeabi_ddiv+0x21c>)
 8001e8e:	e7ed      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8001e90:	465a      	mov	r2, fp
 8001e92:	9b00      	ldr	r3, [sp, #0]
 8001e94:	431a      	orrs	r2, r3
 8001e96:	4b49      	ldr	r3, [pc, #292]	@ (8001fbc <__aeabi_ddiv+0x228>)
 8001e98:	469c      	mov	ip, r3
 8001e9a:	44e2      	add	sl, ip
 8001e9c:	2a00      	cmp	r2, #0
 8001e9e:	d159      	bne.n	8001f54 <__aeabi_ddiv+0x1c0>
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	431c      	orrs	r4, r3
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	2102      	movs	r1, #2
 8001ea8:	469b      	mov	fp, r3
 8001eaa:	e7b8      	b.n	8001e1e <__aeabi_ddiv+0x8a>
 8001eac:	465a      	mov	r2, fp
 8001eae:	9b00      	ldr	r3, [sp, #0]
 8001eb0:	431a      	orrs	r2, r3
 8001eb2:	d049      	beq.n	8001f48 <__aeabi_ddiv+0x1b4>
 8001eb4:	465b      	mov	r3, fp
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d100      	bne.n	8001ebc <__aeabi_ddiv+0x128>
 8001eba:	e19c      	b.n	80021f6 <__aeabi_ddiv+0x462>
 8001ebc:	4658      	mov	r0, fp
 8001ebe:	f001 fc0d 	bl	80036dc <__clzsi2>
 8001ec2:	0002      	movs	r2, r0
 8001ec4:	0003      	movs	r3, r0
 8001ec6:	3a0b      	subs	r2, #11
 8001ec8:	271d      	movs	r7, #29
 8001eca:	9e00      	ldr	r6, [sp, #0]
 8001ecc:	1aba      	subs	r2, r7, r2
 8001ece:	0019      	movs	r1, r3
 8001ed0:	4658      	mov	r0, fp
 8001ed2:	40d6      	lsrs	r6, r2
 8001ed4:	3908      	subs	r1, #8
 8001ed6:	4088      	lsls	r0, r1
 8001ed8:	0032      	movs	r2, r6
 8001eda:	4302      	orrs	r2, r0
 8001edc:	4693      	mov	fp, r2
 8001ede:	9a00      	ldr	r2, [sp, #0]
 8001ee0:	408a      	lsls	r2, r1
 8001ee2:	4937      	ldr	r1, [pc, #220]	@ (8001fc0 <__aeabi_ddiv+0x22c>)
 8001ee4:	4453      	add	r3, sl
 8001ee6:	468a      	mov	sl, r1
 8001ee8:	2100      	movs	r1, #0
 8001eea:	449a      	add	sl, r3
 8001eec:	e797      	b.n	8001e1e <__aeabi_ddiv+0x8a>
 8001eee:	465b      	mov	r3, fp
 8001ef0:	4303      	orrs	r3, r0
 8001ef2:	4699      	mov	r9, r3
 8001ef4:	d021      	beq.n	8001f3a <__aeabi_ddiv+0x1a6>
 8001ef6:	465b      	mov	r3, fp
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d100      	bne.n	8001efe <__aeabi_ddiv+0x16a>
 8001efc:	e169      	b.n	80021d2 <__aeabi_ddiv+0x43e>
 8001efe:	4658      	mov	r0, fp
 8001f00:	f001 fbec 	bl	80036dc <__clzsi2>
 8001f04:	230b      	movs	r3, #11
 8001f06:	425b      	negs	r3, r3
 8001f08:	469c      	mov	ip, r3
 8001f0a:	0002      	movs	r2, r0
 8001f0c:	4484      	add	ip, r0
 8001f0e:	4666      	mov	r6, ip
 8001f10:	231d      	movs	r3, #29
 8001f12:	1b9b      	subs	r3, r3, r6
 8001f14:	0026      	movs	r6, r4
 8001f16:	0011      	movs	r1, r2
 8001f18:	4658      	mov	r0, fp
 8001f1a:	40de      	lsrs	r6, r3
 8001f1c:	3908      	subs	r1, #8
 8001f1e:	4088      	lsls	r0, r1
 8001f20:	0033      	movs	r3, r6
 8001f22:	4303      	orrs	r3, r0
 8001f24:	4699      	mov	r9, r3
 8001f26:	0023      	movs	r3, r4
 8001f28:	408b      	lsls	r3, r1
 8001f2a:	4698      	mov	r8, r3
 8001f2c:	4b25      	ldr	r3, [pc, #148]	@ (8001fc4 <__aeabi_ddiv+0x230>)
 8001f2e:	2400      	movs	r4, #0
 8001f30:	1a9b      	subs	r3, r3, r2
 8001f32:	469a      	mov	sl, r3
 8001f34:	2300      	movs	r3, #0
 8001f36:	9303      	str	r3, [sp, #12]
 8001f38:	e753      	b.n	8001de2 <__aeabi_ddiv+0x4e>
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	4698      	mov	r8, r3
 8001f3e:	469a      	mov	sl, r3
 8001f40:	3301      	adds	r3, #1
 8001f42:	2404      	movs	r4, #4
 8001f44:	9303      	str	r3, [sp, #12]
 8001f46:	e74c      	b.n	8001de2 <__aeabi_ddiv+0x4e>
 8001f48:	2301      	movs	r3, #1
 8001f4a:	431c      	orrs	r4, r3
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	2101      	movs	r1, #1
 8001f50:	469b      	mov	fp, r3
 8001f52:	e764      	b.n	8001e1e <__aeabi_ddiv+0x8a>
 8001f54:	2303      	movs	r3, #3
 8001f56:	0032      	movs	r2, r6
 8001f58:	2103      	movs	r1, #3
 8001f5a:	431c      	orrs	r4, r3
 8001f5c:	e75f      	b.n	8001e1e <__aeabi_ddiv+0x8a>
 8001f5e:	469a      	mov	sl, r3
 8001f60:	2303      	movs	r3, #3
 8001f62:	46d9      	mov	r9, fp
 8001f64:	240c      	movs	r4, #12
 8001f66:	9303      	str	r3, [sp, #12]
 8001f68:	e73b      	b.n	8001de2 <__aeabi_ddiv+0x4e>
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	2480      	movs	r4, #128	@ 0x80
 8001f6e:	4698      	mov	r8, r3
 8001f70:	2600      	movs	r6, #0
 8001f72:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb0 <__aeabi_ddiv+0x21c>)
 8001f74:	0324      	lsls	r4, r4, #12
 8001f76:	e779      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8001f78:	2480      	movs	r4, #128	@ 0x80
 8001f7a:	465b      	mov	r3, fp
 8001f7c:	0324      	lsls	r4, r4, #12
 8001f7e:	431c      	orrs	r4, r3
 8001f80:	0324      	lsls	r4, r4, #12
 8001f82:	002e      	movs	r6, r5
 8001f84:	4690      	mov	r8, r2
 8001f86:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb0 <__aeabi_ddiv+0x21c>)
 8001f88:	0b24      	lsrs	r4, r4, #12
 8001f8a:	e76f      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8001f8c:	2480      	movs	r4, #128	@ 0x80
 8001f8e:	464b      	mov	r3, r9
 8001f90:	0324      	lsls	r4, r4, #12
 8001f92:	4223      	tst	r3, r4
 8001f94:	d002      	beq.n	8001f9c <__aeabi_ddiv+0x208>
 8001f96:	465b      	mov	r3, fp
 8001f98:	4223      	tst	r3, r4
 8001f9a:	d0f0      	beq.n	8001f7e <__aeabi_ddiv+0x1ea>
 8001f9c:	2480      	movs	r4, #128	@ 0x80
 8001f9e:	464b      	mov	r3, r9
 8001fa0:	0324      	lsls	r4, r4, #12
 8001fa2:	431c      	orrs	r4, r3
 8001fa4:	0324      	lsls	r4, r4, #12
 8001fa6:	9e02      	ldr	r6, [sp, #8]
 8001fa8:	4b01      	ldr	r3, [pc, #4]	@ (8001fb0 <__aeabi_ddiv+0x21c>)
 8001faa:	0b24      	lsrs	r4, r4, #12
 8001fac:	e75e      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8001fae:	46c0      	nop			@ (mov r8, r8)
 8001fb0:	000007ff 	.word	0x000007ff
 8001fb4:	fffffc01 	.word	0xfffffc01
 8001fb8:	0800c934 	.word	0x0800c934
 8001fbc:	fffff801 	.word	0xfffff801
 8001fc0:	000003f3 	.word	0x000003f3
 8001fc4:	fffffc0d 	.word	0xfffffc0d
 8001fc8:	45cb      	cmp	fp, r9
 8001fca:	d200      	bcs.n	8001fce <__aeabi_ddiv+0x23a>
 8001fcc:	e0f8      	b.n	80021c0 <__aeabi_ddiv+0x42c>
 8001fce:	d100      	bne.n	8001fd2 <__aeabi_ddiv+0x23e>
 8001fd0:	e0f3      	b.n	80021ba <__aeabi_ddiv+0x426>
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	425b      	negs	r3, r3
 8001fd6:	469c      	mov	ip, r3
 8001fd8:	4644      	mov	r4, r8
 8001fda:	4648      	mov	r0, r9
 8001fdc:	2500      	movs	r5, #0
 8001fde:	44e2      	add	sl, ip
 8001fe0:	465b      	mov	r3, fp
 8001fe2:	0e17      	lsrs	r7, r2, #24
 8001fe4:	021b      	lsls	r3, r3, #8
 8001fe6:	431f      	orrs	r7, r3
 8001fe8:	0c19      	lsrs	r1, r3, #16
 8001fea:	043b      	lsls	r3, r7, #16
 8001fec:	0212      	lsls	r2, r2, #8
 8001fee:	9700      	str	r7, [sp, #0]
 8001ff0:	0c1f      	lsrs	r7, r3, #16
 8001ff2:	4691      	mov	r9, r2
 8001ff4:	9102      	str	r1, [sp, #8]
 8001ff6:	9703      	str	r7, [sp, #12]
 8001ff8:	f7fe f928 	bl	800024c <__aeabi_uidivmod>
 8001ffc:	0002      	movs	r2, r0
 8001ffe:	437a      	muls	r2, r7
 8002000:	040b      	lsls	r3, r1, #16
 8002002:	0c21      	lsrs	r1, r4, #16
 8002004:	4680      	mov	r8, r0
 8002006:	4319      	orrs	r1, r3
 8002008:	428a      	cmp	r2, r1
 800200a:	d909      	bls.n	8002020 <__aeabi_ddiv+0x28c>
 800200c:	9f00      	ldr	r7, [sp, #0]
 800200e:	2301      	movs	r3, #1
 8002010:	46bc      	mov	ip, r7
 8002012:	425b      	negs	r3, r3
 8002014:	4461      	add	r1, ip
 8002016:	469c      	mov	ip, r3
 8002018:	44e0      	add	r8, ip
 800201a:	428f      	cmp	r7, r1
 800201c:	d800      	bhi.n	8002020 <__aeabi_ddiv+0x28c>
 800201e:	e15c      	b.n	80022da <__aeabi_ddiv+0x546>
 8002020:	1a88      	subs	r0, r1, r2
 8002022:	9902      	ldr	r1, [sp, #8]
 8002024:	f7fe f912 	bl	800024c <__aeabi_uidivmod>
 8002028:	9a03      	ldr	r2, [sp, #12]
 800202a:	0424      	lsls	r4, r4, #16
 800202c:	4342      	muls	r2, r0
 800202e:	0409      	lsls	r1, r1, #16
 8002030:	0c24      	lsrs	r4, r4, #16
 8002032:	0003      	movs	r3, r0
 8002034:	430c      	orrs	r4, r1
 8002036:	42a2      	cmp	r2, r4
 8002038:	d906      	bls.n	8002048 <__aeabi_ddiv+0x2b4>
 800203a:	9900      	ldr	r1, [sp, #0]
 800203c:	3b01      	subs	r3, #1
 800203e:	468c      	mov	ip, r1
 8002040:	4464      	add	r4, ip
 8002042:	42a1      	cmp	r1, r4
 8002044:	d800      	bhi.n	8002048 <__aeabi_ddiv+0x2b4>
 8002046:	e142      	b.n	80022ce <__aeabi_ddiv+0x53a>
 8002048:	1aa0      	subs	r0, r4, r2
 800204a:	4642      	mov	r2, r8
 800204c:	0412      	lsls	r2, r2, #16
 800204e:	431a      	orrs	r2, r3
 8002050:	4693      	mov	fp, r2
 8002052:	464b      	mov	r3, r9
 8002054:	4659      	mov	r1, fp
 8002056:	0c1b      	lsrs	r3, r3, #16
 8002058:	001f      	movs	r7, r3
 800205a:	9304      	str	r3, [sp, #16]
 800205c:	040b      	lsls	r3, r1, #16
 800205e:	4649      	mov	r1, r9
 8002060:	0409      	lsls	r1, r1, #16
 8002062:	0c09      	lsrs	r1, r1, #16
 8002064:	000c      	movs	r4, r1
 8002066:	0c1b      	lsrs	r3, r3, #16
 8002068:	435c      	muls	r4, r3
 800206a:	0c12      	lsrs	r2, r2, #16
 800206c:	437b      	muls	r3, r7
 800206e:	4688      	mov	r8, r1
 8002070:	4351      	muls	r1, r2
 8002072:	437a      	muls	r2, r7
 8002074:	0c27      	lsrs	r7, r4, #16
 8002076:	46bc      	mov	ip, r7
 8002078:	185b      	adds	r3, r3, r1
 800207a:	4463      	add	r3, ip
 800207c:	4299      	cmp	r1, r3
 800207e:	d903      	bls.n	8002088 <__aeabi_ddiv+0x2f4>
 8002080:	2180      	movs	r1, #128	@ 0x80
 8002082:	0249      	lsls	r1, r1, #9
 8002084:	468c      	mov	ip, r1
 8002086:	4462      	add	r2, ip
 8002088:	0c19      	lsrs	r1, r3, #16
 800208a:	0424      	lsls	r4, r4, #16
 800208c:	041b      	lsls	r3, r3, #16
 800208e:	0c24      	lsrs	r4, r4, #16
 8002090:	188a      	adds	r2, r1, r2
 8002092:	191c      	adds	r4, r3, r4
 8002094:	4290      	cmp	r0, r2
 8002096:	d302      	bcc.n	800209e <__aeabi_ddiv+0x30a>
 8002098:	d116      	bne.n	80020c8 <__aeabi_ddiv+0x334>
 800209a:	42a5      	cmp	r5, r4
 800209c:	d214      	bcs.n	80020c8 <__aeabi_ddiv+0x334>
 800209e:	465b      	mov	r3, fp
 80020a0:	9f00      	ldr	r7, [sp, #0]
 80020a2:	3b01      	subs	r3, #1
 80020a4:	444d      	add	r5, r9
 80020a6:	9305      	str	r3, [sp, #20]
 80020a8:	454d      	cmp	r5, r9
 80020aa:	419b      	sbcs	r3, r3
 80020ac:	46bc      	mov	ip, r7
 80020ae:	425b      	negs	r3, r3
 80020b0:	4463      	add	r3, ip
 80020b2:	18c0      	adds	r0, r0, r3
 80020b4:	4287      	cmp	r7, r0
 80020b6:	d300      	bcc.n	80020ba <__aeabi_ddiv+0x326>
 80020b8:	e102      	b.n	80022c0 <__aeabi_ddiv+0x52c>
 80020ba:	4282      	cmp	r2, r0
 80020bc:	d900      	bls.n	80020c0 <__aeabi_ddiv+0x32c>
 80020be:	e129      	b.n	8002314 <__aeabi_ddiv+0x580>
 80020c0:	d100      	bne.n	80020c4 <__aeabi_ddiv+0x330>
 80020c2:	e124      	b.n	800230e <__aeabi_ddiv+0x57a>
 80020c4:	9b05      	ldr	r3, [sp, #20]
 80020c6:	469b      	mov	fp, r3
 80020c8:	1b2c      	subs	r4, r5, r4
 80020ca:	42a5      	cmp	r5, r4
 80020cc:	41ad      	sbcs	r5, r5
 80020ce:	9b00      	ldr	r3, [sp, #0]
 80020d0:	1a80      	subs	r0, r0, r2
 80020d2:	426d      	negs	r5, r5
 80020d4:	1b40      	subs	r0, r0, r5
 80020d6:	4283      	cmp	r3, r0
 80020d8:	d100      	bne.n	80020dc <__aeabi_ddiv+0x348>
 80020da:	e10f      	b.n	80022fc <__aeabi_ddiv+0x568>
 80020dc:	9902      	ldr	r1, [sp, #8]
 80020de:	f7fe f8b5 	bl	800024c <__aeabi_uidivmod>
 80020e2:	9a03      	ldr	r2, [sp, #12]
 80020e4:	040b      	lsls	r3, r1, #16
 80020e6:	4342      	muls	r2, r0
 80020e8:	0c21      	lsrs	r1, r4, #16
 80020ea:	0005      	movs	r5, r0
 80020ec:	4319      	orrs	r1, r3
 80020ee:	428a      	cmp	r2, r1
 80020f0:	d900      	bls.n	80020f4 <__aeabi_ddiv+0x360>
 80020f2:	e0cb      	b.n	800228c <__aeabi_ddiv+0x4f8>
 80020f4:	1a88      	subs	r0, r1, r2
 80020f6:	9902      	ldr	r1, [sp, #8]
 80020f8:	f7fe f8a8 	bl	800024c <__aeabi_uidivmod>
 80020fc:	9a03      	ldr	r2, [sp, #12]
 80020fe:	0424      	lsls	r4, r4, #16
 8002100:	4342      	muls	r2, r0
 8002102:	0409      	lsls	r1, r1, #16
 8002104:	0c24      	lsrs	r4, r4, #16
 8002106:	0003      	movs	r3, r0
 8002108:	430c      	orrs	r4, r1
 800210a:	42a2      	cmp	r2, r4
 800210c:	d900      	bls.n	8002110 <__aeabi_ddiv+0x37c>
 800210e:	e0ca      	b.n	80022a6 <__aeabi_ddiv+0x512>
 8002110:	4641      	mov	r1, r8
 8002112:	1aa4      	subs	r4, r4, r2
 8002114:	042a      	lsls	r2, r5, #16
 8002116:	431a      	orrs	r2, r3
 8002118:	9f04      	ldr	r7, [sp, #16]
 800211a:	0413      	lsls	r3, r2, #16
 800211c:	0c1b      	lsrs	r3, r3, #16
 800211e:	4359      	muls	r1, r3
 8002120:	4640      	mov	r0, r8
 8002122:	437b      	muls	r3, r7
 8002124:	469c      	mov	ip, r3
 8002126:	0c15      	lsrs	r5, r2, #16
 8002128:	4368      	muls	r0, r5
 800212a:	0c0b      	lsrs	r3, r1, #16
 800212c:	4484      	add	ip, r0
 800212e:	4463      	add	r3, ip
 8002130:	437d      	muls	r5, r7
 8002132:	4298      	cmp	r0, r3
 8002134:	d903      	bls.n	800213e <__aeabi_ddiv+0x3aa>
 8002136:	2080      	movs	r0, #128	@ 0x80
 8002138:	0240      	lsls	r0, r0, #9
 800213a:	4684      	mov	ip, r0
 800213c:	4465      	add	r5, ip
 800213e:	0c18      	lsrs	r0, r3, #16
 8002140:	0409      	lsls	r1, r1, #16
 8002142:	041b      	lsls	r3, r3, #16
 8002144:	0c09      	lsrs	r1, r1, #16
 8002146:	1940      	adds	r0, r0, r5
 8002148:	185b      	adds	r3, r3, r1
 800214a:	4284      	cmp	r4, r0
 800214c:	d327      	bcc.n	800219e <__aeabi_ddiv+0x40a>
 800214e:	d023      	beq.n	8002198 <__aeabi_ddiv+0x404>
 8002150:	2301      	movs	r3, #1
 8002152:	0035      	movs	r5, r6
 8002154:	431a      	orrs	r2, r3
 8002156:	4b94      	ldr	r3, [pc, #592]	@ (80023a8 <__aeabi_ddiv+0x614>)
 8002158:	4453      	add	r3, sl
 800215a:	2b00      	cmp	r3, #0
 800215c:	dd60      	ble.n	8002220 <__aeabi_ddiv+0x48c>
 800215e:	0751      	lsls	r1, r2, #29
 8002160:	d000      	beq.n	8002164 <__aeabi_ddiv+0x3d0>
 8002162:	e086      	b.n	8002272 <__aeabi_ddiv+0x4de>
 8002164:	002e      	movs	r6, r5
 8002166:	08d1      	lsrs	r1, r2, #3
 8002168:	465a      	mov	r2, fp
 800216a:	01d2      	lsls	r2, r2, #7
 800216c:	d506      	bpl.n	800217c <__aeabi_ddiv+0x3e8>
 800216e:	465a      	mov	r2, fp
 8002170:	4b8e      	ldr	r3, [pc, #568]	@ (80023ac <__aeabi_ddiv+0x618>)
 8002172:	401a      	ands	r2, r3
 8002174:	2380      	movs	r3, #128	@ 0x80
 8002176:	4693      	mov	fp, r2
 8002178:	00db      	lsls	r3, r3, #3
 800217a:	4453      	add	r3, sl
 800217c:	4a8c      	ldr	r2, [pc, #560]	@ (80023b0 <__aeabi_ddiv+0x61c>)
 800217e:	4293      	cmp	r3, r2
 8002180:	dd00      	ble.n	8002184 <__aeabi_ddiv+0x3f0>
 8002182:	e680      	b.n	8001e86 <__aeabi_ddiv+0xf2>
 8002184:	465a      	mov	r2, fp
 8002186:	0752      	lsls	r2, r2, #29
 8002188:	430a      	orrs	r2, r1
 800218a:	4690      	mov	r8, r2
 800218c:	465a      	mov	r2, fp
 800218e:	055b      	lsls	r3, r3, #21
 8002190:	0254      	lsls	r4, r2, #9
 8002192:	0b24      	lsrs	r4, r4, #12
 8002194:	0d5b      	lsrs	r3, r3, #21
 8002196:	e669      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8002198:	0035      	movs	r5, r6
 800219a:	2b00      	cmp	r3, #0
 800219c:	d0db      	beq.n	8002156 <__aeabi_ddiv+0x3c2>
 800219e:	9d00      	ldr	r5, [sp, #0]
 80021a0:	1e51      	subs	r1, r2, #1
 80021a2:	46ac      	mov	ip, r5
 80021a4:	4464      	add	r4, ip
 80021a6:	42ac      	cmp	r4, r5
 80021a8:	d200      	bcs.n	80021ac <__aeabi_ddiv+0x418>
 80021aa:	e09e      	b.n	80022ea <__aeabi_ddiv+0x556>
 80021ac:	4284      	cmp	r4, r0
 80021ae:	d200      	bcs.n	80021b2 <__aeabi_ddiv+0x41e>
 80021b0:	e0e1      	b.n	8002376 <__aeabi_ddiv+0x5e2>
 80021b2:	d100      	bne.n	80021b6 <__aeabi_ddiv+0x422>
 80021b4:	e0ee      	b.n	8002394 <__aeabi_ddiv+0x600>
 80021b6:	000a      	movs	r2, r1
 80021b8:	e7ca      	b.n	8002150 <__aeabi_ddiv+0x3bc>
 80021ba:	4542      	cmp	r2, r8
 80021bc:	d900      	bls.n	80021c0 <__aeabi_ddiv+0x42c>
 80021be:	e708      	b.n	8001fd2 <__aeabi_ddiv+0x23e>
 80021c0:	464b      	mov	r3, r9
 80021c2:	07dc      	lsls	r4, r3, #31
 80021c4:	0858      	lsrs	r0, r3, #1
 80021c6:	4643      	mov	r3, r8
 80021c8:	085b      	lsrs	r3, r3, #1
 80021ca:	431c      	orrs	r4, r3
 80021cc:	4643      	mov	r3, r8
 80021ce:	07dd      	lsls	r5, r3, #31
 80021d0:	e706      	b.n	8001fe0 <__aeabi_ddiv+0x24c>
 80021d2:	f001 fa83 	bl	80036dc <__clzsi2>
 80021d6:	2315      	movs	r3, #21
 80021d8:	469c      	mov	ip, r3
 80021da:	4484      	add	ip, r0
 80021dc:	0002      	movs	r2, r0
 80021de:	4663      	mov	r3, ip
 80021e0:	3220      	adds	r2, #32
 80021e2:	2b1c      	cmp	r3, #28
 80021e4:	dc00      	bgt.n	80021e8 <__aeabi_ddiv+0x454>
 80021e6:	e692      	b.n	8001f0e <__aeabi_ddiv+0x17a>
 80021e8:	0023      	movs	r3, r4
 80021ea:	3808      	subs	r0, #8
 80021ec:	4083      	lsls	r3, r0
 80021ee:	4699      	mov	r9, r3
 80021f0:	2300      	movs	r3, #0
 80021f2:	4698      	mov	r8, r3
 80021f4:	e69a      	b.n	8001f2c <__aeabi_ddiv+0x198>
 80021f6:	f001 fa71 	bl	80036dc <__clzsi2>
 80021fa:	0002      	movs	r2, r0
 80021fc:	0003      	movs	r3, r0
 80021fe:	3215      	adds	r2, #21
 8002200:	3320      	adds	r3, #32
 8002202:	2a1c      	cmp	r2, #28
 8002204:	dc00      	bgt.n	8002208 <__aeabi_ddiv+0x474>
 8002206:	e65f      	b.n	8001ec8 <__aeabi_ddiv+0x134>
 8002208:	9900      	ldr	r1, [sp, #0]
 800220a:	3808      	subs	r0, #8
 800220c:	4081      	lsls	r1, r0
 800220e:	2200      	movs	r2, #0
 8002210:	468b      	mov	fp, r1
 8002212:	e666      	b.n	8001ee2 <__aeabi_ddiv+0x14e>
 8002214:	2200      	movs	r2, #0
 8002216:	002e      	movs	r6, r5
 8002218:	2400      	movs	r4, #0
 800221a:	4690      	mov	r8, r2
 800221c:	4b65      	ldr	r3, [pc, #404]	@ (80023b4 <__aeabi_ddiv+0x620>)
 800221e:	e625      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8002220:	002e      	movs	r6, r5
 8002222:	2101      	movs	r1, #1
 8002224:	1ac9      	subs	r1, r1, r3
 8002226:	2938      	cmp	r1, #56	@ 0x38
 8002228:	dd00      	ble.n	800222c <__aeabi_ddiv+0x498>
 800222a:	e61b      	b.n	8001e64 <__aeabi_ddiv+0xd0>
 800222c:	291f      	cmp	r1, #31
 800222e:	dc7e      	bgt.n	800232e <__aeabi_ddiv+0x59a>
 8002230:	4861      	ldr	r0, [pc, #388]	@ (80023b8 <__aeabi_ddiv+0x624>)
 8002232:	0014      	movs	r4, r2
 8002234:	4450      	add	r0, sl
 8002236:	465b      	mov	r3, fp
 8002238:	4082      	lsls	r2, r0
 800223a:	4083      	lsls	r3, r0
 800223c:	40cc      	lsrs	r4, r1
 800223e:	1e50      	subs	r0, r2, #1
 8002240:	4182      	sbcs	r2, r0
 8002242:	4323      	orrs	r3, r4
 8002244:	431a      	orrs	r2, r3
 8002246:	465b      	mov	r3, fp
 8002248:	40cb      	lsrs	r3, r1
 800224a:	0751      	lsls	r1, r2, #29
 800224c:	d009      	beq.n	8002262 <__aeabi_ddiv+0x4ce>
 800224e:	210f      	movs	r1, #15
 8002250:	4011      	ands	r1, r2
 8002252:	2904      	cmp	r1, #4
 8002254:	d005      	beq.n	8002262 <__aeabi_ddiv+0x4ce>
 8002256:	1d11      	adds	r1, r2, #4
 8002258:	4291      	cmp	r1, r2
 800225a:	4192      	sbcs	r2, r2
 800225c:	4252      	negs	r2, r2
 800225e:	189b      	adds	r3, r3, r2
 8002260:	000a      	movs	r2, r1
 8002262:	0219      	lsls	r1, r3, #8
 8002264:	d400      	bmi.n	8002268 <__aeabi_ddiv+0x4d4>
 8002266:	e09b      	b.n	80023a0 <__aeabi_ddiv+0x60c>
 8002268:	2200      	movs	r2, #0
 800226a:	2301      	movs	r3, #1
 800226c:	2400      	movs	r4, #0
 800226e:	4690      	mov	r8, r2
 8002270:	e5fc      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8002272:	210f      	movs	r1, #15
 8002274:	4011      	ands	r1, r2
 8002276:	2904      	cmp	r1, #4
 8002278:	d100      	bne.n	800227c <__aeabi_ddiv+0x4e8>
 800227a:	e773      	b.n	8002164 <__aeabi_ddiv+0x3d0>
 800227c:	1d11      	adds	r1, r2, #4
 800227e:	4291      	cmp	r1, r2
 8002280:	4192      	sbcs	r2, r2
 8002282:	4252      	negs	r2, r2
 8002284:	002e      	movs	r6, r5
 8002286:	08c9      	lsrs	r1, r1, #3
 8002288:	4493      	add	fp, r2
 800228a:	e76d      	b.n	8002168 <__aeabi_ddiv+0x3d4>
 800228c:	9b00      	ldr	r3, [sp, #0]
 800228e:	3d01      	subs	r5, #1
 8002290:	469c      	mov	ip, r3
 8002292:	4461      	add	r1, ip
 8002294:	428b      	cmp	r3, r1
 8002296:	d900      	bls.n	800229a <__aeabi_ddiv+0x506>
 8002298:	e72c      	b.n	80020f4 <__aeabi_ddiv+0x360>
 800229a:	428a      	cmp	r2, r1
 800229c:	d800      	bhi.n	80022a0 <__aeabi_ddiv+0x50c>
 800229e:	e729      	b.n	80020f4 <__aeabi_ddiv+0x360>
 80022a0:	1e85      	subs	r5, r0, #2
 80022a2:	4461      	add	r1, ip
 80022a4:	e726      	b.n	80020f4 <__aeabi_ddiv+0x360>
 80022a6:	9900      	ldr	r1, [sp, #0]
 80022a8:	3b01      	subs	r3, #1
 80022aa:	468c      	mov	ip, r1
 80022ac:	4464      	add	r4, ip
 80022ae:	42a1      	cmp	r1, r4
 80022b0:	d900      	bls.n	80022b4 <__aeabi_ddiv+0x520>
 80022b2:	e72d      	b.n	8002110 <__aeabi_ddiv+0x37c>
 80022b4:	42a2      	cmp	r2, r4
 80022b6:	d800      	bhi.n	80022ba <__aeabi_ddiv+0x526>
 80022b8:	e72a      	b.n	8002110 <__aeabi_ddiv+0x37c>
 80022ba:	1e83      	subs	r3, r0, #2
 80022bc:	4464      	add	r4, ip
 80022be:	e727      	b.n	8002110 <__aeabi_ddiv+0x37c>
 80022c0:	4287      	cmp	r7, r0
 80022c2:	d000      	beq.n	80022c6 <__aeabi_ddiv+0x532>
 80022c4:	e6fe      	b.n	80020c4 <__aeabi_ddiv+0x330>
 80022c6:	45a9      	cmp	r9, r5
 80022c8:	d900      	bls.n	80022cc <__aeabi_ddiv+0x538>
 80022ca:	e6fb      	b.n	80020c4 <__aeabi_ddiv+0x330>
 80022cc:	e6f5      	b.n	80020ba <__aeabi_ddiv+0x326>
 80022ce:	42a2      	cmp	r2, r4
 80022d0:	d800      	bhi.n	80022d4 <__aeabi_ddiv+0x540>
 80022d2:	e6b9      	b.n	8002048 <__aeabi_ddiv+0x2b4>
 80022d4:	1e83      	subs	r3, r0, #2
 80022d6:	4464      	add	r4, ip
 80022d8:	e6b6      	b.n	8002048 <__aeabi_ddiv+0x2b4>
 80022da:	428a      	cmp	r2, r1
 80022dc:	d800      	bhi.n	80022e0 <__aeabi_ddiv+0x54c>
 80022de:	e69f      	b.n	8002020 <__aeabi_ddiv+0x28c>
 80022e0:	46bc      	mov	ip, r7
 80022e2:	1e83      	subs	r3, r0, #2
 80022e4:	4698      	mov	r8, r3
 80022e6:	4461      	add	r1, ip
 80022e8:	e69a      	b.n	8002020 <__aeabi_ddiv+0x28c>
 80022ea:	000a      	movs	r2, r1
 80022ec:	4284      	cmp	r4, r0
 80022ee:	d000      	beq.n	80022f2 <__aeabi_ddiv+0x55e>
 80022f0:	e72e      	b.n	8002150 <__aeabi_ddiv+0x3bc>
 80022f2:	454b      	cmp	r3, r9
 80022f4:	d000      	beq.n	80022f8 <__aeabi_ddiv+0x564>
 80022f6:	e72b      	b.n	8002150 <__aeabi_ddiv+0x3bc>
 80022f8:	0035      	movs	r5, r6
 80022fa:	e72c      	b.n	8002156 <__aeabi_ddiv+0x3c2>
 80022fc:	4b2a      	ldr	r3, [pc, #168]	@ (80023a8 <__aeabi_ddiv+0x614>)
 80022fe:	4a2f      	ldr	r2, [pc, #188]	@ (80023bc <__aeabi_ddiv+0x628>)
 8002300:	4453      	add	r3, sl
 8002302:	4592      	cmp	sl, r2
 8002304:	db43      	blt.n	800238e <__aeabi_ddiv+0x5fa>
 8002306:	2201      	movs	r2, #1
 8002308:	2100      	movs	r1, #0
 800230a:	4493      	add	fp, r2
 800230c:	e72c      	b.n	8002168 <__aeabi_ddiv+0x3d4>
 800230e:	42ac      	cmp	r4, r5
 8002310:	d800      	bhi.n	8002314 <__aeabi_ddiv+0x580>
 8002312:	e6d7      	b.n	80020c4 <__aeabi_ddiv+0x330>
 8002314:	2302      	movs	r3, #2
 8002316:	425b      	negs	r3, r3
 8002318:	469c      	mov	ip, r3
 800231a:	9900      	ldr	r1, [sp, #0]
 800231c:	444d      	add	r5, r9
 800231e:	454d      	cmp	r5, r9
 8002320:	419b      	sbcs	r3, r3
 8002322:	44e3      	add	fp, ip
 8002324:	468c      	mov	ip, r1
 8002326:	425b      	negs	r3, r3
 8002328:	4463      	add	r3, ip
 800232a:	18c0      	adds	r0, r0, r3
 800232c:	e6cc      	b.n	80020c8 <__aeabi_ddiv+0x334>
 800232e:	201f      	movs	r0, #31
 8002330:	4240      	negs	r0, r0
 8002332:	1ac3      	subs	r3, r0, r3
 8002334:	4658      	mov	r0, fp
 8002336:	40d8      	lsrs	r0, r3
 8002338:	2920      	cmp	r1, #32
 800233a:	d004      	beq.n	8002346 <__aeabi_ddiv+0x5b2>
 800233c:	4659      	mov	r1, fp
 800233e:	4b20      	ldr	r3, [pc, #128]	@ (80023c0 <__aeabi_ddiv+0x62c>)
 8002340:	4453      	add	r3, sl
 8002342:	4099      	lsls	r1, r3
 8002344:	430a      	orrs	r2, r1
 8002346:	1e53      	subs	r3, r2, #1
 8002348:	419a      	sbcs	r2, r3
 800234a:	2307      	movs	r3, #7
 800234c:	0019      	movs	r1, r3
 800234e:	4302      	orrs	r2, r0
 8002350:	2400      	movs	r4, #0
 8002352:	4011      	ands	r1, r2
 8002354:	4213      	tst	r3, r2
 8002356:	d009      	beq.n	800236c <__aeabi_ddiv+0x5d8>
 8002358:	3308      	adds	r3, #8
 800235a:	4013      	ands	r3, r2
 800235c:	2b04      	cmp	r3, #4
 800235e:	d01d      	beq.n	800239c <__aeabi_ddiv+0x608>
 8002360:	1d13      	adds	r3, r2, #4
 8002362:	4293      	cmp	r3, r2
 8002364:	4189      	sbcs	r1, r1
 8002366:	001a      	movs	r2, r3
 8002368:	4249      	negs	r1, r1
 800236a:	0749      	lsls	r1, r1, #29
 800236c:	08d2      	lsrs	r2, r2, #3
 800236e:	430a      	orrs	r2, r1
 8002370:	4690      	mov	r8, r2
 8002372:	2300      	movs	r3, #0
 8002374:	e57a      	b.n	8001e6c <__aeabi_ddiv+0xd8>
 8002376:	4649      	mov	r1, r9
 8002378:	9f00      	ldr	r7, [sp, #0]
 800237a:	004d      	lsls	r5, r1, #1
 800237c:	454d      	cmp	r5, r9
 800237e:	4189      	sbcs	r1, r1
 8002380:	46bc      	mov	ip, r7
 8002382:	4249      	negs	r1, r1
 8002384:	4461      	add	r1, ip
 8002386:	46a9      	mov	r9, r5
 8002388:	3a02      	subs	r2, #2
 800238a:	1864      	adds	r4, r4, r1
 800238c:	e7ae      	b.n	80022ec <__aeabi_ddiv+0x558>
 800238e:	2201      	movs	r2, #1
 8002390:	4252      	negs	r2, r2
 8002392:	e746      	b.n	8002222 <__aeabi_ddiv+0x48e>
 8002394:	4599      	cmp	r9, r3
 8002396:	d3ee      	bcc.n	8002376 <__aeabi_ddiv+0x5e2>
 8002398:	000a      	movs	r2, r1
 800239a:	e7aa      	b.n	80022f2 <__aeabi_ddiv+0x55e>
 800239c:	2100      	movs	r1, #0
 800239e:	e7e5      	b.n	800236c <__aeabi_ddiv+0x5d8>
 80023a0:	0759      	lsls	r1, r3, #29
 80023a2:	025b      	lsls	r3, r3, #9
 80023a4:	0b1c      	lsrs	r4, r3, #12
 80023a6:	e7e1      	b.n	800236c <__aeabi_ddiv+0x5d8>
 80023a8:	000003ff 	.word	0x000003ff
 80023ac:	feffffff 	.word	0xfeffffff
 80023b0:	000007fe 	.word	0x000007fe
 80023b4:	000007ff 	.word	0x000007ff
 80023b8:	0000041e 	.word	0x0000041e
 80023bc:	fffffc02 	.word	0xfffffc02
 80023c0:	0000043e 	.word	0x0000043e

080023c4 <__eqdf2>:
 80023c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023c6:	4657      	mov	r7, sl
 80023c8:	46de      	mov	lr, fp
 80023ca:	464e      	mov	r6, r9
 80023cc:	4645      	mov	r5, r8
 80023ce:	b5e0      	push	{r5, r6, r7, lr}
 80023d0:	000d      	movs	r5, r1
 80023d2:	0004      	movs	r4, r0
 80023d4:	0fe8      	lsrs	r0, r5, #31
 80023d6:	4683      	mov	fp, r0
 80023d8:	0309      	lsls	r1, r1, #12
 80023da:	0fd8      	lsrs	r0, r3, #31
 80023dc:	0b09      	lsrs	r1, r1, #12
 80023de:	4682      	mov	sl, r0
 80023e0:	4819      	ldr	r0, [pc, #100]	@ (8002448 <__eqdf2+0x84>)
 80023e2:	468c      	mov	ip, r1
 80023e4:	031f      	lsls	r7, r3, #12
 80023e6:	0069      	lsls	r1, r5, #1
 80023e8:	005e      	lsls	r6, r3, #1
 80023ea:	0d49      	lsrs	r1, r1, #21
 80023ec:	0b3f      	lsrs	r7, r7, #12
 80023ee:	0d76      	lsrs	r6, r6, #21
 80023f0:	4281      	cmp	r1, r0
 80023f2:	d018      	beq.n	8002426 <__eqdf2+0x62>
 80023f4:	4286      	cmp	r6, r0
 80023f6:	d00f      	beq.n	8002418 <__eqdf2+0x54>
 80023f8:	2001      	movs	r0, #1
 80023fa:	42b1      	cmp	r1, r6
 80023fc:	d10d      	bne.n	800241a <__eqdf2+0x56>
 80023fe:	45bc      	cmp	ip, r7
 8002400:	d10b      	bne.n	800241a <__eqdf2+0x56>
 8002402:	4294      	cmp	r4, r2
 8002404:	d109      	bne.n	800241a <__eqdf2+0x56>
 8002406:	45d3      	cmp	fp, sl
 8002408:	d01c      	beq.n	8002444 <__eqdf2+0x80>
 800240a:	2900      	cmp	r1, #0
 800240c:	d105      	bne.n	800241a <__eqdf2+0x56>
 800240e:	4660      	mov	r0, ip
 8002410:	4320      	orrs	r0, r4
 8002412:	1e43      	subs	r3, r0, #1
 8002414:	4198      	sbcs	r0, r3
 8002416:	e000      	b.n	800241a <__eqdf2+0x56>
 8002418:	2001      	movs	r0, #1
 800241a:	bcf0      	pop	{r4, r5, r6, r7}
 800241c:	46bb      	mov	fp, r7
 800241e:	46b2      	mov	sl, r6
 8002420:	46a9      	mov	r9, r5
 8002422:	46a0      	mov	r8, r4
 8002424:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002426:	2001      	movs	r0, #1
 8002428:	428e      	cmp	r6, r1
 800242a:	d1f6      	bne.n	800241a <__eqdf2+0x56>
 800242c:	4661      	mov	r1, ip
 800242e:	4339      	orrs	r1, r7
 8002430:	000f      	movs	r7, r1
 8002432:	4317      	orrs	r7, r2
 8002434:	4327      	orrs	r7, r4
 8002436:	d1f0      	bne.n	800241a <__eqdf2+0x56>
 8002438:	465b      	mov	r3, fp
 800243a:	4652      	mov	r2, sl
 800243c:	1a98      	subs	r0, r3, r2
 800243e:	1e43      	subs	r3, r0, #1
 8002440:	4198      	sbcs	r0, r3
 8002442:	e7ea      	b.n	800241a <__eqdf2+0x56>
 8002444:	2000      	movs	r0, #0
 8002446:	e7e8      	b.n	800241a <__eqdf2+0x56>
 8002448:	000007ff 	.word	0x000007ff

0800244c <__gedf2>:
 800244c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244e:	4657      	mov	r7, sl
 8002450:	464e      	mov	r6, r9
 8002452:	4645      	mov	r5, r8
 8002454:	46de      	mov	lr, fp
 8002456:	b5e0      	push	{r5, r6, r7, lr}
 8002458:	000d      	movs	r5, r1
 800245a:	030e      	lsls	r6, r1, #12
 800245c:	0049      	lsls	r1, r1, #1
 800245e:	0d49      	lsrs	r1, r1, #21
 8002460:	468a      	mov	sl, r1
 8002462:	0fdf      	lsrs	r7, r3, #31
 8002464:	0fe9      	lsrs	r1, r5, #31
 8002466:	46bc      	mov	ip, r7
 8002468:	b083      	sub	sp, #12
 800246a:	4f2f      	ldr	r7, [pc, #188]	@ (8002528 <__gedf2+0xdc>)
 800246c:	0004      	movs	r4, r0
 800246e:	4680      	mov	r8, r0
 8002470:	9101      	str	r1, [sp, #4]
 8002472:	0058      	lsls	r0, r3, #1
 8002474:	0319      	lsls	r1, r3, #12
 8002476:	4691      	mov	r9, r2
 8002478:	0b36      	lsrs	r6, r6, #12
 800247a:	0b09      	lsrs	r1, r1, #12
 800247c:	0d40      	lsrs	r0, r0, #21
 800247e:	45ba      	cmp	sl, r7
 8002480:	d01d      	beq.n	80024be <__gedf2+0x72>
 8002482:	42b8      	cmp	r0, r7
 8002484:	d00d      	beq.n	80024a2 <__gedf2+0x56>
 8002486:	4657      	mov	r7, sl
 8002488:	2f00      	cmp	r7, #0
 800248a:	d12a      	bne.n	80024e2 <__gedf2+0x96>
 800248c:	4334      	orrs	r4, r6
 800248e:	2800      	cmp	r0, #0
 8002490:	d124      	bne.n	80024dc <__gedf2+0x90>
 8002492:	430a      	orrs	r2, r1
 8002494:	d036      	beq.n	8002504 <__gedf2+0xb8>
 8002496:	2c00      	cmp	r4, #0
 8002498:	d141      	bne.n	800251e <__gedf2+0xd2>
 800249a:	4663      	mov	r3, ip
 800249c:	0058      	lsls	r0, r3, #1
 800249e:	3801      	subs	r0, #1
 80024a0:	e015      	b.n	80024ce <__gedf2+0x82>
 80024a2:	4311      	orrs	r1, r2
 80024a4:	d138      	bne.n	8002518 <__gedf2+0xcc>
 80024a6:	4653      	mov	r3, sl
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d101      	bne.n	80024b0 <__gedf2+0x64>
 80024ac:	4326      	orrs	r6, r4
 80024ae:	d0f4      	beq.n	800249a <__gedf2+0x4e>
 80024b0:	9b01      	ldr	r3, [sp, #4]
 80024b2:	4563      	cmp	r3, ip
 80024b4:	d107      	bne.n	80024c6 <__gedf2+0x7a>
 80024b6:	9b01      	ldr	r3, [sp, #4]
 80024b8:	0058      	lsls	r0, r3, #1
 80024ba:	3801      	subs	r0, #1
 80024bc:	e007      	b.n	80024ce <__gedf2+0x82>
 80024be:	4326      	orrs	r6, r4
 80024c0:	d12a      	bne.n	8002518 <__gedf2+0xcc>
 80024c2:	4550      	cmp	r0, sl
 80024c4:	d021      	beq.n	800250a <__gedf2+0xbe>
 80024c6:	2001      	movs	r0, #1
 80024c8:	9b01      	ldr	r3, [sp, #4]
 80024ca:	425f      	negs	r7, r3
 80024cc:	4338      	orrs	r0, r7
 80024ce:	b003      	add	sp, #12
 80024d0:	bcf0      	pop	{r4, r5, r6, r7}
 80024d2:	46bb      	mov	fp, r7
 80024d4:	46b2      	mov	sl, r6
 80024d6:	46a9      	mov	r9, r5
 80024d8:	46a0      	mov	r8, r4
 80024da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024dc:	2c00      	cmp	r4, #0
 80024de:	d0dc      	beq.n	800249a <__gedf2+0x4e>
 80024e0:	e7e6      	b.n	80024b0 <__gedf2+0x64>
 80024e2:	2800      	cmp	r0, #0
 80024e4:	d0ef      	beq.n	80024c6 <__gedf2+0x7a>
 80024e6:	9b01      	ldr	r3, [sp, #4]
 80024e8:	4563      	cmp	r3, ip
 80024ea:	d1ec      	bne.n	80024c6 <__gedf2+0x7a>
 80024ec:	4582      	cmp	sl, r0
 80024ee:	dcea      	bgt.n	80024c6 <__gedf2+0x7a>
 80024f0:	dbe1      	blt.n	80024b6 <__gedf2+0x6a>
 80024f2:	428e      	cmp	r6, r1
 80024f4:	d8e7      	bhi.n	80024c6 <__gedf2+0x7a>
 80024f6:	d1de      	bne.n	80024b6 <__gedf2+0x6a>
 80024f8:	45c8      	cmp	r8, r9
 80024fa:	d8e4      	bhi.n	80024c6 <__gedf2+0x7a>
 80024fc:	2000      	movs	r0, #0
 80024fe:	45c8      	cmp	r8, r9
 8002500:	d2e5      	bcs.n	80024ce <__gedf2+0x82>
 8002502:	e7d8      	b.n	80024b6 <__gedf2+0x6a>
 8002504:	2c00      	cmp	r4, #0
 8002506:	d0e2      	beq.n	80024ce <__gedf2+0x82>
 8002508:	e7dd      	b.n	80024c6 <__gedf2+0x7a>
 800250a:	4311      	orrs	r1, r2
 800250c:	d104      	bne.n	8002518 <__gedf2+0xcc>
 800250e:	9b01      	ldr	r3, [sp, #4]
 8002510:	4563      	cmp	r3, ip
 8002512:	d1d8      	bne.n	80024c6 <__gedf2+0x7a>
 8002514:	2000      	movs	r0, #0
 8002516:	e7da      	b.n	80024ce <__gedf2+0x82>
 8002518:	2002      	movs	r0, #2
 800251a:	4240      	negs	r0, r0
 800251c:	e7d7      	b.n	80024ce <__gedf2+0x82>
 800251e:	9b01      	ldr	r3, [sp, #4]
 8002520:	4563      	cmp	r3, ip
 8002522:	d0e6      	beq.n	80024f2 <__gedf2+0xa6>
 8002524:	e7cf      	b.n	80024c6 <__gedf2+0x7a>
 8002526:	46c0      	nop			@ (mov r8, r8)
 8002528:	000007ff 	.word	0x000007ff

0800252c <__ledf2>:
 800252c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800252e:	4657      	mov	r7, sl
 8002530:	464e      	mov	r6, r9
 8002532:	4645      	mov	r5, r8
 8002534:	46de      	mov	lr, fp
 8002536:	b5e0      	push	{r5, r6, r7, lr}
 8002538:	000d      	movs	r5, r1
 800253a:	030e      	lsls	r6, r1, #12
 800253c:	0049      	lsls	r1, r1, #1
 800253e:	0d49      	lsrs	r1, r1, #21
 8002540:	468a      	mov	sl, r1
 8002542:	0fdf      	lsrs	r7, r3, #31
 8002544:	0fe9      	lsrs	r1, r5, #31
 8002546:	46bc      	mov	ip, r7
 8002548:	b083      	sub	sp, #12
 800254a:	4f2e      	ldr	r7, [pc, #184]	@ (8002604 <__ledf2+0xd8>)
 800254c:	0004      	movs	r4, r0
 800254e:	4680      	mov	r8, r0
 8002550:	9101      	str	r1, [sp, #4]
 8002552:	0058      	lsls	r0, r3, #1
 8002554:	0319      	lsls	r1, r3, #12
 8002556:	4691      	mov	r9, r2
 8002558:	0b36      	lsrs	r6, r6, #12
 800255a:	0b09      	lsrs	r1, r1, #12
 800255c:	0d40      	lsrs	r0, r0, #21
 800255e:	45ba      	cmp	sl, r7
 8002560:	d01e      	beq.n	80025a0 <__ledf2+0x74>
 8002562:	42b8      	cmp	r0, r7
 8002564:	d00d      	beq.n	8002582 <__ledf2+0x56>
 8002566:	4657      	mov	r7, sl
 8002568:	2f00      	cmp	r7, #0
 800256a:	d127      	bne.n	80025bc <__ledf2+0x90>
 800256c:	4334      	orrs	r4, r6
 800256e:	2800      	cmp	r0, #0
 8002570:	d133      	bne.n	80025da <__ledf2+0xae>
 8002572:	430a      	orrs	r2, r1
 8002574:	d034      	beq.n	80025e0 <__ledf2+0xb4>
 8002576:	2c00      	cmp	r4, #0
 8002578:	d140      	bne.n	80025fc <__ledf2+0xd0>
 800257a:	4663      	mov	r3, ip
 800257c:	0058      	lsls	r0, r3, #1
 800257e:	3801      	subs	r0, #1
 8002580:	e015      	b.n	80025ae <__ledf2+0x82>
 8002582:	4311      	orrs	r1, r2
 8002584:	d112      	bne.n	80025ac <__ledf2+0x80>
 8002586:	4653      	mov	r3, sl
 8002588:	2b00      	cmp	r3, #0
 800258a:	d101      	bne.n	8002590 <__ledf2+0x64>
 800258c:	4326      	orrs	r6, r4
 800258e:	d0f4      	beq.n	800257a <__ledf2+0x4e>
 8002590:	9b01      	ldr	r3, [sp, #4]
 8002592:	4563      	cmp	r3, ip
 8002594:	d01d      	beq.n	80025d2 <__ledf2+0xa6>
 8002596:	2001      	movs	r0, #1
 8002598:	9b01      	ldr	r3, [sp, #4]
 800259a:	425f      	negs	r7, r3
 800259c:	4338      	orrs	r0, r7
 800259e:	e006      	b.n	80025ae <__ledf2+0x82>
 80025a0:	4326      	orrs	r6, r4
 80025a2:	d103      	bne.n	80025ac <__ledf2+0x80>
 80025a4:	4550      	cmp	r0, sl
 80025a6:	d1f6      	bne.n	8002596 <__ledf2+0x6a>
 80025a8:	4311      	orrs	r1, r2
 80025aa:	d01c      	beq.n	80025e6 <__ledf2+0xba>
 80025ac:	2002      	movs	r0, #2
 80025ae:	b003      	add	sp, #12
 80025b0:	bcf0      	pop	{r4, r5, r6, r7}
 80025b2:	46bb      	mov	fp, r7
 80025b4:	46b2      	mov	sl, r6
 80025b6:	46a9      	mov	r9, r5
 80025b8:	46a0      	mov	r8, r4
 80025ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025bc:	2800      	cmp	r0, #0
 80025be:	d0ea      	beq.n	8002596 <__ledf2+0x6a>
 80025c0:	9b01      	ldr	r3, [sp, #4]
 80025c2:	4563      	cmp	r3, ip
 80025c4:	d1e7      	bne.n	8002596 <__ledf2+0x6a>
 80025c6:	4582      	cmp	sl, r0
 80025c8:	dce5      	bgt.n	8002596 <__ledf2+0x6a>
 80025ca:	db02      	blt.n	80025d2 <__ledf2+0xa6>
 80025cc:	428e      	cmp	r6, r1
 80025ce:	d8e2      	bhi.n	8002596 <__ledf2+0x6a>
 80025d0:	d00e      	beq.n	80025f0 <__ledf2+0xc4>
 80025d2:	9b01      	ldr	r3, [sp, #4]
 80025d4:	0058      	lsls	r0, r3, #1
 80025d6:	3801      	subs	r0, #1
 80025d8:	e7e9      	b.n	80025ae <__ledf2+0x82>
 80025da:	2c00      	cmp	r4, #0
 80025dc:	d0cd      	beq.n	800257a <__ledf2+0x4e>
 80025de:	e7d7      	b.n	8002590 <__ledf2+0x64>
 80025e0:	2c00      	cmp	r4, #0
 80025e2:	d0e4      	beq.n	80025ae <__ledf2+0x82>
 80025e4:	e7d7      	b.n	8002596 <__ledf2+0x6a>
 80025e6:	9b01      	ldr	r3, [sp, #4]
 80025e8:	2000      	movs	r0, #0
 80025ea:	4563      	cmp	r3, ip
 80025ec:	d0df      	beq.n	80025ae <__ledf2+0x82>
 80025ee:	e7d2      	b.n	8002596 <__ledf2+0x6a>
 80025f0:	45c8      	cmp	r8, r9
 80025f2:	d8d0      	bhi.n	8002596 <__ledf2+0x6a>
 80025f4:	2000      	movs	r0, #0
 80025f6:	45c8      	cmp	r8, r9
 80025f8:	d2d9      	bcs.n	80025ae <__ledf2+0x82>
 80025fa:	e7ea      	b.n	80025d2 <__ledf2+0xa6>
 80025fc:	9b01      	ldr	r3, [sp, #4]
 80025fe:	4563      	cmp	r3, ip
 8002600:	d0e4      	beq.n	80025cc <__ledf2+0xa0>
 8002602:	e7c8      	b.n	8002596 <__ledf2+0x6a>
 8002604:	000007ff 	.word	0x000007ff

08002608 <__aeabi_dmul>:
 8002608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800260a:	4657      	mov	r7, sl
 800260c:	464e      	mov	r6, r9
 800260e:	46de      	mov	lr, fp
 8002610:	4645      	mov	r5, r8
 8002612:	b5e0      	push	{r5, r6, r7, lr}
 8002614:	001f      	movs	r7, r3
 8002616:	030b      	lsls	r3, r1, #12
 8002618:	0b1b      	lsrs	r3, r3, #12
 800261a:	0016      	movs	r6, r2
 800261c:	469a      	mov	sl, r3
 800261e:	0fca      	lsrs	r2, r1, #31
 8002620:	004b      	lsls	r3, r1, #1
 8002622:	0004      	movs	r4, r0
 8002624:	4691      	mov	r9, r2
 8002626:	b085      	sub	sp, #20
 8002628:	0d5b      	lsrs	r3, r3, #21
 800262a:	d100      	bne.n	800262e <__aeabi_dmul+0x26>
 800262c:	e1cf      	b.n	80029ce <__aeabi_dmul+0x3c6>
 800262e:	4acd      	ldr	r2, [pc, #820]	@ (8002964 <__aeabi_dmul+0x35c>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d055      	beq.n	80026e0 <__aeabi_dmul+0xd8>
 8002634:	4651      	mov	r1, sl
 8002636:	0f42      	lsrs	r2, r0, #29
 8002638:	00c9      	lsls	r1, r1, #3
 800263a:	430a      	orrs	r2, r1
 800263c:	2180      	movs	r1, #128	@ 0x80
 800263e:	0409      	lsls	r1, r1, #16
 8002640:	4311      	orrs	r1, r2
 8002642:	00c2      	lsls	r2, r0, #3
 8002644:	4690      	mov	r8, r2
 8002646:	4ac8      	ldr	r2, [pc, #800]	@ (8002968 <__aeabi_dmul+0x360>)
 8002648:	468a      	mov	sl, r1
 800264a:	4693      	mov	fp, r2
 800264c:	449b      	add	fp, r3
 800264e:	2300      	movs	r3, #0
 8002650:	2500      	movs	r5, #0
 8002652:	9302      	str	r3, [sp, #8]
 8002654:	033c      	lsls	r4, r7, #12
 8002656:	007b      	lsls	r3, r7, #1
 8002658:	0ffa      	lsrs	r2, r7, #31
 800265a:	9601      	str	r6, [sp, #4]
 800265c:	0b24      	lsrs	r4, r4, #12
 800265e:	0d5b      	lsrs	r3, r3, #21
 8002660:	9200      	str	r2, [sp, #0]
 8002662:	d100      	bne.n	8002666 <__aeabi_dmul+0x5e>
 8002664:	e188      	b.n	8002978 <__aeabi_dmul+0x370>
 8002666:	4abf      	ldr	r2, [pc, #764]	@ (8002964 <__aeabi_dmul+0x35c>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d100      	bne.n	800266e <__aeabi_dmul+0x66>
 800266c:	e092      	b.n	8002794 <__aeabi_dmul+0x18c>
 800266e:	4abe      	ldr	r2, [pc, #760]	@ (8002968 <__aeabi_dmul+0x360>)
 8002670:	4694      	mov	ip, r2
 8002672:	4463      	add	r3, ip
 8002674:	449b      	add	fp, r3
 8002676:	2d0a      	cmp	r5, #10
 8002678:	dc42      	bgt.n	8002700 <__aeabi_dmul+0xf8>
 800267a:	00e4      	lsls	r4, r4, #3
 800267c:	0f73      	lsrs	r3, r6, #29
 800267e:	4323      	orrs	r3, r4
 8002680:	2480      	movs	r4, #128	@ 0x80
 8002682:	4649      	mov	r1, r9
 8002684:	0424      	lsls	r4, r4, #16
 8002686:	431c      	orrs	r4, r3
 8002688:	00f3      	lsls	r3, r6, #3
 800268a:	9301      	str	r3, [sp, #4]
 800268c:	9b00      	ldr	r3, [sp, #0]
 800268e:	2000      	movs	r0, #0
 8002690:	4059      	eors	r1, r3
 8002692:	b2cb      	uxtb	r3, r1
 8002694:	9303      	str	r3, [sp, #12]
 8002696:	2d02      	cmp	r5, #2
 8002698:	dc00      	bgt.n	800269c <__aeabi_dmul+0x94>
 800269a:	e094      	b.n	80027c6 <__aeabi_dmul+0x1be>
 800269c:	2301      	movs	r3, #1
 800269e:	40ab      	lsls	r3, r5
 80026a0:	001d      	movs	r5, r3
 80026a2:	23a6      	movs	r3, #166	@ 0xa6
 80026a4:	002a      	movs	r2, r5
 80026a6:	00db      	lsls	r3, r3, #3
 80026a8:	401a      	ands	r2, r3
 80026aa:	421d      	tst	r5, r3
 80026ac:	d000      	beq.n	80026b0 <__aeabi_dmul+0xa8>
 80026ae:	e229      	b.n	8002b04 <__aeabi_dmul+0x4fc>
 80026b0:	2390      	movs	r3, #144	@ 0x90
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	421d      	tst	r5, r3
 80026b6:	d100      	bne.n	80026ba <__aeabi_dmul+0xb2>
 80026b8:	e24d      	b.n	8002b56 <__aeabi_dmul+0x54e>
 80026ba:	2300      	movs	r3, #0
 80026bc:	2480      	movs	r4, #128	@ 0x80
 80026be:	4699      	mov	r9, r3
 80026c0:	0324      	lsls	r4, r4, #12
 80026c2:	4ba8      	ldr	r3, [pc, #672]	@ (8002964 <__aeabi_dmul+0x35c>)
 80026c4:	0010      	movs	r0, r2
 80026c6:	464a      	mov	r2, r9
 80026c8:	051b      	lsls	r3, r3, #20
 80026ca:	4323      	orrs	r3, r4
 80026cc:	07d2      	lsls	r2, r2, #31
 80026ce:	4313      	orrs	r3, r2
 80026d0:	0019      	movs	r1, r3
 80026d2:	b005      	add	sp, #20
 80026d4:	bcf0      	pop	{r4, r5, r6, r7}
 80026d6:	46bb      	mov	fp, r7
 80026d8:	46b2      	mov	sl, r6
 80026da:	46a9      	mov	r9, r5
 80026dc:	46a0      	mov	r8, r4
 80026de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026e0:	4652      	mov	r2, sl
 80026e2:	4302      	orrs	r2, r0
 80026e4:	4690      	mov	r8, r2
 80026e6:	d000      	beq.n	80026ea <__aeabi_dmul+0xe2>
 80026e8:	e1ac      	b.n	8002a44 <__aeabi_dmul+0x43c>
 80026ea:	469b      	mov	fp, r3
 80026ec:	2302      	movs	r3, #2
 80026ee:	4692      	mov	sl, r2
 80026f0:	2508      	movs	r5, #8
 80026f2:	9302      	str	r3, [sp, #8]
 80026f4:	e7ae      	b.n	8002654 <__aeabi_dmul+0x4c>
 80026f6:	9b00      	ldr	r3, [sp, #0]
 80026f8:	46a2      	mov	sl, r4
 80026fa:	4699      	mov	r9, r3
 80026fc:	9b01      	ldr	r3, [sp, #4]
 80026fe:	4698      	mov	r8, r3
 8002700:	9b02      	ldr	r3, [sp, #8]
 8002702:	2b02      	cmp	r3, #2
 8002704:	d100      	bne.n	8002708 <__aeabi_dmul+0x100>
 8002706:	e1ca      	b.n	8002a9e <__aeabi_dmul+0x496>
 8002708:	2b03      	cmp	r3, #3
 800270a:	d100      	bne.n	800270e <__aeabi_dmul+0x106>
 800270c:	e192      	b.n	8002a34 <__aeabi_dmul+0x42c>
 800270e:	2b01      	cmp	r3, #1
 8002710:	d110      	bne.n	8002734 <__aeabi_dmul+0x12c>
 8002712:	2300      	movs	r3, #0
 8002714:	2400      	movs	r4, #0
 8002716:	2200      	movs	r2, #0
 8002718:	e7d4      	b.n	80026c4 <__aeabi_dmul+0xbc>
 800271a:	2201      	movs	r2, #1
 800271c:	087b      	lsrs	r3, r7, #1
 800271e:	403a      	ands	r2, r7
 8002720:	4313      	orrs	r3, r2
 8002722:	4652      	mov	r2, sl
 8002724:	07d2      	lsls	r2, r2, #31
 8002726:	4313      	orrs	r3, r2
 8002728:	4698      	mov	r8, r3
 800272a:	4653      	mov	r3, sl
 800272c:	085b      	lsrs	r3, r3, #1
 800272e:	469a      	mov	sl, r3
 8002730:	9b03      	ldr	r3, [sp, #12]
 8002732:	4699      	mov	r9, r3
 8002734:	465b      	mov	r3, fp
 8002736:	1c58      	adds	r0, r3, #1
 8002738:	2380      	movs	r3, #128	@ 0x80
 800273a:	00db      	lsls	r3, r3, #3
 800273c:	445b      	add	r3, fp
 800273e:	2b00      	cmp	r3, #0
 8002740:	dc00      	bgt.n	8002744 <__aeabi_dmul+0x13c>
 8002742:	e1b1      	b.n	8002aa8 <__aeabi_dmul+0x4a0>
 8002744:	4642      	mov	r2, r8
 8002746:	0752      	lsls	r2, r2, #29
 8002748:	d00b      	beq.n	8002762 <__aeabi_dmul+0x15a>
 800274a:	220f      	movs	r2, #15
 800274c:	4641      	mov	r1, r8
 800274e:	400a      	ands	r2, r1
 8002750:	2a04      	cmp	r2, #4
 8002752:	d006      	beq.n	8002762 <__aeabi_dmul+0x15a>
 8002754:	4642      	mov	r2, r8
 8002756:	1d11      	adds	r1, r2, #4
 8002758:	4541      	cmp	r1, r8
 800275a:	4192      	sbcs	r2, r2
 800275c:	4688      	mov	r8, r1
 800275e:	4252      	negs	r2, r2
 8002760:	4492      	add	sl, r2
 8002762:	4652      	mov	r2, sl
 8002764:	01d2      	lsls	r2, r2, #7
 8002766:	d506      	bpl.n	8002776 <__aeabi_dmul+0x16e>
 8002768:	4652      	mov	r2, sl
 800276a:	4b80      	ldr	r3, [pc, #512]	@ (800296c <__aeabi_dmul+0x364>)
 800276c:	401a      	ands	r2, r3
 800276e:	2380      	movs	r3, #128	@ 0x80
 8002770:	4692      	mov	sl, r2
 8002772:	00db      	lsls	r3, r3, #3
 8002774:	18c3      	adds	r3, r0, r3
 8002776:	4a7e      	ldr	r2, [pc, #504]	@ (8002970 <__aeabi_dmul+0x368>)
 8002778:	4293      	cmp	r3, r2
 800277a:	dd00      	ble.n	800277e <__aeabi_dmul+0x176>
 800277c:	e18f      	b.n	8002a9e <__aeabi_dmul+0x496>
 800277e:	4642      	mov	r2, r8
 8002780:	08d1      	lsrs	r1, r2, #3
 8002782:	4652      	mov	r2, sl
 8002784:	0752      	lsls	r2, r2, #29
 8002786:	430a      	orrs	r2, r1
 8002788:	4651      	mov	r1, sl
 800278a:	055b      	lsls	r3, r3, #21
 800278c:	024c      	lsls	r4, r1, #9
 800278e:	0b24      	lsrs	r4, r4, #12
 8002790:	0d5b      	lsrs	r3, r3, #21
 8002792:	e797      	b.n	80026c4 <__aeabi_dmul+0xbc>
 8002794:	4b73      	ldr	r3, [pc, #460]	@ (8002964 <__aeabi_dmul+0x35c>)
 8002796:	4326      	orrs	r6, r4
 8002798:	469c      	mov	ip, r3
 800279a:	44e3      	add	fp, ip
 800279c:	2e00      	cmp	r6, #0
 800279e:	d100      	bne.n	80027a2 <__aeabi_dmul+0x19a>
 80027a0:	e16f      	b.n	8002a82 <__aeabi_dmul+0x47a>
 80027a2:	2303      	movs	r3, #3
 80027a4:	4649      	mov	r1, r9
 80027a6:	431d      	orrs	r5, r3
 80027a8:	9b00      	ldr	r3, [sp, #0]
 80027aa:	4059      	eors	r1, r3
 80027ac:	b2cb      	uxtb	r3, r1
 80027ae:	9303      	str	r3, [sp, #12]
 80027b0:	2d0a      	cmp	r5, #10
 80027b2:	dd00      	ble.n	80027b6 <__aeabi_dmul+0x1ae>
 80027b4:	e133      	b.n	8002a1e <__aeabi_dmul+0x416>
 80027b6:	2301      	movs	r3, #1
 80027b8:	40ab      	lsls	r3, r5
 80027ba:	001d      	movs	r5, r3
 80027bc:	2303      	movs	r3, #3
 80027be:	9302      	str	r3, [sp, #8]
 80027c0:	2288      	movs	r2, #136	@ 0x88
 80027c2:	422a      	tst	r2, r5
 80027c4:	d197      	bne.n	80026f6 <__aeabi_dmul+0xee>
 80027c6:	4642      	mov	r2, r8
 80027c8:	4643      	mov	r3, r8
 80027ca:	0412      	lsls	r2, r2, #16
 80027cc:	0c12      	lsrs	r2, r2, #16
 80027ce:	0016      	movs	r6, r2
 80027d0:	9801      	ldr	r0, [sp, #4]
 80027d2:	0c1d      	lsrs	r5, r3, #16
 80027d4:	0c03      	lsrs	r3, r0, #16
 80027d6:	0400      	lsls	r0, r0, #16
 80027d8:	0c00      	lsrs	r0, r0, #16
 80027da:	4346      	muls	r6, r0
 80027dc:	46b4      	mov	ip, r6
 80027de:	001e      	movs	r6, r3
 80027e0:	436e      	muls	r6, r5
 80027e2:	9600      	str	r6, [sp, #0]
 80027e4:	0016      	movs	r6, r2
 80027e6:	0007      	movs	r7, r0
 80027e8:	435e      	muls	r6, r3
 80027ea:	4661      	mov	r1, ip
 80027ec:	46b0      	mov	r8, r6
 80027ee:	436f      	muls	r7, r5
 80027f0:	0c0e      	lsrs	r6, r1, #16
 80027f2:	44b8      	add	r8, r7
 80027f4:	4446      	add	r6, r8
 80027f6:	42b7      	cmp	r7, r6
 80027f8:	d905      	bls.n	8002806 <__aeabi_dmul+0x1fe>
 80027fa:	2180      	movs	r1, #128	@ 0x80
 80027fc:	0249      	lsls	r1, r1, #9
 80027fe:	4688      	mov	r8, r1
 8002800:	9f00      	ldr	r7, [sp, #0]
 8002802:	4447      	add	r7, r8
 8002804:	9700      	str	r7, [sp, #0]
 8002806:	4661      	mov	r1, ip
 8002808:	0409      	lsls	r1, r1, #16
 800280a:	0c09      	lsrs	r1, r1, #16
 800280c:	0c37      	lsrs	r7, r6, #16
 800280e:	0436      	lsls	r6, r6, #16
 8002810:	468c      	mov	ip, r1
 8002812:	0031      	movs	r1, r6
 8002814:	4461      	add	r1, ip
 8002816:	9101      	str	r1, [sp, #4]
 8002818:	0011      	movs	r1, r2
 800281a:	0c26      	lsrs	r6, r4, #16
 800281c:	0424      	lsls	r4, r4, #16
 800281e:	0c24      	lsrs	r4, r4, #16
 8002820:	4361      	muls	r1, r4
 8002822:	468c      	mov	ip, r1
 8002824:	0021      	movs	r1, r4
 8002826:	4369      	muls	r1, r5
 8002828:	4689      	mov	r9, r1
 800282a:	4661      	mov	r1, ip
 800282c:	0c09      	lsrs	r1, r1, #16
 800282e:	4688      	mov	r8, r1
 8002830:	4372      	muls	r2, r6
 8002832:	444a      	add	r2, r9
 8002834:	4442      	add	r2, r8
 8002836:	4375      	muls	r5, r6
 8002838:	4591      	cmp	r9, r2
 800283a:	d903      	bls.n	8002844 <__aeabi_dmul+0x23c>
 800283c:	2180      	movs	r1, #128	@ 0x80
 800283e:	0249      	lsls	r1, r1, #9
 8002840:	4688      	mov	r8, r1
 8002842:	4445      	add	r5, r8
 8002844:	0c11      	lsrs	r1, r2, #16
 8002846:	4688      	mov	r8, r1
 8002848:	4661      	mov	r1, ip
 800284a:	0409      	lsls	r1, r1, #16
 800284c:	0c09      	lsrs	r1, r1, #16
 800284e:	468c      	mov	ip, r1
 8002850:	0412      	lsls	r2, r2, #16
 8002852:	4462      	add	r2, ip
 8002854:	18b9      	adds	r1, r7, r2
 8002856:	9102      	str	r1, [sp, #8]
 8002858:	4651      	mov	r1, sl
 800285a:	0c09      	lsrs	r1, r1, #16
 800285c:	468c      	mov	ip, r1
 800285e:	4651      	mov	r1, sl
 8002860:	040f      	lsls	r7, r1, #16
 8002862:	0c3f      	lsrs	r7, r7, #16
 8002864:	0039      	movs	r1, r7
 8002866:	4341      	muls	r1, r0
 8002868:	4445      	add	r5, r8
 800286a:	4688      	mov	r8, r1
 800286c:	4661      	mov	r1, ip
 800286e:	4341      	muls	r1, r0
 8002870:	468a      	mov	sl, r1
 8002872:	4641      	mov	r1, r8
 8002874:	4660      	mov	r0, ip
 8002876:	0c09      	lsrs	r1, r1, #16
 8002878:	4689      	mov	r9, r1
 800287a:	4358      	muls	r0, r3
 800287c:	437b      	muls	r3, r7
 800287e:	4453      	add	r3, sl
 8002880:	444b      	add	r3, r9
 8002882:	459a      	cmp	sl, r3
 8002884:	d903      	bls.n	800288e <__aeabi_dmul+0x286>
 8002886:	2180      	movs	r1, #128	@ 0x80
 8002888:	0249      	lsls	r1, r1, #9
 800288a:	4689      	mov	r9, r1
 800288c:	4448      	add	r0, r9
 800288e:	0c19      	lsrs	r1, r3, #16
 8002890:	4689      	mov	r9, r1
 8002892:	4641      	mov	r1, r8
 8002894:	0409      	lsls	r1, r1, #16
 8002896:	0c09      	lsrs	r1, r1, #16
 8002898:	4688      	mov	r8, r1
 800289a:	0039      	movs	r1, r7
 800289c:	4361      	muls	r1, r4
 800289e:	041b      	lsls	r3, r3, #16
 80028a0:	4443      	add	r3, r8
 80028a2:	4688      	mov	r8, r1
 80028a4:	4661      	mov	r1, ip
 80028a6:	434c      	muls	r4, r1
 80028a8:	4371      	muls	r1, r6
 80028aa:	468c      	mov	ip, r1
 80028ac:	4641      	mov	r1, r8
 80028ae:	4377      	muls	r7, r6
 80028b0:	0c0e      	lsrs	r6, r1, #16
 80028b2:	193f      	adds	r7, r7, r4
 80028b4:	19f6      	adds	r6, r6, r7
 80028b6:	4448      	add	r0, r9
 80028b8:	42b4      	cmp	r4, r6
 80028ba:	d903      	bls.n	80028c4 <__aeabi_dmul+0x2bc>
 80028bc:	2180      	movs	r1, #128	@ 0x80
 80028be:	0249      	lsls	r1, r1, #9
 80028c0:	4689      	mov	r9, r1
 80028c2:	44cc      	add	ip, r9
 80028c4:	9902      	ldr	r1, [sp, #8]
 80028c6:	9f00      	ldr	r7, [sp, #0]
 80028c8:	4689      	mov	r9, r1
 80028ca:	0431      	lsls	r1, r6, #16
 80028cc:	444f      	add	r7, r9
 80028ce:	4689      	mov	r9, r1
 80028d0:	4641      	mov	r1, r8
 80028d2:	4297      	cmp	r7, r2
 80028d4:	4192      	sbcs	r2, r2
 80028d6:	040c      	lsls	r4, r1, #16
 80028d8:	0c24      	lsrs	r4, r4, #16
 80028da:	444c      	add	r4, r9
 80028dc:	18ff      	adds	r7, r7, r3
 80028de:	4252      	negs	r2, r2
 80028e0:	1964      	adds	r4, r4, r5
 80028e2:	18a1      	adds	r1, r4, r2
 80028e4:	429f      	cmp	r7, r3
 80028e6:	419b      	sbcs	r3, r3
 80028e8:	4688      	mov	r8, r1
 80028ea:	4682      	mov	sl, r0
 80028ec:	425b      	negs	r3, r3
 80028ee:	4699      	mov	r9, r3
 80028f0:	4590      	cmp	r8, r2
 80028f2:	4192      	sbcs	r2, r2
 80028f4:	42ac      	cmp	r4, r5
 80028f6:	41a4      	sbcs	r4, r4
 80028f8:	44c2      	add	sl, r8
 80028fa:	44d1      	add	r9, sl
 80028fc:	4252      	negs	r2, r2
 80028fe:	4264      	negs	r4, r4
 8002900:	4314      	orrs	r4, r2
 8002902:	4599      	cmp	r9, r3
 8002904:	419b      	sbcs	r3, r3
 8002906:	4582      	cmp	sl, r0
 8002908:	4192      	sbcs	r2, r2
 800290a:	425b      	negs	r3, r3
 800290c:	4252      	negs	r2, r2
 800290e:	4313      	orrs	r3, r2
 8002910:	464a      	mov	r2, r9
 8002912:	0c36      	lsrs	r6, r6, #16
 8002914:	19a4      	adds	r4, r4, r6
 8002916:	18e3      	adds	r3, r4, r3
 8002918:	4463      	add	r3, ip
 800291a:	025b      	lsls	r3, r3, #9
 800291c:	0dd2      	lsrs	r2, r2, #23
 800291e:	431a      	orrs	r2, r3
 8002920:	9901      	ldr	r1, [sp, #4]
 8002922:	4692      	mov	sl, r2
 8002924:	027a      	lsls	r2, r7, #9
 8002926:	430a      	orrs	r2, r1
 8002928:	1e50      	subs	r0, r2, #1
 800292a:	4182      	sbcs	r2, r0
 800292c:	0dff      	lsrs	r7, r7, #23
 800292e:	4317      	orrs	r7, r2
 8002930:	464a      	mov	r2, r9
 8002932:	0252      	lsls	r2, r2, #9
 8002934:	4317      	orrs	r7, r2
 8002936:	46b8      	mov	r8, r7
 8002938:	01db      	lsls	r3, r3, #7
 800293a:	d500      	bpl.n	800293e <__aeabi_dmul+0x336>
 800293c:	e6ed      	b.n	800271a <__aeabi_dmul+0x112>
 800293e:	4b0d      	ldr	r3, [pc, #52]	@ (8002974 <__aeabi_dmul+0x36c>)
 8002940:	9a03      	ldr	r2, [sp, #12]
 8002942:	445b      	add	r3, fp
 8002944:	4691      	mov	r9, r2
 8002946:	2b00      	cmp	r3, #0
 8002948:	dc00      	bgt.n	800294c <__aeabi_dmul+0x344>
 800294a:	e0ac      	b.n	8002aa6 <__aeabi_dmul+0x49e>
 800294c:	003a      	movs	r2, r7
 800294e:	0752      	lsls	r2, r2, #29
 8002950:	d100      	bne.n	8002954 <__aeabi_dmul+0x34c>
 8002952:	e710      	b.n	8002776 <__aeabi_dmul+0x16e>
 8002954:	220f      	movs	r2, #15
 8002956:	4658      	mov	r0, fp
 8002958:	403a      	ands	r2, r7
 800295a:	2a04      	cmp	r2, #4
 800295c:	d000      	beq.n	8002960 <__aeabi_dmul+0x358>
 800295e:	e6f9      	b.n	8002754 <__aeabi_dmul+0x14c>
 8002960:	e709      	b.n	8002776 <__aeabi_dmul+0x16e>
 8002962:	46c0      	nop			@ (mov r8, r8)
 8002964:	000007ff 	.word	0x000007ff
 8002968:	fffffc01 	.word	0xfffffc01
 800296c:	feffffff 	.word	0xfeffffff
 8002970:	000007fe 	.word	0x000007fe
 8002974:	000003ff 	.word	0x000003ff
 8002978:	0022      	movs	r2, r4
 800297a:	4332      	orrs	r2, r6
 800297c:	d06f      	beq.n	8002a5e <__aeabi_dmul+0x456>
 800297e:	2c00      	cmp	r4, #0
 8002980:	d100      	bne.n	8002984 <__aeabi_dmul+0x37c>
 8002982:	e0c2      	b.n	8002b0a <__aeabi_dmul+0x502>
 8002984:	0020      	movs	r0, r4
 8002986:	f000 fea9 	bl	80036dc <__clzsi2>
 800298a:	0002      	movs	r2, r0
 800298c:	0003      	movs	r3, r0
 800298e:	3a0b      	subs	r2, #11
 8002990:	201d      	movs	r0, #29
 8002992:	1a82      	subs	r2, r0, r2
 8002994:	0030      	movs	r0, r6
 8002996:	0019      	movs	r1, r3
 8002998:	40d0      	lsrs	r0, r2
 800299a:	3908      	subs	r1, #8
 800299c:	408c      	lsls	r4, r1
 800299e:	0002      	movs	r2, r0
 80029a0:	4322      	orrs	r2, r4
 80029a2:	0034      	movs	r4, r6
 80029a4:	408c      	lsls	r4, r1
 80029a6:	4659      	mov	r1, fp
 80029a8:	1acb      	subs	r3, r1, r3
 80029aa:	4986      	ldr	r1, [pc, #536]	@ (8002bc4 <__aeabi_dmul+0x5bc>)
 80029ac:	468b      	mov	fp, r1
 80029ae:	449b      	add	fp, r3
 80029b0:	2d0a      	cmp	r5, #10
 80029b2:	dd00      	ble.n	80029b6 <__aeabi_dmul+0x3ae>
 80029b4:	e6a4      	b.n	8002700 <__aeabi_dmul+0xf8>
 80029b6:	4649      	mov	r1, r9
 80029b8:	9b00      	ldr	r3, [sp, #0]
 80029ba:	9401      	str	r4, [sp, #4]
 80029bc:	4059      	eors	r1, r3
 80029be:	b2cb      	uxtb	r3, r1
 80029c0:	0014      	movs	r4, r2
 80029c2:	2000      	movs	r0, #0
 80029c4:	9303      	str	r3, [sp, #12]
 80029c6:	2d02      	cmp	r5, #2
 80029c8:	dd00      	ble.n	80029cc <__aeabi_dmul+0x3c4>
 80029ca:	e667      	b.n	800269c <__aeabi_dmul+0x94>
 80029cc:	e6fb      	b.n	80027c6 <__aeabi_dmul+0x1be>
 80029ce:	4653      	mov	r3, sl
 80029d0:	4303      	orrs	r3, r0
 80029d2:	4698      	mov	r8, r3
 80029d4:	d03c      	beq.n	8002a50 <__aeabi_dmul+0x448>
 80029d6:	4653      	mov	r3, sl
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d100      	bne.n	80029de <__aeabi_dmul+0x3d6>
 80029dc:	e0a3      	b.n	8002b26 <__aeabi_dmul+0x51e>
 80029de:	4650      	mov	r0, sl
 80029e0:	f000 fe7c 	bl	80036dc <__clzsi2>
 80029e4:	230b      	movs	r3, #11
 80029e6:	425b      	negs	r3, r3
 80029e8:	469c      	mov	ip, r3
 80029ea:	0002      	movs	r2, r0
 80029ec:	4484      	add	ip, r0
 80029ee:	0011      	movs	r1, r2
 80029f0:	4650      	mov	r0, sl
 80029f2:	3908      	subs	r1, #8
 80029f4:	4088      	lsls	r0, r1
 80029f6:	231d      	movs	r3, #29
 80029f8:	4680      	mov	r8, r0
 80029fa:	4660      	mov	r0, ip
 80029fc:	1a1b      	subs	r3, r3, r0
 80029fe:	0020      	movs	r0, r4
 8002a00:	40d8      	lsrs	r0, r3
 8002a02:	0003      	movs	r3, r0
 8002a04:	4640      	mov	r0, r8
 8002a06:	4303      	orrs	r3, r0
 8002a08:	469a      	mov	sl, r3
 8002a0a:	0023      	movs	r3, r4
 8002a0c:	408b      	lsls	r3, r1
 8002a0e:	4698      	mov	r8, r3
 8002a10:	4b6c      	ldr	r3, [pc, #432]	@ (8002bc4 <__aeabi_dmul+0x5bc>)
 8002a12:	2500      	movs	r5, #0
 8002a14:	1a9b      	subs	r3, r3, r2
 8002a16:	469b      	mov	fp, r3
 8002a18:	2300      	movs	r3, #0
 8002a1a:	9302      	str	r3, [sp, #8]
 8002a1c:	e61a      	b.n	8002654 <__aeabi_dmul+0x4c>
 8002a1e:	2d0f      	cmp	r5, #15
 8002a20:	d000      	beq.n	8002a24 <__aeabi_dmul+0x41c>
 8002a22:	e0c9      	b.n	8002bb8 <__aeabi_dmul+0x5b0>
 8002a24:	2380      	movs	r3, #128	@ 0x80
 8002a26:	4652      	mov	r2, sl
 8002a28:	031b      	lsls	r3, r3, #12
 8002a2a:	421a      	tst	r2, r3
 8002a2c:	d002      	beq.n	8002a34 <__aeabi_dmul+0x42c>
 8002a2e:	421c      	tst	r4, r3
 8002a30:	d100      	bne.n	8002a34 <__aeabi_dmul+0x42c>
 8002a32:	e092      	b.n	8002b5a <__aeabi_dmul+0x552>
 8002a34:	2480      	movs	r4, #128	@ 0x80
 8002a36:	4653      	mov	r3, sl
 8002a38:	0324      	lsls	r4, r4, #12
 8002a3a:	431c      	orrs	r4, r3
 8002a3c:	0324      	lsls	r4, r4, #12
 8002a3e:	4642      	mov	r2, r8
 8002a40:	0b24      	lsrs	r4, r4, #12
 8002a42:	e63e      	b.n	80026c2 <__aeabi_dmul+0xba>
 8002a44:	469b      	mov	fp, r3
 8002a46:	2303      	movs	r3, #3
 8002a48:	4680      	mov	r8, r0
 8002a4a:	250c      	movs	r5, #12
 8002a4c:	9302      	str	r3, [sp, #8]
 8002a4e:	e601      	b.n	8002654 <__aeabi_dmul+0x4c>
 8002a50:	2300      	movs	r3, #0
 8002a52:	469a      	mov	sl, r3
 8002a54:	469b      	mov	fp, r3
 8002a56:	3301      	adds	r3, #1
 8002a58:	2504      	movs	r5, #4
 8002a5a:	9302      	str	r3, [sp, #8]
 8002a5c:	e5fa      	b.n	8002654 <__aeabi_dmul+0x4c>
 8002a5e:	2101      	movs	r1, #1
 8002a60:	430d      	orrs	r5, r1
 8002a62:	2d0a      	cmp	r5, #10
 8002a64:	dd00      	ble.n	8002a68 <__aeabi_dmul+0x460>
 8002a66:	e64b      	b.n	8002700 <__aeabi_dmul+0xf8>
 8002a68:	4649      	mov	r1, r9
 8002a6a:	9800      	ldr	r0, [sp, #0]
 8002a6c:	4041      	eors	r1, r0
 8002a6e:	b2c9      	uxtb	r1, r1
 8002a70:	9103      	str	r1, [sp, #12]
 8002a72:	2d02      	cmp	r5, #2
 8002a74:	dc00      	bgt.n	8002a78 <__aeabi_dmul+0x470>
 8002a76:	e096      	b.n	8002ba6 <__aeabi_dmul+0x59e>
 8002a78:	2300      	movs	r3, #0
 8002a7a:	2400      	movs	r4, #0
 8002a7c:	2001      	movs	r0, #1
 8002a7e:	9301      	str	r3, [sp, #4]
 8002a80:	e60c      	b.n	800269c <__aeabi_dmul+0x94>
 8002a82:	4649      	mov	r1, r9
 8002a84:	2302      	movs	r3, #2
 8002a86:	9a00      	ldr	r2, [sp, #0]
 8002a88:	432b      	orrs	r3, r5
 8002a8a:	4051      	eors	r1, r2
 8002a8c:	b2ca      	uxtb	r2, r1
 8002a8e:	9203      	str	r2, [sp, #12]
 8002a90:	2b0a      	cmp	r3, #10
 8002a92:	dd00      	ble.n	8002a96 <__aeabi_dmul+0x48e>
 8002a94:	e634      	b.n	8002700 <__aeabi_dmul+0xf8>
 8002a96:	2d00      	cmp	r5, #0
 8002a98:	d157      	bne.n	8002b4a <__aeabi_dmul+0x542>
 8002a9a:	9b03      	ldr	r3, [sp, #12]
 8002a9c:	4699      	mov	r9, r3
 8002a9e:	2400      	movs	r4, #0
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	4b49      	ldr	r3, [pc, #292]	@ (8002bc8 <__aeabi_dmul+0x5c0>)
 8002aa4:	e60e      	b.n	80026c4 <__aeabi_dmul+0xbc>
 8002aa6:	4658      	mov	r0, fp
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	1ac9      	subs	r1, r1, r3
 8002aac:	2938      	cmp	r1, #56	@ 0x38
 8002aae:	dd00      	ble.n	8002ab2 <__aeabi_dmul+0x4aa>
 8002ab0:	e62f      	b.n	8002712 <__aeabi_dmul+0x10a>
 8002ab2:	291f      	cmp	r1, #31
 8002ab4:	dd56      	ble.n	8002b64 <__aeabi_dmul+0x55c>
 8002ab6:	221f      	movs	r2, #31
 8002ab8:	4654      	mov	r4, sl
 8002aba:	4252      	negs	r2, r2
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	40dc      	lsrs	r4, r3
 8002ac0:	2920      	cmp	r1, #32
 8002ac2:	d007      	beq.n	8002ad4 <__aeabi_dmul+0x4cc>
 8002ac4:	4b41      	ldr	r3, [pc, #260]	@ (8002bcc <__aeabi_dmul+0x5c4>)
 8002ac6:	4642      	mov	r2, r8
 8002ac8:	469c      	mov	ip, r3
 8002aca:	4653      	mov	r3, sl
 8002acc:	4460      	add	r0, ip
 8002ace:	4083      	lsls	r3, r0
 8002ad0:	431a      	orrs	r2, r3
 8002ad2:	4690      	mov	r8, r2
 8002ad4:	4642      	mov	r2, r8
 8002ad6:	2107      	movs	r1, #7
 8002ad8:	1e53      	subs	r3, r2, #1
 8002ada:	419a      	sbcs	r2, r3
 8002adc:	000b      	movs	r3, r1
 8002ade:	4322      	orrs	r2, r4
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	2400      	movs	r4, #0
 8002ae4:	4211      	tst	r1, r2
 8002ae6:	d009      	beq.n	8002afc <__aeabi_dmul+0x4f4>
 8002ae8:	230f      	movs	r3, #15
 8002aea:	4013      	ands	r3, r2
 8002aec:	2b04      	cmp	r3, #4
 8002aee:	d05d      	beq.n	8002bac <__aeabi_dmul+0x5a4>
 8002af0:	1d11      	adds	r1, r2, #4
 8002af2:	4291      	cmp	r1, r2
 8002af4:	419b      	sbcs	r3, r3
 8002af6:	000a      	movs	r2, r1
 8002af8:	425b      	negs	r3, r3
 8002afa:	075b      	lsls	r3, r3, #29
 8002afc:	08d2      	lsrs	r2, r2, #3
 8002afe:	431a      	orrs	r2, r3
 8002b00:	2300      	movs	r3, #0
 8002b02:	e5df      	b.n	80026c4 <__aeabi_dmul+0xbc>
 8002b04:	9b03      	ldr	r3, [sp, #12]
 8002b06:	4699      	mov	r9, r3
 8002b08:	e5fa      	b.n	8002700 <__aeabi_dmul+0xf8>
 8002b0a:	9801      	ldr	r0, [sp, #4]
 8002b0c:	f000 fde6 	bl	80036dc <__clzsi2>
 8002b10:	0002      	movs	r2, r0
 8002b12:	0003      	movs	r3, r0
 8002b14:	3215      	adds	r2, #21
 8002b16:	3320      	adds	r3, #32
 8002b18:	2a1c      	cmp	r2, #28
 8002b1a:	dc00      	bgt.n	8002b1e <__aeabi_dmul+0x516>
 8002b1c:	e738      	b.n	8002990 <__aeabi_dmul+0x388>
 8002b1e:	9a01      	ldr	r2, [sp, #4]
 8002b20:	3808      	subs	r0, #8
 8002b22:	4082      	lsls	r2, r0
 8002b24:	e73f      	b.n	80029a6 <__aeabi_dmul+0x39e>
 8002b26:	f000 fdd9 	bl	80036dc <__clzsi2>
 8002b2a:	2315      	movs	r3, #21
 8002b2c:	469c      	mov	ip, r3
 8002b2e:	4484      	add	ip, r0
 8002b30:	0002      	movs	r2, r0
 8002b32:	4663      	mov	r3, ip
 8002b34:	3220      	adds	r2, #32
 8002b36:	2b1c      	cmp	r3, #28
 8002b38:	dc00      	bgt.n	8002b3c <__aeabi_dmul+0x534>
 8002b3a:	e758      	b.n	80029ee <__aeabi_dmul+0x3e6>
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	4698      	mov	r8, r3
 8002b40:	0023      	movs	r3, r4
 8002b42:	3808      	subs	r0, #8
 8002b44:	4083      	lsls	r3, r0
 8002b46:	469a      	mov	sl, r3
 8002b48:	e762      	b.n	8002a10 <__aeabi_dmul+0x408>
 8002b4a:	001d      	movs	r5, r3
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	2400      	movs	r4, #0
 8002b50:	2002      	movs	r0, #2
 8002b52:	9301      	str	r3, [sp, #4]
 8002b54:	e5a2      	b.n	800269c <__aeabi_dmul+0x94>
 8002b56:	9002      	str	r0, [sp, #8]
 8002b58:	e632      	b.n	80027c0 <__aeabi_dmul+0x1b8>
 8002b5a:	431c      	orrs	r4, r3
 8002b5c:	9b00      	ldr	r3, [sp, #0]
 8002b5e:	9a01      	ldr	r2, [sp, #4]
 8002b60:	4699      	mov	r9, r3
 8002b62:	e5ae      	b.n	80026c2 <__aeabi_dmul+0xba>
 8002b64:	4b1a      	ldr	r3, [pc, #104]	@ (8002bd0 <__aeabi_dmul+0x5c8>)
 8002b66:	4652      	mov	r2, sl
 8002b68:	18c3      	adds	r3, r0, r3
 8002b6a:	4640      	mov	r0, r8
 8002b6c:	409a      	lsls	r2, r3
 8002b6e:	40c8      	lsrs	r0, r1
 8002b70:	4302      	orrs	r2, r0
 8002b72:	4640      	mov	r0, r8
 8002b74:	4098      	lsls	r0, r3
 8002b76:	0003      	movs	r3, r0
 8002b78:	1e58      	subs	r0, r3, #1
 8002b7a:	4183      	sbcs	r3, r0
 8002b7c:	4654      	mov	r4, sl
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	40cc      	lsrs	r4, r1
 8002b82:	0753      	lsls	r3, r2, #29
 8002b84:	d009      	beq.n	8002b9a <__aeabi_dmul+0x592>
 8002b86:	230f      	movs	r3, #15
 8002b88:	4013      	ands	r3, r2
 8002b8a:	2b04      	cmp	r3, #4
 8002b8c:	d005      	beq.n	8002b9a <__aeabi_dmul+0x592>
 8002b8e:	1d13      	adds	r3, r2, #4
 8002b90:	4293      	cmp	r3, r2
 8002b92:	4192      	sbcs	r2, r2
 8002b94:	4252      	negs	r2, r2
 8002b96:	18a4      	adds	r4, r4, r2
 8002b98:	001a      	movs	r2, r3
 8002b9a:	0223      	lsls	r3, r4, #8
 8002b9c:	d508      	bpl.n	8002bb0 <__aeabi_dmul+0x5a8>
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	2400      	movs	r4, #0
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	e58e      	b.n	80026c4 <__aeabi_dmul+0xbc>
 8002ba6:	4689      	mov	r9, r1
 8002ba8:	2400      	movs	r4, #0
 8002baa:	e58b      	b.n	80026c4 <__aeabi_dmul+0xbc>
 8002bac:	2300      	movs	r3, #0
 8002bae:	e7a5      	b.n	8002afc <__aeabi_dmul+0x4f4>
 8002bb0:	0763      	lsls	r3, r4, #29
 8002bb2:	0264      	lsls	r4, r4, #9
 8002bb4:	0b24      	lsrs	r4, r4, #12
 8002bb6:	e7a1      	b.n	8002afc <__aeabi_dmul+0x4f4>
 8002bb8:	9b00      	ldr	r3, [sp, #0]
 8002bba:	46a2      	mov	sl, r4
 8002bbc:	4699      	mov	r9, r3
 8002bbe:	9b01      	ldr	r3, [sp, #4]
 8002bc0:	4698      	mov	r8, r3
 8002bc2:	e737      	b.n	8002a34 <__aeabi_dmul+0x42c>
 8002bc4:	fffffc0d 	.word	0xfffffc0d
 8002bc8:	000007ff 	.word	0x000007ff
 8002bcc:	0000043e 	.word	0x0000043e
 8002bd0:	0000041e 	.word	0x0000041e

08002bd4 <__aeabi_dsub>:
 8002bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bd6:	4657      	mov	r7, sl
 8002bd8:	464e      	mov	r6, r9
 8002bda:	4645      	mov	r5, r8
 8002bdc:	46de      	mov	lr, fp
 8002bde:	b5e0      	push	{r5, r6, r7, lr}
 8002be0:	b083      	sub	sp, #12
 8002be2:	9000      	str	r0, [sp, #0]
 8002be4:	9101      	str	r1, [sp, #4]
 8002be6:	030c      	lsls	r4, r1, #12
 8002be8:	004d      	lsls	r5, r1, #1
 8002bea:	0fce      	lsrs	r6, r1, #31
 8002bec:	0a61      	lsrs	r1, r4, #9
 8002bee:	9c00      	ldr	r4, [sp, #0]
 8002bf0:	005f      	lsls	r7, r3, #1
 8002bf2:	0f64      	lsrs	r4, r4, #29
 8002bf4:	430c      	orrs	r4, r1
 8002bf6:	9900      	ldr	r1, [sp, #0]
 8002bf8:	9200      	str	r2, [sp, #0]
 8002bfa:	9301      	str	r3, [sp, #4]
 8002bfc:	00c8      	lsls	r0, r1, #3
 8002bfe:	0319      	lsls	r1, r3, #12
 8002c00:	0d7b      	lsrs	r3, r7, #21
 8002c02:	4699      	mov	r9, r3
 8002c04:	9b01      	ldr	r3, [sp, #4]
 8002c06:	4fcc      	ldr	r7, [pc, #816]	@ (8002f38 <__aeabi_dsub+0x364>)
 8002c08:	0fdb      	lsrs	r3, r3, #31
 8002c0a:	469c      	mov	ip, r3
 8002c0c:	0a4b      	lsrs	r3, r1, #9
 8002c0e:	9900      	ldr	r1, [sp, #0]
 8002c10:	4680      	mov	r8, r0
 8002c12:	0f49      	lsrs	r1, r1, #29
 8002c14:	4319      	orrs	r1, r3
 8002c16:	9b00      	ldr	r3, [sp, #0]
 8002c18:	468b      	mov	fp, r1
 8002c1a:	00da      	lsls	r2, r3, #3
 8002c1c:	4692      	mov	sl, r2
 8002c1e:	0d6d      	lsrs	r5, r5, #21
 8002c20:	45b9      	cmp	r9, r7
 8002c22:	d100      	bne.n	8002c26 <__aeabi_dsub+0x52>
 8002c24:	e0bf      	b.n	8002da6 <__aeabi_dsub+0x1d2>
 8002c26:	2301      	movs	r3, #1
 8002c28:	4661      	mov	r1, ip
 8002c2a:	4059      	eors	r1, r3
 8002c2c:	464b      	mov	r3, r9
 8002c2e:	468c      	mov	ip, r1
 8002c30:	1aeb      	subs	r3, r5, r3
 8002c32:	428e      	cmp	r6, r1
 8002c34:	d075      	beq.n	8002d22 <__aeabi_dsub+0x14e>
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	dc00      	bgt.n	8002c3c <__aeabi_dsub+0x68>
 8002c3a:	e2a3      	b.n	8003184 <__aeabi_dsub+0x5b0>
 8002c3c:	4649      	mov	r1, r9
 8002c3e:	2900      	cmp	r1, #0
 8002c40:	d100      	bne.n	8002c44 <__aeabi_dsub+0x70>
 8002c42:	e0ce      	b.n	8002de2 <__aeabi_dsub+0x20e>
 8002c44:	42bd      	cmp	r5, r7
 8002c46:	d100      	bne.n	8002c4a <__aeabi_dsub+0x76>
 8002c48:	e200      	b.n	800304c <__aeabi_dsub+0x478>
 8002c4a:	2701      	movs	r7, #1
 8002c4c:	2b38      	cmp	r3, #56	@ 0x38
 8002c4e:	dc19      	bgt.n	8002c84 <__aeabi_dsub+0xb0>
 8002c50:	2780      	movs	r7, #128	@ 0x80
 8002c52:	4659      	mov	r1, fp
 8002c54:	043f      	lsls	r7, r7, #16
 8002c56:	4339      	orrs	r1, r7
 8002c58:	468b      	mov	fp, r1
 8002c5a:	2b1f      	cmp	r3, #31
 8002c5c:	dd00      	ble.n	8002c60 <__aeabi_dsub+0x8c>
 8002c5e:	e1fa      	b.n	8003056 <__aeabi_dsub+0x482>
 8002c60:	2720      	movs	r7, #32
 8002c62:	1af9      	subs	r1, r7, r3
 8002c64:	468c      	mov	ip, r1
 8002c66:	4659      	mov	r1, fp
 8002c68:	4667      	mov	r7, ip
 8002c6a:	40b9      	lsls	r1, r7
 8002c6c:	000f      	movs	r7, r1
 8002c6e:	0011      	movs	r1, r2
 8002c70:	40d9      	lsrs	r1, r3
 8002c72:	430f      	orrs	r7, r1
 8002c74:	4661      	mov	r1, ip
 8002c76:	408a      	lsls	r2, r1
 8002c78:	1e51      	subs	r1, r2, #1
 8002c7a:	418a      	sbcs	r2, r1
 8002c7c:	4659      	mov	r1, fp
 8002c7e:	40d9      	lsrs	r1, r3
 8002c80:	4317      	orrs	r7, r2
 8002c82:	1a64      	subs	r4, r4, r1
 8002c84:	1bc7      	subs	r7, r0, r7
 8002c86:	42b8      	cmp	r0, r7
 8002c88:	4180      	sbcs	r0, r0
 8002c8a:	4240      	negs	r0, r0
 8002c8c:	1a24      	subs	r4, r4, r0
 8002c8e:	0223      	lsls	r3, r4, #8
 8002c90:	d400      	bmi.n	8002c94 <__aeabi_dsub+0xc0>
 8002c92:	e140      	b.n	8002f16 <__aeabi_dsub+0x342>
 8002c94:	0264      	lsls	r4, r4, #9
 8002c96:	0a64      	lsrs	r4, r4, #9
 8002c98:	2c00      	cmp	r4, #0
 8002c9a:	d100      	bne.n	8002c9e <__aeabi_dsub+0xca>
 8002c9c:	e154      	b.n	8002f48 <__aeabi_dsub+0x374>
 8002c9e:	0020      	movs	r0, r4
 8002ca0:	f000 fd1c 	bl	80036dc <__clzsi2>
 8002ca4:	0003      	movs	r3, r0
 8002ca6:	3b08      	subs	r3, #8
 8002ca8:	2120      	movs	r1, #32
 8002caa:	0038      	movs	r0, r7
 8002cac:	1aca      	subs	r2, r1, r3
 8002cae:	40d0      	lsrs	r0, r2
 8002cb0:	409c      	lsls	r4, r3
 8002cb2:	0002      	movs	r2, r0
 8002cb4:	409f      	lsls	r7, r3
 8002cb6:	4322      	orrs	r2, r4
 8002cb8:	429d      	cmp	r5, r3
 8002cba:	dd00      	ble.n	8002cbe <__aeabi_dsub+0xea>
 8002cbc:	e1a6      	b.n	800300c <__aeabi_dsub+0x438>
 8002cbe:	1b58      	subs	r0, r3, r5
 8002cc0:	3001      	adds	r0, #1
 8002cc2:	1a09      	subs	r1, r1, r0
 8002cc4:	003c      	movs	r4, r7
 8002cc6:	408f      	lsls	r7, r1
 8002cc8:	40c4      	lsrs	r4, r0
 8002cca:	1e7b      	subs	r3, r7, #1
 8002ccc:	419f      	sbcs	r7, r3
 8002cce:	0013      	movs	r3, r2
 8002cd0:	408b      	lsls	r3, r1
 8002cd2:	4327      	orrs	r7, r4
 8002cd4:	431f      	orrs	r7, r3
 8002cd6:	40c2      	lsrs	r2, r0
 8002cd8:	003b      	movs	r3, r7
 8002cda:	0014      	movs	r4, r2
 8002cdc:	2500      	movs	r5, #0
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	d100      	bne.n	8002ce4 <__aeabi_dsub+0x110>
 8002ce2:	e1f7      	b.n	80030d4 <__aeabi_dsub+0x500>
 8002ce4:	077b      	lsls	r3, r7, #29
 8002ce6:	d100      	bne.n	8002cea <__aeabi_dsub+0x116>
 8002ce8:	e377      	b.n	80033da <__aeabi_dsub+0x806>
 8002cea:	230f      	movs	r3, #15
 8002cec:	0038      	movs	r0, r7
 8002cee:	403b      	ands	r3, r7
 8002cf0:	2b04      	cmp	r3, #4
 8002cf2:	d004      	beq.n	8002cfe <__aeabi_dsub+0x12a>
 8002cf4:	1d38      	adds	r0, r7, #4
 8002cf6:	42b8      	cmp	r0, r7
 8002cf8:	41bf      	sbcs	r7, r7
 8002cfa:	427f      	negs	r7, r7
 8002cfc:	19e4      	adds	r4, r4, r7
 8002cfe:	0223      	lsls	r3, r4, #8
 8002d00:	d400      	bmi.n	8002d04 <__aeabi_dsub+0x130>
 8002d02:	e368      	b.n	80033d6 <__aeabi_dsub+0x802>
 8002d04:	4b8c      	ldr	r3, [pc, #560]	@ (8002f38 <__aeabi_dsub+0x364>)
 8002d06:	3501      	adds	r5, #1
 8002d08:	429d      	cmp	r5, r3
 8002d0a:	d100      	bne.n	8002d0e <__aeabi_dsub+0x13a>
 8002d0c:	e0f4      	b.n	8002ef8 <__aeabi_dsub+0x324>
 8002d0e:	4b8b      	ldr	r3, [pc, #556]	@ (8002f3c <__aeabi_dsub+0x368>)
 8002d10:	056d      	lsls	r5, r5, #21
 8002d12:	401c      	ands	r4, r3
 8002d14:	0d6d      	lsrs	r5, r5, #21
 8002d16:	0767      	lsls	r7, r4, #29
 8002d18:	08c0      	lsrs	r0, r0, #3
 8002d1a:	0264      	lsls	r4, r4, #9
 8002d1c:	4307      	orrs	r7, r0
 8002d1e:	0b24      	lsrs	r4, r4, #12
 8002d20:	e0ec      	b.n	8002efc <__aeabi_dsub+0x328>
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	dc00      	bgt.n	8002d28 <__aeabi_dsub+0x154>
 8002d26:	e329      	b.n	800337c <__aeabi_dsub+0x7a8>
 8002d28:	4649      	mov	r1, r9
 8002d2a:	2900      	cmp	r1, #0
 8002d2c:	d000      	beq.n	8002d30 <__aeabi_dsub+0x15c>
 8002d2e:	e0d6      	b.n	8002ede <__aeabi_dsub+0x30a>
 8002d30:	4659      	mov	r1, fp
 8002d32:	4311      	orrs	r1, r2
 8002d34:	d100      	bne.n	8002d38 <__aeabi_dsub+0x164>
 8002d36:	e12e      	b.n	8002f96 <__aeabi_dsub+0x3c2>
 8002d38:	1e59      	subs	r1, r3, #1
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d100      	bne.n	8002d40 <__aeabi_dsub+0x16c>
 8002d3e:	e1e6      	b.n	800310e <__aeabi_dsub+0x53a>
 8002d40:	42bb      	cmp	r3, r7
 8002d42:	d100      	bne.n	8002d46 <__aeabi_dsub+0x172>
 8002d44:	e182      	b.n	800304c <__aeabi_dsub+0x478>
 8002d46:	2701      	movs	r7, #1
 8002d48:	000b      	movs	r3, r1
 8002d4a:	2938      	cmp	r1, #56	@ 0x38
 8002d4c:	dc14      	bgt.n	8002d78 <__aeabi_dsub+0x1a4>
 8002d4e:	2b1f      	cmp	r3, #31
 8002d50:	dd00      	ble.n	8002d54 <__aeabi_dsub+0x180>
 8002d52:	e23c      	b.n	80031ce <__aeabi_dsub+0x5fa>
 8002d54:	2720      	movs	r7, #32
 8002d56:	1af9      	subs	r1, r7, r3
 8002d58:	468c      	mov	ip, r1
 8002d5a:	4659      	mov	r1, fp
 8002d5c:	4667      	mov	r7, ip
 8002d5e:	40b9      	lsls	r1, r7
 8002d60:	000f      	movs	r7, r1
 8002d62:	0011      	movs	r1, r2
 8002d64:	40d9      	lsrs	r1, r3
 8002d66:	430f      	orrs	r7, r1
 8002d68:	4661      	mov	r1, ip
 8002d6a:	408a      	lsls	r2, r1
 8002d6c:	1e51      	subs	r1, r2, #1
 8002d6e:	418a      	sbcs	r2, r1
 8002d70:	4659      	mov	r1, fp
 8002d72:	40d9      	lsrs	r1, r3
 8002d74:	4317      	orrs	r7, r2
 8002d76:	1864      	adds	r4, r4, r1
 8002d78:	183f      	adds	r7, r7, r0
 8002d7a:	4287      	cmp	r7, r0
 8002d7c:	4180      	sbcs	r0, r0
 8002d7e:	4240      	negs	r0, r0
 8002d80:	1824      	adds	r4, r4, r0
 8002d82:	0223      	lsls	r3, r4, #8
 8002d84:	d400      	bmi.n	8002d88 <__aeabi_dsub+0x1b4>
 8002d86:	e0c6      	b.n	8002f16 <__aeabi_dsub+0x342>
 8002d88:	4b6b      	ldr	r3, [pc, #428]	@ (8002f38 <__aeabi_dsub+0x364>)
 8002d8a:	3501      	adds	r5, #1
 8002d8c:	429d      	cmp	r5, r3
 8002d8e:	d100      	bne.n	8002d92 <__aeabi_dsub+0x1be>
 8002d90:	e0b2      	b.n	8002ef8 <__aeabi_dsub+0x324>
 8002d92:	2101      	movs	r1, #1
 8002d94:	4b69      	ldr	r3, [pc, #420]	@ (8002f3c <__aeabi_dsub+0x368>)
 8002d96:	087a      	lsrs	r2, r7, #1
 8002d98:	401c      	ands	r4, r3
 8002d9a:	4039      	ands	r1, r7
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	07e7      	lsls	r7, r4, #31
 8002da0:	4317      	orrs	r7, r2
 8002da2:	0864      	lsrs	r4, r4, #1
 8002da4:	e79e      	b.n	8002ce4 <__aeabi_dsub+0x110>
 8002da6:	4b66      	ldr	r3, [pc, #408]	@ (8002f40 <__aeabi_dsub+0x36c>)
 8002da8:	4311      	orrs	r1, r2
 8002daa:	468a      	mov	sl, r1
 8002dac:	18eb      	adds	r3, r5, r3
 8002dae:	2900      	cmp	r1, #0
 8002db0:	d028      	beq.n	8002e04 <__aeabi_dsub+0x230>
 8002db2:	4566      	cmp	r6, ip
 8002db4:	d02c      	beq.n	8002e10 <__aeabi_dsub+0x23c>
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d05b      	beq.n	8002e72 <__aeabi_dsub+0x29e>
 8002dba:	2d00      	cmp	r5, #0
 8002dbc:	d100      	bne.n	8002dc0 <__aeabi_dsub+0x1ec>
 8002dbe:	e12c      	b.n	800301a <__aeabi_dsub+0x446>
 8002dc0:	465b      	mov	r3, fp
 8002dc2:	4666      	mov	r6, ip
 8002dc4:	075f      	lsls	r7, r3, #29
 8002dc6:	08d2      	lsrs	r2, r2, #3
 8002dc8:	4317      	orrs	r7, r2
 8002dca:	08dd      	lsrs	r5, r3, #3
 8002dcc:	003b      	movs	r3, r7
 8002dce:	432b      	orrs	r3, r5
 8002dd0:	d100      	bne.n	8002dd4 <__aeabi_dsub+0x200>
 8002dd2:	e0e2      	b.n	8002f9a <__aeabi_dsub+0x3c6>
 8002dd4:	2480      	movs	r4, #128	@ 0x80
 8002dd6:	0324      	lsls	r4, r4, #12
 8002dd8:	432c      	orrs	r4, r5
 8002dda:	0324      	lsls	r4, r4, #12
 8002ddc:	4d56      	ldr	r5, [pc, #344]	@ (8002f38 <__aeabi_dsub+0x364>)
 8002dde:	0b24      	lsrs	r4, r4, #12
 8002de0:	e08c      	b.n	8002efc <__aeabi_dsub+0x328>
 8002de2:	4659      	mov	r1, fp
 8002de4:	4311      	orrs	r1, r2
 8002de6:	d100      	bne.n	8002dea <__aeabi_dsub+0x216>
 8002de8:	e0d5      	b.n	8002f96 <__aeabi_dsub+0x3c2>
 8002dea:	1e59      	subs	r1, r3, #1
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d100      	bne.n	8002df2 <__aeabi_dsub+0x21e>
 8002df0:	e1b9      	b.n	8003166 <__aeabi_dsub+0x592>
 8002df2:	42bb      	cmp	r3, r7
 8002df4:	d100      	bne.n	8002df8 <__aeabi_dsub+0x224>
 8002df6:	e1b1      	b.n	800315c <__aeabi_dsub+0x588>
 8002df8:	2701      	movs	r7, #1
 8002dfa:	000b      	movs	r3, r1
 8002dfc:	2938      	cmp	r1, #56	@ 0x38
 8002dfe:	dd00      	ble.n	8002e02 <__aeabi_dsub+0x22e>
 8002e00:	e740      	b.n	8002c84 <__aeabi_dsub+0xb0>
 8002e02:	e72a      	b.n	8002c5a <__aeabi_dsub+0x86>
 8002e04:	4661      	mov	r1, ip
 8002e06:	2701      	movs	r7, #1
 8002e08:	4079      	eors	r1, r7
 8002e0a:	468c      	mov	ip, r1
 8002e0c:	4566      	cmp	r6, ip
 8002e0e:	d1d2      	bne.n	8002db6 <__aeabi_dsub+0x1e2>
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d100      	bne.n	8002e16 <__aeabi_dsub+0x242>
 8002e14:	e0c5      	b.n	8002fa2 <__aeabi_dsub+0x3ce>
 8002e16:	2d00      	cmp	r5, #0
 8002e18:	d000      	beq.n	8002e1c <__aeabi_dsub+0x248>
 8002e1a:	e155      	b.n	80030c8 <__aeabi_dsub+0x4f4>
 8002e1c:	464b      	mov	r3, r9
 8002e1e:	0025      	movs	r5, r4
 8002e20:	4305      	orrs	r5, r0
 8002e22:	d100      	bne.n	8002e26 <__aeabi_dsub+0x252>
 8002e24:	e212      	b.n	800324c <__aeabi_dsub+0x678>
 8002e26:	1e59      	subs	r1, r3, #1
 8002e28:	468c      	mov	ip, r1
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d100      	bne.n	8002e30 <__aeabi_dsub+0x25c>
 8002e2e:	e249      	b.n	80032c4 <__aeabi_dsub+0x6f0>
 8002e30:	4d41      	ldr	r5, [pc, #260]	@ (8002f38 <__aeabi_dsub+0x364>)
 8002e32:	42ab      	cmp	r3, r5
 8002e34:	d100      	bne.n	8002e38 <__aeabi_dsub+0x264>
 8002e36:	e28f      	b.n	8003358 <__aeabi_dsub+0x784>
 8002e38:	2701      	movs	r7, #1
 8002e3a:	2938      	cmp	r1, #56	@ 0x38
 8002e3c:	dc11      	bgt.n	8002e62 <__aeabi_dsub+0x28e>
 8002e3e:	4663      	mov	r3, ip
 8002e40:	2b1f      	cmp	r3, #31
 8002e42:	dd00      	ble.n	8002e46 <__aeabi_dsub+0x272>
 8002e44:	e25b      	b.n	80032fe <__aeabi_dsub+0x72a>
 8002e46:	4661      	mov	r1, ip
 8002e48:	2320      	movs	r3, #32
 8002e4a:	0027      	movs	r7, r4
 8002e4c:	1a5b      	subs	r3, r3, r1
 8002e4e:	0005      	movs	r5, r0
 8002e50:	4098      	lsls	r0, r3
 8002e52:	409f      	lsls	r7, r3
 8002e54:	40cd      	lsrs	r5, r1
 8002e56:	1e43      	subs	r3, r0, #1
 8002e58:	4198      	sbcs	r0, r3
 8002e5a:	40cc      	lsrs	r4, r1
 8002e5c:	432f      	orrs	r7, r5
 8002e5e:	4307      	orrs	r7, r0
 8002e60:	44a3      	add	fp, r4
 8002e62:	18bf      	adds	r7, r7, r2
 8002e64:	4297      	cmp	r7, r2
 8002e66:	4192      	sbcs	r2, r2
 8002e68:	4252      	negs	r2, r2
 8002e6a:	445a      	add	r2, fp
 8002e6c:	0014      	movs	r4, r2
 8002e6e:	464d      	mov	r5, r9
 8002e70:	e787      	b.n	8002d82 <__aeabi_dsub+0x1ae>
 8002e72:	4f34      	ldr	r7, [pc, #208]	@ (8002f44 <__aeabi_dsub+0x370>)
 8002e74:	1c6b      	adds	r3, r5, #1
 8002e76:	423b      	tst	r3, r7
 8002e78:	d000      	beq.n	8002e7c <__aeabi_dsub+0x2a8>
 8002e7a:	e0b6      	b.n	8002fea <__aeabi_dsub+0x416>
 8002e7c:	4659      	mov	r1, fp
 8002e7e:	0023      	movs	r3, r4
 8002e80:	4311      	orrs	r1, r2
 8002e82:	000f      	movs	r7, r1
 8002e84:	4303      	orrs	r3, r0
 8002e86:	2d00      	cmp	r5, #0
 8002e88:	d000      	beq.n	8002e8c <__aeabi_dsub+0x2b8>
 8002e8a:	e126      	b.n	80030da <__aeabi_dsub+0x506>
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d100      	bne.n	8002e92 <__aeabi_dsub+0x2be>
 8002e90:	e1c0      	b.n	8003214 <__aeabi_dsub+0x640>
 8002e92:	2900      	cmp	r1, #0
 8002e94:	d100      	bne.n	8002e98 <__aeabi_dsub+0x2c4>
 8002e96:	e0a1      	b.n	8002fdc <__aeabi_dsub+0x408>
 8002e98:	1a83      	subs	r3, r0, r2
 8002e9a:	4698      	mov	r8, r3
 8002e9c:	465b      	mov	r3, fp
 8002e9e:	4540      	cmp	r0, r8
 8002ea0:	41ad      	sbcs	r5, r5
 8002ea2:	1ae3      	subs	r3, r4, r3
 8002ea4:	426d      	negs	r5, r5
 8002ea6:	1b5b      	subs	r3, r3, r5
 8002ea8:	2580      	movs	r5, #128	@ 0x80
 8002eaa:	042d      	lsls	r5, r5, #16
 8002eac:	422b      	tst	r3, r5
 8002eae:	d100      	bne.n	8002eb2 <__aeabi_dsub+0x2de>
 8002eb0:	e14b      	b.n	800314a <__aeabi_dsub+0x576>
 8002eb2:	465b      	mov	r3, fp
 8002eb4:	1a10      	subs	r0, r2, r0
 8002eb6:	4282      	cmp	r2, r0
 8002eb8:	4192      	sbcs	r2, r2
 8002eba:	1b1c      	subs	r4, r3, r4
 8002ebc:	0007      	movs	r7, r0
 8002ebe:	2601      	movs	r6, #1
 8002ec0:	4663      	mov	r3, ip
 8002ec2:	4252      	negs	r2, r2
 8002ec4:	1aa4      	subs	r4, r4, r2
 8002ec6:	4327      	orrs	r7, r4
 8002ec8:	401e      	ands	r6, r3
 8002eca:	2f00      	cmp	r7, #0
 8002ecc:	d100      	bne.n	8002ed0 <__aeabi_dsub+0x2fc>
 8002ece:	e142      	b.n	8003156 <__aeabi_dsub+0x582>
 8002ed0:	422c      	tst	r4, r5
 8002ed2:	d100      	bne.n	8002ed6 <__aeabi_dsub+0x302>
 8002ed4:	e26d      	b.n	80033b2 <__aeabi_dsub+0x7de>
 8002ed6:	4b19      	ldr	r3, [pc, #100]	@ (8002f3c <__aeabi_dsub+0x368>)
 8002ed8:	2501      	movs	r5, #1
 8002eda:	401c      	ands	r4, r3
 8002edc:	e71b      	b.n	8002d16 <__aeabi_dsub+0x142>
 8002ede:	42bd      	cmp	r5, r7
 8002ee0:	d100      	bne.n	8002ee4 <__aeabi_dsub+0x310>
 8002ee2:	e13b      	b.n	800315c <__aeabi_dsub+0x588>
 8002ee4:	2701      	movs	r7, #1
 8002ee6:	2b38      	cmp	r3, #56	@ 0x38
 8002ee8:	dd00      	ble.n	8002eec <__aeabi_dsub+0x318>
 8002eea:	e745      	b.n	8002d78 <__aeabi_dsub+0x1a4>
 8002eec:	2780      	movs	r7, #128	@ 0x80
 8002eee:	4659      	mov	r1, fp
 8002ef0:	043f      	lsls	r7, r7, #16
 8002ef2:	4339      	orrs	r1, r7
 8002ef4:	468b      	mov	fp, r1
 8002ef6:	e72a      	b.n	8002d4e <__aeabi_dsub+0x17a>
 8002ef8:	2400      	movs	r4, #0
 8002efa:	2700      	movs	r7, #0
 8002efc:	052d      	lsls	r5, r5, #20
 8002efe:	4325      	orrs	r5, r4
 8002f00:	07f6      	lsls	r6, r6, #31
 8002f02:	4335      	orrs	r5, r6
 8002f04:	0038      	movs	r0, r7
 8002f06:	0029      	movs	r1, r5
 8002f08:	b003      	add	sp, #12
 8002f0a:	bcf0      	pop	{r4, r5, r6, r7}
 8002f0c:	46bb      	mov	fp, r7
 8002f0e:	46b2      	mov	sl, r6
 8002f10:	46a9      	mov	r9, r5
 8002f12:	46a0      	mov	r8, r4
 8002f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f16:	077b      	lsls	r3, r7, #29
 8002f18:	d004      	beq.n	8002f24 <__aeabi_dsub+0x350>
 8002f1a:	230f      	movs	r3, #15
 8002f1c:	403b      	ands	r3, r7
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	d000      	beq.n	8002f24 <__aeabi_dsub+0x350>
 8002f22:	e6e7      	b.n	8002cf4 <__aeabi_dsub+0x120>
 8002f24:	002b      	movs	r3, r5
 8002f26:	08f8      	lsrs	r0, r7, #3
 8002f28:	4a03      	ldr	r2, [pc, #12]	@ (8002f38 <__aeabi_dsub+0x364>)
 8002f2a:	0767      	lsls	r7, r4, #29
 8002f2c:	4307      	orrs	r7, r0
 8002f2e:	08e5      	lsrs	r5, r4, #3
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d100      	bne.n	8002f36 <__aeabi_dsub+0x362>
 8002f34:	e74a      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 8002f36:	e0a5      	b.n	8003084 <__aeabi_dsub+0x4b0>
 8002f38:	000007ff 	.word	0x000007ff
 8002f3c:	ff7fffff 	.word	0xff7fffff
 8002f40:	fffff801 	.word	0xfffff801
 8002f44:	000007fe 	.word	0x000007fe
 8002f48:	0038      	movs	r0, r7
 8002f4a:	f000 fbc7 	bl	80036dc <__clzsi2>
 8002f4e:	0003      	movs	r3, r0
 8002f50:	3318      	adds	r3, #24
 8002f52:	2b1f      	cmp	r3, #31
 8002f54:	dc00      	bgt.n	8002f58 <__aeabi_dsub+0x384>
 8002f56:	e6a7      	b.n	8002ca8 <__aeabi_dsub+0xd4>
 8002f58:	003a      	movs	r2, r7
 8002f5a:	3808      	subs	r0, #8
 8002f5c:	4082      	lsls	r2, r0
 8002f5e:	429d      	cmp	r5, r3
 8002f60:	dd00      	ble.n	8002f64 <__aeabi_dsub+0x390>
 8002f62:	e08a      	b.n	800307a <__aeabi_dsub+0x4a6>
 8002f64:	1b5b      	subs	r3, r3, r5
 8002f66:	1c58      	adds	r0, r3, #1
 8002f68:	281f      	cmp	r0, #31
 8002f6a:	dc00      	bgt.n	8002f6e <__aeabi_dsub+0x39a>
 8002f6c:	e1d8      	b.n	8003320 <__aeabi_dsub+0x74c>
 8002f6e:	0017      	movs	r7, r2
 8002f70:	3b1f      	subs	r3, #31
 8002f72:	40df      	lsrs	r7, r3
 8002f74:	2820      	cmp	r0, #32
 8002f76:	d005      	beq.n	8002f84 <__aeabi_dsub+0x3b0>
 8002f78:	2340      	movs	r3, #64	@ 0x40
 8002f7a:	1a1b      	subs	r3, r3, r0
 8002f7c:	409a      	lsls	r2, r3
 8002f7e:	1e53      	subs	r3, r2, #1
 8002f80:	419a      	sbcs	r2, r3
 8002f82:	4317      	orrs	r7, r2
 8002f84:	2500      	movs	r5, #0
 8002f86:	2f00      	cmp	r7, #0
 8002f88:	d100      	bne.n	8002f8c <__aeabi_dsub+0x3b8>
 8002f8a:	e0e5      	b.n	8003158 <__aeabi_dsub+0x584>
 8002f8c:	077b      	lsls	r3, r7, #29
 8002f8e:	d000      	beq.n	8002f92 <__aeabi_dsub+0x3be>
 8002f90:	e6ab      	b.n	8002cea <__aeabi_dsub+0x116>
 8002f92:	002c      	movs	r4, r5
 8002f94:	e7c6      	b.n	8002f24 <__aeabi_dsub+0x350>
 8002f96:	08c0      	lsrs	r0, r0, #3
 8002f98:	e7c6      	b.n	8002f28 <__aeabi_dsub+0x354>
 8002f9a:	2700      	movs	r7, #0
 8002f9c:	2400      	movs	r4, #0
 8002f9e:	4dd1      	ldr	r5, [pc, #836]	@ (80032e4 <__aeabi_dsub+0x710>)
 8002fa0:	e7ac      	b.n	8002efc <__aeabi_dsub+0x328>
 8002fa2:	4fd1      	ldr	r7, [pc, #836]	@ (80032e8 <__aeabi_dsub+0x714>)
 8002fa4:	1c6b      	adds	r3, r5, #1
 8002fa6:	423b      	tst	r3, r7
 8002fa8:	d171      	bne.n	800308e <__aeabi_dsub+0x4ba>
 8002faa:	0023      	movs	r3, r4
 8002fac:	4303      	orrs	r3, r0
 8002fae:	2d00      	cmp	r5, #0
 8002fb0:	d000      	beq.n	8002fb4 <__aeabi_dsub+0x3e0>
 8002fb2:	e14e      	b.n	8003252 <__aeabi_dsub+0x67e>
 8002fb4:	4657      	mov	r7, sl
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d100      	bne.n	8002fbc <__aeabi_dsub+0x3e8>
 8002fba:	e1b5      	b.n	8003328 <__aeabi_dsub+0x754>
 8002fbc:	2f00      	cmp	r7, #0
 8002fbe:	d00d      	beq.n	8002fdc <__aeabi_dsub+0x408>
 8002fc0:	1883      	adds	r3, r0, r2
 8002fc2:	4283      	cmp	r3, r0
 8002fc4:	4180      	sbcs	r0, r0
 8002fc6:	445c      	add	r4, fp
 8002fc8:	4240      	negs	r0, r0
 8002fca:	1824      	adds	r4, r4, r0
 8002fcc:	0222      	lsls	r2, r4, #8
 8002fce:	d500      	bpl.n	8002fd2 <__aeabi_dsub+0x3fe>
 8002fd0:	e1c8      	b.n	8003364 <__aeabi_dsub+0x790>
 8002fd2:	001f      	movs	r7, r3
 8002fd4:	4698      	mov	r8, r3
 8002fd6:	4327      	orrs	r7, r4
 8002fd8:	d100      	bne.n	8002fdc <__aeabi_dsub+0x408>
 8002fda:	e0bc      	b.n	8003156 <__aeabi_dsub+0x582>
 8002fdc:	4643      	mov	r3, r8
 8002fde:	0767      	lsls	r7, r4, #29
 8002fe0:	08db      	lsrs	r3, r3, #3
 8002fe2:	431f      	orrs	r7, r3
 8002fe4:	08e5      	lsrs	r5, r4, #3
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	e04c      	b.n	8003084 <__aeabi_dsub+0x4b0>
 8002fea:	1a83      	subs	r3, r0, r2
 8002fec:	4698      	mov	r8, r3
 8002fee:	465b      	mov	r3, fp
 8002ff0:	4540      	cmp	r0, r8
 8002ff2:	41bf      	sbcs	r7, r7
 8002ff4:	1ae3      	subs	r3, r4, r3
 8002ff6:	427f      	negs	r7, r7
 8002ff8:	1bdb      	subs	r3, r3, r7
 8002ffa:	021f      	lsls	r7, r3, #8
 8002ffc:	d47c      	bmi.n	80030f8 <__aeabi_dsub+0x524>
 8002ffe:	4647      	mov	r7, r8
 8003000:	431f      	orrs	r7, r3
 8003002:	d100      	bne.n	8003006 <__aeabi_dsub+0x432>
 8003004:	e0a6      	b.n	8003154 <__aeabi_dsub+0x580>
 8003006:	001c      	movs	r4, r3
 8003008:	4647      	mov	r7, r8
 800300a:	e645      	b.n	8002c98 <__aeabi_dsub+0xc4>
 800300c:	4cb7      	ldr	r4, [pc, #732]	@ (80032ec <__aeabi_dsub+0x718>)
 800300e:	1aed      	subs	r5, r5, r3
 8003010:	4014      	ands	r4, r2
 8003012:	077b      	lsls	r3, r7, #29
 8003014:	d000      	beq.n	8003018 <__aeabi_dsub+0x444>
 8003016:	e780      	b.n	8002f1a <__aeabi_dsub+0x346>
 8003018:	e784      	b.n	8002f24 <__aeabi_dsub+0x350>
 800301a:	464b      	mov	r3, r9
 800301c:	0025      	movs	r5, r4
 800301e:	4305      	orrs	r5, r0
 8003020:	d066      	beq.n	80030f0 <__aeabi_dsub+0x51c>
 8003022:	1e5f      	subs	r7, r3, #1
 8003024:	2b01      	cmp	r3, #1
 8003026:	d100      	bne.n	800302a <__aeabi_dsub+0x456>
 8003028:	e0fc      	b.n	8003224 <__aeabi_dsub+0x650>
 800302a:	4dae      	ldr	r5, [pc, #696]	@ (80032e4 <__aeabi_dsub+0x710>)
 800302c:	42ab      	cmp	r3, r5
 800302e:	d100      	bne.n	8003032 <__aeabi_dsub+0x45e>
 8003030:	e15e      	b.n	80032f0 <__aeabi_dsub+0x71c>
 8003032:	4666      	mov	r6, ip
 8003034:	2f38      	cmp	r7, #56	@ 0x38
 8003036:	dc00      	bgt.n	800303a <__aeabi_dsub+0x466>
 8003038:	e0b4      	b.n	80031a4 <__aeabi_dsub+0x5d0>
 800303a:	2001      	movs	r0, #1
 800303c:	1a17      	subs	r7, r2, r0
 800303e:	42ba      	cmp	r2, r7
 8003040:	4192      	sbcs	r2, r2
 8003042:	465b      	mov	r3, fp
 8003044:	4252      	negs	r2, r2
 8003046:	464d      	mov	r5, r9
 8003048:	1a9c      	subs	r4, r3, r2
 800304a:	e620      	b.n	8002c8e <__aeabi_dsub+0xba>
 800304c:	0767      	lsls	r7, r4, #29
 800304e:	08c0      	lsrs	r0, r0, #3
 8003050:	4307      	orrs	r7, r0
 8003052:	08e5      	lsrs	r5, r4, #3
 8003054:	e6ba      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 8003056:	001f      	movs	r7, r3
 8003058:	4659      	mov	r1, fp
 800305a:	3f20      	subs	r7, #32
 800305c:	40f9      	lsrs	r1, r7
 800305e:	000f      	movs	r7, r1
 8003060:	2b20      	cmp	r3, #32
 8003062:	d005      	beq.n	8003070 <__aeabi_dsub+0x49c>
 8003064:	2140      	movs	r1, #64	@ 0x40
 8003066:	1acb      	subs	r3, r1, r3
 8003068:	4659      	mov	r1, fp
 800306a:	4099      	lsls	r1, r3
 800306c:	430a      	orrs	r2, r1
 800306e:	4692      	mov	sl, r2
 8003070:	4653      	mov	r3, sl
 8003072:	1e5a      	subs	r2, r3, #1
 8003074:	4193      	sbcs	r3, r2
 8003076:	431f      	orrs	r7, r3
 8003078:	e604      	b.n	8002c84 <__aeabi_dsub+0xb0>
 800307a:	1aeb      	subs	r3, r5, r3
 800307c:	4d9b      	ldr	r5, [pc, #620]	@ (80032ec <__aeabi_dsub+0x718>)
 800307e:	4015      	ands	r5, r2
 8003080:	076f      	lsls	r7, r5, #29
 8003082:	08ed      	lsrs	r5, r5, #3
 8003084:	032c      	lsls	r4, r5, #12
 8003086:	055d      	lsls	r5, r3, #21
 8003088:	0b24      	lsrs	r4, r4, #12
 800308a:	0d6d      	lsrs	r5, r5, #21
 800308c:	e736      	b.n	8002efc <__aeabi_dsub+0x328>
 800308e:	4d95      	ldr	r5, [pc, #596]	@ (80032e4 <__aeabi_dsub+0x710>)
 8003090:	42ab      	cmp	r3, r5
 8003092:	d100      	bne.n	8003096 <__aeabi_dsub+0x4c2>
 8003094:	e0d6      	b.n	8003244 <__aeabi_dsub+0x670>
 8003096:	1882      	adds	r2, r0, r2
 8003098:	0021      	movs	r1, r4
 800309a:	4282      	cmp	r2, r0
 800309c:	4180      	sbcs	r0, r0
 800309e:	4459      	add	r1, fp
 80030a0:	4240      	negs	r0, r0
 80030a2:	1808      	adds	r0, r1, r0
 80030a4:	07c7      	lsls	r7, r0, #31
 80030a6:	0852      	lsrs	r2, r2, #1
 80030a8:	4317      	orrs	r7, r2
 80030aa:	0844      	lsrs	r4, r0, #1
 80030ac:	0752      	lsls	r2, r2, #29
 80030ae:	d400      	bmi.n	80030b2 <__aeabi_dsub+0x4de>
 80030b0:	e185      	b.n	80033be <__aeabi_dsub+0x7ea>
 80030b2:	220f      	movs	r2, #15
 80030b4:	001d      	movs	r5, r3
 80030b6:	403a      	ands	r2, r7
 80030b8:	2a04      	cmp	r2, #4
 80030ba:	d000      	beq.n	80030be <__aeabi_dsub+0x4ea>
 80030bc:	e61a      	b.n	8002cf4 <__aeabi_dsub+0x120>
 80030be:	08ff      	lsrs	r7, r7, #3
 80030c0:	0764      	lsls	r4, r4, #29
 80030c2:	4327      	orrs	r7, r4
 80030c4:	0905      	lsrs	r5, r0, #4
 80030c6:	e7dd      	b.n	8003084 <__aeabi_dsub+0x4b0>
 80030c8:	465b      	mov	r3, fp
 80030ca:	08d2      	lsrs	r2, r2, #3
 80030cc:	075f      	lsls	r7, r3, #29
 80030ce:	4317      	orrs	r7, r2
 80030d0:	08dd      	lsrs	r5, r3, #3
 80030d2:	e67b      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 80030d4:	2700      	movs	r7, #0
 80030d6:	2400      	movs	r4, #0
 80030d8:	e710      	b.n	8002efc <__aeabi_dsub+0x328>
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d000      	beq.n	80030e0 <__aeabi_dsub+0x50c>
 80030de:	e0d6      	b.n	800328e <__aeabi_dsub+0x6ba>
 80030e0:	2900      	cmp	r1, #0
 80030e2:	d000      	beq.n	80030e6 <__aeabi_dsub+0x512>
 80030e4:	e12f      	b.n	8003346 <__aeabi_dsub+0x772>
 80030e6:	2480      	movs	r4, #128	@ 0x80
 80030e8:	2600      	movs	r6, #0
 80030ea:	4d7e      	ldr	r5, [pc, #504]	@ (80032e4 <__aeabi_dsub+0x710>)
 80030ec:	0324      	lsls	r4, r4, #12
 80030ee:	e705      	b.n	8002efc <__aeabi_dsub+0x328>
 80030f0:	4666      	mov	r6, ip
 80030f2:	465c      	mov	r4, fp
 80030f4:	08d0      	lsrs	r0, r2, #3
 80030f6:	e717      	b.n	8002f28 <__aeabi_dsub+0x354>
 80030f8:	465b      	mov	r3, fp
 80030fa:	1a17      	subs	r7, r2, r0
 80030fc:	42ba      	cmp	r2, r7
 80030fe:	4192      	sbcs	r2, r2
 8003100:	1b1c      	subs	r4, r3, r4
 8003102:	2601      	movs	r6, #1
 8003104:	4663      	mov	r3, ip
 8003106:	4252      	negs	r2, r2
 8003108:	1aa4      	subs	r4, r4, r2
 800310a:	401e      	ands	r6, r3
 800310c:	e5c4      	b.n	8002c98 <__aeabi_dsub+0xc4>
 800310e:	1883      	adds	r3, r0, r2
 8003110:	4283      	cmp	r3, r0
 8003112:	4180      	sbcs	r0, r0
 8003114:	445c      	add	r4, fp
 8003116:	4240      	negs	r0, r0
 8003118:	1825      	adds	r5, r4, r0
 800311a:	022a      	lsls	r2, r5, #8
 800311c:	d400      	bmi.n	8003120 <__aeabi_dsub+0x54c>
 800311e:	e0da      	b.n	80032d6 <__aeabi_dsub+0x702>
 8003120:	4a72      	ldr	r2, [pc, #456]	@ (80032ec <__aeabi_dsub+0x718>)
 8003122:	085b      	lsrs	r3, r3, #1
 8003124:	4015      	ands	r5, r2
 8003126:	07ea      	lsls	r2, r5, #31
 8003128:	431a      	orrs	r2, r3
 800312a:	0869      	lsrs	r1, r5, #1
 800312c:	075b      	lsls	r3, r3, #29
 800312e:	d400      	bmi.n	8003132 <__aeabi_dsub+0x55e>
 8003130:	e14a      	b.n	80033c8 <__aeabi_dsub+0x7f4>
 8003132:	230f      	movs	r3, #15
 8003134:	4013      	ands	r3, r2
 8003136:	2b04      	cmp	r3, #4
 8003138:	d100      	bne.n	800313c <__aeabi_dsub+0x568>
 800313a:	e0fc      	b.n	8003336 <__aeabi_dsub+0x762>
 800313c:	1d17      	adds	r7, r2, #4
 800313e:	4297      	cmp	r7, r2
 8003140:	41a4      	sbcs	r4, r4
 8003142:	4264      	negs	r4, r4
 8003144:	2502      	movs	r5, #2
 8003146:	1864      	adds	r4, r4, r1
 8003148:	e6ec      	b.n	8002f24 <__aeabi_dsub+0x350>
 800314a:	4647      	mov	r7, r8
 800314c:	001c      	movs	r4, r3
 800314e:	431f      	orrs	r7, r3
 8003150:	d000      	beq.n	8003154 <__aeabi_dsub+0x580>
 8003152:	e743      	b.n	8002fdc <__aeabi_dsub+0x408>
 8003154:	2600      	movs	r6, #0
 8003156:	2500      	movs	r5, #0
 8003158:	2400      	movs	r4, #0
 800315a:	e6cf      	b.n	8002efc <__aeabi_dsub+0x328>
 800315c:	08c0      	lsrs	r0, r0, #3
 800315e:	0767      	lsls	r7, r4, #29
 8003160:	4307      	orrs	r7, r0
 8003162:	08e5      	lsrs	r5, r4, #3
 8003164:	e632      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 8003166:	1a87      	subs	r7, r0, r2
 8003168:	465b      	mov	r3, fp
 800316a:	42b8      	cmp	r0, r7
 800316c:	4180      	sbcs	r0, r0
 800316e:	1ae4      	subs	r4, r4, r3
 8003170:	4240      	negs	r0, r0
 8003172:	1a24      	subs	r4, r4, r0
 8003174:	0223      	lsls	r3, r4, #8
 8003176:	d428      	bmi.n	80031ca <__aeabi_dsub+0x5f6>
 8003178:	0763      	lsls	r3, r4, #29
 800317a:	08ff      	lsrs	r7, r7, #3
 800317c:	431f      	orrs	r7, r3
 800317e:	08e5      	lsrs	r5, r4, #3
 8003180:	2301      	movs	r3, #1
 8003182:	e77f      	b.n	8003084 <__aeabi_dsub+0x4b0>
 8003184:	2b00      	cmp	r3, #0
 8003186:	d100      	bne.n	800318a <__aeabi_dsub+0x5b6>
 8003188:	e673      	b.n	8002e72 <__aeabi_dsub+0x29e>
 800318a:	464b      	mov	r3, r9
 800318c:	1b5f      	subs	r7, r3, r5
 800318e:	003b      	movs	r3, r7
 8003190:	2d00      	cmp	r5, #0
 8003192:	d100      	bne.n	8003196 <__aeabi_dsub+0x5c2>
 8003194:	e742      	b.n	800301c <__aeabi_dsub+0x448>
 8003196:	2f38      	cmp	r7, #56	@ 0x38
 8003198:	dd00      	ble.n	800319c <__aeabi_dsub+0x5c8>
 800319a:	e0ec      	b.n	8003376 <__aeabi_dsub+0x7a2>
 800319c:	2380      	movs	r3, #128	@ 0x80
 800319e:	000e      	movs	r6, r1
 80031a0:	041b      	lsls	r3, r3, #16
 80031a2:	431c      	orrs	r4, r3
 80031a4:	2f1f      	cmp	r7, #31
 80031a6:	dc25      	bgt.n	80031f4 <__aeabi_dsub+0x620>
 80031a8:	2520      	movs	r5, #32
 80031aa:	0023      	movs	r3, r4
 80031ac:	1bed      	subs	r5, r5, r7
 80031ae:	0001      	movs	r1, r0
 80031b0:	40a8      	lsls	r0, r5
 80031b2:	40ab      	lsls	r3, r5
 80031b4:	40f9      	lsrs	r1, r7
 80031b6:	1e45      	subs	r5, r0, #1
 80031b8:	41a8      	sbcs	r0, r5
 80031ba:	430b      	orrs	r3, r1
 80031bc:	40fc      	lsrs	r4, r7
 80031be:	4318      	orrs	r0, r3
 80031c0:	465b      	mov	r3, fp
 80031c2:	1b1b      	subs	r3, r3, r4
 80031c4:	469b      	mov	fp, r3
 80031c6:	e739      	b.n	800303c <__aeabi_dsub+0x468>
 80031c8:	4666      	mov	r6, ip
 80031ca:	2501      	movs	r5, #1
 80031cc:	e562      	b.n	8002c94 <__aeabi_dsub+0xc0>
 80031ce:	001f      	movs	r7, r3
 80031d0:	4659      	mov	r1, fp
 80031d2:	3f20      	subs	r7, #32
 80031d4:	40f9      	lsrs	r1, r7
 80031d6:	468c      	mov	ip, r1
 80031d8:	2b20      	cmp	r3, #32
 80031da:	d005      	beq.n	80031e8 <__aeabi_dsub+0x614>
 80031dc:	2740      	movs	r7, #64	@ 0x40
 80031de:	4659      	mov	r1, fp
 80031e0:	1afb      	subs	r3, r7, r3
 80031e2:	4099      	lsls	r1, r3
 80031e4:	430a      	orrs	r2, r1
 80031e6:	4692      	mov	sl, r2
 80031e8:	4657      	mov	r7, sl
 80031ea:	1e7b      	subs	r3, r7, #1
 80031ec:	419f      	sbcs	r7, r3
 80031ee:	4663      	mov	r3, ip
 80031f0:	431f      	orrs	r7, r3
 80031f2:	e5c1      	b.n	8002d78 <__aeabi_dsub+0x1a4>
 80031f4:	003b      	movs	r3, r7
 80031f6:	0025      	movs	r5, r4
 80031f8:	3b20      	subs	r3, #32
 80031fa:	40dd      	lsrs	r5, r3
 80031fc:	2f20      	cmp	r7, #32
 80031fe:	d004      	beq.n	800320a <__aeabi_dsub+0x636>
 8003200:	2340      	movs	r3, #64	@ 0x40
 8003202:	1bdb      	subs	r3, r3, r7
 8003204:	409c      	lsls	r4, r3
 8003206:	4320      	orrs	r0, r4
 8003208:	4680      	mov	r8, r0
 800320a:	4640      	mov	r0, r8
 800320c:	1e43      	subs	r3, r0, #1
 800320e:	4198      	sbcs	r0, r3
 8003210:	4328      	orrs	r0, r5
 8003212:	e713      	b.n	800303c <__aeabi_dsub+0x468>
 8003214:	2900      	cmp	r1, #0
 8003216:	d09d      	beq.n	8003154 <__aeabi_dsub+0x580>
 8003218:	2601      	movs	r6, #1
 800321a:	4663      	mov	r3, ip
 800321c:	465c      	mov	r4, fp
 800321e:	4690      	mov	r8, r2
 8003220:	401e      	ands	r6, r3
 8003222:	e6db      	b.n	8002fdc <__aeabi_dsub+0x408>
 8003224:	1a17      	subs	r7, r2, r0
 8003226:	465b      	mov	r3, fp
 8003228:	42ba      	cmp	r2, r7
 800322a:	4192      	sbcs	r2, r2
 800322c:	1b1c      	subs	r4, r3, r4
 800322e:	4252      	negs	r2, r2
 8003230:	1aa4      	subs	r4, r4, r2
 8003232:	0223      	lsls	r3, r4, #8
 8003234:	d4c8      	bmi.n	80031c8 <__aeabi_dsub+0x5f4>
 8003236:	0763      	lsls	r3, r4, #29
 8003238:	08ff      	lsrs	r7, r7, #3
 800323a:	431f      	orrs	r7, r3
 800323c:	4666      	mov	r6, ip
 800323e:	2301      	movs	r3, #1
 8003240:	08e5      	lsrs	r5, r4, #3
 8003242:	e71f      	b.n	8003084 <__aeabi_dsub+0x4b0>
 8003244:	001d      	movs	r5, r3
 8003246:	2400      	movs	r4, #0
 8003248:	2700      	movs	r7, #0
 800324a:	e657      	b.n	8002efc <__aeabi_dsub+0x328>
 800324c:	465c      	mov	r4, fp
 800324e:	08d0      	lsrs	r0, r2, #3
 8003250:	e66a      	b.n	8002f28 <__aeabi_dsub+0x354>
 8003252:	2b00      	cmp	r3, #0
 8003254:	d100      	bne.n	8003258 <__aeabi_dsub+0x684>
 8003256:	e737      	b.n	80030c8 <__aeabi_dsub+0x4f4>
 8003258:	4653      	mov	r3, sl
 800325a:	08c0      	lsrs	r0, r0, #3
 800325c:	0767      	lsls	r7, r4, #29
 800325e:	4307      	orrs	r7, r0
 8003260:	08e5      	lsrs	r5, r4, #3
 8003262:	2b00      	cmp	r3, #0
 8003264:	d100      	bne.n	8003268 <__aeabi_dsub+0x694>
 8003266:	e5b1      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 8003268:	2380      	movs	r3, #128	@ 0x80
 800326a:	031b      	lsls	r3, r3, #12
 800326c:	421d      	tst	r5, r3
 800326e:	d008      	beq.n	8003282 <__aeabi_dsub+0x6ae>
 8003270:	4659      	mov	r1, fp
 8003272:	08c8      	lsrs	r0, r1, #3
 8003274:	4218      	tst	r0, r3
 8003276:	d104      	bne.n	8003282 <__aeabi_dsub+0x6ae>
 8003278:	08d2      	lsrs	r2, r2, #3
 800327a:	0749      	lsls	r1, r1, #29
 800327c:	430a      	orrs	r2, r1
 800327e:	0017      	movs	r7, r2
 8003280:	0005      	movs	r5, r0
 8003282:	0f7b      	lsrs	r3, r7, #29
 8003284:	00ff      	lsls	r7, r7, #3
 8003286:	08ff      	lsrs	r7, r7, #3
 8003288:	075b      	lsls	r3, r3, #29
 800328a:	431f      	orrs	r7, r3
 800328c:	e59e      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 800328e:	08c0      	lsrs	r0, r0, #3
 8003290:	0763      	lsls	r3, r4, #29
 8003292:	4318      	orrs	r0, r3
 8003294:	08e5      	lsrs	r5, r4, #3
 8003296:	2900      	cmp	r1, #0
 8003298:	d053      	beq.n	8003342 <__aeabi_dsub+0x76e>
 800329a:	2380      	movs	r3, #128	@ 0x80
 800329c:	031b      	lsls	r3, r3, #12
 800329e:	421d      	tst	r5, r3
 80032a0:	d00a      	beq.n	80032b8 <__aeabi_dsub+0x6e4>
 80032a2:	4659      	mov	r1, fp
 80032a4:	08cc      	lsrs	r4, r1, #3
 80032a6:	421c      	tst	r4, r3
 80032a8:	d106      	bne.n	80032b8 <__aeabi_dsub+0x6e4>
 80032aa:	2601      	movs	r6, #1
 80032ac:	4663      	mov	r3, ip
 80032ae:	0025      	movs	r5, r4
 80032b0:	08d0      	lsrs	r0, r2, #3
 80032b2:	0749      	lsls	r1, r1, #29
 80032b4:	4308      	orrs	r0, r1
 80032b6:	401e      	ands	r6, r3
 80032b8:	0f47      	lsrs	r7, r0, #29
 80032ba:	00c0      	lsls	r0, r0, #3
 80032bc:	08c0      	lsrs	r0, r0, #3
 80032be:	077f      	lsls	r7, r7, #29
 80032c0:	4307      	orrs	r7, r0
 80032c2:	e583      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 80032c4:	1883      	adds	r3, r0, r2
 80032c6:	4293      	cmp	r3, r2
 80032c8:	4192      	sbcs	r2, r2
 80032ca:	445c      	add	r4, fp
 80032cc:	4252      	negs	r2, r2
 80032ce:	18a5      	adds	r5, r4, r2
 80032d0:	022a      	lsls	r2, r5, #8
 80032d2:	d500      	bpl.n	80032d6 <__aeabi_dsub+0x702>
 80032d4:	e724      	b.n	8003120 <__aeabi_dsub+0x54c>
 80032d6:	076f      	lsls	r7, r5, #29
 80032d8:	08db      	lsrs	r3, r3, #3
 80032da:	431f      	orrs	r7, r3
 80032dc:	08ed      	lsrs	r5, r5, #3
 80032de:	2301      	movs	r3, #1
 80032e0:	e6d0      	b.n	8003084 <__aeabi_dsub+0x4b0>
 80032e2:	46c0      	nop			@ (mov r8, r8)
 80032e4:	000007ff 	.word	0x000007ff
 80032e8:	000007fe 	.word	0x000007fe
 80032ec:	ff7fffff 	.word	0xff7fffff
 80032f0:	465b      	mov	r3, fp
 80032f2:	08d2      	lsrs	r2, r2, #3
 80032f4:	075f      	lsls	r7, r3, #29
 80032f6:	4666      	mov	r6, ip
 80032f8:	4317      	orrs	r7, r2
 80032fa:	08dd      	lsrs	r5, r3, #3
 80032fc:	e566      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 80032fe:	0025      	movs	r5, r4
 8003300:	3b20      	subs	r3, #32
 8003302:	40dd      	lsrs	r5, r3
 8003304:	4663      	mov	r3, ip
 8003306:	2b20      	cmp	r3, #32
 8003308:	d005      	beq.n	8003316 <__aeabi_dsub+0x742>
 800330a:	2340      	movs	r3, #64	@ 0x40
 800330c:	4661      	mov	r1, ip
 800330e:	1a5b      	subs	r3, r3, r1
 8003310:	409c      	lsls	r4, r3
 8003312:	4320      	orrs	r0, r4
 8003314:	4680      	mov	r8, r0
 8003316:	4647      	mov	r7, r8
 8003318:	1e7b      	subs	r3, r7, #1
 800331a:	419f      	sbcs	r7, r3
 800331c:	432f      	orrs	r7, r5
 800331e:	e5a0      	b.n	8002e62 <__aeabi_dsub+0x28e>
 8003320:	2120      	movs	r1, #32
 8003322:	2700      	movs	r7, #0
 8003324:	1a09      	subs	r1, r1, r0
 8003326:	e4d2      	b.n	8002cce <__aeabi_dsub+0xfa>
 8003328:	2f00      	cmp	r7, #0
 800332a:	d100      	bne.n	800332e <__aeabi_dsub+0x75a>
 800332c:	e713      	b.n	8003156 <__aeabi_dsub+0x582>
 800332e:	465c      	mov	r4, fp
 8003330:	0017      	movs	r7, r2
 8003332:	2500      	movs	r5, #0
 8003334:	e5f6      	b.n	8002f24 <__aeabi_dsub+0x350>
 8003336:	08d7      	lsrs	r7, r2, #3
 8003338:	0749      	lsls	r1, r1, #29
 800333a:	2302      	movs	r3, #2
 800333c:	430f      	orrs	r7, r1
 800333e:	092d      	lsrs	r5, r5, #4
 8003340:	e6a0      	b.n	8003084 <__aeabi_dsub+0x4b0>
 8003342:	0007      	movs	r7, r0
 8003344:	e542      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 8003346:	465b      	mov	r3, fp
 8003348:	2601      	movs	r6, #1
 800334a:	075f      	lsls	r7, r3, #29
 800334c:	08dd      	lsrs	r5, r3, #3
 800334e:	4663      	mov	r3, ip
 8003350:	08d2      	lsrs	r2, r2, #3
 8003352:	4317      	orrs	r7, r2
 8003354:	401e      	ands	r6, r3
 8003356:	e539      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 8003358:	465b      	mov	r3, fp
 800335a:	08d2      	lsrs	r2, r2, #3
 800335c:	075f      	lsls	r7, r3, #29
 800335e:	4317      	orrs	r7, r2
 8003360:	08dd      	lsrs	r5, r3, #3
 8003362:	e533      	b.n	8002dcc <__aeabi_dsub+0x1f8>
 8003364:	4a1e      	ldr	r2, [pc, #120]	@ (80033e0 <__aeabi_dsub+0x80c>)
 8003366:	08db      	lsrs	r3, r3, #3
 8003368:	4022      	ands	r2, r4
 800336a:	0757      	lsls	r7, r2, #29
 800336c:	0252      	lsls	r2, r2, #9
 800336e:	2501      	movs	r5, #1
 8003370:	431f      	orrs	r7, r3
 8003372:	0b14      	lsrs	r4, r2, #12
 8003374:	e5c2      	b.n	8002efc <__aeabi_dsub+0x328>
 8003376:	000e      	movs	r6, r1
 8003378:	2001      	movs	r0, #1
 800337a:	e65f      	b.n	800303c <__aeabi_dsub+0x468>
 800337c:	2b00      	cmp	r3, #0
 800337e:	d00d      	beq.n	800339c <__aeabi_dsub+0x7c8>
 8003380:	464b      	mov	r3, r9
 8003382:	1b5b      	subs	r3, r3, r5
 8003384:	469c      	mov	ip, r3
 8003386:	2d00      	cmp	r5, #0
 8003388:	d100      	bne.n	800338c <__aeabi_dsub+0x7b8>
 800338a:	e548      	b.n	8002e1e <__aeabi_dsub+0x24a>
 800338c:	2701      	movs	r7, #1
 800338e:	2b38      	cmp	r3, #56	@ 0x38
 8003390:	dd00      	ble.n	8003394 <__aeabi_dsub+0x7c0>
 8003392:	e566      	b.n	8002e62 <__aeabi_dsub+0x28e>
 8003394:	2380      	movs	r3, #128	@ 0x80
 8003396:	041b      	lsls	r3, r3, #16
 8003398:	431c      	orrs	r4, r3
 800339a:	e550      	b.n	8002e3e <__aeabi_dsub+0x26a>
 800339c:	1c6b      	adds	r3, r5, #1
 800339e:	4d11      	ldr	r5, [pc, #68]	@ (80033e4 <__aeabi_dsub+0x810>)
 80033a0:	422b      	tst	r3, r5
 80033a2:	d000      	beq.n	80033a6 <__aeabi_dsub+0x7d2>
 80033a4:	e673      	b.n	800308e <__aeabi_dsub+0x4ba>
 80033a6:	4659      	mov	r1, fp
 80033a8:	0023      	movs	r3, r4
 80033aa:	4311      	orrs	r1, r2
 80033ac:	468a      	mov	sl, r1
 80033ae:	4303      	orrs	r3, r0
 80033b0:	e600      	b.n	8002fb4 <__aeabi_dsub+0x3e0>
 80033b2:	0767      	lsls	r7, r4, #29
 80033b4:	08c0      	lsrs	r0, r0, #3
 80033b6:	2300      	movs	r3, #0
 80033b8:	4307      	orrs	r7, r0
 80033ba:	08e5      	lsrs	r5, r4, #3
 80033bc:	e662      	b.n	8003084 <__aeabi_dsub+0x4b0>
 80033be:	0764      	lsls	r4, r4, #29
 80033c0:	08ff      	lsrs	r7, r7, #3
 80033c2:	4327      	orrs	r7, r4
 80033c4:	0905      	lsrs	r5, r0, #4
 80033c6:	e65d      	b.n	8003084 <__aeabi_dsub+0x4b0>
 80033c8:	08d2      	lsrs	r2, r2, #3
 80033ca:	0749      	lsls	r1, r1, #29
 80033cc:	4311      	orrs	r1, r2
 80033ce:	000f      	movs	r7, r1
 80033d0:	2302      	movs	r3, #2
 80033d2:	092d      	lsrs	r5, r5, #4
 80033d4:	e656      	b.n	8003084 <__aeabi_dsub+0x4b0>
 80033d6:	0007      	movs	r7, r0
 80033d8:	e5a4      	b.n	8002f24 <__aeabi_dsub+0x350>
 80033da:	0038      	movs	r0, r7
 80033dc:	e48f      	b.n	8002cfe <__aeabi_dsub+0x12a>
 80033de:	46c0      	nop			@ (mov r8, r8)
 80033e0:	ff7fffff 	.word	0xff7fffff
 80033e4:	000007fe 	.word	0x000007fe

080033e8 <__aeabi_dcmpun>:
 80033e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033ea:	46c6      	mov	lr, r8
 80033ec:	031e      	lsls	r6, r3, #12
 80033ee:	0b36      	lsrs	r6, r6, #12
 80033f0:	46b0      	mov	r8, r6
 80033f2:	4e0d      	ldr	r6, [pc, #52]	@ (8003428 <__aeabi_dcmpun+0x40>)
 80033f4:	030c      	lsls	r4, r1, #12
 80033f6:	004d      	lsls	r5, r1, #1
 80033f8:	005f      	lsls	r7, r3, #1
 80033fa:	b500      	push	{lr}
 80033fc:	0b24      	lsrs	r4, r4, #12
 80033fe:	0d6d      	lsrs	r5, r5, #21
 8003400:	0d7f      	lsrs	r7, r7, #21
 8003402:	42b5      	cmp	r5, r6
 8003404:	d00b      	beq.n	800341e <__aeabi_dcmpun+0x36>
 8003406:	4908      	ldr	r1, [pc, #32]	@ (8003428 <__aeabi_dcmpun+0x40>)
 8003408:	2000      	movs	r0, #0
 800340a:	428f      	cmp	r7, r1
 800340c:	d104      	bne.n	8003418 <__aeabi_dcmpun+0x30>
 800340e:	4646      	mov	r6, r8
 8003410:	4316      	orrs	r6, r2
 8003412:	0030      	movs	r0, r6
 8003414:	1e43      	subs	r3, r0, #1
 8003416:	4198      	sbcs	r0, r3
 8003418:	bc80      	pop	{r7}
 800341a:	46b8      	mov	r8, r7
 800341c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800341e:	4304      	orrs	r4, r0
 8003420:	2001      	movs	r0, #1
 8003422:	2c00      	cmp	r4, #0
 8003424:	d1f8      	bne.n	8003418 <__aeabi_dcmpun+0x30>
 8003426:	e7ee      	b.n	8003406 <__aeabi_dcmpun+0x1e>
 8003428:	000007ff 	.word	0x000007ff

0800342c <__aeabi_d2iz>:
 800342c:	000b      	movs	r3, r1
 800342e:	0002      	movs	r2, r0
 8003430:	b570      	push	{r4, r5, r6, lr}
 8003432:	4d16      	ldr	r5, [pc, #88]	@ (800348c <__aeabi_d2iz+0x60>)
 8003434:	030c      	lsls	r4, r1, #12
 8003436:	b082      	sub	sp, #8
 8003438:	0049      	lsls	r1, r1, #1
 800343a:	2000      	movs	r0, #0
 800343c:	9200      	str	r2, [sp, #0]
 800343e:	9301      	str	r3, [sp, #4]
 8003440:	0b24      	lsrs	r4, r4, #12
 8003442:	0d49      	lsrs	r1, r1, #21
 8003444:	0fde      	lsrs	r6, r3, #31
 8003446:	42a9      	cmp	r1, r5
 8003448:	dd04      	ble.n	8003454 <__aeabi_d2iz+0x28>
 800344a:	4811      	ldr	r0, [pc, #68]	@ (8003490 <__aeabi_d2iz+0x64>)
 800344c:	4281      	cmp	r1, r0
 800344e:	dd03      	ble.n	8003458 <__aeabi_d2iz+0x2c>
 8003450:	4b10      	ldr	r3, [pc, #64]	@ (8003494 <__aeabi_d2iz+0x68>)
 8003452:	18f0      	adds	r0, r6, r3
 8003454:	b002      	add	sp, #8
 8003456:	bd70      	pop	{r4, r5, r6, pc}
 8003458:	2080      	movs	r0, #128	@ 0x80
 800345a:	0340      	lsls	r0, r0, #13
 800345c:	4320      	orrs	r0, r4
 800345e:	4c0e      	ldr	r4, [pc, #56]	@ (8003498 <__aeabi_d2iz+0x6c>)
 8003460:	1a64      	subs	r4, r4, r1
 8003462:	2c1f      	cmp	r4, #31
 8003464:	dd08      	ble.n	8003478 <__aeabi_d2iz+0x4c>
 8003466:	4b0d      	ldr	r3, [pc, #52]	@ (800349c <__aeabi_d2iz+0x70>)
 8003468:	1a5b      	subs	r3, r3, r1
 800346a:	40d8      	lsrs	r0, r3
 800346c:	0003      	movs	r3, r0
 800346e:	4258      	negs	r0, r3
 8003470:	2e00      	cmp	r6, #0
 8003472:	d1ef      	bne.n	8003454 <__aeabi_d2iz+0x28>
 8003474:	0018      	movs	r0, r3
 8003476:	e7ed      	b.n	8003454 <__aeabi_d2iz+0x28>
 8003478:	4b09      	ldr	r3, [pc, #36]	@ (80034a0 <__aeabi_d2iz+0x74>)
 800347a:	9a00      	ldr	r2, [sp, #0]
 800347c:	469c      	mov	ip, r3
 800347e:	0003      	movs	r3, r0
 8003480:	4461      	add	r1, ip
 8003482:	408b      	lsls	r3, r1
 8003484:	40e2      	lsrs	r2, r4
 8003486:	4313      	orrs	r3, r2
 8003488:	e7f1      	b.n	800346e <__aeabi_d2iz+0x42>
 800348a:	46c0      	nop			@ (mov r8, r8)
 800348c:	000003fe 	.word	0x000003fe
 8003490:	0000041d 	.word	0x0000041d
 8003494:	7fffffff 	.word	0x7fffffff
 8003498:	00000433 	.word	0x00000433
 800349c:	00000413 	.word	0x00000413
 80034a0:	fffffbed 	.word	0xfffffbed

080034a4 <__aeabi_i2d>:
 80034a4:	b570      	push	{r4, r5, r6, lr}
 80034a6:	2800      	cmp	r0, #0
 80034a8:	d016      	beq.n	80034d8 <__aeabi_i2d+0x34>
 80034aa:	17c3      	asrs	r3, r0, #31
 80034ac:	18c5      	adds	r5, r0, r3
 80034ae:	405d      	eors	r5, r3
 80034b0:	0fc4      	lsrs	r4, r0, #31
 80034b2:	0028      	movs	r0, r5
 80034b4:	f000 f912 	bl	80036dc <__clzsi2>
 80034b8:	4b10      	ldr	r3, [pc, #64]	@ (80034fc <__aeabi_i2d+0x58>)
 80034ba:	1a1b      	subs	r3, r3, r0
 80034bc:	055b      	lsls	r3, r3, #21
 80034be:	0d5b      	lsrs	r3, r3, #21
 80034c0:	280a      	cmp	r0, #10
 80034c2:	dc14      	bgt.n	80034ee <__aeabi_i2d+0x4a>
 80034c4:	0002      	movs	r2, r0
 80034c6:	002e      	movs	r6, r5
 80034c8:	3215      	adds	r2, #21
 80034ca:	4096      	lsls	r6, r2
 80034cc:	220b      	movs	r2, #11
 80034ce:	1a12      	subs	r2, r2, r0
 80034d0:	40d5      	lsrs	r5, r2
 80034d2:	032d      	lsls	r5, r5, #12
 80034d4:	0b2d      	lsrs	r5, r5, #12
 80034d6:	e003      	b.n	80034e0 <__aeabi_i2d+0x3c>
 80034d8:	2400      	movs	r4, #0
 80034da:	2300      	movs	r3, #0
 80034dc:	2500      	movs	r5, #0
 80034de:	2600      	movs	r6, #0
 80034e0:	051b      	lsls	r3, r3, #20
 80034e2:	432b      	orrs	r3, r5
 80034e4:	07e4      	lsls	r4, r4, #31
 80034e6:	4323      	orrs	r3, r4
 80034e8:	0030      	movs	r0, r6
 80034ea:	0019      	movs	r1, r3
 80034ec:	bd70      	pop	{r4, r5, r6, pc}
 80034ee:	380b      	subs	r0, #11
 80034f0:	4085      	lsls	r5, r0
 80034f2:	032d      	lsls	r5, r5, #12
 80034f4:	2600      	movs	r6, #0
 80034f6:	0b2d      	lsrs	r5, r5, #12
 80034f8:	e7f2      	b.n	80034e0 <__aeabi_i2d+0x3c>
 80034fa:	46c0      	nop			@ (mov r8, r8)
 80034fc:	0000041e 	.word	0x0000041e

08003500 <__aeabi_ui2d>:
 8003500:	b510      	push	{r4, lr}
 8003502:	1e04      	subs	r4, r0, #0
 8003504:	d010      	beq.n	8003528 <__aeabi_ui2d+0x28>
 8003506:	f000 f8e9 	bl	80036dc <__clzsi2>
 800350a:	4b0e      	ldr	r3, [pc, #56]	@ (8003544 <__aeabi_ui2d+0x44>)
 800350c:	1a1b      	subs	r3, r3, r0
 800350e:	055b      	lsls	r3, r3, #21
 8003510:	0d5b      	lsrs	r3, r3, #21
 8003512:	280a      	cmp	r0, #10
 8003514:	dc0f      	bgt.n	8003536 <__aeabi_ui2d+0x36>
 8003516:	220b      	movs	r2, #11
 8003518:	0021      	movs	r1, r4
 800351a:	1a12      	subs	r2, r2, r0
 800351c:	40d1      	lsrs	r1, r2
 800351e:	3015      	adds	r0, #21
 8003520:	030a      	lsls	r2, r1, #12
 8003522:	4084      	lsls	r4, r0
 8003524:	0b12      	lsrs	r2, r2, #12
 8003526:	e001      	b.n	800352c <__aeabi_ui2d+0x2c>
 8003528:	2300      	movs	r3, #0
 800352a:	2200      	movs	r2, #0
 800352c:	051b      	lsls	r3, r3, #20
 800352e:	4313      	orrs	r3, r2
 8003530:	0020      	movs	r0, r4
 8003532:	0019      	movs	r1, r3
 8003534:	bd10      	pop	{r4, pc}
 8003536:	0022      	movs	r2, r4
 8003538:	380b      	subs	r0, #11
 800353a:	4082      	lsls	r2, r0
 800353c:	0312      	lsls	r2, r2, #12
 800353e:	2400      	movs	r4, #0
 8003540:	0b12      	lsrs	r2, r2, #12
 8003542:	e7f3      	b.n	800352c <__aeabi_ui2d+0x2c>
 8003544:	0000041e 	.word	0x0000041e

08003548 <__aeabi_f2d>:
 8003548:	b570      	push	{r4, r5, r6, lr}
 800354a:	0242      	lsls	r2, r0, #9
 800354c:	0043      	lsls	r3, r0, #1
 800354e:	0fc4      	lsrs	r4, r0, #31
 8003550:	20fe      	movs	r0, #254	@ 0xfe
 8003552:	0e1b      	lsrs	r3, r3, #24
 8003554:	1c59      	adds	r1, r3, #1
 8003556:	0a55      	lsrs	r5, r2, #9
 8003558:	4208      	tst	r0, r1
 800355a:	d00c      	beq.n	8003576 <__aeabi_f2d+0x2e>
 800355c:	21e0      	movs	r1, #224	@ 0xe0
 800355e:	0089      	lsls	r1, r1, #2
 8003560:	468c      	mov	ip, r1
 8003562:	076d      	lsls	r5, r5, #29
 8003564:	0b12      	lsrs	r2, r2, #12
 8003566:	4463      	add	r3, ip
 8003568:	051b      	lsls	r3, r3, #20
 800356a:	4313      	orrs	r3, r2
 800356c:	07e4      	lsls	r4, r4, #31
 800356e:	4323      	orrs	r3, r4
 8003570:	0028      	movs	r0, r5
 8003572:	0019      	movs	r1, r3
 8003574:	bd70      	pop	{r4, r5, r6, pc}
 8003576:	2b00      	cmp	r3, #0
 8003578:	d114      	bne.n	80035a4 <__aeabi_f2d+0x5c>
 800357a:	2d00      	cmp	r5, #0
 800357c:	d01b      	beq.n	80035b6 <__aeabi_f2d+0x6e>
 800357e:	0028      	movs	r0, r5
 8003580:	f000 f8ac 	bl	80036dc <__clzsi2>
 8003584:	280a      	cmp	r0, #10
 8003586:	dc1c      	bgt.n	80035c2 <__aeabi_f2d+0x7a>
 8003588:	230b      	movs	r3, #11
 800358a:	002a      	movs	r2, r5
 800358c:	1a1b      	subs	r3, r3, r0
 800358e:	40da      	lsrs	r2, r3
 8003590:	0003      	movs	r3, r0
 8003592:	3315      	adds	r3, #21
 8003594:	409d      	lsls	r5, r3
 8003596:	4b0e      	ldr	r3, [pc, #56]	@ (80035d0 <__aeabi_f2d+0x88>)
 8003598:	0312      	lsls	r2, r2, #12
 800359a:	1a1b      	subs	r3, r3, r0
 800359c:	055b      	lsls	r3, r3, #21
 800359e:	0b12      	lsrs	r2, r2, #12
 80035a0:	0d5b      	lsrs	r3, r3, #21
 80035a2:	e7e1      	b.n	8003568 <__aeabi_f2d+0x20>
 80035a4:	2d00      	cmp	r5, #0
 80035a6:	d009      	beq.n	80035bc <__aeabi_f2d+0x74>
 80035a8:	0b13      	lsrs	r3, r2, #12
 80035aa:	2280      	movs	r2, #128	@ 0x80
 80035ac:	0312      	lsls	r2, r2, #12
 80035ae:	431a      	orrs	r2, r3
 80035b0:	076d      	lsls	r5, r5, #29
 80035b2:	4b08      	ldr	r3, [pc, #32]	@ (80035d4 <__aeabi_f2d+0x8c>)
 80035b4:	e7d8      	b.n	8003568 <__aeabi_f2d+0x20>
 80035b6:	2300      	movs	r3, #0
 80035b8:	2200      	movs	r2, #0
 80035ba:	e7d5      	b.n	8003568 <__aeabi_f2d+0x20>
 80035bc:	2200      	movs	r2, #0
 80035be:	4b05      	ldr	r3, [pc, #20]	@ (80035d4 <__aeabi_f2d+0x8c>)
 80035c0:	e7d2      	b.n	8003568 <__aeabi_f2d+0x20>
 80035c2:	0003      	movs	r3, r0
 80035c4:	002a      	movs	r2, r5
 80035c6:	3b0b      	subs	r3, #11
 80035c8:	409a      	lsls	r2, r3
 80035ca:	2500      	movs	r5, #0
 80035cc:	e7e3      	b.n	8003596 <__aeabi_f2d+0x4e>
 80035ce:	46c0      	nop			@ (mov r8, r8)
 80035d0:	00000389 	.word	0x00000389
 80035d4:	000007ff 	.word	0x000007ff

080035d8 <__aeabi_d2f>:
 80035d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035da:	004b      	lsls	r3, r1, #1
 80035dc:	030f      	lsls	r7, r1, #12
 80035de:	0d5b      	lsrs	r3, r3, #21
 80035e0:	4c3a      	ldr	r4, [pc, #232]	@ (80036cc <__aeabi_d2f+0xf4>)
 80035e2:	0f45      	lsrs	r5, r0, #29
 80035e4:	b083      	sub	sp, #12
 80035e6:	0a7f      	lsrs	r7, r7, #9
 80035e8:	1c5e      	adds	r6, r3, #1
 80035ea:	432f      	orrs	r7, r5
 80035ec:	9000      	str	r0, [sp, #0]
 80035ee:	9101      	str	r1, [sp, #4]
 80035f0:	0fca      	lsrs	r2, r1, #31
 80035f2:	00c5      	lsls	r5, r0, #3
 80035f4:	4226      	tst	r6, r4
 80035f6:	d00b      	beq.n	8003610 <__aeabi_d2f+0x38>
 80035f8:	4935      	ldr	r1, [pc, #212]	@ (80036d0 <__aeabi_d2f+0xf8>)
 80035fa:	185c      	adds	r4, r3, r1
 80035fc:	2cfe      	cmp	r4, #254	@ 0xfe
 80035fe:	dd13      	ble.n	8003628 <__aeabi_d2f+0x50>
 8003600:	20ff      	movs	r0, #255	@ 0xff
 8003602:	2300      	movs	r3, #0
 8003604:	05c0      	lsls	r0, r0, #23
 8003606:	4318      	orrs	r0, r3
 8003608:	07d2      	lsls	r2, r2, #31
 800360a:	4310      	orrs	r0, r2
 800360c:	b003      	add	sp, #12
 800360e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003610:	433d      	orrs	r5, r7
 8003612:	2b00      	cmp	r3, #0
 8003614:	d101      	bne.n	800361a <__aeabi_d2f+0x42>
 8003616:	2000      	movs	r0, #0
 8003618:	e7f4      	b.n	8003604 <__aeabi_d2f+0x2c>
 800361a:	2d00      	cmp	r5, #0
 800361c:	d0f0      	beq.n	8003600 <__aeabi_d2f+0x28>
 800361e:	2380      	movs	r3, #128	@ 0x80
 8003620:	03db      	lsls	r3, r3, #15
 8003622:	20ff      	movs	r0, #255	@ 0xff
 8003624:	433b      	orrs	r3, r7
 8003626:	e7ed      	b.n	8003604 <__aeabi_d2f+0x2c>
 8003628:	2c00      	cmp	r4, #0
 800362a:	dd0c      	ble.n	8003646 <__aeabi_d2f+0x6e>
 800362c:	9b00      	ldr	r3, [sp, #0]
 800362e:	00ff      	lsls	r7, r7, #3
 8003630:	019b      	lsls	r3, r3, #6
 8003632:	1e58      	subs	r0, r3, #1
 8003634:	4183      	sbcs	r3, r0
 8003636:	0f69      	lsrs	r1, r5, #29
 8003638:	433b      	orrs	r3, r7
 800363a:	430b      	orrs	r3, r1
 800363c:	0759      	lsls	r1, r3, #29
 800363e:	d127      	bne.n	8003690 <__aeabi_d2f+0xb8>
 8003640:	08db      	lsrs	r3, r3, #3
 8003642:	b2e0      	uxtb	r0, r4
 8003644:	e7de      	b.n	8003604 <__aeabi_d2f+0x2c>
 8003646:	0021      	movs	r1, r4
 8003648:	3117      	adds	r1, #23
 800364a:	db31      	blt.n	80036b0 <__aeabi_d2f+0xd8>
 800364c:	2180      	movs	r1, #128	@ 0x80
 800364e:	201e      	movs	r0, #30
 8003650:	0409      	lsls	r1, r1, #16
 8003652:	4339      	orrs	r1, r7
 8003654:	1b00      	subs	r0, r0, r4
 8003656:	281f      	cmp	r0, #31
 8003658:	dd2d      	ble.n	80036b6 <__aeabi_d2f+0xde>
 800365a:	2602      	movs	r6, #2
 800365c:	4276      	negs	r6, r6
 800365e:	1b34      	subs	r4, r6, r4
 8003660:	000e      	movs	r6, r1
 8003662:	40e6      	lsrs	r6, r4
 8003664:	0034      	movs	r4, r6
 8003666:	2820      	cmp	r0, #32
 8003668:	d004      	beq.n	8003674 <__aeabi_d2f+0x9c>
 800366a:	481a      	ldr	r0, [pc, #104]	@ (80036d4 <__aeabi_d2f+0xfc>)
 800366c:	4684      	mov	ip, r0
 800366e:	4463      	add	r3, ip
 8003670:	4099      	lsls	r1, r3
 8003672:	430d      	orrs	r5, r1
 8003674:	002b      	movs	r3, r5
 8003676:	1e59      	subs	r1, r3, #1
 8003678:	418b      	sbcs	r3, r1
 800367a:	4323      	orrs	r3, r4
 800367c:	0759      	lsls	r1, r3, #29
 800367e:	d003      	beq.n	8003688 <__aeabi_d2f+0xb0>
 8003680:	210f      	movs	r1, #15
 8003682:	4019      	ands	r1, r3
 8003684:	2904      	cmp	r1, #4
 8003686:	d10b      	bne.n	80036a0 <__aeabi_d2f+0xc8>
 8003688:	019b      	lsls	r3, r3, #6
 800368a:	2000      	movs	r0, #0
 800368c:	0a5b      	lsrs	r3, r3, #9
 800368e:	e7b9      	b.n	8003604 <__aeabi_d2f+0x2c>
 8003690:	210f      	movs	r1, #15
 8003692:	4019      	ands	r1, r3
 8003694:	2904      	cmp	r1, #4
 8003696:	d104      	bne.n	80036a2 <__aeabi_d2f+0xca>
 8003698:	019b      	lsls	r3, r3, #6
 800369a:	0a5b      	lsrs	r3, r3, #9
 800369c:	b2e0      	uxtb	r0, r4
 800369e:	e7b1      	b.n	8003604 <__aeabi_d2f+0x2c>
 80036a0:	2400      	movs	r4, #0
 80036a2:	3304      	adds	r3, #4
 80036a4:	0159      	lsls	r1, r3, #5
 80036a6:	d5f7      	bpl.n	8003698 <__aeabi_d2f+0xc0>
 80036a8:	3401      	adds	r4, #1
 80036aa:	2300      	movs	r3, #0
 80036ac:	b2e0      	uxtb	r0, r4
 80036ae:	e7a9      	b.n	8003604 <__aeabi_d2f+0x2c>
 80036b0:	2000      	movs	r0, #0
 80036b2:	2300      	movs	r3, #0
 80036b4:	e7a6      	b.n	8003604 <__aeabi_d2f+0x2c>
 80036b6:	4c08      	ldr	r4, [pc, #32]	@ (80036d8 <__aeabi_d2f+0x100>)
 80036b8:	191c      	adds	r4, r3, r4
 80036ba:	002b      	movs	r3, r5
 80036bc:	40a5      	lsls	r5, r4
 80036be:	40c3      	lsrs	r3, r0
 80036c0:	40a1      	lsls	r1, r4
 80036c2:	1e68      	subs	r0, r5, #1
 80036c4:	4185      	sbcs	r5, r0
 80036c6:	4329      	orrs	r1, r5
 80036c8:	430b      	orrs	r3, r1
 80036ca:	e7d7      	b.n	800367c <__aeabi_d2f+0xa4>
 80036cc:	000007fe 	.word	0x000007fe
 80036d0:	fffffc80 	.word	0xfffffc80
 80036d4:	fffffca2 	.word	0xfffffca2
 80036d8:	fffffc82 	.word	0xfffffc82

080036dc <__clzsi2>:
 80036dc:	211c      	movs	r1, #28
 80036de:	2301      	movs	r3, #1
 80036e0:	041b      	lsls	r3, r3, #16
 80036e2:	4298      	cmp	r0, r3
 80036e4:	d301      	bcc.n	80036ea <__clzsi2+0xe>
 80036e6:	0c00      	lsrs	r0, r0, #16
 80036e8:	3910      	subs	r1, #16
 80036ea:	0a1b      	lsrs	r3, r3, #8
 80036ec:	4298      	cmp	r0, r3
 80036ee:	d301      	bcc.n	80036f4 <__clzsi2+0x18>
 80036f0:	0a00      	lsrs	r0, r0, #8
 80036f2:	3908      	subs	r1, #8
 80036f4:	091b      	lsrs	r3, r3, #4
 80036f6:	4298      	cmp	r0, r3
 80036f8:	d301      	bcc.n	80036fe <__clzsi2+0x22>
 80036fa:	0900      	lsrs	r0, r0, #4
 80036fc:	3904      	subs	r1, #4
 80036fe:	a202      	add	r2, pc, #8	@ (adr r2, 8003708 <__clzsi2+0x2c>)
 8003700:	5c10      	ldrb	r0, [r2, r0]
 8003702:	1840      	adds	r0, r0, r1
 8003704:	4770      	bx	lr
 8003706:	46c0      	nop			@ (mov r8, r8)
 8003708:	02020304 	.word	0x02020304
 800370c:	01010101 	.word	0x01010101
	...

08003718 <Encoder_Run>:
float valor_Encoder   = 12.0;//valor inicial del encoder
float paso_Encoder    = 1.0;
/* Private functions ---------------------------------------------------------*/

/* Exported functions --------------------------------------------------------*/
float Encoder_Run(void){
 8003718:	b570      	push	{r4, r5, r6, lr}
    //FUNCION PARA LEER EL ENCODER ROTATIVOS, me base de aqui: https://www.youtube.com/watch?v=6c5nL2tcCs0&t=607s
    bit_actual = ((HAL_GPIO_ReadPin(DT_GPIO_Port, DT_Pin) << 1) | HAL_GPIO_ReadPin(CLK_GPIO_Port, CLK_Pin));                  //convierto a 'uint8_t' el valor ya que al compilar me daba un warning "la conversin implcita pierde precisin entera: 'int' a 'uint8_t'"
 800371a:	2140      	movs	r1, #64	@ 0x40
 800371c:	481c      	ldr	r0, [pc, #112]	@ (8003790 <Encoder_Run+0x78>)
 800371e:	f003 f8c3 	bl	80068a8 <HAL_GPIO_ReadPin>
 8003722:	2120      	movs	r1, #32
 8003724:	0004      	movs	r4, r0
 8003726:	481a      	ldr	r0, [pc, #104]	@ (8003790 <Encoder_Run+0x78>)
 8003728:	f003 f8be 	bl	80068a8 <HAL_GPIO_ReadPin>
 800372c:	0064      	lsls	r4, r4, #1
 800372e:	4b19      	ldr	r3, [pc, #100]	@ (8003794 <Encoder_Run+0x7c>)
    bit_armado = ((bit_anterior << 2) | bit_actual);
 8003730:	4a19      	ldr	r2, [pc, #100]	@ (8003798 <Encoder_Run+0x80>)
    bit_actual = ((HAL_GPIO_ReadPin(DT_GPIO_Port, DT_Pin) << 1) | HAL_GPIO_ReadPin(CLK_GPIO_Port, CLK_Pin));                  //convierto a 'uint8_t' el valor ya que al compilar me daba un warning "la conversin implcita pierde precisin entera: 'int' a 'uint8_t'"
 8003732:	4320      	orrs	r0, r4
 8003734:	b2c0      	uxtb	r0, r0
 8003736:	7018      	strb	r0, [r3, #0]
    bit_armado = ((bit_anterior << 2) | bit_actual);
 8003738:	7813      	ldrb	r3, [r2, #0]
 800373a:	4918      	ldr	r1, [pc, #96]	@ (800379c <Encoder_Run+0x84>)
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	4303      	orrs	r3, r0
 8003740:	b2db      	uxtb	r3, r3
 8003742:	4c17      	ldr	r4, [pc, #92]	@ (80037a0 <Encoder_Run+0x88>)
 8003744:	700b      	strb	r3, [r1, #0]
    bit_anterior = bit_actual;
 8003746:	7010      	strb	r0, [r2, #0]

    //Lectura de encoder rotativo de 20 posiciones
    if(bit_armado==14){//horario
 8003748:	2b0e      	cmp	r3, #14
 800374a:	d119      	bne.n	8003780 <Encoder_Run+0x68>
    	valor_Encoder-=paso_Encoder;
 800374c:	4b15      	ldr	r3, [pc, #84]	@ (80037a4 <Encoder_Run+0x8c>)
 800374e:	6820      	ldr	r0, [r4, #0]
 8003750:	6819      	ldr	r1, [r3, #0]
 8003752:	f7fd fc3f 	bl	8000fd4 <__aeabi_fsub>
    }
    if(bit_armado==4){//antihorario
    	valor_Encoder+=paso_Encoder;
 8003756:	6020      	str	r0, [r4, #0]

    //Lectura de encoder rotativo de 30 posiciones
    //if( (bit_armado==14)||(bit_armado==7) ) valor_Encoder+=10;//horario
    //if( (bit_armado==4) ||(bit_armado==2) ) valor_Encoder-=10;//antihorario

    if(valor_Encoder <= val_Min_Encoder) valor_Encoder = val_Min_Encoder;
 8003758:	4b13      	ldr	r3, [pc, #76]	@ (80037a8 <Encoder_Run+0x90>)
 800375a:	6820      	ldr	r0, [r4, #0]
 800375c:	681d      	ldr	r5, [r3, #0]
 800375e:	1c29      	adds	r1, r5, #0
 8003760:	f7fc feca 	bl	80004f8 <__aeabi_fcmple>
 8003764:	2800      	cmp	r0, #0
 8003766:	d000      	beq.n	800376a <Encoder_Run+0x52>
 8003768:	6025      	str	r5, [r4, #0]
    if(valor_Encoder >= val_Max_Encoder) valor_Encoder = val_Max_Encoder;
 800376a:	4b10      	ldr	r3, [pc, #64]	@ (80037ac <Encoder_Run+0x94>)
 800376c:	6820      	ldr	r0, [r4, #0]
 800376e:	681d      	ldr	r5, [r3, #0]
 8003770:	1c29      	adds	r1, r5, #0
 8003772:	f7fc fed5 	bl	8000520 <__aeabi_fcmpge>
 8003776:	2800      	cmp	r0, #0
 8003778:	d000      	beq.n	800377c <Encoder_Run+0x64>
 800377a:	6025      	str	r5, [r4, #0]

    return valor_Encoder;
 800377c:	6820      	ldr	r0, [r4, #0]
}
 800377e:	bd70      	pop	{r4, r5, r6, pc}
    if(bit_armado==4){//antihorario
 8003780:	2b04      	cmp	r3, #4
 8003782:	d1e9      	bne.n	8003758 <Encoder_Run+0x40>
    	valor_Encoder+=paso_Encoder;
 8003784:	4b07      	ldr	r3, [pc, #28]	@ (80037a4 <Encoder_Run+0x8c>)
 8003786:	6821      	ldr	r1, [r4, #0]
 8003788:	6818      	ldr	r0, [r3, #0]
 800378a:	f7fc ff09 	bl	80005a0 <__aeabi_fadd>
 800378e:	e7e2      	b.n	8003756 <Encoder_Run+0x3e>
 8003790:	48000400 	.word	0x48000400
 8003794:	2000020d 	.word	0x2000020d
 8003798:	2000020e 	.word	0x2000020e
 800379c:	2000020c 	.word	0x2000020c
 80037a0:	20000004 	.word	0x20000004
 80037a4:	20000000 	.word	0x20000000
 80037a8:	2000000c 	.word	0x2000000c
 80037ac:	20000008 	.word	0x20000008

080037b0 <INA226_Init_DMA>:
/* Private macros ------------------------------------------------------------*/
/* Variables -----------------------------------------------------------------*/
Anglas_IN226 ina;
/* Private functions ---------------------------------------------------------*/
/* Exported functions --------------------------------------------------------*/
void INA226_Init_DMA(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80037b0:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t datos[3];
	uint8_t MSB,LSB;
	uint16_t REGISTER;

	ina.Rshunt = resMiliohmios; //esto lo hago porq necesito Rshunt para la funcion "INA226_Alert_Limit_Write"
 80037b2:	4f36      	ldr	r7, [pc, #216]	@ (800388c <INA226_Init_DMA+0xdc>)
void INA226_Init_DMA(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80037b4:	b085      	sub	sp, #20
	ina.Rshunt = resMiliohmios; //esto lo hago porq necesito Rshunt para la funcion "INA226_Alert_Limit_Write"
 80037b6:	81fa      	strh	r2, [r7, #14]
	 * bit 11-9 : 100 (AVG=128, promedio de numero de muestras)
	 * bit  8-6 : 100 (T=1.1ms, tiempo de conversion de Vbus)
	 * bit  5-3 : 111 (T=8.24ms, tiempo de conversion de Vshunt)
	 * bit  2-0 : 111 (Shunt & Bus continuo, modo de operacion)
	*/
	REGISTER = NO_RESET_INA226|(AVG << 9)|(Time_Vbus << 6)|(Time_Vshunt << 3)|ModeOperation;
 80037b8:	2280      	movs	r2, #128	@ 0x80
void INA226_Init_DMA(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80037ba:	000e      	movs	r6, r1
 80037bc:	a90a      	add	r1, sp, #40	@ 0x28
 80037be:	0005      	movs	r5, r0
 80037c0:	8808      	ldrh	r0, [r1, #0]
 80037c2:	a90b      	add	r1, sp, #44	@ 0x2c
 80037c4:	880c      	ldrh	r4, [r1, #0]
	REGISTER = NO_RESET_INA226|(AVG << 9)|(Time_Vbus << 6)|(Time_Vshunt << 3)|ModeOperation;
 80037c6:	025b      	lsls	r3, r3, #9
 80037c8:	00e4      	lsls	r4, r4, #3
 80037ca:	4323      	orrs	r3, r4
 80037cc:	0180      	lsls	r0, r0, #6
 80037ce:	4303      	orrs	r3, r0
 80037d0:	01d2      	lsls	r2, r2, #7
 80037d2:	4313      	orrs	r3, r2

	MSB = (uint8_t)(REGISTER >> 8);
	LSB = (uint8_t)(REGISTER & 0xFF);

	datos[0] = INA_CONFIGURATION_REGISTER;
 80037d4:	2200      	movs	r2, #0
void INA226_Init_DMA(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80037d6:	a90c      	add	r1, sp, #48	@ 0x30
 80037d8:	8809      	ldrh	r1, [r1, #0]
	datos[0] = INA_CONFIGURATION_REGISTER;
 80037da:	ac03      	add	r4, sp, #12
	REGISTER = NO_RESET_INA226|(AVG << 9)|(Time_Vbus << 6)|(Time_Vshunt << 3)|ModeOperation;
 80037dc:	4319      	orrs	r1, r3
	datos[1] = MSB;
	datos[2] = LSB;
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3);
 80037de:	4b2c      	ldr	r3, [pc, #176]	@ (8003890 <INA226_Init_DMA+0xe0>)
	REGISTER = NO_RESET_INA226|(AVG << 9)|(Time_Vbus << 6)|(Time_Vshunt << 3)|ModeOperation;
 80037e0:	b289      	uxth	r1, r1
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3);
 80037e2:	9301      	str	r3, [sp, #4]
	datos[0] = INA_CONFIGURATION_REGISTER;
 80037e4:	7022      	strb	r2, [r4, #0]
	MSB = (uint8_t)(REGISTER >> 8);
 80037e6:	0a0a      	lsrs	r2, r1, #8
	datos[1] = MSB;
 80037e8:	7062      	strb	r2, [r4, #1]
	datos[2] = LSB;
 80037ea:	70a1      	strb	r1, [r4, #2]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3);
 80037ec:	2303      	movs	r3, #3
 80037ee:	0022      	movs	r2, r4
 80037f0:	2180      	movs	r1, #128	@ 0x80
 80037f2:	9801      	ldr	r0, [sp, #4]
 80037f4:	f003 fb16 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 80037f8:	9801      	ldr	r0, [sp, #4]
 80037fa:	f004 fa24 	bl	8007c46 <HAL_I2C_GetState>
 80037fe:	2820      	cmp	r0, #32
 8003800:	d1fa      	bne.n	80037f8 <INA226_Init_DMA+0x48>

	ina.current_LSB = (Maximum_Expected_Current*1000000000/32768); // Conseguir el mejor LSB posible en nA
 8003802:	2200      	movs	r2, #0
 8003804:	0028      	movs	r0, r5
 8003806:	0031      	movs	r1, r6
 8003808:	4b22      	ldr	r3, [pc, #136]	@ (8003894 <INA226_Init_DMA+0xe4>)
 800380a:	f7fe fefd 	bl	8002608 <__aeabi_dmul>
 800380e:	23fc      	movs	r3, #252	@ 0xfc
 8003810:	2200      	movs	r2, #0
 8003812:	059b      	lsls	r3, r3, #22
 8003814:	f7fe fef8 	bl	8002608 <__aeabi_dmul>
 8003818:	f7fc fea4 	bl	8000564 <__aeabi_d2uiz>
 800381c:	0005      	movs	r5, r0
 800381e:	6078      	str	r0, [r7, #4]
	ina.calibration = (float)5120000 / ((float)ina.current_LSB * ina.Rshunt/1000);  // Compute calibration register(CAL)
 8003820:	89f8      	ldrh	r0, [r7, #14]
 8003822:	f7fd fe5b 	bl	80014dc <__aeabi_i2f>
 8003826:	1c06      	adds	r6, r0, #0
 8003828:	0028      	movs	r0, r5
 800382a:	f7fd fea7 	bl	800157c <__aeabi_ui2f>
 800382e:	1c01      	adds	r1, r0, #0
 8003830:	1c30      	adds	r0, r6, #0
 8003832:	f7fd fa75 	bl	8000d20 <__aeabi_fmul>
 8003836:	4918      	ldr	r1, [pc, #96]	@ (8003898 <INA226_Init_DMA+0xe8>)
 8003838:	f7fd f8a4 	bl	8000984 <__aeabi_fdiv>
 800383c:	1c01      	adds	r1, r0, #0
 800383e:	4817      	ldr	r0, [pc, #92]	@ (800389c <INA226_Init_DMA+0xec>)
 8003840:	f7fd f8a0 	bl	8000984 <__aeabi_fdiv>
 8003844:	f7fc fe76 	bl	8000534 <__aeabi_f2uiz>

	//La formula para "power_LSB" es solo multiplicar "current_LSB" por 25 (pag.16 datasheet)
	//Lo resto 3750 para calibrar(probar desde 2000 - 7000 )
	//Lo divido entre 1000 porq el numero es muy grande y para la operacion de "INA226_Power()" el numero excede de uint32_t
	ina.power_LSB   = (float)25 * (ina.current_LSB-3750)/1000;
 8003848:	4b15      	ldr	r3, [pc, #84]	@ (80038a0 <INA226_Init_DMA+0xf0>)
	ina.calibration = (float)5120000 / ((float)ina.current_LSB * ina.Rshunt/1000);  // Compute calibration register(CAL)
 800384a:	b286      	uxth	r6, r0
 800384c:	807e      	strh	r6, [r7, #2]
	ina.power_LSB   = (float)25 * (ina.current_LSB-3750)/1000;
 800384e:	18e8      	adds	r0, r5, r3
 8003850:	f7fd fe94 	bl	800157c <__aeabi_ui2f>
 8003854:	4913      	ldr	r1, [pc, #76]	@ (80038a4 <INA226_Init_DMA+0xf4>)
 8003856:	f7fd fa63 	bl	8000d20 <__aeabi_fmul>
 800385a:	490f      	ldr	r1, [pc, #60]	@ (8003898 <INA226_Init_DMA+0xe8>)
 800385c:	f7fd f892 	bl	8000984 <__aeabi_fdiv>
 8003860:	f7fc fe68 	bl	8000534 <__aeabi_f2uiz>

	MSB = (uint8_t)(ina.calibration >> 8);
	LSB = (uint8_t)(ina.calibration & 0xFF);

	datos[0] = INA_CALIBRATION_REGISTER;
 8003864:	2305      	movs	r3, #5
 8003866:	7023      	strb	r3, [r4, #0]
	MSB = (uint8_t)(ina.calibration >> 8);
 8003868:	0a33      	lsrs	r3, r6, #8
	ina.power_LSB   = (float)25 * (ina.current_LSB-3750)/1000;
 800386a:	60b8      	str	r0, [r7, #8]
	datos[1] = MSB;
 800386c:	7063      	strb	r3, [r4, #1]
	datos[2] = LSB;
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3);
 800386e:	0022      	movs	r2, r4
 8003870:	2303      	movs	r3, #3
 8003872:	2180      	movs	r1, #128	@ 0x80
 8003874:	9801      	ldr	r0, [sp, #4]
	datos[2] = LSB;
 8003876:	70a6      	strb	r6, [r4, #2]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3);
 8003878:	f003 fad4 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 800387c:	9801      	ldr	r0, [sp, #4]
 800387e:	f004 f9e2 	bl	8007c46 <HAL_I2C_GetState>
 8003882:	2820      	cmp	r0, #32
 8003884:	d1fa      	bne.n	800387c <INA226_Init_DMA+0xcc>
}
 8003886:	b005      	add	sp, #20
 8003888:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800388a:	46c0      	nop			@ (mov r8, r8)
 800388c:	20000210 	.word	0x20000210
 8003890:	2000082c 	.word	0x2000082c
 8003894:	41cdcd65 	.word	0x41cdcd65
 8003898:	447a0000 	.word	0x447a0000
 800389c:	4a9c4000 	.word	0x4a9c4000
 80038a0:	fffff15a 	.word	0xfffff15a
 80038a4:	41c80000 	.word	0x41c80000

080038a8 <INA226_Vbus_DMA>:
		Vshunt = (uint32_t)dato * INA_SHUNT_VOLTAGE_LSB;
		return Vshunt/10000.0;
	}
}

float INA226_Vbus_DMA(void){
 80038a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint16_t dato;
	uint32_t Vbus;
	uint8_t datos[3];

	datos[0] = INA_BUS_VOLTAGE_REGISTER;
 80038aa:	2302      	movs	r3, #2
 80038ac:	466a      	mov	r2, sp
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 80038ae:	4c12      	ldr	r4, [pc, #72]	@ (80038f8 <INA226_Vbus_DMA+0x50>)
	datos[0] = INA_BUS_VOLTAGE_REGISTER;
 80038b0:	7313      	strb	r3, [r2, #12]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 80038b2:	2180      	movs	r1, #128	@ 0x80
 80038b4:	0020      	movs	r0, r4
 80038b6:	3b01      	subs	r3, #1
 80038b8:	aa03      	add	r2, sp, #12
 80038ba:	f003 fab3 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 80038be:	0020      	movs	r0, r4
 80038c0:	f004 f9c1 	bl	8007c46 <HAL_I2C_GetState>
 80038c4:	2820      	cmp	r0, #32
 80038c6:	d1fa      	bne.n	80038be <INA226_Vbus_DMA+0x16>

	HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 80038c8:	2364      	movs	r3, #100	@ 0x64
 80038ca:	aa03      	add	r2, sp, #12
 80038cc:	9300      	str	r3, [sp, #0]
 80038ce:	2181      	movs	r1, #129	@ 0x81
 80038d0:	0020      	movs	r0, r4
 80038d2:	3b62      	subs	r3, #98	@ 0x62
 80038d4:	f003 fa16 	bl	8006d04 <HAL_I2C_Master_Receive>

	dato = ((datos[0]<<8)|datos[1]);
	Vbus = (uint32_t)dato * INA_BUS_VOLTAGE_LSB;
 80038d8:	466b      	mov	r3, sp
 80038da:	207d      	movs	r0, #125	@ 0x7d
 80038dc:	899b      	ldrh	r3, [r3, #12]
 80038de:	ba5b      	rev16	r3, r3
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	4358      	muls	r0, r3

	return Vbus/100000.0;//Voltios;
 80038e4:	f7ff fe0c 	bl	8003500 <__aeabi_ui2d>
 80038e8:	2200      	movs	r2, #0
 80038ea:	4b04      	ldr	r3, [pc, #16]	@ (80038fc <INA226_Vbus_DMA+0x54>)
 80038ec:	f7fe fa52 	bl	8001d94 <__aeabi_ddiv>
 80038f0:	f7ff fe72 	bl	80035d8 <__aeabi_d2f>
}
 80038f4:	b004      	add	sp, #16
 80038f6:	bd10      	pop	{r4, pc}
 80038f8:	2000082c 	.word	0x2000082c
 80038fc:	40f86a00 	.word	0x40f86a00

08003900 <INA226_Current_DMA>:
	uint16_t dato;
	uint32_t current;
	uint8_t datos[3];

	//todo esto es lo mismo que float INA226_Vshunt(void) ya que si ingreso esta funcion dentro de esta funcion, no me deja hacer debug
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 8003900:	2301      	movs	r3, #1
float INA226_Current_DMA(void){
 8003902:	b530      	push	{r4, r5, lr}
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 8003904:	4d20      	ldr	r5, [pc, #128]	@ (8003988 <INA226_Current_DMA+0x88>)
float INA226_Current_DMA(void){
 8003906:	b085      	sub	sp, #20
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 8003908:	ac03      	add	r4, sp, #12
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 800390a:	0022      	movs	r2, r4
 800390c:	2180      	movs	r1, #128	@ 0x80
 800390e:	0028      	movs	r0, r5
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 8003910:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 8003912:	f003 fa87 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003916:	0028      	movs	r0, r5
 8003918:	f004 f995 	bl	8007c46 <HAL_I2C_GetState>
 800391c:	2820      	cmp	r0, #32
 800391e:	d1fa      	bne.n	8003916 <INA226_Current_DMA+0x16>

	HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 8003920:	2364      	movs	r3, #100	@ 0x64
 8003922:	0022      	movs	r2, r4
 8003924:	9300      	str	r3, [sp, #0]
 8003926:	2181      	movs	r1, #129	@ 0x81
 8003928:	3b62      	subs	r3, #98	@ 0x62
 800392a:	0028      	movs	r0, r5
 800392c:	f003 f9ea 	bl	8006d04 <HAL_I2C_Master_Receive>

	dato = ((datos[0]<<8)|datos[1]);

	if(dato >= 65534){//si no hay carga conectada, devuelve el dato 65535(puede oscilar entre 65534 y 65535)
 8003930:	8823      	ldrh	r3, [r4, #0]
 8003932:	4a16      	ldr	r2, [pc, #88]	@ (800398c <INA226_Current_DMA+0x8c>)
 8003934:	ba5b      	rev16	r3, r3
 8003936:	b29b      	uxth	r3, r3
		return 0;
 8003938:	2000      	movs	r0, #0
	if(dato >= 65534){//si no hay carga conectada, devuelve el dato 65535(puede oscilar entre 65534 y 65535)
 800393a:	4293      	cmp	r3, r2
 800393c:	d821      	bhi.n	8003982 <INA226_Current_DMA+0x82>
	///////////////////////////////////////////////////////////////////////////////////////////////////////////
	}else{
		datos[0] = INA_CURRENT_REGISTER;
 800393e:	2304      	movs	r3, #4
		HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 8003940:	0022      	movs	r2, r4
		datos[0] = INA_CURRENT_REGISTER;
 8003942:	7023      	strb	r3, [r4, #0]
		HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 8003944:	2180      	movs	r1, #128	@ 0x80
 8003946:	0028      	movs	r0, r5
 8003948:	3b03      	subs	r3, #3
 800394a:	f003 fa6b 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
		while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 800394e:	0028      	movs	r0, r5
 8003950:	f004 f979 	bl	8007c46 <HAL_I2C_GetState>
 8003954:	2820      	cmp	r0, #32
 8003956:	d1fa      	bne.n	800394e <INA226_Current_DMA+0x4e>

		HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 8003958:	2364      	movs	r3, #100	@ 0x64
 800395a:	0022      	movs	r2, r4
 800395c:	2181      	movs	r1, #129	@ 0x81
 800395e:	9300      	str	r3, [sp, #0]
 8003960:	0028      	movs	r0, r5
 8003962:	3b62      	subs	r3, #98	@ 0x62
 8003964:	f003 f9ce 	bl	8006d04 <HAL_I2C_Master_Receive>


		dato = ((datos[0]<<8)|datos[1]);
		current = (uint32_t)dato * (ina.current_LSB - 3750);//restar un valor entre 3000 y 5000 para calibrar las medidas (estoy lo hice con prueba error)
 8003968:	4a09      	ldr	r2, [pc, #36]	@ (8003990 <INA226_Current_DMA+0x90>)
 800396a:	8823      	ldrh	r3, [r4, #0]
 800396c:	6850      	ldr	r0, [r2, #4]
 800396e:	4a09      	ldr	r2, [pc, #36]	@ (8003994 <INA226_Current_DMA+0x94>)
 8003970:	ba5b      	rev16	r3, r3
 8003972:	b29b      	uxth	r3, r3
 8003974:	1880      	adds	r0, r0, r2
 8003976:	4358      	muls	r0, r3
		return current/1000000;//mA;
 8003978:	4907      	ldr	r1, [pc, #28]	@ (8003998 <INA226_Current_DMA+0x98>)
 800397a:	f7fc fbe1 	bl	8000140 <__udivsi3>
 800397e:	f7fd fdfd 	bl	800157c <__aeabi_ui2f>
		HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
		dato = ((datos[0]<<8)|datos[1]);
		current = (uint32_t)dato * (ina.current_LSB-900);
		return current/1000000.0;//mA;
	}*/
}
 8003982:	b005      	add	sp, #20
 8003984:	bd30      	pop	{r4, r5, pc}
 8003986:	46c0      	nop			@ (mov r8, r8)
 8003988:	2000082c 	.word	0x2000082c
 800398c:	0000fffd 	.word	0x0000fffd
 8003990:	20000210 	.word	0x20000210
 8003994:	fffff15a 	.word	0xfffff15a
 8003998:	000f4240 	.word	0x000f4240

0800399c <INA226_Power_DMA>:

float INA226_Power_DMA(void){
 800399c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint16_t dato;
	uint32_t power;
	uint8_t datos[3];

	datos[0] = INA_POWER_REGISTER;
 800399e:	2303      	movs	r3, #3
 80039a0:	466a      	mov	r2, sp
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 80039a2:	4c13      	ldr	r4, [pc, #76]	@ (80039f0 <INA226_Power_DMA+0x54>)
	datos[0] = INA_POWER_REGISTER;
 80039a4:	7313      	strb	r3, [r2, #12]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 80039a6:	2180      	movs	r1, #128	@ 0x80
 80039a8:	0020      	movs	r0, r4
 80039aa:	3b02      	subs	r3, #2
 80039ac:	aa03      	add	r2, sp, #12
 80039ae:	f003 fa39 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 80039b2:	0020      	movs	r0, r4
 80039b4:	f004 f947 	bl	8007c46 <HAL_I2C_GetState>
 80039b8:	2820      	cmp	r0, #32
 80039ba:	d1fa      	bne.n	80039b2 <INA226_Power_DMA+0x16>

	HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 80039bc:	2364      	movs	r3, #100	@ 0x64
 80039be:	aa03      	add	r2, sp, #12
 80039c0:	9300      	str	r3, [sp, #0]
 80039c2:	2181      	movs	r1, #129	@ 0x81
 80039c4:	0020      	movs	r0, r4
 80039c6:	3b62      	subs	r3, #98	@ 0x62
 80039c8:	f003 f99c 	bl	8006d04 <HAL_I2C_Master_Receive>

	dato = ((datos[0]<<8)|datos[1]);
	power = (uint32_t)dato * ina.power_LSB;
 80039cc:	466b      	mov	r3, sp
 80039ce:	4a09      	ldr	r2, [pc, #36]	@ (80039f4 <INA226_Power_DMA+0x58>)
 80039d0:	899b      	ldrh	r3, [r3, #12]
 80039d2:	6890      	ldr	r0, [r2, #8]
 80039d4:	ba5b      	rev16	r3, r3
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	4358      	muls	r0, r3
	return power/1000000.0;//Watts;
 80039da:	f7ff fd91 	bl	8003500 <__aeabi_ui2d>
 80039de:	2200      	movs	r2, #0
 80039e0:	4b05      	ldr	r3, [pc, #20]	@ (80039f8 <INA226_Power_DMA+0x5c>)
 80039e2:	f7fe f9d7 	bl	8001d94 <__aeabi_ddiv>
 80039e6:	f7ff fdf7 	bl	80035d8 <__aeabi_d2f>
}
 80039ea:	b004      	add	sp, #16
 80039ec:	bd10      	pop	{r4, pc}
 80039ee:	46c0      	nop			@ (mov r8, r8)
 80039f0:	2000082c 	.word	0x2000082c
 80039f4:	20000210 	.word	0x20000210
 80039f8:	412e8480 	.word	0x412e8480

080039fc <INA226_Mode_pinAlert_DMA>:

uint16_t INA226_Mode_pinAlert_DMA(uint16_t umbral){// 1000 0xxx xxx0 0010 = 0x2002
 80039fc:	b530      	push	{r4, r5, lr}
	uint16_t dato;
	uint8_t datos[3];
	uint8_t MSB,LSB;

	ina.mask_Enable = umbral;
 80039fe:	4b17      	ldr	r3, [pc, #92]	@ (8003a5c <INA226_Mode_pinAlert_DMA+0x60>)
uint16_t INA226_Mode_pinAlert_DMA(uint16_t umbral){// 1000 0xxx xxx0 0010 = 0x2002
 8003a00:	b085      	sub	sp, #20
	ina.mask_Enable = umbral;
 8003a02:	8218      	strh	r0, [r3, #16]

	MSB = (uint8_t)(umbral >> 8);
	LSB = (uint8_t)(umbral & 0xFF);

	//Envio el "umbral" al registro mask/enable
	datos[0] = INA_MASK_ENABLE_REGISTER;
 8003a04:	2306      	movs	r3, #6
 8003a06:	ac03      	add	r4, sp, #12
	datos[1] = MSB;
	datos[2] = LSB;
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3);
 8003a08:	4d15      	ldr	r5, [pc, #84]	@ (8003a60 <INA226_Mode_pinAlert_DMA+0x64>)
	datos[0] = INA_MASK_ENABLE_REGISTER;
 8003a0a:	7023      	strb	r3, [r4, #0]
	MSB = (uint8_t)(umbral >> 8);
 8003a0c:	0a03      	lsrs	r3, r0, #8
	datos[1] = MSB;
 8003a0e:	7063      	strb	r3, [r4, #1]
	datos[2] = LSB;
 8003a10:	70a0      	strb	r0, [r4, #2]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3);
 8003a12:	2303      	movs	r3, #3
 8003a14:	0022      	movs	r2, r4
 8003a16:	2180      	movs	r1, #128	@ 0x80
 8003a18:	0028      	movs	r0, r5
 8003a1a:	f003 fa03 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003a1e:	0028      	movs	r0, r5
 8003a20:	f004 f911 	bl	8007c46 <HAL_I2C_GetState>
 8003a24:	2820      	cmp	r0, #32
 8003a26:	d1fa      	bne.n	8003a1e <INA226_Mode_pinAlert_DMA+0x22>

	//Leo el dato "umbral" que envie, para verificar que llego correctamente
	datos[0] = INA_MASK_ENABLE_REGISTER;
 8003a28:	2306      	movs	r3, #6
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 8003a2a:	0022      	movs	r2, r4
	datos[0] = INA_MASK_ENABLE_REGISTER;
 8003a2c:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 8003a2e:	2180      	movs	r1, #128	@ 0x80
 8003a30:	0028      	movs	r0, r5
 8003a32:	3b05      	subs	r3, #5
 8003a34:	f003 f9f6 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003a38:	0028      	movs	r0, r5
 8003a3a:	f004 f904 	bl	8007c46 <HAL_I2C_GetState>
 8003a3e:	2820      	cmp	r0, #32
 8003a40:	d1fa      	bne.n	8003a38 <INA226_Mode_pinAlert_DMA+0x3c>

	HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 8003a42:	2364      	movs	r3, #100	@ 0x64
 8003a44:	0022      	movs	r2, r4
 8003a46:	9300      	str	r3, [sp, #0]
 8003a48:	2181      	movs	r1, #129	@ 0x81
 8003a4a:	0028      	movs	r0, r5
 8003a4c:	3b62      	subs	r3, #98	@ 0x62
 8003a4e:	f003 f959 	bl	8006d04 <HAL_I2C_Master_Receive>
	dato = ((datos[0]<<8)|datos[1]);
 8003a52:	8820      	ldrh	r0, [r4, #0]
 8003a54:	ba40      	rev16	r0, r0
 8003a56:	b280      	uxth	r0, r0
	return dato;
}
 8003a58:	b005      	add	sp, #20
 8003a5a:	bd30      	pop	{r4, r5, pc}
 8003a5c:	20000210 	.word	0x20000210
 8003a60:	2000082c 	.word	0x2000082c

08003a64 <INA226_Alert_Limit_DMA>:

uint16_t INA226_Alert_Limit_DMA(uint16_t limite){//presicion 2mA, el mV y mW falta probar, pero es muy preciso
 8003a64:	b5f0      	push	{r4, r5, r6, r7, lr}
	 * dato = power/ina.power_LSB;
	 * dato = (power*1000)/ina.power_LSB;      se multiplica por 1000 para tener el "dato" en 16bits
	 * 										   dato: es el valor(0-32767) que nos devuelve el IN226 en "INA226_Vbus()"
	 * 										   limite = power (Ingresar "uint16_t limite" en miliwatts)
	*/
	switch(ina.mask_Enable){
 8003a66:	4d3c      	ldr	r5, [pc, #240]	@ (8003b58 <INA226_Alert_Limit_DMA+0xf4>)
 8003a68:	4a3c      	ldr	r2, [pc, #240]	@ (8003b5c <INA226_Alert_Limit_DMA+0xf8>)
 8003a6a:	8a2b      	ldrh	r3, [r5, #16]
uint16_t INA226_Alert_Limit_DMA(uint16_t limite){//presicion 2mA, el mV y mW falta probar, pero es muy preciso
 8003a6c:	0004      	movs	r4, r0
 8003a6e:	b085      	sub	sp, #20
	switch(ina.mask_Enable){
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d052      	beq.n	8003b1a <INA226_Alert_Limit_DMA+0xb6>
 8003a74:	d831      	bhi.n	8003ada <INA226_Alert_Limit_DMA+0x76>
 8003a76:	4a3a      	ldr	r2, [pc, #232]	@ (8003b60 <INA226_Alert_Limit_DMA+0xfc>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d05b      	beq.n	8003b34 <INA226_Alert_Limit_DMA+0xd0>
 8003a7c:	4a39      	ldr	r2, [pc, #228]	@ (8003b64 <INA226_Alert_Limit_DMA+0x100>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d04b      	beq.n	8003b1a <INA226_Alert_Limit_DMA+0xb6>

	MSB = (uint8_t)(limite >> 8);
	LSB = (uint8_t)(limite & 0xFF);

	//Envio el "limite" al registro mask/enable
	datos[0] = INA_ALERT_LIMIT_REGISTER;
 8003a82:	2307      	movs	r3, #7
 8003a84:	ad03      	add	r5, sp, #12
 8003a86:	702b      	strb	r3, [r5, #0]
	datos[1] = MSB;
	datos[2] = LSB;
 8003a88:	70ac      	strb	r4, [r5, #2]
	MSB = (uint8_t)(limite >> 8);
 8003a8a:	0a23      	lsrs	r3, r4, #8
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3);
 8003a8c:	4c36      	ldr	r4, [pc, #216]	@ (8003b68 <INA226_Alert_Limit_DMA+0x104>)
	datos[1] = MSB;
 8003a8e:	706b      	strb	r3, [r5, #1]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3);
 8003a90:	002a      	movs	r2, r5
 8003a92:	2303      	movs	r3, #3
 8003a94:	2180      	movs	r1, #128	@ 0x80
 8003a96:	0020      	movs	r0, r4
 8003a98:	f003 f9c4 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003a9c:	0020      	movs	r0, r4
 8003a9e:	f004 f8d2 	bl	8007c46 <HAL_I2C_GetState>
 8003aa2:	2820      	cmp	r0, #32
 8003aa4:	d1fa      	bne.n	8003a9c <INA226_Alert_Limit_DMA+0x38>

	//Leo el dato "limite" que envie, para verificar que llego correctamente
	datos[0] = INA_ALERT_LIMIT_REGISTER;
 8003aa6:	2307      	movs	r3, #7
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 8003aa8:	002a      	movs	r2, r5
	datos[0] = INA_ALERT_LIMIT_REGISTER;
 8003aaa:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 8003aac:	2180      	movs	r1, #128	@ 0x80
 8003aae:	0020      	movs	r0, r4
 8003ab0:	3b06      	subs	r3, #6
 8003ab2:	f003 f9b7 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003ab6:	0020      	movs	r0, r4
 8003ab8:	f004 f8c5 	bl	8007c46 <HAL_I2C_GetState>
 8003abc:	2820      	cmp	r0, #32
 8003abe:	d1fa      	bne.n	8003ab6 <INA226_Alert_Limit_DMA+0x52>

	HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 8003ac0:	2364      	movs	r3, #100	@ 0x64
 8003ac2:	002a      	movs	r2, r5
 8003ac4:	9300      	str	r3, [sp, #0]
 8003ac6:	2181      	movs	r1, #129	@ 0x81
 8003ac8:	0020      	movs	r0, r4
 8003aca:	3b62      	subs	r3, #98	@ 0x62
 8003acc:	f003 f91a 	bl	8006d04 <HAL_I2C_Master_Receive>
	dato = ((datos[0]<<8)|datos[1]);
 8003ad0:	8828      	ldrh	r0, [r5, #0]
 8003ad2:	ba40      	rev16	r0, r0
 8003ad4:	b280      	uxth	r0, r0
	return dato;
}
 8003ad6:	b005      	add	sp, #20
 8003ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	switch(ina.mask_Enable){
 8003ada:	4a24      	ldr	r2, [pc, #144]	@ (8003b6c <INA226_Alert_Limit_DMA+0x108>)
 8003adc:	189b      	adds	r3, r3, r2
 8003ade:	4a24      	ldr	r2, [pc, #144]	@ (8003b70 <INA226_Alert_Limit_DMA+0x10c>)
 8003ae0:	4213      	tst	r3, r2
 8003ae2:	d1ce      	bne.n	8003a82 <INA226_Alert_Limit_DMA+0x1e>
		case SHUNT_VOLTAGE_OVER : limite = ((float)limite*ina.Rshunt*10.0*calibrar)/INA_SHUNT_VOLTAGE_LSB;break;
 8003ae4:	89e8      	ldrh	r0, [r5, #14]
 8003ae6:	f7fd fcf9 	bl	80014dc <__aeabi_i2f>
 8003aea:	1c05      	adds	r5, r0, #0
 8003aec:	0020      	movs	r0, r4
 8003aee:	f7fd fd45 	bl	800157c <__aeabi_ui2f>
 8003af2:	1c01      	adds	r1, r0, #0
 8003af4:	1c28      	adds	r0, r5, #0
 8003af6:	f7fd f913 	bl	8000d20 <__aeabi_fmul>
 8003afa:	f7ff fd25 	bl	8003548 <__aeabi_f2d>
 8003afe:	2200      	movs	r2, #0
 8003b00:	4b1c      	ldr	r3, [pc, #112]	@ (8003b74 <INA226_Alert_Limit_DMA+0x110>)
 8003b02:	f7fe fd81 	bl	8002608 <__aeabi_dmul>
 8003b06:	22c0      	movs	r2, #192	@ 0xc0
 8003b08:	4b1b      	ldr	r3, [pc, #108]	@ (8003b78 <INA226_Alert_Limit_DMA+0x114>)
 8003b0a:	0612      	lsls	r2, r2, #24
 8003b0c:	f7fe fd7c 	bl	8002608 <__aeabi_dmul>
 8003b10:	2200      	movs	r2, #0
 8003b12:	4b1a      	ldr	r3, [pc, #104]	@ (8003b7c <INA226_Alert_Limit_DMA+0x118>)
		case OVER_LIMIT_POWER   : limite = ((float)limite*1000.0)/ina.power_LSB;break;
 8003b14:	f7fe f93e 	bl	8001d94 <__aeabi_ddiv>
 8003b18:	e008      	b.n	8003b2c <INA226_Alert_Limit_DMA+0xc8>
		case BUS_VOLTAGE_OVER   : limite = ((float)limite*0.8);break;
 8003b1a:	0020      	movs	r0, r4
 8003b1c:	f7fd fd2e 	bl	800157c <__aeabi_ui2f>
 8003b20:	f7ff fd12 	bl	8003548 <__aeabi_f2d>
 8003b24:	4a16      	ldr	r2, [pc, #88]	@ (8003b80 <INA226_Alert_Limit_DMA+0x11c>)
 8003b26:	4b17      	ldr	r3, [pc, #92]	@ (8003b84 <INA226_Alert_Limit_DMA+0x120>)
 8003b28:	f7fe fd6e 	bl	8002608 <__aeabi_dmul>
		case OVER_LIMIT_POWER   : limite = ((float)limite*1000.0)/ina.power_LSB;break;
 8003b2c:	f7fc fd1a 	bl	8000564 <__aeabi_d2uiz>
 8003b30:	b284      	uxth	r4, r0
 8003b32:	e7a6      	b.n	8003a82 <INA226_Alert_Limit_DMA+0x1e>
 8003b34:	f7fd fd22 	bl	800157c <__aeabi_ui2f>
 8003b38:	f7ff fd06 	bl	8003548 <__aeabi_f2d>
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	4b12      	ldr	r3, [pc, #72]	@ (8003b88 <INA226_Alert_Limit_DMA+0x124>)
 8003b40:	f7fe fd62 	bl	8002608 <__aeabi_dmul>
 8003b44:	0006      	movs	r6, r0
 8003b46:	68a8      	ldr	r0, [r5, #8]
 8003b48:	000f      	movs	r7, r1
 8003b4a:	f7ff fcd9 	bl	8003500 <__aeabi_ui2d>
 8003b4e:	0002      	movs	r2, r0
 8003b50:	000b      	movs	r3, r1
 8003b52:	0030      	movs	r0, r6
 8003b54:	0039      	movs	r1, r7
 8003b56:	e7dd      	b.n	8003b14 <INA226_Alert_Limit_DMA+0xb0>
 8003b58:	20000210 	.word	0x20000210
 8003b5c:	00002002 	.word	0x00002002
 8003b60:	00000802 	.word	0x00000802
 8003b64:	00001002 	.word	0x00001002
 8003b68:	2000082c 	.word	0x2000082c
 8003b6c:	ffffbffe 	.word	0xffffbffe
 8003b70:	0000bfff 	.word	0x0000bfff
 8003b74:	40240000 	.word	0x40240000
 8003b78:	3ff0cccc 	.word	0x3ff0cccc
 8003b7c:	40390000 	.word	0x40390000
 8003b80:	9999999a 	.word	0x9999999a
 8003b84:	3fe99999 	.word	0x3fe99999
 8003b88:	408f4000 	.word	0x408f4000

08003b8c <OLED_Write_Command_3bytes>:

	OLED_Clear_DMA();
}

static void OLED_Write_Command_3bytes(uint8_t byte1, uint8_t byte2, uint8_t byte3){
	uint8_t datos[4] = {CMD, byte1, byte2, byte3};
 8003b8c:	2300      	movs	r3, #0
static void OLED_Write_Command_3bytes(uint8_t byte1, uint8_t byte2, uint8_t byte3){
 8003b8e:	b537      	push	{r0, r1, r2, r4, r5, lr}
	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 4);
 8003b90:	4d08      	ldr	r5, [pc, #32]	@ (8003bb4 <OLED_Write_Command_3bytes+0x28>)
	uint8_t datos[4] = {CMD, byte1, byte2, byte3};
 8003b92:	ac01      	add	r4, sp, #4
 8003b94:	7023      	strb	r3, [r4, #0]
 8003b96:	7060      	strb	r0, [r4, #1]
 8003b98:	70a1      	strb	r1, [r4, #2]
 8003b9a:	70e2      	strb	r2, [r4, #3]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 4);
 8003b9c:	2178      	movs	r1, #120	@ 0x78
 8003b9e:	0022      	movs	r2, r4
 8003ba0:	0028      	movs	r0, r5
 8003ba2:	3304      	adds	r3, #4
 8003ba4:	f003 f93e 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003ba8:	0028      	movs	r0, r5
 8003baa:	f004 f84c 	bl	8007c46 <HAL_I2C_GetState>
 8003bae:	2820      	cmp	r0, #32
 8003bb0:	d1fa      	bne.n	8003ba8 <OLED_Write_Command_3bytes+0x1c>
}
 8003bb2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8003bb4:	2000082c 	.word	0x2000082c

08003bb8 <OLED_Draw_8_Pixel>:

	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, col_final+2);
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
}

static void OLED_Draw_8_Pixel(uint8_t pag_inicio, uint8_t col_inicio, uint8_t pixel_8bits){
 8003bb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003bba:	000c      	movs	r4, r1
 8003bbc:	0015      	movs	r5, r2
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_inicio);
 8003bbe:	0001      	movs	r1, r0
 8003bc0:	0002      	movs	r2, r0
 8003bc2:	2022      	movs	r0, #34	@ 0x22
 8003bc4:	f7ff ffe2 	bl	8003b8c <OLED_Write_Command_3bytes>
	OLED_Write_Command_3bytes(SSD1306_COLUMNADDR,col_inicio,col_inicio);
 8003bc8:	0022      	movs	r2, r4
 8003bca:	0021      	movs	r1, r4
 8003bcc:	2021      	movs	r0, #33	@ 0x21
 8003bce:	f7ff ffdd 	bl	8003b8c <OLED_Write_Command_3bytes>
	uint8_t datos[2] = {DAT, byte1};
 8003bd2:	466a      	mov	r2, sp
 8003bd4:	2340      	movs	r3, #64	@ 0x40
	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2);
 8003bd6:	4c07      	ldr	r4, [pc, #28]	@ (8003bf4 <OLED_Draw_8_Pixel+0x3c>)
	uint8_t datos[2] = {DAT, byte1};
 8003bd8:	7113      	strb	r3, [r2, #4]
 8003bda:	7155      	strb	r5, [r2, #5]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2);
 8003bdc:	2302      	movs	r3, #2
 8003bde:	2178      	movs	r1, #120	@ 0x78
 8003be0:	0020      	movs	r0, r4
 8003be2:	aa01      	add	r2, sp, #4
 8003be4:	f003 f91e 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003be8:	0020      	movs	r0, r4
 8003bea:	f004 f82c 	bl	8007c46 <HAL_I2C_GetState>
 8003bee:	2820      	cmp	r0, #32
 8003bf0:	d1fa      	bne.n	8003be8 <OLED_Draw_8_Pixel+0x30>
	OLED_Write_Data_1byte(pixel_8bits);
}
 8003bf2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8003bf4:	2000082c 	.word	0x2000082c

08003bf8 <OLED_Draw_Pixel>:
static void OLED_Draw_Pixel(uint8_t pag_inicio, uint8_t pag_final, uint8_t col_inicio, uint16_t col_final, uint8_t pixel){
 8003bf8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003bfa:	001c      	movs	r4, r3
 8003bfc:	0015      	movs	r5, r2
 8003bfe:	ab06      	add	r3, sp, #24
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 8003c00:	000a      	movs	r2, r1
 8003c02:	0001      	movs	r1, r0
 8003c04:	2022      	movs	r0, #34	@ 0x22
static void OLED_Draw_Pixel(uint8_t pag_inicio, uint8_t pag_final, uint8_t col_inicio, uint16_t col_final, uint8_t pixel){
 8003c06:	781e      	ldrb	r6, [r3, #0]
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 8003c08:	f7ff ffc0 	bl	8003b8c <OLED_Write_Command_3bytes>
	OLED_Write_Command_3bytes(SSD1306_COLUMNADDR,col_inicio,col_final);
 8003c0c:	b2e2      	uxtb	r2, r4
 8003c0e:	0029      	movs	r1, r5
 8003c10:	2021      	movs	r0, #33	@ 0x21
 8003c12:	f7ff ffbb 	bl	8003b8c <OLED_Write_Command_3bytes>
	datos[0] = DAT;
 8003c16:	466a      	mov	r2, sp
 8003c18:	2340      	movs	r3, #64	@ 0x40
	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2);
 8003c1a:	4c07      	ldr	r4, [pc, #28]	@ (8003c38 <OLED_Draw_Pixel+0x40>)
	datos[0] = DAT;
 8003c1c:	7113      	strb	r3, [r2, #4]
	datos[1] = pixel;
 8003c1e:	7156      	strb	r6, [r2, #5]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2);
 8003c20:	2302      	movs	r3, #2
 8003c22:	2178      	movs	r1, #120	@ 0x78
 8003c24:	0020      	movs	r0, r4
 8003c26:	aa01      	add	r2, sp, #4
 8003c28:	f003 f8fc 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003c2c:	0020      	movs	r0, r4
 8003c2e:	f004 f80a 	bl	8007c46 <HAL_I2C_GetState>
 8003c32:	2820      	cmp	r0, #32
 8003c34:	d1fa      	bne.n	8003c2c <OLED_Draw_Pixel+0x34>
}
 8003c36:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 8003c38:	2000082c 	.word	0x2000082c

08003c3c <OLED_Clear_DMA>:
void OLED_Clear_DMA(void){
 8003c3c:	b5b0      	push	{r4, r5, r7, lr}
	uint8_t datos[col_final+2];
 8003c3e:	4b12      	ldr	r3, [pc, #72]	@ (8003c88 <OLED_Clear_DMA+0x4c>)
void OLED_Clear_DMA(void){
 8003c40:	af00      	add	r7, sp, #0
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 8003c42:	2207      	movs	r2, #7
	uint8_t datos[col_final+2];
 8003c44:	449d      	add	sp, r3
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 8003c46:	2100      	movs	r1, #0
 8003c48:	2022      	movs	r0, #34	@ 0x22
 8003c4a:	f7ff ff9f 	bl	8003b8c <OLED_Write_Command_3bytes>
	OLED_Write_Command_3bytes(SSD1306_COLUMNADDR,col_inicio,col_final);
 8003c4e:	22ff      	movs	r2, #255	@ 0xff
 8003c50:	2100      	movs	r1, #0
 8003c52:	2021      	movs	r0, #33	@ 0x21
 8003c54:	f7ff ff9a 	bl	8003b8c <OLED_Write_Command_3bytes>
	uint8_t datos[col_final+2];
 8003c58:	466c      	mov	r4, sp
	datos[0] = DAT;
 8003c5a:	2340      	movs	r3, #64	@ 0x40
		datos[j+1] = pixel;//dato[1], dato[2], dato[3], .... , dato[1023]
 8003c5c:	2280      	movs	r2, #128	@ 0x80
	datos[0] = DAT;
 8003c5e:	7023      	strb	r3, [r4, #0]
		datos[j+1] = pixel;//dato[1], dato[2], dato[3], .... , dato[1023]
 8003c60:	2100      	movs	r1, #0
 8003c62:	1c60      	adds	r0, r4, #1
 8003c64:	00d2      	lsls	r2, r2, #3
 8003c66:	f005 fdaf 	bl	80097c8 <memset>
	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, col_final+2);
 8003c6a:	4c08      	ldr	r4, [pc, #32]	@ (8003c8c <OLED_Clear_DMA+0x50>)
 8003c6c:	466a      	mov	r2, sp
 8003c6e:	2178      	movs	r1, #120	@ 0x78
 8003c70:	0020      	movs	r0, r4
 8003c72:	4b07      	ldr	r3, [pc, #28]	@ (8003c90 <OLED_Clear_DMA+0x54>)
 8003c74:	f003 f8d6 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003c78:	0020      	movs	r0, r4
 8003c7a:	f003 ffe4 	bl	8007c46 <HAL_I2C_GetState>
 8003c7e:	2820      	cmp	r0, #32
 8003c80:	d1fa      	bne.n	8003c78 <OLED_Clear_DMA+0x3c>
}
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bdb0      	pop	{r4, r5, r7, pc}
 8003c86:	46c0      	nop			@ (mov r8, r8)
 8003c88:	fffffbf8 	.word	0xfffffbf8
 8003c8c:	2000082c 	.word	0x2000082c
 8003c90:	00000401 	.word	0x00000401

08003c94 <OLED_Init_DMA>:
void OLED_Init_DMA(void){
 8003c94:	b530      	push	{r4, r5, lr}
	datos[0]  = CMD;
 8003c96:	4b11      	ldr	r3, [pc, #68]	@ (8003cdc <OLED_Init_DMA+0x48>)
void OLED_Init_DMA(void){
 8003c98:	b089      	sub	sp, #36	@ 0x24
	datos[0]  = CMD;
 8003c9a:	9301      	str	r3, [sp, #4]
	datos[4]  = SSD1306_SETMULTIPLEX;//0xA8
 8003c9c:	4b10      	ldr	r3, [pc, #64]	@ (8003ce0 <OLED_Init_DMA+0x4c>)
	HAL_Delay(100);
 8003c9e:	2064      	movs	r0, #100	@ 0x64
	datos[4]  = SSD1306_SETMULTIPLEX;//0xA8
 8003ca0:	9302      	str	r3, [sp, #8]
	datos[8]  = (SSD1306_SETSTARTLINE | 0x00);  //0x40 ----> empezamos en la linea cero
 8003ca2:	4b10      	ldr	r3, [pc, #64]	@ (8003ce4 <OLED_Init_DMA+0x50>)
	datos[24] = SSD1306_NORMALDISPLAY;	       //0xA6
 8003ca4:	ad01      	add	r5, sp, #4
	datos[8]  = (SSD1306_SETSTARTLINE | 0x00);  //0x40 ----> empezamos en la linea cero
 8003ca6:	9303      	str	r3, [sp, #12]
	datos[12] = HORIZONTAL_ADDRESSING_MODE;   //Modo de direccionamiento horizontal
 8003ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8003ce8 <OLED_Init_DMA+0x54>)
 8003caa:	9304      	str	r3, [sp, #16]
		case 64: datos[16] = 0x12;break;
 8003cac:	4b0f      	ldr	r3, [pc, #60]	@ (8003cec <OLED_Init_DMA+0x58>)
 8003cae:	9305      	str	r3, [sp, #20]
	datos[20] = 0xF1;						   //0xF1
 8003cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8003cf0 <OLED_Init_DMA+0x5c>)
 8003cb2:	9306      	str	r3, [sp, #24]
	datos[24] = SSD1306_NORMALDISPLAY;	       //0xA6
 8003cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8003cf4 <OLED_Init_DMA+0x60>)
 8003cb6:	832b      	strh	r3, [r5, #24]
	HAL_Delay(100);
 8003cb8:	f002 f884 	bl	8005dc4 <HAL_Delay>
	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 26);
 8003cbc:	4c0e      	ldr	r4, [pc, #56]	@ (8003cf8 <OLED_Init_DMA+0x64>)
 8003cbe:	231a      	movs	r3, #26
 8003cc0:	002a      	movs	r2, r5
 8003cc2:	2178      	movs	r1, #120	@ 0x78
 8003cc4:	0020      	movs	r0, r4
 8003cc6:	f003 f8ad 	bl	8006e24 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003cca:	0020      	movs	r0, r4
 8003ccc:	f003 ffbb 	bl	8007c46 <HAL_I2C_GetState>
 8003cd0:	2820      	cmp	r0, #32
 8003cd2:	d1fa      	bne.n	8003cca <OLED_Init_DMA+0x36>
	OLED_Clear_DMA();
 8003cd4:	f7ff ffb2 	bl	8003c3c <OLED_Clear_DMA>
}
 8003cd8:	b009      	add	sp, #36	@ 0x24
 8003cda:	bd30      	pop	{r4, r5, pc}
 8003cdc:	80d5ae00 	.word	0x80d5ae00
 8003ce0:	00d33fa8 	.word	0x00d33fa8
 8003ce4:	20148d40 	.word	0x20148d40
 8003ce8:	dac8a100 	.word	0xdac8a100
 8003cec:	d9cf8112 	.word	0xd9cf8112
 8003cf0:	a440dbf1 	.word	0xa440dbf1
 8003cf4:	ffffafa6 	.word	0xffffafa6
 8003cf8:	2000082c 	.word	0x2000082c

08003cfc <OLED_Print_Text_DMA>:
		break;
    }
}


void OLED_Print_Text_DMA(uint8_t pag, uint8_t col, uint8_t font_size, char *texto){
 8003cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cfe:	b087      	sub	sp, #28
 8003d00:	000f      	movs	r7, r1
 8003d02:	9002      	str	r0, [sp, #8]
 8003d04:	9301      	str	r3, [sp, #4]

	switch(font_size){
 8003d06:	2a02      	cmp	r2, #2
 8003d08:	d044      	beq.n	8003d94 <OLED_Print_Text_DMA+0x98>
 8003d0a:	2a03      	cmp	r2, #3
 8003d0c:	d100      	bne.n	8003d10 <OLED_Print_Text_DMA+0x14>
 8003d0e:	e075      	b.n	8003dfc <OLED_Print_Text_DMA+0x100>
				pos = letra * FONT_1_WIDTH;  //me ubico en su array correcto multiplicando por 6
 8003d10:	2606      	movs	r6, #6
	switch(font_size){
 8003d12:	2a01      	cmp	r2, #1
 8003d14:	d018      	beq.n	8003d48 <OLED_Print_Text_DMA+0x4c>
					col=col+FONT_3_WIDTH; //aumento la posicion de la columna 9/11
		}
		break;
		///////////////////////////////////////////////////////////////////////////
	}
}
 8003d16:	b007      	add	sp, #28
 8003d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
				for(int i=col; i<col+FONT_1_WIDTH; i++) {
 8003d1a:	003d      	movs	r5, r7
	letra = letra-32; //resto menos 32 para tener el codigo ASCCI
 8003d1c:	3c20      	subs	r4, #32
					OLED_Print_Letra(pag,col,1,*texto++);
 8003d1e:	9b01      	ldr	r3, [sp, #4]
				pos = letra * FONT_1_WIDTH;  //me ubico en su array correcto multiplicando por 6
 8003d20:	b2e4      	uxtb	r4, r4
 8003d22:	4374      	muls	r4, r6
					OLED_Print_Letra(pag,col,1,*texto++);
 8003d24:	3301      	adds	r3, #1
 8003d26:	9301      	str	r3, [sp, #4]
				for(int i=col; i<col+FONT_1_WIDTH; i++) {
 8003d28:	1dbb      	adds	r3, r7, #6
 8003d2a:	9303      	str	r3, [sp, #12]
					OLED_Draw_8_Pixel(pag,i,FONT_1[pos]);
 8003d2c:	4b45      	ldr	r3, [pc, #276]	@ (8003e44 <OLED_Print_Text_DMA+0x148>)
 8003d2e:	b2e9      	uxtb	r1, r5
 8003d30:	5d1a      	ldrb	r2, [r3, r4]
 8003d32:	9802      	ldr	r0, [sp, #8]
 8003d34:	f7ff ff40 	bl	8003bb8 <OLED_Draw_8_Pixel>
				for(int i=col; i<col+FONT_1_WIDTH; i++) {
 8003d38:	9b03      	ldr	r3, [sp, #12]
					pos++;
 8003d3a:	3401      	adds	r4, #1
				for(int i=col; i<col+FONT_1_WIDTH; i++) {
 8003d3c:	3501      	adds	r5, #1
					pos++;
 8003d3e:	b2a4      	uxth	r4, r4
				for(int i=col; i<col+FONT_1_WIDTH; i++) {
 8003d40:	429d      	cmp	r5, r3
 8003d42:	d1f3      	bne.n	8003d2c <OLED_Print_Text_DMA+0x30>
					col=col+FONT_1_WIDTH; //aumento la posicion de la columna
 8003d44:	3706      	adds	r7, #6
 8003d46:	b2ff      	uxtb	r7, r7
				while(*texto != '\0'){
 8003d48:	9b01      	ldr	r3, [sp, #4]
 8003d4a:	781c      	ldrb	r4, [r3, #0]
 8003d4c:	2c00      	cmp	r4, #0
 8003d4e:	d1e4      	bne.n	8003d1a <OLED_Print_Text_DMA+0x1e>
 8003d50:	e7e1      	b.n	8003d16 <OLED_Print_Text_DMA+0x1a>
					OLED_Print_Letra(pag,col,2,*texto++);
 8003d52:	9b01      	ldr	r3, [sp, #4]
	letra = letra-32; //resto menos 32 para tener el codigo ASCCI
 8003d54:	3c20      	subs	r4, #32
					OLED_Print_Letra(pag,col,2,*texto++);
 8003d56:	3301      	adds	r3, #1
 8003d58:	9301      	str	r3, [sp, #4]
				pos = letra * (FONT_2_WIDTH*2);  //me ubico en su array correcto multiplico por 2 ya que la altura sera de 16pixeles utilizando 8pixles por pagina y en total usara 2 paginas
 8003d5a:	2312      	movs	r3, #18
 8003d5c:	b2e4      	uxtb	r4, r4
 8003d5e:	4363      	muls	r3, r4
 8003d60:	9303      	str	r3, [sp, #12]
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 8003d62:	003b      	movs	r3, r7
 8003d64:	003e      	movs	r6, r7
 8003d66:	003c      	movs	r4, r7
 8003d68:	3309      	adds	r3, #9
				pos = letra * (FONT_2_WIDTH*2);  //me ubico en su array correcto multiplico por 2 ya que la altura sera de 16pixeles utilizando 8pixles por pagina y en total usara 2 paginas
 8003d6a:	9d03      	ldr	r5, [sp, #12]
 8003d6c:	9304      	str	r3, [sp, #16]
					OLED_Draw_8_Pixel(pag,i,FONT_2[pos]);
 8003d6e:	4b36      	ldr	r3, [pc, #216]	@ (8003e48 <OLED_Print_Text_DMA+0x14c>)
 8003d70:	b2e1      	uxtb	r1, r4
 8003d72:	5d5a      	ldrb	r2, [r3, r5]
 8003d74:	9802      	ldr	r0, [sp, #8]
 8003d76:	f7ff ff1f 	bl	8003bb8 <OLED_Draw_8_Pixel>
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 8003d7a:	9b04      	ldr	r3, [sp, #16]
					pos++;
 8003d7c:	3501      	adds	r5, #1
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 8003d7e:	3401      	adds	r4, #1
					pos++;
 8003d80:	b2ad      	uxth	r5, r5
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 8003d82:	429c      	cmp	r4, r3
 8003d84:	d1f3      	bne.n	8003d6e <OLED_Print_Text_DMA+0x72>
 8003d86:	9c03      	ldr	r4, [sp, #12]
 8003d88:	3409      	adds	r4, #9
				for(int i=col; i<col+FONT_2_WIDTH; i++) {      //9
 8003d8a:	9b04      	ldr	r3, [sp, #16]
 8003d8c:	429e      	cmp	r6, r3
 8003d8e:	d106      	bne.n	8003d9e <OLED_Print_Text_DMA+0xa2>
					col=col+FONT_2_WIDTH; //aumento la posicion de la columna 9/11
 8003d90:	3709      	adds	r7, #9
 8003d92:	b2ff      	uxtb	r7, r7
				while(*texto != '\0'){
 8003d94:	9b01      	ldr	r3, [sp, #4]
 8003d96:	781c      	ldrb	r4, [r3, #0]
 8003d98:	2c00      	cmp	r4, #0
 8003d9a:	d1da      	bne.n	8003d52 <OLED_Print_Text_DMA+0x56>
 8003d9c:	e7bb      	b.n	8003d16 <OLED_Print_Text_DMA+0x1a>
					OLED_Draw_8_Pixel(pag+1,i,FONT_2[pos]);
 8003d9e:	4b2a      	ldr	r3, [pc, #168]	@ (8003e48 <OLED_Print_Text_DMA+0x14c>)
 8003da0:	b2f1      	uxtb	r1, r6
 8003da2:	5d1a      	ldrb	r2, [r3, r4]
 8003da4:	9b02      	ldr	r3, [sp, #8]
					pos++;
 8003da6:	3401      	adds	r4, #1
					OLED_Draw_8_Pixel(pag+1,i,FONT_2[pos]);
 8003da8:	1c58      	adds	r0, r3, #1
 8003daa:	b2c0      	uxtb	r0, r0
 8003dac:	f7ff ff04 	bl	8003bb8 <OLED_Draw_8_Pixel>
					pos++;
 8003db0:	b2a4      	uxth	r4, r4
				for(int i=col; i<col+FONT_2_WIDTH; i++) {      //9
 8003db2:	3601      	adds	r6, #1
 8003db4:	e7e9      	b.n	8003d8a <OLED_Print_Text_DMA+0x8e>
					OLED_Print_Letra(pag,col,3,*texto++);
 8003db6:	9b01      	ldr	r3, [sp, #4]
	letra = letra-32; //resto menos 32 para tener el codigo ASCCI
 8003db8:	3c20      	subs	r4, #32
					OLED_Print_Letra(pag,col,3,*texto++);
 8003dba:	3301      	adds	r3, #1
 8003dbc:	9301      	str	r3, [sp, #4]
		pos = letra * (FONT_3_WIDTH*3);  //me ubico en su array correcto multiplico por 2 ya que la altura sera de 16pixeles utilizando 8pixles por pagina y en total usara 2 paginas
 8003dbe:	233c      	movs	r3, #60	@ 0x3c
 8003dc0:	b2e4      	uxtb	r4, r4
 8003dc2:	435c      	muls	r4, r3
		uint16_t pos2 = (letra * (FONT_3_WIDTH*3))+1;
 8003dc4:	1c63      	adds	r3, r4, #1
 8003dc6:	9303      	str	r3, [sp, #12]
		uint16_t pos3 = (letra * (FONT_3_WIDTH*3))+2;
 8003dc8:	1ca3      	adds	r3, r4, #2
 8003dca:	9304      	str	r3, [sp, #16]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003dcc:	003b      	movs	r3, r7
 8003dce:	003e      	movs	r6, r7
 8003dd0:	003d      	movs	r5, r7
 8003dd2:	3314      	adds	r3, #20
 8003dd4:	9305      	str	r3, [sp, #20]
			OLED_Draw_8_Pixel(pag,i,FONT_3[pos]);
 8003dd6:	4b1d      	ldr	r3, [pc, #116]	@ (8003e4c <OLED_Print_Text_DMA+0x150>)
 8003dd8:	b2e9      	uxtb	r1, r5
 8003dda:	5d1a      	ldrb	r2, [r3, r4]
 8003ddc:	9802      	ldr	r0, [sp, #8]
 8003dde:	f7ff feeb 	bl	8003bb8 <OLED_Draw_8_Pixel>
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003de2:	9b05      	ldr	r3, [sp, #20]
			pos+=3;
 8003de4:	3403      	adds	r4, #3
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003de6:	3501      	adds	r5, #1
			pos+=3;
 8003de8:	b2a4      	uxth	r4, r4
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003dea:	42ab      	cmp	r3, r5
 8003dec:	d1f3      	bne.n	8003dd6 <OLED_Print_Text_DMA+0xda>
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003dee:	003c      	movs	r4, r7
 8003df0:	42a5      	cmp	r5, r4
 8003df2:	d108      	bne.n	8003e06 <OLED_Print_Text_DMA+0x10a>
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003df4:	42b5      	cmp	r5, r6
 8003df6:	d115      	bne.n	8003e24 <OLED_Print_Text_DMA+0x128>
					col=col+FONT_3_WIDTH; //aumento la posicion de la columna 9/11
 8003df8:	3714      	adds	r7, #20
 8003dfa:	b2ff      	uxtb	r7, r7
				while(*texto != '\0'){
 8003dfc:	9b01      	ldr	r3, [sp, #4]
 8003dfe:	781c      	ldrb	r4, [r3, #0]
 8003e00:	2c00      	cmp	r4, #0
 8003e02:	d1d8      	bne.n	8003db6 <OLED_Print_Text_DMA+0xba>
 8003e04:	e787      	b.n	8003d16 <OLED_Print_Text_DMA+0x1a>
			OLED_Draw_8_Pixel(pag+1,i,FONT_3[pos2]);
 8003e06:	4b11      	ldr	r3, [pc, #68]	@ (8003e4c <OLED_Print_Text_DMA+0x150>)
 8003e08:	9a03      	ldr	r2, [sp, #12]
 8003e0a:	b2e1      	uxtb	r1, r4
 8003e0c:	5c9a      	ldrb	r2, [r3, r2]
 8003e0e:	9b02      	ldr	r3, [sp, #8]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003e10:	3401      	adds	r4, #1
			OLED_Draw_8_Pixel(pag+1,i,FONT_3[pos2]);
 8003e12:	1c58      	adds	r0, r3, #1
 8003e14:	b2c0      	uxtb	r0, r0
 8003e16:	f7ff fecf 	bl	8003bb8 <OLED_Draw_8_Pixel>
			pos2+=3;
 8003e1a:	9b03      	ldr	r3, [sp, #12]
 8003e1c:	3303      	adds	r3, #3
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	9303      	str	r3, [sp, #12]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003e22:	e7e5      	b.n	8003df0 <OLED_Print_Text_DMA+0xf4>
			OLED_Draw_8_Pixel(pag+2,i,FONT_3[pos3]);
 8003e24:	4b09      	ldr	r3, [pc, #36]	@ (8003e4c <OLED_Print_Text_DMA+0x150>)
 8003e26:	9a04      	ldr	r2, [sp, #16]
 8003e28:	b2f1      	uxtb	r1, r6
 8003e2a:	5c9a      	ldrb	r2, [r3, r2]
 8003e2c:	9b02      	ldr	r3, [sp, #8]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003e2e:	3601      	adds	r6, #1
			OLED_Draw_8_Pixel(pag+2,i,FONT_3[pos3]);
 8003e30:	1c98      	adds	r0, r3, #2
 8003e32:	b2c0      	uxtb	r0, r0
 8003e34:	f7ff fec0 	bl	8003bb8 <OLED_Draw_8_Pixel>
			pos3+=3;
 8003e38:	9b04      	ldr	r3, [sp, #16]
 8003e3a:	3303      	adds	r3, #3
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	9304      	str	r3, [sp, #16]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003e40:	e7d8      	b.n	8003df4 <OLED_Print_Text_DMA+0xf8>
 8003e42:	46c0      	nop			@ (mov r8, r8)
 8003e44:	0800e6a2 	.word	0x0800e6a2
 8003e48:	0800dff4 	.word	0x0800dff4
 8003e4c:	0800c974 	.word	0x0800c974

08003e50 <OLED_Imagen_Small_DMA>:
			k++;
		}
	}
}

void OLED_Imagen_Small_DMA(uint8_t pag, uint8_t col, const unsigned char imagen[], uint8_t size_x, uint8_t size_y){
 8003e50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e52:	b087      	sub	sp, #28
 8003e54:	9305      	str	r3, [sp, #20]
 8003e56:	ab0c      	add	r3, sp, #48	@ 0x30
 8003e58:	781b      	ldrb	r3, [r3, #0]
 8003e5a:	000d      	movs	r5, r1

	int k=0;

	for(int i=pag;i<pag+size_y/8;i++){
 8003e5c:	08db      	lsrs	r3, r3, #3
 8003e5e:	181b      	adds	r3, r3, r0
 8003e60:	9303      	str	r3, [sp, #12]
	int k=0;
 8003e62:	2300      	movs	r3, #0
	for(int i=pag;i<pag+size_y/8;i++){
 8003e64:	0004      	movs	r4, r0
void OLED_Imagen_Small_DMA(uint8_t pag, uint8_t col, const unsigned char imagen[], uint8_t size_x, uint8_t size_y){
 8003e66:	9204      	str	r2, [sp, #16]
	int k=0;
 8003e68:	9302      	str	r3, [sp, #8]
	for(int i=pag;i<pag+size_y/8;i++){
 8003e6a:	9b03      	ldr	r3, [sp, #12]
 8003e6c:	42a3      	cmp	r3, r4
 8003e6e:	dc01      	bgt.n	8003e74 <OLED_Imagen_Small_DMA+0x24>
		for(int j=col;j<col+size_x;j++){
			OLED_Draw_Pixel(i,i, j,j, imagen[k]);
			k++;
		}
	}
}
 8003e70:	b007      	add	sp, #28
 8003e72:	bdf0      	pop	{r4, r5, r6, r7, pc}
		for(int j=col;j<col+size_x;j++){
 8003e74:	002e      	movs	r6, r5
 8003e76:	9b04      	ldr	r3, [sp, #16]
 8003e78:	9a02      	ldr	r2, [sp, #8]
 8003e7a:	189f      	adds	r7, r3, r2
 8003e7c:	9b05      	ldr	r3, [sp, #20]
 8003e7e:	195b      	adds	r3, r3, r5
 8003e80:	42b3      	cmp	r3, r6
 8003e82:	dc05      	bgt.n	8003e90 <OLED_Imagen_Small_DMA+0x40>
 8003e84:	9a02      	ldr	r2, [sp, #8]
 8003e86:	1b5b      	subs	r3, r3, r5
 8003e88:	18d3      	adds	r3, r2, r3
 8003e8a:	9302      	str	r3, [sp, #8]
	for(int i=pag;i<pag+size_y/8;i++){
 8003e8c:	3401      	adds	r4, #1
 8003e8e:	e7ec      	b.n	8003e6a <OLED_Imagen_Small_DMA+0x1a>
			OLED_Draw_Pixel(i,i, j,j, imagen[k]);
 8003e90:	7839      	ldrb	r1, [r7, #0]
 8003e92:	b2e0      	uxtb	r0, r4
 8003e94:	b2b3      	uxth	r3, r6
 8003e96:	b2f2      	uxtb	r2, r6
 8003e98:	9100      	str	r1, [sp, #0]
 8003e9a:	0001      	movs	r1, r0
 8003e9c:	f7ff feac 	bl	8003bf8 <OLED_Draw_Pixel>
		for(int j=col;j<col+size_x;j++){
 8003ea0:	3601      	adds	r6, #1
 8003ea2:	3701      	adds	r7, #1
 8003ea4:	e7ea      	b.n	8003e7c <OLED_Imagen_Small_DMA+0x2c>

08003ea6 <OLED_Imagen_Small_Invert_DMA>:

void OLED_Imagen_Small_Invert_DMA(uint8_t pag, uint8_t col, const unsigned char imagen[], uint8_t size_x, uint8_t size_y){
 8003ea6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ea8:	b087      	sub	sp, #28
 8003eaa:	9305      	str	r3, [sp, #20]
 8003eac:	ab0c      	add	r3, sp, #48	@ 0x30
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	000d      	movs	r5, r1

	int k=0;

	for(int i=pag;i<pag+size_y/8;i++){
 8003eb2:	08db      	lsrs	r3, r3, #3
 8003eb4:	181b      	adds	r3, r3, r0
 8003eb6:	9303      	str	r3, [sp, #12]
	int k=0;
 8003eb8:	2300      	movs	r3, #0
	for(int i=pag;i<pag+size_y/8;i++){
 8003eba:	0004      	movs	r4, r0
void OLED_Imagen_Small_Invert_DMA(uint8_t pag, uint8_t col, const unsigned char imagen[], uint8_t size_x, uint8_t size_y){
 8003ebc:	9204      	str	r2, [sp, #16]
	int k=0;
 8003ebe:	9302      	str	r3, [sp, #8]
	for(int i=pag;i<pag+size_y/8;i++){
 8003ec0:	9b03      	ldr	r3, [sp, #12]
 8003ec2:	42a3      	cmp	r3, r4
 8003ec4:	dc01      	bgt.n	8003eca <OLED_Imagen_Small_Invert_DMA+0x24>
		for(int j=col;j<col+size_x;j++){
			OLED_Draw_Pixel(i,i, j,j, ~imagen[k]);
			k++;
		}
	}
}
 8003ec6:	b007      	add	sp, #28
 8003ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		for(int j=col;j<col+size_x;j++){
 8003eca:	002e      	movs	r6, r5
 8003ecc:	9b04      	ldr	r3, [sp, #16]
 8003ece:	9a02      	ldr	r2, [sp, #8]
 8003ed0:	189f      	adds	r7, r3, r2
 8003ed2:	9b05      	ldr	r3, [sp, #20]
 8003ed4:	195b      	adds	r3, r3, r5
 8003ed6:	42b3      	cmp	r3, r6
 8003ed8:	dc05      	bgt.n	8003ee6 <OLED_Imagen_Small_Invert_DMA+0x40>
 8003eda:	9a02      	ldr	r2, [sp, #8]
 8003edc:	1b5b      	subs	r3, r3, r5
 8003ede:	18d3      	adds	r3, r2, r3
 8003ee0:	9302      	str	r3, [sp, #8]
	for(int i=pag;i<pag+size_y/8;i++){
 8003ee2:	3401      	adds	r4, #1
 8003ee4:	e7ec      	b.n	8003ec0 <OLED_Imagen_Small_Invert_DMA+0x1a>
			OLED_Draw_Pixel(i,i, j,j, ~imagen[k]);
 8003ee6:	7839      	ldrb	r1, [r7, #0]
 8003ee8:	b2e0      	uxtb	r0, r4
 8003eea:	43c9      	mvns	r1, r1
 8003eec:	b2c9      	uxtb	r1, r1
 8003eee:	b2b3      	uxth	r3, r6
 8003ef0:	b2f2      	uxtb	r2, r6
 8003ef2:	9100      	str	r1, [sp, #0]
 8003ef4:	0001      	movs	r1, r0
 8003ef6:	f7ff fe7f 	bl	8003bf8 <OLED_Draw_Pixel>
		for(int j=col;j<col+size_x;j++){
 8003efa:	3601      	adds	r6, #1
 8003efc:	3701      	adds	r7, #1
 8003efe:	e7e8      	b.n	8003ed2 <OLED_Imagen_Small_Invert_DMA+0x2c>

08003f00 <ee_format>:
  return true;
#endif
}
//##########################################################################################################
bool ee_format(bool keepRamData)
{
 8003f00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003f02:	0004      	movs	r4, r0
  uint32_t error;
  HAL_FLASH_Unlock();
 8003f04:	f002 fb1c 	bl	8006540 <HAL_FLASH_Unlock>
  FLASH_EraseInitTypeDef flashErase;
#if _EE_PAGE_OR_SECTOR == PAGE
	flashErase.NbPages = 1;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	9303      	str	r3, [sp, #12]
  flashErase.PageAddress = _EE_ADDR_INUSE;
 8003f0c:	4b0e      	ldr	r3, [pc, #56]	@ (8003f48 <ee_format+0x48>)
  flashErase.Banks = _EE_FLASH_BANK;
#endif
#ifdef _EE_VOLTAGE_RANGE
  flashErase.VoltageRange = _EE_VOLTAGE_RANGE;
#endif
  if (HAL_FLASHEx_Erase(&flashErase, &error) == HAL_OK)
 8003f0e:	4669      	mov	r1, sp
  flashErase.PageAddress = _EE_ADDR_INUSE;
 8003f10:	9302      	str	r3, [sp, #8]
  flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8003f12:	2300      	movs	r3, #0
  if (HAL_FLASHEx_Erase(&flashErase, &error) == HAL_OK)
 8003f14:	a801      	add	r0, sp, #4
  flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8003f16:	9301      	str	r3, [sp, #4]
  if (HAL_FLASHEx_Erase(&flashErase, &error) == HAL_OK)
 8003f18:	f002 fbc4 	bl	80066a4 <HAL_FLASHEx_Erase>
 8003f1c:	2800      	cmp	r0, #0
 8003f1e:	d10f      	bne.n	8003f40 <ee_format+0x40>
  {
    HAL_FLASH_Lock();
 8003f20:	f002 fb22 	bl	8006568 <HAL_FLASH_Lock>
    if (error != 0xFFFFFFFF)
 8003f24:	9b00      	ldr	r3, [sp, #0]
 8003f26:	3301      	adds	r3, #1
 8003f28:	d10c      	bne.n	8003f44 <ee_format+0x44>
      return false;
    else
    {
#if (_EE_USE_RAM_BYTE > 0)
      if (keepRamData == false)
 8003f2a:	2c00      	cmp	r4, #0
 8003f2c:	d105      	bne.n	8003f3a <ee_format+0x3a>
        memset(ee_ram, 0xFF, _EE_USE_RAM_BYTE);
 8003f2e:	2280      	movs	r2, #128	@ 0x80
 8003f30:	21ff      	movs	r1, #255	@ 0xff
 8003f32:	4806      	ldr	r0, [pc, #24]	@ (8003f4c <ee_format+0x4c>)
 8003f34:	00d2      	lsls	r2, r2, #3
 8003f36:	f005 fc47 	bl	80097c8 <memset>
      return false;
 8003f3a:	2001      	movs	r0, #1
      return true;
    }
  }
  HAL_FLASH_Lock();
  return false;
}
 8003f3c:	b004      	add	sp, #16
 8003f3e:	bd10      	pop	{r4, pc}
  HAL_FLASH_Lock();
 8003f40:	f002 fb12 	bl	8006568 <HAL_FLASH_Lock>
      return false;
 8003f44:	2000      	movs	r0, #0
 8003f46:	e7f9      	b.n	8003f3c <ee_format+0x3c>
 8003f48:	0800fc00 	.word	0x0800fc00
 8003f4c:	20000224 	.word	0x20000224

08003f50 <ee_read>:
//##########################################################################################################
bool ee_read(uint32_t startVirtualAddress, uint32_t len, uint8_t* data)
{
 8003f50:	b530      	push	{r4, r5, lr}
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003f52:	2480      	movs	r4, #128	@ 0x80
 8003f54:	1841      	adds	r1, r0, r1
{
 8003f56:	0003      	movs	r3, r0
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003f58:	00e4      	lsls	r4, r4, #3
    return false;
 8003f5a:	2000      	movs	r0, #0
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003f5c:	42a1      	cmp	r1, r4
 8003f5e:	d803      	bhi.n	8003f68 <ee_read+0x18>
      *data = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
      data++;
    }
#if (_EE_USE_RAM_BYTE > 0)
    if (i < _EE_USE_RAM_BYTE)
      ee_ram[i] = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8003f60:	4c07      	ldr	r4, [pc, #28]	@ (8003f80 <ee_read+0x30>)
  for (uint32_t i = startVirtualAddress; i < len + startVirtualAddress; i++)
 8003f62:	4299      	cmp	r1, r3
 8003f64:	d801      	bhi.n	8003f6a <ee_read+0x1a>
#endif
  }
  return true;
 8003f66:	2001      	movs	r0, #1
}
 8003f68:	bd30      	pop	{r4, r5, pc}
      *data = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8003f6a:	4806      	ldr	r0, [pc, #24]	@ (8003f84 <ee_read+0x34>)
 8003f6c:	1818      	adds	r0, r3, r0
    if (data != NULL)
 8003f6e:	2a00      	cmp	r2, #0
 8003f70:	d002      	beq.n	8003f78 <ee_read+0x28>
      *data = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8003f72:	7805      	ldrb	r5, [r0, #0]
 8003f74:	7015      	strb	r5, [r2, #0]
      data++;
 8003f76:	3201      	adds	r2, #1
      ee_ram[i] = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8003f78:	7800      	ldrb	r0, [r0, #0]
 8003f7a:	54e0      	strb	r0, [r4, r3]
  for (uint32_t i = startVirtualAddress; i < len + startVirtualAddress; i++)
 8003f7c:	3301      	adds	r3, #1
 8003f7e:	e7f0      	b.n	8003f62 <ee_read+0x12>
 8003f80:	20000224 	.word	0x20000224
 8003f84:	0800fc00 	.word	0x0800fc00

08003f88 <ee_write>:
//##########################################################################################################
bool ee_write(uint32_t startVirtualAddress, uint32_t len, uint8_t *data)
{
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003f88:	2380      	movs	r3, #128	@ 0x80
{
 8003f8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f8c:	0014      	movs	r4, r2
 8003f8e:	b093      	sub	sp, #76	@ 0x4c
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003f90:	1842      	adds	r2, r0, r1
{
 8003f92:	0005      	movs	r5, r0
 8003f94:	9103      	str	r1, [sp, #12]
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003f96:	00db      	lsls	r3, r3, #3
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d822      	bhi.n	8003fe2 <ee_write+0x5a>
    return false;
  if (data == NULL)
 8003f9c:	2c00      	cmp	r4, #0
 8003f9e:	d020      	beq.n	8003fe2 <ee_write+0x5a>
    return false;
  HAL_FLASH_Unlock();
 8003fa0:	f002 face 	bl	8006540 <HAL_FLASH_Unlock>
      return false;
    }
  }	
#endif
#ifdef FLASH_TYPEPROGRAM_HALFWORD
  for (uint32_t i = 0; i < len ; i+=2)
 8003fa4:	002e      	movs	r6, r5
 8003fa6:	0027      	movs	r7, r4
 8003fa8:	9a03      	ldr	r2, [sp, #12]
 8003faa:	1b73      	subs	r3, r6, r5
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d808      	bhi.n	8003fc2 <ee_write+0x3a>
 8003fb0:	002e      	movs	r6, r5
      return false;
    }
  }	
#endif
#ifdef FLASH_TYPEPROGRAM_DOUBLEWORD
  for (uint32_t i = 0; i < len; i += 8)
 8003fb2:	9a03      	ldr	r2, [sp, #12]
 8003fb4:	1b73      	subs	r3, r6, r5
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d816      	bhi.n	8003fe8 <ee_write+0x60>
      HAL_FLASH_Lock();
      return false;
    }
  }
#endif
  HAL_FLASH_Lock();
 8003fba:	f002 fad5 	bl	8006568 <HAL_FLASH_Lock>
  return true;
 8003fbe:	2001      	movs	r0, #1
 8003fc0:	e010      	b.n	8003fe4 <ee_write+0x5c>
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, (uint64_t)(data[i] | (data[i+1] << 8))) != HAL_OK)
 8003fc2:	787a      	ldrb	r2, [r7, #1]
 8003fc4:	783b      	ldrb	r3, [r7, #0]
 8003fc6:	0212      	lsls	r2, r2, #8
 8003fc8:	431a      	orrs	r2, r3
 8003fca:	4b2e      	ldr	r3, [pc, #184]	@ (8004084 <ee_write+0xfc>)
 8003fcc:	2001      	movs	r0, #1
 8003fce:	18f1      	adds	r1, r6, r3
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	f002 fafd 	bl	80065d0 <HAL_FLASH_Program>
 8003fd6:	3702      	adds	r7, #2
 8003fd8:	3602      	adds	r6, #2
 8003fda:	2800      	cmp	r0, #0
 8003fdc:	d0e4      	beq.n	8003fa8 <ee_write+0x20>
      HAL_FLASH_Lock();
 8003fde:	f002 fac3 	bl	8006568 <HAL_FLASH_Lock>
    return false;
 8003fe2:	2000      	movs	r0, #0
}
 8003fe4:	b013      	add	sp, #76	@ 0x4c
 8003fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint64_t data64 = data[i];
 8003fe8:	2200      	movs	r2, #0
 8003fea:	7823      	ldrb	r3, [r4, #0]
    data64 += data[i + 2] * 0x10000;
 8003fec:	9207      	str	r2, [sp, #28]
    uint64_t data64 = data[i];
 8003fee:	9300      	str	r3, [sp, #0]
    data64 += data[i + 1] * 0x100;
 8003ff0:	7863      	ldrb	r3, [r4, #1]
 8003ff2:	9205      	str	r2, [sp, #20]
 8003ff4:	021b      	lsls	r3, r3, #8
 8003ff6:	9304      	str	r3, [sp, #16]
    data64 += data[i + 2] * 0x10000;
 8003ff8:	78a3      	ldrb	r3, [r4, #2]
    uint64_t data64 = data[i];
 8003ffa:	9201      	str	r2, [sp, #4]
    data64 += data[i + 2] * 0x10000;
 8003ffc:	041b      	lsls	r3, r3, #16
 8003ffe:	9306      	str	r3, [sp, #24]
 8004000:	9806      	ldr	r0, [sp, #24]
 8004002:	9907      	ldr	r1, [sp, #28]
 8004004:	9a04      	ldr	r2, [sp, #16]
 8004006:	9b05      	ldr	r3, [sp, #20]
 8004008:	1812      	adds	r2, r2, r0
 800400a:	414b      	adcs	r3, r1
 800400c:	9800      	ldr	r0, [sp, #0]
 800400e:	9901      	ldr	r1, [sp, #4]
 8004010:	1812      	adds	r2, r2, r0
 8004012:	414b      	adcs	r3, r1
    data64 += data[i + 3] * 0x1000000;
 8004014:	78e1      	ldrb	r1, [r4, #3]
 8004016:	0609      	lsls	r1, r1, #24
 8004018:	9108      	str	r1, [sp, #32]
 800401a:	17c9      	asrs	r1, r1, #31
 800401c:	9109      	str	r1, [sp, #36]	@ 0x24
 800401e:	9808      	ldr	r0, [sp, #32]
 8004020:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004022:	1812      	adds	r2, r2, r0
 8004024:	414b      	adcs	r3, r1
    data64 += data[i + 4] * 0x100000000;
 8004026:	7921      	ldrb	r1, [r4, #4]
 8004028:	910b      	str	r1, [sp, #44]	@ 0x2c
 800402a:	2100      	movs	r1, #0
 800402c:	910a      	str	r1, [sp, #40]	@ 0x28
 800402e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004030:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004032:	1812      	adds	r2, r2, r0
 8004034:	414b      	adcs	r3, r1
    data64 += data[i + 5] * 0x10000000000;
 8004036:	7961      	ldrb	r1, [r4, #5]
 8004038:	0209      	lsls	r1, r1, #8
 800403a:	910d      	str	r1, [sp, #52]	@ 0x34
 800403c:	2100      	movs	r1, #0
 800403e:	910c      	str	r1, [sp, #48]	@ 0x30
 8004040:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8004042:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004044:	1812      	adds	r2, r2, r0
 8004046:	414b      	adcs	r3, r1
    data64 += data[i + 6] * 0x1000000000000;
 8004048:	79a1      	ldrb	r1, [r4, #6]
 800404a:	0409      	lsls	r1, r1, #16
 800404c:	910f      	str	r1, [sp, #60]	@ 0x3c
 800404e:	2100      	movs	r1, #0
 8004050:	910e      	str	r1, [sp, #56]	@ 0x38
 8004052:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8004054:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004056:	1812      	adds	r2, r2, r0
 8004058:	414b      	adcs	r3, r1
    data64 += data[i + 7] * 0x100000000000000;
 800405a:	79e1      	ldrb	r1, [r4, #7]
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, data64) != HAL_OK)
 800405c:	3408      	adds	r4, #8
    data64 += data[i + 7] * 0x100000000000000;
 800405e:	0609      	lsls	r1, r1, #24
 8004060:	9111      	str	r1, [sp, #68]	@ 0x44
 8004062:	2100      	movs	r1, #0
 8004064:	9110      	str	r1, [sp, #64]	@ 0x40
 8004066:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8004068:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800406a:	1812      	adds	r2, r2, r0
 800406c:	414b      	adcs	r3, r1
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, data64) != HAL_OK)
 800406e:	4905      	ldr	r1, [pc, #20]	@ (8004084 <ee_write+0xfc>)
 8004070:	2003      	movs	r0, #3
 8004072:	1871      	adds	r1, r6, r1
 8004074:	f002 faac 	bl	80065d0 <HAL_FLASH_Program>
 8004078:	3608      	adds	r6, #8
 800407a:	2800      	cmp	r0, #0
 800407c:	d100      	bne.n	8004080 <ee_write+0xf8>
 800407e:	e798      	b.n	8003fb2 <ee_write+0x2a>
 8004080:	e7ad      	b.n	8003fde <ee_write+0x56>
 8004082:	46c0      	nop			@ (mov r8, r8)
 8004084:	0800fc00 	.word	0x0800fc00

08004088 <ee_writeToRam>:
//##########################################################################################################
bool ee_writeToRam(uint32_t startVirtualAddress, uint32_t len, uint8_t* data)
{
 8004088:	b570      	push	{r4, r5, r6, lr}
 800408a:	000c      	movs	r4, r1
 800408c:	0011      	movs	r1, r2
#if (_EE_USE_RAM_BYTE > 0)
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 800408e:	2280      	movs	r2, #128	@ 0x80
 8004090:	1905      	adds	r5, r0, r4
{
 8004092:	0003      	movs	r3, r0
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 8004094:	00d2      	lsls	r2, r2, #3
    return false;
 8004096:	2000      	movs	r0, #0
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 8004098:	4295      	cmp	r5, r2
 800409a:	d807      	bhi.n	80040ac <ee_writeToRam+0x24>
    return false;
 800409c:	1e08      	subs	r0, r1, #0
  if (data == NULL)
 800409e:	d005      	beq.n	80040ac <ee_writeToRam+0x24>
    return false;
  memcpy(&ee_ram[startVirtualAddress], data, len);
 80040a0:	4803      	ldr	r0, [pc, #12]	@ (80040b0 <ee_writeToRam+0x28>)
 80040a2:	0022      	movs	r2, r4
 80040a4:	1818      	adds	r0, r3, r0
 80040a6:	f005 fc21 	bl	80098ec <memcpy>
  return true;
 80040aa:	2001      	movs	r0, #1
#else
  return false;
#endif
}
 80040ac:	bd70      	pop	{r4, r5, r6, pc}
 80040ae:	46c0      	nop			@ (mov r8, r8)
 80040b0:	20000224 	.word	0x20000224

080040b4 <ee_commit>:
//##########################################################################################################
bool  ee_commit(void)
{
 80040b4:	b510      	push	{r4, lr}
#if (_EE_USE_RAM_BYTE > 0)
  if (ee_format(true) == false)
 80040b6:	2001      	movs	r0, #1
 80040b8:	f7ff ff22 	bl	8003f00 <ee_format>
 80040bc:	2800      	cmp	r0, #0
 80040be:	d005      	beq.n	80040cc <ee_commit+0x18>
    return false;
  return ee_write(0, _EE_USE_RAM_BYTE, ee_ram);
 80040c0:	2180      	movs	r1, #128	@ 0x80
 80040c2:	2000      	movs	r0, #0
 80040c4:	4a02      	ldr	r2, [pc, #8]	@ (80040d0 <ee_commit+0x1c>)
 80040c6:	00c9      	lsls	r1, r1, #3
 80040c8:	f7ff ff5e 	bl	8003f88 <ee_write>
#else
  return false;
#endif
}
 80040cc:	bd10      	pop	{r4, pc}
 80040ce:	46c0      	nop			@ (mov r8, r8)
 80040d0:	20000224 	.word	0x20000224

080040d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80040d4:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80040d6:	2410      	movs	r4, #16
{
 80040d8:	b096      	sub	sp, #88	@ 0x58
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040da:	222c      	movs	r2, #44	@ 0x2c
 80040dc:	2100      	movs	r1, #0
 80040de:	a80b      	add	r0, sp, #44	@ 0x2c
 80040e0:	f005 fb72 	bl	80097c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80040e4:	0022      	movs	r2, r4
 80040e6:	2100      	movs	r1, #0
 80040e8:	a801      	add	r0, sp, #4
 80040ea:	f005 fb6d 	bl	80097c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80040ee:	2214      	movs	r2, #20
 80040f0:	2100      	movs	r1, #0
 80040f2:	a805      	add	r0, sp, #20
 80040f4:	f005 fb68 	bl	80097c8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80040f8:	2312      	movs	r3, #18
 80040fa:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80040fc:	23a0      	movs	r3, #160	@ 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80040fe:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004100:	2602      	movs	r6, #2
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8004102:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004104:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004106:	950d      	str	r5, [sp, #52]	@ 0x34
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8004108:	950f      	str	r5, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800410a:	940e      	str	r4, [sp, #56]	@ 0x38
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800410c:	9410      	str	r4, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800410e:	9612      	str	r6, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8004110:	9314      	str	r3, [sp, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004112:	f003 fde7 	bl	8007ce4 <HAL_RCC_OscConfig>
 8004116:	2800      	cmp	r0, #0
 8004118:	d001      	beq.n	800411e <SystemClock_Config+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800411a:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800411c:	e7fe      	b.n	800411c <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800411e:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004120:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004122:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004124:	0029      	movs	r1, r5
 8004126:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004128:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800412a:	9602      	str	r6, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800412c:	f003 fffe 	bl	800812c <HAL_RCC_ClockConfig>
 8004130:	2800      	cmp	r0, #0
 8004132:	d001      	beq.n	8004138 <SystemClock_Config+0x64>
 8004134:	b672      	cpsid	i
  while (1)
 8004136:	e7fe      	b.n	8004136 <SystemClock_Config+0x62>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004138:	2320      	movs	r3, #32
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800413a:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800413c:	9305      	str	r3, [sp, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800413e:	9408      	str	r4, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004140:	f004 f878 	bl	8008234 <HAL_RCCEx_PeriphCLKConfig>
 8004144:	2800      	cmp	r0, #0
 8004146:	d001      	beq.n	800414c <SystemClock_Config+0x78>
 8004148:	b672      	cpsid	i
  while (1)
 800414a:	e7fe      	b.n	800414a <SystemClock_Config+0x76>
}
 800414c:	b016      	add	sp, #88	@ 0x58
 800414e:	bd70      	pop	{r4, r5, r6, pc}

08004150 <HAL_GPIO_EXTI_Callback>:
	powerSupply=3;
 8004150:	2203      	movs	r2, #3
 8004152:	4b03      	ldr	r3, [pc, #12]	@ (8004160 <HAL_GPIO_EXTI_Callback+0x10>)
 8004154:	701a      	strb	r2, [r3, #0]
	flag_Exceed_CurrentLimit=1;
 8004156:	4b03      	ldr	r3, [pc, #12]	@ (8004164 <HAL_GPIO_EXTI_Callback+0x14>)
 8004158:	3a02      	subs	r2, #2
 800415a:	701a      	strb	r2, [r3, #0]
}
 800415c:	4770      	bx	lr
 800415e:	46c0      	nop			@ (mov r8, r8)
 8004160:	2000063c 	.word	0x2000063c
 8004164:	20000635 	.word	0x20000635

08004168 <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM14) {//Leemos el encoder cada 5ms
 8004168:	4b0b      	ldr	r3, [pc, #44]	@ (8004198 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800416a:	6802      	ldr	r2, [r0, #0]
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800416c:	b510      	push	{r4, lr}
 800416e:	0004      	movs	r4, r0
	if (htim->Instance == TIM14) {//Leemos el encoder cada 5ms
 8004170:	429a      	cmp	r2, r3
 8004172:	d103      	bne.n	800417c <HAL_TIM_PeriodElapsedCallback+0x14>
		set_Voltage_Encoder = Encoder_Run();
 8004174:	f7ff fad0 	bl	8003718 <Encoder_Run>
 8004178:	4b08      	ldr	r3, [pc, #32]	@ (800419c <HAL_TIM_PeriodElapsedCallback+0x34>)
 800417a:	6018      	str	r0, [r3, #0]
	if (htim->Instance == TIM16) {//Mostramos el icono de bateria en el oled cada 1000ms
 800417c:	6823      	ldr	r3, [r4, #0]
 800417e:	4a08      	ldr	r2, [pc, #32]	@ (80041a0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d104      	bne.n	800418e <HAL_TIM_PeriodElapsedCallback+0x26>
		timerShowIconBattery++;
 8004184:	4a07      	ldr	r2, [pc, #28]	@ (80041a4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
		timerShowAllData++;
 8004186:	8813      	ldrh	r3, [r2, #0]
 8004188:	3301      	adds	r3, #1
 800418a:	8013      	strh	r3, [r2, #0]
}
 800418c:	bd10      	pop	{r4, pc}
	if (htim->Instance == TIM17) {//Mostramos el todos los datos en el oled cada 100ms
 800418e:	4a06      	ldr	r2, [pc, #24]	@ (80041a8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d1fb      	bne.n	800418c <HAL_TIM_PeriodElapsedCallback+0x24>
		timerShowAllData++;
 8004194:	4a05      	ldr	r2, [pc, #20]	@ (80041ac <HAL_TIM_PeriodElapsedCallback+0x44>)
 8004196:	e7f6      	b.n	8004186 <HAL_TIM_PeriodElapsedCallback+0x1e>
 8004198:	40002000 	.word	0x40002000
 800419c:	20000654 	.word	0x20000654
 80041a0:	40014400 	.word	0x40014400
 80041a4:	20000632 	.word	0x20000632
 80041a8:	40014800 	.word	0x40014800
 80041ac:	20000630 	.word	0x20000630

080041b0 <medirVoltage>:
void medirVoltage(void){
 80041b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	voltage = INA226_Vbus_DMA();
 80041b2:	f7ff fb79 	bl	80038a8 <INA226_Vbus_DMA>
 80041b6:	4b1d      	ldr	r3, [pc, #116]	@ (800422c <medirVoltage+0x7c>)
 80041b8:	6018      	str	r0, [r3, #0]
	if(voltage <= 9.99999) {
 80041ba:	f7ff f9c5 	bl	8003548 <__aeabi_f2d>
 80041be:	4b1c      	ldr	r3, [pc, #112]	@ (8004230 <medirVoltage+0x80>)
 80041c0:	4a1c      	ldr	r2, [pc, #112]	@ (8004234 <medirVoltage+0x84>)
 80041c2:	0006      	movs	r6, r0
 80041c4:	000f      	movs	r7, r1
 80041c6:	f7fc f95d 	bl	8000484 <__aeabi_dcmple>
 80041ca:	4b1b      	ldr	r3, [pc, #108]	@ (8004238 <medirVoltage+0x88>)
 80041cc:	4c1b      	ldr	r4, [pc, #108]	@ (800423c <medirVoltage+0x8c>)
 80041ce:	4d1c      	ldr	r5, [pc, #112]	@ (8004240 <medirVoltage+0x90>)
 80041d0:	9001      	str	r0, [sp, #4]
 80041d2:	9300      	str	r3, [sp, #0]
 80041d4:	2800      	cmp	r0, #0
 80041d6:	d025      	beq.n	8004224 <medirVoltage+0x74>
    	sprintf(buff,"%1.1fV ",voltage);
 80041d8:	0032      	movs	r2, r6
 80041da:	003b      	movs	r3, r7
 80041dc:	4919      	ldr	r1, [pc, #100]	@ (8004244 <medirVoltage+0x94>)
 80041de:	0020      	movs	r0, r4
 80041e0:	f005 fa84 	bl	80096ec <siprintf>
    	OLED_Print_Text_DMA(2,0,3,buff);
 80041e4:	0023      	movs	r3, r4
 80041e6:	2203      	movs	r2, #3
 80041e8:	2100      	movs	r1, #0
 80041ea:	2002      	movs	r0, #2
 80041ec:	f7ff fd86 	bl	8003cfc <OLED_Print_Text_DMA>
		sprintf(buff,"%2.1fV",Vbat);
 80041f0:	6828      	ldr	r0, [r5, #0]
 80041f2:	f7ff f9a9 	bl	8003548 <__aeabi_f2d>
 80041f6:	0002      	movs	r2, r0
 80041f8:	000b      	movs	r3, r1
 80041fa:	0020      	movs	r0, r4
 80041fc:	9900      	ldr	r1, [sp, #0]
 80041fe:	f005 fa75 	bl	80096ec <siprintf>
		OLED_Print_Text_DMA(2,98,1,buff);
 8004202:	0023      	movs	r3, r4
 8004204:	2201      	movs	r2, #1
 8004206:	2162      	movs	r1, #98	@ 0x62
 8004208:	2002      	movs	r0, #2
 800420a:	f7ff fd77 	bl	8003cfc <OLED_Print_Text_DMA>
		if(powerSupply==2) OLED_Print_Text_DMA(3,100,2,"ON ");
 800420e:	4b0e      	ldr	r3, [pc, #56]	@ (8004248 <medirVoltage+0x98>)
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	2b02      	cmp	r3, #2
 8004214:	d105      	bne.n	8004222 <medirVoltage+0x72>
 8004216:	2202      	movs	r2, #2
 8004218:	2164      	movs	r1, #100	@ 0x64
 800421a:	2003      	movs	r0, #3
 800421c:	4b0b      	ldr	r3, [pc, #44]	@ (800424c <medirVoltage+0x9c>)
 800421e:	f7ff fd6d 	bl	8003cfc <OLED_Print_Text_DMA>
}
 8004222:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    	sprintf(buff,"%2.1fV",voltage);
 8004224:	0032      	movs	r2, r6
 8004226:	003b      	movs	r3, r7
 8004228:	9900      	ldr	r1, [sp, #0]
 800422a:	e7d8      	b.n	80041de <medirVoltage+0x2e>
 800422c:	20000660 	.word	0x20000660
 8004230:	4023fffe 	.word	0x4023fffe
 8004234:	b074a772 	.word	0xb074a772
 8004238:	0800e8d2 	.word	0x0800e8d2
 800423c:	20000670 	.word	0x20000670
 8004240:	2000065c 	.word	0x2000065c
 8004244:	0800e8ca 	.word	0x0800e8ca
 8004248:	2000063c 	.word	0x2000063c
 800424c:	0800e8d9 	.word	0x0800e8d9

08004250 <medirCorriente>:
void medirCorriente(void){
 8004250:	b510      	push	{r4, lr}
	current = INA226_Current_DMA();
 8004252:	f7ff fb55 	bl	8003900 <INA226_Current_DMA>
 8004256:	4b0d      	ldr	r3, [pc, #52]	@ (800428c <medirCorriente+0x3c>)
	if(current>=0){
 8004258:	2100      	movs	r1, #0
	current = INA226_Current_DMA();
 800425a:	6018      	str	r0, [r3, #0]
 800425c:	1c04      	adds	r4, r0, #0
	if(current>=0){
 800425e:	f7fc f95f 	bl	8000520 <__aeabi_fcmpge>
		OLED_Print_Text_DMA(6,25,2,"   0mA");
 8004262:	4b0b      	ldr	r3, [pc, #44]	@ (8004290 <medirCorriente+0x40>)
	if(current>=0){
 8004264:	2800      	cmp	r0, #0
 8004266:	d00a      	beq.n	800427e <medirCorriente+0x2e>
		sprintf(buff,"%4.0fmA",current);
 8004268:	1c20      	adds	r0, r4, #0
 800426a:	f7ff f96d 	bl	8003548 <__aeabi_f2d>
 800426e:	4c09      	ldr	r4, [pc, #36]	@ (8004294 <medirCorriente+0x44>)
 8004270:	000b      	movs	r3, r1
 8004272:	0002      	movs	r2, r0
 8004274:	4908      	ldr	r1, [pc, #32]	@ (8004298 <medirCorriente+0x48>)
 8004276:	0020      	movs	r0, r4
 8004278:	f005 fa38 	bl	80096ec <siprintf>
		OLED_Print_Text_DMA(6,25,2,buff);
 800427c:	0023      	movs	r3, r4
		OLED_Print_Text_DMA(6,25,2,"   0mA");
 800427e:	2202      	movs	r2, #2
 8004280:	2119      	movs	r1, #25
 8004282:	2006      	movs	r0, #6
 8004284:	f7ff fd3a 	bl	8003cfc <OLED_Print_Text_DMA>
}
 8004288:	bd10      	pop	{r4, pc}
 800428a:	46c0      	nop			@ (mov r8, r8)
 800428c:	20000664 	.word	0x20000664
 8004290:	0800e8dd 	.word	0x0800e8dd
 8004294:	20000670 	.word	0x20000670
 8004298:	0800e8fb 	.word	0x0800e8fb

0800429c <medirPotencia>:
void medirPotencia(void){
 800429c:	b510      	push	{r4, lr}
	power = INA226_Power_DMA();
 800429e:	f7ff fb7d 	bl	800399c <INA226_Power_DMA>
 80042a2:	4b0d      	ldr	r3, [pc, #52]	@ (80042d8 <medirPotencia+0x3c>)
    if(power>=0){
 80042a4:	2100      	movs	r1, #0
	power = INA226_Power_DMA();
 80042a6:	6018      	str	r0, [r3, #0]
 80042a8:	1c04      	adds	r4, r0, #0
    if(power>=0){
 80042aa:	f7fc f939 	bl	8000520 <__aeabi_fcmpge>
	    OLED_Print_Text_DMA(7,96,1,"0.0W ");
 80042ae:	4b0b      	ldr	r3, [pc, #44]	@ (80042dc <medirPotencia+0x40>)
    if(power>=0){
 80042b0:	2800      	cmp	r0, #0
 80042b2:	d00a      	beq.n	80042ca <medirPotencia+0x2e>
	    sprintf(buff,"%2.1fW ",power);
 80042b4:	1c20      	adds	r0, r4, #0
 80042b6:	f7ff f947 	bl	8003548 <__aeabi_f2d>
 80042ba:	4c09      	ldr	r4, [pc, #36]	@ (80042e0 <medirPotencia+0x44>)
 80042bc:	000b      	movs	r3, r1
 80042be:	0002      	movs	r2, r0
 80042c0:	4908      	ldr	r1, [pc, #32]	@ (80042e4 <medirPotencia+0x48>)
 80042c2:	0020      	movs	r0, r4
 80042c4:	f005 fa12 	bl	80096ec <siprintf>
	    OLED_Print_Text_DMA(7,96,1,buff);
 80042c8:	0023      	movs	r3, r4
	    OLED_Print_Text_DMA(7,96,1,"0.0W ");
 80042ca:	2201      	movs	r2, #1
 80042cc:	2160      	movs	r1, #96	@ 0x60
 80042ce:	2007      	movs	r0, #7
 80042d0:	f7ff fd14 	bl	8003cfc <OLED_Print_Text_DMA>
}
 80042d4:	bd10      	pop	{r4, pc}
 80042d6:	46c0      	nop			@ (mov r8, r8)
 80042d8:	20000668 	.word	0x20000668
 80042dc:	0800e8ec 	.word	0x0800e8ec
 80042e0:	20000670 	.word	0x20000670
 80042e4:	0800e8e4 	.word	0x0800e8e4

080042e8 <Control_Estabilizar>:
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)dacDMA, 1, DAC_ALIGN_12B_R);
 80042e8:	2100      	movs	r1, #0
void Control_Estabilizar(void){
 80042ea:	b5f0      	push	{r4, r5, r6, r7, lr}
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)dacDMA, 1, DAC_ALIGN_12B_R);
 80042ec:	4bb2      	ldr	r3, [pc, #712]	@ (80045b8 <Control_Estabilizar+0x2d0>)
void Control_Estabilizar(void){
 80042ee:	b089      	sub	sp, #36	@ 0x24
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)dacDMA, 1, DAC_ALIGN_12B_R);
 80042f0:	9303      	str	r3, [sp, #12]
 80042f2:	9a03      	ldr	r2, [sp, #12]
 80042f4:	2301      	movs	r3, #1
 80042f6:	9100      	str	r1, [sp, #0]
 80042f8:	48b0      	ldr	r0, [pc, #704]	@ (80045bc <Control_Estabilizar+0x2d4>)
 80042fa:	f001 ffc1 	bl	8006280 <HAL_DAC_Start_DMA>
	if(set_Voltage_Encoder > voltage){
 80042fe:	4bb0      	ldr	r3, [pc, #704]	@ (80045c0 <Control_Estabilizar+0x2d8>)
 8004300:	681d      	ldr	r5, [r3, #0]
 8004302:	4bb0      	ldr	r3, [pc, #704]	@ (80045c4 <Control_Estabilizar+0x2dc>)
 8004304:	1c28      	adds	r0, r5, #0
 8004306:	681c      	ldr	r4, [r3, #0]
 8004308:	1c21      	adds	r1, r4, #0
 800430a:	f7fc f8ff 	bl	800050c <__aeabi_fcmpgt>
		difference = set_Voltage_Encoder - voltage;
 800430e:	1c21      	adds	r1, r4, #0
	if(set_Voltage_Encoder > voltage){
 8004310:	2800      	cmp	r0, #0
 8004312:	d100      	bne.n	8004316 <Control_Estabilizar+0x2e>
 8004314:	e0e7      	b.n	80044e6 <Control_Estabilizar+0x1fe>
		difference = set_Voltage_Encoder - voltage;
 8004316:	1c28      	adds	r0, r5, #0
 8004318:	f7fc fe5c 	bl	8000fd4 <__aeabi_fsub>
 800431c:	4baa      	ldr	r3, [pc, #680]	@ (80045c8 <Control_Estabilizar+0x2e0>)
 800431e:	1c04      	adds	r4, r0, #0
 8004320:	6018      	str	r0, [r3, #0]
			if(difference>=0.001 && difference<=rango){
 8004322:	f7ff f911 	bl	8003548 <__aeabi_f2d>
 8004326:	9004      	str	r0, [sp, #16]
 8004328:	9105      	str	r1, [sp, #20]
		if(set_Voltage_Encoder >= 0.5){
 800432a:	21fc      	movs	r1, #252	@ 0xfc
 800432c:	1c28      	adds	r0, r5, #0
 800432e:	0589      	lsls	r1, r1, #22
 8004330:	f7fc f8f6 	bl	8000520 <__aeabi_fcmpge>
				ENCO=ENCO-step;
 8004334:	4ea5      	ldr	r6, [pc, #660]	@ (80045cc <Control_Estabilizar+0x2e4>)
 8004336:	4ba6      	ldr	r3, [pc, #664]	@ (80045d0 <Control_Estabilizar+0x2e8>)
 8004338:	6837      	ldr	r7, [r6, #0]
 800433a:	9306      	str	r3, [sp, #24]
		if(set_Voltage_Encoder >= 0.5){
 800433c:	2800      	cmp	r0, #0
 800433e:	d100      	bne.n	8004342 <Control_Estabilizar+0x5a>
 8004340:	e0b4      	b.n	80044ac <Control_Estabilizar+0x1c4>
			if(difference>=0.001 && difference<=rango){
 8004342:	9804      	ldr	r0, [sp, #16]
 8004344:	9905      	ldr	r1, [sp, #20]
 8004346:	4ba3      	ldr	r3, [pc, #652]	@ (80045d4 <Control_Estabilizar+0x2ec>)
 8004348:	4aa3      	ldr	r2, [pc, #652]	@ (80045d8 <Control_Estabilizar+0x2f0>)
 800434a:	681d      	ldr	r5, [r3, #0]
 800434c:	4ba3      	ldr	r3, [pc, #652]	@ (80045dc <Control_Estabilizar+0x2f4>)
 800434e:	f7fc f8ad 	bl	80004ac <__aeabi_dcmpge>
 8004352:	2800      	cmp	r0, #0
 8004354:	d008      	beq.n	8004368 <Control_Estabilizar+0x80>
 8004356:	1c29      	adds	r1, r5, #0
 8004358:	1c20      	adds	r0, r4, #0
 800435a:	f7fc f8cd 	bl	80004f8 <__aeabi_fcmple>
 800435e:	2800      	cmp	r0, #0
 8004360:	d002      	beq.n	8004368 <Control_Estabilizar+0x80>
				ENCO=ENCO-step;
 8004362:	4b9f      	ldr	r3, [pc, #636]	@ (80045e0 <Control_Estabilizar+0x2f8>)
 8004364:	6819      	ldr	r1, [r3, #0]
 8004366:	e03f      	b.n	80043e8 <Control_Estabilizar+0x100>
			}else if(difference>rango && difference<=rango*2){
 8004368:	1c29      	adds	r1, r5, #0
 800436a:	1c28      	adds	r0, r5, #0
 800436c:	f7fc f918 	bl	80005a0 <__aeabi_fadd>
 8004370:	1c29      	adds	r1, r5, #0
 8004372:	9004      	str	r0, [sp, #16]
 8004374:	1c20      	adds	r0, r4, #0
 8004376:	f7fc f8c9 	bl	800050c <__aeabi_fcmpgt>
 800437a:	2800      	cmp	r0, #0
 800437c:	d039      	beq.n	80043f2 <Control_Estabilizar+0x10a>
 800437e:	9904      	ldr	r1, [sp, #16]
 8004380:	1c20      	adds	r0, r4, #0
 8004382:	f7fc f8b9 	bl	80004f8 <__aeabi_fcmple>
 8004386:	2800      	cmp	r0, #0
 8004388:	d1eb      	bne.n	8004362 <Control_Estabilizar+0x7a>
			}else if(difference>rango*2 && difference<=rango*3){
 800438a:	4996      	ldr	r1, [pc, #600]	@ (80045e4 <Control_Estabilizar+0x2fc>)
 800438c:	1c28      	adds	r0, r5, #0
 800438e:	f7fc fcc7 	bl	8000d20 <__aeabi_fmul>
 8004392:	1c01      	adds	r1, r0, #0
 8004394:	1c20      	adds	r0, r4, #0
 8004396:	f7fc f8af 	bl	80004f8 <__aeabi_fcmple>
 800439a:	2800      	cmp	r0, #0
 800439c:	d1e1      	bne.n	8004362 <Control_Estabilizar+0x7a>
			}else if(difference>rango*3 && difference<=rango*4){
 800439e:	2181      	movs	r1, #129	@ 0x81
 80043a0:	1c28      	adds	r0, r5, #0
 80043a2:	05c9      	lsls	r1, r1, #23
 80043a4:	f7fc fcbc 	bl	8000d20 <__aeabi_fmul>
 80043a8:	1c01      	adds	r1, r0, #0
 80043aa:	1c20      	adds	r0, r4, #0
 80043ac:	f7fc f8a4 	bl	80004f8 <__aeabi_fcmple>
 80043b0:	2800      	cmp	r0, #0
 80043b2:	d1d6      	bne.n	8004362 <Control_Estabilizar+0x7a>
			}else if(difference>rango*4 && difference<=rango*5){
 80043b4:	498c      	ldr	r1, [pc, #560]	@ (80045e8 <Control_Estabilizar+0x300>)
 80043b6:	1c28      	adds	r0, r5, #0
 80043b8:	f7fc fcb2 	bl	8000d20 <__aeabi_fmul>
 80043bc:	1c01      	adds	r1, r0, #0
 80043be:	1c20      	adds	r0, r4, #0
 80043c0:	f7fc f89a 	bl	80004f8 <__aeabi_fcmple>
 80043c4:	2800      	cmp	r0, #0
 80043c6:	d1cc      	bne.n	8004362 <Control_Estabilizar+0x7a>
			}else if(difference>rango*5 && difference<=rango*6){
 80043c8:	4988      	ldr	r1, [pc, #544]	@ (80045ec <Control_Estabilizar+0x304>)
 80043ca:	1c28      	adds	r0, r5, #0
 80043cc:	f7fc fca8 	bl	8000d20 <__aeabi_fmul>
 80043d0:	1c01      	adds	r1, r0, #0
 80043d2:	1c20      	adds	r0, r4, #0
 80043d4:	f7fc f890 	bl	80004f8 <__aeabi_fcmple>
 80043d8:	2800      	cmp	r0, #0
 80043da:	d042      	beq.n	8004462 <Control_Estabilizar+0x17a>
				ENCO=ENCO-step*2;
 80043dc:	4b80      	ldr	r3, [pc, #512]	@ (80045e0 <Control_Estabilizar+0x2f8>)
 80043de:	6818      	ldr	r0, [r3, #0]
 80043e0:	1c01      	adds	r1, r0, #0
 80043e2:	f7fc f8dd 	bl	80005a0 <__aeabi_fadd>
				ENCO=ENCO-step*4;
 80043e6:	1c01      	adds	r1, r0, #0
				ENCO=ENCO-step;
 80043e8:	1c38      	adds	r0, r7, #0
 80043ea:	f7fc fdf3 	bl	8000fd4 <__aeabi_fsub>
 80043ee:	6030      	str	r0, [r6, #0]
 80043f0:	e06c      	b.n	80044cc <Control_Estabilizar+0x1e4>
			}else if(difference>rango*3 && difference<=rango*4){
 80043f2:	497c      	ldr	r1, [pc, #496]	@ (80045e4 <Control_Estabilizar+0x2fc>)
 80043f4:	1c28      	adds	r0, r5, #0
 80043f6:	f7fc fc93 	bl	8000d20 <__aeabi_fmul>
			}else if(difference>rango*2 && difference<=rango*3){
 80043fa:	9904      	ldr	r1, [sp, #16]
			}else if(difference>rango*3 && difference<=rango*4){
 80043fc:	9007      	str	r0, [sp, #28]
			}else if(difference>rango*2 && difference<=rango*3){
 80043fe:	1c20      	adds	r0, r4, #0
 8004400:	f7fc f884 	bl	800050c <__aeabi_fcmpgt>
 8004404:	2800      	cmp	r0, #0
 8004406:	d1c0      	bne.n	800438a <Control_Estabilizar+0xa2>
			}else if(difference>rango*4 && difference<=rango*5){
 8004408:	2181      	movs	r1, #129	@ 0x81
 800440a:	1c28      	adds	r0, r5, #0
 800440c:	05c9      	lsls	r1, r1, #23
 800440e:	f7fc fc87 	bl	8000d20 <__aeabi_fmul>
			}else if(difference>rango*3 && difference<=rango*4){
 8004412:	9907      	ldr	r1, [sp, #28]
			}else if(difference>rango*4 && difference<=rango*5){
 8004414:	9004      	str	r0, [sp, #16]
			}else if(difference>rango*3 && difference<=rango*4){
 8004416:	1c20      	adds	r0, r4, #0
 8004418:	f7fc f878 	bl	800050c <__aeabi_fcmpgt>
 800441c:	2800      	cmp	r0, #0
 800441e:	d1be      	bne.n	800439e <Control_Estabilizar+0xb6>
			}else if(difference>rango*5 && difference<=rango*6){
 8004420:	4971      	ldr	r1, [pc, #452]	@ (80045e8 <Control_Estabilizar+0x300>)
 8004422:	1c28      	adds	r0, r5, #0
 8004424:	f7fc fc7c 	bl	8000d20 <__aeabi_fmul>
			}else if(difference>rango*4 && difference<=rango*5){
 8004428:	9904      	ldr	r1, [sp, #16]
			}else if(difference>rango*5 && difference<=rango*6){
 800442a:	9007      	str	r0, [sp, #28]
			}else if(difference>rango*4 && difference<=rango*5){
 800442c:	1c20      	adds	r0, r4, #0
 800442e:	f7fc f86d 	bl	800050c <__aeabi_fcmpgt>
 8004432:	2800      	cmp	r0, #0
 8004434:	d1be      	bne.n	80043b4 <Control_Estabilizar+0xcc>
			}else if(difference>rango*6 && difference<=rango*7){
 8004436:	496d      	ldr	r1, [pc, #436]	@ (80045ec <Control_Estabilizar+0x304>)
 8004438:	1c28      	adds	r0, r5, #0
 800443a:	f7fc fc71 	bl	8000d20 <__aeabi_fmul>
			}else if(difference>rango*5 && difference<=rango*6){
 800443e:	9907      	ldr	r1, [sp, #28]
			}else if(difference>rango*6 && difference<=rango*7){
 8004440:	9004      	str	r0, [sp, #16]
			}else if(difference>rango*5 && difference<=rango*6){
 8004442:	1c20      	adds	r0, r4, #0
 8004444:	f7fc f862 	bl	800050c <__aeabi_fcmpgt>
 8004448:	2800      	cmp	r0, #0
 800444a:	d1bd      	bne.n	80043c8 <Control_Estabilizar+0xe0>
			}else if(difference>rango*7 && difference<=rango*8){
 800444c:	4968      	ldr	r1, [pc, #416]	@ (80045f0 <Control_Estabilizar+0x308>)
 800444e:	1c28      	adds	r0, r5, #0
 8004450:	f7fc fc66 	bl	8000d20 <__aeabi_fmul>
			}else if(difference>rango*6 && difference<=rango*7){
 8004454:	9904      	ldr	r1, [sp, #16]
			}else if(difference>rango*7 && difference<=rango*8){
 8004456:	9007      	str	r0, [sp, #28]
			}else if(difference>rango*6 && difference<=rango*7){
 8004458:	1c20      	adds	r0, r4, #0
 800445a:	f7fc f857 	bl	800050c <__aeabi_fcmpgt>
 800445e:	2800      	cmp	r0, #0
 8004460:	d00f      	beq.n	8004482 <Control_Estabilizar+0x19a>
 8004462:	4963      	ldr	r1, [pc, #396]	@ (80045f0 <Control_Estabilizar+0x308>)
 8004464:	1c28      	adds	r0, r5, #0
 8004466:	f7fc fc5b 	bl	8000d20 <__aeabi_fmul>
 800446a:	1c01      	adds	r1, r0, #0
 800446c:	1c20      	adds	r0, r4, #0
 800446e:	f7fc f843 	bl	80004f8 <__aeabi_fcmple>
 8004472:	2800      	cmp	r0, #0
 8004474:	d00b      	beq.n	800448e <Control_Estabilizar+0x1a6>
				ENCO=ENCO-step*3;
 8004476:	4b5a      	ldr	r3, [pc, #360]	@ (80045e0 <Control_Estabilizar+0x2f8>)
 8004478:	495a      	ldr	r1, [pc, #360]	@ (80045e4 <Control_Estabilizar+0x2fc>)
				ENCO=ENCO-step*4;
 800447a:	6818      	ldr	r0, [r3, #0]
 800447c:	f7fc fc50 	bl	8000d20 <__aeabi_fmul>
 8004480:	e7b1      	b.n	80043e6 <Control_Estabilizar+0xfe>
			}else if(difference>rango*7 && difference<=rango*8){
 8004482:	9907      	ldr	r1, [sp, #28]
 8004484:	1c20      	adds	r0, r4, #0
 8004486:	f7fc f841 	bl	800050c <__aeabi_fcmpgt>
 800448a:	2800      	cmp	r0, #0
 800448c:	d01e      	beq.n	80044cc <Control_Estabilizar+0x1e4>
 800448e:	2182      	movs	r1, #130	@ 0x82
 8004490:	1c28      	adds	r0, r5, #0
 8004492:	05c9      	lsls	r1, r1, #23
 8004494:	f7fc fc44 	bl	8000d20 <__aeabi_fmul>
 8004498:	1c01      	adds	r1, r0, #0
 800449a:	1c20      	adds	r0, r4, #0
 800449c:	f7fc f82c 	bl	80004f8 <__aeabi_fcmple>
 80044a0:	2800      	cmp	r0, #0
 80044a2:	d013      	beq.n	80044cc <Control_Estabilizar+0x1e4>
				ENCO=ENCO-step*4;
 80044a4:	2181      	movs	r1, #129	@ 0x81
 80044a6:	4b4e      	ldr	r3, [pc, #312]	@ (80045e0 <Control_Estabilizar+0x2f8>)
 80044a8:	05c9      	lsls	r1, r1, #23
 80044aa:	e7e6      	b.n	800447a <Control_Estabilizar+0x192>
			if(difference>=0.001 && difference<=rango){
 80044ac:	4a4a      	ldr	r2, [pc, #296]	@ (80045d8 <Control_Estabilizar+0x2f0>)
 80044ae:	4b4b      	ldr	r3, [pc, #300]	@ (80045dc <Control_Estabilizar+0x2f4>)
 80044b0:	9804      	ldr	r0, [sp, #16]
 80044b2:	9905      	ldr	r1, [sp, #20]
 80044b4:	f7fb fffa 	bl	80004ac <__aeabi_dcmpge>
 80044b8:	2800      	cmp	r0, #0
 80044ba:	d007      	beq.n	80044cc <Control_Estabilizar+0x1e4>
 80044bc:	4b45      	ldr	r3, [pc, #276]	@ (80045d4 <Control_Estabilizar+0x2ec>)
 80044be:	1c20      	adds	r0, r4, #0
 80044c0:	6819      	ldr	r1, [r3, #0]
 80044c2:	f7fc f819 	bl	80004f8 <__aeabi_fcmple>
 80044c6:	2800      	cmp	r0, #0
 80044c8:	d000      	beq.n	80044cc <Control_Estabilizar+0x1e4>
 80044ca:	e74a      	b.n	8004362 <Control_Estabilizar+0x7a>
			PWM = dac_12bits+ENCO;
 80044cc:	6831      	ldr	r1, [r6, #0]
 80044ce:	9b06      	ldr	r3, [sp, #24]
		PWM = dac_12bits+ENCO;
 80044d0:	6818      	ldr	r0, [r3, #0]
 80044d2:	f7fc f865 	bl	80005a0 <__aeabi_fadd>
 80044d6:	4b47      	ldr	r3, [pc, #284]	@ (80045f4 <Control_Estabilizar+0x30c>)
 80044d8:	6018      	str	r0, [r3, #0]
		dacDMA[0]=PWM;
 80044da:	f7fc f82b 	bl	8000534 <__aeabi_f2uiz>
 80044de:	9b03      	ldr	r3, [sp, #12]
 80044e0:	6018      	str	r0, [r3, #0]
}
 80044e2:	b009      	add	sp, #36	@ 0x24
 80044e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(set_Voltage_Encoder < voltage){
 80044e6:	1c28      	adds	r0, r5, #0
 80044e8:	f7fb fffc 	bl	80004e4 <__aeabi_fcmplt>
 80044ec:	2800      	cmp	r0, #0
 80044ee:	d0f8      	beq.n	80044e2 <Control_Estabilizar+0x1fa>
		difference = voltage - set_Voltage_Encoder;
 80044f0:	1c29      	adds	r1, r5, #0
 80044f2:	1c20      	adds	r0, r4, #0
 80044f4:	f7fc fd6e 	bl	8000fd4 <__aeabi_fsub>
 80044f8:	4b33      	ldr	r3, [pc, #204]	@ (80045c8 <Control_Estabilizar+0x2e0>)
			ENCO=ENCO+step;
 80044fa:	4e34      	ldr	r6, [pc, #208]	@ (80045cc <Control_Estabilizar+0x2e4>)
		difference = voltage - set_Voltage_Encoder;
 80044fc:	6018      	str	r0, [r3, #0]
		if(difference>=0.001 && difference<=rango){
 80044fe:	4b35      	ldr	r3, [pc, #212]	@ (80045d4 <Control_Estabilizar+0x2ec>)
		difference = voltage - set_Voltage_Encoder;
 8004500:	1c04      	adds	r4, r0, #0
		if(difference>=0.001 && difference<=rango){
 8004502:	681d      	ldr	r5, [r3, #0]
 8004504:	f7ff f820 	bl	8003548 <__aeabi_f2d>
 8004508:	4a33      	ldr	r2, [pc, #204]	@ (80045d8 <Control_Estabilizar+0x2f0>)
 800450a:	4b34      	ldr	r3, [pc, #208]	@ (80045dc <Control_Estabilizar+0x2f4>)
			ENCO=ENCO+step;
 800450c:	6837      	ldr	r7, [r6, #0]
		if(difference>=0.001 && difference<=rango){
 800450e:	f7fb ffcd 	bl	80004ac <__aeabi_dcmpge>
 8004512:	2800      	cmp	r0, #0
 8004514:	d00e      	beq.n	8004534 <Control_Estabilizar+0x24c>
 8004516:	1c29      	adds	r1, r5, #0
 8004518:	1c20      	adds	r0, r4, #0
 800451a:	f7fb ffed 	bl	80004f8 <__aeabi_fcmple>
 800451e:	2800      	cmp	r0, #0
 8004520:	d008      	beq.n	8004534 <Control_Estabilizar+0x24c>
			ENCO=ENCO+step;
 8004522:	4b2f      	ldr	r3, [pc, #188]	@ (80045e0 <Control_Estabilizar+0x2f8>)
 8004524:	1c39      	adds	r1, r7, #0
 8004526:	6818      	ldr	r0, [r3, #0]
			ENCO=ENCO+step*4;
 8004528:	f7fc f83a 	bl	80005a0 <__aeabi_fadd>
 800452c:	6030      	str	r0, [r6, #0]
		PWM = dac_12bits+ENCO;
 800452e:	4b28      	ldr	r3, [pc, #160]	@ (80045d0 <Control_Estabilizar+0x2e8>)
 8004530:	6831      	ldr	r1, [r6, #0]
 8004532:	e7cd      	b.n	80044d0 <Control_Estabilizar+0x1e8>
		}else if(difference>rango && difference<=rango*2){
 8004534:	1c29      	adds	r1, r5, #0
 8004536:	1c28      	adds	r0, r5, #0
 8004538:	f7fc f832 	bl	80005a0 <__aeabi_fadd>
 800453c:	1c29      	adds	r1, r5, #0
 800453e:	9004      	str	r0, [sp, #16]
 8004540:	1c20      	adds	r0, r4, #0
 8004542:	f7fb ffe3 	bl	800050c <__aeabi_fcmpgt>
 8004546:	2800      	cmp	r0, #0
 8004548:	d056      	beq.n	80045f8 <Control_Estabilizar+0x310>
 800454a:	9904      	ldr	r1, [sp, #16]
 800454c:	1c20      	adds	r0, r4, #0
 800454e:	f7fb ffd3 	bl	80004f8 <__aeabi_fcmple>
 8004552:	2800      	cmp	r0, #0
 8004554:	d1e5      	bne.n	8004522 <Control_Estabilizar+0x23a>
		}else if(difference>rango*2 && difference<=rango*3){
 8004556:	4923      	ldr	r1, [pc, #140]	@ (80045e4 <Control_Estabilizar+0x2fc>)
 8004558:	1c28      	adds	r0, r5, #0
 800455a:	f7fc fbe1 	bl	8000d20 <__aeabi_fmul>
 800455e:	1c01      	adds	r1, r0, #0
 8004560:	1c20      	adds	r0, r4, #0
 8004562:	f7fb ffc9 	bl	80004f8 <__aeabi_fcmple>
 8004566:	2800      	cmp	r0, #0
 8004568:	d1db      	bne.n	8004522 <Control_Estabilizar+0x23a>
		}else if(difference>rango*3 && difference<=rango*4){
 800456a:	2181      	movs	r1, #129	@ 0x81
 800456c:	1c28      	adds	r0, r5, #0
 800456e:	05c9      	lsls	r1, r1, #23
 8004570:	f7fc fbd6 	bl	8000d20 <__aeabi_fmul>
 8004574:	1c01      	adds	r1, r0, #0
 8004576:	1c20      	adds	r0, r4, #0
 8004578:	f7fb ffbe 	bl	80004f8 <__aeabi_fcmple>
 800457c:	2800      	cmp	r0, #0
 800457e:	d1d0      	bne.n	8004522 <Control_Estabilizar+0x23a>
		}else if(difference>rango*4 && difference<=rango*5){
 8004580:	4919      	ldr	r1, [pc, #100]	@ (80045e8 <Control_Estabilizar+0x300>)
 8004582:	1c28      	adds	r0, r5, #0
 8004584:	f7fc fbcc 	bl	8000d20 <__aeabi_fmul>
 8004588:	1c01      	adds	r1, r0, #0
 800458a:	1c20      	adds	r0, r4, #0
 800458c:	f7fb ffb4 	bl	80004f8 <__aeabi_fcmple>
 8004590:	2800      	cmp	r0, #0
 8004592:	d1c6      	bne.n	8004522 <Control_Estabilizar+0x23a>
		}else if(difference>rango*5 && difference<=rango*6){
 8004594:	4915      	ldr	r1, [pc, #84]	@ (80045ec <Control_Estabilizar+0x304>)
 8004596:	1c28      	adds	r0, r5, #0
 8004598:	f7fc fbc2 	bl	8000d20 <__aeabi_fmul>
 800459c:	1c01      	adds	r1, r0, #0
 800459e:	1c20      	adds	r0, r4, #0
 80045a0:	f7fb ffaa 	bl	80004f8 <__aeabi_fcmple>
 80045a4:	2800      	cmp	r0, #0
 80045a6:	d05f      	beq.n	8004668 <Control_Estabilizar+0x380>
			ENCO=ENCO+step*2;
 80045a8:	4b0d      	ldr	r3, [pc, #52]	@ (80045e0 <Control_Estabilizar+0x2f8>)
 80045aa:	6818      	ldr	r0, [r3, #0]
 80045ac:	1c01      	adds	r1, r0, #0
 80045ae:	f7fb fff7 	bl	80005a0 <__aeabi_fadd>
			ENCO=ENCO+step*4;
 80045b2:	1c39      	adds	r1, r7, #0
 80045b4:	e7b8      	b.n	8004528 <Control_Estabilizar+0x240>
 80045b6:	46c0      	nop			@ (mov r8, r8)
 80045b8:	2000062c 	.word	0x2000062c
 80045bc:	200008c4 	.word	0x200008c4
 80045c0:	20000654 	.word	0x20000654
 80045c4:	20000660 	.word	0x20000660
 80045c8:	20000650 	.word	0x20000650
 80045cc:	20000640 	.word	0x20000640
 80045d0:	2000066c 	.word	0x2000066c
 80045d4:	20000018 	.word	0x20000018
 80045d8:	d2f1a9fc 	.word	0xd2f1a9fc
 80045dc:	3f50624d 	.word	0x3f50624d
 80045e0:	20000014 	.word	0x20000014
 80045e4:	40400000 	.word	0x40400000
 80045e8:	40a00000 	.word	0x40a00000
 80045ec:	40c00000 	.word	0x40c00000
 80045f0:	40e00000 	.word	0x40e00000
 80045f4:	20000644 	.word	0x20000644
		}else if(difference>rango*3 && difference<=rango*4){
 80045f8:	492f      	ldr	r1, [pc, #188]	@ (80046b8 <Control_Estabilizar+0x3d0>)
 80045fa:	1c28      	adds	r0, r5, #0
 80045fc:	f7fc fb90 	bl	8000d20 <__aeabi_fmul>
		}else if(difference>rango*2 && difference<=rango*3){
 8004600:	9904      	ldr	r1, [sp, #16]
		}else if(difference>rango*3 && difference<=rango*4){
 8004602:	9006      	str	r0, [sp, #24]
		}else if(difference>rango*2 && difference<=rango*3){
 8004604:	1c20      	adds	r0, r4, #0
 8004606:	f7fb ff81 	bl	800050c <__aeabi_fcmpgt>
 800460a:	2800      	cmp	r0, #0
 800460c:	d1a3      	bne.n	8004556 <Control_Estabilizar+0x26e>
		}else if(difference>rango*4 && difference<=rango*5){
 800460e:	2181      	movs	r1, #129	@ 0x81
 8004610:	1c28      	adds	r0, r5, #0
 8004612:	05c9      	lsls	r1, r1, #23
 8004614:	f7fc fb84 	bl	8000d20 <__aeabi_fmul>
		}else if(difference>rango*3 && difference<=rango*4){
 8004618:	9906      	ldr	r1, [sp, #24]
		}else if(difference>rango*4 && difference<=rango*5){
 800461a:	9004      	str	r0, [sp, #16]
		}else if(difference>rango*3 && difference<=rango*4){
 800461c:	1c20      	adds	r0, r4, #0
 800461e:	f7fb ff75 	bl	800050c <__aeabi_fcmpgt>
 8004622:	2800      	cmp	r0, #0
 8004624:	d1a1      	bne.n	800456a <Control_Estabilizar+0x282>
		}else if(difference>rango*5 && difference<=rango*6){
 8004626:	4925      	ldr	r1, [pc, #148]	@ (80046bc <Control_Estabilizar+0x3d4>)
 8004628:	1c28      	adds	r0, r5, #0
 800462a:	f7fc fb79 	bl	8000d20 <__aeabi_fmul>
		}else if(difference>rango*4 && difference<=rango*5){
 800462e:	9904      	ldr	r1, [sp, #16]
		}else if(difference>rango*5 && difference<=rango*6){
 8004630:	9006      	str	r0, [sp, #24]
		}else if(difference>rango*4 && difference<=rango*5){
 8004632:	1c20      	adds	r0, r4, #0
 8004634:	f7fb ff6a 	bl	800050c <__aeabi_fcmpgt>
 8004638:	2800      	cmp	r0, #0
 800463a:	d1a1      	bne.n	8004580 <Control_Estabilizar+0x298>
		}else if(difference>rango*6 && difference<=rango*7){
 800463c:	4920      	ldr	r1, [pc, #128]	@ (80046c0 <Control_Estabilizar+0x3d8>)
 800463e:	1c28      	adds	r0, r5, #0
 8004640:	f7fc fb6e 	bl	8000d20 <__aeabi_fmul>
		}else if(difference>rango*5 && difference<=rango*6){
 8004644:	9906      	ldr	r1, [sp, #24]
		}else if(difference>rango*6 && difference<=rango*7){
 8004646:	9004      	str	r0, [sp, #16]
		}else if(difference>rango*5 && difference<=rango*6){
 8004648:	1c20      	adds	r0, r4, #0
 800464a:	f7fb ff5f 	bl	800050c <__aeabi_fcmpgt>
 800464e:	2800      	cmp	r0, #0
 8004650:	d1a0      	bne.n	8004594 <Control_Estabilizar+0x2ac>
		}else if(difference>rango*7 && difference<=rango*8){
 8004652:	491c      	ldr	r1, [pc, #112]	@ (80046c4 <Control_Estabilizar+0x3dc>)
 8004654:	1c28      	adds	r0, r5, #0
 8004656:	f7fc fb63 	bl	8000d20 <__aeabi_fmul>
		}else if(difference>rango*6 && difference<=rango*7){
 800465a:	9904      	ldr	r1, [sp, #16]
		}else if(difference>rango*7 && difference<=rango*8){
 800465c:	9006      	str	r0, [sp, #24]
		}else if(difference>rango*6 && difference<=rango*7){
 800465e:	1c20      	adds	r0, r4, #0
 8004660:	f7fb ff54 	bl	800050c <__aeabi_fcmpgt>
 8004664:	2800      	cmp	r0, #0
 8004666:	d00f      	beq.n	8004688 <Control_Estabilizar+0x3a0>
 8004668:	4916      	ldr	r1, [pc, #88]	@ (80046c4 <Control_Estabilizar+0x3dc>)
 800466a:	1c28      	adds	r0, r5, #0
 800466c:	f7fc fb58 	bl	8000d20 <__aeabi_fmul>
 8004670:	1c01      	adds	r1, r0, #0
 8004672:	1c20      	adds	r0, r4, #0
 8004674:	f7fb ff40 	bl	80004f8 <__aeabi_fcmple>
 8004678:	2800      	cmp	r0, #0
 800467a:	d00c      	beq.n	8004696 <Control_Estabilizar+0x3ae>
			ENCO=ENCO+step*3;
 800467c:	4b12      	ldr	r3, [pc, #72]	@ (80046c8 <Control_Estabilizar+0x3e0>)
 800467e:	490e      	ldr	r1, [pc, #56]	@ (80046b8 <Control_Estabilizar+0x3d0>)
			ENCO=ENCO+step*4;
 8004680:	6818      	ldr	r0, [r3, #0]
 8004682:	f7fc fb4d 	bl	8000d20 <__aeabi_fmul>
 8004686:	e794      	b.n	80045b2 <Control_Estabilizar+0x2ca>
		}else if(difference>rango*7 && difference<=rango*8){
 8004688:	9906      	ldr	r1, [sp, #24]
 800468a:	1c20      	adds	r0, r4, #0
 800468c:	f7fb ff3e 	bl	800050c <__aeabi_fcmpgt>
 8004690:	2800      	cmp	r0, #0
 8004692:	d100      	bne.n	8004696 <Control_Estabilizar+0x3ae>
 8004694:	e74b      	b.n	800452e <Control_Estabilizar+0x246>
 8004696:	2182      	movs	r1, #130	@ 0x82
 8004698:	1c28      	adds	r0, r5, #0
 800469a:	05c9      	lsls	r1, r1, #23
 800469c:	f7fc fb40 	bl	8000d20 <__aeabi_fmul>
 80046a0:	1c01      	adds	r1, r0, #0
 80046a2:	1c20      	adds	r0, r4, #0
 80046a4:	f7fb ff28 	bl	80004f8 <__aeabi_fcmple>
 80046a8:	2800      	cmp	r0, #0
 80046aa:	d100      	bne.n	80046ae <Control_Estabilizar+0x3c6>
 80046ac:	e73f      	b.n	800452e <Control_Estabilizar+0x246>
			ENCO=ENCO+step*4;
 80046ae:	2181      	movs	r1, #129	@ 0x81
 80046b0:	4b05      	ldr	r3, [pc, #20]	@ (80046c8 <Control_Estabilizar+0x3e0>)
 80046b2:	05c9      	lsls	r1, r1, #23
 80046b4:	e7e4      	b.n	8004680 <Control_Estabilizar+0x398>
 80046b6:	46c0      	nop			@ (mov r8, r8)
 80046b8:	40400000 	.word	0x40400000
 80046bc:	40a00000 	.word	0x40a00000
 80046c0:	40c00000 	.word	0x40c00000
 80046c4:	40e00000 	.word	0x40e00000
 80046c8:	20000014 	.word	0x20000014

080046cc <PWM_set_Freq_DutyCycle>:
void PWM_set_Freq_DutyCycle(uint16_t freq, uint8_t duty, uint32_t tiempo){
 80046cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046ce:	000d      	movs	r5, r1
	freq = freqOsc/(freq*prescaler);
 80046d0:	2118      	movs	r1, #24
 80046d2:	4341      	muls	r1, r0
 80046d4:	4811      	ldr	r0, [pc, #68]	@ (800471c <PWM_set_Freq_DutyCycle+0x50>)
void PWM_set_Freq_DutyCycle(uint16_t freq, uint8_t duty, uint32_t tiempo){
 80046d6:	9201      	str	r2, [sp, #4]
	freq = freqOsc/(freq*prescaler);
 80046d8:	f7fb fd32 	bl	8000140 <__udivsi3>
 80046dc:	0006      	movs	r6, r0
    HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 80046de:	4c10      	ldr	r4, [pc, #64]	@ (8004720 <PWM_set_Freq_DutyCycle+0x54>)
 80046e0:	2100      	movs	r1, #0
 80046e2:	0020      	movs	r0, r4
 80046e4:	f004 fa26 	bl	8008b34 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_AUTORELOAD(&htim15,freq);//Si quiero cambiar la frecuencia modifico: __HAL_TIM_SET_AUTORELOAD(&htim15, frecuencia que quiero)
 80046e8:	6827      	ldr	r7, [r4, #0]
 80046ea:	b2b3      	uxth	r3, r6
 80046ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	valor_CCR = (__HAL_TIM_GET_AUTORELOAD(&htim15)+1)*duty/100;//__HAL_TIM_GET_AUTORELOAD(&htim15): esto es el valor de 10-1 osea 9, por eso le sumo 1 para volver a tener 10, y por 0.5 ya que quiero 50% del duty cycle
 80046ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
	__HAL_TIM_SET_AUTORELOAD(&htim15,freq);//Si quiero cambiar la frecuencia modifico: __HAL_TIM_SET_AUTORELOAD(&htim15, frecuencia que quiero)
 80046f0:	60e3      	str	r3, [r4, #12]
	valor_CCR = (__HAL_TIM_GET_AUTORELOAD(&htim15)+1)*duty/100;//__HAL_TIM_GET_AUTORELOAD(&htim15): esto es el valor de 10-1 osea 9, por eso le sumo 1 para volver a tener 10, y por 0.5 ya que quiero 50% del duty cycle
 80046f2:	3201      	adds	r2, #1
	if(duty > 100) duty = 100;
 80046f4:	1c28      	adds	r0, r5, #0
 80046f6:	2d64      	cmp	r5, #100	@ 0x64
 80046f8:	d900      	bls.n	80046fc <PWM_set_Freq_DutyCycle+0x30>
 80046fa:	2064      	movs	r0, #100	@ 0x64
	valor_CCR = (__HAL_TIM_GET_AUTORELOAD(&htim15)+1)*duty/100;//__HAL_TIM_GET_AUTORELOAD(&htim15): esto es el valor de 10-1 osea 9, por eso le sumo 1 para volver a tener 10, y por 0.5 ya que quiero 50% del duty cycle
 80046fc:	b2c0      	uxtb	r0, r0
 80046fe:	4350      	muls	r0, r2
 8004700:	2164      	movs	r1, #100	@ 0x64
 8004702:	f7fb fd1d 	bl	8000140 <__udivsi3>
 8004706:	b280      	uxth	r0, r0
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, valor_CCR);
 8004708:	6378      	str	r0, [r7, #52]	@ 0x34
    HAL_Delay(tiempo);
 800470a:	9801      	ldr	r0, [sp, #4]
 800470c:	f001 fb5a 	bl	8005dc4 <HAL_Delay>
    HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8004710:	2100      	movs	r1, #0
 8004712:	0020      	movs	r0, r4
 8004714:	f004 fa5c 	bl	8008bd0 <HAL_TIM_PWM_Stop>
}
 8004718:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800471a:	46c0      	nop			@ (mov r8, r8)
 800471c:	02dc6c00 	.word	0x02dc6c00
 8004720:	20000710 	.word	0x20000710

08004724 <medirCargaBateria>:
	if(Vbat>9 && Vbat<=9.9){
 8004724:	4b2c      	ldr	r3, [pc, #176]	@ (80047d8 <medirCargaBateria+0xb4>)
void medirCargaBateria(void){
 8004726:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if(Vbat>9 && Vbat<=9.9){
 8004728:	681e      	ldr	r6, [r3, #0]
 800472a:	1c30      	adds	r0, r6, #0
 800472c:	f7fe ff0c 	bl	8003548 <__aeabi_f2d>
 8004730:	0004      	movs	r4, r0
 8004732:	000d      	movs	r5, r1
 8004734:	1c30      	adds	r0, r6, #0
 8004736:	4929      	ldr	r1, [pc, #164]	@ (80047dc <medirCargaBateria+0xb8>)
 8004738:	f7fb fee8 	bl	800050c <__aeabi_fcmpgt>
 800473c:	4a28      	ldr	r2, [pc, #160]	@ (80047e0 <medirCargaBateria+0xbc>)
 800473e:	4b29      	ldr	r3, [pc, #164]	@ (80047e4 <medirCargaBateria+0xc0>)
 8004740:	2800      	cmp	r0, #0
 8004742:	d008      	beq.n	8004756 <medirCargaBateria+0x32>
 8004744:	0020      	movs	r0, r4
 8004746:	0029      	movs	r1, r5
 8004748:	f7fb fe9c 	bl	8000484 <__aeabi_dcmple>
		OLED_Imagen_Small_DMA(0, 96, bateria0, 32, 16);
 800474c:	4a26      	ldr	r2, [pc, #152]	@ (80047e8 <medirCargaBateria+0xc4>)
	if(Vbat>9 && Vbat<=9.9){
 800474e:	2800      	cmp	r0, #0
 8004750:	d139      	bne.n	80047c6 <medirCargaBateria+0xa2>
	}else if(Vbat>9.9 && Vbat<=10.5){
 8004752:	4a23      	ldr	r2, [pc, #140]	@ (80047e0 <medirCargaBateria+0xbc>)
 8004754:	4b23      	ldr	r3, [pc, #140]	@ (80047e4 <medirCargaBateria+0xc0>)
 8004756:	0020      	movs	r0, r4
 8004758:	0029      	movs	r1, r5
 800475a:	f7fb fe9d 	bl	8000498 <__aeabi_dcmpgt>
 800475e:	2800      	cmp	r0, #0
 8004760:	d038      	beq.n	80047d4 <medirCargaBateria+0xb0>
 8004762:	4922      	ldr	r1, [pc, #136]	@ (80047ec <medirCargaBateria+0xc8>)
 8004764:	1c30      	adds	r0, r6, #0
 8004766:	f7fb fec7 	bl	80004f8 <__aeabi_fcmple>
		OLED_Imagen_Small_DMA(0, 96, bateria25, 32, 16);
 800476a:	4a21      	ldr	r2, [pc, #132]	@ (80047f0 <medirCargaBateria+0xcc>)
	}else if(Vbat>9.9 && Vbat<=10.5){
 800476c:	2800      	cmp	r0, #0
 800476e:	d12a      	bne.n	80047c6 <medirCargaBateria+0xa2>
	}else if(Vbat>10.5 && Vbat<=11.1){
 8004770:	491e      	ldr	r1, [pc, #120]	@ (80047ec <medirCargaBateria+0xc8>)
 8004772:	1c30      	adds	r0, r6, #0
 8004774:	f7fb feca 	bl	800050c <__aeabi_fcmpgt>
 8004778:	2800      	cmp	r0, #0
 800477a:	d11b      	bne.n	80047b4 <medirCargaBateria+0x90>
	}else if(Vbat>11.1 && Vbat<=11.7){
 800477c:	0020      	movs	r0, r4
 800477e:	0029      	movs	r1, r5
 8004780:	4a1c      	ldr	r2, [pc, #112]	@ (80047f4 <medirCargaBateria+0xd0>)
 8004782:	4b1d      	ldr	r3, [pc, #116]	@ (80047f8 <medirCargaBateria+0xd4>)
 8004784:	f7fb fe88 	bl	8000498 <__aeabi_dcmpgt>
 8004788:	2800      	cmp	r0, #0
 800478a:	d023      	beq.n	80047d4 <medirCargaBateria+0xb0>
 800478c:	0020      	movs	r0, r4
 800478e:	0029      	movs	r1, r5
 8004790:	4a1a      	ldr	r2, [pc, #104]	@ (80047fc <medirCargaBateria+0xd8>)
 8004792:	4b1b      	ldr	r3, [pc, #108]	@ (8004800 <medirCargaBateria+0xdc>)
 8004794:	f7fb fe76 	bl	8000484 <__aeabi_dcmple>
 8004798:	2800      	cmp	r0, #0
 800479a:	d001      	beq.n	80047a0 <medirCargaBateria+0x7c>
		OLED_Imagen_Small_DMA(0, 96, bateria75, 32, 16);
 800479c:	4a19      	ldr	r2, [pc, #100]	@ (8004804 <medirCargaBateria+0xe0>)
 800479e:	e012      	b.n	80047c6 <medirCargaBateria+0xa2>
	}else if(Vbat>11.7 && Vbat<=12.6){
 80047a0:	4a14      	ldr	r2, [pc, #80]	@ (80047f4 <medirCargaBateria+0xd0>)
 80047a2:	0020      	movs	r0, r4
 80047a4:	0029      	movs	r1, r5
 80047a6:	4b18      	ldr	r3, [pc, #96]	@ (8004808 <medirCargaBateria+0xe4>)
 80047a8:	f7fb fe6c 	bl	8000484 <__aeabi_dcmple>
		OLED_Imagen_Small_DMA(0, 96, bateria100, 32, 16);
 80047ac:	4a17      	ldr	r2, [pc, #92]	@ (800480c <medirCargaBateria+0xe8>)
	}else if(Vbat>11.7 && Vbat<=12.6){
 80047ae:	2800      	cmp	r0, #0
 80047b0:	d010      	beq.n	80047d4 <medirCargaBateria+0xb0>
 80047b2:	e008      	b.n	80047c6 <medirCargaBateria+0xa2>
	}else if(Vbat>10.5 && Vbat<=11.1){
 80047b4:	0020      	movs	r0, r4
 80047b6:	0029      	movs	r1, r5
 80047b8:	4a0e      	ldr	r2, [pc, #56]	@ (80047f4 <medirCargaBateria+0xd0>)
 80047ba:	4b0f      	ldr	r3, [pc, #60]	@ (80047f8 <medirCargaBateria+0xd4>)
 80047bc:	f7fb fe62 	bl	8000484 <__aeabi_dcmple>
 80047c0:	2800      	cmp	r0, #0
 80047c2:	d0e3      	beq.n	800478c <medirCargaBateria+0x68>
		OLED_Imagen_Small_DMA(0, 96, bateria50, 32, 16);
 80047c4:	4a12      	ldr	r2, [pc, #72]	@ (8004810 <medirCargaBateria+0xec>)
		OLED_Imagen_Small_DMA(0, 96, bateria75, 32, 16);
 80047c6:	2310      	movs	r3, #16
 80047c8:	2160      	movs	r1, #96	@ 0x60
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	2000      	movs	r0, #0
 80047ce:	18db      	adds	r3, r3, r3
 80047d0:	f7ff fb3e 	bl	8003e50 <OLED_Imagen_Small_DMA>
}
 80047d4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80047d6:	46c0      	nop			@ (mov r8, r8)
 80047d8:	2000065c 	.word	0x2000065c
 80047dc:	41100000 	.word	0x41100000
 80047e0:	cccccccd 	.word	0xcccccccd
 80047e4:	4023cccc 	.word	0x4023cccc
 80047e8:	0800ed59 	.word	0x0800ed59
 80047ec:	41280000 	.word	0x41280000
 80047f0:	0800ed19 	.word	0x0800ed19
 80047f4:	33333333 	.word	0x33333333
 80047f8:	40263333 	.word	0x40263333
 80047fc:	66666666 	.word	0x66666666
 8004800:	40276666 	.word	0x40276666
 8004804:	0800ec99 	.word	0x0800ec99
 8004808:	40293333 	.word	0x40293333
 800480c:	0800ec59 	.word	0x0800ec59
 8004810:	0800ecd9 	.word	0x0800ecd9

08004814 <cut_CurrenteLimit_ON>:
uint16_t cut_CurrenteLimit_ON(void){
 8004814:	b5f0      	push	{r4, r5, r6, r7, lr}
	limitCurrent = -0.012 * pow(set_Voltage_Encoder, 4) + 0.7163 * pow(set_Voltage_Encoder, 3) - 11.064 * pow(set_Voltage_Encoder, 2) - 59 * set_Voltage_Encoder + 2541.3;
 8004816:	4b38      	ldr	r3, [pc, #224]	@ (80048f8 <cut_CurrenteLimit_ON+0xe4>)
uint16_t cut_CurrenteLimit_ON(void){
 8004818:	b085      	sub	sp, #20
	limitCurrent = -0.012 * pow(set_Voltage_Encoder, 4) + 0.7163 * pow(set_Voltage_Encoder, 3) - 11.064 * pow(set_Voltage_Encoder, 2) - 59 * set_Voltage_Encoder + 2541.3;
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	1c18      	adds	r0, r3, #0
 800481e:	9301      	str	r3, [sp, #4]
 8004820:	f7fe fe92 	bl	8003548 <__aeabi_f2d>
 8004824:	2200      	movs	r2, #0
 8004826:	4b35      	ldr	r3, [pc, #212]	@ (80048fc <cut_CurrenteLimit_ON+0xe8>)
 8004828:	0006      	movs	r6, r0
 800482a:	000f      	movs	r7, r1
 800482c:	f007 f928 	bl	800ba80 <pow>
 8004830:	2200      	movs	r2, #0
 8004832:	0004      	movs	r4, r0
 8004834:	000d      	movs	r5, r1
 8004836:	0030      	movs	r0, r6
 8004838:	0039      	movs	r1, r7
 800483a:	4b31      	ldr	r3, [pc, #196]	@ (8004900 <cut_CurrenteLimit_ON+0xec>)
 800483c:	f007 f920 	bl	800ba80 <pow>
 8004840:	4a30      	ldr	r2, [pc, #192]	@ (8004904 <cut_CurrenteLimit_ON+0xf0>)
 8004842:	9002      	str	r0, [sp, #8]
 8004844:	9103      	str	r1, [sp, #12]
 8004846:	4b30      	ldr	r3, [pc, #192]	@ (8004908 <cut_CurrenteLimit_ON+0xf4>)
 8004848:	0020      	movs	r0, r4
 800484a:	0029      	movs	r1, r5
 800484c:	f7fd fedc 	bl	8002608 <__aeabi_dmul>
 8004850:	4a2e      	ldr	r2, [pc, #184]	@ (800490c <cut_CurrenteLimit_ON+0xf8>)
 8004852:	0004      	movs	r4, r0
 8004854:	000d      	movs	r5, r1
 8004856:	9802      	ldr	r0, [sp, #8]
 8004858:	9903      	ldr	r1, [sp, #12]
 800485a:	4b2d      	ldr	r3, [pc, #180]	@ (8004910 <cut_CurrenteLimit_ON+0xfc>)
 800485c:	f7fd fed4 	bl	8002608 <__aeabi_dmul>
 8004860:	0002      	movs	r2, r0
 8004862:	000b      	movs	r3, r1
 8004864:	0020      	movs	r0, r4
 8004866:	0029      	movs	r1, r5
 8004868:	f7fc fece 	bl	8001608 <__aeabi_dadd>
 800486c:	0032      	movs	r2, r6
 800486e:	0004      	movs	r4, r0
 8004870:	000d      	movs	r5, r1
 8004872:	003b      	movs	r3, r7
 8004874:	0030      	movs	r0, r6
 8004876:	0039      	movs	r1, r7
 8004878:	f7fd fec6 	bl	8002608 <__aeabi_dmul>
 800487c:	4a25      	ldr	r2, [pc, #148]	@ (8004914 <cut_CurrenteLimit_ON+0x100>)
 800487e:	4b26      	ldr	r3, [pc, #152]	@ (8004918 <cut_CurrenteLimit_ON+0x104>)
 8004880:	f7fd fec2 	bl	8002608 <__aeabi_dmul>
 8004884:	0002      	movs	r2, r0
 8004886:	000b      	movs	r3, r1
 8004888:	0020      	movs	r0, r4
 800488a:	0029      	movs	r1, r5
 800488c:	f7fe f9a2 	bl	8002bd4 <__aeabi_dsub>
 8004890:	0004      	movs	r4, r0
 8004892:	000d      	movs	r5, r1
 8004894:	9801      	ldr	r0, [sp, #4]
 8004896:	4921      	ldr	r1, [pc, #132]	@ (800491c <cut_CurrenteLimit_ON+0x108>)
 8004898:	f7fc fa42 	bl	8000d20 <__aeabi_fmul>
 800489c:	f7fe fe54 	bl	8003548 <__aeabi_f2d>
 80048a0:	0002      	movs	r2, r0
 80048a2:	000b      	movs	r3, r1
 80048a4:	0020      	movs	r0, r4
 80048a6:	0029      	movs	r1, r5
 80048a8:	f7fe f994 	bl	8002bd4 <__aeabi_dsub>
 80048ac:	4a1c      	ldr	r2, [pc, #112]	@ (8004920 <cut_CurrenteLimit_ON+0x10c>)
 80048ae:	4b1d      	ldr	r3, [pc, #116]	@ (8004924 <cut_CurrenteLimit_ON+0x110>)
 80048b0:	f7fc feaa 	bl	8001608 <__aeabi_dadd>
 80048b4:	f7fe fe90 	bl	80035d8 <__aeabi_d2f>
 80048b8:	4d1b      	ldr	r5, [pc, #108]	@ (8004928 <cut_CurrenteLimit_ON+0x114>)
 80048ba:	6028      	str	r0, [r5, #0]
	INA226_Alert_Limit_DMA(limitCurrent);
 80048bc:	f7fb fe3a 	bl	8000534 <__aeabi_f2uiz>
 80048c0:	b280      	uxth	r0, r0
 80048c2:	f7ff f8cf 	bl	8003a64 <INA226_Alert_Limit_DMA>
	sprintf(buff,"Current: %4.0fmA",limitCurrent);
 80048c6:	6828      	ldr	r0, [r5, #0]
 80048c8:	f7fe fe3e 	bl	8003548 <__aeabi_f2d>
 80048cc:	4c17      	ldr	r4, [pc, #92]	@ (800492c <cut_CurrenteLimit_ON+0x118>)
 80048ce:	0002      	movs	r2, r0
 80048d0:	000b      	movs	r3, r1
 80048d2:	0020      	movs	r0, r4
 80048d4:	4916      	ldr	r1, [pc, #88]	@ (8004930 <cut_CurrenteLimit_ON+0x11c>)
 80048d6:	f004 ff09 	bl	80096ec <siprintf>
	OLED_Print_Text_DMA(1,0,1,buff);
 80048da:	2201      	movs	r2, #1
 80048dc:	0023      	movs	r3, r4
 80048de:	0010      	movs	r0, r2
 80048e0:	2100      	movs	r1, #0
 80048e2:	f7ff fa0b 	bl	8003cfc <OLED_Print_Text_DMA>
	return INA226_Alert_Limit_DMA(limitCurrent);
 80048e6:	6828      	ldr	r0, [r5, #0]
 80048e8:	f7fb fe24 	bl	8000534 <__aeabi_f2uiz>
 80048ec:	b280      	uxth	r0, r0
 80048ee:	f7ff f8b9 	bl	8003a64 <INA226_Alert_Limit_DMA>
}
 80048f2:	b005      	add	sp, #20
 80048f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048f6:	46c0      	nop			@ (mov r8, r8)
 80048f8:	20000654 	.word	0x20000654
 80048fc:	40100000 	.word	0x40100000
 8004900:	40080000 	.word	0x40080000
 8004904:	bc6a7efa 	.word	0xbc6a7efa
 8004908:	bf889374 	.word	0xbf889374
 800490c:	fa43fe5d 	.word	0xfa43fe5d
 8004910:	3fe6ebed 	.word	0x3fe6ebed
 8004914:	9ba5e354 	.word	0x9ba5e354
 8004918:	402620c4 	.word	0x402620c4
 800491c:	426c0000 	.word	0x426c0000
 8004920:	9999999a 	.word	0x9999999a
 8004924:	40a3da99 	.word	0x40a3da99
 8004928:	2000064c 	.word	0x2000064c
 800492c:	20000670 	.word	0x20000670
 8004930:	0800e8f2 	.word	0x0800e8f2

08004934 <cut_CurrenteLimit_ON_Set>:
uint16_t cut_CurrenteLimit_ON_Set(float limitCurrentSet){
 8004934:	b570      	push	{r4, r5, r6, lr}
 8004936:	1c04      	adds	r4, r0, #0
	sprintf(buff,"Current: %4.0fmA",limitCurrentSet);
 8004938:	f7fe fe06 	bl	8003548 <__aeabi_f2d>
 800493c:	4d08      	ldr	r5, [pc, #32]	@ (8004960 <cut_CurrenteLimit_ON_Set+0x2c>)
 800493e:	0002      	movs	r2, r0
 8004940:	000b      	movs	r3, r1
 8004942:	0028      	movs	r0, r5
 8004944:	4907      	ldr	r1, [pc, #28]	@ (8004964 <cut_CurrenteLimit_ON_Set+0x30>)
 8004946:	f004 fed1 	bl	80096ec <siprintf>
	OLED_Print_Text_DMA(1,0,1,buff);
 800494a:	2201      	movs	r2, #1
 800494c:	002b      	movs	r3, r5
 800494e:	0010      	movs	r0, r2
 8004950:	2100      	movs	r1, #0
 8004952:	f7ff f9d3 	bl	8003cfc <OLED_Print_Text_DMA>
	return limitCurrentSet;
 8004956:	1c20      	adds	r0, r4, #0
 8004958:	f7fb fdec 	bl	8000534 <__aeabi_f2uiz>
 800495c:	b280      	uxth	r0, r0
}
 800495e:	bd70      	pop	{r4, r5, r6, pc}
 8004960:	20000670 	.word	0x20000670
 8004964:	0800e8f2 	.word	0x0800e8f2

08004968 <cut_CurrenteLimit_OFF_Set>:
	OLED_Print_Text_DMA(1,0,1,"Current: ----mA");
 8004968:	2201      	movs	r2, #1
uint16_t cut_CurrenteLimit_OFF_Set(void){
 800496a:	b510      	push	{r4, lr}
	OLED_Print_Text_DMA(1,0,1,"Current: ----mA");
 800496c:	0010      	movs	r0, r2
 800496e:	2100      	movs	r1, #0
 8004970:	4b02      	ldr	r3, [pc, #8]	@ (800497c <cut_CurrenteLimit_OFF_Set+0x14>)
 8004972:	f7ff f9c3 	bl	8003cfc <OLED_Print_Text_DMA>
}
 8004976:	4802      	ldr	r0, [pc, #8]	@ (8004980 <cut_CurrenteLimit_OFF_Set+0x18>)
 8004978:	bd10      	pop	{r4, pc}
 800497a:	46c0      	nop			@ (mov r8, r8)
 800497c:	0800e903 	.word	0x0800e903
 8004980:	00000bb8 	.word	0x00000bb8

08004984 <show_Exceed_CurrentLimit>:
void show_Exceed_CurrentLimit(void){
 8004984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, RESET);
 8004986:	2180      	movs	r1, #128	@ 0x80
	powerSupply=0;
 8004988:	2400      	movs	r4, #0
	HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, RESET);
 800498a:	2090      	movs	r0, #144	@ 0x90
	powerSupply=0;
 800498c:	4b3d      	ldr	r3, [pc, #244]	@ (8004a84 <show_Exceed_CurrentLimit+0x100>)
	HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, RESET);
 800498e:	0022      	movs	r2, r4
 8004990:	0049      	lsls	r1, r1, #1
 8004992:	05c0      	lsls	r0, r0, #23
	powerSupply=0;
 8004994:	701c      	strb	r4, [r3, #0]
	HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, RESET);
 8004996:	f001 ff8d 	bl	80068b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 800499a:	0022      	movs	r2, r4
 800499c:	2180      	movs	r1, #128	@ 0x80
 800499e:	483a      	ldr	r0, [pc, #232]	@ (8004a88 <show_Exceed_CurrentLimit+0x104>)
 80049a0:	f001 ff88 	bl	80068b4 <HAL_GPIO_WritePin>
	OLED_Clear_DMA();
 80049a4:	f7ff f94a 	bl	8003c3c <OLED_Clear_DMA>
    sprintf(buff,"%2.1fV ",set_Voltage_Encoder);
 80049a8:	4b38      	ldr	r3, [pc, #224]	@ (8004a8c <show_Exceed_CurrentLimit+0x108>)
 80049aa:	6818      	ldr	r0, [r3, #0]
 80049ac:	f7fe fdcc 	bl	8003548 <__aeabi_f2d>
 80049b0:	4d37      	ldr	r5, [pc, #220]	@ (8004a90 <show_Exceed_CurrentLimit+0x10c>)
 80049b2:	0002      	movs	r2, r0
 80049b4:	000b      	movs	r3, r1
 80049b6:	0028      	movs	r0, r5
 80049b8:	4936      	ldr	r1, [pc, #216]	@ (8004a94 <show_Exceed_CurrentLimit+0x110>)
 80049ba:	f004 fe97 	bl	80096ec <siprintf>
    OLED_Print_Text_DMA(2,45,2,buff);
 80049be:	2202      	movs	r2, #2
 80049c0:	002b      	movs	r3, r5
 80049c2:	0010      	movs	r0, r2
 80049c4:	212d      	movs	r1, #45	@ 0x2d
 80049c6:	f7ff f999 	bl	8003cfc <OLED_Print_Text_DMA>
	OLED_Print_Text_DMA(0,0,1,"EXCEEDS CURRENT LIMIT");
 80049ca:	2201      	movs	r2, #1
 80049cc:	0021      	movs	r1, r4
 80049ce:	0020      	movs	r0, r4
 80049d0:	4b31      	ldr	r3, [pc, #196]	@ (8004a98 <show_Exceed_CurrentLimit+0x114>)
 80049d2:	f7ff f993 	bl	8003cfc <OLED_Print_Text_DMA>
	OLED_Print_Text_DMA(1,0,1,"   AT A VOLTAGE OF   ");
 80049d6:	2201      	movs	r2, #1
 80049d8:	4b30      	ldr	r3, [pc, #192]	@ (8004a9c <show_Exceed_CurrentLimit+0x118>)
 80049da:	0021      	movs	r1, r4
 80049dc:	0010      	movs	r0, r2
 80049de:	f7ff f98d 	bl	8003cfc <OLED_Print_Text_DMA>
    if(!activate_Protec_Current){//corte automatico por limite de corriente fija establecida
 80049e2:	4b2f      	ldr	r3, [pc, #188]	@ (8004aa0 <show_Exceed_CurrentLimit+0x11c>)
 80049e4:	4e2f      	ldr	r6, [pc, #188]	@ (8004aa4 <show_Exceed_CurrentLimit+0x120>)
 80049e6:	781f      	ldrb	r7, [r3, #0]
 80049e8:	42a7      	cmp	r7, r4
 80049ea:	d13c      	bne.n	8004a66 <show_Exceed_CurrentLimit+0xe2>
    	sprintf(buff,"%4.0fmA",limitCurrent);
 80049ec:	4b2e      	ldr	r3, [pc, #184]	@ (8004aa8 <show_Exceed_CurrentLimit+0x124>)
 80049ee:	6818      	ldr	r0, [r3, #0]
 80049f0:	f7fe fdaa 	bl	8003548 <__aeabi_f2d>
 80049f4:	0002      	movs	r2, r0
 80049f6:	000b      	movs	r3, r1
 80049f8:	0028      	movs	r0, r5
 80049fa:	0031      	movs	r1, r6
 80049fc:	f004 fe76 	bl	80096ec <siprintf>
    	OLED_Print_Text_DMA(4,0,3,buff);
 8004a00:	002b      	movs	r3, r5
 8004a02:	2203      	movs	r2, #3
 8004a04:	0039      	movs	r1, r7
    	OLED_Print_Text_DMA(4,0,3,buff);
 8004a06:	2004      	movs	r0, #4
 8004a08:	f7ff f978 	bl	8003cfc <OLED_Print_Text_DMA>
void show_Exceed_CurrentLimit(void){
 8004a0c:	2403      	movs	r4, #3
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, SET);
 8004a0e:	2201      	movs	r2, #1
 8004a10:	2140      	movs	r1, #64	@ 0x40
 8004a12:	481d      	ldr	r0, [pc, #116]	@ (8004a88 <show_Exceed_CurrentLimit+0x104>)
 8004a14:	f001 ff4e 	bl	80068b4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, SET);
 8004a18:	2201      	movs	r2, #1
 8004a1a:	2180      	movs	r1, #128	@ 0x80
 8004a1c:	481a      	ldr	r0, [pc, #104]	@ (8004a88 <show_Exceed_CurrentLimit+0x104>)
 8004a1e:	f001 ff49 	bl	80068b4 <HAL_GPIO_WritePin>
		PWM_set_Freq_DutyCycle(3850,50,300);
 8004a22:	2296      	movs	r2, #150	@ 0x96
 8004a24:	2132      	movs	r1, #50	@ 0x32
 8004a26:	0052      	lsls	r2, r2, #1
 8004a28:	4820      	ldr	r0, [pc, #128]	@ (8004aac <show_Exceed_CurrentLimit+0x128>)
 8004a2a:	f7ff fe4f 	bl	80046cc <PWM_set_Freq_DutyCycle>
		HAL_Delay(200);
 8004a2e:	20c8      	movs	r0, #200	@ 0xc8
 8004a30:	f001 f9c8 	bl	8005dc4 <HAL_Delay>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 8004a34:	2200      	movs	r2, #0
 8004a36:	2140      	movs	r1, #64	@ 0x40
 8004a38:	4813      	ldr	r0, [pc, #76]	@ (8004a88 <show_Exceed_CurrentLimit+0x104>)
 8004a3a:	f001 ff3b 	bl	80068b4 <HAL_GPIO_WritePin>
	for(uint8_t i=0; i<3; i++){
 8004a3e:	3c01      	subs	r4, #1
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 8004a40:	2200      	movs	r2, #0
 8004a42:	2180      	movs	r1, #128	@ 0x80
 8004a44:	4810      	ldr	r0, [pc, #64]	@ (8004a88 <show_Exceed_CurrentLimit+0x104>)
 8004a46:	f001 ff35 	bl	80068b4 <HAL_GPIO_WritePin>
	for(uint8_t i=0; i<3; i++){
 8004a4a:	b2e4      	uxtb	r4, r4
		HAL_Delay(200);
 8004a4c:	20c8      	movs	r0, #200	@ 0xc8
 8004a4e:	f001 f9b9 	bl	8005dc4 <HAL_Delay>
	for(uint8_t i=0; i<3; i++){
 8004a52:	2c00      	cmp	r4, #0
 8004a54:	d1db      	bne.n	8004a0e <show_Exceed_CurrentLimit+0x8a>
	HAL_Delay(1500);
 8004a56:	4816      	ldr	r0, [pc, #88]	@ (8004ab0 <show_Exceed_CurrentLimit+0x12c>)
 8004a58:	f001 f9b4 	bl	8005dc4 <HAL_Delay>
	flag_Exceed_CurrentLimit=0;
 8004a5c:	4b15      	ldr	r3, [pc, #84]	@ (8004ab4 <show_Exceed_CurrentLimit+0x130>)
 8004a5e:	701c      	strb	r4, [r3, #0]
	OLED_Clear_DMA();
 8004a60:	f7ff f8ec 	bl	8003c3c <OLED_Clear_DMA>
}
 8004a64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    	sprintf(buff,"%4.0fmA",_cut_CurrenteLimit_ON_Set);
 8004a66:	4b14      	ldr	r3, [pc, #80]	@ (8004ab8 <show_Exceed_CurrentLimit+0x134>)
 8004a68:	6818      	ldr	r0, [r3, #0]
 8004a6a:	f7fe fd6d 	bl	8003548 <__aeabi_f2d>
 8004a6e:	0002      	movs	r2, r0
 8004a70:	000b      	movs	r3, r1
 8004a72:	0028      	movs	r0, r5
 8004a74:	0031      	movs	r1, r6
 8004a76:	f004 fe39 	bl	80096ec <siprintf>
    	OLED_Print_Text_DMA(4,0,3,buff);
 8004a7a:	002b      	movs	r3, r5
 8004a7c:	2203      	movs	r2, #3
 8004a7e:	0021      	movs	r1, r4
 8004a80:	e7c1      	b.n	8004a06 <show_Exceed_CurrentLimit+0x82>
 8004a82:	46c0      	nop			@ (mov r8, r8)
 8004a84:	2000063c 	.word	0x2000063c
 8004a88:	48001400 	.word	0x48001400
 8004a8c:	20000654 	.word	0x20000654
 8004a90:	20000670 	.word	0x20000670
 8004a94:	0800e958 	.word	0x0800e958
 8004a98:	0800e913 	.word	0x0800e913
 8004a9c:	0800e929 	.word	0x0800e929
 8004aa0:	20000634 	.word	0x20000634
 8004aa4:	0800e8fb 	.word	0x0800e8fb
 8004aa8:	2000064c 	.word	0x2000064c
 8004aac:	00000f0a 	.word	0x00000f0a
 8004ab0:	000005dc 	.word	0x000005dc
 8004ab4:	20000635 	.word	0x20000635
 8004ab8:	20000628 	.word	0x20000628

08004abc <update_Data_on_Display>:
	sprintf(buff,"%1.1f",paso_Encoder);
 8004abc:	4b22      	ldr	r3, [pc, #136]	@ (8004b48 <update_Data_on_Display+0x8c>)
void update_Data_on_Display(void){//actualizo 0.1, OFF, que no son tan relevantes
 8004abe:	b570      	push	{r4, r5, r6, lr}
	sprintf(buff,"%1.1f",paso_Encoder);
 8004ac0:	6818      	ldr	r0, [r3, #0]
 8004ac2:	f7fe fd41 	bl	8003548 <__aeabi_f2d>
 8004ac6:	4c21      	ldr	r4, [pc, #132]	@ (8004b4c <update_Data_on_Display+0x90>)
 8004ac8:	0002      	movs	r2, r0
 8004aca:	000b      	movs	r3, r1
 8004acc:	0020      	movs	r0, r4
 8004ace:	4920      	ldr	r1, [pc, #128]	@ (8004b50 <update_Data_on_Display+0x94>)
 8004ad0:	f004 fe0c 	bl	80096ec <siprintf>
	OLED_Print_Text_DMA(5,104,1,buff);
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	0023      	movs	r3, r4
 8004ad8:	2168      	movs	r1, #104	@ 0x68
 8004ada:	2005      	movs	r0, #5
 8004adc:	f7ff f90e 	bl	8003cfc <OLED_Print_Text_DMA>
	if(powerSupply==2) OLED_Print_Text_DMA(3,100,2,"ON ");
 8004ae0:	4d1c      	ldr	r5, [pc, #112]	@ (8004b54 <update_Data_on_Display+0x98>)
 8004ae2:	782a      	ldrb	r2, [r5, #0]
 8004ae4:	2a02      	cmp	r2, #2
 8004ae6:	d104      	bne.n	8004af2 <update_Data_on_Display+0x36>
 8004ae8:	2164      	movs	r1, #100	@ 0x64
 8004aea:	2003      	movs	r0, #3
 8004aec:	4b1a      	ldr	r3, [pc, #104]	@ (8004b58 <update_Data_on_Display+0x9c>)
 8004aee:	f7ff f905 	bl	8003cfc <OLED_Print_Text_DMA>
	if(powerSupply==0) OLED_Print_Text_DMA(3,100,2,"OFF");
 8004af2:	782b      	ldrb	r3, [r5, #0]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d105      	bne.n	8004b04 <update_Data_on_Display+0x48>
 8004af8:	2202      	movs	r2, #2
 8004afa:	2164      	movs	r1, #100	@ 0x64
 8004afc:	2003      	movs	r0, #3
 8004afe:	4b17      	ldr	r3, [pc, #92]	@ (8004b5c <update_Data_on_Display+0xa0>)
 8004b00:	f7ff f8fc 	bl	8003cfc <OLED_Print_Text_DMA>
    sprintf(buff,"%4.0f",PWM);
 8004b04:	4b16      	ldr	r3, [pc, #88]	@ (8004b60 <update_Data_on_Display+0xa4>)
 8004b06:	6818      	ldr	r0, [r3, #0]
 8004b08:	f7fe fd1e 	bl	8003548 <__aeabi_f2d>
 8004b0c:	0002      	movs	r2, r0
 8004b0e:	000b      	movs	r3, r1
 8004b10:	0020      	movs	r0, r4
 8004b12:	4914      	ldr	r1, [pc, #80]	@ (8004b64 <update_Data_on_Display+0xa8>)
 8004b14:	f004 fdea 	bl	80096ec <siprintf>
    OLED_Print_Text_DMA(6,96,1,buff);
 8004b18:	0023      	movs	r3, r4
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	2160      	movs	r1, #96	@ 0x60
 8004b1e:	2006      	movs	r0, #6
 8004b20:	f7ff f8ec 	bl	8003cfc <OLED_Print_Text_DMA>
    sprintf(buff,"Voltage: %2.1fV ",set_Voltage_Encoder);
 8004b24:	4b10      	ldr	r3, [pc, #64]	@ (8004b68 <update_Data_on_Display+0xac>)
 8004b26:	6818      	ldr	r0, [r3, #0]
 8004b28:	f7fe fd0e 	bl	8003548 <__aeabi_f2d>
 8004b2c:	0002      	movs	r2, r0
 8004b2e:	000b      	movs	r3, r1
 8004b30:	0020      	movs	r0, r4
 8004b32:	490e      	ldr	r1, [pc, #56]	@ (8004b6c <update_Data_on_Display+0xb0>)
 8004b34:	f004 fdda 	bl	80096ec <siprintf>
    OLED_Print_Text_DMA(0,0,1,buff);
 8004b38:	2100      	movs	r1, #0
 8004b3a:	0023      	movs	r3, r4
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	0008      	movs	r0, r1
 8004b40:	f7ff f8dc 	bl	8003cfc <OLED_Print_Text_DMA>
}
 8004b44:	bd70      	pop	{r4, r5, r6, pc}
 8004b46:	46c0      	nop			@ (mov r8, r8)
 8004b48:	20000000 	.word	0x20000000
 8004b4c:	20000670 	.word	0x20000670
 8004b50:	0800e93f 	.word	0x0800e93f
 8004b54:	2000063c 	.word	0x2000063c
 8004b58:	0800e8d9 	.word	0x0800e8d9
 8004b5c:	0800e945 	.word	0x0800e945
 8004b60:	20000644 	.word	0x20000644
 8004b64:	0800e949 	.word	0x0800e949
 8004b68:	20000654 	.word	0x20000654
 8004b6c:	0800e94f 	.word	0x0800e94f

08004b70 <medirVoltageBattery>:
void medirVoltageBattery(void){
 8004b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	HAL_ADC_Start(&hadc);
 8004b72:	4f15      	ldr	r7, [pc, #84]	@ (8004bc8 <medirVoltageBattery+0x58>)
    for(uint8_t i=0; i<muestrasADC; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestrasADC del adc para tener una lectura mas precisa
 8004b74:	2400      	movs	r4, #0
	HAL_ADC_Start(&hadc);
 8004b76:	0038      	movs	r0, r7
 8004b78:	f001 fa28 	bl	8005fcc <HAL_ADC_Start>
    for(uint8_t i=0; i<muestrasADC; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestrasADC del adc para tener una lectura mas precisa
 8004b7c:	2500      	movs	r5, #0
 8004b7e:	4b13      	ldr	r3, [pc, #76]	@ (8004bcc <medirVoltageBattery+0x5c>)
	adcVbat=0;
 8004b80:	4e13      	ldr	r6, [pc, #76]	@ (8004bd0 <medirVoltageBattery+0x60>)
    for(uint8_t i=0; i<muestrasADC; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestrasADC del adc para tener una lectura mas precisa
 8004b82:	7818      	ldrb	r0, [r3, #0]
	adcVbat=0;
 8004b84:	6034      	str	r4, [r6, #0]
    for(uint8_t i=0; i<muestrasADC; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestrasADC del adc para tener una lectura mas precisa
 8004b86:	42a8      	cmp	r0, r5
 8004b88:	d811      	bhi.n	8004bae <medirVoltageBattery+0x3e>
    adcVbat /= muestrasADC;
 8004b8a:	f7fc fca7 	bl	80014dc <__aeabi_i2f>
 8004b8e:	1c01      	adds	r1, r0, #0
 8004b90:	1c20      	adds	r0, r4, #0
 8004b92:	f7fb fef7 	bl	8000984 <__aeabi_fdiv>
 8004b96:	6030      	str	r0, [r6, #0]
    Vbat = adcVbat*0.05768;//(3.3/2^8)*4.3 ------ divisor resistivo V*10k/(10K+33K) -> V = 4.3
 8004b98:	f7fe fcd6 	bl	8003548 <__aeabi_f2d>
 8004b9c:	4a0d      	ldr	r2, [pc, #52]	@ (8004bd4 <medirVoltageBattery+0x64>)
 8004b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8004bd8 <medirVoltageBattery+0x68>)
 8004ba0:	f7fd fd32 	bl	8002608 <__aeabi_dmul>
 8004ba4:	f7fe fd18 	bl	80035d8 <__aeabi_d2f>
 8004ba8:	4c0c      	ldr	r4, [pc, #48]	@ (8004bdc <medirVoltageBattery+0x6c>)
 8004baa:	6020      	str	r0, [r4, #0]
}
 8004bac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    for(uint8_t i=0; i<muestrasADC; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestrasADC del adc para tener una lectura mas precisa
 8004bae:	0038      	movs	r0, r7
 8004bb0:	f001 fa38 	bl	8006024 <HAL_ADC_GetValue>
 8004bb4:	f7fc fce2 	bl	800157c <__aeabi_ui2f>
 8004bb8:	6831      	ldr	r1, [r6, #0]
 8004bba:	f7fb fcf1 	bl	80005a0 <__aeabi_fadd>
 8004bbe:	3501      	adds	r5, #1
 8004bc0:	1c04      	adds	r4, r0, #0
 8004bc2:	b2ed      	uxtb	r5, r5
 8004bc4:	e7db      	b.n	8004b7e <medirVoltageBattery+0xe>
 8004bc6:	46c0      	nop			@ (mov r8, r8)
 8004bc8:	200008d8 	.word	0x200008d8
 8004bcc:	20000011 	.word	0x20000011
 8004bd0:	20000648 	.word	0x20000648
 8004bd4:	a3443d47 	.word	0xa3443d47
 8004bd8:	3fad883b 	.word	0x3fad883b
 8004bdc:	2000065c 	.word	0x2000065c

08004be0 <calculate_value_dac_12bits>:
    Vdac = 3.1677 - set_Voltage_Encoder*0.09825;//coloque R1=560k pero para mejorar los calculos utilizo el valor de 570k y obtuve esta formula
 8004be0:	4b16      	ldr	r3, [pc, #88]	@ (8004c3c <calculate_value_dac_12bits+0x5c>)
void calculate_value_dac_12bits(void){
 8004be2:	b510      	push	{r4, lr}
    Vdac = 3.1677 - set_Voltage_Encoder*0.09825;//coloque R1=560k pero para mejorar los calculos utilizo el valor de 570k y obtuve esta formula
 8004be4:	6818      	ldr	r0, [r3, #0]
 8004be6:	f7fe fcaf 	bl	8003548 <__aeabi_f2d>
 8004bea:	4a15      	ldr	r2, [pc, #84]	@ (8004c40 <calculate_value_dac_12bits+0x60>)
 8004bec:	4b15      	ldr	r3, [pc, #84]	@ (8004c44 <calculate_value_dac_12bits+0x64>)
 8004bee:	f7fd fd0b 	bl	8002608 <__aeabi_dmul>
 8004bf2:	0002      	movs	r2, r0
 8004bf4:	000b      	movs	r3, r1
 8004bf6:	4814      	ldr	r0, [pc, #80]	@ (8004c48 <calculate_value_dac_12bits+0x68>)
 8004bf8:	4914      	ldr	r1, [pc, #80]	@ (8004c4c <calculate_value_dac_12bits+0x6c>)
 8004bfa:	f7fd ffeb 	bl	8002bd4 <__aeabi_dsub>
 8004bfe:	f7fe fceb 	bl	80035d8 <__aeabi_d2f>
 8004c02:	4b13      	ldr	r3, [pc, #76]	@ (8004c50 <calculate_value_dac_12bits+0x70>)
    dac_12bits = (1.002* dac_12bits - 45);//corrigo el valor del dac_12bits para acercarse lo mas posible al voltaje seteado(set_Voltage_Encoder)
 8004c04:	4c13      	ldr	r4, [pc, #76]	@ (8004c54 <calculate_value_dac_12bits+0x74>)
    Vdac = 3.1677 - set_Voltage_Encoder*0.09825;//coloque R1=560k pero para mejorar los calculos utilizo el valor de 570k y obtuve esta formula
 8004c06:	6018      	str	r0, [r3, #0]
    dac_12bits = Vdac * 4096.0/3.3;//teniendo el Voltaje de salida del dac, calculo "dac_12bits" osea un valor de 0-4095
 8004c08:	f7fe fc9e 	bl	8003548 <__aeabi_f2d>
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	4b12      	ldr	r3, [pc, #72]	@ (8004c58 <calculate_value_dac_12bits+0x78>)
 8004c10:	f7fd fcfa 	bl	8002608 <__aeabi_dmul>
 8004c14:	4a11      	ldr	r2, [pc, #68]	@ (8004c5c <calculate_value_dac_12bits+0x7c>)
 8004c16:	4b12      	ldr	r3, [pc, #72]	@ (8004c60 <calculate_value_dac_12bits+0x80>)
 8004c18:	f7fd f8bc 	bl	8001d94 <__aeabi_ddiv>
 8004c1c:	f7fe fcdc 	bl	80035d8 <__aeabi_d2f>
    dac_12bits = (1.002* dac_12bits - 45);//corrigo el valor del dac_12bits para acercarse lo mas posible al voltaje seteado(set_Voltage_Encoder)
 8004c20:	f7fe fc92 	bl	8003548 <__aeabi_f2d>
 8004c24:	4a0f      	ldr	r2, [pc, #60]	@ (8004c64 <calculate_value_dac_12bits+0x84>)
 8004c26:	4b10      	ldr	r3, [pc, #64]	@ (8004c68 <calculate_value_dac_12bits+0x88>)
 8004c28:	f7fd fcee 	bl	8002608 <__aeabi_dmul>
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8004c6c <calculate_value_dac_12bits+0x8c>)
 8004c30:	f7fd ffd0 	bl	8002bd4 <__aeabi_dsub>
 8004c34:	f7fe fcd0 	bl	80035d8 <__aeabi_d2f>
 8004c38:	6020      	str	r0, [r4, #0]
}
 8004c3a:	bd10      	pop	{r4, pc}
 8004c3c:	20000654 	.word	0x20000654
 8004c40:	78d4fdf4 	.word	0x78d4fdf4
 8004c44:	3fb926e9 	.word	0x3fb926e9
 8004c48:	18fc5048 	.word	0x18fc5048
 8004c4c:	40095773 	.word	0x40095773
 8004c50:	20000658 	.word	0x20000658
 8004c54:	2000066c 	.word	0x2000066c
 8004c58:	40b00000 	.word	0x40b00000
 8004c5c:	66666666 	.word	0x66666666
 8004c60:	400a6666 	.word	0x400a6666
 8004c64:	26e978d5 	.word	0x26e978d5
 8004c68:	3ff00831 	.word	0x3ff00831
 8004c6c:	40468000 	.word	0x40468000

08004c70 <control_SW>:
void control_SW(void){
 8004c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if(HAL_GPIO_ReadPin(SW_GPIO_Port, SW_Pin) == 0 && mem == 0){mem = 1;}
 8004c72:	2180      	movs	r1, #128	@ 0x80
 8004c74:	482f      	ldr	r0, [pc, #188]	@ (8004d34 <control_SW+0xc4>)
 8004c76:	f001 fe17 	bl	80068a8 <HAL_GPIO_ReadPin>
 8004c7a:	4d2f      	ldr	r5, [pc, #188]	@ (8004d38 <control_SW+0xc8>)
 8004c7c:	782b      	ldrb	r3, [r5, #0]
 8004c7e:	4318      	orrs	r0, r3
 8004c80:	b2c0      	uxtb	r0, r0
 8004c82:	2800      	cmp	r0, #0
 8004c84:	d101      	bne.n	8004c8a <control_SW+0x1a>
 8004c86:	2301      	movs	r3, #1
 8004c88:	702b      	strb	r3, [r5, #0]
    if(HAL_GPIO_ReadPin(SW_GPIO_Port, SW_Pin) == 1 && mem == 1){suma++; mem = 0;}
 8004c8a:	2180      	movs	r1, #128	@ 0x80
 8004c8c:	4829      	ldr	r0, [pc, #164]	@ (8004d34 <control_SW+0xc4>)
 8004c8e:	f001 fe0b 	bl	80068a8 <HAL_GPIO_ReadPin>
 8004c92:	4c2a      	ldr	r4, [pc, #168]	@ (8004d3c <control_SW+0xcc>)
 8004c94:	2801      	cmp	r0, #1
 8004c96:	d107      	bne.n	8004ca8 <control_SW+0x38>
 8004c98:	782b      	ldrb	r3, [r5, #0]
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d104      	bne.n	8004ca8 <control_SW+0x38>
 8004c9e:	7823      	ldrb	r3, [r4, #0]
 8004ca0:	3301      	adds	r3, #1
 8004ca2:	7023      	strb	r3, [r4, #0]
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	702b      	strb	r3, [r5, #0]
    if(suma==1){suma=2;paso_Encoder = 0.1;OLED_Print_Text_DMA(5,104,1,"0.1");}
 8004ca8:	7822      	ldrb	r2, [r4, #0]
 8004caa:	2a01      	cmp	r2, #1
 8004cac:	d109      	bne.n	8004cc2 <control_SW+0x52>
 8004cae:	2302      	movs	r3, #2
 8004cb0:	4923      	ldr	r1, [pc, #140]	@ (8004d40 <control_SW+0xd0>)
 8004cb2:	7023      	strb	r3, [r4, #0]
 8004cb4:	4b23      	ldr	r3, [pc, #140]	@ (8004d44 <control_SW+0xd4>)
 8004cb6:	2005      	movs	r0, #5
 8004cb8:	6019      	str	r1, [r3, #0]
 8004cba:	2168      	movs	r1, #104	@ 0x68
 8004cbc:	4b22      	ldr	r3, [pc, #136]	@ (8004d48 <control_SW+0xd8>)
 8004cbe:	f7ff f81d 	bl	8003cfc <OLED_Print_Text_DMA>
    if(suma==3){suma=0;paso_Encoder = 1.0;OLED_Print_Text_DMA(5,104,1,"1.0");}
 8004cc2:	7823      	ldrb	r3, [r4, #0]
 8004cc4:	2b03      	cmp	r3, #3
 8004cc6:	d10b      	bne.n	8004ce0 <control_SW+0x70>
 8004cc8:	2300      	movs	r3, #0
 8004cca:	22fe      	movs	r2, #254	@ 0xfe
 8004ccc:	7023      	strb	r3, [r4, #0]
 8004cce:	4b1d      	ldr	r3, [pc, #116]	@ (8004d44 <control_SW+0xd4>)
 8004cd0:	0592      	lsls	r2, r2, #22
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	2168      	movs	r1, #104	@ 0x68
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	2005      	movs	r0, #5
 8004cda:	4b1c      	ldr	r3, [pc, #112]	@ (8004d4c <control_SW+0xdc>)
 8004cdc:	f7ff f80e 	bl	8003cfc <OLED_Print_Text_DMA>
    if (HAL_GPIO_ReadPin(SW_GPIO_Port, SW_Pin) == 0) {
 8004ce0:	2180      	movs	r1, #128	@ 0x80
 8004ce2:	4814      	ldr	r0, [pc, #80]	@ (8004d34 <control_SW+0xc4>)
 8004ce4:	f001 fde0 	bl	80068a8 <HAL_GPIO_ReadPin>
 8004ce8:	2800      	cmp	r0, #0
 8004cea:	d10a      	bne.n	8004d02 <control_SW+0x92>
        uint32_t startTime = HAL_GetTick();  //Guardar el tiempo en que se presion el botn
 8004cec:	f001 f864 	bl	8005db8 <HAL_GetTick>
            if (HAL_GetTick() - startTime >= 1200) {  // Si han pasado 1.2 segundos
 8004cf0:	2796      	movs	r7, #150	@ 0x96
        uint32_t startTime = HAL_GetTick();  //Guardar el tiempo en que se presion el botn
 8004cf2:	0006      	movs	r6, r0
            if (HAL_GetTick() - startTime >= 1200) {  // Si han pasado 1.2 segundos
 8004cf4:	00ff      	lsls	r7, r7, #3
        while (HAL_GPIO_ReadPin(SW_GPIO_Port, SW_Pin) == 0) {
 8004cf6:	2180      	movs	r1, #128	@ 0x80
 8004cf8:	480e      	ldr	r0, [pc, #56]	@ (8004d34 <control_SW+0xc4>)
 8004cfa:	f001 fdd5 	bl	80068a8 <HAL_GPIO_ReadPin>
 8004cfe:	1e05      	subs	r5, r0, #0
 8004d00:	d000      	beq.n	8004d04 <control_SW+0x94>
}
 8004d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            if (HAL_GetTick() - startTime >= 1200) {  // Si han pasado 1.2 segundos
 8004d04:	f001 f858 	bl	8005db8 <HAL_GetTick>
 8004d08:	1b80      	subs	r0, r0, r6
 8004d0a:	42b8      	cmp	r0, r7
 8004d0c:	d3f3      	bcc.n	8004cf6 <control_SW+0x86>
            	if(suma==2) suma=0;
 8004d0e:	7823      	ldrb	r3, [r4, #0]
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	d109      	bne.n	8004d28 <control_SW+0xb8>
 8004d14:	7025      	strb	r5, [r4, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004d16:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8004d50 <control_SW+0xe0>)
 8004d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8004d54 <control_SW+0xe4>)
 8004d1e:	60da      	str	r2, [r3, #12]
 8004d20:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004d24:	46c0      	nop			@ (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 8004d26:	e7fd      	b.n	8004d24 <control_SW+0xb4>
            	else if(suma==0) suma=2;
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1f4      	bne.n	8004d16 <control_SW+0xa6>
 8004d2c:	3302      	adds	r3, #2
 8004d2e:	7023      	strb	r3, [r4, #0]
 8004d30:	e7f1      	b.n	8004d16 <control_SW+0xa6>
 8004d32:	46c0      	nop			@ (mov r8, r8)
 8004d34:	48000400 	.word	0x48000400
 8004d38:	2000063b 	.word	0x2000063b
 8004d3c:	20000639 	.word	0x20000639
 8004d40:	3dcccccd 	.word	0x3dcccccd
 8004d44:	20000000 	.word	0x20000000
 8004d48:	0800e960 	.word	0x0800e960
 8004d4c:	0800e964 	.word	0x0800e964
 8004d50:	e000ed00 	.word	0xe000ed00
 8004d54:	05fa0004 	.word	0x05fa0004

08004d58 <control_SW1>:
void control_SW1(void){
 8004d58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 1 && contSW1>0){contSW1=0;}
 8004d5a:	2180      	movs	r1, #128	@ 0x80
 8004d5c:	2090      	movs	r0, #144	@ 0x90
 8004d5e:	0089      	lsls	r1, r1, #2
 8004d60:	05c0      	lsls	r0, r0, #23
 8004d62:	f001 fda1 	bl	80068a8 <HAL_GPIO_ReadPin>
 8004d66:	2801      	cmp	r0, #1
 8004d68:	d105      	bne.n	8004d76 <control_SW1+0x1e>
 8004d6a:	4b7d      	ldr	r3, [pc, #500]	@ (8004f60 <control_SW1+0x208>)
 8004d6c:	781a      	ldrb	r2, [r3, #0]
 8004d6e:	2a00      	cmp	r2, #0
 8004d70:	d001      	beq.n	8004d76 <control_SW1+0x1e>
 8004d72:	2200      	movs	r2, #0
 8004d74:	701a      	strb	r2, [r3, #0]
    if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 0 && mem1 == 0 && powerSupply==0){mem1 = 1;}
 8004d76:	2180      	movs	r1, #128	@ 0x80
 8004d78:	2090      	movs	r0, #144	@ 0x90
 8004d7a:	0089      	lsls	r1, r1, #2
 8004d7c:	05c0      	lsls	r0, r0, #23
 8004d7e:	f001 fd93 	bl	80068a8 <HAL_GPIO_ReadPin>
 8004d82:	4f78      	ldr	r7, [pc, #480]	@ (8004f64 <control_SW1+0x20c>)
 8004d84:	4e78      	ldr	r6, [pc, #480]	@ (8004f68 <control_SW1+0x210>)
 8004d86:	783b      	ldrb	r3, [r7, #0]
 8004d88:	7832      	ldrb	r2, [r6, #0]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	4318      	orrs	r0, r3
 8004d8e:	b2c0      	uxtb	r0, r0
 8004d90:	2800      	cmp	r0, #0
 8004d92:	d101      	bne.n	8004d98 <control_SW1+0x40>
 8004d94:	2301      	movs	r3, #1
 8004d96:	703b      	strb	r3, [r7, #0]
    if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 0 && mem1 == 1 && powerSupply==0){
 8004d98:	2180      	movs	r1, #128	@ 0x80
 8004d9a:	2090      	movs	r0, #144	@ 0x90
 8004d9c:	0089      	lsls	r1, r1, #2
 8004d9e:	05c0      	lsls	r0, r0, #23
 8004da0:	f001 fd82 	bl	80068a8 <HAL_GPIO_ReadPin>
 8004da4:	783d      	ldrb	r5, [r7, #0]
 8004da6:	0004      	movs	r4, r0
 8004da8:	2d01      	cmp	r5, #1
 8004daa:	d16b      	bne.n	8004e84 <control_SW1+0x12c>
 8004dac:	7833      	ldrb	r3, [r6, #0]
 8004dae:	431c      	orrs	r4, r3
 8004db0:	b2e4      	uxtb	r4, r4
 8004db2:	2c00      	cmp	r4, #0
 8004db4:	d166      	bne.n	8004e84 <control_SW1+0x12c>
  	  contSW1++;
 8004db6:	4e6a      	ldr	r6, [pc, #424]	@ (8004f60 <control_SW1+0x208>)
 8004db8:	7833      	ldrb	r3, [r6, #0]
 8004dba:	3301      	adds	r3, #1
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	7033      	strb	r3, [r6, #0]
  	  if(contSW1>25){//2.5seg aprox presionado
 8004dc0:	2b19      	cmp	r3, #25
 8004dc2:	d95f      	bls.n	8004e84 <control_SW1+0x12c>
  		  HAL_TIM_Base_Stop_IT(&htim14);//desactivo la lectura del encoder
 8004dc4:	4b69      	ldr	r3, [pc, #420]	@ (8004f6c <control_SW1+0x214>)
 8004dc6:	0018      	movs	r0, r3
 8004dc8:	9301      	str	r3, [sp, #4]
 8004dca:	f003 fba9 	bl	8008520 <HAL_TIM_Base_Stop_IT>
  		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, SET);
 8004dce:	002a      	movs	r2, r5
 8004dd0:	2140      	movs	r1, #64	@ 0x40
 8004dd2:	4867      	ldr	r0, [pc, #412]	@ (8004f70 <control_SW1+0x218>)
 8004dd4:	f001 fd6e 	bl	80068b4 <HAL_GPIO_WritePin>
  		  OLED_Clear_DMA();
 8004dd8:	f7fe ff30 	bl	8003c3c <OLED_Clear_DMA>
		  OLED_Print_Text_DMA(0,27,1," 1.8V 2500mA");
 8004ddc:	002a      	movs	r2, r5
 8004dde:	0020      	movs	r0, r4
 8004de0:	211b      	movs	r1, #27
 8004de2:	4b64      	ldr	r3, [pc, #400]	@ (8004f74 <control_SW1+0x21c>)
 8004de4:	f7fe ff8a 	bl	8003cfc <OLED_Print_Text_DMA>
		  OLED_Print_Text_DMA(1,27,1," 3.3V 2250mA");
 8004de8:	002a      	movs	r2, r5
 8004dea:	0028      	movs	r0, r5
 8004dec:	211b      	movs	r1, #27
 8004dee:	4b62      	ldr	r3, [pc, #392]	@ (8004f78 <control_SW1+0x220>)
 8004df0:	f7fe ff84 	bl	8003cfc <OLED_Print_Text_DMA>
		  OLED_Print_Text_DMA(2,27,1," 5.0V 2000mA");
 8004df4:	002a      	movs	r2, r5
 8004df6:	211b      	movs	r1, #27
 8004df8:	2002      	movs	r0, #2
 8004dfa:	4b60      	ldr	r3, [pc, #384]	@ (8004f7c <control_SW1+0x224>)
 8004dfc:	f7fe ff7e 	bl	8003cfc <OLED_Print_Text_DMA>
		  OLED_Print_Text_DMA(3,27,1," 9.0V 1250mA");
 8004e00:	002a      	movs	r2, r5
 8004e02:	211b      	movs	r1, #27
 8004e04:	2003      	movs	r0, #3
 8004e06:	4b5e      	ldr	r3, [pc, #376]	@ (8004f80 <control_SW1+0x228>)
 8004e08:	f7fe ff78 	bl	8003cfc <OLED_Print_Text_DMA>
		  OLED_Print_Text_DMA(4,27,1,"12.0V 1000mA");
 8004e0c:	002a      	movs	r2, r5
 8004e0e:	211b      	movs	r1, #27
 8004e10:	2004      	movs	r0, #4
 8004e12:	4b5c      	ldr	r3, [pc, #368]	@ (8004f84 <control_SW1+0x22c>)
 8004e14:	f7fe ff72 	bl	8003cfc <OLED_Print_Text_DMA>
		  OLED_Print_Text_DMA(5,27,1,"15.0V  750mA");
 8004e18:	002a      	movs	r2, r5
 8004e1a:	211b      	movs	r1, #27
 8004e1c:	2005      	movs	r0, #5
 8004e1e:	4b5a      	ldr	r3, [pc, #360]	@ (8004f88 <control_SW1+0x230>)
 8004e20:	f7fe ff6c 	bl	8003cfc <OLED_Print_Text_DMA>
		  OLED_Print_Text_DMA(6,27,1,"24.0V  500mA");
 8004e24:	002a      	movs	r2, r5
 8004e26:	211b      	movs	r1, #27
 8004e28:	2006      	movs	r0, #6
 8004e2a:	4b58      	ldr	r3, [pc, #352]	@ (8004f8c <control_SW1+0x234>)
 8004e2c:	f7fe ff66 	bl	8003cfc <OLED_Print_Text_DMA>
		  OLED_Print_Text_DMA(7,27,1,"30.0V  250mA");
 8004e30:	002a      	movs	r2, r5
 8004e32:	211b      	movs	r1, #27
 8004e34:	2007      	movs	r0, #7
 8004e36:	4b56      	ldr	r3, [pc, #344]	@ (8004f90 <control_SW1+0x238>)
 8004e38:	f7fe ff60 	bl	8003cfc <OLED_Print_Text_DMA>
		  contSW1=0;
 8004e3c:	7034      	strb	r4, [r6, #0]
  			  PWM_set_Freq_DutyCycle(2000,50,100);
 8004e3e:	2664      	movs	r6, #100	@ 0x64
		  mem1 = 0;
 8004e40:	703c      	strb	r4, [r7, #0]
		  flagSW1 = 1;
 8004e42:	4c54      	ldr	r4, [pc, #336]	@ (8004f94 <control_SW1+0x23c>)
 8004e44:	7025      	strb	r5, [r4, #0]
 8004e46:	3502      	adds	r5, #2
  			  PWM_set_Freq_DutyCycle(2000,50,100);
 8004e48:	20fa      	movs	r0, #250	@ 0xfa
 8004e4a:	0032      	movs	r2, r6
 8004e4c:	2132      	movs	r1, #50	@ 0x32
 8004e4e:	00c0      	lsls	r0, r0, #3
  		  for(uint8_t i=0; i<3; i++){
 8004e50:	3d01      	subs	r5, #1
  			  PWM_set_Freq_DutyCycle(2000,50,100);
 8004e52:	f7ff fc3b 	bl	80046cc <PWM_set_Freq_DutyCycle>
  		  for(uint8_t i=0; i<3; i++){
 8004e56:	b2ed      	uxtb	r5, r5
  			  HAL_Delay(100);
 8004e58:	0030      	movs	r0, r6
 8004e5a:	f000 ffb3 	bl	8005dc4 <HAL_Delay>
  		  for(uint8_t i=0; i<3; i++){
 8004e5e:	2d00      	cmp	r5, #0
 8004e60:	d1f2      	bne.n	8004e48 <control_SW1+0xf0>
  		  HAL_Delay(1000);//tiempo para soltar el pulsador luego de entrar a esta pantalla o de escuchar el buzzer
 8004e62:	20fa      	movs	r0, #250	@ 0xfa
			  if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 0 && mem1 == 0){mem1 = 1;}
 8004e64:	2680      	movs	r6, #128	@ 0x80
  		  HAL_Delay(1000);//tiempo para soltar el pulsador luego de entrar a esta pantalla o de escuchar el buzzer
 8004e66:	0080      	lsls	r0, r0, #2
 8004e68:	f000 ffac 	bl	8005dc4 <HAL_Delay>
			  if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 0 && mem1 == 0){mem1 = 1;}
 8004e6c:	00b6      	lsls	r6, r6, #2
		  while(flagSW1 == 1){
 8004e6e:	7825      	ldrb	r5, [r4, #0]
 8004e70:	2d01      	cmp	r5, #1
 8004e72:	d02e      	beq.n	8004ed2 <control_SW1+0x17a>
		  HAL_TIM_Base_Start_IT(&htim14);//activo nuevamente la lectura del encoder
 8004e74:	9801      	ldr	r0, [sp, #4]
 8004e76:	f003 fb23 	bl	80084c0 <HAL_TIM_Base_Start_IT>
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	2140      	movs	r1, #64	@ 0x40
 8004e7e:	483c      	ldr	r0, [pc, #240]	@ (8004f70 <control_SW1+0x218>)
 8004e80:	f001 fd18 	bl	80068b4 <HAL_GPIO_WritePin>
    if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 1 && mem1 == 1 && contSW1<=10){suma1++; mem1 = 0; contSW1=0;}//aqui no se si importa el powerSupply==0, pero funciona!
 8004e84:	2180      	movs	r1, #128	@ 0x80
 8004e86:	2090      	movs	r0, #144	@ 0x90
 8004e88:	0089      	lsls	r1, r1, #2
 8004e8a:	05c0      	lsls	r0, r0, #23
 8004e8c:	f001 fd0c 	bl	80068a8 <HAL_GPIO_ReadPin>
 8004e90:	4b41      	ldr	r3, [pc, #260]	@ (8004f98 <control_SW1+0x240>)
 8004e92:	2801      	cmp	r0, #1
 8004e94:	d10c      	bne.n	8004eb0 <control_SW1+0x158>
 8004e96:	783a      	ldrb	r2, [r7, #0]
 8004e98:	2a01      	cmp	r2, #1
 8004e9a:	d109      	bne.n	8004eb0 <control_SW1+0x158>
 8004e9c:	4930      	ldr	r1, [pc, #192]	@ (8004f60 <control_SW1+0x208>)
 8004e9e:	780a      	ldrb	r2, [r1, #0]
 8004ea0:	2a0a      	cmp	r2, #10
 8004ea2:	d805      	bhi.n	8004eb0 <control_SW1+0x158>
 8004ea4:	781a      	ldrb	r2, [r3, #0]
 8004ea6:	3201      	adds	r2, #1
 8004ea8:	701a      	strb	r2, [r3, #0]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	703a      	strb	r2, [r7, #0]
 8004eae:	700a      	strb	r2, [r1, #0]
    if(suma1==1) {suma1=2; valor_Encoder = 3.3; }
 8004eb0:	781a      	ldrb	r2, [r3, #0]
 8004eb2:	2a01      	cmp	r2, #1
 8004eb4:	d136      	bne.n	8004f24 <control_SW1+0x1cc>
 8004eb6:	3201      	adds	r2, #1
 8004eb8:	4938      	ldr	r1, [pc, #224]	@ (8004f9c <control_SW1+0x244>)
 8004eba:	701a      	strb	r2, [r3, #0]
 8004ebc:	4a38      	ldr	r2, [pc, #224]	@ (8004fa0 <control_SW1+0x248>)
 8004ebe:	6011      	str	r1, [r2, #0]
    if(suma1==7) {suma1=8; valor_Encoder = 12.0;}
 8004ec0:	781a      	ldrb	r2, [r3, #0]
 8004ec2:	2a07      	cmp	r2, #7
 8004ec4:	d135      	bne.n	8004f32 <control_SW1+0x1da>
 8004ec6:	3201      	adds	r2, #1
 8004ec8:	701a      	strb	r2, [r3, #0]
 8004eca:	4b35      	ldr	r3, [pc, #212]	@ (8004fa0 <control_SW1+0x248>)
 8004ecc:	4a35      	ldr	r2, [pc, #212]	@ (8004fa4 <control_SW1+0x24c>)
    if(suma1==11){suma1=0; valor_Encoder = 24.0;}
 8004ece:	601a      	str	r2, [r3, #0]
}
 8004ed0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			  if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 0 && mem1 == 0){mem1 = 1;}
 8004ed2:	2090      	movs	r0, #144	@ 0x90
 8004ed4:	0031      	movs	r1, r6
 8004ed6:	05c0      	lsls	r0, r0, #23
 8004ed8:	f001 fce6 	bl	80068a8 <HAL_GPIO_ReadPin>
 8004edc:	783b      	ldrb	r3, [r7, #0]
 8004ede:	4318      	orrs	r0, r3
 8004ee0:	b2c0      	uxtb	r0, r0
 8004ee2:	2800      	cmp	r0, #0
 8004ee4:	d100      	bne.n	8004ee8 <control_SW1+0x190>
 8004ee6:	703d      	strb	r5, [r7, #0]
			  if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 1 && mem1 == 1 && contSW1<=10){sumaSW1++; mem1 = 0; contSW1=0;}
 8004ee8:	2090      	movs	r0, #144	@ 0x90
 8004eea:	0031      	movs	r1, r6
 8004eec:	05c0      	lsls	r0, r0, #23
 8004eee:	f001 fcdb 	bl	80068a8 <HAL_GPIO_ReadPin>
 8004ef2:	4b2d      	ldr	r3, [pc, #180]	@ (8004fa8 <control_SW1+0x250>)
 8004ef4:	2801      	cmp	r0, #1
 8004ef6:	d10c      	bne.n	8004f12 <control_SW1+0x1ba>
 8004ef8:	783a      	ldrb	r2, [r7, #0]
 8004efa:	2a01      	cmp	r2, #1
 8004efc:	d109      	bne.n	8004f12 <control_SW1+0x1ba>
 8004efe:	4918      	ldr	r1, [pc, #96]	@ (8004f60 <control_SW1+0x208>)
 8004f00:	780a      	ldrb	r2, [r1, #0]
 8004f02:	2a0a      	cmp	r2, #10
 8004f04:	d805      	bhi.n	8004f12 <control_SW1+0x1ba>
 8004f06:	781a      	ldrb	r2, [r3, #0]
 8004f08:	3201      	adds	r2, #1
 8004f0a:	701a      	strb	r2, [r3, #0]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	703a      	strb	r2, [r7, #0]
 8004f10:	700a      	strb	r2, [r1, #0]
			  if(sumaSW1==1) {sumaSW1=0; OLED_Clear_DMA(); flagSW1=0;}
 8004f12:	781a      	ldrb	r2, [r3, #0]
 8004f14:	2a01      	cmp	r2, #1
 8004f16:	d1aa      	bne.n	8004e6e <control_SW1+0x116>
 8004f18:	2500      	movs	r5, #0
 8004f1a:	701d      	strb	r5, [r3, #0]
 8004f1c:	f7fe fe8e 	bl	8003c3c <OLED_Clear_DMA>
 8004f20:	7025      	strb	r5, [r4, #0]
 8004f22:	e7a4      	b.n	8004e6e <control_SW1+0x116>
    if(suma1==3) {suma1=4; valor_Encoder = 5.0; }
 8004f24:	2a03      	cmp	r2, #3
 8004f26:	d10c      	bne.n	8004f42 <control_SW1+0x1ea>
 8004f28:	3201      	adds	r2, #1
 8004f2a:	4920      	ldr	r1, [pc, #128]	@ (8004fac <control_SW1+0x254>)
 8004f2c:	701a      	strb	r2, [r3, #0]
 8004f2e:	4a1c      	ldr	r2, [pc, #112]	@ (8004fa0 <control_SW1+0x248>)
 8004f30:	6011      	str	r1, [r2, #0]
    if(suma1==9) {suma1=10;valor_Encoder = 15.0;}
 8004f32:	781a      	ldrb	r2, [r3, #0]
 8004f34:	2a09      	cmp	r2, #9
 8004f36:	d10b      	bne.n	8004f50 <control_SW1+0x1f8>
 8004f38:	3201      	adds	r2, #1
 8004f3a:	701a      	strb	r2, [r3, #0]
 8004f3c:	4b18      	ldr	r3, [pc, #96]	@ (8004fa0 <control_SW1+0x248>)
 8004f3e:	4a1c      	ldr	r2, [pc, #112]	@ (8004fb0 <control_SW1+0x258>)
 8004f40:	e7c5      	b.n	8004ece <control_SW1+0x176>
    if(suma1==5) {suma1=6; valor_Encoder = 9.0; }
 8004f42:	2a05      	cmp	r2, #5
 8004f44:	d1bc      	bne.n	8004ec0 <control_SW1+0x168>
 8004f46:	3201      	adds	r2, #1
 8004f48:	491a      	ldr	r1, [pc, #104]	@ (8004fb4 <control_SW1+0x25c>)
 8004f4a:	701a      	strb	r2, [r3, #0]
 8004f4c:	4a14      	ldr	r2, [pc, #80]	@ (8004fa0 <control_SW1+0x248>)
 8004f4e:	6011      	str	r1, [r2, #0]
    if(suma1==11){suma1=0; valor_Encoder = 24.0;}
 8004f50:	781a      	ldrb	r2, [r3, #0]
 8004f52:	2a0b      	cmp	r2, #11
 8004f54:	d1bc      	bne.n	8004ed0 <control_SW1+0x178>
 8004f56:	2200      	movs	r2, #0
 8004f58:	701a      	strb	r2, [r3, #0]
 8004f5a:	4b11      	ldr	r3, [pc, #68]	@ (8004fa0 <control_SW1+0x248>)
 8004f5c:	4a16      	ldr	r2, [pc, #88]	@ (8004fb8 <control_SW1+0x260>)
 8004f5e:	e7b6      	b.n	8004ece <control_SW1+0x176>
 8004f60:	2000063e 	.word	0x2000063e
 8004f64:	2000063a 	.word	0x2000063a
 8004f68:	2000063c 	.word	0x2000063c
 8004f6c:	20000758 	.word	0x20000758
 8004f70:	48001400 	.word	0x48001400
 8004f74:	0800e968 	.word	0x0800e968
 8004f78:	0800e975 	.word	0x0800e975
 8004f7c:	0800e982 	.word	0x0800e982
 8004f80:	0800e98f 	.word	0x0800e98f
 8004f84:	0800e99c 	.word	0x0800e99c
 8004f88:	0800e9a9 	.word	0x0800e9a9
 8004f8c:	0800e9b6 	.word	0x0800e9b6
 8004f90:	0800e9c3 	.word	0x0800e9c3
 8004f94:	20000637 	.word	0x20000637
 8004f98:	20000638 	.word	0x20000638
 8004f9c:	40533333 	.word	0x40533333
 8004fa0:	20000004 	.word	0x20000004
 8004fa4:	41400000 	.word	0x41400000
 8004fa8:	2000063f 	.word	0x2000063f
 8004fac:	40a00000 	.word	0x40a00000
 8004fb0:	41700000 	.word	0x41700000
 8004fb4:	41100000 	.word	0x41100000
 8004fb8:	41c00000 	.word	0x41c00000

08004fbc <control_SW2>:
    if(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == 0){
 8004fbc:	2180      	movs	r1, #128	@ 0x80
 8004fbe:	2090      	movs	r0, #144	@ 0x90
void control_SW2(void){
 8004fc0:	b570      	push	{r4, r5, r6, lr}
    if(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == 0){
 8004fc2:	00c9      	lsls	r1, r1, #3
 8004fc4:	05c0      	lsls	r0, r0, #23
 8004fc6:	f001 fc6f 	bl	80068a8 <HAL_GPIO_ReadPin>
 8004fca:	4c3d      	ldr	r4, [pc, #244]	@ (80050c0 <control_SW2+0x104>)
 8004fcc:	2800      	cmp	r0, #0
 8004fce:	d106      	bne.n	8004fde <control_SW2+0x22>
  	  contSW2++;
 8004fd0:	4a3c      	ldr	r2, [pc, #240]	@ (80050c4 <control_SW2+0x108>)
 8004fd2:	7813      	ldrb	r3, [r2, #0]
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	b2db      	uxtb	r3, r3
  	  if(contSW2>15){// 1.5seg aprox
 8004fd8:	2b0f      	cmp	r3, #15
 8004fda:	d854      	bhi.n	8005086 <control_SW2+0xca>
  	  contSW2++;
 8004fdc:	7013      	strb	r3, [r2, #0]
    if(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == 1 && contSW2>0){contSW2=0;}
 8004fde:	2180      	movs	r1, #128	@ 0x80
 8004fe0:	2090      	movs	r0, #144	@ 0x90
 8004fe2:	00c9      	lsls	r1, r1, #3
 8004fe4:	05c0      	lsls	r0, r0, #23
 8004fe6:	f001 fc5f 	bl	80068a8 <HAL_GPIO_ReadPin>
 8004fea:	2801      	cmp	r0, #1
 8004fec:	d105      	bne.n	8004ffa <control_SW2+0x3e>
 8004fee:	4b35      	ldr	r3, [pc, #212]	@ (80050c4 <control_SW2+0x108>)
 8004ff0:	781a      	ldrb	r2, [r3, #0]
 8004ff2:	2a00      	cmp	r2, #0
 8004ff4:	d001      	beq.n	8004ffa <control_SW2+0x3e>
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	701a      	strb	r2, [r3, #0]
    if(powerSupply==1){
 8004ffa:	7825      	ldrb	r5, [r4, #0]
 8004ffc:	2d01      	cmp	r5, #1
 8004ffe:	d11b      	bne.n	8005038 <control_SW2+0x7c>
  	  powerSupply=2;
 8005000:	2202      	movs	r2, #2
  	  OLED_Print_Text_DMA(3,100,2,"ON ");
 8005002:	4b31      	ldr	r3, [pc, #196]	@ (80050c8 <control_SW2+0x10c>)
 8005004:	2164      	movs	r1, #100	@ 0x64
 8005006:	2003      	movs	r0, #3
  	  powerSupply=2;
 8005008:	7022      	strb	r2, [r4, #0]
  	  OLED_Print_Text_DMA(3,100,2,"ON ");
 800500a:	f7fe fe77 	bl	8003cfc <OLED_Print_Text_DMA>
  	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, SET);
 800500e:	002a      	movs	r2, r5
 8005010:	2180      	movs	r1, #128	@ 0x80
 8005012:	482e      	ldr	r0, [pc, #184]	@ (80050cc <control_SW2+0x110>)
 8005014:	f001 fc4e 	bl	80068b4 <HAL_GPIO_WritePin>
  	  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, SET);
 8005018:	2180      	movs	r1, #128	@ 0x80
 800501a:	2090      	movs	r0, #144	@ 0x90
 800501c:	002a      	movs	r2, r5
 800501e:	0049      	lsls	r1, r1, #1
 8005020:	05c0      	lsls	r0, r0, #23
 8005022:	f001 fc47 	bl	80068b4 <HAL_GPIO_WritePin>
  	  HAL_Delay(6);//tiempo minimo que necesita para detectar la sobrecorriente al habilitar el XL6019
 8005026:	2006      	movs	r0, #6
 8005028:	f000 fecc 	bl	8005dc4 <HAL_Delay>
      if(flag_Exceed_CurrentLimit==1){
 800502c:	4b28      	ldr	r3, [pc, #160]	@ (80050d0 <control_SW2+0x114>)
 800502e:	781b      	ldrb	r3, [r3, #0]
 8005030:	2b01      	cmp	r3, #1
 8005032:	d12d      	bne.n	8005090 <control_SW2+0xd4>
    	  show_Exceed_CurrentLimit();
 8005034:	f7ff fca6 	bl	8004984 <show_Exceed_CurrentLimit>
    if(powerSupply==3 && flag_Exceed_CurrentLimit==1){
 8005038:	7823      	ldrb	r3, [r4, #0]
 800503a:	2b03      	cmp	r3, #3
 800503c:	d13e      	bne.n	80050bc <control_SW2+0x100>
 800503e:	4d24      	ldr	r5, [pc, #144]	@ (80050d0 <control_SW2+0x114>)
 8005040:	782b      	ldrb	r3, [r5, #0]
 8005042:	2b01      	cmp	r3, #1
 8005044:	d032      	beq.n	80050ac <control_SW2+0xf0>
    if(powerSupply==3 && flag_Exceed_CurrentLimit==0){
 8005046:	2b00      	cmp	r3, #0
 8005048:	d138      	bne.n	80050bc <control_SW2+0x100>
  	  powerSupply=0;
 800504a:	2500      	movs	r5, #0
  	  OLED_Print_Text_DMA(3,100,2,"OFF");
 800504c:	4b21      	ldr	r3, [pc, #132]	@ (80050d4 <control_SW2+0x118>)
 800504e:	2202      	movs	r2, #2
 8005050:	2164      	movs	r1, #100	@ 0x64
 8005052:	2003      	movs	r0, #3
  	  powerSupply=0;
 8005054:	7025      	strb	r5, [r4, #0]
  	  OLED_Print_Text_DMA(3,100,2,"OFF");
 8005056:	f7fe fe51 	bl	8003cfc <OLED_Print_Text_DMA>
  	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 800505a:	002a      	movs	r2, r5
 800505c:	2180      	movs	r1, #128	@ 0x80
 800505e:	481b      	ldr	r0, [pc, #108]	@ (80050cc <control_SW2+0x110>)
 8005060:	f001 fc28 	bl	80068b4 <HAL_GPIO_WritePin>
  	  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, RESET);
 8005064:	2180      	movs	r1, #128	@ 0x80
 8005066:	2090      	movs	r0, #144	@ 0x90
 8005068:	002a      	movs	r2, r5
 800506a:	0049      	lsls	r1, r1, #1
 800506c:	05c0      	lsls	r0, r0, #23
 800506e:	f001 fc21 	bl	80068b4 <HAL_GPIO_WritePin>
  	  PWM_set_Freq_DutyCycle(1000,50,100);
 8005072:	20fa      	movs	r0, #250	@ 0xfa
 8005074:	2264      	movs	r2, #100	@ 0x64
 8005076:	2132      	movs	r1, #50	@ 0x32
 8005078:	0080      	lsls	r0, r0, #2
 800507a:	f7ff fb27 	bl	80046cc <PWM_set_Freq_DutyCycle>
  	  ENCO=0;//ver si eliminar esta linea
 800507e:	2200      	movs	r2, #0
 8005080:	4b15      	ldr	r3, [pc, #84]	@ (80050d8 <control_SW2+0x11c>)
 8005082:	601a      	str	r2, [r3, #0]
}
 8005084:	e01a      	b.n	80050bc <control_SW2+0x100>
  		  powerSupply++;
 8005086:	7823      	ldrb	r3, [r4, #0]
  		  contSW2=0;
 8005088:	7010      	strb	r0, [r2, #0]
  		  powerSupply++;
 800508a:	3301      	adds	r3, #1
 800508c:	7023      	strb	r3, [r4, #0]
 800508e:	e7a6      	b.n	8004fde <control_SW2+0x22>
    	  PWM_set_Freq_DutyCycle(4000,50,100);
 8005090:	20fa      	movs	r0, #250	@ 0xfa
 8005092:	2264      	movs	r2, #100	@ 0x64
 8005094:	2132      	movs	r1, #50	@ 0x32
 8005096:	0100      	lsls	r0, r0, #4
 8005098:	f7ff fb18 	bl	80046cc <PWM_set_Freq_DutyCycle>
    	  ee_writeToRam(0, sizeof(float), (uint8_t*)&valor_Encoder);//escribo en al eeprom
 800509c:	2104      	movs	r1, #4
 800509e:	4a0f      	ldr	r2, [pc, #60]	@ (80050dc <control_SW2+0x120>)
 80050a0:	2000      	movs	r0, #0
 80050a2:	f7fe fff1 	bl	8004088 <ee_writeToRam>
    	  ee_commit();
 80050a6:	f7ff f805 	bl	80040b4 <ee_commit>
 80050aa:	e7c5      	b.n	8005038 <control_SW2+0x7c>
  	  powerSupply=0;
 80050ac:	2600      	movs	r6, #0
 80050ae:	7026      	strb	r6, [r4, #0]
  	  show_Exceed_CurrentLimit();
 80050b0:	f7ff fc68 	bl	8004984 <show_Exceed_CurrentLimit>
    if(powerSupply==3 && flag_Exceed_CurrentLimit==0){
 80050b4:	7823      	ldrb	r3, [r4, #0]
  	  flag_Exceed_CurrentLimit=0;
 80050b6:	702e      	strb	r6, [r5, #0]
    if(powerSupply==3 && flag_Exceed_CurrentLimit==0){
 80050b8:	2b03      	cmp	r3, #3
 80050ba:	d0c6      	beq.n	800504a <control_SW2+0x8e>
}
 80050bc:	bd70      	pop	{r4, r5, r6, pc}
 80050be:	46c0      	nop			@ (mov r8, r8)
 80050c0:	2000063c 	.word	0x2000063c
 80050c4:	2000063d 	.word	0x2000063d
 80050c8:	0800e8d9 	.word	0x0800e8d9
 80050cc:	48001400 	.word	0x48001400
 80050d0:	20000635 	.word	0x20000635
 80050d4:	0800e945 	.word	0x0800e945
 80050d8:	20000640 	.word	0x20000640
 80050dc:	20000004 	.word	0x20000004

080050e0 <main>:
{
 80050e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050e2:	b0a1      	sub	sp, #132	@ 0x84
  HAL_Init();
 80050e4:	f000 fe4c 	bl	8005d80 <HAL_Init>
  SystemClock_Config();
 80050e8:	f7fe fff4 	bl	80040d4 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050ec:	2214      	movs	r2, #20
 80050ee:	2100      	movs	r1, #0
 80050f0:	a818      	add	r0, sp, #96	@ 0x60
 80050f2:	f004 fb69 	bl	80097c8 <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80050f6:	2280      	movs	r2, #128	@ 0x80
 80050f8:	4dcf      	ldr	r5, [pc, #828]	@ (8005438 <main+0x358>)
 80050fa:	03d2      	lsls	r2, r2, #15
 80050fc:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 80050fe:	2680      	movs	r6, #128	@ 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005100:	4313      	orrs	r3, r2
 8005102:	616b      	str	r3, [r5, #20]
 8005104:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8005106:	2090      	movs	r0, #144	@ 0x90
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005108:	4013      	ands	r3, r2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800510a:	2280      	movs	r2, #128	@ 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800510c:	9308      	str	r3, [sp, #32]
 800510e:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005110:	696b      	ldr	r3, [r5, #20]
 8005112:	0292      	lsls	r2, r2, #10
 8005114:	4313      	orrs	r3, r2
 8005116:	616b      	str	r3, [r5, #20]
 8005118:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 800511a:	0076      	lsls	r6, r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800511c:	4013      	ands	r3, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800511e:	2280      	movs	r2, #128	@ 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005120:	9309      	str	r3, [sp, #36]	@ 0x24
 8005122:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005124:	696b      	ldr	r3, [r5, #20]
 8005126:	02d2      	lsls	r2, r2, #11
 8005128:	4313      	orrs	r3, r2
 800512a:	616b      	str	r3, [r5, #20]
 800512c:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 800512e:	0031      	movs	r1, r6
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005130:	4013      	ands	r3, r2
 8005132:	930a      	str	r3, [sp, #40]	@ 0x28
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8005134:	2200      	movs	r2, #0
 8005136:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005138:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 800513a:	f001 fbbb 	bl	80068b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 800513e:	2200      	movs	r2, #0
 8005140:	21c0      	movs	r1, #192	@ 0xc0
 8005142:	48be      	ldr	r0, [pc, #760]	@ (800543c <main+0x35c>)
 8005144:	f001 fbb6 	bl	80068b4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = stateCharger_Pin;
 8005148:	2380      	movs	r3, #128	@ 0x80
 800514a:	00db      	lsls	r3, r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800514c:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = stateCharger_Pin;
 800514e:	9318      	str	r3, [sp, #96]	@ 0x60
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005150:	2302      	movs	r3, #2
  HAL_GPIO_Init(stateCharger_GPIO_Port, &GPIO_InitStruct);
 8005152:	48bb      	ldr	r0, [pc, #748]	@ (8005440 <main+0x360>)
 8005154:	a918      	add	r1, sp, #96	@ 0x60
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005156:	931a      	str	r3, [sp, #104]	@ 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005158:	9419      	str	r4, [sp, #100]	@ 0x64
  HAL_GPIO_Init(stateCharger_GPIO_Port, &GPIO_InitStruct);
 800515a:	f001 faed 	bl	8006738 <HAL_GPIO_Init>
  HAL_GPIO_Init(EN_XL6019_GPIO_Port, &GPIO_InitStruct);
 800515e:	2090      	movs	r0, #144	@ 0x90
  GPIO_InitStruct.Pin = EN_XL6019_Pin;
 8005160:	9618      	str	r6, [sp, #96]	@ 0x60
  HAL_GPIO_Init(EN_XL6019_GPIO_Port, &GPIO_InitStruct);
 8005162:	a918      	add	r1, sp, #96	@ 0x60
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005164:	3eff      	subs	r6, #255	@ 0xff
  HAL_GPIO_Init(EN_XL6019_GPIO_Port, &GPIO_InitStruct);
 8005166:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005168:	9619      	str	r6, [sp, #100]	@ 0x64
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800516a:	941a      	str	r4, [sp, #104]	@ 0x68
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800516c:	941b      	str	r4, [sp, #108]	@ 0x6c
  HAL_GPIO_Init(EN_XL6019_GPIO_Port, &GPIO_InitStruct);
 800516e:	f001 fae3 	bl	8006738 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8005172:	23c0      	movs	r3, #192	@ 0xc0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005174:	2090      	movs	r0, #144	@ 0x90
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8005176:	00db      	lsls	r3, r3, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005178:	a918      	add	r1, sp, #96	@ 0x60
 800517a:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 800517c:	9318      	str	r3, [sp, #96]	@ 0x60
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800517e:	9419      	str	r4, [sp, #100]	@ 0x64
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005180:	961a      	str	r6, [sp, #104]	@ 0x68
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005182:	f001 fad9 	bl	8006738 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8005186:	23c0      	movs	r3, #192	@ 0xc0
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005188:	48ac      	ldr	r0, [pc, #688]	@ (800543c <main+0x35c>)
 800518a:	a918      	add	r1, sp, #96	@ 0x60
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 800518c:	9318      	str	r3, [sp, #96]	@ 0x60
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800518e:	9619      	str	r6, [sp, #100]	@ 0x64
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005190:	941a      	str	r4, [sp, #104]	@ 0x68
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005192:	941b      	str	r4, [sp, #108]	@ 0x6c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005194:	f001 fad0 	bl	8006738 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005198:	2388      	movs	r3, #136	@ 0x88
 800519a:	035b      	lsls	r3, r3, #13
 800519c:	9319      	str	r3, [sp, #100]	@ 0x64
  GPIO_InitStruct.Pin = INT_OVER_CURRENT_Pin;
 800519e:	2710      	movs	r7, #16
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80051a0:	2302      	movs	r3, #2
  HAL_GPIO_Init(INT_OVER_CURRENT_GPIO_Port, &GPIO_InitStruct);
 80051a2:	48a7      	ldr	r0, [pc, #668]	@ (8005440 <main+0x360>)
 80051a4:	a918      	add	r1, sp, #96	@ 0x60
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80051a6:	931a      	str	r3, [sp, #104]	@ 0x68
  GPIO_InitStruct.Pin = INT_OVER_CURRENT_Pin;
 80051a8:	9718      	str	r7, [sp, #96]	@ 0x60
  HAL_GPIO_Init(INT_OVER_CURRENT_GPIO_Port, &GPIO_InitStruct);
 80051aa:	f001 fac5 	bl	8006738 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CLK_Pin|DT_Pin|SW_Pin;
 80051ae:	23e0      	movs	r3, #224	@ 0xe0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051b0:	48a3      	ldr	r0, [pc, #652]	@ (8005440 <main+0x360>)
 80051b2:	a918      	add	r1, sp, #96	@ 0x60
  GPIO_InitStruct.Pin = CLK_Pin|DT_Pin|SW_Pin;
 80051b4:	9318      	str	r3, [sp, #96]	@ 0x60
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80051b6:	9419      	str	r4, [sp, #100]	@ 0x64
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80051b8:	961a      	str	r6, [sp, #104]	@ 0x68
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051ba:	f001 fabd 	bl	8006738 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80051be:	0022      	movs	r2, r4
 80051c0:	0021      	movs	r1, r4
 80051c2:	2007      	movs	r0, #7
 80051c4:	f000 ffb2 	bl	800612c <HAL_NVIC_SetPriority>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80051c8:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80051ca:	0021      	movs	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80051cc:	4333      	orrs	r3, r6
 80051ce:	616b      	str	r3, [r5, #20]
 80051d0:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80051d2:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80051d4:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80051d6:	200a      	movs	r0, #10
  __HAL_RCC_DMA1_CLK_ENABLE();
 80051d8:	9307      	str	r3, [sp, #28]
 80051da:	9b07      	ldr	r3, [sp, #28]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80051dc:	f000 ffa6 	bl	800612c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80051e0:	200a      	movs	r0, #10
 80051e2:	f000 ffcd 	bl	8006180 <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 80051e6:	4d97      	ldr	r5, [pc, #604]	@ (8005444 <main+0x364>)
 80051e8:	4b97      	ldr	r3, [pc, #604]	@ (8005448 <main+0x368>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80051ea:	0028      	movs	r0, r5
  hi2c1.Instance = I2C1;
 80051ec:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x00700814;
 80051ee:	4b97      	ldr	r3, [pc, #604]	@ (800544c <main+0x36c>)
  hi2c1.Init.OwnAddress1 = 0;
 80051f0:	60ac      	str	r4, [r5, #8]
  hi2c1.Init.Timing = 0x00700814;
 80051f2:	606b      	str	r3, [r5, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80051f4:	60ee      	str	r6, [r5, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80051f6:	612c      	str	r4, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80051f8:	616c      	str	r4, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80051fa:	61ac      	str	r4, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80051fc:	61ec      	str	r4, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80051fe:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005200:	f001 fd22 	bl	8006c48 <HAL_I2C_Init>
 8005204:	0001      	movs	r1, r0
 8005206:	42a0      	cmp	r0, r4
 8005208:	d001      	beq.n	800520e <main+0x12e>
  __ASM volatile ("cpsid i" : : : "memory");
 800520a:	b672      	cpsid	i
  while (1)
 800520c:	e7fe      	b.n	800520c <main+0x12c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800520e:	0028      	movs	r0, r5
 8005210:	f002 fd1e 	bl	8007c50 <HAL_I2CEx_ConfigAnalogFilter>
 8005214:	1e01      	subs	r1, r0, #0
 8005216:	d001      	beq.n	800521c <main+0x13c>
 8005218:	b672      	cpsid	i
  while (1)
 800521a:	e7fe      	b.n	800521a <main+0x13a>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800521c:	0028      	movs	r0, r5
 800521e:	f002 fd3d 	bl	8007c9c <HAL_I2CEx_ConfigDigitalFilter>
 8005222:	1e01      	subs	r1, r0, #0
 8005224:	d001      	beq.n	800522a <main+0x14a>
 8005226:	b672      	cpsid	i
  while (1)
 8005228:	e7fe      	b.n	8005228 <main+0x148>
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(I2C_FASTMODEPLUS_I2C1);
 800522a:	4a89      	ldr	r2, [pc, #548]	@ (8005450 <main+0x370>)
 800522c:	4b89      	ldr	r3, [pc, #548]	@ (8005454 <main+0x374>)
 800522e:	6810      	ldr	r0, [r2, #0]
 8005230:	4303      	orrs	r3, r0
 8005232:	6013      	str	r3, [r2, #0]
  DAC_ChannelConfTypeDef sConfig = {0};
 8005234:	a818      	add	r0, sp, #96	@ 0x60
 8005236:	2208      	movs	r2, #8
 8005238:	f004 fac6 	bl	80097c8 <memset>
  hdac1.Instance = DAC;
 800523c:	4c86      	ldr	r4, [pc, #536]	@ (8005458 <main+0x378>)
 800523e:	4b87      	ldr	r3, [pc, #540]	@ (800545c <main+0x37c>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8005240:	0020      	movs	r0, r4
  hdac1.Instance = DAC;
 8005242:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8005244:	f000 ffd2 	bl	80061ec <HAL_DAC_Init>
 8005248:	1e02      	subs	r2, r0, #0
 800524a:	d001      	beq.n	8005250 <main+0x170>
 800524c:	b672      	cpsid	i
  while (1)
 800524e:	e7fe      	b.n	800524e <main+0x16e>
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8005250:	2304      	movs	r3, #4
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8005252:	9019      	str	r0, [sp, #100]	@ 0x64
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005254:	a918      	add	r1, sp, #96	@ 0x60
 8005256:	0020      	movs	r0, r4
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8005258:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800525a:	f000 fff8 	bl	800624e <HAL_DAC_ConfigChannel>
 800525e:	1e05      	subs	r5, r0, #0
 8005260:	d001      	beq.n	8005266 <main+0x186>
 8005262:	b672      	cpsid	i
  while (1)
 8005264:	e7fe      	b.n	8005264 <main+0x184>
  ADC_ChannelConfTypeDef sConfig = {0};
 8005266:	0001      	movs	r1, r0
 8005268:	220c      	movs	r2, #12
 800526a:	a818      	add	r0, sp, #96	@ 0x60
 800526c:	f004 faac 	bl	80097c8 <memset>
  hadc.Instance = ADC1;
 8005270:	4c7b      	ldr	r4, [pc, #492]	@ (8005460 <main+0x380>)
 8005272:	4b7c      	ldr	r3, [pc, #496]	@ (8005464 <main+0x384>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8005274:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 8005276:	6023      	str	r3, [r4, #0]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005278:	2304      	movs	r3, #4
 800527a:	6163      	str	r3, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800527c:	2380      	movs	r3, #128	@ 0x80
 800527e:	025b      	lsls	r3, r3, #9
 8005280:	61a3      	str	r3, [r4, #24]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005282:	23c2      	movs	r3, #194	@ 0xc2
 8005284:	33ff      	adds	r3, #255	@ 0xff
 8005286:	61e3      	str	r3, [r4, #28]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8005288:	1d63      	adds	r3, r4, #5
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800528a:	6065      	str	r5, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_8B;
 800528c:	60a7      	str	r7, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800528e:	60e5      	str	r5, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8005290:	6126      	str	r6, [r4, #16]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005292:	6225      	str	r5, [r4, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8005294:	77dd      	strb	r5, [r3, #31]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8005296:	62a6      	str	r6, [r4, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8005298:	f000 fdf6 	bl	8005e88 <HAL_ADC_Init>
 800529c:	2800      	cmp	r0, #0
 800529e:	d001      	beq.n	80052a4 <main+0x1c4>
 80052a0:	b672      	cpsid	i
  while (1)
 80052a2:	e7fe      	b.n	80052a2 <main+0x1c2>
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80052a4:	2680      	movs	r6, #128	@ 0x80
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 80052a6:	2306      	movs	r3, #6
  sConfig.Channel = ADC_CHANNEL_0;
 80052a8:	9018      	str	r0, [sp, #96]	@ 0x60
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80052aa:	0176      	lsls	r6, r6, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80052ac:	0020      	movs	r0, r4
 80052ae:	a918      	add	r1, sp, #96	@ 0x60
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80052b0:	9619      	str	r6, [sp, #100]	@ 0x64
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 80052b2:	931a      	str	r3, [sp, #104]	@ 0x68
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80052b4:	f000 feba 	bl	800602c <HAL_ADC_ConfigChannel>
 80052b8:	1e04      	subs	r4, r0, #0
 80052ba:	d001      	beq.n	80052c0 <main+0x1e0>
 80052bc:	b672      	cpsid	i
  while (1)
 80052be:	e7fe      	b.n	80052be <main+0x1de>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80052c0:	0001      	movs	r1, r0
 80052c2:	003a      	movs	r2, r7
 80052c4:	a80d      	add	r0, sp, #52	@ 0x34
 80052c6:	f004 fa7f 	bl	80097c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80052ca:	2208      	movs	r2, #8
 80052cc:	0021      	movs	r1, r4
 80052ce:	a80b      	add	r0, sp, #44	@ 0x2c
 80052d0:	f004 fa7a 	bl	80097c8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80052d4:	221c      	movs	r2, #28
 80052d6:	0021      	movs	r1, r4
 80052d8:	a811      	add	r0, sp, #68	@ 0x44
 80052da:	f004 fa75 	bl	80097c8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80052de:	2220      	movs	r2, #32
 80052e0:	0021      	movs	r1, r4
 80052e2:	a818      	add	r0, sp, #96	@ 0x60
 80052e4:	f004 fa70 	bl	80097c8 <memset>
  htim15.Instance = TIM15;
 80052e8:	4d5f      	ldr	r5, [pc, #380]	@ (8005468 <main+0x388>)
 80052ea:	4b60      	ldr	r3, [pc, #384]	@ (800546c <main+0x38c>)
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80052ec:	0028      	movs	r0, r5
  htim15.Instance = TIM15;
 80052ee:	602b      	str	r3, [r5, #0]
  htim15.Init.Prescaler = 24-1;
 80052f0:	2317      	movs	r3, #23
 80052f2:	606b      	str	r3, [r5, #4]
  htim15.Init.Period = 20000-1;
 80052f4:	4b5e      	ldr	r3, [pc, #376]	@ (8005470 <main+0x390>)
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052f6:	60ac      	str	r4, [r5, #8]
  htim15.Init.Period = 20000-1;
 80052f8:	60eb      	str	r3, [r5, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80052fa:	612c      	str	r4, [r5, #16]
  htim15.Init.RepetitionCounter = 0;
 80052fc:	616c      	str	r4, [r5, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80052fe:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8005300:	f003 fa18 	bl	8008734 <HAL_TIM_Base_Init>
 8005304:	2800      	cmp	r0, #0
 8005306:	d001      	beq.n	800530c <main+0x22c>
 8005308:	b672      	cpsid	i
  while (1)
 800530a:	e7fe      	b.n	800530a <main+0x22a>
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800530c:	0028      	movs	r0, r5
 800530e:	a90d      	add	r1, sp, #52	@ 0x34
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005310:	960d      	str	r6, [sp, #52]	@ 0x34
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8005312:	f003 fb0b 	bl	800892c <HAL_TIM_ConfigClockSource>
 8005316:	2800      	cmp	r0, #0
 8005318:	d001      	beq.n	800531e <main+0x23e>
 800531a:	b672      	cpsid	i
  while (1)
 800531c:	e7fe      	b.n	800531c <main+0x23c>
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800531e:	0028      	movs	r0, r5
 8005320:	f003 fa30 	bl	8008784 <HAL_TIM_PWM_Init>
 8005324:	2800      	cmp	r0, #0
 8005326:	d001      	beq.n	800532c <main+0x24c>
 8005328:	b672      	cpsid	i
  while (1)
 800532a:	e7fe      	b.n	800532a <main+0x24a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800532c:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800532e:	0028      	movs	r0, r5
 8005330:	a90b      	add	r1, sp, #44	@ 0x2c
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005332:	930b      	str	r3, [sp, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005334:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8005336:	f003 fc4f 	bl	8008bd8 <HAL_TIMEx_MasterConfigSynchronization>
 800533a:	1e02      	subs	r2, r0, #0
 800533c:	d001      	beq.n	8005342 <main+0x262>
 800533e:	b672      	cpsid	i
  while (1)
 8005340:	e7fe      	b.n	8005340 <main+0x260>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005342:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 8005344:	9012      	str	r0, [sp, #72]	@ 0x48
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005346:	9013      	str	r0, [sp, #76]	@ 0x4c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005348:	9014      	str	r0, [sp, #80]	@ 0x50
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800534a:	9015      	str	r0, [sp, #84]	@ 0x54
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800534c:	9016      	str	r0, [sp, #88]	@ 0x58
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800534e:	9017      	str	r0, [sp, #92]	@ 0x5c
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005350:	a911      	add	r1, sp, #68	@ 0x44
 8005352:	0028      	movs	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005354:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005356:	f003 fa7d 	bl	8008854 <HAL_TIM_PWM_ConfigChannel>
 800535a:	2800      	cmp	r0, #0
 800535c:	d001      	beq.n	8005362 <main+0x282>
 800535e:	b672      	cpsid	i
  while (1)
 8005360:	e7fe      	b.n	8005360 <main+0x280>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005362:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005364:	9018      	str	r0, [sp, #96]	@ 0x60
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005366:	9019      	str	r0, [sp, #100]	@ 0x64
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005368:	901a      	str	r0, [sp, #104]	@ 0x68
  sBreakDeadTimeConfig.DeadTime = 0;
 800536a:	901b      	str	r0, [sp, #108]	@ 0x6c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800536c:	901c      	str	r0, [sp, #112]	@ 0x70
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800536e:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005370:	901f      	str	r0, [sp, #124]	@ 0x7c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8005372:	a918      	add	r1, sp, #96	@ 0x60
 8005374:	0028      	movs	r0, r5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005376:	931d      	str	r3, [sp, #116]	@ 0x74
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8005378:	f003 fc60 	bl	8008c3c <HAL_TIMEx_ConfigBreakDeadTime>
 800537c:	1e04      	subs	r4, r0, #0
 800537e:	d001      	beq.n	8005384 <main+0x2a4>
 8005380:	b672      	cpsid	i
  while (1)
 8005382:	e7fe      	b.n	8005382 <main+0x2a2>
  HAL_TIM_MspPostInit(&htim15);
 8005384:	0028      	movs	r0, r5
 8005386:	f000 fbe1 	bl	8005b4c <HAL_TIM_MspPostInit>
  htim14.Instance = TIM14;
 800538a:	4f3a      	ldr	r7, [pc, #232]	@ (8005474 <main+0x394>)
 800538c:	4b3a      	ldr	r3, [pc, #232]	@ (8005478 <main+0x398>)
  htim14.Init.Prescaler = 48000-1;
 800538e:	4d3b      	ldr	r5, [pc, #236]	@ (800547c <main+0x39c>)
  htim14.Instance = TIM14;
 8005390:	603b      	str	r3, [r7, #0]
  htim14.Init.Period = 5-1;
 8005392:	2304      	movs	r3, #4
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8005394:	0038      	movs	r0, r7
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005396:	60bc      	str	r4, [r7, #8]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005398:	613c      	str	r4, [r7, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800539a:	61bc      	str	r4, [r7, #24]
  htim14.Init.Prescaler = 48000-1;
 800539c:	607d      	str	r5, [r7, #4]
  htim14.Init.Period = 5-1;
 800539e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80053a0:	f003 f9c8 	bl	8008734 <HAL_TIM_Base_Init>
 80053a4:	1e04      	subs	r4, r0, #0
 80053a6:	d001      	beq.n	80053ac <main+0x2cc>
 80053a8:	b672      	cpsid	i
  while (1)
 80053aa:	e7fe      	b.n	80053aa <main+0x2ca>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053ac:	2208      	movs	r2, #8
 80053ae:	0001      	movs	r1, r0
 80053b0:	a818      	add	r0, sp, #96	@ 0x60
 80053b2:	f004 fa09 	bl	80097c8 <memset>
  htim6.Instance = TIM6;
 80053b6:	4b32      	ldr	r3, [pc, #200]	@ (8005480 <main+0x3a0>)
 80053b8:	9305      	str	r3, [sp, #20]
 80053ba:	9a05      	ldr	r2, [sp, #20]
 80053bc:	4b31      	ldr	r3, [pc, #196]	@ (8005484 <main+0x3a4>)
  htim6.Init.Prescaler = 0;
 80053be:	6054      	str	r4, [r2, #4]
  htim6.Instance = TIM6;
 80053c0:	6013      	str	r3, [r2, #0]
  htim6.Init.Period = 32000;
 80053c2:	23fa      	movs	r3, #250	@ 0xfa
 80053c4:	01db      	lsls	r3, r3, #7
 80053c6:	60d3      	str	r3, [r2, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80053c8:	0013      	movs	r3, r2
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053ca:	6094      	str	r4, [r2, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80053cc:	2280      	movs	r2, #128	@ 0x80
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80053ce:	0018      	movs	r0, r3
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80053d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80053d2:	f003 f9af 	bl	8008734 <HAL_TIM_Base_Init>
 80053d6:	2800      	cmp	r0, #0
 80053d8:	d001      	beq.n	80053de <main+0x2fe>
 80053da:	b672      	cpsid	i
  while (1)
 80053dc:	e7fe      	b.n	80053dc <main+0x2fc>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80053de:	2320      	movs	r3, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80053e0:	9019      	str	r0, [sp, #100]	@ 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80053e2:	a918      	add	r1, sp, #96	@ 0x60
 80053e4:	9805      	ldr	r0, [sp, #20]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80053e6:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80053e8:	f003 fbf6 	bl	8008bd8 <HAL_TIMEx_MasterConfigSynchronization>
 80053ec:	2800      	cmp	r0, #0
 80053ee:	d001      	beq.n	80053f4 <main+0x314>
 80053f0:	b672      	cpsid	i
  while (1)
 80053f2:	e7fe      	b.n	80053f2 <main+0x312>
  htim16.Instance = TIM16;
 80053f4:	4c24      	ldr	r4, [pc, #144]	@ (8005488 <main+0x3a8>)
 80053f6:	4b25      	ldr	r3, [pc, #148]	@ (800548c <main+0x3ac>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053f8:	60a0      	str	r0, [r4, #8]
  htim16.Instance = TIM16;
 80053fa:	6023      	str	r3, [r4, #0]
  htim16.Init.Period = 1000-1;
 80053fc:	4b24      	ldr	r3, [pc, #144]	@ (8005490 <main+0x3b0>)
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053fe:	6120      	str	r0, [r4, #16]
  htim16.Init.RepetitionCounter = 0;
 8005400:	6160      	str	r0, [r4, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005402:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8005404:	0020      	movs	r0, r4
  htim16.Init.Prescaler = 48000-1;
 8005406:	6065      	str	r5, [r4, #4]
  htim16.Init.Period = 1000-1;
 8005408:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800540a:	f003 f993 	bl	8008734 <HAL_TIM_Base_Init>
 800540e:	2800      	cmp	r0, #0
 8005410:	d001      	beq.n	8005416 <main+0x336>
 8005412:	b672      	cpsid	i
  while (1)
 8005414:	e7fe      	b.n	8005414 <main+0x334>
  htim17.Instance = TIM17;
 8005416:	4e1f      	ldr	r6, [pc, #124]	@ (8005494 <main+0x3b4>)
 8005418:	4b1f      	ldr	r3, [pc, #124]	@ (8005498 <main+0x3b8>)
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800541a:	60b0      	str	r0, [r6, #8]
  htim17.Instance = TIM17;
 800541c:	6033      	str	r3, [r6, #0]
  htim17.Init.Period = 100-1;
 800541e:	2363      	movs	r3, #99	@ 0x63
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005420:	6130      	str	r0, [r6, #16]
  htim17.Init.RepetitionCounter = 0;
 8005422:	6170      	str	r0, [r6, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005424:	61b0      	str	r0, [r6, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8005426:	0030      	movs	r0, r6
  htim17.Init.Prescaler = 48000-1;
 8005428:	6075      	str	r5, [r6, #4]
  htim17.Init.Period = 100-1;
 800542a:	60f3      	str	r3, [r6, #12]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800542c:	f003 f982 	bl	8008734 <HAL_TIM_Base_Init>
 8005430:	1e05      	subs	r5, r0, #0
 8005432:	d033      	beq.n	800549c <main+0x3bc>
 8005434:	b672      	cpsid	i
  while (1)
 8005436:	e7fe      	b.n	8005436 <main+0x356>
 8005438:	40021000 	.word	0x40021000
 800543c:	48001400 	.word	0x48001400
 8005440:	48000400 	.word	0x48000400
 8005444:	2000082c 	.word	0x2000082c
 8005448:	40005400 	.word	0x40005400
 800544c:	00700814 	.word	0x00700814
 8005450:	40010000 	.word	0x40010000
 8005454:	aaaa0100 	.word	0xaaaa0100
 8005458:	200008c4 	.word	0x200008c4
 800545c:	40007400 	.word	0x40007400
 8005460:	200008d8 	.word	0x200008d8
 8005464:	40012400 	.word	0x40012400
 8005468:	20000710 	.word	0x20000710
 800546c:	40014000 	.word	0x40014000
 8005470:	00004e1f 	.word	0x00004e1f
 8005474:	20000758 	.word	0x20000758
 8005478:	40002000 	.word	0x40002000
 800547c:	0000bb7f 	.word	0x0000bb7f
 8005480:	200007a0 	.word	0x200007a0
 8005484:	40001000 	.word	0x40001000
 8005488:	200006c8 	.word	0x200006c8
 800548c:	40014400 	.word	0x40014400
 8005490:	000003e7 	.word	0x000003e7
 8005494:	20000680 	.word	0x20000680
 8005498:	40014800 	.word	0x40014800
  ee_read(0, sizeof(float), (uint8_t*)&valor_Encoder);//leo el valor de la eeprom
 800549c:	2104      	movs	r1, #4
 800549e:	4ad1      	ldr	r2, [pc, #836]	@ (80057e4 <main+0x704>)
 80054a0:	f7fe fd56 	bl	8003f50 <ee_read>
  OLED_Init_DMA();
 80054a4:	f7fe fbf6 	bl	8003c94 <OLED_Init_DMA>
  OLED_Imagen_Small_DMA(2,0, AM_INTRO, 128, 64);
 80054a8:	2340      	movs	r3, #64	@ 0x40
 80054aa:	0029      	movs	r1, r5
 80054ac:	2002      	movs	r0, #2
 80054ae:	4ace      	ldr	r2, [pc, #824]	@ (80057e8 <main+0x708>)
 80054b0:	9300      	str	r3, [sp, #0]
 80054b2:	18db      	adds	r3, r3, r3
 80054b4:	f7fe fccc 	bl	8003e50 <OLED_Imagen_Small_DMA>
  OLED_Print_Text_DMA(1,0,1,"Designed by G. Anglas");
 80054b8:	2201      	movs	r2, #1
 80054ba:	0029      	movs	r1, r5
 80054bc:	0010      	movs	r0, r2
 80054be:	4bcb      	ldr	r3, [pc, #812]	@ (80057ec <main+0x70c>)
 80054c0:	f7fe fc1c 	bl	8003cfc <OLED_Print_Text_DMA>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, SET);
 80054c4:	2201      	movs	r2, #1
 80054c6:	2180      	movs	r1, #128	@ 0x80
 80054c8:	48c9      	ldr	r0, [pc, #804]	@ (80057f0 <main+0x710>)
 80054ca:	f001 f9f3 	bl	80068b4 <HAL_GPIO_WritePin>
  while(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin));
 80054ce:	2180      	movs	r1, #128	@ 0x80
 80054d0:	2090      	movs	r0, #144	@ 0x90
 80054d2:	00c9      	lsls	r1, r1, #3
 80054d4:	05c0      	lsls	r0, r0, #23
 80054d6:	f001 f9e7 	bl	80068a8 <HAL_GPIO_ReadPin>
 80054da:	1e05      	subs	r5, r0, #0
 80054dc:	d1f7      	bne.n	80054ce <main+0x3ee>
  OLED_Clear_DMA();
 80054de:	f7fe fbad 	bl	8003c3c <OLED_Clear_DMA>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 80054e2:	48c3      	ldr	r0, [pc, #780]	@ (80057f0 <main+0x710>)
 80054e4:	002a      	movs	r2, r5
 80054e6:	2180      	movs	r1, #128	@ 0x80
 80054e8:	f001 f9e4 	bl	80068b4 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 80054ec:	20c8      	movs	r0, #200	@ 0xc8
 80054ee:	f000 fc69 	bl	8005dc4 <HAL_Delay>
  while(flagMode==0){
 80054f2:	4bc0      	ldr	r3, [pc, #768]	@ (80057f4 <main+0x714>)
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d100      	bne.n	80054fc <main+0x41c>
 80054fa:	e0a3      	b.n	8005644 <main+0x564>
  HAL_TIM_Base_Start_IT(&htim14);//encoder
 80054fc:	0038      	movs	r0, r7
 80054fe:	f002 ffdf 	bl	80084c0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);//dac_dma
 8005502:	9805      	ldr	r0, [sp, #20]
 8005504:	f002 ffdc 	bl	80084c0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim16);//icono de bateria
 8005508:	0020      	movs	r0, r4
 800550a:	f002 ffd9 	bl	80084c0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim17);//todos los datos del oled
 800550e:	0030      	movs	r0, r6
 8005510:	f002 ffd6 	bl	80084c0 <HAL_TIM_Base_Start_IT>
  OLED_Clear_DMA();
 8005514:	f7fe fb92 	bl	8003c3c <OLED_Clear_DMA>
  INA226_Init_DMA(3.2768,25,AVG_64,T_Vbus_1_1ms,T_Vshunt_1_1ms,MODE_SHUNT_BUS_CONTINUOUS);
 8005518:	2307      	movs	r3, #7
 800551a:	9302      	str	r3, [sp, #8]
 800551c:	3b03      	subs	r3, #3
 800551e:	9301      	str	r3, [sp, #4]
 8005520:	9300      	str	r3, [sp, #0]
 8005522:	2219      	movs	r2, #25
 8005524:	48b4      	ldr	r0, [pc, #720]	@ (80057f8 <main+0x718>)
 8005526:	49b5      	ldr	r1, [pc, #724]	@ (80057fc <main+0x71c>)
 8005528:	3b01      	subs	r3, #1
 800552a:	f7fe f941 	bl	80037b0 <INA226_Init_DMA>
  switch(activate_Protec_Current){//proteccion ENABLE
 800552e:	4eb4      	ldr	r6, [pc, #720]	@ (8005800 <main+0x720>)
 8005530:	4cb4      	ldr	r4, [pc, #720]	@ (8005804 <main+0x724>)
 8005532:	7835      	ldrb	r5, [r6, #0]
 8005534:	2d01      	cmp	r5, #1
 8005536:	d100      	bne.n	800553a <main+0x45a>
 8005538:	e123      	b.n	8005782 <main+0x6a2>
 800553a:	2d02      	cmp	r5, #2
 800553c:	d100      	bne.n	8005540 <main+0x460>
 800553e:	e124      	b.n	800578a <main+0x6aa>
 8005540:	2d00      	cmp	r5, #0
 8005542:	d103      	bne.n	800554c <main+0x46c>
  	case 0: INA226_Mode_pinAlert_DMA(SHUNT_VOLTAGE_OVER);
 8005544:	48b0      	ldr	r0, [pc, #704]	@ (8005808 <main+0x728>)
 8005546:	f7fe fa59 	bl	80039fc <INA226_Mode_pinAlert_DMA>
	  	  	flagInicio=1;//bandera para no entrar a la condicion donde habilita las interrupciones
 800554a:	7025      	strb	r5, [r4, #0]
  OLED_Print_Text_DMA(3,100,2,"OFF");
 800554c:	2202      	movs	r2, #2
 800554e:	2164      	movs	r1, #100	@ 0x64
 8005550:	2003      	movs	r0, #3
 8005552:	4bae      	ldr	r3, [pc, #696]	@ (800580c <main+0x72c>)
 8005554:	f7fe fbd2 	bl	8003cfc <OLED_Print_Text_DMA>
  OLED_Print_Text_DMA(5,104,1,"1.0");
 8005558:	2201      	movs	r2, #1
 800555a:	2168      	movs	r1, #104	@ 0x68
 800555c:	2005      	movs	r0, #5
 800555e:	4bac      	ldr	r3, [pc, #688]	@ (8005810 <main+0x730>)
 8005560:	f7fe fbcc 	bl	8003cfc <OLED_Print_Text_DMA>
  OLED_Print_Text_DMA(2,0,3,"0.0V ");
 8005564:	2203      	movs	r2, #3
 8005566:	2100      	movs	r1, #0
 8005568:	2002      	movs	r0, #2
 800556a:	4baa      	ldr	r3, [pc, #680]	@ (8005814 <main+0x734>)
 800556c:	f7fe fbc6 	bl	8003cfc <OLED_Print_Text_DMA>
  OLED_Print_Text_DMA(6,25,2,"   0mA");
 8005570:	2202      	movs	r2, #2
 8005572:	2119      	movs	r1, #25
 8005574:	2006      	movs	r0, #6
 8005576:	4ba8      	ldr	r3, [pc, #672]	@ (8005818 <main+0x738>)
 8005578:	f7fe fbc0 	bl	8003cfc <OLED_Print_Text_DMA>
  OLED_Print_Text_DMA(7,96,1,"0.0W ");
 800557c:	2201      	movs	r2, #1
 800557e:	2160      	movs	r1, #96	@ 0x60
 8005580:	2007      	movs	r0, #7
 8005582:	4ba6      	ldr	r3, [pc, #664]	@ (800581c <main+0x73c>)
 8005584:	f7fe fbba 	bl	8003cfc <OLED_Print_Text_DMA>
	  update_Data_on_Display();
 8005588:	f7ff fa98 	bl	8004abc <update_Data_on_Display>
	  control_SW();
 800558c:	f7ff fb70 	bl	8004c70 <control_SW>
      switch(activate_Protec_Current){
 8005590:	7833      	ldrb	r3, [r6, #0]
 8005592:	2b01      	cmp	r3, #1
 8005594:	d100      	bne.n	8005598 <main+0x4b8>
 8005596:	e104      	b.n	80057a2 <main+0x6c2>
 8005598:	2b02      	cmp	r3, #2
 800559a:	d100      	bne.n	800559e <main+0x4be>
 800559c:	e108      	b.n	80057b0 <main+0x6d0>
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d101      	bne.n	80055a6 <main+0x4c6>
      	case 0: _cut_CurrenteLimit_ON = cut_CurrenteLimit_ON();//proteccion ENABLE:corte automatico por limite de corriente fija establecida
 80055a2:	f7ff f937 	bl	8004814 <cut_CurrenteLimit_ON>
      control_SW2();
 80055a6:	f7ff fd09 	bl	8004fbc <control_SW2>
      if(activate_Protec_Current<2){
 80055aa:	7833      	ldrb	r3, [r6, #0]
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d801      	bhi.n	80055b4 <main+0x4d4>
    	  control_SW1();
 80055b0:	f7ff fbd2 	bl	8004d58 <control_SW1>
      voltage = INA226_Vbus_DMA();
 80055b4:	f7fe f978 	bl	80038a8 <INA226_Vbus_DMA>
 80055b8:	4b99      	ldr	r3, [pc, #612]	@ (8005820 <main+0x740>)
 80055ba:	6018      	str	r0, [r3, #0]
      current = INA226_Current_DMA();
 80055bc:	f7fe f9a0 	bl	8003900 <INA226_Current_DMA>
 80055c0:	4b98      	ldr	r3, [pc, #608]	@ (8005824 <main+0x744>)
 80055c2:	6018      	str	r0, [r3, #0]
      calculate_value_dac_12bits();
 80055c4:	f7ff fb0c 	bl	8004be0 <calculate_value_dac_12bits>
      Control_Estabilizar();
 80055c8:	f7fe fe8e 	bl	80042e8 <Control_Estabilizar>
      medirVoltageBattery();
 80055cc:	f7ff fad0 	bl	8004b70 <medirVoltageBattery>
      if(timerShowAllData>=7){//cada x * 100ms
 80055d0:	4d95      	ldr	r5, [pc, #596]	@ (8005828 <main+0x748>)
 80055d2:	882b      	ldrh	r3, [r5, #0]
 80055d4:	2b06      	cmp	r3, #6
 80055d6:	d907      	bls.n	80055e8 <main+0x508>
    	  medirVoltage();
 80055d8:	f7fe fdea 	bl	80041b0 <medirVoltage>
		  medirCorriente();
 80055dc:	f7fe fe38 	bl	8004250 <medirCorriente>
		  medirPotencia();
 80055e0:	f7fe fe5c 	bl	800429c <medirPotencia>
		  timerShowAllData=0;
 80055e4:	2300      	movs	r3, #0
 80055e6:	802b      	strh	r3, [r5, #0]
      if(timerShowIconBattery>=1){//cada x * 1s
 80055e8:	4f90      	ldr	r7, [pc, #576]	@ (800582c <main+0x74c>)
 80055ea:	883b      	ldrh	r3, [r7, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d01c      	beq.n	800562a <main+0x54a>
    	  if(HAL_GPIO_ReadPin(stateCharger_GPIO_Port, stateCharger_Pin)==0){
 80055f0:	2180      	movs	r1, #128	@ 0x80
 80055f2:	488f      	ldr	r0, [pc, #572]	@ (8005830 <main+0x750>)
 80055f4:	00c9      	lsls	r1, r1, #3
 80055f6:	f001 f957 	bl	80068a8 <HAL_GPIO_ReadPin>
 80055fa:	2800      	cmp	r0, #0
 80055fc:	d000      	beq.n	8005600 <main+0x520>
 80055fe:	e0db      	b.n	80057b8 <main+0x6d8>
    		  medirCargaBateria();
 8005600:	f7ff f890 	bl	8004724 <medirCargaBateria>
          sprintf(buff,"%2.1fV",Vbat);
 8005604:	4b8b      	ldr	r3, [pc, #556]	@ (8005834 <main+0x754>)
 8005606:	6818      	ldr	r0, [r3, #0]
 8005608:	f7fd ff9e 	bl	8003548 <__aeabi_f2d>
 800560c:	4d8a      	ldr	r5, [pc, #552]	@ (8005838 <main+0x758>)
 800560e:	0002      	movs	r2, r0
 8005610:	000b      	movs	r3, r1
 8005612:	0028      	movs	r0, r5
 8005614:	4989      	ldr	r1, [pc, #548]	@ (800583c <main+0x75c>)
 8005616:	f004 f869 	bl	80096ec <siprintf>
          OLED_Print_Text_DMA(2,98,1,buff);
 800561a:	002b      	movs	r3, r5
 800561c:	2201      	movs	r2, #1
 800561e:	2162      	movs	r1, #98	@ 0x62
 8005620:	2002      	movs	r0, #2
 8005622:	f7fe fb6b 	bl	8003cfc <OLED_Print_Text_DMA>
    	  timerShowIconBattery=0;
 8005626:	2300      	movs	r3, #0
 8005628:	803b      	strh	r3, [r7, #0]
	  if(flagInicio==0){
 800562a:	7825      	ldrb	r5, [r4, #0]
 800562c:	2d00      	cmp	r5, #0
 800562e:	d1ab      	bne.n	8005588 <main+0x4a8>
		  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8005630:	2007      	movs	r0, #7
 8005632:	f000 fda5 	bl	8006180 <HAL_NVIC_EnableIRQ>
		  powerSupply=0;
 8005636:	4b82      	ldr	r3, [pc, #520]	@ (8005840 <main+0x760>)
 8005638:	701d      	strb	r5, [r3, #0]
		  flag_Exceed_CurrentLimit=0;
 800563a:	4b82      	ldr	r3, [pc, #520]	@ (8005844 <main+0x764>)
 800563c:	701d      	strb	r5, [r3, #0]
		  flagInicio=1;
 800563e:	2301      	movs	r3, #1
 8005640:	7023      	strb	r3, [r4, #0]
 8005642:	e7a1      	b.n	8005588 <main+0x4a8>
	  if(!HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin)){
 8005644:	2180      	movs	r1, #128	@ 0x80
 8005646:	2090      	movs	r0, #144	@ 0x90
 8005648:	0089      	lsls	r1, r1, #2
 800564a:	05c0      	lsls	r0, r0, #23
 800564c:	f001 f92c 	bl	80068a8 <HAL_GPIO_ReadPin>
 8005650:	4d7d      	ldr	r5, [pc, #500]	@ (8005848 <main+0x768>)
 8005652:	2800      	cmp	r0, #0
 8005654:	d137      	bne.n	80056c6 <main+0x5e6>
		  HAL_Delay(180);
 8005656:	30b4      	adds	r0, #180	@ 0xb4
 8005658:	f000 fbb4 	bl	8005dc4 <HAL_Delay>
		  PWM_set_Freq_DutyCycle(4000,50,100);
 800565c:	20fa      	movs	r0, #250	@ 0xfa
 800565e:	2264      	movs	r2, #100	@ 0x64
 8005660:	2132      	movs	r1, #50	@ 0x32
 8005662:	0100      	lsls	r0, r0, #4
 8005664:	f7ff f832 	bl	80046cc <PWM_set_Freq_DutyCycle>
		  flagModeSelect++;
 8005668:	782b      	ldrb	r3, [r5, #0]
 800566a:	3301      	adds	r3, #1
 800566c:	702b      	strb	r3, [r5, #0]
		  OLED_Clear_DMA();
 800566e:	f7fe fae5 	bl	8003c3c <OLED_Clear_DMA>
		  if(flagModeSelect>=4) flagModeSelect=1;
 8005672:	782b      	ldrb	r3, [r5, #0]
 8005674:	2b03      	cmp	r3, #3
 8005676:	d926      	bls.n	80056c6 <main+0x5e6>
 8005678:	2301      	movs	r3, #1
 800567a:	702b      	strb	r3, [r5, #0]
	  			OLED_Print_Text_DMA(0,0,2,"MODE 1: ENABLE");
 800567c:	2100      	movs	r1, #0
 800567e:	2202      	movs	r2, #2
 8005680:	0008      	movs	r0, r1
 8005682:	4b72      	ldr	r3, [pc, #456]	@ (800584c <main+0x76c>)
 8005684:	f7fe fb3a 	bl	8003cfc <OLED_Print_Text_DMA>
				OLED_Print_Text_DMA(2,5,2, "CURRENT LIMIT");
 8005688:	2202      	movs	r2, #2
				OLED_Imagen_Small_Invert_DMA(6, 0, Icon_Arrow, 13, 16);
 800568a:	2510      	movs	r5, #16
				OLED_Print_Text_DMA(2,5,2, "CURRENT LIMIT");
 800568c:	0010      	movs	r0, r2
 800568e:	2105      	movs	r1, #5
 8005690:	4b6f      	ldr	r3, [pc, #444]	@ (8005850 <main+0x770>)
 8005692:	f7fe fb33 	bl	8003cfc <OLED_Print_Text_DMA>
				OLED_Print_Text_DMA(4,18,2,"PROTECTION");
 8005696:	2202      	movs	r2, #2
 8005698:	2112      	movs	r1, #18
 800569a:	2004      	movs	r0, #4
 800569c:	4b6d      	ldr	r3, [pc, #436]	@ (8005854 <main+0x774>)
 800569e:	f7fe fb2d 	bl	8003cfc <OLED_Print_Text_DMA>
				OLED_Imagen_Small_Invert_DMA(6, 0, Icon_Arrow, 13, 16);
 80056a2:	230d      	movs	r3, #13
 80056a4:	2100      	movs	r1, #0
 80056a6:	2006      	movs	r0, #6
 80056a8:	4a6b      	ldr	r2, [pc, #428]	@ (8005858 <main+0x778>)
 80056aa:	9500      	str	r5, [sp, #0]
 80056ac:	f7fe fbfb 	bl	8003ea6 <OLED_Imagen_Small_Invert_DMA>
				OLED_Imagen_Small_DMA(6, 113, Icon_Check, 13, 16);
 80056b0:	230d      	movs	r3, #13
 80056b2:	4a6a      	ldr	r2, [pc, #424]	@ (800585c <main+0x77c>)
 80056b4:	2171      	movs	r1, #113	@ 0x71
 80056b6:	2006      	movs	r0, #6
 80056b8:	9500      	str	r5, [sp, #0]
 80056ba:	f7fe fbc9 	bl	8003e50 <OLED_Imagen_Small_DMA>
				activate_Protec_Current = 0;
 80056be:	2200      	movs	r2, #0
 80056c0:	4b4f      	ldr	r3, [pc, #316]	@ (8005800 <main+0x720>)
				activate_Protec_Current = 2;
 80056c2:	701a      	strb	r2, [r3, #0]
	  		break;
 80056c4:	e008      	b.n	80056d8 <main+0x5f8>
	  switch(flagModeSelect){
 80056c6:	782d      	ldrb	r5, [r5, #0]
 80056c8:	2d01      	cmp	r5, #1
 80056ca:	d0d7      	beq.n	800567c <main+0x59c>
 80056cc:	2d00      	cmp	r5, #0
 80056ce:	d003      	beq.n	80056d8 <main+0x5f8>
 80056d0:	2d02      	cmp	r5, #2
 80056d2:	d00e      	beq.n	80056f2 <main+0x612>
 80056d4:	2d03      	cmp	r5, #3
 80056d6:	d030      	beq.n	800573a <main+0x65a>
	  if(!HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin)) flagMode=1;
 80056d8:	2180      	movs	r1, #128	@ 0x80
 80056da:	2090      	movs	r0, #144	@ 0x90
 80056dc:	00c9      	lsls	r1, r1, #3
 80056de:	05c0      	lsls	r0, r0, #23
 80056e0:	f001 f8e2 	bl	80068a8 <HAL_GPIO_ReadPin>
 80056e4:	2800      	cmp	r0, #0
 80056e6:	d000      	beq.n	80056ea <main+0x60a>
 80056e8:	e703      	b.n	80054f2 <main+0x412>
 80056ea:	2201      	movs	r2, #1
 80056ec:	4b41      	ldr	r3, [pc, #260]	@ (80057f4 <main+0x714>)
 80056ee:	701a      	strb	r2, [r3, #0]
 80056f0:	e6ff      	b.n	80054f2 <main+0x412>
	  			OLED_Print_Text_DMA(0,0,2,"MODE 2:DISABLE");
 80056f2:	2100      	movs	r1, #0
 80056f4:	002a      	movs	r2, r5
 80056f6:	0008      	movs	r0, r1
 80056f8:	4b59      	ldr	r3, [pc, #356]	@ (8005860 <main+0x780>)
 80056fa:	f7fe faff 	bl	8003cfc <OLED_Print_Text_DMA>
				OLED_Print_Text_DMA(2,5,2, "CURRENT LIMIT");
 80056fe:	002a      	movs	r2, r5
 8005700:	0028      	movs	r0, r5
 8005702:	2105      	movs	r1, #5
 8005704:	4b52      	ldr	r3, [pc, #328]	@ (8005850 <main+0x770>)
 8005706:	f7fe faf9 	bl	8003cfc <OLED_Print_Text_DMA>
				OLED_Print_Text_DMA(4,18,2,"PROTECTION");
 800570a:	002a      	movs	r2, r5
				OLED_Imagen_Small_Invert_DMA(6, 0, Icon_Arrow, 13, 16);
 800570c:	2510      	movs	r5, #16
				OLED_Print_Text_DMA(4,18,2,"PROTECTION");
 800570e:	2112      	movs	r1, #18
 8005710:	2004      	movs	r0, #4
 8005712:	4b50      	ldr	r3, [pc, #320]	@ (8005854 <main+0x774>)
 8005714:	f7fe faf2 	bl	8003cfc <OLED_Print_Text_DMA>
				OLED_Imagen_Small_Invert_DMA(6, 0, Icon_Arrow, 13, 16);
 8005718:	230d      	movs	r3, #13
 800571a:	2100      	movs	r1, #0
 800571c:	2006      	movs	r0, #6
 800571e:	4a4e      	ldr	r2, [pc, #312]	@ (8005858 <main+0x778>)
 8005720:	9500      	str	r5, [sp, #0]
 8005722:	f7fe fbc0 	bl	8003ea6 <OLED_Imagen_Small_Invert_DMA>
				OLED_Imagen_Small_DMA(6, 113, Icon_Check, 13, 16);
 8005726:	230d      	movs	r3, #13
 8005728:	4a4c      	ldr	r2, [pc, #304]	@ (800585c <main+0x77c>)
 800572a:	2171      	movs	r1, #113	@ 0x71
 800572c:	2006      	movs	r0, #6
 800572e:	9500      	str	r5, [sp, #0]
 8005730:	f7fe fb8e 	bl	8003e50 <OLED_Imagen_Small_DMA>
				activate_Protec_Current = 1;
 8005734:	2201      	movs	r2, #1
 8005736:	4b32      	ldr	r3, [pc, #200]	@ (8005800 <main+0x720>)
 8005738:	e7c3      	b.n	80056c2 <main+0x5e2>
	  	case 3: OLED_Print_Text_DMA(0,0,2,"MODE 3:CHARGER");
 800573a:	2100      	movs	r1, #0
 800573c:	2202      	movs	r2, #2
 800573e:	0008      	movs	r0, r1
 8005740:	4b48      	ldr	r3, [pc, #288]	@ (8005864 <main+0x784>)
 8005742:	f7fe fadb 	bl	8003cfc <OLED_Print_Text_DMA>
				OLED_Print_Text_DMA(2,19,2, "FIXED 5.5V");
 8005746:	2202      	movs	r2, #2
				OLED_Imagen_Small_Invert_DMA(6, 0, Icon_Arrow, 13, 16);
 8005748:	2510      	movs	r5, #16
				OLED_Print_Text_DMA(2,19,2, "FIXED 5.5V");
 800574a:	0010      	movs	r0, r2
 800574c:	2113      	movs	r1, #19
 800574e:	4b46      	ldr	r3, [pc, #280]	@ (8005868 <main+0x788>)
 8005750:	f7fe fad4 	bl	8003cfc <OLED_Print_Text_DMA>
				OLED_Print_Text_DMA(4,37,2,"OUTPUT");
 8005754:	2202      	movs	r2, #2
 8005756:	2125      	movs	r1, #37	@ 0x25
 8005758:	2004      	movs	r0, #4
 800575a:	4b44      	ldr	r3, [pc, #272]	@ (800586c <main+0x78c>)
 800575c:	f7fe face 	bl	8003cfc <OLED_Print_Text_DMA>
				OLED_Imagen_Small_Invert_DMA(6, 0, Icon_Arrow, 13, 16);
 8005760:	230d      	movs	r3, #13
 8005762:	2100      	movs	r1, #0
 8005764:	2006      	movs	r0, #6
 8005766:	4a3c      	ldr	r2, [pc, #240]	@ (8005858 <main+0x778>)
 8005768:	9500      	str	r5, [sp, #0]
 800576a:	f7fe fb9c 	bl	8003ea6 <OLED_Imagen_Small_Invert_DMA>
				OLED_Imagen_Small_DMA(6, 113, Icon_Check, 13, 16);
 800576e:	230d      	movs	r3, #13
 8005770:	4a3a      	ldr	r2, [pc, #232]	@ (800585c <main+0x77c>)
 8005772:	2171      	movs	r1, #113	@ 0x71
 8005774:	2006      	movs	r0, #6
 8005776:	9500      	str	r5, [sp, #0]
 8005778:	f7fe fb6a 	bl	8003e50 <OLED_Imagen_Small_DMA>
				activate_Protec_Current = 2;
 800577c:	2202      	movs	r2, #2
 800577e:	4b20      	ldr	r3, [pc, #128]	@ (8005800 <main+0x720>)
 8005780:	e79f      	b.n	80056c2 <main+0x5e2>
  	case 1: HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);
 8005782:	2007      	movs	r0, #7
 8005784:	f000 fd08 	bl	8006198 <HAL_NVIC_DisableIRQ>
 8005788:	e6df      	b.n	800554a <main+0x46a>
  	case 2: HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);
 800578a:	2007      	movs	r0, #7
 800578c:	f000 fd04 	bl	8006198 <HAL_NVIC_DisableIRQ>
	  		flagInicio=1;//bandera para no entrar a la condicion donde habilita las interrupciones
 8005790:	2301      	movs	r3, #1
	  		HAL_TIM_Base_Stop_IT(&htim14);//STOP ENCODER
 8005792:	0038      	movs	r0, r7
	  		flagInicio=1;//bandera para no entrar a la condicion donde habilita las interrupciones
 8005794:	7023      	strb	r3, [r4, #0]
	  		HAL_TIM_Base_Stop_IT(&htim14);//STOP ENCODER
 8005796:	f002 fec3 	bl	8008520 <HAL_TIM_Base_Stop_IT>
	  		set_Voltage_Encoder = 5.5;
 800579a:	4b35      	ldr	r3, [pc, #212]	@ (8005870 <main+0x790>)
 800579c:	4a35      	ldr	r2, [pc, #212]	@ (8005874 <main+0x794>)
 800579e:	601a      	str	r2, [r3, #0]
  		break;
 80057a0:	e6d4      	b.n	800554c <main+0x46c>
      	case 1: _cut_CurrenteLimit_ON_Set = cut_CurrenteLimit_OFF_Set();//proteccion DISABLE: corte automatico por limite de corriente SETEABLE: 3000mA a todos los voltajes
 80057a2:	f7ff f8e1 	bl	8004968 <cut_CurrenteLimit_OFF_Set>
      	case 2: _cut_CurrenteLimit_ON_Set = cut_CurrenteLimit_ON_Set(3000);//proteccion DISABLE: corte automatico por limite de corriente SETEABLE: 3000mA a todos los voltajes
 80057a6:	f7fb fee9 	bl	800157c <__aeabi_ui2f>
 80057aa:	4d33      	ldr	r5, [pc, #204]	@ (8005878 <main+0x798>)
 80057ac:	6028      	str	r0, [r5, #0]
      	break;
 80057ae:	e6fa      	b.n	80055a6 <main+0x4c6>
      	case 2: _cut_CurrenteLimit_ON_Set = cut_CurrenteLimit_ON_Set(3000);//proteccion DISABLE: corte automatico por limite de corriente SETEABLE: 3000mA a todos los voltajes
 80057b0:	4832      	ldr	r0, [pc, #200]	@ (800587c <main+0x79c>)
 80057b2:	f7ff f8bf 	bl	8004934 <cut_CurrenteLimit_ON_Set>
 80057b6:	e7f6      	b.n	80057a6 <main+0x6c6>
    		  flagBattery = !flagBattery;
 80057b8:	4b31      	ldr	r3, [pc, #196]	@ (8005880 <main+0x7a0>)
 80057ba:	7818      	ldrb	r0, [r3, #0]
 80057bc:	4242      	negs	r2, r0
 80057be:	4142      	adcs	r2, r0
 80057c0:	701a      	strb	r2, [r3, #0]
    		  if(flagBattery) OLED_Imagen_Small_DMA(0, 96, chargerBattery, 32, 16);
 80057c2:	2310      	movs	r3, #16
 80057c4:	2800      	cmp	r0, #0
 80057c6:	d106      	bne.n	80057d6 <main+0x6f6>
 80057c8:	2160      	movs	r1, #96	@ 0x60
 80057ca:	4a2e      	ldr	r2, [pc, #184]	@ (8005884 <main+0x7a4>)
 80057cc:	9300      	str	r3, [sp, #0]
 80057ce:	18db      	adds	r3, r3, r3
    		  else 			  OLED_Imagen_Small_DMA(0, 96, chargerBattery2, 32, 16);
 80057d0:	f7fe fb3e 	bl	8003e50 <OLED_Imagen_Small_DMA>
 80057d4:	e716      	b.n	8005604 <main+0x524>
 80057d6:	9300      	str	r3, [sp, #0]
 80057d8:	2160      	movs	r1, #96	@ 0x60
 80057da:	2320      	movs	r3, #32
 80057dc:	2000      	movs	r0, #0
 80057de:	4a2a      	ldr	r2, [pc, #168]	@ (8005888 <main+0x7a8>)
 80057e0:	e7f6      	b.n	80057d0 <main+0x6f0>
 80057e2:	46c0      	nop			@ (mov r8, r8)
 80057e4:	20000004 	.word	0x20000004
 80057e8:	0800ed99 	.word	0x0800ed99
 80057ec:	0800e9d0 	.word	0x0800e9d0
 80057f0:	48001400 	.word	0x48001400
 80057f4:	20000624 	.word	0x20000624
 80057f8:	eb1c432d 	.word	0xeb1c432d
 80057fc:	400a36e2 	.word	0x400a36e2
 8005800:	20000634 	.word	0x20000634
 8005804:	20000625 	.word	0x20000625
 8005808:	00008002 	.word	0x00008002
 800580c:	0800e945 	.word	0x0800e945
 8005810:	0800e964 	.word	0x0800e964
 8005814:	0800ea30 	.word	0x0800ea30
 8005818:	0800e8dd 	.word	0x0800e8dd
 800581c:	0800e8ec 	.word	0x0800e8ec
 8005820:	20000660 	.word	0x20000660
 8005824:	20000664 	.word	0x20000664
 8005828:	20000630 	.word	0x20000630
 800582c:	20000632 	.word	0x20000632
 8005830:	48000400 	.word	0x48000400
 8005834:	2000065c 	.word	0x2000065c
 8005838:	20000670 	.word	0x20000670
 800583c:	0800e8d2 	.word	0x0800e8d2
 8005840:	2000063c 	.word	0x2000063c
 8005844:	20000635 	.word	0x20000635
 8005848:	20000010 	.word	0x20000010
 800584c:	0800e9e6 	.word	0x0800e9e6
 8005850:	0800e91b 	.word	0x0800e91b
 8005854:	0800e9f5 	.word	0x0800e9f5
 8005858:	0800ebbf 	.word	0x0800ebbf
 800585c:	0800eba5 	.word	0x0800eba5
 8005860:	0800ea00 	.word	0x0800ea00
 8005864:	0800ea0f 	.word	0x0800ea0f
 8005868:	0800ea1e 	.word	0x0800ea1e
 800586c:	0800ea29 	.word	0x0800ea29
 8005870:	20000654 	.word	0x20000654
 8005874:	40b00000 	.word	0x40b00000
 8005878:	20000628 	.word	0x20000628
 800587c:	453b8000 	.word	0x453b8000
 8005880:	20000636 	.word	0x20000636
 8005884:	0800ec19 	.word	0x0800ec19
 8005888:	0800ebd9 	.word	0x0800ebd9

0800588c <Error_Handler>:
 800588c:	b672      	cpsid	i
  while (1)
 800588e:	e7fe      	b.n	800588e <Error_Handler+0x2>

08005890 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005890:	2101      	movs	r1, #1
 8005892:	4b0a      	ldr	r3, [pc, #40]	@ (80058bc <HAL_MspInit+0x2c>)
{
 8005894:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005896:	699a      	ldr	r2, [r3, #24]
 8005898:	430a      	orrs	r2, r1
 800589a:	619a      	str	r2, [r3, #24]
 800589c:	699a      	ldr	r2, [r3, #24]
 800589e:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 80058a0:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058a2:	9200      	str	r2, [sp, #0]
 80058a4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80058a6:	69da      	ldr	r2, [r3, #28]
 80058a8:	0549      	lsls	r1, r1, #21
 80058aa:	430a      	orrs	r2, r1
 80058ac:	61da      	str	r2, [r3, #28]
 80058ae:	69db      	ldr	r3, [r3, #28]
 80058b0:	400b      	ands	r3, r1
 80058b2:	9301      	str	r3, [sp, #4]
 80058b4:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80058b6:	b002      	add	sp, #8
 80058b8:	4770      	bx	lr
 80058ba:	46c0      	nop			@ (mov r8, r8)
 80058bc:	40021000 	.word	0x40021000

080058c0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80058c0:	b510      	push	{r4, lr}
 80058c2:	0004      	movs	r4, r0
 80058c4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058c6:	2214      	movs	r2, #20
 80058c8:	2100      	movs	r1, #0
 80058ca:	a803      	add	r0, sp, #12
 80058cc:	f003 ff7c 	bl	80097c8 <memset>
  if(hadc->Instance==ADC1)
 80058d0:	4b10      	ldr	r3, [pc, #64]	@ (8005914 <HAL_ADC_MspInit+0x54>)
 80058d2:	6822      	ldr	r2, [r4, #0]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d11b      	bne.n	8005910 <HAL_ADC_MspInit+0x50>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80058d8:	2180      	movs	r1, #128	@ 0x80
 80058da:	4b0f      	ldr	r3, [pc, #60]	@ (8005918 <HAL_ADC_MspInit+0x58>)
 80058dc:	0089      	lsls	r1, r1, #2
 80058de:	699a      	ldr	r2, [r3, #24]
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058e0:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 80058e2:	430a      	orrs	r2, r1
 80058e4:	619a      	str	r2, [r3, #24]
 80058e6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058e8:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC1_CLK_ENABLE();
 80058ea:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058ec:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 80058ee:	9201      	str	r2, [sp, #4]
 80058f0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058f2:	695a      	ldr	r2, [r3, #20]
 80058f4:	0289      	lsls	r1, r1, #10
 80058f6:	430a      	orrs	r2, r1
 80058f8:	615a      	str	r2, [r3, #20]
 80058fa:	695b      	ldr	r3, [r3, #20]
 80058fc:	400b      	ands	r3, r1
 80058fe:	9302      	str	r3, [sp, #8]
 8005900:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005902:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005904:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005906:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005908:	3302      	adds	r3, #2
 800590a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800590c:	f000 ff14 	bl	8006738 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8005910:	b008      	add	sp, #32
 8005912:	bd10      	pop	{r4, pc}
 8005914:	40012400 	.word	0x40012400
 8005918:	40021000 	.word	0x40021000

0800591c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800591c:	b570      	push	{r4, r5, r6, lr}
 800591e:	0005      	movs	r5, r0
 8005920:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005922:	2214      	movs	r2, #20
 8005924:	2100      	movs	r1, #0
 8005926:	a803      	add	r0, sp, #12
 8005928:	f003 ff4e 	bl	80097c8 <memset>
  if(hdac->Instance==DAC)
 800592c:	4b21      	ldr	r3, [pc, #132]	@ (80059b4 <HAL_DAC_MspInit+0x98>)
 800592e:	682a      	ldr	r2, [r5, #0]
 8005930:	429a      	cmp	r2, r3
 8005932:	d13c      	bne.n	80059ae <HAL_DAC_MspInit+0x92>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8005934:	2180      	movs	r1, #128	@ 0x80
 8005936:	4b20      	ldr	r3, [pc, #128]	@ (80059b8 <HAL_DAC_MspInit+0x9c>)
 8005938:	0589      	lsls	r1, r1, #22
 800593a:	69da      	ldr	r2, [r3, #28]
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800593c:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_DAC1_CLK_ENABLE();
 800593e:	430a      	orrs	r2, r1
 8005940:	61da      	str	r2, [r3, #28]
 8005942:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005944:	2610      	movs	r6, #16
    __HAL_RCC_DAC1_CLK_ENABLE();
 8005946:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005948:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_DAC1_CLK_ENABLE();
 800594a:	9201      	str	r2, [sp, #4]
 800594c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800594e:	695a      	ldr	r2, [r3, #20]
 8005950:	0289      	lsls	r1, r1, #10
 8005952:	430a      	orrs	r2, r1
 8005954:	615a      	str	r2, [r3, #20]
 8005956:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005958:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800595a:	400b      	ands	r3, r1
 800595c:	9302      	str	r3, [sp, #8]
 800595e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005960:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005962:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005964:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005966:	9603      	str	r6, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005968:	f000 fee6 	bl	8006738 <HAL_GPIO_Init>
    /* DAC DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel3;
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800596c:	2280      	movs	r2, #128	@ 0x80
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800596e:	4c13      	ldr	r4, [pc, #76]	@ (80059bc <HAL_DAC_MspInit+0xa0>)
 8005970:	4b13      	ldr	r3, [pc, #76]	@ (80059c0 <HAL_DAC_MspInit+0xa4>)
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8005972:	60e2      	str	r2, [r4, #12]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005974:	1892      	adds	r2, r2, r2
 8005976:	6122      	str	r2, [r4, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005978:	2280      	movs	r2, #128	@ 0x80
 800597a:	00d2      	lsls	r2, r2, #3
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800597c:	6023      	str	r3, [r4, #0]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800597e:	6162      	str	r2, [r4, #20]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005980:	2300      	movs	r3, #0
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8005982:	2220      	movs	r2, #32
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8005984:	0020      	movs	r0, r4
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005986:	6066      	str	r6, [r4, #4]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005988:	60a3      	str	r3, [r4, #8]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800598a:	61a2      	str	r2, [r4, #24]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800598c:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800598e:	f000 fcdd 	bl	800634c <HAL_DMA_Init>
 8005992:	2800      	cmp	r0, #0
 8005994:	d001      	beq.n	800599a <HAL_DAC_MspInit+0x7e>
    {
      Error_Handler();
 8005996:	f7ff ff79 	bl	800588c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800599a:	2200      	movs	r2, #0
 800599c:	2011      	movs	r0, #17
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800599e:	60ac      	str	r4, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80059a0:	0011      	movs	r1, r2
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80059a2:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80059a4:	f000 fbc2 	bl	800612c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80059a8:	2011      	movs	r0, #17
 80059aa:	f000 fbe9 	bl	8006180 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 80059ae:	b008      	add	sp, #32
 80059b0:	bd70      	pop	{r4, r5, r6, pc}
 80059b2:	46c0      	nop			@ (mov r8, r8)
 80059b4:	40007400 	.word	0x40007400
 80059b8:	40021000 	.word	0x40021000
 80059bc:	20000880 	.word	0x20000880
 80059c0:	40020030 	.word	0x40020030

080059c4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80059c4:	b530      	push	{r4, r5, lr}
 80059c6:	0005      	movs	r5, r0
 80059c8:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059ca:	2214      	movs	r2, #20
 80059cc:	2100      	movs	r1, #0
 80059ce:	a803      	add	r0, sp, #12
 80059d0:	f003 fefa 	bl	80097c8 <memset>
  if(hi2c->Instance==I2C1)
 80059d4:	4b21      	ldr	r3, [pc, #132]	@ (8005a5c <HAL_I2C_MspInit+0x98>)
 80059d6:	682a      	ldr	r2, [r5, #0]
 80059d8:	429a      	cmp	r2, r3
 80059da:	d13d      	bne.n	8005a58 <HAL_I2C_MspInit+0x94>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059dc:	2280      	movs	r2, #128	@ 0x80
 80059de:	4c20      	ldr	r4, [pc, #128]	@ (8005a60 <HAL_I2C_MspInit+0x9c>)
 80059e0:	02d2      	lsls	r2, r2, #11
 80059e2:	6963      	ldr	r3, [r4, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059e4:	481f      	ldr	r0, [pc, #124]	@ (8005a64 <HAL_I2C_MspInit+0xa0>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059e6:	4313      	orrs	r3, r2
 80059e8:	6163      	str	r3, [r4, #20]
 80059ea:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059ec:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059ee:	4013      	ands	r3, r2
 80059f0:	9301      	str	r3, [sp, #4]
 80059f2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80059f4:	23c0      	movs	r3, #192	@ 0xc0
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80059fa:	2312      	movs	r3, #18
 80059fc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80059fe:	3b0f      	subs	r3, #15
 8005a00:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8005a02:	3b02      	subs	r3, #2
 8005a04:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a06:	f000 fe97 	bl	8006738 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005a0a:	2280      	movs	r2, #128	@ 0x80
 8005a0c:	69e3      	ldr	r3, [r4, #28]
 8005a0e:	0392      	lsls	r2, r2, #14
 8005a10:	4313      	orrs	r3, r2
 8005a12:	61e3      	str	r3, [r4, #28]
 8005a14:	69e3      	ldr	r3, [r4, #28]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8005a16:	4c14      	ldr	r4, [pc, #80]	@ (8005a68 <HAL_I2C_MspInit+0xa4>)
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005a18:	4013      	ands	r3, r2
 8005a1a:	9302      	str	r3, [sp, #8]
 8005a1c:	9b02      	ldr	r3, [sp, #8]
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8005a1e:	4b13      	ldr	r3, [pc, #76]	@ (8005a6c <HAL_I2C_MspInit+0xa8>)
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005a20:	2280      	movs	r2, #128	@ 0x80
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8005a22:	6023      	str	r3, [r4, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005a24:	2310      	movs	r3, #16
 8005a26:	6063      	str	r3, [r4, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a28:	2300      	movs	r3, #0
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8005a2a:	0020      	movs	r0, r4
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a2c:	60a3      	str	r3, [r4, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005a2e:	60e2      	str	r2, [r4, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005a30:	6123      	str	r3, [r4, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005a32:	6163      	str	r3, [r4, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8005a34:	61a3      	str	r3, [r4, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005a36:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8005a38:	f000 fc88 	bl	800634c <HAL_DMA_Init>
 8005a3c:	2800      	cmp	r0, #0
 8005a3e:	d001      	beq.n	8005a44 <HAL_I2C_MspInit+0x80>
    {
      Error_Handler();
 8005a40:	f7ff ff24 	bl	800588c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8005a44:	2200      	movs	r2, #0
 8005a46:	2017      	movs	r0, #23
 8005a48:	0011      	movs	r1, r2
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8005a4a:	63ac      	str	r4, [r5, #56]	@ 0x38
 8005a4c:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8005a4e:	f000 fb6d 	bl	800612c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8005a52:	2017      	movs	r0, #23
 8005a54:	f000 fb94 	bl	8006180 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8005a58:	b009      	add	sp, #36	@ 0x24
 8005a5a:	bd30      	pop	{r4, r5, pc}
 8005a5c:	40005400 	.word	0x40005400
 8005a60:	40021000 	.word	0x40021000
 8005a64:	48000400 	.word	0x48000400
 8005a68:	200007e8 	.word	0x200007e8
 8005a6c:	4002001c 	.word	0x4002001c

08005a70 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005a70:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  if(htim_base->Instance==TIM6)
 8005a72:	6803      	ldr	r3, [r0, #0]
 8005a74:	4a2f      	ldr	r2, [pc, #188]	@ (8005b34 <HAL_TIM_Base_MspInit+0xc4>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d111      	bne.n	8005a9e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005a7a:	2110      	movs	r1, #16
 8005a7c:	4b2e      	ldr	r3, [pc, #184]	@ (8005b38 <HAL_TIM_Base_MspInit+0xc8>)
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005a7e:	2011      	movs	r0, #17
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005a80:	69da      	ldr	r2, [r3, #28]
 8005a82:	430a      	orrs	r2, r1
 8005a84:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005a86:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005a88:	69db      	ldr	r3, [r3, #28]
 8005a8a:	400b      	ands	r3, r1
 8005a8c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005a8e:	0011      	movs	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005a90:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005a92:	f000 fb4b 	bl	800612c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005a96:	2011      	movs	r0, #17
    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8005a98:	f000 fb72 	bl	8006180 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM17_MspInit 1 */

    /* USER CODE END TIM17_MspInit 1 */
  }

}
 8005a9c:	e020      	b.n	8005ae0 <HAL_TIM_Base_MspInit+0x70>
  else if(htim_base->Instance==TIM14)
 8005a9e:	4a27      	ldr	r2, [pc, #156]	@ (8005b3c <HAL_TIM_Base_MspInit+0xcc>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d110      	bne.n	8005ac6 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8005aa4:	2180      	movs	r1, #128	@ 0x80
 8005aa6:	4b24      	ldr	r3, [pc, #144]	@ (8005b38 <HAL_TIM_Base_MspInit+0xc8>)
 8005aa8:	0049      	lsls	r1, r1, #1
 8005aaa:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8005aac:	2013      	movs	r0, #19
    __HAL_RCC_TIM14_CLK_ENABLE();
 8005aae:	430a      	orrs	r2, r1
 8005ab0:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8005ab2:	2200      	movs	r2, #0
    __HAL_RCC_TIM14_CLK_ENABLE();
 8005ab4:	69db      	ldr	r3, [r3, #28]
 8005ab6:	400b      	ands	r3, r1
 8005ab8:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8005aba:	0011      	movs	r1, r2
    __HAL_RCC_TIM14_CLK_ENABLE();
 8005abc:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8005abe:	f000 fb35 	bl	800612c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8005ac2:	2013      	movs	r0, #19
 8005ac4:	e7e8      	b.n	8005a98 <HAL_TIM_Base_MspInit+0x28>
  else if(htim_base->Instance==TIM15)
 8005ac6:	4a1e      	ldr	r2, [pc, #120]	@ (8005b40 <HAL_TIM_Base_MspInit+0xd0>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d10b      	bne.n	8005ae4 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8005acc:	2180      	movs	r1, #128	@ 0x80
 8005ace:	4b1a      	ldr	r3, [pc, #104]	@ (8005b38 <HAL_TIM_Base_MspInit+0xc8>)
 8005ad0:	0249      	lsls	r1, r1, #9
 8005ad2:	699a      	ldr	r2, [r3, #24]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	619a      	str	r2, [r3, #24]
 8005ad8:	699b      	ldr	r3, [r3, #24]
 8005ada:	400b      	ands	r3, r1
 8005adc:	9303      	str	r3, [sp, #12]
 8005ade:	9b03      	ldr	r3, [sp, #12]
}
 8005ae0:	b007      	add	sp, #28
 8005ae2:	bd00      	pop	{pc}
  else if(htim_base->Instance==TIM16)
 8005ae4:	4a17      	ldr	r2, [pc, #92]	@ (8005b44 <HAL_TIM_Base_MspInit+0xd4>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d110      	bne.n	8005b0c <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005aea:	2180      	movs	r1, #128	@ 0x80
 8005aec:	4b12      	ldr	r3, [pc, #72]	@ (8005b38 <HAL_TIM_Base_MspInit+0xc8>)
 8005aee:	0289      	lsls	r1, r1, #10
 8005af0:	699a      	ldr	r2, [r3, #24]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8005af2:	2015      	movs	r0, #21
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005af4:	430a      	orrs	r2, r1
 8005af6:	619a      	str	r2, [r3, #24]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8005af8:	2200      	movs	r2, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	400b      	ands	r3, r1
 8005afe:	9304      	str	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8005b00:	0011      	movs	r1, r2
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005b02:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8005b04:	f000 fb12 	bl	800612c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8005b08:	2015      	movs	r0, #21
 8005b0a:	e7c5      	b.n	8005a98 <HAL_TIM_Base_MspInit+0x28>
  else if(htim_base->Instance==TIM17)
 8005b0c:	4a0e      	ldr	r2, [pc, #56]	@ (8005b48 <HAL_TIM_Base_MspInit+0xd8>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d1e6      	bne.n	8005ae0 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8005b12:	2180      	movs	r1, #128	@ 0x80
 8005b14:	4b08      	ldr	r3, [pc, #32]	@ (8005b38 <HAL_TIM_Base_MspInit+0xc8>)
 8005b16:	02c9      	lsls	r1, r1, #11
 8005b18:	699a      	ldr	r2, [r3, #24]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8005b1a:	2016      	movs	r0, #22
    __HAL_RCC_TIM17_CLK_ENABLE();
 8005b1c:	430a      	orrs	r2, r1
 8005b1e:	619a      	str	r2, [r3, #24]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8005b20:	2200      	movs	r2, #0
    __HAL_RCC_TIM17_CLK_ENABLE();
 8005b22:	699b      	ldr	r3, [r3, #24]
 8005b24:	400b      	ands	r3, r1
 8005b26:	9305      	str	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8005b28:	0011      	movs	r1, r2
    __HAL_RCC_TIM17_CLK_ENABLE();
 8005b2a:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8005b2c:	f000 fafe 	bl	800612c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8005b30:	2016      	movs	r0, #22
 8005b32:	e7b1      	b.n	8005a98 <HAL_TIM_Base_MspInit+0x28>
 8005b34:	40001000 	.word	0x40001000
 8005b38:	40021000 	.word	0x40021000
 8005b3c:	40002000 	.word	0x40002000
 8005b40:	40014000 	.word	0x40014000
 8005b44:	40014400 	.word	0x40014400
 8005b48:	40014800 	.word	0x40014800

08005b4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005b4c:	b510      	push	{r4, lr}
 8005b4e:	0004      	movs	r4, r0
 8005b50:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b52:	2214      	movs	r2, #20
 8005b54:	2100      	movs	r1, #0
 8005b56:	a801      	add	r0, sp, #4
 8005b58:	f003 fe36 	bl	80097c8 <memset>
  if(htim->Instance==TIM15)
 8005b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8005b90 <HAL_TIM_MspPostInit+0x44>)
 8005b5e:	6822      	ldr	r2, [r4, #0]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d112      	bne.n	8005b8a <HAL_TIM_MspPostInit+0x3e>
  {
    /* USER CODE BEGIN TIM15_MspPostInit 0 */

    /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b64:	2180      	movs	r1, #128	@ 0x80
 8005b66:	4b0b      	ldr	r3, [pc, #44]	@ (8005b94 <HAL_TIM_MspPostInit+0x48>)
 8005b68:	0289      	lsls	r1, r1, #10
 8005b6a:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM15;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b6c:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	615a      	str	r2, [r3, #20]
 8005b72:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b74:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b76:	400b      	ands	r3, r1
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005b7c:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b7e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005b80:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b82:	3b02      	subs	r3, #2
 8005b84:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b86:	f000 fdd7 	bl	8006738 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM15_MspPostInit 1 */

    /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8005b8a:	b006      	add	sp, #24
 8005b8c:	bd10      	pop	{r4, pc}
 8005b8e:	46c0      	nop			@ (mov r8, r8)
 8005b90:	40014000 	.word	0x40014000
 8005b94:	40021000 	.word	0x40021000

08005b98 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005b98:	e7fe      	b.n	8005b98 <NMI_Handler>

08005b9a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005b9a:	e7fe      	b.n	8005b9a <HardFault_Handler>

08005b9c <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8005b9c:	4770      	bx	lr

08005b9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8005b9e:	4770      	bx	lr

08005ba0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005ba0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005ba2:	f000 f8fd 	bl	8005da0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005ba6:	bd10      	pop	{r4, pc}

08005ba8 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8005ba8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_OVER_CURRENT_Pin);
 8005baa:	2010      	movs	r0, #16
 8005bac:	f000 fe88 	bl	80068c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8005bb0:	bd10      	pop	{r4, pc}
	...

08005bb4 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8005bb4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8005bb6:	4803      	ldr	r0, [pc, #12]	@ (8005bc4 <DMA1_Channel2_3_IRQHandler+0x10>)
 8005bb8:	f000 fc57 	bl	800646a <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8005bbc:	4802      	ldr	r0, [pc, #8]	@ (8005bc8 <DMA1_Channel2_3_IRQHandler+0x14>)
 8005bbe:	f000 fc54 	bl	800646a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8005bc2:	bd10      	pop	{r4, pc}
 8005bc4:	200007e8 	.word	0x200007e8
 8005bc8:	20000880 	.word	0x20000880

08005bcc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005bcc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005bce:	4803      	ldr	r0, [pc, #12]	@ (8005bdc <TIM6_DAC_IRQHandler+0x10>)
 8005bd0:	f002 fcc5 	bl	800855e <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8005bd4:	4802      	ldr	r0, [pc, #8]	@ (8005be0 <TIM6_DAC_IRQHandler+0x14>)
 8005bd6:	f000 fb9f 	bl	8006318 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005bda:	bd10      	pop	{r4, pc}
 8005bdc:	200007a0 	.word	0x200007a0
 8005be0:	200008c4 	.word	0x200008c4

08005be4 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8005be4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8005be6:	4802      	ldr	r0, [pc, #8]	@ (8005bf0 <TIM14_IRQHandler+0xc>)
 8005be8:	f002 fcb9 	bl	800855e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8005bec:	bd10      	pop	{r4, pc}
 8005bee:	46c0      	nop			@ (mov r8, r8)
 8005bf0:	20000758 	.word	0x20000758

08005bf4 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8005bf4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8005bf6:	4802      	ldr	r0, [pc, #8]	@ (8005c00 <TIM16_IRQHandler+0xc>)
 8005bf8:	f002 fcb1 	bl	800855e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8005bfc:	bd10      	pop	{r4, pc}
 8005bfe:	46c0      	nop			@ (mov r8, r8)
 8005c00:	200006c8 	.word	0x200006c8

08005c04 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8005c04:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8005c06:	4802      	ldr	r0, [pc, #8]	@ (8005c10 <TIM17_IRQHandler+0xc>)
 8005c08:	f002 fca9 	bl	800855e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8005c0c:	bd10      	pop	{r4, pc}
 8005c0e:	46c0      	nop			@ (mov r8, r8)
 8005c10:	20000680 	.word	0x20000680

08005c14 <I2C1_IRQHandler>:
void I2C1_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 8005c14:	4806      	ldr	r0, [pc, #24]	@ (8005c30 <I2C1_IRQHandler+0x1c>)
{
 8005c16:	b510      	push	{r4, lr}
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 8005c18:	6803      	ldr	r3, [r0, #0]
 8005c1a:	699a      	ldr	r2, [r3, #24]
 8005c1c:	23e0      	movs	r3, #224	@ 0xe0
 8005c1e:	00db      	lsls	r3, r3, #3
 8005c20:	421a      	tst	r2, r3
 8005c22:	d002      	beq.n	8005c2a <I2C1_IRQHandler+0x16>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8005c24:	f001 fddc 	bl	80077e0 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8005c28:	bd10      	pop	{r4, pc}
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8005c2a:	f001 f9af 	bl	8006f8c <HAL_I2C_EV_IRQHandler>
}
 8005c2e:	e7fb      	b.n	8005c28 <I2C1_IRQHandler+0x14>
 8005c30:	2000082c 	.word	0x2000082c

08005c34 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8005c34:	2001      	movs	r0, #1
 8005c36:	4770      	bx	lr

08005c38 <_kill>:

int _kill(int pid, int sig)
{
 8005c38:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005c3a:	f003 fe1f 	bl	800987c <__errno>
 8005c3e:	2316      	movs	r3, #22
 8005c40:	6003      	str	r3, [r0, #0]
  return -1;
 8005c42:	2001      	movs	r0, #1
}
 8005c44:	4240      	negs	r0, r0
 8005c46:	bd10      	pop	{r4, pc}

08005c48 <_exit>:

void _exit (int status)
{
 8005c48:	b510      	push	{r4, lr}
  errno = EINVAL;
 8005c4a:	f003 fe17 	bl	800987c <__errno>
 8005c4e:	2316      	movs	r3, #22
 8005c50:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8005c52:	e7fe      	b.n	8005c52 <_exit+0xa>

08005c54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005c54:	b570      	push	{r4, r5, r6, lr}
 8005c56:	000e      	movs	r6, r1
 8005c58:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c5a:	2500      	movs	r5, #0
 8005c5c:	42a5      	cmp	r5, r4
 8005c5e:	db01      	blt.n	8005c64 <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8005c60:	0020      	movs	r0, r4
 8005c62:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8005c64:	e000      	b.n	8005c68 <_read+0x14>
 8005c66:	bf00      	nop
 8005c68:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c6a:	3501      	adds	r5, #1
 8005c6c:	e7f6      	b.n	8005c5c <_read+0x8>

08005c6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005c6e:	b570      	push	{r4, r5, r6, lr}
 8005c70:	000e      	movs	r6, r1
 8005c72:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c74:	2500      	movs	r5, #0
 8005c76:	42a5      	cmp	r5, r4
 8005c78:	db01      	blt.n	8005c7e <_write+0x10>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8005c7a:	0020      	movs	r0, r4
 8005c7c:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8005c7e:	5d70      	ldrb	r0, [r6, r5]
 8005c80:	e000      	b.n	8005c84 <_write+0x16>
 8005c82:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c84:	3501      	adds	r5, #1
 8005c86:	e7f6      	b.n	8005c76 <_write+0x8>

08005c88 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 8005c88:	2001      	movs	r0, #1
}
 8005c8a:	4240      	negs	r0, r0
 8005c8c:	4770      	bx	lr

08005c8e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8005c8e:	2380      	movs	r3, #128	@ 0x80
 8005c90:	019b      	lsls	r3, r3, #6
  return 0;
}
 8005c92:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8005c94:	604b      	str	r3, [r1, #4]
}
 8005c96:	4770      	bx	lr

08005c98 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8005c98:	2001      	movs	r0, #1
 8005c9a:	4770      	bx	lr

08005c9c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8005c9c:	2000      	movs	r0, #0
 8005c9e:	4770      	bx	lr

08005ca0 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005ca0:	490b      	ldr	r1, [pc, #44]	@ (8005cd0 <_sbrk+0x30>)
 8005ca2:	4a0c      	ldr	r2, [pc, #48]	@ (8005cd4 <_sbrk+0x34>)
{
 8005ca4:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005ca6:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005ca8:	490b      	ldr	r1, [pc, #44]	@ (8005cd8 <_sbrk+0x38>)
{
 8005caa:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8005cac:	6808      	ldr	r0, [r1, #0]
 8005cae:	2800      	cmp	r0, #0
 8005cb0:	d101      	bne.n	8005cb6 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8005cb2:	480a      	ldr	r0, [pc, #40]	@ (8005cdc <_sbrk+0x3c>)
 8005cb4:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005cb6:	6808      	ldr	r0, [r1, #0]
 8005cb8:	18c3      	adds	r3, r0, r3
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d906      	bls.n	8005ccc <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8005cbe:	f003 fddd 	bl	800987c <__errno>
 8005cc2:	230c      	movs	r3, #12
 8005cc4:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8005cc6:	2001      	movs	r0, #1
 8005cc8:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8005cca:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8005ccc:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 8005cce:	e7fc      	b.n	8005cca <_sbrk+0x2a>
 8005cd0:	00000400 	.word	0x00000400
 8005cd4:	20002000 	.word	0x20002000
 8005cd8:	20000918 	.word	0x20000918
 8005cdc:	20000a90 	.word	0x20000a90

08005ce0 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8005ce0:	4770      	bx	lr
	...

08005ce4 <Reset_Handler>:
  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

  ldr   r0, =_estack
 8005ce4:	480d      	ldr	r0, [pc, #52]	@ (8005d1c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005ce6:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8005ce8:	f7ff fffa 	bl	8005ce0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005cec:	480c      	ldr	r0, [pc, #48]	@ (8005d20 <LoopForever+0x6>)
  ldr r1, =_edata
 8005cee:	490d      	ldr	r1, [pc, #52]	@ (8005d24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005cf0:	4a0d      	ldr	r2, [pc, #52]	@ (8005d28 <LoopForever+0xe>)
  movs r3, #0
 8005cf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005cf4:	e002      	b.n	8005cfc <LoopCopyDataInit>

08005cf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005cf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005cf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005cfa:	3304      	adds	r3, #4

08005cfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005cfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005cfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005d00:	d3f9      	bcc.n	8005cf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005d02:	4a0a      	ldr	r2, [pc, #40]	@ (8005d2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005d04:	4c0a      	ldr	r4, [pc, #40]	@ (8005d30 <LoopForever+0x16>)
  movs r3, #0
 8005d06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005d08:	e001      	b.n	8005d0e <LoopFillZerobss>

08005d0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005d0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005d0c:	3204      	adds	r2, #4

08005d0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005d0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005d10:	d3fb      	bcc.n	8005d0a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005d12:	f003 fdb9 	bl	8009888 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005d16:	f7ff f9e3 	bl	80050e0 <main>

08005d1a <LoopForever>:

LoopForever:
    b LoopForever
 8005d1a:	e7fe      	b.n	8005d1a <LoopForever>
  ldr   r0, =_estack
 8005d1c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8005d20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005d24:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8005d28:	0800f418 	.word	0x0800f418
  ldr r2, =_sbss
 8005d2c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8005d30:	20000a8c 	.word	0x20000a8c

08005d34 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005d34:	e7fe      	b.n	8005d34 <ADC1_COMP_IRQHandler>
	...

08005d38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005d38:	b570      	push	{r4, r5, r6, lr}
 8005d3a:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005d3c:	20fa      	movs	r0, #250	@ 0xfa
 8005d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8005d74 <HAL_InitTick+0x3c>)
 8005d40:	0080      	lsls	r0, r0, #2
 8005d42:	7819      	ldrb	r1, [r3, #0]
 8005d44:	f7fa f9fc 	bl	8000140 <__udivsi3>
 8005d48:	4c0b      	ldr	r4, [pc, #44]	@ (8005d78 <HAL_InitTick+0x40>)
 8005d4a:	0001      	movs	r1, r0
 8005d4c:	6820      	ldr	r0, [r4, #0]
 8005d4e:	f7fa f9f7 	bl	8000140 <__udivsi3>
 8005d52:	f000 fa31 	bl	80061b8 <HAL_SYSTICK_Config>
 8005d56:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8005d58:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005d5a:	2c00      	cmp	r4, #0
 8005d5c:	d109      	bne.n	8005d72 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005d5e:	2d03      	cmp	r5, #3
 8005d60:	d807      	bhi.n	8005d72 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005d62:	3802      	subs	r0, #2
 8005d64:	0022      	movs	r2, r4
 8005d66:	0029      	movs	r1, r5
 8005d68:	f000 f9e0 	bl	800612c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005d6c:	0020      	movs	r0, r4
 8005d6e:	4b03      	ldr	r3, [pc, #12]	@ (8005d7c <HAL_InitTick+0x44>)
 8005d70:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8005d72:	bd70      	pop	{r4, r5, r6, pc}
 8005d74:	20000020 	.word	0x20000020
 8005d78:	2000001c 	.word	0x2000001c
 8005d7c:	20000024 	.word	0x20000024

08005d80 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005d80:	2310      	movs	r3, #16
 8005d82:	4a06      	ldr	r2, [pc, #24]	@ (8005d9c <HAL_Init+0x1c>)
{
 8005d84:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005d86:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8005d88:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005d8a:	430b      	orrs	r3, r1
 8005d8c:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8005d8e:	f7ff ffd3 	bl	8005d38 <HAL_InitTick>
  HAL_MspInit();
 8005d92:	f7ff fd7d 	bl	8005890 <HAL_MspInit>
}
 8005d96:	2000      	movs	r0, #0
 8005d98:	bd10      	pop	{r4, pc}
 8005d9a:	46c0      	nop			@ (mov r8, r8)
 8005d9c:	40022000 	.word	0x40022000

08005da0 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8005da0:	4a03      	ldr	r2, [pc, #12]	@ (8005db0 <HAL_IncTick+0x10>)
 8005da2:	4b04      	ldr	r3, [pc, #16]	@ (8005db4 <HAL_IncTick+0x14>)
 8005da4:	6811      	ldr	r1, [r2, #0]
 8005da6:	781b      	ldrb	r3, [r3, #0]
 8005da8:	185b      	adds	r3, r3, r1
 8005daa:	6013      	str	r3, [r2, #0]
}
 8005dac:	4770      	bx	lr
 8005dae:	46c0      	nop			@ (mov r8, r8)
 8005db0:	2000091c 	.word	0x2000091c
 8005db4:	20000020 	.word	0x20000020

08005db8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8005db8:	4b01      	ldr	r3, [pc, #4]	@ (8005dc0 <HAL_GetTick+0x8>)
 8005dba:	6818      	ldr	r0, [r3, #0]
}
 8005dbc:	4770      	bx	lr
 8005dbe:	46c0      	nop			@ (mov r8, r8)
 8005dc0:	2000091c 	.word	0x2000091c

08005dc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005dc4:	b570      	push	{r4, r5, r6, lr}
 8005dc6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005dc8:	f7ff fff6 	bl	8005db8 <HAL_GetTick>
 8005dcc:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005dce:	1c63      	adds	r3, r4, #1
 8005dd0:	d002      	beq.n	8005dd8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8005dd2:	4b04      	ldr	r3, [pc, #16]	@ (8005de4 <HAL_Delay+0x20>)
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8005dd8:	f7ff ffee 	bl	8005db8 <HAL_GetTick>
 8005ddc:	1b40      	subs	r0, r0, r5
 8005dde:	42a0      	cmp	r0, r4
 8005de0:	d3fa      	bcc.n	8005dd8 <HAL_Delay+0x14>
  {
  }
}
 8005de2:	bd70      	pop	{r4, r5, r6, pc}
 8005de4:	20000020 	.word	0x20000020

08005de8 <ADC_Enable.constprop.0>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8005de8:	2300      	movs	r3, #0
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 8005dea:	b573      	push	{r0, r1, r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005dec:	2103      	movs	r1, #3
  __IO uint32_t wait_loop_index = 0U;
 8005dee:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005df0:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 8005df2:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005df4:	689a      	ldr	r2, [r3, #8]
 8005df6:	400a      	ands	r2, r1
 8005df8:	2a01      	cmp	r2, #1
 8005dfa:	d107      	bne.n	8005e0c <ADC_Enable.constprop.0+0x24>
 8005dfc:	6819      	ldr	r1, [r3, #0]
 8005dfe:	4211      	tst	r1, r2
 8005e00:	d001      	beq.n	8005e06 <ADC_Enable.constprop.0+0x1e>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005e02:	2000      	movs	r0, #0
}
 8005e04:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005e06:	68da      	ldr	r2, [r3, #12]
 8005e08:	0412      	lsls	r2, r2, #16
 8005e0a:	d4fa      	bmi.n	8005e02 <ADC_Enable.constprop.0+0x1a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8005e0c:	6899      	ldr	r1, [r3, #8]
 8005e0e:	4a1b      	ldr	r2, [pc, #108]	@ (8005e7c <ADC_Enable.constprop.0+0x94>)
 8005e10:	4211      	tst	r1, r2
 8005e12:	d009      	beq.n	8005e28 <ADC_Enable.constprop.0+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e14:	2310      	movs	r3, #16
 8005e16:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8005e20:	4313      	orrs	r3, r2
      return HAL_ERROR;
 8005e22:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e24:	63e3      	str	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8005e26:	e7ed      	b.n	8005e04 <ADC_Enable.constprop.0+0x1c>
    __HAL_ADC_ENABLE(hadc);
 8005e28:	2201      	movs	r2, #1
 8005e2a:	6899      	ldr	r1, [r3, #8]
 8005e2c:	430a      	orrs	r2, r1
 8005e2e:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005e30:	4b13      	ldr	r3, [pc, #76]	@ (8005e80 <ADC_Enable.constprop.0+0x98>)
 8005e32:	4914      	ldr	r1, [pc, #80]	@ (8005e84 <ADC_Enable.constprop.0+0x9c>)
 8005e34:	6818      	ldr	r0, [r3, #0]
 8005e36:	f7fa f983 	bl	8000140 <__udivsi3>
 8005e3a:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 8005e3c:	9b01      	ldr	r3, [sp, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d117      	bne.n	8005e72 <ADC_Enable.constprop.0+0x8a>
    tickstart = HAL_GetTick();
 8005e42:	f7ff ffb9 	bl	8005db8 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005e46:	2501      	movs	r5, #1
    tickstart = HAL_GetTick();
 8005e48:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005e4a:	6823      	ldr	r3, [r4, #0]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	422b      	tst	r3, r5
 8005e50:	d1d7      	bne.n	8005e02 <ADC_Enable.constprop.0+0x1a>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005e52:	f7ff ffb1 	bl	8005db8 <HAL_GetTick>
 8005e56:	1b80      	subs	r0, r0, r6
 8005e58:	2802      	cmp	r0, #2
 8005e5a:	d9f6      	bls.n	8005e4a <ADC_Enable.constprop.0+0x62>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005e5c:	6823      	ldr	r3, [r4, #0]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	422b      	tst	r3, r5
 8005e62:	d1f2      	bne.n	8005e4a <ADC_Enable.constprop.0+0x62>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e64:	2310      	movs	r3, #16
 8005e66:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	63a3      	str	r3, [r4, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e6c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005e6e:	432b      	orrs	r3, r5
 8005e70:	e7d7      	b.n	8005e22 <ADC_Enable.constprop.0+0x3a>
      wait_loop_index--;
 8005e72:	9b01      	ldr	r3, [sp, #4]
 8005e74:	3b01      	subs	r3, #1
 8005e76:	9301      	str	r3, [sp, #4]
 8005e78:	e7e0      	b.n	8005e3c <ADC_Enable.constprop.0+0x54>
 8005e7a:	46c0      	nop			@ (mov r8, r8)
 8005e7c:	80000017 	.word	0x80000017
 8005e80:	2000001c 	.word	0x2000001c
 8005e84:	000f4240 	.word	0x000f4240

08005e88 <HAL_ADC_Init>:
{
 8005e88:	b570      	push	{r4, r5, r6, lr}
 8005e8a:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8005e8c:	d100      	bne.n	8005e90 <HAL_ADC_Init+0x8>
 8005e8e:	e090      	b.n	8005fb2 <HAL_ADC_Init+0x12a>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005e90:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d105      	bne.n	8005ea2 <HAL_ADC_Init+0x1a>
    hadc->Lock = HAL_UNLOCKED;
 8005e96:	0002      	movs	r2, r0
 8005e98:	3234      	adds	r2, #52	@ 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8005e9a:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hadc->Lock = HAL_UNLOCKED;
 8005e9c:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8005e9e:	f7ff fd0f 	bl	80058c0 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005ea2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005ea4:	06db      	lsls	r3, r3, #27
 8005ea6:	d500      	bpl.n	8005eaa <HAL_ADC_Init+0x22>
 8005ea8:	e085      	b.n	8005fb6 <HAL_ADC_Init+0x12e>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8005eaa:	6822      	ldr	r2, [r4, #0]
 8005eac:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8005eae:	075b      	lsls	r3, r3, #29
 8005eb0:	d500      	bpl.n	8005eb4 <HAL_ADC_Init+0x2c>
 8005eb2:	e080      	b.n	8005fb6 <HAL_ADC_Init+0x12e>
    ADC_STATE_CLR_SET(hadc->State,
 8005eb4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005eb6:	4b42      	ldr	r3, [pc, #264]	@ (8005fc0 <HAL_ADC_Init+0x138>)
 8005eb8:	4019      	ands	r1, r3
 8005eba:	3306      	adds	r3, #6
 8005ebc:	33ff      	adds	r3, #255	@ 0xff
 8005ebe:	430b      	orrs	r3, r1
    if (ADC_IS_ENABLE(hadc) == RESET)
 8005ec0:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 8005ec2:	63a3      	str	r3, [r4, #56]	@ 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 8005ec4:	6893      	ldr	r3, [r2, #8]
 8005ec6:	400b      	ands	r3, r1
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d105      	bne.n	8005ed8 <HAL_ADC_Init+0x50>
 8005ecc:	6811      	ldr	r1, [r2, #0]
 8005ece:	4219      	tst	r1, r3
 8005ed0:	d10e      	bne.n	8005ef0 <HAL_ADC_Init+0x68>
 8005ed2:	68d3      	ldr	r3, [r2, #12]
 8005ed4:	041b      	lsls	r3, r3, #16
 8005ed6:	d40b      	bmi.n	8005ef0 <HAL_ADC_Init+0x68>
      MODIFY_REG(hadc->Instance->CFGR1,
 8005ed8:	2118      	movs	r1, #24
 8005eda:	68d3      	ldr	r3, [r2, #12]
 8005edc:	438b      	bics	r3, r1
 8005ede:	68a1      	ldr	r1, [r4, #8]
 8005ee0:	430b      	orrs	r3, r1
 8005ee2:	60d3      	str	r3, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8005ee4:	6913      	ldr	r3, [r2, #16]
 8005ee6:	6861      	ldr	r1, [r4, #4]
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	089b      	lsrs	r3, r3, #2
 8005eec:	430b      	orrs	r3, r1
 8005eee:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8005ef0:	68d3      	ldr	r3, [r2, #12]
 8005ef2:	4934      	ldr	r1, [pc, #208]	@ (8005fc4 <HAL_ADC_Init+0x13c>)
 8005ef4:	400b      	ands	r3, r1
 8005ef6:	60d3      	str	r3, [r2, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005ef8:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8005efa:	7e60      	ldrb	r0, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005efc:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8005efe:	03c0      	lsls	r0, r0, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005f00:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8005f02:	7ea1      	ldrb	r1, [r4, #26]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8005f04:	68e0      	ldr	r0, [r4, #12]
 8005f06:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8005f08:	0348      	lsls	r0, r1, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8005f0a:	4303      	orrs	r3, r0
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8005f0c:	1d60      	adds	r0, r4, #5
 8005f0e:	7fc0      	ldrb	r0, [r0, #31]
 8005f10:	0040      	lsls	r0, r0, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8005f12:	4303      	orrs	r3, r0
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8005f14:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8005f16:	3801      	subs	r0, #1
 8005f18:	1e45      	subs	r5, r0, #1
 8005f1a:	41a8      	sbcs	r0, r5
 8005f1c:	0300      	lsls	r0, r0, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8005f1e:	4303      	orrs	r3, r0
 8005f20:	6920      	ldr	r0, [r4, #16]
 8005f22:	3802      	subs	r0, #2
 8005f24:	4245      	negs	r5, r0
 8005f26:	4168      	adcs	r0, r5
 8005f28:	0080      	lsls	r0, r0, #2
 8005f2a:	4303      	orrs	r3, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005f2c:	7ee0      	ldrb	r0, [r4, #27]
 8005f2e:	2801      	cmp	r0, #1
 8005f30:	d104      	bne.n	8005f3c <HAL_ADC_Init+0xb4>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8005f32:	2900      	cmp	r1, #0
 8005f34:	d12b      	bne.n	8005f8e <HAL_ADC_Init+0x106>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8005f36:	2180      	movs	r1, #128	@ 0x80
 8005f38:	0249      	lsls	r1, r1, #9
 8005f3a:	430b      	orrs	r3, r1
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005f3c:	20c2      	movs	r0, #194	@ 0xc2
 8005f3e:	69e1      	ldr	r1, [r4, #28]
 8005f40:	30ff      	adds	r0, #255	@ 0xff
 8005f42:	4281      	cmp	r1, r0
 8005f44:	d002      	beq.n	8005f4c <HAL_ADC_Init+0xc4>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8005f46:	6a20      	ldr	r0, [r4, #32]
 8005f48:	4301      	orrs	r1, r0
 8005f4a:	430b      	orrs	r3, r1
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8005f4c:	2080      	movs	r0, #128	@ 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8005f4e:	68d1      	ldr	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8005f50:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8005f52:	4319      	orrs	r1, r3
 8005f54:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8005f56:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005f58:	4281      	cmp	r1, r0
 8005f5a:	d002      	beq.n	8005f62 <HAL_ADC_Init+0xda>
 8005f5c:	1e48      	subs	r0, r1, #1
 8005f5e:	2806      	cmp	r0, #6
 8005f60:	d807      	bhi.n	8005f72 <HAL_ADC_Init+0xea>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8005f62:	2507      	movs	r5, #7
 8005f64:	6950      	ldr	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8005f66:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8005f68:	43a8      	bics	r0, r5
 8005f6a:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8005f6c:	6950      	ldr	r0, [r2, #20]
 8005f6e:	4301      	orrs	r1, r0
 8005f70:	6151      	str	r1, [r2, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8005f72:	68d2      	ldr	r2, [r2, #12]
 8005f74:	4914      	ldr	r1, [pc, #80]	@ (8005fc8 <HAL_ADC_Init+0x140>)
 8005f76:	400a      	ands	r2, r1
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d110      	bne.n	8005f9e <HAL_ADC_Init+0x116>
      ADC_CLEAR_ERRORCODE(hadc);
 8005f7c:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8005f7e:	2303      	movs	r3, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8005f80:	63e0      	str	r0, [r4, #60]	@ 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8005f82:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005f84:	439a      	bics	r2, r3
 8005f86:	3b02      	subs	r3, #2
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 8005f8c:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f8e:	2120      	movs	r1, #32
 8005f90:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8005f92:	4329      	orrs	r1, r5
 8005f94:	63a1      	str	r1, [r4, #56]	@ 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f96:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8005f98:	4308      	orrs	r0, r1
 8005f9a:	63e0      	str	r0, [r4, #60]	@ 0x3c
 8005f9c:	e7ce      	b.n	8005f3c <HAL_ADC_Init+0xb4>
      ADC_STATE_CLR_SET(hadc->State,
 8005f9e:	2312      	movs	r3, #18
 8005fa0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005fa2:	439a      	bics	r2, r3
 8005fa4:	3b02      	subs	r3, #2
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005faa:	2301      	movs	r3, #1
 8005fac:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	63e3      	str	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 8005fb2:	2001      	movs	r0, #1
 8005fb4:	e7ea      	b.n	8005f8c <HAL_ADC_Init+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005fb6:	2310      	movs	r3, #16
 8005fb8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8005fbe:	e7f8      	b.n	8005fb2 <HAL_ADC_Init+0x12a>
 8005fc0:	fffffefd 	.word	0xfffffefd
 8005fc4:	fffe0219 	.word	0xfffe0219
 8005fc8:	833fffe7 	.word	0x833fffe7

08005fcc <HAL_ADC_Start>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005fcc:	6803      	ldr	r3, [r0, #0]
{
 8005fce:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005fd0:	689b      	ldr	r3, [r3, #8]
{
 8005fd2:	0004      	movs	r4, r0
    __HAL_LOCK(hadc);
 8005fd4:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005fd6:	075b      	lsls	r3, r3, #29
 8005fd8:	d41a      	bmi.n	8006010 <HAL_ADC_Start+0x44>
    __HAL_LOCK(hadc);
 8005fda:	0025      	movs	r5, r4
 8005fdc:	3534      	adds	r5, #52	@ 0x34
 8005fde:	782b      	ldrb	r3, [r5, #0]
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d015      	beq.n	8006010 <HAL_ADC_Start+0x44>
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	702b      	strb	r3, [r5, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8005fe8:	7e63      	ldrb	r3, [r4, #25]
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d111      	bne.n	8006012 <HAL_ADC_Start+0x46>
      ADC_STATE_CLR_SET(hadc->State,
 8005fee:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8006020 <HAL_ADC_Start+0x54>)
      ADC_CLEAR_ERRORCODE(hadc);
 8005ff2:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8005ff4:	401a      	ands	r2, r3
 8005ff6:	2380      	movs	r3, #128	@ 0x80
 8005ff8:	005b      	lsls	r3, r3, #1
 8005ffa:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005ffc:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 8005ffe:	63a3      	str	r3, [r4, #56]	@ 0x38
      ADC_CLEAR_ERRORCODE(hadc);
 8006000:	63e0      	str	r0, [r4, #60]	@ 0x3c
      __HAL_UNLOCK(hadc);
 8006002:	7028      	strb	r0, [r5, #0]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006004:	6823      	ldr	r3, [r4, #0]
 8006006:	601a      	str	r2, [r3, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8006008:	6899      	ldr	r1, [r3, #8]
 800600a:	3a18      	subs	r2, #24
 800600c:	430a      	orrs	r2, r1
 800600e:	609a      	str	r2, [r3, #8]
}
 8006010:	bd70      	pop	{r4, r5, r6, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8006012:	0020      	movs	r0, r4
 8006014:	f7ff fee8 	bl	8005de8 <ADC_Enable.constprop.0>
    if (tmp_hal_status == HAL_OK)
 8006018:	2800      	cmp	r0, #0
 800601a:	d0e8      	beq.n	8005fee <HAL_ADC_Start+0x22>
 800601c:	e7f8      	b.n	8006010 <HAL_ADC_Start+0x44>
 800601e:	46c0      	nop			@ (mov r8, r8)
 8006020:	fffff0fe 	.word	0xfffff0fe

08006024 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8006024:	6803      	ldr	r3, [r0, #0]
 8006026:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8006028:	4770      	bx	lr
	...

0800602c <HAL_ADC_ConfigChannel>:
{
 800602c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0U;
 800602e:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8006030:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 8006032:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8006034:	3434      	adds	r4, #52	@ 0x34
 8006036:	7822      	ldrb	r2, [r4, #0]
{
 8006038:	0003      	movs	r3, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800603a:	6ac6      	ldr	r6, [r0, #44]	@ 0x2c
  __HAL_LOCK(hadc);
 800603c:	2002      	movs	r0, #2
 800603e:	2a01      	cmp	r2, #1
 8006040:	d02c      	beq.n	800609c <HAL_ADC_ConfigChannel+0x70>
 8006042:	3801      	subs	r0, #1
 8006044:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8006046:	681a      	ldr	r2, [r3, #0]
 8006048:	6895      	ldr	r5, [r2, #8]
 800604a:	076d      	lsls	r5, r5, #29
 800604c:	d45b      	bmi.n	8006106 <HAL_ADC_ConfigChannel+0xda>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800604e:	680b      	ldr	r3, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 8006050:	684f      	ldr	r7, [r1, #4]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006052:	001d      	movs	r5, r3
    if (sConfig->Rank != ADC_RANK_NONE)
 8006054:	46bc      	mov	ip, r7
 8006056:	4f2e      	ldr	r7, [pc, #184]	@ (8006110 <HAL_ADC_ConfigChannel+0xe4>)
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8006058:	4098      	lsls	r0, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800605a:	3d10      	subs	r5, #16
    if (sConfig->Rank != ADC_RANK_NONE)
 800605c:	45bc      	cmp	ip, r7
 800605e:	d03c      	beq.n	80060da <HAL_ADC_ConfigChannel+0xae>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8006060:	6a97      	ldr	r7, [r2, #40]	@ 0x28
 8006062:	4338      	orrs	r0, r7
 8006064:	6290      	str	r0, [r2, #40]	@ 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8006066:	2e07      	cmp	r6, #7
 8006068:	d80f      	bhi.n	800608a <HAL_ADC_ConfigChannel+0x5e>
 800606a:	2e00      	cmp	r6, #0
 800606c:	d111      	bne.n	8006092 <HAL_ADC_ConfigChannel+0x66>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800606e:	2007      	movs	r0, #7
 8006070:	6956      	ldr	r6, [r2, #20]
 8006072:	6889      	ldr	r1, [r1, #8]
 8006074:	4006      	ands	r6, r0
 8006076:	42b1      	cmp	r1, r6
 8006078:	d00b      	beq.n	8006092 <HAL_ADC_ConfigChannel+0x66>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800607a:	6956      	ldr	r6, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800607c:	4001      	ands	r1, r0
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800607e:	4386      	bics	r6, r0
 8006080:	6156      	str	r6, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8006082:	6956      	ldr	r6, [r2, #20]
 8006084:	4331      	orrs	r1, r6
 8006086:	6151      	str	r1, [r2, #20]
 8006088:	e003      	b.n	8006092 <HAL_ADC_ConfigChannel+0x66>
 800608a:	2080      	movs	r0, #128	@ 0x80
 800608c:	0540      	lsls	r0, r0, #21
 800608e:	4286      	cmp	r6, r0
 8006090:	d1ed      	bne.n	800606e <HAL_ADC_ConfigChannel+0x42>
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006092:	2d02      	cmp	r5, #2
 8006094:	d903      	bls.n	800609e <HAL_ADC_ConfigChannel+0x72>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006096:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8006098:	2300      	movs	r3, #0
 800609a:	7023      	strb	r3, [r4, #0]
}
 800609c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800609e:	481d      	ldr	r0, [pc, #116]	@ (8006114 <HAL_ADC_ConfigChannel+0xe8>)
 80060a0:	2180      	movs	r1, #128	@ 0x80
 80060a2:	6802      	ldr	r2, [r0, #0]
 80060a4:	2b10      	cmp	r3, #16
 80060a6:	d014      	beq.n	80060d2 <HAL_ADC_ConfigChannel+0xa6>
 80060a8:	2b11      	cmp	r3, #17
 80060aa:	d114      	bne.n	80060d6 <HAL_ADC_ConfigChannel+0xaa>
 80060ac:	03c9      	lsls	r1, r1, #15
 80060ae:	430a      	orrs	r2, r1
 80060b0:	6002      	str	r2, [r0, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80060b2:	2b10      	cmp	r3, #16
 80060b4:	d1ef      	bne.n	8006096 <HAL_ADC_ConfigChannel+0x6a>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80060b6:	4b18      	ldr	r3, [pc, #96]	@ (8006118 <HAL_ADC_ConfigChannel+0xec>)
 80060b8:	4918      	ldr	r1, [pc, #96]	@ (800611c <HAL_ADC_ConfigChannel+0xf0>)
 80060ba:	6818      	ldr	r0, [r3, #0]
 80060bc:	f7fa f840 	bl	8000140 <__udivsi3>
 80060c0:	230a      	movs	r3, #10
 80060c2:	4343      	muls	r3, r0
            wait_loop_index--;
 80060c4:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80060c6:	9b01      	ldr	r3, [sp, #4]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d0e4      	beq.n	8006096 <HAL_ADC_ConfigChannel+0x6a>
            wait_loop_index--;
 80060cc:	9b01      	ldr	r3, [sp, #4]
 80060ce:	3b01      	subs	r3, #1
 80060d0:	e7f8      	b.n	80060c4 <HAL_ADC_ConfigChannel+0x98>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80060d2:	0409      	lsls	r1, r1, #16
 80060d4:	e7eb      	b.n	80060ae <HAL_ADC_ConfigChannel+0x82>
 80060d6:	0449      	lsls	r1, r1, #17
 80060d8:	e7e9      	b.n	80060ae <HAL_ADC_ConfigChannel+0x82>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80060da:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80060dc:	4381      	bics	r1, r0
 80060de:	6291      	str	r1, [r2, #40]	@ 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80060e0:	2d02      	cmp	r5, #2
 80060e2:	d8d8      	bhi.n	8006096 <HAL_ADC_ConfigChannel+0x6a>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80060e4:	4a0b      	ldr	r2, [pc, #44]	@ (8006114 <HAL_ADC_ConfigChannel+0xe8>)
 80060e6:	6811      	ldr	r1, [r2, #0]
 80060e8:	2b10      	cmp	r3, #16
 80060ea:	d00a      	beq.n	8006102 <HAL_ADC_ConfigChannel+0xd6>
 80060ec:	3b11      	subs	r3, #17
 80060ee:	1e58      	subs	r0, r3, #1
 80060f0:	4183      	sbcs	r3, r0
 80060f2:	480b      	ldr	r0, [pc, #44]	@ (8006120 <HAL_ADC_ConfigChannel+0xf4>)
 80060f4:	425b      	negs	r3, r3
 80060f6:	4003      	ands	r3, r0
 80060f8:	480a      	ldr	r0, [pc, #40]	@ (8006124 <HAL_ADC_ConfigChannel+0xf8>)
 80060fa:	181b      	adds	r3, r3, r0
 80060fc:	400b      	ands	r3, r1
 80060fe:	6013      	str	r3, [r2, #0]
 8006100:	e7c9      	b.n	8006096 <HAL_ADC_ConfigChannel+0x6a>
 8006102:	4b09      	ldr	r3, [pc, #36]	@ (8006128 <HAL_ADC_ConfigChannel+0xfc>)
 8006104:	e7fa      	b.n	80060fc <HAL_ADC_ConfigChannel+0xd0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006106:	2220      	movs	r2, #32
 8006108:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800610a:	430a      	orrs	r2, r1
 800610c:	639a      	str	r2, [r3, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 800610e:	e7c3      	b.n	8006098 <HAL_ADC_ConfigChannel+0x6c>
 8006110:	00001001 	.word	0x00001001
 8006114:	40012708 	.word	0x40012708
 8006118:	2000001c 	.word	0x2000001c
 800611c:	000f4240 	.word	0x000f4240
 8006120:	ff400000 	.word	0xff400000
 8006124:	ffbfffff 	.word	0xffbfffff
 8006128:	ff7fffff 	.word	0xff7fffff

0800612c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800612c:	b510      	push	{r4, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800612e:	24ff      	movs	r4, #255	@ 0xff
 8006130:	2203      	movs	r2, #3
 8006132:	000b      	movs	r3, r1
 8006134:	0021      	movs	r1, r4
 8006136:	4002      	ands	r2, r0
 8006138:	00d2      	lsls	r2, r2, #3
 800613a:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800613c:	019b      	lsls	r3, r3, #6
 800613e:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006140:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006142:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8006144:	2800      	cmp	r0, #0
 8006146:	db0a      	blt.n	800615e <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006148:	24c0      	movs	r4, #192	@ 0xc0
 800614a:	4a0b      	ldr	r2, [pc, #44]	@ (8006178 <HAL_NVIC_SetPriority+0x4c>)
 800614c:	0880      	lsrs	r0, r0, #2
 800614e:	0080      	lsls	r0, r0, #2
 8006150:	1880      	adds	r0, r0, r2
 8006152:	00a4      	lsls	r4, r4, #2
 8006154:	5902      	ldr	r2, [r0, r4]
 8006156:	400a      	ands	r2, r1
 8006158:	4313      	orrs	r3, r2
 800615a:	5103      	str	r3, [r0, r4]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800615c:	bd10      	pop	{r4, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800615e:	220f      	movs	r2, #15
 8006160:	4010      	ands	r0, r2
 8006162:	3808      	subs	r0, #8
 8006164:	4a05      	ldr	r2, [pc, #20]	@ (800617c <HAL_NVIC_SetPriority+0x50>)
 8006166:	0880      	lsrs	r0, r0, #2
 8006168:	0080      	lsls	r0, r0, #2
 800616a:	1880      	adds	r0, r0, r2
 800616c:	69c2      	ldr	r2, [r0, #28]
 800616e:	4011      	ands	r1, r2
 8006170:	4319      	orrs	r1, r3
 8006172:	61c1      	str	r1, [r0, #28]
 8006174:	e7f2      	b.n	800615c <HAL_NVIC_SetPriority+0x30>
 8006176:	46c0      	nop			@ (mov r8, r8)
 8006178:	e000e100 	.word	0xe000e100
 800617c:	e000ed00 	.word	0xe000ed00

08006180 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8006180:	2800      	cmp	r0, #0
 8006182:	db05      	blt.n	8006190 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006184:	231f      	movs	r3, #31
 8006186:	4018      	ands	r0, r3
 8006188:	3b1e      	subs	r3, #30
 800618a:	4083      	lsls	r3, r0
 800618c:	4a01      	ldr	r2, [pc, #4]	@ (8006194 <HAL_NVIC_EnableIRQ+0x14>)
 800618e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8006190:	4770      	bx	lr
 8006192:	46c0      	nop			@ (mov r8, r8)
 8006194:	e000e100 	.word	0xe000e100

08006198 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8006198:	2800      	cmp	r0, #0
 800619a:	db09      	blt.n	80061b0 <HAL_NVIC_DisableIRQ+0x18>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800619c:	231f      	movs	r3, #31
 800619e:	4018      	ands	r0, r3
 80061a0:	3b1e      	subs	r3, #30
 80061a2:	4083      	lsls	r3, r0
 80061a4:	4a03      	ldr	r2, [pc, #12]	@ (80061b4 <HAL_NVIC_DisableIRQ+0x1c>)
 80061a6:	67d3      	str	r3, [r2, #124]	@ 0x7c
  __ASM volatile ("dsb 0xF":::"memory");
 80061a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80061ac:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80061b0:	4770      	bx	lr
 80061b2:	46c0      	nop			@ (mov r8, r8)
 80061b4:	e000e104 	.word	0xe000e104

080061b8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80061b8:	2280      	movs	r2, #128	@ 0x80
 80061ba:	1e43      	subs	r3, r0, #1
 80061bc:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 80061be:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d20d      	bcs.n	80061e0 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80061c4:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80061c6:	4a07      	ldr	r2, [pc, #28]	@ (80061e4 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80061c8:	4807      	ldr	r0, [pc, #28]	@ (80061e8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80061ca:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80061cc:	6a03      	ldr	r3, [r0, #32]
 80061ce:	0609      	lsls	r1, r1, #24
 80061d0:	021b      	lsls	r3, r3, #8
 80061d2:	0a1b      	lsrs	r3, r3, #8
 80061d4:	430b      	orrs	r3, r1
 80061d6:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80061d8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80061da:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80061dc:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80061de:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80061e0:	4770      	bx	lr
 80061e2:	46c0      	nop			@ (mov r8, r8)
 80061e4:	e000e010 	.word	0xe000e010
 80061e8:	e000ed00 	.word	0xe000ed00

080061ec <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80061ec:	b510      	push	{r4, lr}
 80061ee:	0004      	movs	r4, r0
  /* Check DAC handle */
  if(hdac == NULL)
  {
     return HAL_ERROR;
 80061f0:	2001      	movs	r0, #1
  if(hdac == NULL)
 80061f2:	2c00      	cmp	r4, #0
 80061f4:	d00d      	beq.n	8006212 <HAL_DAC_Init+0x26>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if (hdac->State == HAL_DAC_STATE_RESET)
 80061f6:	7923      	ldrb	r3, [r4, #4]
 80061f8:	b2da      	uxtb	r2, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d103      	bne.n	8006206 <HAL_DAC_Init+0x1a>
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80061fe:	0020      	movs	r0, r4
    hdac->Lock = HAL_UNLOCKED;
 8006200:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 8006202:	f7ff fb8b 	bl	800591c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006206:	2302      	movs	r3, #2
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006208:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 800620a:	7123      	strb	r3, [r4, #4]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800620c:	3b01      	subs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800620e:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8006210:	7123      	strb	r3, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
}
 8006212:	bd10      	pop	{r4, pc}

08006214 <HAL_DAC_ConvCpltCallbackCh1>:
  * @brief  Conversion complete callback in non blocking mode for Channel1 
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
 8006214:	4770      	bx	lr

08006216 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @brief  Conversion half DMA transfer callback in non-blocking mode for Channel1 
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
 8006216:	4770      	bx	lr

08006218 <HAL_DAC_ErrorCallbackCh1>:
  * @brief  Error DAC callback for Channel1.
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
 8006218:	4770      	bx	lr

0800621a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @brief  DMA underrun DAC callback for channel1.
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
 800621a:	4770      	bx	lr

0800621c <DAC_DMAErrorCh1>:
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800621c:	2304      	movs	r3, #4
{
 800621e:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006220:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006222:	6922      	ldr	r2, [r4, #16]
    
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8006224:	0020      	movs	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006226:	4313      	orrs	r3, r2
 8006228:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac); 
 800622a:	f7ff fff5 	bl	8006218 <HAL_DAC_ErrorCallbackCh1>
    
  hdac->State= HAL_DAC_STATE_READY;
 800622e:	2301      	movs	r3, #1
 8006230:	7123      	strb	r3, [r4, #4]
}
 8006232:	bd10      	pop	{r4, pc}

08006234 <DAC_DMAHalfConvCpltCh1>:
{
 8006234:	b510      	push	{r4, lr}
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8006236:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8006238:	f7ff ffed 	bl	8006216 <HAL_DAC_ConvHalfCpltCallbackCh1>
}
 800623c:	bd10      	pop	{r4, pc}

0800623e <DAC_DMAConvCpltCh1>:
{
 800623e:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006240:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8006242:	0020      	movs	r0, r4
 8006244:	f7ff ffe6 	bl	8006214 <HAL_DAC_ConvCpltCallbackCh1>
  hdac->State= HAL_DAC_STATE_READY;
 8006248:	2301      	movs	r3, #1
 800624a:	7123      	strb	r3, [r4, #4]
}
 800624c:	bd10      	pop	{r4, pc}

0800624e <HAL_DAC_ConfigChannel>:
{
 800624e:	b530      	push	{r4, r5, lr}
 8006250:	0014      	movs	r4, r2
 8006252:	2202      	movs	r2, #2
  __HAL_LOCK(hdac);
 8006254:	7945      	ldrb	r5, [r0, #5]
{
 8006256:	0003      	movs	r3, r0
  __HAL_LOCK(hdac);
 8006258:	0010      	movs	r0, r2
 800625a:	2d01      	cmp	r5, #1
 800625c:	d00e      	beq.n	800627c <HAL_DAC_ConfigChannel+0x2e>
  hdac->State = HAL_DAC_STATE_BUSY;
 800625e:	711a      	strb	r2, [r3, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 8006260:	323c      	adds	r2, #60	@ 0x3c
 8006262:	40a2      	lsls	r2, r4
  tmpreg1 = hdac->Instance->CR;
 8006264:	681d      	ldr	r5, [r3, #0]
 8006266:	6828      	ldr	r0, [r5, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 8006268:	4390      	bics	r0, r2
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800626a:	c906      	ldmia	r1, {r1, r2}
 800626c:	430a      	orrs	r2, r1
  tmpreg1 |= tmpreg2 << Channel;
 800626e:	40a2      	lsls	r2, r4
 8006270:	4302      	orrs	r2, r0
  hdac->Instance->CR = tmpreg1;
 8006272:	602a      	str	r2, [r5, #0]
  __HAL_UNLOCK(hdac);
 8006274:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8006276:	2201      	movs	r2, #1
  __HAL_UNLOCK(hdac);
 8006278:	7158      	strb	r0, [r3, #5]
  hdac->State = HAL_DAC_STATE_READY;
 800627a:	711a      	strb	r2, [r3, #4]
}
 800627c:	bd30      	pop	{r4, r5, pc}
	...

08006280 <HAL_DAC_Start_DMA>:
{
 8006280:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006282:	001e      	movs	r6, r3
 8006284:	2302      	movs	r3, #2
 8006286:	9200      	str	r2, [sp, #0]
 8006288:	9101      	str	r1, [sp, #4]
  __HAL_LOCK(hdac);
 800628a:	7941      	ldrb	r1, [r0, #5]
{
 800628c:	0004      	movs	r4, r0
 800628e:	9a08      	ldr	r2, [sp, #32]
  __HAL_LOCK(hdac);
 8006290:	0018      	movs	r0, r3
 8006292:	2901      	cmp	r1, #1
 8006294:	d038      	beq.n	8006308 <HAL_DAC_Start_DMA+0x88>
 8006296:	2101      	movs	r1, #1
 8006298:	7161      	strb	r1, [r4, #5]
  SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800629a:	2180      	movs	r1, #128	@ 0x80
  hdac->State = HAL_DAC_STATE_BUSY;
 800629c:	7123      	strb	r3, [r4, #4]
  hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800629e:	68a0      	ldr	r0, [r4, #8]
 80062a0:	4b1a      	ldr	r3, [pc, #104]	@ (800630c <HAL_DAC_Start_DMA+0x8c>)
  SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80062a2:	0149      	lsls	r1, r1, #5
  hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80062a4:	6283      	str	r3, [r0, #40]	@ 0x28
  hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80062a6:	4b1a      	ldr	r3, [pc, #104]	@ (8006310 <HAL_DAC_Start_DMA+0x90>)
 80062a8:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80062aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006314 <HAL_DAC_Start_DMA+0x94>)
 80062ac:	6303      	str	r3, [r0, #48]	@ 0x30
  SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80062ae:	6823      	ldr	r3, [r4, #0]
 80062b0:	681d      	ldr	r5, [r3, #0]
 80062b2:	4329      	orrs	r1, r5
      tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80062b4:	001d      	movs	r5, r3
  SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80062b6:	6019      	str	r1, [r3, #0]
      tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80062b8:	350c      	adds	r5, #12
  switch(Alignment)
 80062ba:	2a04      	cmp	r2, #4
 80062bc:	d007      	beq.n	80062ce <HAL_DAC_Start_DMA+0x4e>
      tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80062be:	3504      	adds	r5, #4
  switch(Alignment)
 80062c0:	2a08      	cmp	r2, #8
 80062c2:	d004      	beq.n	80062ce <HAL_DAC_Start_DMA+0x4e>
 80062c4:	2500      	movs	r5, #0
 80062c6:	42aa      	cmp	r2, r5
 80062c8:	d101      	bne.n	80062ce <HAL_DAC_Start_DMA+0x4e>
      tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80062ca:	001d      	movs	r5, r3
 80062cc:	3508      	adds	r5, #8
  __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80062ce:	2780      	movs	r7, #128	@ 0x80
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	01bf      	lsls	r7, r7, #6
 80062d4:	433a      	orrs	r2, r7
 80062d6:	601a      	str	r2, [r3, #0]
  HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80062d8:	9900      	ldr	r1, [sp, #0]
 80062da:	0033      	movs	r3, r6
 80062dc:	002a      	movs	r2, r5
 80062de:	f000 f867 	bl	80063b0 <HAL_DMA_Start_IT>
  __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80062e2:	6823      	ldr	r3, [r4, #0]
  HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80062e4:	9900      	ldr	r1, [sp, #0]
  __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80062e6:	681a      	ldr	r2, [r3, #0]
  HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80062e8:	68a0      	ldr	r0, [r4, #8]
  __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80062ea:	4317      	orrs	r7, r2
 80062ec:	601f      	str	r7, [r3, #0]
  HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80062ee:	002a      	movs	r2, r5
 80062f0:	0033      	movs	r3, r6
 80062f2:	f000 f85d 	bl	80063b0 <HAL_DMA_Start_IT>
  __HAL_DAC_ENABLE(hdac, Channel);
 80062f6:	2301      	movs	r3, #1
 80062f8:	9801      	ldr	r0, [sp, #4]
 80062fa:	6822      	ldr	r2, [r4, #0]
 80062fc:	4083      	lsls	r3, r0
  __HAL_UNLOCK(hdac);
 80062fe:	2000      	movs	r0, #0
  __HAL_DAC_ENABLE(hdac, Channel);
 8006300:	6811      	ldr	r1, [r2, #0]
 8006302:	430b      	orrs	r3, r1
 8006304:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hdac);
 8006306:	7160      	strb	r0, [r4, #5]
}
 8006308:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800630a:	46c0      	nop			@ (mov r8, r8)
 800630c:	0800623f 	.word	0x0800623f
 8006310:	08006235 	.word	0x08006235
 8006314:	0800621d 	.word	0x0800621d

08006318 <HAL_DAC_IRQHandler>:
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8006318:	2280      	movs	r2, #128	@ 0x80
 800631a:	6803      	ldr	r3, [r0, #0]
 800631c:	0192      	lsls	r2, r2, #6
 800631e:	6819      	ldr	r1, [r3, #0]
{
 8006320:	b510      	push	{r4, lr}
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8006322:	4211      	tst	r1, r2
 8006324:	d00f      	beq.n	8006346 <HAL_DAC_IRQHandler+0x2e>
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8006326:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006328:	4211      	tst	r1, r2
 800632a:	d00c      	beq.n	8006346 <HAL_DAC_IRQHandler+0x2e>
      hdac->State = HAL_DAC_STATE_ERROR;
 800632c:	2104      	movs	r1, #4
 800632e:	7101      	strb	r1, [r0, #4]
      hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8006330:	6904      	ldr	r4, [r0, #16]
 8006332:	3903      	subs	r1, #3
 8006334:	4321      	orrs	r1, r4
 8006336:	6101      	str	r1, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8006338:	635a      	str	r2, [r3, #52]	@ 0x34
      hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	4902      	ldr	r1, [pc, #8]	@ (8006348 <HAL_DAC_IRQHandler+0x30>)
 800633e:	400a      	ands	r2, r1
 8006340:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006342:	f7ff ff6a 	bl	800621a <HAL_DAC_DMAUnderrunCallbackCh1>
}
 8006346:	bd10      	pop	{r4, pc}
 8006348:	ffffefff 	.word	0xffffefff

0800634c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800634c:	b570      	push	{r4, r5, r6, lr}
 800634e:	0004      	movs	r4, r0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
  {
    return HAL_ERROR;
 8006350:	2001      	movs	r0, #1
  if (NULL == hdma)
 8006352:	2c00      	cmp	r4, #0
 8006354:	d024      	beq.n	80063a0 <HAL_DMA_Init+0x54>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006356:	2302      	movs	r3, #2
 8006358:	1ca5      	adds	r5, r4, #2
 800635a:	77eb      	strb	r3, [r5, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800635c:	6820      	ldr	r0, [r4, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800635e:	4b11      	ldr	r3, [pc, #68]	@ (80063a4 <HAL_DMA_Init+0x58>)
  tmp = hdma->Instance->CCR;
 8006360:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006362:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006364:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8006366:	6863      	ldr	r3, [r4, #4]
 8006368:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800636a:	68e1      	ldr	r1, [r4, #12]
 800636c:	430b      	orrs	r3, r1
 800636e:	6921      	ldr	r1, [r4, #16]
 8006370:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006372:	6961      	ldr	r1, [r4, #20]
 8006374:	430b      	orrs	r3, r1
 8006376:	69a1      	ldr	r1, [r4, #24]
 8006378:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 800637a:	69e1      	ldr	r1, [r4, #28]
 800637c:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 800637e:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006380:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006382:	4b09      	ldr	r3, [pc, #36]	@ (80063a8 <HAL_DMA_Init+0x5c>)
 8006384:	2114      	movs	r1, #20
 8006386:	18c0      	adds	r0, r0, r3
 8006388:	f7f9 feda 	bl	8000140 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 800638c:	4b07      	ldr	r3, [pc, #28]	@ (80063ac <HAL_DMA_Init+0x60>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800638e:	0080      	lsls	r0, r0, #2
 8006390:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8006392:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006394:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8006396:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006398:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->Lock = HAL_UNLOCKED;
 800639a:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 800639c:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 800639e:	77e0      	strb	r0, [r4, #31]
}
 80063a0:	bd70      	pop	{r4, r5, r6, pc}
 80063a2:	46c0      	nop			@ (mov r8, r8)
 80063a4:	ffffc00f 	.word	0xffffc00f
 80063a8:	bffdfff8 	.word	0xbffdfff8
 80063ac:	40020000 	.word	0x40020000

080063b0 <HAL_DMA_Start_IT>:
{
 80063b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80063b2:	1c44      	adds	r4, r0, #1
{
 80063b4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 80063b6:	7fe5      	ldrb	r5, [r4, #31]
 80063b8:	2d01      	cmp	r5, #1
 80063ba:	d033      	beq.n	8006424 <HAL_DMA_Start_IT+0x74>
 80063bc:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 80063be:	1c87      	adds	r7, r0, #2
  __HAL_LOCK(hdma);
 80063c0:	77e5      	strb	r5, [r4, #31]
  if (HAL_DMA_STATE_READY == hdma->State)
 80063c2:	7ffd      	ldrb	r5, [r7, #31]
 80063c4:	2600      	movs	r6, #0
 80063c6:	46ac      	mov	ip, r5
 80063c8:	4663      	mov	r3, ip
 80063ca:	b2ed      	uxtb	r5, r5
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d128      	bne.n	8006422 <HAL_DMA_Start_IT+0x72>
    hdma->State = HAL_DMA_STATE_BUSY;
 80063d0:	2402      	movs	r4, #2
 80063d2:	77fc      	strb	r4, [r7, #31]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80063d4:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063d6:	6386      	str	r6, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80063d8:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80063da:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80063dc:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80063de:	40bd      	lsls	r5, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80063e0:	6026      	str	r6, [r4, #0]
  hdma->Instance->CNDTR = DataLength;
 80063e2:	9b01      	ldr	r3, [sp, #4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80063e4:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
 80063e6:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 80063e8:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80063ea:	6843      	ldr	r3, [r0, #4]
 80063ec:	2b10      	cmp	r3, #16
 80063ee:	d10e      	bne.n	800640e <HAL_DMA_Start_IT+0x5e>
    hdma->Instance->CPAR = DstAddress;
 80063f0:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80063f2:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80063f4:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80063f6:	6822      	ldr	r2, [r4, #0]
    if (NULL != hdma->XferHalfCpltCallback)
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d00b      	beq.n	8006414 <HAL_DMA_Start_IT+0x64>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80063fc:	230e      	movs	r3, #14
 80063fe:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8006400:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8006402:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8006404:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8006406:	6822      	ldr	r2, [r4, #0]
 8006408:	4313      	orrs	r3, r2
 800640a:	6023      	str	r3, [r4, #0]
}
 800640c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 800640e:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8006410:	60e2      	str	r2, [r4, #12]
 8006412:	e7ef      	b.n	80063f4 <HAL_DMA_Start_IT+0x44>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8006414:	230a      	movs	r3, #10
 8006416:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8006418:	2204      	movs	r2, #4
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800641a:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800641c:	6823      	ldr	r3, [r4, #0]
 800641e:	4393      	bics	r3, r2
 8006420:	e7ee      	b.n	8006400 <HAL_DMA_Start_IT+0x50>
    __HAL_UNLOCK(hdma);
 8006422:	77e6      	strb	r6, [r4, #31]
  __HAL_LOCK(hdma);
 8006424:	2002      	movs	r0, #2
 8006426:	e7f1      	b.n	800640c <HAL_DMA_Start_IT+0x5c>

08006428 <HAL_DMA_Abort_IT>:
{
 8006428:	b570      	push	{r4, r5, r6, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 800642a:	1c84      	adds	r4, r0, #2
 800642c:	7fe3      	ldrb	r3, [r4, #31]
 800642e:	2b02      	cmp	r3, #2
 8006430:	d003      	beq.n	800643a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006432:	2304      	movs	r3, #4
 8006434:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 8006436:	2001      	movs	r0, #1
}
 8006438:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800643a:	210e      	movs	r1, #14
 800643c:	6803      	ldr	r3, [r0, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	438a      	bics	r2, r1
 8006442:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006444:	2201      	movs	r2, #1
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006446:	0015      	movs	r5, r2
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006448:	6819      	ldr	r1, [r3, #0]
 800644a:	4391      	bics	r1, r2
 800644c:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800644e:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8006450:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8006452:	408d      	lsls	r5, r1
 8006454:	605d      	str	r5, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8006456:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8006458:	1883      	adds	r3, r0, r2
 800645a:	2200      	movs	r2, #0
 800645c:	77da      	strb	r2, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 800645e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006460:	4293      	cmp	r3, r2
 8006462:	d000      	beq.n	8006466 <HAL_DMA_Abort_IT+0x3e>
      hdma->XferAbortCallback(hdma);
 8006464:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8006466:	2000      	movs	r0, #0
 8006468:	e7e6      	b.n	8006438 <HAL_DMA_Abort_IT+0x10>

0800646a <HAL_DMA_IRQHandler>:
{
 800646a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800646c:	2704      	movs	r7, #4
 800646e:	003e      	movs	r6, r7
 8006470:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006472:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8006474:	408e      	lsls	r6, r1
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006476:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8006478:	6803      	ldr	r3, [r0, #0]
 800647a:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800647c:	4235      	tst	r5, r6
 800647e:	d00d      	beq.n	800649c <HAL_DMA_IRQHandler+0x32>
 8006480:	423c      	tst	r4, r7
 8006482:	d00b      	beq.n	800649c <HAL_DMA_IRQHandler+0x32>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006484:	6819      	ldr	r1, [r3, #0]
 8006486:	0689      	lsls	r1, r1, #26
 8006488:	d402      	bmi.n	8006490 <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800648a:	6819      	ldr	r1, [r3, #0]
 800648c:	43b9      	bics	r1, r7
 800648e:	6019      	str	r1, [r3, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8006490:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8006492:	6056      	str	r6, [r2, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8006494:	2b00      	cmp	r3, #0
 8006496:	d019      	beq.n	80064cc <HAL_DMA_IRQHandler+0x62>
      hdma->XferErrorCallback(hdma);
 8006498:	4798      	blx	r3
}
 800649a:	e017      	b.n	80064cc <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800649c:	2702      	movs	r7, #2
 800649e:	003e      	movs	r6, r7
 80064a0:	408e      	lsls	r6, r1
 80064a2:	4235      	tst	r5, r6
 80064a4:	d013      	beq.n	80064ce <HAL_DMA_IRQHandler+0x64>
 80064a6:	423c      	tst	r4, r7
 80064a8:	d011      	beq.n	80064ce <HAL_DMA_IRQHandler+0x64>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80064aa:	6819      	ldr	r1, [r3, #0]
 80064ac:	0689      	lsls	r1, r1, #26
 80064ae:	d406      	bmi.n	80064be <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80064b0:	240a      	movs	r4, #10
 80064b2:	6819      	ldr	r1, [r3, #0]
 80064b4:	43a1      	bics	r1, r4
 80064b6:	6019      	str	r1, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80064b8:	2101      	movs	r1, #1
 80064ba:	19c3      	adds	r3, r0, r7
 80064bc:	77d9      	strb	r1, [r3, #31]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80064be:	6056      	str	r6, [r2, #4]
    __HAL_UNLOCK(hdma);
 80064c0:	2200      	movs	r2, #0
 80064c2:	1c43      	adds	r3, r0, #1
 80064c4:	77da      	strb	r2, [r3, #31]
    if (hdma->XferCpltCallback != NULL)
 80064c6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
    if (hdma->XferErrorCallback != NULL)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d1e5      	bne.n	8006498 <HAL_DMA_IRQHandler+0x2e>
}
 80064cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80064ce:	2608      	movs	r6, #8
 80064d0:	0037      	movs	r7, r6
 80064d2:	408f      	lsls	r7, r1
 80064d4:	423d      	tst	r5, r7
 80064d6:	d0f9      	beq.n	80064cc <HAL_DMA_IRQHandler+0x62>
 80064d8:	4234      	tst	r4, r6
 80064da:	d0f7      	beq.n	80064cc <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80064dc:	250e      	movs	r5, #14
 80064de:	681c      	ldr	r4, [r3, #0]
 80064e0:	43ac      	bics	r4, r5
 80064e2:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80064e4:	2301      	movs	r3, #1
 80064e6:	001c      	movs	r4, r3
 80064e8:	408c      	lsls	r4, r1
 80064ea:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80064ec:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80064ee:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80064f0:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 80064f2:	2200      	movs	r2, #0
 80064f4:	18c3      	adds	r3, r0, r3
 80064f6:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 80064f8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80064fa:	e7e5      	b.n	80064c8 <HAL_DMA_IRQHandler+0x5e>

080064fc <HAL_DMA_GetState>:
  return hdma->State;
 80064fc:	3002      	adds	r0, #2
 80064fe:	7fc0      	ldrb	r0, [r0, #31]
 8006500:	b2c0      	uxtb	r0, r0
}
 8006502:	4770      	bx	lr

08006504 <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0U;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8006504:	4a0c      	ldr	r2, [pc, #48]	@ (8006538 <FLASH_SetErrorCode+0x34>)
 8006506:	2110      	movs	r1, #16
 8006508:	68d0      	ldr	r0, [r2, #12]
{
 800650a:	b530      	push	{r4, r5, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800650c:	0003      	movs	r3, r0
 800650e:	400b      	ands	r3, r1
 8006510:	4208      	tst	r0, r1
 8006512:	d005      	beq.n	8006520 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006514:	2302      	movs	r3, #2
 8006516:	4809      	ldr	r0, [pc, #36]	@ (800653c <FLASH_SetErrorCode+0x38>)
 8006518:	69c4      	ldr	r4, [r0, #28]
 800651a:	4323      	orrs	r3, r4
 800651c:	61c3      	str	r3, [r0, #28]
    flags |= FLASH_FLAG_WRPERR;
 800651e:	000b      	movs	r3, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8006520:	2004      	movs	r0, #4
 8006522:	68d1      	ldr	r1, [r2, #12]
 8006524:	4201      	tst	r1, r0
 8006526:	d005      	beq.n	8006534 <FLASH_SetErrorCode+0x30>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8006528:	2101      	movs	r1, #1
 800652a:	4c04      	ldr	r4, [pc, #16]	@ (800653c <FLASH_SetErrorCode+0x38>)
    flags |= FLASH_FLAG_PGERR;
 800652c:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800652e:	69e5      	ldr	r5, [r4, #28]
 8006530:	4329      	orrs	r1, r5
 8006532:	61e1      	str	r1, [r4, #28]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8006534:	60d3      	str	r3, [r2, #12]
}  
 8006536:	bd30      	pop	{r4, r5, pc}
 8006538:	40022000 	.word	0x40022000
 800653c:	20000920 	.word	0x20000920

08006540 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006540:	4b06      	ldr	r3, [pc, #24]	@ (800655c <HAL_FLASH_Unlock+0x1c>)
  HAL_StatusTypeDef status = HAL_OK;
 8006542:	2000      	movs	r0, #0
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006544:	691a      	ldr	r2, [r3, #16]
 8006546:	0612      	lsls	r2, r2, #24
 8006548:	d506      	bpl.n	8006558 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800654a:	4a05      	ldr	r2, [pc, #20]	@ (8006560 <HAL_FLASH_Unlock+0x20>)
 800654c:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800654e:	4a05      	ldr	r2, [pc, #20]	@ (8006564 <HAL_FLASH_Unlock+0x24>)
 8006550:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006552:	6918      	ldr	r0, [r3, #16]
 8006554:	0600      	lsls	r0, r0, #24
 8006556:	0fc0      	lsrs	r0, r0, #31
}
 8006558:	4770      	bx	lr
 800655a:	46c0      	nop			@ (mov r8, r8)
 800655c:	40022000 	.word	0x40022000
 8006560:	45670123 	.word	0x45670123
 8006564:	cdef89ab 	.word	0xcdef89ab

08006568 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8006568:	2380      	movs	r3, #128	@ 0x80
 800656a:	4a03      	ldr	r2, [pc, #12]	@ (8006578 <HAL_FLASH_Lock+0x10>)
}
 800656c:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800656e:	6911      	ldr	r1, [r2, #16]
 8006570:	430b      	orrs	r3, r1
 8006572:	6113      	str	r3, [r2, #16]
}
 8006574:	4770      	bx	lr
 8006576:	46c0      	nop			@ (mov r8, r8)
 8006578:	40022000 	.word	0x40022000

0800657c <FLASH_WaitForLastOperation>:
{
 800657c:	b570      	push	{r4, r5, r6, lr}
 800657e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8006580:	f7ff fc1a 	bl	8005db8 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006584:	2601      	movs	r6, #1
  uint32_t tickstart = HAL_GetTick();
 8006586:	0005      	movs	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006588:	4b10      	ldr	r3, [pc, #64]	@ (80065cc <FLASH_WaitForLastOperation+0x50>)
 800658a:	68da      	ldr	r2, [r3, #12]
 800658c:	4232      	tst	r2, r6
 800658e:	d111      	bne.n	80065b4 <FLASH_WaitForLastOperation+0x38>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006590:	2220      	movs	r2, #32
 8006592:	68d9      	ldr	r1, [r3, #12]
 8006594:	4211      	tst	r1, r2
 8006596:	d000      	beq.n	800659a <FLASH_WaitForLastOperation+0x1e>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006598:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800659a:	68d9      	ldr	r1, [r3, #12]
 800659c:	2210      	movs	r2, #16
 800659e:	0008      	movs	r0, r1
 80065a0:	4010      	ands	r0, r2
 80065a2:	4211      	tst	r1, r2
 80065a4:	d102      	bne.n	80065ac <FLASH_WaitForLastOperation+0x30>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80065a6:	68db      	ldr	r3, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80065a8:	075b      	lsls	r3, r3, #29
 80065aa:	d508      	bpl.n	80065be <FLASH_WaitForLastOperation+0x42>
    FLASH_SetErrorCode();
 80065ac:	f7ff ffaa 	bl	8006504 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80065b0:	2001      	movs	r0, #1
 80065b2:	e004      	b.n	80065be <FLASH_WaitForLastOperation+0x42>
    if (Timeout != HAL_MAX_DELAY)
 80065b4:	1c62      	adds	r2, r4, #1
 80065b6:	d0e8      	beq.n	800658a <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80065b8:	2c00      	cmp	r4, #0
 80065ba:	d101      	bne.n	80065c0 <FLASH_WaitForLastOperation+0x44>
        return HAL_TIMEOUT;
 80065bc:	2003      	movs	r0, #3
}
 80065be:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80065c0:	f7ff fbfa 	bl	8005db8 <HAL_GetTick>
 80065c4:	1b40      	subs	r0, r0, r5
 80065c6:	42a0      	cmp	r0, r4
 80065c8:	d9de      	bls.n	8006588 <FLASH_WaitForLastOperation+0xc>
 80065ca:	e7f7      	b.n	80065bc <FLASH_WaitForLastOperation+0x40>
 80065cc:	40022000 	.word	0x40022000

080065d0 <HAL_FLASH_Program>:
{
 80065d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065d2:	b085      	sub	sp, #20
 80065d4:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(&pFlash);
 80065d6:	4b1e      	ldr	r3, [pc, #120]	@ (8006650 <HAL_FLASH_Program+0x80>)
{
 80065d8:	9100      	str	r1, [sp, #0]
 80065da:	9202      	str	r2, [sp, #8]
  __HAL_LOCK(&pFlash);
 80065dc:	7e1a      	ldrb	r2, [r3, #24]
{
 80065de:	0004      	movs	r4, r0
  __HAL_LOCK(&pFlash);
 80065e0:	2002      	movs	r0, #2
 80065e2:	2a01      	cmp	r2, #1
 80065e4:	d031      	beq.n	800664a <HAL_FLASH_Program+0x7a>
 80065e6:	2201      	movs	r2, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80065e8:	481a      	ldr	r0, [pc, #104]	@ (8006654 <HAL_FLASH_Program+0x84>)
  __HAL_LOCK(&pFlash);
 80065ea:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80065ec:	f7ff ffc6 	bl	800657c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80065f0:	2800      	cmp	r0, #0
 80065f2:	d127      	bne.n	8006644 <HAL_FLASH_Program+0x74>
      nbiterations = 1U;
 80065f4:	0026      	movs	r6, r4
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80065f6:	2c01      	cmp	r4, #1
 80065f8:	d003      	beq.n	8006602 <HAL_FLASH_Program+0x32>
      nbiterations = 4U;
 80065fa:	2604      	movs	r6, #4
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80065fc:	2c02      	cmp	r4, #2
 80065fe:	d100      	bne.n	8006602 <HAL_FLASH_Program+0x32>
      nbiterations = 2U;
 8006600:	0026      	movs	r6, r4
      nbiterations = 4U;
 8006602:	2400      	movs	r4, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006604:	4b12      	ldr	r3, [pc, #72]	@ (8006650 <HAL_FLASH_Program+0x80>)
 8006606:	9301      	str	r3, [sp, #4]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8006608:	9802      	ldr	r0, [sp, #8]
 800660a:	9903      	ldr	r1, [sp, #12]
 800660c:	0122      	lsls	r2, r4, #4
 800660e:	f7f9 ff0d 	bl	800042c <__aeabi_llsr>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006612:	2200      	movs	r2, #0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8006614:	2701      	movs	r7, #1
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006616:	9b01      	ldr	r3, [sp, #4]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8006618:	4d0f      	ldr	r5, [pc, #60]	@ (8006658 <HAL_FLASH_Program+0x88>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800661a:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800661c:	692b      	ldr	r3, [r5, #16]
  *(__IO uint16_t*)Address = Data;
 800661e:	9a00      	ldr	r2, [sp, #0]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8006620:	433b      	orrs	r3, r7
 8006622:	612b      	str	r3, [r5, #16]
  *(__IO uint16_t*)Address = Data;
 8006624:	0063      	lsls	r3, r4, #1
 8006626:	189b      	adds	r3, r3, r2
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8006628:	b280      	uxth	r0, r0
  *(__IO uint16_t*)Address = Data;
 800662a:	8018      	strh	r0, [r3, #0]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800662c:	4809      	ldr	r0, [pc, #36]	@ (8006654 <HAL_FLASH_Program+0x84>)
 800662e:	f7ff ffa5 	bl	800657c <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8006632:	692b      	ldr	r3, [r5, #16]
 8006634:	43bb      	bics	r3, r7
 8006636:	612b      	str	r3, [r5, #16]
      if (status != HAL_OK)
 8006638:	2800      	cmp	r0, #0
 800663a:	d103      	bne.n	8006644 <HAL_FLASH_Program+0x74>
    for (index = 0U; index < nbiterations; index++)
 800663c:	19e4      	adds	r4, r4, r7
 800663e:	b2e3      	uxtb	r3, r4
 8006640:	429e      	cmp	r6, r3
 8006642:	d8e1      	bhi.n	8006608 <HAL_FLASH_Program+0x38>
  __HAL_UNLOCK(&pFlash);
 8006644:	2200      	movs	r2, #0
 8006646:	4b02      	ldr	r3, [pc, #8]	@ (8006650 <HAL_FLASH_Program+0x80>)
 8006648:	761a      	strb	r2, [r3, #24]
}
 800664a:	b005      	add	sp, #20
 800664c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800664e:	46c0      	nop			@ (mov r8, r8)
 8006650:	20000920 	.word	0x20000920
 8006654:	0000c350 	.word	0x0000c350
 8006658:	40022000 	.word	0x40022000

0800665c <FLASH_MassErase>:
  * @retval None
  */
static void FLASH_MassErase(void)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800665c:	2200      	movs	r2, #0
 800665e:	4b06      	ldr	r3, [pc, #24]	@ (8006678 <FLASH_MassErase+0x1c>)
 8006660:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8006662:	4b06      	ldr	r3, [pc, #24]	@ (800667c <FLASH_MassErase+0x20>)
 8006664:	3204      	adds	r2, #4
 8006666:	6919      	ldr	r1, [r3, #16]
 8006668:	430a      	orrs	r2, r1
 800666a:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800666c:	2240      	movs	r2, #64	@ 0x40
 800666e:	6919      	ldr	r1, [r3, #16]
 8006670:	430a      	orrs	r2, r1
 8006672:	611a      	str	r2, [r3, #16]
}
 8006674:	4770      	bx	lr
 8006676:	46c0      	nop			@ (mov r8, r8)
 8006678:	20000920 	.word	0x20000920
 800667c:	40022000 	.word	0x40022000

08006680 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006680:	2200      	movs	r2, #0
 8006682:	4b06      	ldr	r3, [pc, #24]	@ (800669c <FLASH_PageErase+0x1c>)
 8006684:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8006686:	4b06      	ldr	r3, [pc, #24]	@ (80066a0 <FLASH_PageErase+0x20>)
 8006688:	3202      	adds	r2, #2
 800668a:	6919      	ldr	r1, [r3, #16]
 800668c:	430a      	orrs	r2, r1
 800668e:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006690:	2240      	movs	r2, #64	@ 0x40
    WRITE_REG(FLASH->AR, PageAddress);
 8006692:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006694:	6919      	ldr	r1, [r3, #16]
 8006696:	430a      	orrs	r2, r1
 8006698:	611a      	str	r2, [r3, #16]
}
 800669a:	4770      	bx	lr
 800669c:	20000920 	.word	0x20000920
 80066a0:	40022000 	.word	0x40022000

080066a4 <HAL_FLASHEx_Erase>:
{
 80066a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 80066a6:	4f21      	ldr	r7, [pc, #132]	@ (800672c <HAL_FLASHEx_Erase+0x88>)
{
 80066a8:	0004      	movs	r4, r0
  __HAL_LOCK(&pFlash);
 80066aa:	7e3b      	ldrb	r3, [r7, #24]
{
 80066ac:	000e      	movs	r6, r1
  __HAL_LOCK(&pFlash);
 80066ae:	2002      	movs	r0, #2
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d00c      	beq.n	80066ce <HAL_FLASHEx_Erase+0x2a>
 80066b4:	2301      	movs	r3, #1
 80066b6:	763b      	strb	r3, [r7, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80066b8:	6823      	ldr	r3, [r4, #0]
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80066ba:	481d      	ldr	r0, [pc, #116]	@ (8006730 <HAL_FLASHEx_Erase+0x8c>)
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d112      	bne.n	80066e6 <HAL_FLASHEx_Erase+0x42>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80066c0:	f7ff ff5c 	bl	800657c <FLASH_WaitForLastOperation>
 80066c4:	2800      	cmp	r0, #0
 80066c6:	d003      	beq.n	80066d0 <HAL_FLASHEx_Erase+0x2c>
  HAL_StatusTypeDef status = HAL_ERROR;
 80066c8:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 80066ca:	2300      	movs	r3, #0
 80066cc:	763b      	strb	r3, [r7, #24]
}
 80066ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        FLASH_MassErase();
 80066d0:	f7ff ffc4 	bl	800665c <FLASH_MassErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80066d4:	4816      	ldr	r0, [pc, #88]	@ (8006730 <HAL_FLASHEx_Erase+0x8c>)
 80066d6:	f7ff ff51 	bl	800657c <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80066da:	2104      	movs	r1, #4
 80066dc:	4a15      	ldr	r2, [pc, #84]	@ (8006734 <HAL_FLASHEx_Erase+0x90>)
 80066de:	6913      	ldr	r3, [r2, #16]
 80066e0:	438b      	bics	r3, r1
 80066e2:	6113      	str	r3, [r2, #16]
 80066e4:	e7f1      	b.n	80066ca <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80066e6:	f7ff ff49 	bl	800657c <FLASH_WaitForLastOperation>
 80066ea:	2800      	cmp	r0, #0
 80066ec:	d1ec      	bne.n	80066c8 <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 80066ee:	2301      	movs	r3, #1
 80066f0:	425b      	negs	r3, r3
 80066f2:	6033      	str	r3, [r6, #0]
        for(address = pEraseInit->PageAddress;
 80066f4:	6865      	ldr	r5, [r4, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80066f6:	3001      	adds	r0, #1
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80066f8:	68a3      	ldr	r3, [r4, #8]
 80066fa:	6862      	ldr	r2, [r4, #4]
 80066fc:	029b      	lsls	r3, r3, #10
 80066fe:	189b      	adds	r3, r3, r2
 8006700:	42ab      	cmp	r3, r5
 8006702:	d9e2      	bls.n	80066ca <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 8006704:	0028      	movs	r0, r5
 8006706:	f7ff ffbb 	bl	8006680 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800670a:	4809      	ldr	r0, [pc, #36]	@ (8006730 <HAL_FLASHEx_Erase+0x8c>)
 800670c:	f7ff ff36 	bl	800657c <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8006710:	2102      	movs	r1, #2
 8006712:	4a08      	ldr	r2, [pc, #32]	@ (8006734 <HAL_FLASHEx_Erase+0x90>)
 8006714:	6913      	ldr	r3, [r2, #16]
 8006716:	438b      	bics	r3, r1
 8006718:	6113      	str	r3, [r2, #16]
          if (status != HAL_OK)
 800671a:	2800      	cmp	r0, #0
 800671c:	d001      	beq.n	8006722 <HAL_FLASHEx_Erase+0x7e>
            *PageError = address;
 800671e:	6035      	str	r5, [r6, #0]
            break;
 8006720:	e7d3      	b.n	80066ca <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 8006722:	2380      	movs	r3, #128	@ 0x80
 8006724:	00db      	lsls	r3, r3, #3
 8006726:	18ed      	adds	r5, r5, r3
 8006728:	e7e6      	b.n	80066f8 <HAL_FLASHEx_Erase+0x54>
 800672a:	46c0      	nop			@ (mov r8, r8)
 800672c:	20000920 	.word	0x20000920
 8006730:	0000c350 	.word	0x0000c350
 8006734:	40022000 	.word	0x40022000

08006738 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8006738:	2300      	movs	r3, #0
{
 800673a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800673c:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800673e:	680a      	ldr	r2, [r1, #0]
 8006740:	0014      	movs	r4, r2
 8006742:	40dc      	lsrs	r4, r3
 8006744:	d101      	bne.n	800674a <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 8006746:	b007      	add	sp, #28
 8006748:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800674a:	2501      	movs	r5, #1
 800674c:	0014      	movs	r4, r2
 800674e:	409d      	lsls	r5, r3
 8006750:	402c      	ands	r4, r5
 8006752:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8006754:	422a      	tst	r2, r5
 8006756:	d100      	bne.n	800675a <HAL_GPIO_Init+0x22>
 8006758:	e098      	b.n	800688c <HAL_GPIO_Init+0x154>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800675a:	684a      	ldr	r2, [r1, #4]
 800675c:	005f      	lsls	r7, r3, #1
 800675e:	4694      	mov	ip, r2
 8006760:	2203      	movs	r2, #3
 8006762:	4664      	mov	r4, ip
 8006764:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8006766:	2403      	movs	r4, #3
 8006768:	40bc      	lsls	r4, r7
 800676a:	43e4      	mvns	r4, r4
 800676c:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800676e:	1e54      	subs	r4, r2, #1
 8006770:	2c01      	cmp	r4, #1
 8006772:	d82e      	bhi.n	80067d2 <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8006774:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8006776:	9c01      	ldr	r4, [sp, #4]
 8006778:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800677a:	68cc      	ldr	r4, [r1, #12]
 800677c:	40bc      	lsls	r4, r7
 800677e:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8006780:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8006782:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006784:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006786:	43ac      	bics	r4, r5
 8006788:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800678a:	4664      	mov	r4, ip
 800678c:	0924      	lsrs	r4, r4, #4
 800678e:	4034      	ands	r4, r6
 8006790:	409c      	lsls	r4, r3
 8006792:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8006794:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8006796:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8006798:	9c01      	ldr	r4, [sp, #4]
 800679a:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800679c:	688c      	ldr	r4, [r1, #8]
 800679e:	40bc      	lsls	r4, r7
 80067a0:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 80067a2:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80067a4:	2a02      	cmp	r2, #2
 80067a6:	d116      	bne.n	80067d6 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80067a8:	2507      	movs	r5, #7
 80067aa:	260f      	movs	r6, #15
 80067ac:	401d      	ands	r5, r3
 80067ae:	00ad      	lsls	r5, r5, #2
 80067b0:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 80067b2:	08dc      	lsrs	r4, r3, #3
 80067b4:	00a4      	lsls	r4, r4, #2
 80067b6:	1904      	adds	r4, r0, r4
 80067b8:	9402      	str	r4, [sp, #8]
 80067ba:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80067bc:	9603      	str	r6, [sp, #12]
 80067be:	0026      	movs	r6, r4
 80067c0:	9c03      	ldr	r4, [sp, #12]
 80067c2:	43a6      	bics	r6, r4
 80067c4:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80067c6:	690e      	ldr	r6, [r1, #16]
 80067c8:	40ae      	lsls	r6, r5
 80067ca:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 80067cc:	9c02      	ldr	r4, [sp, #8]
 80067ce:	6226      	str	r6, [r4, #32]
 80067d0:	e001      	b.n	80067d6 <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80067d2:	2a03      	cmp	r2, #3
 80067d4:	d1df      	bne.n	8006796 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80067d6:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 80067d8:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80067da:	9d01      	ldr	r5, [sp, #4]
 80067dc:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80067de:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80067e0:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 80067e2:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80067e4:	4662      	mov	r2, ip
 80067e6:	02a4      	lsls	r4, r4, #10
 80067e8:	4222      	tst	r2, r4
 80067ea:	d04f      	beq.n	800688c <HAL_GPIO_Init+0x154>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067ec:	2501      	movs	r5, #1
 80067ee:	4a28      	ldr	r2, [pc, #160]	@ (8006890 <HAL_GPIO_Init+0x158>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80067f0:	2790      	movs	r7, #144	@ 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067f2:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80067f4:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067f6:	432c      	orrs	r4, r5
 80067f8:	6194      	str	r4, [r2, #24]
 80067fa:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 80067fc:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067fe:	402a      	ands	r2, r5
 8006800:	9205      	str	r2, [sp, #20]
 8006802:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8006804:	4a23      	ldr	r2, [pc, #140]	@ (8006894 <HAL_GPIO_Init+0x15c>)
 8006806:	00a4      	lsls	r4, r4, #2
 8006808:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800680a:	220f      	movs	r2, #15
 800680c:	3502      	adds	r5, #2
 800680e:	401d      	ands	r5, r3
 8006810:	00ad      	lsls	r5, r5, #2
 8006812:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 8006814:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006816:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006818:	2200      	movs	r2, #0
 800681a:	42b8      	cmp	r0, r7
 800681c:	d00c      	beq.n	8006838 <HAL_GPIO_Init+0x100>
 800681e:	4f1e      	ldr	r7, [pc, #120]	@ (8006898 <HAL_GPIO_Init+0x160>)
 8006820:	3201      	adds	r2, #1
 8006822:	42b8      	cmp	r0, r7
 8006824:	d008      	beq.n	8006838 <HAL_GPIO_Init+0x100>
 8006826:	4f1d      	ldr	r7, [pc, #116]	@ (800689c <HAL_GPIO_Init+0x164>)
 8006828:	3201      	adds	r2, #1
 800682a:	42b8      	cmp	r0, r7
 800682c:	d004      	beq.n	8006838 <HAL_GPIO_Init+0x100>
 800682e:	4f1c      	ldr	r7, [pc, #112]	@ (80068a0 <HAL_GPIO_Init+0x168>)
 8006830:	3203      	adds	r2, #3
 8006832:	42b8      	cmp	r0, r7
 8006834:	d100      	bne.n	8006838 <HAL_GPIO_Init+0x100>
 8006836:	3a02      	subs	r2, #2
 8006838:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800683a:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800683c:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 800683e:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 8006840:	4a18      	ldr	r2, [pc, #96]	@ (80068a4 <HAL_GPIO_Init+0x16c>)
        temp &= ~(iocurrent);
 8006842:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8006844:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8006846:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 8006848:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 800684a:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800684c:	02ff      	lsls	r7, r7, #11
 800684e:	d401      	bmi.n	8006854 <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 8006850:	0035      	movs	r5, r6
 8006852:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006854:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8006856:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8006858:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 800685a:	9d00      	ldr	r5, [sp, #0]
 800685c:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800685e:	02bf      	lsls	r7, r7, #10
 8006860:	d401      	bmi.n	8006866 <HAL_GPIO_Init+0x12e>
        temp &= ~(iocurrent);
 8006862:	0035      	movs	r5, r6
 8006864:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006866:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 8006868:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 800686a:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 800686c:	9d00      	ldr	r5, [sp, #0]
 800686e:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006870:	03bf      	lsls	r7, r7, #14
 8006872:	d401      	bmi.n	8006878 <HAL_GPIO_Init+0x140>
        temp &= ~(iocurrent);
 8006874:	0035      	movs	r5, r6
 8006876:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006878:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 800687a:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 800687c:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 800687e:	9e00      	ldr	r6, [sp, #0]
 8006880:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006882:	03ff      	lsls	r7, r7, #15
 8006884:	d401      	bmi.n	800688a <HAL_GPIO_Init+0x152>
        temp &= ~(iocurrent);
 8006886:	4025      	ands	r5, r4
 8006888:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 800688a:	6016      	str	r6, [r2, #0]
    position++;
 800688c:	3301      	adds	r3, #1
 800688e:	e756      	b.n	800673e <HAL_GPIO_Init+0x6>
 8006890:	40021000 	.word	0x40021000
 8006894:	40010000 	.word	0x40010000
 8006898:	48000400 	.word	0x48000400
 800689c:	48000800 	.word	0x48000800
 80068a0:	48000c00 	.word	0x48000c00
 80068a4:	40010400 	.word	0x40010400

080068a8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80068a8:	6900      	ldr	r0, [r0, #16]
 80068aa:	4008      	ands	r0, r1
 80068ac:	1e43      	subs	r3, r0, #1
 80068ae:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80068b0:	b2c0      	uxtb	r0, r0
  }
 80068b2:	4770      	bx	lr

080068b4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80068b4:	2a00      	cmp	r2, #0
 80068b6:	d001      	beq.n	80068bc <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80068b8:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80068ba:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80068bc:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80068be:	e7fc      	b.n	80068ba <HAL_GPIO_WritePin+0x6>

080068c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80068c0:	4b04      	ldr	r3, [pc, #16]	@ (80068d4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 80068c2:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80068c4:	695a      	ldr	r2, [r3, #20]
 80068c6:	4210      	tst	r0, r2
 80068c8:	d002      	beq.n	80068d0 <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80068ca:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80068cc:	f7fd fc40 	bl	8004150 <HAL_GPIO_EXTI_Callback>
  }
}
 80068d0:	bd10      	pop	{r4, pc}
 80068d2:	46c0      	nop			@ (mov r8, r8)
 80068d4:	40010400 	.word	0x40010400

080068d8 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80068d8:	6803      	ldr	r3, [r0, #0]
 80068da:	699a      	ldr	r2, [r3, #24]
 80068dc:	0792      	lsls	r2, r2, #30
 80068de:	d501      	bpl.n	80068e4 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80068e0:	2200      	movs	r2, #0
 80068e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80068e4:	2201      	movs	r2, #1
 80068e6:	6999      	ldr	r1, [r3, #24]
 80068e8:	4211      	tst	r1, r2
 80068ea:	d102      	bne.n	80068f2 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80068ec:	6999      	ldr	r1, [r3, #24]
 80068ee:	430a      	orrs	r2, r1
 80068f0:	619a      	str	r2, [r3, #24]
  }
}
 80068f2:	4770      	bx	lr

080068f4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80068f4:	b530      	push	{r4, r5, lr}
 80068f6:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80068f8:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80068fa:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80068fc:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80068fe:	0589      	lsls	r1, r1, #22
 8006900:	431a      	orrs	r2, r3
 8006902:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8006904:	4b05      	ldr	r3, [pc, #20]	@ (800691c <I2C_TransferConfig+0x28>)
 8006906:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006908:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 800690a:	0d64      	lsrs	r4, r4, #21
 800690c:	4323      	orrs	r3, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800690e:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8006910:	439d      	bics	r5, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006912:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8006914:	432a      	orrs	r2, r5
 8006916:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006918:	bd30      	pop	{r4, r5, pc}
 800691a:	46c0      	nop			@ (mov r8, r8)
 800691c:	03ff63ff 	.word	0x03ff63ff

08006920 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006920:	b510      	push	{r4, lr}
  uint32_t tmpisr = 0U;

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8006922:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8006924:	4c1b      	ldr	r4, [pc, #108]	@ (8006994 <I2C_Enable_IRQ+0x74>)
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006926:	b20b      	sxth	r3, r1
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8006928:	42a2      	cmp	r2, r4
 800692a:	d01e      	beq.n	800696a <I2C_Enable_IRQ+0x4a>
 800692c:	4c1a      	ldr	r4, [pc, #104]	@ (8006998 <I2C_Enable_IRQ+0x78>)
 800692e:	42a2      	cmp	r2, r4
 8006930:	d01b      	beq.n	800696a <I2C_Enable_IRQ+0x4a>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8006932:	4c1a      	ldr	r4, [pc, #104]	@ (800699c <I2C_Enable_IRQ+0x7c>)
 8006934:	42a2      	cmp	r2, r4
 8006936:	d018      	beq.n	800696a <I2C_Enable_IRQ+0x4a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006938:	22b8      	movs	r2, #184	@ 0xb8
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800693a:	24f2      	movs	r4, #242	@ 0xf2
  uint32_t tmpisr = 0U;
 800693c:	17db      	asrs	r3, r3, #31
 800693e:	401a      	ands	r2, r3
    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006940:	07cb      	lsls	r3, r1, #31
 8006942:	17db      	asrs	r3, r3, #31
 8006944:	4023      	ands	r3, r4
 8006946:	4313      	orrs	r3, r2
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006948:	078a      	lsls	r2, r1, #30
 800694a:	d501      	bpl.n	8006950 <I2C_Enable_IRQ+0x30>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800694c:	22f4      	movs	r2, #244	@ 0xf4
 800694e:	4313      	orrs	r3, r2
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006950:	2910      	cmp	r1, #16
 8006952:	d106      	bne.n	8006962 <I2C_Enable_IRQ+0x42>
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006954:	2290      	movs	r2, #144	@ 0x90
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8006956:	4313      	orrs	r3, r2
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8006958:	6801      	ldr	r1, [r0, #0]
 800695a:	680a      	ldr	r2, [r1, #0]
 800695c:	4313      	orrs	r3, r2
 800695e:	600b      	str	r3, [r1, #0]
}
 8006960:	bd10      	pop	{r4, pc}
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006962:	2920      	cmp	r1, #32
 8006964:	d1f8      	bne.n	8006958 <I2C_Enable_IRQ+0x38>
      tmpisr |= I2C_IT_TCI;
 8006966:	430b      	orrs	r3, r1
 8006968:	e7f6      	b.n	8006958 <I2C_Enable_IRQ+0x38>
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800696a:	22b8      	movs	r2, #184	@ 0xb8
    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800696c:	24f2      	movs	r4, #242	@ 0xf2
  uint32_t tmpisr = 0U;
 800696e:	17db      	asrs	r3, r3, #31
 8006970:	401a      	ands	r2, r3
    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006972:	07cb      	lsls	r3, r1, #31
 8006974:	17db      	asrs	r3, r3, #31
 8006976:	4023      	ands	r3, r4
 8006978:	4313      	orrs	r3, r2
    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800697a:	078a      	lsls	r2, r1, #30
 800697c:	d501      	bpl.n	8006982 <I2C_Enable_IRQ+0x62>
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800697e:	22f4      	movs	r2, #244	@ 0xf4
 8006980:	4313      	orrs	r3, r2
    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006982:	2910      	cmp	r1, #16
 8006984:	d0e6      	beq.n	8006954 <I2C_Enable_IRQ+0x34>
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006986:	2920      	cmp	r1, #32
 8006988:	d101      	bne.n	800698e <I2C_Enable_IRQ+0x6e>
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800698a:	2260      	movs	r2, #96	@ 0x60
 800698c:	e7e3      	b.n	8006956 <I2C_Enable_IRQ+0x36>
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800698e:	2940      	cmp	r1, #64	@ 0x40
 8006990:	d0e9      	beq.n	8006966 <I2C_Enable_IRQ+0x46>
 8006992:	e7e1      	b.n	8006958 <I2C_Enable_IRQ+0x38>
 8006994:	08007661 	.word	0x08007661
 8006998:	08007a01 	.word	0x08007a01
 800699c:	080074ed 	.word	0x080074ed

080069a0 <I2C_Disable_IRQ>:
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;
 80069a0:	2300      	movs	r3, #0
{
 80069a2:	b510      	push	{r4, lr}

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80069a4:	07ca      	lsls	r2, r1, #31
 80069a6:	d508      	bpl.n	80069ba <I2C_Disable_IRQ+0x1a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80069a8:	0003      	movs	r3, r0
 80069aa:	3341      	adds	r3, #65	@ 0x41
 80069ac:	781a      	ldrb	r2, [r3, #0]
 80069ae:	2328      	movs	r3, #40	@ 0x28
 80069b0:	401a      	ands	r2, r3
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80069b2:	33ca      	adds	r3, #202	@ 0xca
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80069b4:	2a28      	cmp	r2, #40	@ 0x28
 80069b6:	d100      	bne.n	80069ba <I2C_Disable_IRQ+0x1a>
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80069b8:	3bb0      	subs	r3, #176	@ 0xb0
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80069ba:	078a      	lsls	r2, r1, #30
 80069bc:	d508      	bpl.n	80069d0 <I2C_Disable_IRQ+0x30>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80069be:	0002      	movs	r2, r0
 80069c0:	2428      	movs	r4, #40	@ 0x28
 80069c2:	3241      	adds	r2, #65	@ 0x41
 80069c4:	7812      	ldrb	r2, [r2, #0]
 80069c6:	4022      	ands	r2, r4
 80069c8:	42a2      	cmp	r2, r4
 80069ca:	d10b      	bne.n	80069e4 <I2C_Disable_IRQ+0x44>
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80069cc:	2244      	movs	r2, #68	@ 0x44
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80069ce:	4313      	orrs	r3, r2
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80069d0:	b209      	sxth	r1, r1
 80069d2:	2900      	cmp	r1, #0
 80069d4:	da01      	bge.n	80069da <I2C_Disable_IRQ+0x3a>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80069d6:	22b8      	movs	r2, #184	@ 0xb8
 80069d8:	4313      	orrs	r3, r2
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80069da:	6801      	ldr	r1, [r0, #0]
 80069dc:	680a      	ldr	r2, [r1, #0]
 80069de:	439a      	bics	r2, r3
 80069e0:	600a      	str	r2, [r1, #0]
}
 80069e2:	bd10      	pop	{r4, pc}
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80069e4:	22f4      	movs	r2, #244	@ 0xf4
 80069e6:	e7f2      	b.n	80069ce <I2C_Disable_IRQ+0x2e>

080069e8 <I2C_IsErrorOccurred>:
{
 80069e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069ea:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 80069ec:	6802      	ldr	r2, [r0, #0]
{
 80069ee:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 80069f0:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80069f2:	2310      	movs	r3, #16
 80069f4:	000f      	movs	r7, r1
{
 80069f6:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80069f8:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 80069fa:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80069fc:	4219      	tst	r1, r3
 80069fe:	d00d      	beq.n	8006a1c <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 8006a00:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a02:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8006a04:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006a06:	6823      	ldr	r3, [r4, #0]
 8006a08:	2120      	movs	r1, #32
 8006a0a:	699a      	ldr	r2, [r3, #24]
 8006a0c:	420a      	tst	r2, r1
 8006a0e:	d15f      	bne.n	8006ad0 <I2C_IsErrorOccurred+0xe8>
 8006a10:	2f00      	cmp	r7, #0
 8006a12:	d031      	beq.n	8006a78 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8006a14:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8006a16:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8006a18:	9b01      	ldr	r3, [sp, #4]
 8006a1a:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006a1c:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 8006a1e:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006a20:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 8006a22:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006a24:	4213      	tst	r3, r2
 8006a26:	d002      	beq.n	8006a2e <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8006a28:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006a2a:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8006a2c:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006a2e:	2280      	movs	r2, #128	@ 0x80
 8006a30:	00d2      	lsls	r2, r2, #3
 8006a32:	4213      	tst	r3, r2
 8006a34:	d003      	beq.n	8006a3e <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8006a36:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8006a38:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8006a3a:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006a3c:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006a3e:	2280      	movs	r2, #128	@ 0x80
 8006a40:	0092      	lsls	r2, r2, #2
 8006a42:	4213      	tst	r3, r2
 8006a44:	d049      	beq.n	8006ada <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8006a46:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006a48:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8006a4a:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 8006a4c:	0020      	movs	r0, r4
 8006a4e:	f7ff ff43 	bl	80068d8 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8006a52:	686b      	ldr	r3, [r5, #4]
 8006a54:	4a22      	ldr	r2, [pc, #136]	@ (8006ae0 <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 8006a56:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8006a58:	4013      	ands	r3, r2
 8006a5a:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 8006a5c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006a5e:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8006a60:	433b      	orrs	r3, r7
 8006a62:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006a64:	0023      	movs	r3, r4
 8006a66:	3341      	adds	r3, #65	@ 0x41
 8006a68:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a6a:	0022      	movs	r2, r4
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 8006a70:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a72:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8006a74:	7023      	strb	r3, [r4, #0]
 8006a76:	e032      	b.n	8006ade <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 8006a78:	1c72      	adds	r2, r6, #1
 8006a7a:	d0c5      	beq.n	8006a08 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006a7c:	f7ff f99c 	bl	8005db8 <HAL_GetTick>
 8006a80:	1b40      	subs	r0, r0, r5
 8006a82:	42b0      	cmp	r0, r6
 8006a84:	d801      	bhi.n	8006a8a <I2C_IsErrorOccurred+0xa2>
 8006a86:	2e00      	cmp	r6, #0
 8006a88:	d1bd      	bne.n	8006a06 <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 8006a8a:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006a8c:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 8006a8e:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006a90:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8006a92:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006a94:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 8006a96:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006a98:	0412      	lsls	r2, r2, #16
 8006a9a:	d50b      	bpl.n	8006ab4 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006a9c:	2280      	movs	r2, #128	@ 0x80
 8006a9e:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006aa0:	4210      	tst	r0, r2
 8006aa2:	d107      	bne.n	8006ab4 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 8006aa4:	2920      	cmp	r1, #32
 8006aa6:	d005      	beq.n	8006ab4 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006aa8:	6859      	ldr	r1, [r3, #4]
 8006aaa:	430a      	orrs	r2, r1
 8006aac:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8006aae:	f7ff f983 	bl	8005db8 <HAL_GetTick>
 8006ab2:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ab4:	2220      	movs	r2, #32
 8006ab6:	6823      	ldr	r3, [r4, #0]
 8006ab8:	699b      	ldr	r3, [r3, #24]
 8006aba:	4213      	tst	r3, r2
 8006abc:	d1a3      	bne.n	8006a06 <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006abe:	f7ff f97b 	bl	8005db8 <HAL_GetTick>
 8006ac2:	1b40      	subs	r0, r0, r5
 8006ac4:	2819      	cmp	r0, #25
 8006ac6:	d9f5      	bls.n	8006ab4 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006ac8:	2320      	movs	r3, #32
              status = HAL_ERROR;
 8006aca:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006acc:	9301      	str	r3, [sp, #4]
 8006ace:	e79a      	b.n	8006a06 <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 8006ad0:	2f00      	cmp	r7, #0
 8006ad2:	d19f      	bne.n	8006a14 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ad4:	2220      	movs	r2, #32
 8006ad6:	61da      	str	r2, [r3, #28]
 8006ad8:	e79c      	b.n	8006a14 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 8006ada:	2800      	cmp	r0, #0
 8006adc:	d1b6      	bne.n	8006a4c <I2C_IsErrorOccurred+0x64>
}
 8006ade:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006ae0:	fe00e800 	.word	0xfe00e800

08006ae4 <I2C_WaitOnFlagUntilTimeout>:
{
 8006ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ae6:	0004      	movs	r4, r0
 8006ae8:	000d      	movs	r5, r1
 8006aea:	0017      	movs	r7, r2
 8006aec:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006aee:	6823      	ldr	r3, [r4, #0]
 8006af0:	699b      	ldr	r3, [r3, #24]
 8006af2:	402b      	ands	r3, r5
 8006af4:	1b5b      	subs	r3, r3, r5
 8006af6:	425a      	negs	r2, r3
 8006af8:	4153      	adcs	r3, r2
 8006afa:	42bb      	cmp	r3, r7
 8006afc:	d001      	beq.n	8006b02 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8006afe:	2000      	movs	r0, #0
 8006b00:	e026      	b.n	8006b50 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b02:	0031      	movs	r1, r6
 8006b04:	0020      	movs	r0, r4
 8006b06:	9a06      	ldr	r2, [sp, #24]
 8006b08:	f7ff ff6e 	bl	80069e8 <I2C_IsErrorOccurred>
 8006b0c:	2800      	cmp	r0, #0
 8006b0e:	d11e      	bne.n	8006b4e <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8006b10:	1c73      	adds	r3, r6, #1
 8006b12:	d0ec      	beq.n	8006aee <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b14:	f7ff f950 	bl	8005db8 <HAL_GetTick>
 8006b18:	9b06      	ldr	r3, [sp, #24]
 8006b1a:	1ac0      	subs	r0, r0, r3
 8006b1c:	42b0      	cmp	r0, r6
 8006b1e:	d801      	bhi.n	8006b24 <I2C_WaitOnFlagUntilTimeout+0x40>
 8006b20:	2e00      	cmp	r6, #0
 8006b22:	d1e4      	bne.n	8006aee <I2C_WaitOnFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006b24:	6823      	ldr	r3, [r4, #0]
 8006b26:	699b      	ldr	r3, [r3, #24]
 8006b28:	402b      	ands	r3, r5
 8006b2a:	1b5b      	subs	r3, r3, r5
 8006b2c:	425a      	negs	r2, r3
 8006b2e:	4153      	adcs	r3, r2
 8006b30:	42bb      	cmp	r3, r7
 8006b32:	d1dc      	bne.n	8006aee <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b34:	2220      	movs	r2, #32
 8006b36:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006b3c:	0023      	movs	r3, r4
 8006b3e:	3341      	adds	r3, #65	@ 0x41
 8006b40:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b42:	0022      	movs	r2, r4
 8006b44:	2300      	movs	r3, #0
 8006b46:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 8006b48:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b4a:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8006b4c:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8006b4e:	2001      	movs	r0, #1
}
 8006b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006b52 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8006b52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b54:	0004      	movs	r4, r0
 8006b56:	000e      	movs	r6, r1
 8006b58:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006b5a:	2520      	movs	r5, #32
 8006b5c:	6823      	ldr	r3, [r4, #0]
 8006b5e:	699b      	ldr	r3, [r3, #24]
 8006b60:	422b      	tst	r3, r5
 8006b62:	d001      	beq.n	8006b68 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8006b64:	2000      	movs	r0, #0
 8006b66:	e01d      	b.n	8006ba4 <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b68:	003a      	movs	r2, r7
 8006b6a:	0031      	movs	r1, r6
 8006b6c:	0020      	movs	r0, r4
 8006b6e:	f7ff ff3b 	bl	80069e8 <I2C_IsErrorOccurred>
 8006b72:	2800      	cmp	r0, #0
 8006b74:	d115      	bne.n	8006ba2 <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b76:	f7ff f91f 	bl	8005db8 <HAL_GetTick>
 8006b7a:	1bc0      	subs	r0, r0, r7
 8006b7c:	42b0      	cmp	r0, r6
 8006b7e:	d801      	bhi.n	8006b84 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8006b80:	2e00      	cmp	r6, #0
 8006b82:	d1eb      	bne.n	8006b5c <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006b84:	6823      	ldr	r3, [r4, #0]
 8006b86:	699b      	ldr	r3, [r3, #24]
 8006b88:	001a      	movs	r2, r3
 8006b8a:	402a      	ands	r2, r5
 8006b8c:	422b      	tst	r3, r5
 8006b8e:	d1e5      	bne.n	8006b5c <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b90:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006b92:	432b      	orrs	r3, r5
 8006b94:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006b96:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8006b98:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8006b9a:	3341      	adds	r3, #65	@ 0x41
 8006b9c:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b9e:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8006ba0:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8006ba2:	2001      	movs	r0, #1
}
 8006ba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006ba8 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8006ba8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006baa:	0005      	movs	r5, r0
  HAL_StatusTypeDef status = HAL_OK;
 8006bac:	2400      	movs	r4, #0
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006bae:	2704      	movs	r7, #4
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8006bb0:	2620      	movs	r6, #32
{
 8006bb2:	9100      	str	r1, [sp, #0]
 8006bb4:	9201      	str	r2, [sp, #4]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006bb6:	682b      	ldr	r3, [r5, #0]
 8006bb8:	699b      	ldr	r3, [r3, #24]
 8006bba:	423b      	tst	r3, r7
 8006bbc:	d101      	bne.n	8006bc2 <I2C_WaitOnRXNEFlagUntilTimeout+0x1a>
 8006bbe:	2c00      	cmp	r4, #0
 8006bc0:	d001      	beq.n	8006bc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x1e>
}
 8006bc2:	0020      	movs	r0, r4
 8006bc4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bc6:	9a01      	ldr	r2, [sp, #4]
 8006bc8:	0028      	movs	r0, r5
 8006bca:	9900      	ldr	r1, [sp, #0]
 8006bcc:	f7ff ff0c 	bl	80069e8 <I2C_IsErrorOccurred>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8006bd0:	682b      	ldr	r3, [r5, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bd2:	0004      	movs	r4, r0
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8006bd4:	699a      	ldr	r2, [r3, #24]
 8006bd6:	4232      	tst	r2, r6
 8006bd8:	d10f      	bne.n	8006bfa <I2C_WaitOnRXNEFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bda:	1e63      	subs	r3, r4, #1
 8006bdc:	419c      	sbcs	r4, r3
 8006bde:	b2e4      	uxtb	r4, r4
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8006be0:	f7ff f8ea 	bl	8005db8 <HAL_GetTick>
 8006be4:	9b01      	ldr	r3, [sp, #4]
 8006be6:	1ac0      	subs	r0, r0, r3
 8006be8:	9b00      	ldr	r3, [sp, #0]
 8006bea:	4298      	cmp	r0, r3
 8006bec:	d801      	bhi.n	8006bf2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d1e1      	bne.n	8006bb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
 8006bf2:	2c00      	cmp	r4, #0
 8006bf4:	d019      	beq.n	8006c2a <I2C_WaitOnRXNEFlagUntilTimeout+0x82>
{
 8006bf6:	2401      	movs	r4, #1
 8006bf8:	e7dd      	b.n	8006bb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8006bfa:	2800      	cmp	r0, #0
 8006bfc:	d111      	bne.n	8006c22 <I2C_WaitOnRXNEFlagUntilTimeout+0x7a>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006bfe:	699a      	ldr	r2, [r3, #24]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c00:	2210      	movs	r2, #16
 8006c02:	6999      	ldr	r1, [r3, #24]
 8006c04:	4211      	tst	r1, r2
 8006c06:	d00e      	beq.n	8006c26 <I2C_WaitOnRXNEFlagUntilTimeout+0x7e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c08:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006c0a:	646f      	str	r7, [r5, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c0c:	61de      	str	r6, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8006c0e:	685a      	ldr	r2, [r3, #4]
 8006c10:	490c      	ldr	r1, [pc, #48]	@ (8006c44 <I2C_WaitOnRXNEFlagUntilTimeout+0x9c>)
 8006c12:	400a      	ands	r2, r1
 8006c14:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 8006c16:	002b      	movs	r3, r5
 8006c18:	3341      	adds	r3, #65	@ 0x41
 8006c1a:	701e      	strb	r6, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c1c:	7058      	strb	r0, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8006c1e:	3b01      	subs	r3, #1
 8006c20:	7018      	strb	r0, [r3, #0]
{
 8006c22:	2401      	movs	r4, #1
 8006c24:	e7dc      	b.n	8006be0 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c26:	6468      	str	r0, [r5, #68]	@ 0x44
 8006c28:	e7da      	b.n	8006be0 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006c2a:	682b      	ldr	r3, [r5, #0]
 8006c2c:	699b      	ldr	r3, [r3, #24]
 8006c2e:	423b      	tst	r3, r7
 8006c30:	d1c1      	bne.n	8006bb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006c32:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8006c34:	4333      	orrs	r3, r6
 8006c36:	646b      	str	r3, [r5, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006c38:	002b      	movs	r3, r5
 8006c3a:	3341      	adds	r3, #65	@ 0x41
 8006c3c:	701e      	strb	r6, [r3, #0]
        __HAL_UNLOCK(hi2c);
 8006c3e:	3b01      	subs	r3, #1
 8006c40:	701c      	strb	r4, [r3, #0]
        status = HAL_ERROR;
 8006c42:	e7d8      	b.n	8006bf6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
 8006c44:	fe00e800 	.word	0xfe00e800

08006c48 <HAL_I2C_Init>:
{
 8006c48:	b570      	push	{r4, r5, r6, lr}
 8006c4a:	0004      	movs	r4, r0
    return HAL_ERROR;
 8006c4c:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8006c4e:	2c00      	cmp	r4, #0
 8006c50:	d04e      	beq.n	8006cf0 <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006c52:	0025      	movs	r5, r4
 8006c54:	3541      	adds	r5, #65	@ 0x41
 8006c56:	782b      	ldrb	r3, [r5, #0]
 8006c58:	b2da      	uxtb	r2, r3
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d105      	bne.n	8006c6a <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8006c5e:	0023      	movs	r3, r4
 8006c60:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8006c62:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8006c64:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8006c66:	f7fe fead 	bl	80059c4 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c6a:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8006c6c:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c6e:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8006c70:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006c72:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8006c74:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006c76:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8006c78:	438a      	bics	r2, r1
 8006c7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006c7c:	491d      	ldr	r1, [pc, #116]	@ (8006cf4 <HAL_I2C_Init+0xac>)
 8006c7e:	6862      	ldr	r2, [r4, #4]
 8006c80:	400a      	ands	r2, r1
 8006c82:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006c84:	689a      	ldr	r2, [r3, #8]
 8006c86:	491c      	ldr	r1, [pc, #112]	@ (8006cf8 <HAL_I2C_Init+0xb0>)
 8006c88:	400a      	ands	r2, r1
 8006c8a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006c8c:	2801      	cmp	r0, #1
 8006c8e:	d107      	bne.n	8006ca0 <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006c90:	2280      	movs	r2, #128	@ 0x80
 8006c92:	0212      	lsls	r2, r2, #8
 8006c94:	4332      	orrs	r2, r6
 8006c96:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006c98:	685a      	ldr	r2, [r3, #4]
 8006c9a:	4818      	ldr	r0, [pc, #96]	@ (8006cfc <HAL_I2C_Init+0xb4>)
 8006c9c:	4002      	ands	r2, r0
 8006c9e:	e009      	b.n	8006cb4 <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006ca0:	2284      	movs	r2, #132	@ 0x84
 8006ca2:	0212      	lsls	r2, r2, #8
 8006ca4:	4332      	orrs	r2, r6
 8006ca6:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006ca8:	2802      	cmp	r0, #2
 8006caa:	d1f5      	bne.n	8006c98 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006cac:	2280      	movs	r2, #128	@ 0x80
 8006cae:	6858      	ldr	r0, [r3, #4]
 8006cb0:	0112      	lsls	r2, r2, #4
 8006cb2:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006cb4:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006cb6:	6858      	ldr	r0, [r3, #4]
 8006cb8:	4a11      	ldr	r2, [pc, #68]	@ (8006d00 <HAL_I2C_Init+0xb8>)
 8006cba:	4302      	orrs	r2, r0
 8006cbc:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006cbe:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006cc0:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006cc2:	400a      	ands	r2, r1
 8006cc4:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006cc6:	6961      	ldr	r1, [r4, #20]
 8006cc8:	6922      	ldr	r2, [r4, #16]
 8006cca:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006ccc:	69a1      	ldr	r1, [r4, #24]
 8006cce:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006cd0:	430a      	orrs	r2, r1
 8006cd2:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006cd4:	6a21      	ldr	r1, [r4, #32]
 8006cd6:	69e2      	ldr	r2, [r4, #28]
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8006cdc:	2201      	movs	r2, #1
 8006cde:	6819      	ldr	r1, [r3, #0]
 8006ce0:	430a      	orrs	r2, r1
 8006ce2:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8006ce4:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ce6:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006ce8:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006cea:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cec:	3442      	adds	r4, #66	@ 0x42
 8006cee:	7020      	strb	r0, [r4, #0]
}
 8006cf0:	bd70      	pop	{r4, r5, r6, pc}
 8006cf2:	46c0      	nop			@ (mov r8, r8)
 8006cf4:	f0ffffff 	.word	0xf0ffffff
 8006cf8:	ffff7fff 	.word	0xffff7fff
 8006cfc:	fffff7ff 	.word	0xfffff7ff
 8006d00:	02008000 	.word	0x02008000

08006d04 <HAL_I2C_Master_Receive>:
{
 8006d04:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d06:	0007      	movs	r7, r0
{
 8006d08:	b087      	sub	sp, #28
 8006d0a:	9103      	str	r1, [sp, #12]
 8006d0c:	9204      	str	r2, [sp, #16]
 8006d0e:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d10:	3741      	adds	r7, #65	@ 0x41
 8006d12:	783b      	ldrb	r3, [r7, #0]
{
 8006d14:	0004      	movs	r4, r0
    __HAL_LOCK(hi2c);
 8006d16:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d18:	2b20      	cmp	r3, #32
 8006d1a:	d114      	bne.n	8006d46 <HAL_I2C_Master_Receive+0x42>
    __HAL_LOCK(hi2c);
 8006d1c:	0023      	movs	r3, r4
 8006d1e:	3340      	adds	r3, #64	@ 0x40
 8006d20:	781a      	ldrb	r2, [r3, #0]
 8006d22:	2a01      	cmp	r2, #1
 8006d24:	d00f      	beq.n	8006d46 <HAL_I2C_Master_Receive+0x42>
 8006d26:	2601      	movs	r6, #1
 8006d28:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8006d2a:	f7ff f845 	bl	8005db8 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006d2e:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8006d30:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006d32:	9000      	str	r0, [sp, #0]
 8006d34:	2319      	movs	r3, #25
 8006d36:	0032      	movs	r2, r6
 8006d38:	0020      	movs	r0, r4
 8006d3a:	0209      	lsls	r1, r1, #8
 8006d3c:	f7ff fed2 	bl	8006ae4 <I2C_WaitOnFlagUntilTimeout>
 8006d40:	2800      	cmp	r0, #0
 8006d42:	d002      	beq.n	8006d4a <HAL_I2C_Master_Receive+0x46>
      return HAL_ERROR;
 8006d44:	2001      	movs	r0, #1
}
 8006d46:	b007      	add	sp, #28
 8006d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006d4a:	2322      	movs	r3, #34	@ 0x22
 8006d4c:	703b      	strb	r3, [r7, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006d4e:	0027      	movs	r7, r4
 8006d50:	3b12      	subs	r3, #18
 8006d52:	3742      	adds	r7, #66	@ 0x42
 8006d54:	703b      	strb	r3, [r7, #0]
    hi2c->pBuffPtr  = pData;
 8006d56:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d58:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8006d5a:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006d5c:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8006d5e:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8006d60:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d62:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8006d64:	4b2d      	ldr	r3, [pc, #180]	@ (8006e1c <HAL_I2C_Master_Receive+0x118>)
 8006d66:	2aff      	cmp	r2, #255	@ 0xff
 8006d68:	d920      	bls.n	8006dac <HAL_I2C_Master_Receive+0xa8>
      hi2c->XferSize = 1U;
 8006d6a:	8526      	strh	r6, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006d6c:	9300      	str	r3, [sp, #0]
 8006d6e:	2380      	movs	r3, #128	@ 0x80
 8006d70:	0032      	movs	r2, r6
 8006d72:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006d74:	0020      	movs	r0, r4
 8006d76:	9903      	ldr	r1, [sp, #12]
 8006d78:	f7ff fdbc 	bl	80068f4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006d7c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d7e:	002a      	movs	r2, r5
 8006d80:	0020      	movs	r0, r4
 8006d82:	990c      	ldr	r1, [sp, #48]	@ 0x30
    while (hi2c->XferCount > 0U)
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d119      	bne.n	8006dbc <HAL_I2C_Master_Receive+0xb8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d88:	f7ff fee3 	bl	8006b52 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006d8c:	2800      	cmp	r0, #0
 8006d8e:	d1d9      	bne.n	8006d44 <HAL_I2C_Master_Receive+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d90:	2120      	movs	r1, #32
 8006d92:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8006d94:	4d22      	ldr	r5, [pc, #136]	@ (8006e20 <HAL_I2C_Master_Receive+0x11c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d96:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8006d98:	685a      	ldr	r2, [r3, #4]
 8006d9a:	402a      	ands	r2, r5
 8006d9c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006d9e:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8006da0:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8006da2:	3341      	adds	r3, #65	@ 0x41
 8006da4:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006da6:	7038      	strb	r0, [r7, #0]
    __HAL_UNLOCK(hi2c);
 8006da8:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8006daa:	e7cc      	b.n	8006d46 <HAL_I2C_Master_Receive+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8006dac:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8006dae:	b292      	uxth	r2, r2
 8006db0:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006db2:	b2d2      	uxtb	r2, r2
 8006db4:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006db6:	2380      	movs	r3, #128	@ 0x80
 8006db8:	049b      	lsls	r3, r3, #18
 8006dba:	e7db      	b.n	8006d74 <HAL_I2C_Master_Receive+0x70>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006dbc:	f7ff fef4 	bl	8006ba8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006dc0:	2800      	cmp	r0, #0
 8006dc2:	d1bf      	bne.n	8006d44 <HAL_I2C_Master_Receive+0x40>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006dc4:	6823      	ldr	r3, [r4, #0]
 8006dc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006dc8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006dca:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8006dcc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8006dce:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8006dd4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006dd6:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8006dd8:	3b01      	subs	r3, #1
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006dde:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006de0:	b292      	uxth	r2, r2
 8006de2:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d0c9      	beq.n	8006d7c <HAL_I2C_Master_Receive+0x78>
 8006de8:	2a00      	cmp	r2, #0
 8006dea:	d1c7      	bne.n	8006d7c <HAL_I2C_Master_Receive+0x78>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006dec:	2180      	movs	r1, #128	@ 0x80
 8006dee:	0020      	movs	r0, r4
 8006df0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006df2:	9500      	str	r5, [sp, #0]
 8006df4:	f7ff fe76 	bl	8006ae4 <I2C_WaitOnFlagUntilTimeout>
 8006df8:	2800      	cmp	r0, #0
 8006dfa:	d1a3      	bne.n	8006d44 <HAL_I2C_Master_Receive+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006dfc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006dfe:	2bff      	cmp	r3, #255	@ 0xff
 8006e00:	d905      	bls.n	8006e0e <HAL_I2C_Master_Receive+0x10a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e02:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006e04:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e06:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006e08:	045b      	lsls	r3, r3, #17
 8006e0a:	9000      	str	r0, [sp, #0]
 8006e0c:	e7b2      	b.n	8006d74 <HAL_I2C_Master_Receive+0x70>
          hi2c->XferSize = hi2c->XferCount;
 8006e0e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8006e10:	b292      	uxth	r2, r2
 8006e12:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006e14:	b2d2      	uxtb	r2, r2
 8006e16:	9000      	str	r0, [sp, #0]
 8006e18:	e7cd      	b.n	8006db6 <HAL_I2C_Master_Receive+0xb2>
 8006e1a:	46c0      	nop			@ (mov r8, r8)
 8006e1c:	80002400 	.word	0x80002400
 8006e20:	fe00e800 	.word	0xfe00e800

08006e24 <HAL_I2C_Master_Transmit_DMA>:
{
 8006e24:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e26:	0005      	movs	r5, r0
{
 8006e28:	b087      	sub	sp, #28
 8006e2a:	9105      	str	r1, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e2c:	3541      	adds	r5, #65	@ 0x41
{
 8006e2e:	469c      	mov	ip, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e30:	782b      	ldrb	r3, [r5, #0]
{
 8006e32:	0004      	movs	r4, r0
 8006e34:	0011      	movs	r1, r2
      return HAL_BUSY;
 8006e36:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e38:	2b20      	cmp	r3, #32
 8006e3a:	d162      	bne.n	8006f02 <HAL_I2C_Master_Transmit_DMA+0xde>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006e3c:	6822      	ldr	r2, [r4, #0]
 8006e3e:	2680      	movs	r6, #128	@ 0x80
 8006e40:	6997      	ldr	r7, [r2, #24]
 8006e42:	0236      	lsls	r6, r6, #8
 8006e44:	003b      	movs	r3, r7
 8006e46:	4033      	ands	r3, r6
 8006e48:	4237      	tst	r7, r6
 8006e4a:	d15a      	bne.n	8006f02 <HAL_I2C_Master_Transmit_DMA+0xde>
    __HAL_LOCK(hi2c);
 8006e4c:	0026      	movs	r6, r4
 8006e4e:	3640      	adds	r6, #64	@ 0x40
 8006e50:	7837      	ldrb	r7, [r6, #0]
 8006e52:	2f01      	cmp	r7, #1
 8006e54:	d055      	beq.n	8006f02 <HAL_I2C_Master_Transmit_DMA+0xde>
 8006e56:	3801      	subs	r0, #1
 8006e58:	7030      	strb	r0, [r6, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006e5a:	3020      	adds	r0, #32
 8006e5c:	7028      	strb	r0, [r5, #0]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006e5e:	0020      	movs	r0, r4
 8006e60:	3042      	adds	r0, #66	@ 0x42
 8006e62:	9004      	str	r0, [sp, #16]
 8006e64:	2010      	movs	r0, #16
 8006e66:	9d04      	ldr	r5, [sp, #16]
 8006e68:	7028      	strb	r0, [r5, #0]
    hi2c->XferCount   = Size;
 8006e6a:	4660      	mov	r0, ip
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006e6c:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->XferCount   = Size;
 8006e6e:	8560      	strh	r0, [r4, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e70:	4840      	ldr	r0, [pc, #256]	@ (8006f74 <HAL_I2C_Master_Transmit_DMA+0x150>)
    hi2c->pBuffPtr    = pData;
 8006e72:	6261      	str	r1, [r4, #36]	@ 0x24
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e74:	62e0      	str	r0, [r4, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8006e76:	4840      	ldr	r0, [pc, #256]	@ (8006f78 <HAL_I2C_Master_Transmit_DMA+0x154>)
 8006e78:	6360      	str	r0, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e7a:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
 8006e7c:	28ff      	cmp	r0, #255	@ 0xff
 8006e7e:	d942      	bls.n	8006f06 <HAL_I2C_Master_Transmit_DMA+0xe2>
 8006e80:	20ff      	movs	r0, #255	@ 0xff
      xfermode = I2C_RELOAD_MODE;
 8006e82:	2380      	movs	r3, #128	@ 0x80
 8006e84:	8520      	strh	r0, [r4, #40]	@ 0x28
 8006e86:	045b      	lsls	r3, r3, #17
 8006e88:	9303      	str	r3, [sp, #12]
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006e8a:	780b      	ldrb	r3, [r1, #0]
      hi2c->pBuffPtr++;
 8006e8c:	3101      	adds	r1, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006e8e:	6293      	str	r3, [r2, #40]	@ 0x28
      sizetoxfer = hi2c->XferSize;
 8006e90:	0003      	movs	r3, r0
      hi2c->pBuffPtr++;
 8006e92:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8006e94:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8006e96:	3901      	subs	r1, #1
 8006e98:	b289      	uxth	r1, r1
 8006e9a:	8561      	strh	r1, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006e9c:	1e41      	subs	r1, r0, #1
 8006e9e:	8521      	strh	r1, [r4, #40]	@ 0x28
    if (hi2c->XferSize > 0U)
 8006ea0:	0025      	movs	r5, r4
 8006ea2:	8d27      	ldrh	r7, [r4, #40]	@ 0x28
 8006ea4:	3540      	adds	r5, #64	@ 0x40
 8006ea6:	2f00      	cmp	r7, #0
 8006ea8:	d052      	beq.n	8006f50 <HAL_I2C_Master_Transmit_DMA+0x12c>
      if (hi2c->hdmatx != NULL)
 8006eaa:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8006eac:	2800      	cmp	r0, #0
 8006eae:	d036      	beq.n	8006f1e <HAL_I2C_Master_Transmit_DMA+0xfa>
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8006eb0:	2600      	movs	r6, #0
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8006eb2:	4b32      	ldr	r3, [pc, #200]	@ (8006f7c <HAL_I2C_Master_Transmit_DMA+0x158>)
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8006eb4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8006eb6:	6283      	str	r3, [r0, #40]	@ 0x28
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8006eb8:	4b31      	ldr	r3, [pc, #196]	@ (8006f80 <HAL_I2C_Master_Transmit_DMA+0x15c>)
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8006eba:	62c6      	str	r6, [r0, #44]	@ 0x2c
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8006ebc:	6303      	str	r3, [r0, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8006ebe:	6346      	str	r6, [r0, #52]	@ 0x34
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8006ec0:	003b      	movs	r3, r7
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8006ec2:	3228      	adds	r2, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8006ec4:	f7ff fa74 	bl	80063b0 <HAL_DMA_Start_IT>
 8006ec8:	0007      	movs	r7, r0
      if (dmaxferstatus == HAL_OK)
 8006eca:	42b0      	cmp	r0, r6
 8006ecc:	d134      	bne.n	8006f38 <HAL_I2C_Master_Transmit_DMA+0x114>
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8006ece:	8d26      	ldrh	r6, [r4, #40]	@ 0x28
 8006ed0:	4b2c      	ldr	r3, [pc, #176]	@ (8006f84 <HAL_I2C_Master_Transmit_DMA+0x160>)
 8006ed2:	1c72      	adds	r2, r6, #1
 8006ed4:	b2d2      	uxtb	r2, r2
 8006ed6:	0020      	movs	r0, r4
 8006ed8:	9905      	ldr	r1, [sp, #20]
 8006eda:	9300      	str	r3, [sp, #0]
 8006edc:	9b03      	ldr	r3, [sp, #12]
 8006ede:	f7ff fd09 	bl	80068f4 <I2C_TransferConfig>
        hi2c->XferCount -= hi2c->XferSize;
 8006ee2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006ee4:	2110      	movs	r1, #16
        hi2c->XferCount -= hi2c->XferSize;
 8006ee6:	1b9b      	subs	r3, r3, r6
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	8563      	strh	r3, [r4, #42]	@ 0x2a
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006eec:	0020      	movs	r0, r4
        __HAL_UNLOCK(hi2c);
 8006eee:	702f      	strb	r7, [r5, #0]
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006ef0:	f7ff fd16 	bl	8006920 <I2C_Enable_IRQ>
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006ef4:	2380      	movs	r3, #128	@ 0x80
 8006ef6:	6822      	ldr	r2, [r4, #0]
 8006ef8:	01db      	lsls	r3, r3, #7
 8006efa:	6811      	ldr	r1, [r2, #0]
 8006efc:	430b      	orrs	r3, r1
 8006efe:	6013      	str	r3, [r2, #0]
    return HAL_OK;
 8006f00:	2000      	movs	r0, #0
}
 8006f02:	b007      	add	sp, #28
 8006f04:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hi2c->XferSize = hi2c->XferCount;
 8006f06:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
 8006f08:	b280      	uxth	r0, r0
      xfermode = I2C_AUTOEND_MODE;
 8006f0a:	8520      	strh	r0, [r4, #40]	@ 0x28
    if (hi2c->XferSize > 0U)
 8006f0c:	2800      	cmp	r0, #0
 8006f0e:	d002      	beq.n	8006f16 <HAL_I2C_Master_Transmit_DMA+0xf2>
 8006f10:	2380      	movs	r3, #128	@ 0x80
 8006f12:	049b      	lsls	r3, r3, #18
 8006f14:	e7b8      	b.n	8006e88 <HAL_I2C_Master_Transmit_DMA+0x64>
 8006f16:	2180      	movs	r1, #128	@ 0x80
 8006f18:	0489      	lsls	r1, r1, #18
 8006f1a:	9103      	str	r1, [sp, #12]
 8006f1c:	e7c0      	b.n	8006ea0 <HAL_I2C_Master_Transmit_DMA+0x7c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8006f1e:	0023      	movs	r3, r4
 8006f20:	2220      	movs	r2, #32
 8006f22:	3341      	adds	r3, #65	@ 0x41
 8006f24:	701a      	strb	r2, [r3, #0]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006f26:	9b04      	ldr	r3, [sp, #16]
 8006f28:	7018      	strb	r0, [r3, #0]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8006f2a:	2380      	movs	r3, #128	@ 0x80
 8006f2c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	6463      	str	r3, [r4, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8006f32:	7028      	strb	r0, [r5, #0]
        return HAL_ERROR;
 8006f34:	2001      	movs	r0, #1
 8006f36:	e7e4      	b.n	8006f02 <HAL_I2C_Master_Transmit_DMA+0xde>
        hi2c->State     = HAL_I2C_STATE_READY;
 8006f38:	0023      	movs	r3, r4
 8006f3a:	2220      	movs	r2, #32
 8006f3c:	3341      	adds	r3, #65	@ 0x41
 8006f3e:	701a      	strb	r2, [r3, #0]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006f40:	9b04      	ldr	r3, [sp, #16]
 8006f42:	701e      	strb	r6, [r3, #0]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8006f44:	2310      	movs	r3, #16
 8006f46:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	6463      	str	r3, [r4, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8006f4c:	702e      	strb	r6, [r5, #0]
        return HAL_ERROR;
 8006f4e:	e7f1      	b.n	8006f34 <HAL_I2C_Master_Transmit_DMA+0x110>
      hi2c->XferISR = I2C_Master_ISR_IT;
 8006f50:	4a0d      	ldr	r2, [pc, #52]	@ (8006f88 <HAL_I2C_Master_Transmit_DMA+0x164>)
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8006f52:	0020      	movs	r0, r4
      hi2c->XferISR = I2C_Master_ISR_IT;
 8006f54:	6362      	str	r2, [r4, #52]	@ 0x34
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8006f56:	b2da      	uxtb	r2, r3
 8006f58:	4b0a      	ldr	r3, [pc, #40]	@ (8006f84 <HAL_I2C_Master_Transmit_DMA+0x160>)
 8006f5a:	9905      	ldr	r1, [sp, #20]
 8006f5c:	9300      	str	r3, [sp, #0]
 8006f5e:	2380      	movs	r3, #128	@ 0x80
 8006f60:	049b      	lsls	r3, r3, #18
 8006f62:	f7ff fcc7 	bl	80068f4 <I2C_TransferConfig>
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006f66:	2101      	movs	r1, #1
 8006f68:	0020      	movs	r0, r4
      __HAL_UNLOCK(hi2c);
 8006f6a:	702f      	strb	r7, [r5, #0]
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006f6c:	f7ff fcd8 	bl	8006920 <I2C_Enable_IRQ>
 8006f70:	e7c6      	b.n	8006f00 <HAL_I2C_Master_Transmit_DMA+0xdc>
 8006f72:	46c0      	nop			@ (mov r8, r8)
 8006f74:	ffff0000 	.word	0xffff0000
 8006f78:	08007661 	.word	0x08007661
 8006f7c:	08007791 	.word	0x08007791
 8006f80:	08007779 	.word	0x08007779
 8006f84:	80002000 	.word	0x80002000
 8006f88:	080073a9 	.word	0x080073a9

08006f8c <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006f8c:	6803      	ldr	r3, [r0, #0]
{
 8006f8e:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006f90:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006f92:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8006f94:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d000      	beq.n	8006f9c <HAL_I2C_EV_IRQHandler+0x10>
    hi2c->XferISR(hi2c, itflags, itsources);
 8006f9a:	4798      	blx	r3
}
 8006f9c:	bd10      	pop	{r4, pc}

08006f9e <HAL_I2C_MasterTxCpltCallback>:
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
 8006f9e:	4770      	bx	lr

08006fa0 <HAL_I2C_MasterRxCpltCallback>:
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
 8006fa0:	4770      	bx	lr

08006fa2 <I2C_ITMasterSeqCplt>:
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fa2:	0003      	movs	r3, r0
{
 8006fa4:	b570      	push	{r4, r5, r6, lr}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fa6:	2500      	movs	r5, #0
 8006fa8:	2220      	movs	r2, #32
 8006faa:	0006      	movs	r6, r0
 8006fac:	3342      	adds	r3, #66	@ 0x42
 8006fae:	701d      	strb	r5, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006fb0:	3b01      	subs	r3, #1
 8006fb2:	7819      	ldrb	r1, [r3, #0]
{
 8006fb4:	0004      	movs	r4, r0
 8006fb6:	3640      	adds	r6, #64	@ 0x40
    hi2c->State         = HAL_I2C_STATE_READY;
 8006fb8:	701a      	strb	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006fba:	2921      	cmp	r1, #33	@ 0x21
 8006fbc:	d10a      	bne.n	8006fd4 <I2C_ITMasterSeqCplt+0x32>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006fbe:	2311      	movs	r3, #17
    hi2c->XferISR       = NULL;
 8006fc0:	6345      	str	r5, [r0, #52]	@ 0x34
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006fc2:	6303      	str	r3, [r0, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006fc4:	3920      	subs	r1, #32
 8006fc6:	f7ff fceb 	bl	80069a0 <I2C_Disable_IRQ>
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8006fca:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 8006fcc:	7035      	strb	r5, [r6, #0]
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8006fce:	f7ff ffe6 	bl	8006f9e <HAL_I2C_MasterTxCpltCallback>
}
 8006fd2:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006fd4:	2312      	movs	r3, #18
    hi2c->XferISR       = NULL;
 8006fd6:	6345      	str	r5, [r0, #52]	@ 0x34
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006fd8:	6303      	str	r3, [r0, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006fda:	2102      	movs	r1, #2
 8006fdc:	f7ff fce0 	bl	80069a0 <I2C_Disable_IRQ>
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006fe0:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 8006fe2:	7035      	strb	r5, [r6, #0]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006fe4:	f7ff ffdc 	bl	8006fa0 <HAL_I2C_MasterRxCpltCallback>
}
 8006fe8:	e7f3      	b.n	8006fd2 <I2C_ITMasterSeqCplt+0x30>

08006fea <HAL_I2C_SlaveTxCpltCallback>:
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
 8006fea:	4770      	bx	lr

08006fec <HAL_I2C_SlaveRxCpltCallback>:
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
 8006fec:	4770      	bx	lr
	...

08006ff0 <I2C_ITSlaveSeqCplt>:
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ff0:	0001      	movs	r1, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006ff2:	6803      	ldr	r3, [r0, #0]
{
 8006ff4:	b510      	push	{r4, lr}
 8006ff6:	0004      	movs	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ff8:	2000      	movs	r0, #0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006ffa:	681a      	ldr	r2, [r3, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ffc:	3142      	adds	r1, #66	@ 0x42
 8006ffe:	7008      	strb	r0, [r1, #0]
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007000:	0451      	lsls	r1, r2, #17
 8007002:	d518      	bpl.n	8007036 <I2C_ITSlaveSeqCplt+0x46>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	4918      	ldr	r1, [pc, #96]	@ (8007068 <I2C_ITSlaveSeqCplt+0x78>)
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007008:	400a      	ands	r2, r1
 800700a:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800700c:	0023      	movs	r3, r4
 800700e:	3341      	adds	r3, #65	@ 0x41
 8007010:	781a      	ldrb	r2, [r3, #0]
 8007012:	2a29      	cmp	r2, #41	@ 0x29
 8007014:	d114      	bne.n	8007040 <I2C_ITSlaveSeqCplt+0x50>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007016:	3a01      	subs	r2, #1
 8007018:	701a      	strb	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800701a:	2321      	movs	r3, #33	@ 0x21
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800701c:	0020      	movs	r0, r4
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800701e:	6323      	str	r3, [r4, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007020:	2101      	movs	r1, #1
 8007022:	f7ff fcbd 	bl	80069a0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007026:	0023      	movs	r3, r4
 8007028:	2200      	movs	r2, #0
 800702a:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800702c:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 800702e:	701a      	strb	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007030:	f7ff ffdb 	bl	8006fea <HAL_I2C_SlaveTxCpltCallback>
}
 8007034:	bd10      	pop	{r4, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007036:	0412      	lsls	r2, r2, #16
 8007038:	d5e8      	bpl.n	800700c <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800703a:	681a      	ldr	r2, [r3, #0]
 800703c:	490b      	ldr	r1, [pc, #44]	@ (800706c <I2C_ITSlaveSeqCplt+0x7c>)
 800703e:	e7e3      	b.n	8007008 <I2C_ITSlaveSeqCplt+0x18>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007040:	781a      	ldrb	r2, [r3, #0]
 8007042:	2a2a      	cmp	r2, #42	@ 0x2a
 8007044:	d1f6      	bne.n	8007034 <I2C_ITSlaveSeqCplt+0x44>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007046:	3a02      	subs	r2, #2
 8007048:	701a      	strb	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800704a:	2322      	movs	r3, #34	@ 0x22
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800704c:	0020      	movs	r0, r4
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800704e:	6323      	str	r3, [r4, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007050:	2102      	movs	r1, #2
 8007052:	f7ff fca5 	bl	80069a0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007056:	0023      	movs	r3, r4
 8007058:	2200      	movs	r2, #0
 800705a:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800705c:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 800705e:	701a      	strb	r2, [r3, #0]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007060:	f7ff ffc4 	bl	8006fec <HAL_I2C_SlaveRxCpltCallback>
}
 8007064:	e7e6      	b.n	8007034 <I2C_ITSlaveSeqCplt+0x44>
 8007066:	46c0      	nop			@ (mov r8, r8)
 8007068:	ffffbfff 	.word	0xffffbfff
 800706c:	ffff7fff 	.word	0xffff7fff

08007070 <HAL_I2C_AddrCallback>:
}
 8007070:	4770      	bx	lr

08007072 <I2C_ITAddrCplt.constprop.0>:
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007072:	0003      	movs	r3, r0
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8007074:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007076:	2228      	movs	r2, #40	@ 0x28
 8007078:	3341      	adds	r3, #65	@ 0x41
 800707a:	781b      	ldrb	r3, [r3, #0]
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 800707c:	0004      	movs	r4, r0
    transferdirection = I2C_GET_DIR(hi2c);
 800707e:	6801      	ldr	r1, [r0, #0]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007080:	4013      	ands	r3, r2
 8007082:	4293      	cmp	r3, r2
 8007084:	d13c      	bne.n	8007100 <I2C_ITAddrCplt.constprop.0+0x8e>
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007086:	27fe      	movs	r7, #254	@ 0xfe
    transferdirection = I2C_GET_DIR(hi2c);
 8007088:	698d      	ldr	r5, [r1, #24]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800708a:	698e      	ldr	r6, [r1, #24]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800708c:	688b      	ldr	r3, [r1, #8]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800708e:	68ca      	ldr	r2, [r1, #12]
    transferdirection = I2C_GET_DIR(hi2c);
 8007090:	03ed      	lsls	r5, r5, #15
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007092:	9201      	str	r2, [sp, #4]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007094:	68c2      	ldr	r2, [r0, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007096:	0c36      	lsrs	r6, r6, #16
    transferdirection = I2C_GET_DIR(hi2c);
 8007098:	0fed      	lsrs	r5, r5, #31
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800709a:	403e      	ands	r6, r7
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800709c:	2a02      	cmp	r2, #2
 800709e:	d125      	bne.n	80070ec <I2C_ITAddrCplt.constprop.0+0x7a>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80070a0:	059b      	lsls	r3, r3, #22
 80070a2:	0d9a      	lsrs	r2, r3, #22
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80070a4:	0f5b      	lsrs	r3, r3, #29
 80070a6:	4073      	eors	r3, r6
 80070a8:	0018      	movs	r0, r3
 80070aa:	2606      	movs	r6, #6
 80070ac:	4030      	ands	r0, r6
 80070ae:	4233      	tst	r3, r6
 80070b0:	d110      	bne.n	80070d4 <I2C_ITAddrCplt.constprop.0+0x62>
        hi2c->AddrEventCount++;
 80070b2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80070b4:	3301      	adds	r3, #1
 80070b6:	64a3      	str	r3, [r4, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80070b8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80070ba:	2b02      	cmp	r3, #2
 80070bc:	d109      	bne.n	80070d2 <I2C_ITAddrCplt.constprop.0+0x60>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80070be:	199b      	adds	r3, r3, r6
          hi2c->AddrEventCount = 0U;
 80070c0:	64a0      	str	r0, [r4, #72]	@ 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80070c2:	61cb      	str	r3, [r1, #28]
          __HAL_UNLOCK(hi2c);
 80070c4:	0023      	movs	r3, r4
 80070c6:	3340      	adds	r3, #64	@ 0x40
 80070c8:	7018      	strb	r0, [r3, #0]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80070ca:	0029      	movs	r1, r5
 80070cc:	0020      	movs	r0, r4
 80070ce:	f7ff ffcf 	bl	8007070 <HAL_I2C_AddrCallback>
}
 80070d2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80070d4:	2180      	movs	r1, #128	@ 0x80
 80070d6:	0020      	movs	r0, r4
 80070d8:	0209      	lsls	r1, r1, #8
 80070da:	f7ff fc61 	bl	80069a0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80070de:	0023      	movs	r3, r4
 80070e0:	2200      	movs	r2, #0
 80070e2:	3340      	adds	r3, #64	@ 0x40
 80070e4:	701a      	strb	r2, [r3, #0]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80070e6:	9a01      	ldr	r2, [sp, #4]
 80070e8:	403a      	ands	r2, r7
 80070ea:	e7ee      	b.n	80070ca <I2C_ITAddrCplt.constprop.0+0x58>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80070ec:	2180      	movs	r1, #128	@ 0x80
 80070ee:	0209      	lsls	r1, r1, #8
 80070f0:	f7ff fc56 	bl	80069a0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80070f4:	0023      	movs	r3, r4
 80070f6:	2200      	movs	r2, #0
 80070f8:	3340      	adds	r3, #64	@ 0x40
 80070fa:	701a      	strb	r2, [r3, #0]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80070fc:	0032      	movs	r2, r6
 80070fe:	e7e4      	b.n	80070ca <I2C_ITAddrCplt.constprop.0+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007100:	2308      	movs	r3, #8
 8007102:	61cb      	str	r3, [r1, #28]
    __HAL_UNLOCK(hi2c);
 8007104:	2300      	movs	r3, #0
 8007106:	3440      	adds	r4, #64	@ 0x40
 8007108:	7023      	strb	r3, [r4, #0]
}
 800710a:	e7e2      	b.n	80070d2 <I2C_ITAddrCplt.constprop.0+0x60>

0800710c <HAL_I2C_ListenCpltCallback>:
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
 800710c:	4770      	bx	lr
	...

08007110 <I2C_ITListenCplt>:
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007110:	4b18      	ldr	r3, [pc, #96]	@ (8007174 <I2C_ITListenCplt+0x64>)
{
 8007112:	b510      	push	{r4, lr}
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007114:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007116:	2300      	movs	r3, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8007118:	0002      	movs	r2, r0
  hi2c->PreviousState = I2C_STATE_NONE;
 800711a:	6303      	str	r3, [r0, #48]	@ 0x30
{
 800711c:	0004      	movs	r4, r0
  hi2c->State = HAL_I2C_STATE_READY;
 800711e:	2020      	movs	r0, #32
 8007120:	3241      	adds	r2, #65	@ 0x41
 8007122:	7010      	strb	r0, [r2, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007124:	7053      	strb	r3, [r2, #1]
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007126:	2204      	movs	r2, #4
  hi2c->XferISR = NULL;
 8007128:	6363      	str	r3, [r4, #52]	@ 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800712a:	4211      	tst	r1, r2
 800712c:	d012      	beq.n	8007154 <I2C_ITListenCplt+0x44>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800712e:	6823      	ldr	r3, [r4, #0]
 8007130:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007132:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007134:	7019      	strb	r1, [r3, #0]
    hi2c->pBuffPtr++;
 8007136:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007138:	3301      	adds	r3, #1
 800713a:	6263      	str	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 800713c:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800713e:	2b00      	cmp	r3, #0
 8007140:	d008      	beq.n	8007154 <I2C_ITListenCplt+0x44>
      hi2c->XferSize--;
 8007142:	3b01      	subs	r3, #1
 8007144:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8007146:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007148:	3b01      	subs	r3, #1
 800714a:	b29b      	uxth	r3, r3
 800714c:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800714e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007150:	431a      	orrs	r2, r3
 8007152:	6462      	str	r2, [r4, #68]	@ 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007154:	0020      	movs	r0, r4
 8007156:	4908      	ldr	r1, [pc, #32]	@ (8007178 <I2C_ITListenCplt+0x68>)
 8007158:	f7ff fc22 	bl	80069a0 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800715c:	2210      	movs	r2, #16
 800715e:	6823      	ldr	r3, [r4, #0]
  HAL_I2C_ListenCpltCallback(hi2c);
 8007160:	0020      	movs	r0, r4
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007162:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8007164:	0023      	movs	r3, r4
 8007166:	2200      	movs	r2, #0
 8007168:	3340      	adds	r3, #64	@ 0x40
 800716a:	701a      	strb	r2, [r3, #0]
  HAL_I2C_ListenCpltCallback(hi2c);
 800716c:	f7ff ffce 	bl	800710c <HAL_I2C_ListenCpltCallback>
}
 8007170:	bd10      	pop	{r4, pc}
 8007172:	46c0      	nop			@ (mov r8, r8)
 8007174:	ffff0000 	.word	0xffff0000
 8007178:	00008003 	.word	0x00008003

0800717c <HAL_I2C_MemTxCpltCallback>:
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
 800717c:	4770      	bx	lr

0800717e <HAL_I2C_MemRxCpltCallback>:
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
 800717e:	4770      	bx	lr

08007180 <HAL_I2C_ErrorCallback>:
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
 8007180:	4770      	bx	lr

08007182 <HAL_I2C_AbortCpltCallback>:
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
 8007182:	4770      	bx	lr

08007184 <I2C_TreatErrorCallback>:
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007184:	0001      	movs	r1, r0
 8007186:	0002      	movs	r2, r0
{
 8007188:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800718a:	3141      	adds	r1, #65	@ 0x41
 800718c:	780c      	ldrb	r4, [r1, #0]
 800718e:	2300      	movs	r3, #0
 8007190:	3240      	adds	r2, #64	@ 0x40
 8007192:	2c60      	cmp	r4, #96	@ 0x60
 8007194:	d106      	bne.n	80071a4 <I2C_TreatErrorCallback+0x20>
    hi2c->State = HAL_I2C_STATE_READY;
 8007196:	3c40      	subs	r4, #64	@ 0x40
 8007198:	700c      	strb	r4, [r1, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 800719a:	6303      	str	r3, [r0, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800719c:	7013      	strb	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 800719e:	f7ff fff0 	bl	8007182 <HAL_I2C_AbortCpltCallback>
}
 80071a2:	bd10      	pop	{r4, pc}
    hi2c->PreviousState = I2C_STATE_NONE;
 80071a4:	6303      	str	r3, [r0, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80071a6:	7013      	strb	r3, [r2, #0]
    HAL_I2C_ErrorCallback(hi2c);
 80071a8:	f7ff ffea 	bl	8007180 <HAL_I2C_ErrorCallback>
}
 80071ac:	e7f9      	b.n	80071a2 <I2C_TreatErrorCallback+0x1e>
	...

080071b0 <I2C_ITError>:
{
 80071b0:	b570      	push	{r4, r5, r6, lr}
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80071b2:	0005      	movs	r5, r0
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80071b4:	2200      	movs	r2, #0
{
 80071b6:	0004      	movs	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80071b8:	3541      	adds	r5, #65	@ 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80071ba:	3042      	adds	r0, #66	@ 0x42
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80071bc:	782b      	ldrb	r3, [r5, #0]
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80071be:	7002      	strb	r2, [r0, #0]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80071c0:	483a      	ldr	r0, [pc, #232]	@ (80072ac <I2C_ITError+0xfc>)
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80071c2:	3b28      	subs	r3, #40	@ 0x28
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80071c4:	62e0      	str	r0, [r4, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80071c6:	8562      	strh	r2, [r4, #42]	@ 0x2a
  hi2c->ErrorCode |= ErrorCode;
 80071c8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80071ca:	430a      	orrs	r2, r1
 80071cc:	6462      	str	r2, [r4, #68]	@ 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d82b      	bhi.n	800722a <I2C_ITError+0x7a>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80071d2:	2103      	movs	r1, #3
 80071d4:	0020      	movs	r0, r4
 80071d6:	f7ff fbe3 	bl	80069a0 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80071da:	2328      	movs	r3, #40	@ 0x28
 80071dc:	702b      	strb	r3, [r5, #0]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80071de:	4b34      	ldr	r3, [pc, #208]	@ (80072b0 <I2C_ITError+0x100>)
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80071e0:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80071e2:	6363      	str	r3, [r4, #52]	@ 0x34
  tmppreviousstate = hi2c->PreviousState;
 80071e4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80071e6:	2800      	cmp	r0, #0
 80071e8:	d040      	beq.n	800726c <I2C_ITError+0xbc>
 80071ea:	001a      	movs	r2, r3
 80071ec:	2110      	movs	r1, #16
 80071ee:	3a11      	subs	r2, #17
 80071f0:	438a      	bics	r2, r1
 80071f2:	d13b      	bne.n	800726c <I2C_ITError+0xbc>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80071f4:	6823      	ldr	r3, [r4, #0]
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	0452      	lsls	r2, r2, #17
 80071fa:	d503      	bpl.n	8007204 <I2C_ITError+0x54>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	492d      	ldr	r1, [pc, #180]	@ (80072b4 <I2C_ITError+0x104>)
 8007200:	400a      	ands	r2, r1
 8007202:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007204:	f7ff f97a 	bl	80064fc <HAL_DMA_GetState>
 8007208:	2801      	cmp	r0, #1
 800720a:	d02b      	beq.n	8007264 <I2C_ITError+0xb4>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800720c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800720e:	4b2a      	ldr	r3, [pc, #168]	@ (80072b8 <I2C_ITError+0x108>)
      __HAL_UNLOCK(hi2c);
 8007210:	2200      	movs	r2, #0
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007212:	6343      	str	r3, [r0, #52]	@ 0x34
      __HAL_UNLOCK(hi2c);
 8007214:	0023      	movs	r3, r4
 8007216:	3340      	adds	r3, #64	@ 0x40
 8007218:	701a      	strb	r2, [r3, #0]
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800721a:	f7ff f905 	bl	8006428 <HAL_DMA_Abort_IT>
 800721e:	2800      	cmp	r0, #0
 8007220:	d023      	beq.n	800726a <I2C_ITError+0xba>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007222:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007224:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8007226:	4798      	blx	r3
}
 8007228:	e01f      	b.n	800726a <I2C_ITError+0xba>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800722a:	0020      	movs	r0, r4
 800722c:	4923      	ldr	r1, [pc, #140]	@ (80072bc <I2C_ITError+0x10c>)
 800722e:	f7ff fbb7 	bl	80069a0 <I2C_Disable_IRQ>
    I2C_Flush_TXDR(hi2c);
 8007232:	0020      	movs	r0, r4
 8007234:	f7ff fb50 	bl	80068d8 <I2C_Flush_TXDR>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007238:	782b      	ldrb	r3, [r5, #0]
 800723a:	2b60      	cmp	r3, #96	@ 0x60
 800723c:	d010      	beq.n	8007260 <I2C_ITError+0xb0>
      hi2c->State         = HAL_I2C_STATE_READY;
 800723e:	2220      	movs	r2, #32
 8007240:	702a      	strb	r2, [r5, #0]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007242:	6823      	ldr	r3, [r4, #0]
 8007244:	6999      	ldr	r1, [r3, #24]
 8007246:	4211      	tst	r1, r2
 8007248:	d00a      	beq.n	8007260 <I2C_ITError+0xb0>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800724a:	6999      	ldr	r1, [r3, #24]
 800724c:	3a10      	subs	r2, #16
 800724e:	4211      	tst	r1, r2
 8007250:	d004      	beq.n	800725c <I2C_ITError+0xac>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007252:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007254:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007256:	3a0c      	subs	r2, #12
 8007258:	430a      	orrs	r2, r1
 800725a:	6462      	str	r2, [r4, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800725c:	2220      	movs	r2, #32
 800725e:	61da      	str	r2, [r3, #28]
    hi2c->XferISR       = NULL;
 8007260:	2300      	movs	r3, #0
 8007262:	e7bd      	b.n	80071e0 <I2C_ITError+0x30>
      I2C_TreatErrorCallback(hi2c);
 8007264:	0020      	movs	r0, r4
 8007266:	f7ff ff8d 	bl	8007184 <I2C_TreatErrorCallback>
}
 800726a:	bd70      	pop	{r4, r5, r6, pc}
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800726c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800726e:	2800      	cmp	r0, #0
 8007270:	d0f8      	beq.n	8007264 <I2C_ITError+0xb4>
 8007272:	2210      	movs	r2, #16
 8007274:	3b12      	subs	r3, #18
 8007276:	4393      	bics	r3, r2
 8007278:	d1f4      	bne.n	8007264 <I2C_ITError+0xb4>
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800727a:	6823      	ldr	r3, [r4, #0]
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	0412      	lsls	r2, r2, #16
 8007280:	d503      	bpl.n	800728a <I2C_ITError+0xda>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007282:	681a      	ldr	r2, [r3, #0]
 8007284:	490e      	ldr	r1, [pc, #56]	@ (80072c0 <I2C_ITError+0x110>)
 8007286:	400a      	ands	r2, r1
 8007288:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800728a:	f7ff f937 	bl	80064fc <HAL_DMA_GetState>
 800728e:	2801      	cmp	r0, #1
 8007290:	d0e8      	beq.n	8007264 <I2C_ITError+0xb4>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007292:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8007294:	4b08      	ldr	r3, [pc, #32]	@ (80072b8 <I2C_ITError+0x108>)
      __HAL_UNLOCK(hi2c);
 8007296:	2200      	movs	r2, #0
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007298:	6343      	str	r3, [r0, #52]	@ 0x34
      __HAL_UNLOCK(hi2c);
 800729a:	0023      	movs	r3, r4
 800729c:	3340      	adds	r3, #64	@ 0x40
 800729e:	701a      	strb	r2, [r3, #0]
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80072a0:	f7ff f8c2 	bl	8006428 <HAL_DMA_Abort_IT>
 80072a4:	2800      	cmp	r0, #0
 80072a6:	d0e0      	beq.n	800726a <I2C_ITError+0xba>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80072a8:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80072aa:	e7bb      	b.n	8007224 <I2C_ITError+0x74>
 80072ac:	ffff0000 	.word	0xffff0000
 80072b0:	08007b0d 	.word	0x08007b0d
 80072b4:	ffffbfff 	.word	0xffffbfff
 80072b8:	08007c29 	.word	0x08007c29
 80072bc:	00008003 	.word	0x00008003
 80072c0:	ffff7fff 	.word	0xffff7fff

080072c4 <I2C_ITMasterCplt>:
{
 80072c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80072c6:	2320      	movs	r3, #32
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80072c8:	0005      	movs	r5, r0
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80072ca:	6806      	ldr	r6, [r0, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80072cc:	3541      	adds	r5, #65	@ 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80072ce:	61f3      	str	r3, [r6, #28]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80072d0:	782b      	ldrb	r3, [r5, #0]
{
 80072d2:	0004      	movs	r4, r0
 80072d4:	000f      	movs	r7, r1
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80072d6:	2b21      	cmp	r3, #33	@ 0x21
 80072d8:	d12b      	bne.n	8007332 <I2C_ITMasterCplt+0x6e>
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80072da:	2101      	movs	r1, #1
 80072dc:	f7ff fb60 	bl	80069a0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80072e0:	2311      	movs	r3, #17
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80072e2:	6323      	str	r3, [r4, #48]	@ 0x30
  I2C_RESET_CR2(hi2c);
 80072e4:	6873      	ldr	r3, [r6, #4]
 80072e6:	4a2e      	ldr	r2, [pc, #184]	@ (80073a0 <I2C_ITMasterCplt+0xdc>)
 80072e8:	4013      	ands	r3, r2
 80072ea:	6073      	str	r3, [r6, #4]
  hi2c->XferISR       = NULL;
 80072ec:	2300      	movs	r3, #0
 80072ee:	6363      	str	r3, [r4, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80072f0:	4b2c      	ldr	r3, [pc, #176]	@ (80073a4 <I2C_ITMasterCplt+0xe0>)
 80072f2:	62e3      	str	r3, [r4, #44]	@ 0x2c
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80072f4:	2310      	movs	r3, #16
 80072f6:	421f      	tst	r7, r3
 80072f8:	d004      	beq.n	8007304 <I2C_ITMasterCplt+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072fa:	61f3      	str	r3, [r6, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80072fc:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80072fe:	3b0c      	subs	r3, #12
 8007300:	4313      	orrs	r3, r2
 8007302:	6463      	str	r3, [r4, #68]	@ 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8007304:	782b      	ldrb	r3, [r5, #0]
 8007306:	2b60      	cmp	r3, #96	@ 0x60
 8007308:	d105      	bne.n	8007316 <I2C_ITMasterCplt+0x52>
 800730a:	077f      	lsls	r7, r7, #29
 800730c:	d503      	bpl.n	8007316 <I2C_ITMasterCplt+0x52>
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800730e:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8007310:	b2db      	uxtb	r3, r3
 8007312:	9301      	str	r3, [sp, #4]
    UNUSED(tmpreg);
 8007314:	9b01      	ldr	r3, [sp, #4]
  I2C_Flush_TXDR(hi2c);
 8007316:	0020      	movs	r0, r4
 8007318:	f7ff fade 	bl	80068d8 <I2C_Flush_TXDR>
  tmperror = hi2c->ErrorCode;
 800731c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800731e:	782a      	ldrb	r2, [r5, #0]
 8007320:	2a60      	cmp	r2, #96	@ 0x60
 8007322:	d001      	beq.n	8007328 <I2C_ITMasterCplt+0x64>
 8007324:	2b00      	cmp	r3, #0
 8007326:	d00c      	beq.n	8007342 <I2C_ITMasterCplt+0x7e>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007328:	0020      	movs	r0, r4
 800732a:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800732c:	f7ff ff40 	bl	80071b0 <I2C_ITError>
}
 8007330:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007332:	782b      	ldrb	r3, [r5, #0]
 8007334:	2b22      	cmp	r3, #34	@ 0x22
 8007336:	d1d5      	bne.n	80072e4 <I2C_ITMasterCplt+0x20>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007338:	2102      	movs	r1, #2
 800733a:	f7ff fb31 	bl	80069a0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800733e:	2312      	movs	r3, #18
 8007340:	e7cf      	b.n	80072e2 <I2C_ITMasterCplt+0x1e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007342:	782a      	ldrb	r2, [r5, #0]
 8007344:	2a21      	cmp	r2, #33	@ 0x21
 8007346:	d113      	bne.n	8007370 <I2C_ITMasterCplt+0xac>
    hi2c->State = HAL_I2C_STATE_READY;
 8007348:	3a01      	subs	r2, #1
 800734a:	702a      	strb	r2, [r5, #0]
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800734c:	0022      	movs	r2, r4
 800734e:	0021      	movs	r1, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 8007350:	6323      	str	r3, [r4, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007352:	3242      	adds	r2, #66	@ 0x42
 8007354:	7810      	ldrb	r0, [r2, #0]
 8007356:	3140      	adds	r1, #64	@ 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007358:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 800735a:	700b      	strb	r3, [r1, #0]
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800735c:	2840      	cmp	r0, #64	@ 0x40
 800735e:	d103      	bne.n	8007368 <I2C_ITMasterCplt+0xa4>
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007360:	0020      	movs	r0, r4
 8007362:	f7ff ff0b 	bl	800717c <HAL_I2C_MemTxCpltCallback>
 8007366:	e7e3      	b.n	8007330 <I2C_ITMasterCplt+0x6c>
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007368:	0020      	movs	r0, r4
 800736a:	f7ff fe18 	bl	8006f9e <HAL_I2C_MasterTxCpltCallback>
 800736e:	e7df      	b.n	8007330 <I2C_ITMasterCplt+0x6c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007370:	782a      	ldrb	r2, [r5, #0]
 8007372:	2a22      	cmp	r2, #34	@ 0x22
 8007374:	d1dc      	bne.n	8007330 <I2C_ITMasterCplt+0x6c>
    hi2c->State = HAL_I2C_STATE_READY;
 8007376:	3a02      	subs	r2, #2
 8007378:	702a      	strb	r2, [r5, #0]
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800737a:	0022      	movs	r2, r4
 800737c:	0021      	movs	r1, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 800737e:	6323      	str	r3, [r4, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007380:	3242      	adds	r2, #66	@ 0x42
 8007382:	7810      	ldrb	r0, [r2, #0]
 8007384:	3140      	adds	r1, #64	@ 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007386:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8007388:	700b      	strb	r3, [r1, #0]
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800738a:	2840      	cmp	r0, #64	@ 0x40
 800738c:	d103      	bne.n	8007396 <I2C_ITMasterCplt+0xd2>
      HAL_I2C_MemRxCpltCallback(hi2c);
 800738e:	0020      	movs	r0, r4
 8007390:	f7ff fef5 	bl	800717e <HAL_I2C_MemRxCpltCallback>
 8007394:	e7cc      	b.n	8007330 <I2C_ITMasterCplt+0x6c>
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007396:	0020      	movs	r0, r4
 8007398:	f7ff fe02 	bl	8006fa0 <HAL_I2C_MasterRxCpltCallback>
}
 800739c:	e7c8      	b.n	8007330 <I2C_ITMasterCplt+0x6c>
 800739e:	46c0      	nop			@ (mov r8, r8)
 80073a0:	fe00e800 	.word	0xfe00e800
 80073a4:	ffff0000 	.word	0xffff0000

080073a8 <I2C_Master_ISR_IT>:
{
 80073a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 80073aa:	0007      	movs	r7, r0
 80073ac:	3740      	adds	r7, #64	@ 0x40
 80073ae:	783b      	ldrb	r3, [r7, #0]
{
 80073b0:	0004      	movs	r4, r0
 80073b2:	000d      	movs	r5, r1
 80073b4:	0016      	movs	r6, r2
  __HAL_LOCK(hi2c);
 80073b6:	2002      	movs	r0, #2
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d01a      	beq.n	80073f2 <I2C_Master_ISR_IT+0x4a>
 80073bc:	2301      	movs	r3, #1
 80073be:	703b      	strb	r3, [r7, #0]
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80073c0:	330f      	adds	r3, #15
 80073c2:	4219      	tst	r1, r3
 80073c4:	d016      	beq.n	80073f4 <I2C_Master_ISR_IT+0x4c>
 80073c6:	421a      	tst	r2, r3
 80073c8:	d014      	beq.n	80073f4 <I2C_Master_ISR_IT+0x4c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073ca:	6822      	ldr	r2, [r4, #0]
    I2C_Flush_TXDR(hi2c);
 80073cc:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073ce:	61d3      	str	r3, [r2, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80073d0:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80073d2:	3b0c      	subs	r3, #12
 80073d4:	4313      	orrs	r3, r2
 80073d6:	6463      	str	r3, [r4, #68]	@ 0x44
    I2C_Flush_TXDR(hi2c);
 80073d8:	f7ff fa7e 	bl	80068d8 <I2C_Flush_TXDR>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80073dc:	2320      	movs	r3, #32
 80073de:	421d      	tst	r5, r3
 80073e0:	d005      	beq.n	80073ee <I2C_Master_ISR_IT+0x46>
 80073e2:	421e      	tst	r6, r3
 80073e4:	d003      	beq.n	80073ee <I2C_Master_ISR_IT+0x46>
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80073e6:	0029      	movs	r1, r5
 80073e8:	0020      	movs	r0, r4
 80073ea:	f7ff ff6b 	bl	80072c4 <I2C_ITMasterCplt>
  __HAL_UNLOCK(hi2c);
 80073ee:	2000      	movs	r0, #0
 80073f0:	7038      	strb	r0, [r7, #0]
}
 80073f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80073f4:	2304      	movs	r3, #4
 80073f6:	421d      	tst	r5, r3
 80073f8:	d011      	beq.n	800741e <I2C_Master_ISR_IT+0x76>
 80073fa:	421e      	tst	r6, r3
 80073fc:	d00f      	beq.n	800741e <I2C_Master_ISR_IT+0x76>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80073fe:	439d      	bics	r5, r3
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007400:	6823      	ldr	r3, [r4, #0]
 8007402:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007404:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007406:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007408:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->pBuffPtr++;
 800740a:	3301      	adds	r3, #1
 800740c:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 800740e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8007410:	3b01      	subs	r3, #1
 8007412:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8007414:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007416:	3b01      	subs	r3, #1
 8007418:	b29b      	uxth	r3, r3
 800741a:	8563      	strh	r3, [r4, #42]	@ 0x2a
 800741c:	e7de      	b.n	80073dc <I2C_Master_ISR_IT+0x34>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800741e:	066b      	lsls	r3, r5, #25
 8007420:	0fda      	lsrs	r2, r3, #31
 8007422:	2b00      	cmp	r3, #0
 8007424:	db0c      	blt.n	8007440 <I2C_Master_ISR_IT+0x98>
 8007426:	2302      	movs	r3, #2
 8007428:	421d      	tst	r5, r3
 800742a:	d009      	beq.n	8007440 <I2C_Master_ISR_IT+0x98>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800742c:	421e      	tst	r6, r3
 800742e:	d007      	beq.n	8007440 <I2C_Master_ISR_IT+0x98>
    if (hi2c->XferCount != 0U)
 8007430:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007432:	2b00      	cmp	r3, #0
 8007434:	d0d2      	beq.n	80073dc <I2C_Master_ISR_IT+0x34>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007436:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007438:	6822      	ldr	r2, [r4, #0]
 800743a:	7819      	ldrb	r1, [r3, #0]
 800743c:	6291      	str	r1, [r2, #40]	@ 0x28
 800743e:	e7e4      	b.n	800740a <I2C_Master_ISR_IT+0x62>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8007440:	062b      	lsls	r3, r5, #24
 8007442:	d539      	bpl.n	80074b8 <I2C_Master_ISR_IT+0x110>
 8007444:	0673      	lsls	r3, r6, #25
 8007446:	d5c9      	bpl.n	80073dc <I2C_Master_ISR_IT+0x34>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007448:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800744a:	6823      	ldr	r3, [r4, #0]
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800744c:	2a00      	cmp	r2, #0
 800744e:	d027      	beq.n	80074a0 <I2C_Master_ISR_IT+0xf8>
 8007450:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
 8007452:	2800      	cmp	r0, #0
 8007454:	d124      	bne.n	80074a0 <I2C_Master_ISR_IT+0xf8>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8007456:	6859      	ldr	r1, [r3, #4]
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007458:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800745a:	0589      	lsls	r1, r1, #22
 800745c:	0d89      	lsrs	r1, r1, #22
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800745e:	2aff      	cmp	r2, #255	@ 0xff
 8007460:	d90e      	bls.n	8007480 <I2C_Master_ISR_IT+0xd8>
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8007462:	699b      	ldr	r3, [r3, #24]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007464:	22ff      	movs	r2, #255	@ 0xff
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8007466:	03db      	lsls	r3, r3, #15
 8007468:	d500      	bpl.n	800746c <I2C_Master_ISR_IT+0xc4>
          hi2c->XferSize = 1U;
 800746a:	3afe      	subs	r2, #254	@ 0xfe
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800746c:	2300      	movs	r3, #0
 800746e:	8522      	strh	r2, [r4, #40]	@ 0x28
 8007470:	9300      	str	r3, [sp, #0]
 8007472:	2380      	movs	r3, #128	@ 0x80
 8007474:	b2d2      	uxtb	r2, r2
 8007476:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8007478:	0020      	movs	r0, r4
 800747a:	f7ff fa3b 	bl	80068f4 <I2C_TransferConfig>
 800747e:	e7ad      	b.n	80073dc <I2C_Master_ISR_IT+0x34>
        hi2c->XferSize = hi2c->XferCount;
 8007480:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007482:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
        hi2c->XferSize = hi2c->XferCount;
 8007484:	b292      	uxth	r2, r2
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007486:	469c      	mov	ip, r3
 8007488:	4b17      	ldr	r3, [pc, #92]	@ (80074e8 <I2C_Master_ISR_IT+0x140>)
        hi2c->XferSize = hi2c->XferCount;
 800748a:	8522      	strh	r2, [r4, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800748c:	b2d2      	uxtb	r2, r2
 800748e:	459c      	cmp	ip, r3
 8007490:	d002      	beq.n	8007498 <I2C_Master_ISR_IT+0xf0>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8007492:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8007494:	9000      	str	r0, [sp, #0]
 8007496:	e7ef      	b.n	8007478 <I2C_Master_ISR_IT+0xd0>
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8007498:	2380      	movs	r3, #128	@ 0x80
 800749a:	9000      	str	r0, [sp, #0]
 800749c:	049b      	lsls	r3, r3, #18
 800749e:	e7eb      	b.n	8007478 <I2C_Master_ISR_IT+0xd0>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	019b      	lsls	r3, r3, #6
 80074a4:	d403      	bmi.n	80074ae <I2C_Master_ISR_IT+0x106>
        I2C_ITMasterSeqCplt(hi2c);
 80074a6:	0020      	movs	r0, r4
 80074a8:	f7ff fd7b 	bl	8006fa2 <I2C_ITMasterSeqCplt>
 80074ac:	e796      	b.n	80073dc <I2C_Master_ISR_IT+0x34>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80074ae:	2140      	movs	r1, #64	@ 0x40
 80074b0:	0020      	movs	r0, r4
 80074b2:	f7ff fe7d 	bl	80071b0 <I2C_ITError>
 80074b6:	e791      	b.n	80073dc <I2C_Master_ISR_IT+0x34>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80074b8:	2a00      	cmp	r2, #0
 80074ba:	d100      	bne.n	80074be <I2C_Master_ISR_IT+0x116>
 80074bc:	e78e      	b.n	80073dc <I2C_Master_ISR_IT+0x34>
 80074be:	0673      	lsls	r3, r6, #25
 80074c0:	d400      	bmi.n	80074c4 <I2C_Master_ISR_IT+0x11c>
 80074c2:	e78b      	b.n	80073dc <I2C_Master_ISR_IT+0x34>
    if (hi2c->XferCount == 0U)
 80074c4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d1f1      	bne.n	80074ae <I2C_Master_ISR_IT+0x106>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80074ca:	6823      	ldr	r3, [r4, #0]
 80074cc:	685a      	ldr	r2, [r3, #4]
 80074ce:	0192      	lsls	r2, r2, #6
 80074d0:	d500      	bpl.n	80074d4 <I2C_Master_ISR_IT+0x12c>
 80074d2:	e783      	b.n	80073dc <I2C_Master_ISR_IT+0x34>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80074d4:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80074d6:	4a04      	ldr	r2, [pc, #16]	@ (80074e8 <I2C_Master_ISR_IT+0x140>)
 80074d8:	4291      	cmp	r1, r2
 80074da:	d1e4      	bne.n	80074a6 <I2C_Master_ISR_IT+0xfe>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80074dc:	2280      	movs	r2, #128	@ 0x80
 80074de:	6859      	ldr	r1, [r3, #4]
 80074e0:	01d2      	lsls	r2, r2, #7
 80074e2:	430a      	orrs	r2, r1
 80074e4:	605a      	str	r2, [r3, #4]
 80074e6:	e779      	b.n	80073dc <I2C_Master_ISR_IT+0x34>
 80074e8:	ffff0000 	.word	0xffff0000

080074ec <I2C_Mem_ISR_DMA>:
{
 80074ec:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __HAL_LOCK(hi2c);
 80074ee:	0005      	movs	r5, r0
 80074f0:	3540      	adds	r5, #64	@ 0x40
 80074f2:	782b      	ldrb	r3, [r5, #0]
{
 80074f4:	0004      	movs	r4, r0
  __HAL_LOCK(hi2c);
 80074f6:	2002      	movs	r0, #2
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d015      	beq.n	8007528 <I2C_Mem_ISR_DMA+0x3c>
 80074fc:	2301      	movs	r3, #1
 80074fe:	702b      	strb	r3, [r5, #0]
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007500:	330f      	adds	r3, #15
 8007502:	4219      	tst	r1, r3
 8007504:	d011      	beq.n	800752a <I2C_Mem_ISR_DMA+0x3e>
 8007506:	421a      	tst	r2, r3
 8007508:	d00f      	beq.n	800752a <I2C_Mem_ISR_DMA+0x3e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800750a:	6822      	ldr	r2, [r4, #0]
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800750c:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800750e:	61d3      	str	r3, [r2, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007510:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8007512:	3b0c      	subs	r3, #12
 8007514:	4313      	orrs	r3, r2
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007516:	2120      	movs	r1, #32
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007518:	6463      	str	r3, [r4, #68]	@ 0x44
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800751a:	f7ff fa01 	bl	8006920 <I2C_Enable_IRQ>
    I2C_Flush_TXDR(hi2c);
 800751e:	0020      	movs	r0, r4
 8007520:	f7ff f9da 	bl	80068d8 <I2C_Flush_TXDR>
  __HAL_UNLOCK(hi2c);
 8007524:	2000      	movs	r0, #0
 8007526:	7028      	strb	r0, [r5, #0]
}
 8007528:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800752a:	2302      	movs	r3, #2
 800752c:	4219      	tst	r1, r3
 800752e:	d008      	beq.n	8007542 <I2C_Mem_ISR_DMA+0x56>
 8007530:	421a      	tst	r2, r3
 8007532:	d006      	beq.n	8007542 <I2C_Mem_ISR_DMA+0x56>
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8007534:	6823      	ldr	r3, [r4, #0]
 8007536:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8007538:	629a      	str	r2, [r3, #40]	@ 0x28
    hi2c->Memaddress = 0xFFFFFFFFU;
 800753a:	2301      	movs	r3, #1
 800753c:	425b      	negs	r3, r3
 800753e:	6523      	str	r3, [r4, #80]	@ 0x50
 8007540:	e7f0      	b.n	8007524 <I2C_Mem_ISR_DMA+0x38>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8007542:	2640      	movs	r6, #64	@ 0x40
 8007544:	060b      	lsls	r3, r1, #24
 8007546:	d541      	bpl.n	80075cc <I2C_Mem_ISR_DMA+0xe0>
 8007548:	4232      	tst	r2, r6
 800754a:	d03f      	beq.n	80075cc <I2C_Mem_ISR_DMA+0xe0>
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800754c:	2101      	movs	r1, #1
 800754e:	0020      	movs	r0, r4
 8007550:	f7ff fa26 	bl	80069a0 <I2C_Disable_IRQ>
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007554:	2110      	movs	r1, #16
 8007556:	0020      	movs	r0, r4
 8007558:	f7ff f9e2 	bl	8006920 <I2C_Enable_IRQ>
    if (hi2c->XferCount != 0U)
 800755c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800755e:	2b00      	cmp	r3, #0
 8007560:	d02f      	beq.n	80075c2 <I2C_Mem_ISR_DMA+0xd6>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007562:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007564:	2bff      	cmp	r3, #255	@ 0xff
 8007566:	d921      	bls.n	80075ac <I2C_Mem_ISR_DMA+0xc0>
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8007568:	6823      	ldr	r3, [r4, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800756a:	22ff      	movs	r2, #255	@ 0xff
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 800756c:	699b      	ldr	r3, [r3, #24]
 800756e:	03db      	lsls	r3, r3, #15
 8007570:	d500      	bpl.n	8007574 <I2C_Mem_ISR_DMA+0x88>
          hi2c->XferSize = 1U;
 8007572:	3afe      	subs	r2, #254	@ 0xfe
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007574:	2300      	movs	r3, #0
 8007576:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8007578:	8522      	strh	r2, [r4, #40]	@ 0x28
 800757a:	9300      	str	r3, [sp, #0]
 800757c:	2380      	movs	r3, #128	@ 0x80
 800757e:	b2d2      	uxtb	r2, r2
 8007580:	b289      	uxth	r1, r1
 8007582:	045b      	lsls	r3, r3, #17
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007584:	0020      	movs	r0, r4
 8007586:	f7ff f9b5 	bl	80068f4 <I2C_TransferConfig>
      hi2c->XferCount -= hi2c->XferSize;
 800758a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800758c:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 800758e:	1a9b      	subs	r3, r3, r2
 8007590:	b29b      	uxth	r3, r3
 8007592:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007594:	0023      	movs	r3, r4
 8007596:	3341      	adds	r3, #65	@ 0x41
 8007598:	781a      	ldrb	r2, [r3, #0]
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 800759a:	6823      	ldr	r3, [r4, #0]
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800759c:	6819      	ldr	r1, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800759e:	2a22      	cmp	r2, #34	@ 0x22
 80075a0:	d14d      	bne.n	800763e <I2C_Mem_ISR_DMA+0x152>
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80075a2:	2280      	movs	r2, #128	@ 0x80
 80075a4:	0212      	lsls	r2, r2, #8
 80075a6:	430a      	orrs	r2, r1
 80075a8:	601a      	str	r2, [r3, #0]
 80075aa:	e7bb      	b.n	8007524 <I2C_Mem_ISR_DMA+0x38>
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80075ac:	2300      	movs	r3, #0
        hi2c->XferSize = hi2c->XferCount;
 80075ae:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80075b0:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
        hi2c->XferSize = hi2c->XferCount;
 80075b2:	b292      	uxth	r2, r2
 80075b4:	8522      	strh	r2, [r4, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80075b6:	9300      	str	r3, [sp, #0]
 80075b8:	2380      	movs	r3, #128	@ 0x80
 80075ba:	b2d2      	uxtb	r2, r2
 80075bc:	b289      	uxth	r1, r1
 80075be:	049b      	lsls	r3, r3, #18
 80075c0:	e7e0      	b.n	8007584 <I2C_Mem_ISR_DMA+0x98>
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80075c2:	0031      	movs	r1, r6
 80075c4:	0020      	movs	r0, r4
 80075c6:	f7ff fdf3 	bl	80071b0 <I2C_ITError>
 80075ca:	e7ab      	b.n	8007524 <I2C_Mem_ISR_DMA+0x38>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80075cc:	4231      	tst	r1, r6
 80075ce:	d039      	beq.n	8007644 <I2C_Mem_ISR_DMA+0x158>
 80075d0:	4232      	tst	r2, r6
 80075d2:	d037      	beq.n	8007644 <I2C_Mem_ISR_DMA+0x158>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80075d4:	0026      	movs	r6, r4
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80075d6:	2101      	movs	r1, #1
 80075d8:	0020      	movs	r0, r4
 80075da:	f7ff f9e1 	bl	80069a0 <I2C_Disable_IRQ>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80075de:	3641      	adds	r6, #65	@ 0x41
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80075e0:	2110      	movs	r1, #16
 80075e2:	0020      	movs	r0, r4
 80075e4:	f7ff f99c 	bl	8006920 <I2C_Enable_IRQ>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80075e8:	7833      	ldrb	r3, [r6, #0]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80075ea:	3b22      	subs	r3, #34	@ 0x22
 80075ec:	425a      	negs	r2, r3
 80075ee:	4153      	adcs	r3, r2
 80075f0:	4a1a      	ldr	r2, [pc, #104]	@ (800765c <I2C_Mem_ISR_DMA+0x170>)
 80075f2:	029b      	lsls	r3, r3, #10
 80075f4:	189b      	adds	r3, r3, r2
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80075f6:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80075f8:	2aff      	cmp	r2, #255	@ 0xff
 80075fa:	d916      	bls.n	800762a <I2C_Mem_ISR_DMA+0x13e>
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80075fc:	6822      	ldr	r2, [r4, #0]
 80075fe:	6991      	ldr	r1, [r2, #24]
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8007600:	22ff      	movs	r2, #255	@ 0xff
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8007602:	03c9      	lsls	r1, r1, #15
 8007604:	d500      	bpl.n	8007608 <I2C_Mem_ISR_DMA+0x11c>
        hi2c->XferSize = 1U;
 8007606:	3afe      	subs	r2, #254	@ 0xfe
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007608:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800760a:	8522      	strh	r2, [r4, #40]	@ 0x28
 800760c:	9300      	str	r3, [sp, #0]
 800760e:	2380      	movs	r3, #128	@ 0x80
 8007610:	b2d2      	uxtb	r2, r2
 8007612:	b289      	uxth	r1, r1
 8007614:	045b      	lsls	r3, r3, #17
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007616:	0020      	movs	r0, r4
 8007618:	f7ff f96c 	bl	80068f4 <I2C_TransferConfig>
    hi2c->XferCount -= hi2c->XferSize;
 800761c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800761e:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8007620:	1a9b      	subs	r3, r3, r2
 8007622:	b29b      	uxth	r3, r3
 8007624:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007626:	7832      	ldrb	r2, [r6, #0]
 8007628:	e7b7      	b.n	800759a <I2C_Mem_ISR_DMA+0xae>
      hi2c->XferSize = hi2c->XferCount;
 800762a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800762c:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
      hi2c->XferSize = hi2c->XferCount;
 800762e:	b292      	uxth	r2, r2
 8007630:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007632:	9300      	str	r3, [sp, #0]
 8007634:	2380      	movs	r3, #128	@ 0x80
 8007636:	b2d2      	uxtb	r2, r2
 8007638:	b289      	uxth	r1, r1
 800763a:	049b      	lsls	r3, r3, #18
 800763c:	e7eb      	b.n	8007616 <I2C_Mem_ISR_DMA+0x12a>
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800763e:	2280      	movs	r2, #128	@ 0x80
 8007640:	01d2      	lsls	r2, r2, #7
 8007642:	e7b0      	b.n	80075a6 <I2C_Mem_ISR_DMA+0xba>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007644:	2320      	movs	r3, #32
 8007646:	4219      	tst	r1, r3
 8007648:	d100      	bne.n	800764c <I2C_Mem_ISR_DMA+0x160>
 800764a:	e76b      	b.n	8007524 <I2C_Mem_ISR_DMA+0x38>
 800764c:	421a      	tst	r2, r3
 800764e:	d100      	bne.n	8007652 <I2C_Mem_ISR_DMA+0x166>
 8007650:	e768      	b.n	8007524 <I2C_Mem_ISR_DMA+0x38>
    I2C_ITMasterCplt(hi2c, ITFlags);
 8007652:	0020      	movs	r0, r4
 8007654:	f7ff fe36 	bl	80072c4 <I2C_ITMasterCplt>
 8007658:	e764      	b.n	8007524 <I2C_Mem_ISR_DMA+0x38>
 800765a:	46c0      	nop			@ (mov r8, r8)
 800765c:	80002000 	.word	0x80002000

08007660 <I2C_Master_ISR_DMA>:
{
 8007660:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 8007662:	0006      	movs	r6, r0
 8007664:	3640      	adds	r6, #64	@ 0x40
 8007666:	7833      	ldrb	r3, [r6, #0]
{
 8007668:	0004      	movs	r4, r0
  __HAL_LOCK(hi2c);
 800766a:	2002      	movs	r0, #2
 800766c:	2b01      	cmp	r3, #1
 800766e:	d015      	beq.n	800769c <I2C_Master_ISR_DMA+0x3c>
 8007670:	2301      	movs	r3, #1
 8007672:	7033      	strb	r3, [r6, #0]
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007674:	330f      	adds	r3, #15
 8007676:	4219      	tst	r1, r3
 8007678:	d011      	beq.n	800769e <I2C_Master_ISR_DMA+0x3e>
 800767a:	421a      	tst	r2, r3
 800767c:	d00f      	beq.n	800769e <I2C_Master_ISR_DMA+0x3e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800767e:	6822      	ldr	r2, [r4, #0]
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007680:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007682:	61d3      	str	r3, [r2, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007684:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8007686:	3b0c      	subs	r3, #12
 8007688:	4313      	orrs	r3, r2
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800768a:	2120      	movs	r1, #32
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800768c:	6463      	str	r3, [r4, #68]	@ 0x44
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800768e:	f7ff f947 	bl	8006920 <I2C_Enable_IRQ>
    I2C_Flush_TXDR(hi2c);
 8007692:	0020      	movs	r0, r4
 8007694:	f7ff f920 	bl	80068d8 <I2C_Flush_TXDR>
  __HAL_UNLOCK(hi2c);
 8007698:	2000      	movs	r0, #0
 800769a:	7030      	strb	r0, [r6, #0]
}
 800769c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800769e:	2340      	movs	r3, #64	@ 0x40
 80076a0:	0608      	lsls	r0, r1, #24
 80076a2:	d546      	bpl.n	8007732 <I2C_Master_ISR_DMA+0xd2>
 80076a4:	421a      	tst	r2, r3
 80076a6:	d044      	beq.n	8007732 <I2C_Master_ISR_DMA+0xd2>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80076a8:	6825      	ldr	r5, [r4, #0]
 80076aa:	682a      	ldr	r2, [r5, #0]
 80076ac:	439a      	bics	r2, r3
 80076ae:	602a      	str	r2, [r5, #0]
    if (hi2c->XferCount != 0U)
 80076b0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d031      	beq.n	800771a <I2C_Master_ISR_DMA+0xba>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80076b6:	6869      	ldr	r1, [r5, #4]
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80076b8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80076ba:	0589      	lsls	r1, r1, #22
 80076bc:	0d89      	lsrs	r1, r1, #22
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80076be:	2bff      	cmp	r3, #255	@ 0xff
 80076c0:	d91d      	bls.n	80076fe <I2C_Master_ISR_DMA+0x9e>
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80076c2:	69ab      	ldr	r3, [r5, #24]
 80076c4:	03db      	lsls	r3, r3, #15
 80076c6:	d518      	bpl.n	80076fa <I2C_Master_ISR_DMA+0x9a>
          hi2c->XferSize = 1U;
 80076c8:	2301      	movs	r3, #1
 80076ca:	8523      	strh	r3, [r4, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 80076cc:	2380      	movs	r3, #128	@ 0x80
 80076ce:	045b      	lsls	r3, r3, #17
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80076d0:	2000      	movs	r0, #0
 80076d2:	8d27      	ldrh	r7, [r4, #40]	@ 0x28
 80076d4:	9000      	str	r0, [sp, #0]
 80076d6:	b2fa      	uxtb	r2, r7
 80076d8:	0020      	movs	r0, r4
 80076da:	f7ff f90b 	bl	80068f4 <I2C_TransferConfig>
      hi2c->XferCount -= hi2c->XferSize;
 80076de:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80076e0:	1bdb      	subs	r3, r3, r7
 80076e2:	b29b      	uxth	r3, r3
 80076e4:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80076e6:	3441      	adds	r4, #65	@ 0x41
 80076e8:	7823      	ldrb	r3, [r4, #0]
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80076ea:	682a      	ldr	r2, [r5, #0]
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80076ec:	2b22      	cmp	r3, #34	@ 0x22
 80076ee:	d111      	bne.n	8007714 <I2C_Master_ISR_DMA+0xb4>
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80076f0:	2380      	movs	r3, #128	@ 0x80
 80076f2:	021b      	lsls	r3, r3, #8
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80076f4:	4313      	orrs	r3, r2
 80076f6:	602b      	str	r3, [r5, #0]
 80076f8:	e7ce      	b.n	8007698 <I2C_Master_ISR_DMA+0x38>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80076fa:	23ff      	movs	r3, #255	@ 0xff
 80076fc:	e7e5      	b.n	80076ca <I2C_Master_ISR_DMA+0x6a>
        hi2c->XferSize = hi2c->XferCount;
 80076fe:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007700:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        hi2c->XferSize = hi2c->XferCount;
 8007702:	8523      	strh	r3, [r4, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007704:	4b1b      	ldr	r3, [pc, #108]	@ (8007774 <I2C_Master_ISR_DMA+0x114>)
 8007706:	429a      	cmp	r2, r3
 8007708:	d001      	beq.n	800770e <I2C_Master_ISR_DMA+0xae>
          xfermode = hi2c->XferOptions;
 800770a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800770c:	e7e0      	b.n	80076d0 <I2C_Master_ISR_DMA+0x70>
          xfermode = I2C_AUTOEND_MODE;
 800770e:	2380      	movs	r3, #128	@ 0x80
 8007710:	049b      	lsls	r3, r3, #18
 8007712:	e7dd      	b.n	80076d0 <I2C_Master_ISR_DMA+0x70>
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007714:	2380      	movs	r3, #128	@ 0x80
 8007716:	01db      	lsls	r3, r3, #7
 8007718:	e7ec      	b.n	80076f4 <I2C_Master_ISR_DMA+0x94>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800771a:	686b      	ldr	r3, [r5, #4]
 800771c:	019b      	lsls	r3, r3, #6
 800771e:	d403      	bmi.n	8007728 <I2C_Master_ISR_DMA+0xc8>
        I2C_ITMasterSeqCplt(hi2c);
 8007720:	0020      	movs	r0, r4
 8007722:	f7ff fc3e 	bl	8006fa2 <I2C_ITMasterSeqCplt>
 8007726:	e7b7      	b.n	8007698 <I2C_Master_ISR_DMA+0x38>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007728:	2140      	movs	r1, #64	@ 0x40
 800772a:	0020      	movs	r0, r4
 800772c:	f7ff fd40 	bl	80071b0 <I2C_ITError>
 8007730:	e7b2      	b.n	8007698 <I2C_Master_ISR_DMA+0x38>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007732:	4219      	tst	r1, r3
 8007734:	d012      	beq.n	800775c <I2C_Master_ISR_DMA+0xfc>
 8007736:	421a      	tst	r2, r3
 8007738:	d010      	beq.n	800775c <I2C_Master_ISR_DMA+0xfc>
    if (hi2c->XferCount == 0U)
 800773a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800773c:	2b00      	cmp	r3, #0
 800773e:	d1f3      	bne.n	8007728 <I2C_Master_ISR_DMA+0xc8>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007740:	6823      	ldr	r3, [r4, #0]
 8007742:	685a      	ldr	r2, [r3, #4]
 8007744:	0192      	lsls	r2, r2, #6
 8007746:	d4a7      	bmi.n	8007698 <I2C_Master_ISR_DMA+0x38>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8007748:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800774a:	4a0a      	ldr	r2, [pc, #40]	@ (8007774 <I2C_Master_ISR_DMA+0x114>)
 800774c:	4291      	cmp	r1, r2
 800774e:	d1e7      	bne.n	8007720 <I2C_Master_ISR_DMA+0xc0>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007750:	2280      	movs	r2, #128	@ 0x80
 8007752:	6859      	ldr	r1, [r3, #4]
 8007754:	01d2      	lsls	r2, r2, #7
 8007756:	430a      	orrs	r2, r1
 8007758:	605a      	str	r2, [r3, #4]
 800775a:	e79d      	b.n	8007698 <I2C_Master_ISR_DMA+0x38>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800775c:	2320      	movs	r3, #32
 800775e:	4219      	tst	r1, r3
 8007760:	d100      	bne.n	8007764 <I2C_Master_ISR_DMA+0x104>
 8007762:	e799      	b.n	8007698 <I2C_Master_ISR_DMA+0x38>
 8007764:	421a      	tst	r2, r3
 8007766:	d100      	bne.n	800776a <I2C_Master_ISR_DMA+0x10a>
 8007768:	e796      	b.n	8007698 <I2C_Master_ISR_DMA+0x38>
    I2C_ITMasterCplt(hi2c, ITFlags);
 800776a:	0020      	movs	r0, r4
 800776c:	f7ff fdaa 	bl	80072c4 <I2C_ITMasterCplt>
 8007770:	e792      	b.n	8007698 <I2C_Master_ISR_DMA+0x38>
 8007772:	46c0      	nop			@ (mov r8, r8)
 8007774:	ffff0000 	.word	0xffff0000

08007778 <I2C_DMAError>:
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007778:	2380      	movs	r3, #128	@ 0x80
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800777a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 800777c:	b510      	push	{r4, lr}
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800777e:	6802      	ldr	r2, [r0, #0]
 8007780:	021b      	lsls	r3, r3, #8
 8007782:	6851      	ldr	r1, [r2, #4]
 8007784:	430b      	orrs	r3, r1
 8007786:	6053      	str	r3, [r2, #4]
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8007788:	2110      	movs	r1, #16
 800778a:	f7ff fd11 	bl	80071b0 <I2C_ITError>
}
 800778e:	bd10      	pop	{r4, pc}

08007790 <I2C_DMAMasterTransmitCplt>:
{
 8007790:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007792:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007794:	4911      	ldr	r1, [pc, #68]	@ (80077dc <I2C_DMAMasterTransmitCplt+0x4c>)
 8007796:	6822      	ldr	r2, [r4, #0]
 8007798:	6813      	ldr	r3, [r2, #0]
 800779a:	400b      	ands	r3, r1
 800779c:	6013      	str	r3, [r2, #0]
  if (hi2c->XferCount == 0U)
 800779e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80077a0:	2120      	movs	r1, #32
  if (hi2c->XferCount == 0U)
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d016      	beq.n	80077d4 <I2C_DMAMasterTransmitCplt+0x44>
    hi2c->pBuffPtr += hi2c->XferSize;
 80077a6:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80077a8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80077aa:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr += hi2c->XferSize;
 80077ac:	18c9      	adds	r1, r1, r3
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80077ae:	23ff      	movs	r3, #255	@ 0xff
    hi2c->pBuffPtr += hi2c->XferSize;
 80077b0:	6261      	str	r1, [r4, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80077b2:	4298      	cmp	r0, r3
 80077b4:	d801      	bhi.n	80077ba <I2C_DMAMasterTransmitCplt+0x2a>
      hi2c->XferSize = hi2c->XferCount;
 80077b6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80077b8:	b29b      	uxth	r3, r3
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80077ba:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80077bc:	8523      	strh	r3, [r4, #40]	@ 0x28
 80077be:	3228      	adds	r2, #40	@ 0x28
 80077c0:	f7fe fdf6 	bl	80063b0 <HAL_DMA_Start_IT>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	d004      	beq.n	80077d2 <I2C_DMAMasterTransmitCplt+0x42>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80077c8:	2110      	movs	r1, #16
 80077ca:	0020      	movs	r0, r4
 80077cc:	f7ff fcf0 	bl	80071b0 <I2C_ITError>
}
 80077d0:	bd10      	pop	{r4, pc}
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80077d2:	2140      	movs	r1, #64	@ 0x40
 80077d4:	0020      	movs	r0, r4
 80077d6:	f7ff f8a3 	bl	8006920 <I2C_Enable_IRQ>
}
 80077da:	e7f9      	b.n	80077d0 <I2C_DMAMasterTransmitCplt+0x40>
 80077dc:	ffffbfff 	.word	0xffffbfff

080077e0 <HAL_I2C_ER_IRQHandler>:
{
 80077e0:	b570      	push	{r4, r5, r6, lr}
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80077e2:	2580      	movs	r5, #128	@ 0x80
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80077e4:	6803      	ldr	r3, [r0, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80077e6:	006d      	lsls	r5, r5, #1
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80077e8:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80077ea:	681a      	ldr	r2, [r3, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80077ec:	4229      	tst	r1, r5
 80077ee:	d006      	beq.n	80077fe <HAL_I2C_ER_IRQHandler+0x1e>
 80077f0:	0614      	lsls	r4, r2, #24
 80077f2:	d504      	bpl.n	80077fe <HAL_I2C_ER_IRQHandler+0x1e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80077f4:	2401      	movs	r4, #1
 80077f6:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 80077f8:	4334      	orrs	r4, r6
 80077fa:	6444      	str	r4, [r0, #68]	@ 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80077fc:	61dd      	str	r5, [r3, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80077fe:	2580      	movs	r5, #128	@ 0x80
 8007800:	00ed      	lsls	r5, r5, #3
 8007802:	4229      	tst	r1, r5
 8007804:	d006      	beq.n	8007814 <HAL_I2C_ER_IRQHandler+0x34>
 8007806:	0614      	lsls	r4, r2, #24
 8007808:	d504      	bpl.n	8007814 <HAL_I2C_ER_IRQHandler+0x34>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800780a:	2408      	movs	r4, #8
 800780c:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 800780e:	4334      	orrs	r4, r6
 8007810:	6444      	str	r4, [r0, #68]	@ 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007812:	61dd      	str	r5, [r3, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007814:	2480      	movs	r4, #128	@ 0x80
 8007816:	00a4      	lsls	r4, r4, #2
 8007818:	4221      	tst	r1, r4
 800781a:	d006      	beq.n	800782a <HAL_I2C_ER_IRQHandler+0x4a>
 800781c:	0612      	lsls	r2, r2, #24
 800781e:	d504      	bpl.n	800782a <HAL_I2C_ER_IRQHandler+0x4a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8007820:	2202      	movs	r2, #2
 8007822:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8007824:	430a      	orrs	r2, r1
 8007826:	6442      	str	r2, [r0, #68]	@ 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007828:	61dc      	str	r4, [r3, #28]
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800782a:	230b      	movs	r3, #11
  tmperror = hi2c->ErrorCode;
 800782c:	6c41      	ldr	r1, [r0, #68]	@ 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800782e:	4219      	tst	r1, r3
 8007830:	d001      	beq.n	8007836 <HAL_I2C_ER_IRQHandler+0x56>
    I2C_ITError(hi2c, tmperror);
 8007832:	f7ff fcbd 	bl	80071b0 <I2C_ITError>
}
 8007836:	bd70      	pop	{r4, r5, r6, pc}

08007838 <I2C_ITSlaveCplt.constprop.0>:
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8007838:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800783a:	6805      	ldr	r5, [r0, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800783c:	0006      	movs	r6, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800783e:	682b      	ldr	r3, [r5, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007840:	3641      	adds	r6, #65	@ 0x41
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007842:	9300      	str	r3, [sp, #0]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007844:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8007846:	0004      	movs	r4, r0
  uint32_t tmpoptions = hi2c->XferOptions;
 8007848:	9301      	str	r3, [sp, #4]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800784a:	2320      	movs	r3, #32
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800784c:	7830      	ldrb	r0, [r6, #0]
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 800784e:	000f      	movs	r7, r1
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007850:	3821      	subs	r0, #33	@ 0x21
 8007852:	61eb      	str	r3, [r5, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007854:	2809      	cmp	r0, #9
 8007856:	d80c      	bhi.n	8007872 <I2C_ITSlaveCplt.constprop.0+0x3a>
 8007858:	f7f8 fc5e 	bl	8000118 <__gnu_thumb1_case_uqi>
 800785c:	0b0b6805 	.word	0x0b0b6805
 8007860:	6e0b0b0b 	.word	0x6e0b0b0b
 8007864:	6805      	.short	0x6805
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8007866:	0020      	movs	r0, r4
 8007868:	495d      	ldr	r1, [pc, #372]	@ (80079e0 <I2C_ITSlaveCplt.constprop.0+0x1a8>)
 800786a:	f7ff f899 	bl	80069a0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800786e:	2321      	movs	r3, #33	@ 0x21
    hi2c->PreviousState = I2C_STATE_NONE;
 8007870:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007872:	2280      	movs	r2, #128	@ 0x80
 8007874:	686b      	ldr	r3, [r5, #4]
 8007876:	0212      	lsls	r2, r2, #8
 8007878:	4313      	orrs	r3, r2
 800787a:	606b      	str	r3, [r5, #4]
  I2C_RESET_CR2(hi2c);
 800787c:	686b      	ldr	r3, [r5, #4]
 800787e:	4a59      	ldr	r2, [pc, #356]	@ (80079e4 <I2C_ITSlaveCplt.constprop.0+0x1ac>)
  I2C_Flush_TXDR(hi2c);
 8007880:	0020      	movs	r0, r4
  I2C_RESET_CR2(hi2c);
 8007882:	4013      	ands	r3, r2
 8007884:	606b      	str	r3, [r5, #4]
  I2C_Flush_TXDR(hi2c);
 8007886:	f7ff f827 	bl	80068d8 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800788a:	9b00      	ldr	r3, [sp, #0]
 800788c:	045b      	lsls	r3, r3, #17
 800788e:	d559      	bpl.n	8007944 <I2C_ITSlaveCplt.constprop.0+0x10c>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007890:	682b      	ldr	r3, [r5, #0]
 8007892:	4a55      	ldr	r2, [pc, #340]	@ (80079e8 <I2C_ITSlaveCplt.constprop.0+0x1b0>)
 8007894:	4013      	ands	r3, r2
 8007896:	602b      	str	r3, [r5, #0]
    if (hi2c->hdmatx != NULL)
 8007898:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    if (hi2c->hdmarx != NULL)
 800789a:	2b00      	cmp	r3, #0
 800789c:	d003      	beq.n	80078a6 <I2C_ITSlaveCplt.constprop.0+0x6e>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	8563      	strh	r3, [r4, #42]	@ 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80078a6:	2304      	movs	r3, #4
 80078a8:	421f      	tst	r7, r3
 80078aa:	d00f      	beq.n	80078cc <I2C_ITSlaveCplt.constprop.0+0x94>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80078ac:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80078ae:	439f      	bics	r7, r3
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80078b0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80078b2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80078b4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80078b6:	3301      	adds	r3, #1
 80078b8:	6263      	str	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 80078ba:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d005      	beq.n	80078cc <I2C_ITSlaveCplt.constprop.0+0x94>
      hi2c->XferSize--;
 80078c0:	3b01      	subs	r3, #1
 80078c2:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80078c4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80078c6:	3b01      	subs	r3, #1
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	8563      	strh	r3, [r4, #42]	@ 0x2a
  if (hi2c->XferCount != 0U)
 80078cc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d003      	beq.n	80078da <I2C_ITSlaveCplt.constprop.0+0xa2>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80078d2:	2304      	movs	r3, #4
 80078d4:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80078d6:	4313      	orrs	r3, r2
 80078d8:	6463      	str	r3, [r4, #68]	@ 0x44
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80078da:	2310      	movs	r3, #16
 80078dc:	421f      	tst	r7, r3
 80078de:	d011      	beq.n	8007904 <I2C_ITSlaveCplt.constprop.0+0xcc>
 80078e0:	9a00      	ldr	r2, [sp, #0]
 80078e2:	421a      	tst	r2, r3
 80078e4:	d00e      	beq.n	8007904 <I2C_ITSlaveCplt.constprop.0+0xcc>
    if (hi2c->XferCount == 0U)
 80078e6:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80078e8:	2a00      	cmp	r2, #0
 80078ea:	d149      	bne.n	8007980 <I2C_ITSlaveCplt.constprop.0+0x148>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80078ec:	7833      	ldrb	r3, [r6, #0]
 80078ee:	2b28      	cmp	r3, #40	@ 0x28
 80078f0:	d133      	bne.n	800795a <I2C_ITSlaveCplt.constprop.0+0x122>
 80078f2:	2380      	movs	r3, #128	@ 0x80
 80078f4:	9a01      	ldr	r2, [sp, #4]
 80078f6:	049b      	lsls	r3, r3, #18
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d12e      	bne.n	800795a <I2C_ITSlaveCplt.constprop.0+0x122>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80078fc:	0039      	movs	r1, r7
 80078fe:	0020      	movs	r0, r4
 8007900:	f7ff fc06 	bl	8007110 <I2C_ITListenCplt>
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007904:	0023      	movs	r3, r4
 8007906:	2200      	movs	r2, #0
 8007908:	3342      	adds	r3, #66	@ 0x42
 800790a:	701a      	strb	r2, [r3, #0]
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800790c:	6c65      	ldr	r5, [r4, #68]	@ 0x44
  hi2c->XferISR = NULL;
 800790e:	6362      	str	r2, [r4, #52]	@ 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007910:	4295      	cmp	r5, r2
 8007912:	d044      	beq.n	800799e <I2C_ITSlaveCplt.constprop.0+0x166>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007914:	0020      	movs	r0, r4
 8007916:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007918:	f7ff fc4a 	bl	80071b0 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800791c:	7833      	ldrb	r3, [r6, #0]
 800791e:	2b28      	cmp	r3, #40	@ 0x28
 8007920:	d103      	bne.n	800792a <I2C_ITSlaveCplt.constprop.0+0xf2>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8007922:	0039      	movs	r1, r7
 8007924:	0020      	movs	r0, r4
 8007926:	f7ff fbf3 	bl	8007110 <I2C_ITListenCplt>
}
 800792a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800792c:	0020      	movs	r0, r4
 800792e:	492f      	ldr	r1, [pc, #188]	@ (80079ec <I2C_ITSlaveCplt.constprop.0+0x1b4>)
 8007930:	f7ff f836 	bl	80069a0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007934:	2322      	movs	r3, #34	@ 0x22
 8007936:	e79b      	b.n	8007870 <I2C_ITSlaveCplt.constprop.0+0x38>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8007938:	0020      	movs	r0, r4
 800793a:	492d      	ldr	r1, [pc, #180]	@ (80079f0 <I2C_ITSlaveCplt.constprop.0+0x1b8>)
 800793c:	f7ff f830 	bl	80069a0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007940:	2300      	movs	r3, #0
 8007942:	e795      	b.n	8007870 <I2C_ITSlaveCplt.constprop.0+0x38>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007944:	2280      	movs	r2, #128	@ 0x80
 8007946:	9b00      	ldr	r3, [sp, #0]
 8007948:	0212      	lsls	r2, r2, #8
 800794a:	4213      	tst	r3, r2
 800794c:	d0ab      	beq.n	80078a6 <I2C_ITSlaveCplt.constprop.0+0x6e>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800794e:	682b      	ldr	r3, [r5, #0]
 8007950:	4a28      	ldr	r2, [pc, #160]	@ (80079f4 <I2C_ITSlaveCplt.constprop.0+0x1bc>)
 8007952:	4013      	ands	r3, r2
 8007954:	602b      	str	r3, [r5, #0]
    if (hi2c->hdmarx != NULL)
 8007956:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007958:	e79f      	b.n	800789a <I2C_ITSlaveCplt.constprop.0+0x62>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800795a:	7831      	ldrb	r1, [r6, #0]
 800795c:	2210      	movs	r2, #16
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800795e:	6823      	ldr	r3, [r4, #0]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007960:	2929      	cmp	r1, #41	@ 0x29
 8007962:	d10b      	bne.n	800797c <I2C_ITSlaveCplt.constprop.0+0x144>
 8007964:	4924      	ldr	r1, [pc, #144]	@ (80079f8 <I2C_ITSlaveCplt.constprop.0+0x1c0>)
 8007966:	9801      	ldr	r0, [sp, #4]
 8007968:	4288      	cmp	r0, r1
 800796a:	d007      	beq.n	800797c <I2C_ITSlaveCplt.constprop.0+0x144>
        I2C_Flush_TXDR(hi2c);
 800796c:	0020      	movs	r0, r4
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800796e:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 8007970:	f7fe ffb2 	bl	80068d8 <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 8007974:	0020      	movs	r0, r4
 8007976:	f7ff fb3b 	bl	8006ff0 <I2C_ITSlaveSeqCplt>
 800797a:	e7c3      	b.n	8007904 <I2C_ITSlaveCplt.constprop.0+0xcc>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800797c:	61da      	str	r2, [r3, #28]
 800797e:	e7c1      	b.n	8007904 <I2C_ITSlaveCplt.constprop.0+0xcc>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007980:	6822      	ldr	r2, [r4, #0]
 8007982:	61d3      	str	r3, [r2, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007984:	2304      	movs	r3, #4
 8007986:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8007988:	4313      	orrs	r3, r2
 800798a:	6463      	str	r3, [r4, #68]	@ 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800798c:	9a01      	ldr	r2, [sp, #4]
 800798e:	4b1b      	ldr	r3, [pc, #108]	@ (80079fc <I2C_ITSlaveCplt.constprop.0+0x1c4>)
 8007990:	421a      	tst	r2, r3
 8007992:	d1b7      	bne.n	8007904 <I2C_ITSlaveCplt.constprop.0+0xcc>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007994:	0020      	movs	r0, r4
 8007996:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007998:	f7ff fc0a 	bl	80071b0 <I2C_ITError>
 800799c:	e7b2      	b.n	8007904 <I2C_ITSlaveCplt.constprop.0+0xcc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800799e:	0027      	movs	r7, r4
 80079a0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80079a2:	4a15      	ldr	r2, [pc, #84]	@ (80079f8 <I2C_ITSlaveCplt.constprop.0+0x1c0>)
 80079a4:	3740      	adds	r7, #64	@ 0x40
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d00c      	beq.n	80079c4 <I2C_ITSlaveCplt.constprop.0+0x18c>
    I2C_ITSlaveSeqCplt(hi2c);
 80079aa:	0020      	movs	r0, r4
 80079ac:	f7ff fb20 	bl	8006ff0 <I2C_ITSlaveSeqCplt>
    hi2c->State = HAL_I2C_STATE_READY;
 80079b0:	2320      	movs	r3, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80079b2:	4a11      	ldr	r2, [pc, #68]	@ (80079f8 <I2C_ITSlaveCplt.constprop.0+0x1c0>)
    HAL_I2C_ListenCpltCallback(hi2c);
 80079b4:	0020      	movs	r0, r4
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80079b6:	62e2      	str	r2, [r4, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80079b8:	7033      	strb	r3, [r6, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 80079ba:	6325      	str	r5, [r4, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80079bc:	703d      	strb	r5, [r7, #0]
    HAL_I2C_ListenCpltCallback(hi2c);
 80079be:	f7ff fba5 	bl	800710c <HAL_I2C_ListenCpltCallback>
 80079c2:	e7b2      	b.n	800792a <I2C_ITSlaveCplt.constprop.0+0xf2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80079c4:	2320      	movs	r3, #32
 80079c6:	7832      	ldrb	r2, [r6, #0]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80079c8:	0020      	movs	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 80079ca:	7033      	strb	r3, [r6, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 80079cc:	6325      	str	r5, [r4, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80079ce:	703d      	strb	r5, [r7, #0]
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80079d0:	2a22      	cmp	r2, #34	@ 0x22
 80079d2:	d102      	bne.n	80079da <I2C_ITSlaveCplt.constprop.0+0x1a2>
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80079d4:	f7ff fb0a 	bl	8006fec <HAL_I2C_SlaveRxCpltCallback>
 80079d8:	e7a7      	b.n	800792a <I2C_ITSlaveCplt.constprop.0+0xf2>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80079da:	f7ff fb06 	bl	8006fea <HAL_I2C_SlaveTxCpltCallback>
}
 80079de:	e7a4      	b.n	800792a <I2C_ITSlaveCplt.constprop.0+0xf2>
 80079e0:	00008001 	.word	0x00008001
 80079e4:	fe00e800 	.word	0xfe00e800
 80079e8:	ffffbfff 	.word	0xffffbfff
 80079ec:	00008002 	.word	0x00008002
 80079f0:	00008003 	.word	0x00008003
 80079f4:	ffff7fff 	.word	0xffff7fff
 80079f8:	ffff0000 	.word	0xffff0000
 80079fc:	feffffff 	.word	0xfeffffff

08007a00 <I2C_Slave_ISR_DMA>:
{
 8007a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 8007a02:	0005      	movs	r5, r0
 8007a04:	3540      	adds	r5, #64	@ 0x40
 8007a06:	782e      	ldrb	r6, [r5, #0]
{
 8007a08:	0004      	movs	r4, r0
  uint32_t tmpoptions = hi2c->XferOptions;
 8007a0a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  __HAL_LOCK(hi2c);
 8007a0c:	2002      	movs	r0, #2
 8007a0e:	2e01      	cmp	r6, #1
 8007a10:	d00b      	beq.n	8007a2a <I2C_Slave_ISR_DMA+0x2a>
 8007a12:	3801      	subs	r0, #1
 8007a14:	7028      	strb	r0, [r5, #0]
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007a16:	301f      	adds	r0, #31
 8007a18:	4201      	tst	r1, r0
 8007a1a:	d007      	beq.n	8007a2c <I2C_Slave_ISR_DMA+0x2c>
 8007a1c:	4202      	tst	r2, r0
 8007a1e:	d005      	beq.n	8007a2c <I2C_Slave_ISR_DMA+0x2c>
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8007a20:	0020      	movs	r0, r4
 8007a22:	f7ff ff09 	bl	8007838 <I2C_ITSlaveCplt.constprop.0>
  __HAL_UNLOCK(hi2c);
 8007a26:	2000      	movs	r0, #0
 8007a28:	7028      	strb	r0, [r5, #0]
}
 8007a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007a2c:	2610      	movs	r6, #16
 8007a2e:	4231      	tst	r1, r6
 8007a30:	d05e      	beq.n	8007af0 <I2C_Slave_ISR_DMA+0xf0>
 8007a32:	4232      	tst	r2, r6
 8007a34:	d05c      	beq.n	8007af0 <I2C_Slave_ISR_DMA+0xf0>
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007a36:	2780      	movs	r7, #128	@ 0x80
 8007a38:	0450      	lsls	r0, r2, #17
 8007a3a:	023f      	lsls	r7, r7, #8
 8007a3c:	0fc0      	lsrs	r0, r0, #31
 8007a3e:	403a      	ands	r2, r7
 8007a40:	0007      	movs	r7, r0
 8007a42:	4317      	orrs	r7, r2
 8007a44:	d051      	beq.n	8007aea <I2C_Slave_ISR_DMA+0xea>
      if (hi2c->hdmarx != NULL)
 8007a46:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8007a48:	2e00      	cmp	r6, #0
 8007a4a:	d01d      	beq.n	8007a88 <I2C_Slave_ISR_DMA+0x88>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8007a4c:	2a00      	cmp	r2, #0
 8007a4e:	d003      	beq.n	8007a58 <I2C_Slave_ISR_DMA+0x58>
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8007a50:	6832      	ldr	r2, [r6, #0]
 8007a52:	6852      	ldr	r2, [r2, #4]
 8007a54:	4256      	negs	r6, r2
 8007a56:	4172      	adcs	r2, r6
      if (hi2c->hdmatx != NULL)
 8007a58:	0026      	movs	r6, r4
 8007a5a:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
 8007a5c:	3641      	adds	r6, #65	@ 0x41
 8007a5e:	2f00      	cmp	r7, #0
 8007a60:	d005      	beq.n	8007a6e <I2C_Slave_ISR_DMA+0x6e>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8007a62:	2800      	cmp	r0, #0
 8007a64:	d003      	beq.n	8007a6e <I2C_Slave_ISR_DMA+0x6e>
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8007a66:	6838      	ldr	r0, [r7, #0]
 8007a68:	6840      	ldr	r0, [r0, #4]
 8007a6a:	2800      	cmp	r0, #0
 8007a6c:	d001      	beq.n	8007a72 <I2C_Slave_ISR_DMA+0x72>
      if (treatdmanack == 1U)
 8007a6e:	2a01      	cmp	r2, #1
 8007a70:	d11c      	bne.n	8007aac <I2C_Slave_ISR_DMA+0xac>
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007a72:	7832      	ldrb	r2, [r6, #0]
 8007a74:	2a28      	cmp	r2, #40	@ 0x28
 8007a76:	d109      	bne.n	8007a8c <I2C_Slave_ISR_DMA+0x8c>
 8007a78:	2280      	movs	r2, #128	@ 0x80
 8007a7a:	0492      	lsls	r2, r2, #18
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d105      	bne.n	8007a8c <I2C_Slave_ISR_DMA+0x8c>
          I2C_ITListenCplt(hi2c, ITFlags);
 8007a80:	0020      	movs	r0, r4
 8007a82:	f7ff fb45 	bl	8007110 <I2C_ITListenCplt>
 8007a86:	e7ce      	b.n	8007a26 <I2C_Slave_ISR_DMA+0x26>
  uint32_t treatdmanack = 0U;
 8007a88:	0032      	movs	r2, r6
 8007a8a:	e7e5      	b.n	8007a58 <I2C_Slave_ISR_DMA+0x58>
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007a8c:	2110      	movs	r1, #16
 8007a8e:	7830      	ldrb	r0, [r6, #0]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a90:	6822      	ldr	r2, [r4, #0]
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a92:	61d1      	str	r1, [r2, #28]
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007a94:	2829      	cmp	r0, #41	@ 0x29
 8007a96:	d1c6      	bne.n	8007a26 <I2C_Slave_ISR_DMA+0x26>
 8007a98:	481a      	ldr	r0, [pc, #104]	@ (8007b04 <I2C_Slave_ISR_DMA+0x104>)
 8007a9a:	4283      	cmp	r3, r0
 8007a9c:	d0c3      	beq.n	8007a26 <I2C_Slave_ISR_DMA+0x26>
          I2C_Flush_TXDR(hi2c);
 8007a9e:	0020      	movs	r0, r4
 8007aa0:	f7fe ff1a 	bl	80068d8 <I2C_Flush_TXDR>
          I2C_ITSlaveSeqCplt(hi2c);
 8007aa4:	0020      	movs	r0, r4
 8007aa6:	f7ff faa3 	bl	8006ff0 <I2C_ITSlaveSeqCplt>
 8007aaa:	e7bc      	b.n	8007a26 <I2C_Slave_ISR_DMA+0x26>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007aac:	2110      	movs	r1, #16
 8007aae:	6822      	ldr	r2, [r4, #0]
 8007ab0:	61d1      	str	r1, [r2, #28]
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007ab2:	2204      	movs	r2, #4
 8007ab4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007ab6:	430a      	orrs	r2, r1
 8007ab8:	6462      	str	r2, [r4, #68]	@ 0x44
        tmpstate = hi2c->State;
 8007aba:	7830      	ldrb	r0, [r6, #0]
        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007abc:	4a12      	ldr	r2, [pc, #72]	@ (8007b08 <I2C_Slave_ISR_DMA+0x108>)
        tmpstate = hi2c->State;
 8007abe:	b2c0      	uxtb	r0, r0
        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007ac0:	4213      	tst	r3, r2
 8007ac2:	d1b0      	bne.n	8007a26 <I2C_Slave_ISR_DMA+0x26>
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007ac4:	3821      	subs	r0, #33	@ 0x21
 8007ac6:	2809      	cmp	r0, #9
 8007ac8:	d808      	bhi.n	8007adc <I2C_Slave_ISR_DMA+0xdc>
 8007aca:	f7f8 fb25 	bl	8000118 <__gnu_thumb1_case_uqi>
 8007ace:	0c05      	.short	0x0c05
 8007ad0:	07070707 	.word	0x07070707
 8007ad4:	0c050707 	.word	0x0c050707
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007ad8:	2321      	movs	r3, #33	@ 0x21
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007ada:	6323      	str	r3, [r4, #48]	@ 0x30
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8007adc:	0020      	movs	r0, r4
 8007ade:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007ae0:	f7ff fb66 	bl	80071b0 <I2C_ITError>
 8007ae4:	e79f      	b.n	8007a26 <I2C_Slave_ISR_DMA+0x26>
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007ae6:	2322      	movs	r3, #34	@ 0x22
 8007ae8:	e7f7      	b.n	8007ada <I2C_Slave_ISR_DMA+0xda>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007aea:	6823      	ldr	r3, [r4, #0]
 8007aec:	61de      	str	r6, [r3, #28]
 8007aee:	e79a      	b.n	8007a26 <I2C_Slave_ISR_DMA+0x26>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007af0:	2308      	movs	r3, #8
 8007af2:	4219      	tst	r1, r3
 8007af4:	d097      	beq.n	8007a26 <I2C_Slave_ISR_DMA+0x26>
 8007af6:	421a      	tst	r2, r3
 8007af8:	d100      	bne.n	8007afc <I2C_Slave_ISR_DMA+0xfc>
 8007afa:	e794      	b.n	8007a26 <I2C_Slave_ISR_DMA+0x26>
    I2C_ITAddrCplt(hi2c, ITFlags);
 8007afc:	0020      	movs	r0, r4
 8007afe:	f7ff fab8 	bl	8007072 <I2C_ITAddrCplt.constprop.0>
 8007b02:	e790      	b.n	8007a26 <I2C_Slave_ISR_DMA+0x26>
 8007b04:	ffff0000 	.word	0xffff0000
 8007b08:	feffffff 	.word	0xfeffffff

08007b0c <I2C_Slave_ISR_IT>:
{
 8007b0c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hi2c);
 8007b0e:	0005      	movs	r5, r0
 8007b10:	3540      	adds	r5, #64	@ 0x40
 8007b12:	782e      	ldrb	r6, [r5, #0]
{
 8007b14:	0004      	movs	r4, r0
  uint32_t tmpoptions = hi2c->XferOptions;
 8007b16:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  __HAL_LOCK(hi2c);
 8007b18:	2002      	movs	r0, #2
 8007b1a:	2e01      	cmp	r6, #1
 8007b1c:	d00b      	beq.n	8007b36 <I2C_Slave_ISR_IT+0x2a>
 8007b1e:	3801      	subs	r0, #1
 8007b20:	7028      	strb	r0, [r5, #0]
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007b22:	301f      	adds	r0, #31
 8007b24:	4201      	tst	r1, r0
 8007b26:	d007      	beq.n	8007b38 <I2C_Slave_ISR_IT+0x2c>
 8007b28:	4202      	tst	r2, r0
 8007b2a:	d005      	beq.n	8007b38 <I2C_Slave_ISR_IT+0x2c>
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8007b2c:	0020      	movs	r0, r4
 8007b2e:	f7ff fe83 	bl	8007838 <I2C_ITSlaveCplt.constprop.0>
  __HAL_UNLOCK(hi2c);
 8007b32:	2000      	movs	r0, #0
 8007b34:	7028      	strb	r0, [r5, #0]
}
 8007b36:	bd70      	pop	{r4, r5, r6, pc}
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007b38:	2010      	movs	r0, #16
 8007b3a:	4201      	tst	r1, r0
 8007b3c:	d02f      	beq.n	8007b9e <I2C_Slave_ISR_IT+0x92>
 8007b3e:	4202      	tst	r2, r0
 8007b40:	d02d      	beq.n	8007b9e <I2C_Slave_ISR_IT+0x92>
    if (hi2c->XferCount == 0U)
 8007b42:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8007b44:	2a00      	cmp	r2, #0
 8007b46:	d11c      	bne.n	8007b82 <I2C_Slave_ISR_IT+0x76>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007b48:	0022      	movs	r2, r4
 8007b4a:	3241      	adds	r2, #65	@ 0x41
 8007b4c:	7810      	ldrb	r0, [r2, #0]
 8007b4e:	2828      	cmp	r0, #40	@ 0x28
 8007b50:	d107      	bne.n	8007b62 <I2C_Slave_ISR_IT+0x56>
 8007b52:	2080      	movs	r0, #128	@ 0x80
 8007b54:	0480      	lsls	r0, r0, #18
 8007b56:	4283      	cmp	r3, r0
 8007b58:	d103      	bne.n	8007b62 <I2C_Slave_ISR_IT+0x56>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007b5a:	0020      	movs	r0, r4
 8007b5c:	f7ff fad8 	bl	8007110 <I2C_ITListenCplt>
 8007b60:	e7e7      	b.n	8007b32 <I2C_Slave_ISR_IT+0x26>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007b62:	2110      	movs	r1, #16
 8007b64:	7810      	ldrb	r0, [r2, #0]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b66:	6822      	ldr	r2, [r4, #0]
 8007b68:	61d1      	str	r1, [r2, #28]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007b6a:	2829      	cmp	r0, #41	@ 0x29
 8007b6c:	d1e1      	bne.n	8007b32 <I2C_Slave_ISR_IT+0x26>
 8007b6e:	482c      	ldr	r0, [pc, #176]	@ (8007c20 <I2C_Slave_ISR_IT+0x114>)
 8007b70:	4283      	cmp	r3, r0
 8007b72:	d0de      	beq.n	8007b32 <I2C_Slave_ISR_IT+0x26>
        I2C_Flush_TXDR(hi2c);
 8007b74:	0020      	movs	r0, r4
 8007b76:	f7fe feaf 	bl	80068d8 <I2C_Flush_TXDR>
      I2C_ITSlaveSeqCplt(hi2c);
 8007b7a:	0020      	movs	r0, r4
 8007b7c:	f7ff fa38 	bl	8006ff0 <I2C_ITSlaveSeqCplt>
 8007b80:	e7d7      	b.n	8007b32 <I2C_Slave_ISR_IT+0x26>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b82:	6822      	ldr	r2, [r4, #0]
 8007b84:	61d0      	str	r0, [r2, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007b86:	2204      	movs	r2, #4
 8007b88:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007b8a:	430a      	orrs	r2, r1
 8007b8c:	6462      	str	r2, [r4, #68]	@ 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007b8e:	4a25      	ldr	r2, [pc, #148]	@ (8007c24 <I2C_Slave_ISR_IT+0x118>)
 8007b90:	4213      	tst	r3, r2
 8007b92:	d1ce      	bne.n	8007b32 <I2C_Slave_ISR_IT+0x26>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007b94:	0020      	movs	r0, r4
 8007b96:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007b98:	f7ff fb0a 	bl	80071b0 <I2C_ITError>
 8007b9c:	e7c9      	b.n	8007b32 <I2C_Slave_ISR_IT+0x26>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007b9e:	2004      	movs	r0, #4
 8007ba0:	4201      	tst	r1, r0
 8007ba2:	d019      	beq.n	8007bd8 <I2C_Slave_ISR_IT+0xcc>
 8007ba4:	4202      	tst	r2, r0
 8007ba6:	d017      	beq.n	8007bd8 <I2C_Slave_ISR_IT+0xcc>
    if (hi2c->XferCount > 0U)
 8007ba8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8007baa:	2a00      	cmp	r2, #0
 8007bac:	d00d      	beq.n	8007bca <I2C_Slave_ISR_IT+0xbe>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007bae:	6822      	ldr	r2, [r4, #0]
 8007bb0:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8007bb2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007bb4:	7011      	strb	r1, [r2, #0]
      hi2c->pBuffPtr++;
 8007bb6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007bb8:	3201      	adds	r2, #1
 8007bba:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8007bbc:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8007bbe:	3a01      	subs	r2, #1
 8007bc0:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8007bc2:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8007bc4:	3a01      	subs	r2, #1
 8007bc6:	b292      	uxth	r2, r2
 8007bc8:	8562      	strh	r2, [r4, #42]	@ 0x2a
    if ((hi2c->XferCount == 0U) && \
 8007bca:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8007bcc:	2a00      	cmp	r2, #0
 8007bce:	d1b0      	bne.n	8007b32 <I2C_Slave_ISR_IT+0x26>
 8007bd0:	4a13      	ldr	r2, [pc, #76]	@ (8007c20 <I2C_Slave_ISR_IT+0x114>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d0ad      	beq.n	8007b32 <I2C_Slave_ISR_IT+0x26>
 8007bd6:	e7d0      	b.n	8007b7a <I2C_Slave_ISR_IT+0x6e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007bd8:	2008      	movs	r0, #8
 8007bda:	4201      	tst	r1, r0
 8007bdc:	d005      	beq.n	8007bea <I2C_Slave_ISR_IT+0xde>
 8007bde:	4202      	tst	r2, r0
 8007be0:	d003      	beq.n	8007bea <I2C_Slave_ISR_IT+0xde>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007be2:	0020      	movs	r0, r4
 8007be4:	f7ff fa45 	bl	8007072 <I2C_ITAddrCplt.constprop.0>
 8007be8:	e7a3      	b.n	8007b32 <I2C_Slave_ISR_IT+0x26>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007bea:	2002      	movs	r0, #2
 8007bec:	4201      	tst	r1, r0
 8007bee:	d0a0      	beq.n	8007b32 <I2C_Slave_ISR_IT+0x26>
 8007bf0:	4202      	tst	r2, r0
 8007bf2:	d09e      	beq.n	8007b32 <I2C_Slave_ISR_IT+0x26>
    if (hi2c->XferCount > 0U)
 8007bf4:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8007bf6:	2a00      	cmp	r2, #0
 8007bf8:	d00d      	beq.n	8007c16 <I2C_Slave_ISR_IT+0x10a>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007bfa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007bfc:	6822      	ldr	r2, [r4, #0]
 8007bfe:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8007c00:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007c02:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8007c04:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8007c06:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007c08:	3b01      	subs	r3, #1
 8007c0a:	b29b      	uxth	r3, r3
 8007c0c:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8007c0e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8007c10:	3b01      	subs	r3, #1
 8007c12:	8523      	strh	r3, [r4, #40]	@ 0x28
 8007c14:	e78d      	b.n	8007b32 <I2C_Slave_ISR_IT+0x26>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8007c16:	4a03      	ldr	r2, [pc, #12]	@ (8007c24 <I2C_Slave_ISR_IT+0x118>)
 8007c18:	4213      	tst	r3, r2
 8007c1a:	d000      	beq.n	8007c1e <I2C_Slave_ISR_IT+0x112>
 8007c1c:	e789      	b.n	8007b32 <I2C_Slave_ISR_IT+0x26>
 8007c1e:	e7ac      	b.n	8007b7a <I2C_Slave_ISR_IT+0x6e>
 8007c20:	ffff0000 	.word	0xffff0000
 8007c24:	feffffff 	.word	0xfeffffff

08007c28 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007c28:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 8007c2a:	b510      	push	{r4, lr}
  if (hi2c->hdmatx != NULL)
 8007c2c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d001      	beq.n	8007c36 <I2C_DMAAbort+0xe>
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007c32:	2200      	movs	r2, #0
 8007c34:	635a      	str	r2, [r3, #52]	@ 0x34
  if (hi2c->hdmarx != NULL)
 8007c36:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d001      	beq.n	8007c40 <I2C_DMAAbort+0x18>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	635a      	str	r2, [r3, #52]	@ 0x34
  I2C_TreatErrorCallback(hi2c);
 8007c40:	f7ff faa0 	bl	8007184 <I2C_TreatErrorCallback>
}
 8007c44:	bd10      	pop	{r4, pc}

08007c46 <HAL_I2C_GetState>:
  return hi2c->State;
 8007c46:	3041      	adds	r0, #65	@ 0x41
 8007c48:	7800      	ldrb	r0, [r0, #0]
 8007c4a:	b2c0      	uxtb	r0, r0
}
 8007c4c:	4770      	bx	lr
	...

08007c50 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007c50:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c52:	0004      	movs	r4, r0
 8007c54:	3441      	adds	r4, #65	@ 0x41
 8007c56:	7822      	ldrb	r2, [r4, #0]
{
 8007c58:	0003      	movs	r3, r0
 8007c5a:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c5c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c5e:	b2d6      	uxtb	r6, r2
 8007c60:	2a20      	cmp	r2, #32
 8007c62:	d118      	bne.n	8007c96 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8007c64:	001d      	movs	r5, r3
 8007c66:	3540      	adds	r5, #64	@ 0x40
 8007c68:	782a      	ldrb	r2, [r5, #0]
 8007c6a:	2a01      	cmp	r2, #1
 8007c6c:	d013      	beq.n	8007c96 <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c6e:	2224      	movs	r2, #36	@ 0x24
 8007c70:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	3a23      	subs	r2, #35	@ 0x23
 8007c76:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007c78:	4807      	ldr	r0, [pc, #28]	@ (8007c98 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8007c7a:	4391      	bics	r1, r2
 8007c7c:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007c7e:	6819      	ldr	r1, [r3, #0]
 8007c80:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c82:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007c84:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8007c86:	6819      	ldr	r1, [r3, #0]
 8007c88:	4339      	orrs	r1, r7
 8007c8a:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8007c8c:	6819      	ldr	r1, [r3, #0]
 8007c8e:	430a      	orrs	r2, r1
 8007c90:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8007c92:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8007c94:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8007c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c98:	ffffefff 	.word	0xffffefff

08007c9c <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c9c:	0002      	movs	r2, r0
{
 8007c9e:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ca0:	3241      	adds	r2, #65	@ 0x41
 8007ca2:	7814      	ldrb	r4, [r2, #0]
{
 8007ca4:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ca6:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ca8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007caa:	2c20      	cmp	r4, #32
 8007cac:	d117      	bne.n	8007cde <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8007cae:	001c      	movs	r4, r3
 8007cb0:	3440      	adds	r4, #64	@ 0x40
 8007cb2:	7826      	ldrb	r6, [r4, #0]
 8007cb4:	2e01      	cmp	r6, #1
 8007cb6:	d012      	beq.n	8007cde <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007cb8:	3022      	adds	r0, #34	@ 0x22
 8007cba:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	3823      	subs	r0, #35	@ 0x23
 8007cc0:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007cc2:	4f07      	ldr	r7, [pc, #28]	@ (8007ce0 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8007cc4:	4386      	bics	r6, r0
 8007cc6:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8007cc8:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007cca:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8007ccc:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8007cce:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007cd0:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007cd2:	6819      	ldr	r1, [r3, #0]
 8007cd4:	4308      	orrs	r0, r1
 8007cd6:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007cd8:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8007cda:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8007cdc:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8007cde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ce0:	fffff0ff 	.word	0xfffff0ff

08007ce4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ce6:	0004      	movs	r4, r0
 8007ce8:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007cea:	2800      	cmp	r0, #0
 8007cec:	d045      	beq.n	8007d7a <HAL_RCC_OscConfig+0x96>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007cee:	6803      	ldr	r3, [r0, #0]
 8007cf0:	07db      	lsls	r3, r3, #31
 8007cf2:	d42f      	bmi.n	8007d54 <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007cf4:	6823      	ldr	r3, [r4, #0]
 8007cf6:	079b      	lsls	r3, r3, #30
 8007cf8:	d500      	bpl.n	8007cfc <HAL_RCC_OscConfig+0x18>
 8007cfa:	e081      	b.n	8007e00 <HAL_RCC_OscConfig+0x11c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007cfc:	6823      	ldr	r3, [r4, #0]
 8007cfe:	071b      	lsls	r3, r3, #28
 8007d00:	d500      	bpl.n	8007d04 <HAL_RCC_OscConfig+0x20>
 8007d02:	e0bc      	b.n	8007e7e <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d04:	6823      	ldr	r3, [r4, #0]
 8007d06:	075b      	lsls	r3, r3, #29
 8007d08:	d500      	bpl.n	8007d0c <HAL_RCC_OscConfig+0x28>
 8007d0a:	e0df      	b.n	8007ecc <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8007d0c:	6823      	ldr	r3, [r4, #0]
 8007d0e:	06db      	lsls	r3, r3, #27
 8007d10:	d51a      	bpl.n	8007d48 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8007d12:	6962      	ldr	r2, [r4, #20]
 8007d14:	2304      	movs	r3, #4
 8007d16:	4db4      	ldr	r5, [pc, #720]	@ (8007fe8 <HAL_RCC_OscConfig+0x304>)
 8007d18:	2a01      	cmp	r2, #1
 8007d1a:	d000      	beq.n	8007d1e <HAL_RCC_OscConfig+0x3a>
 8007d1c:	e148      	b.n	8007fb0 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8007d1e:	6b69      	ldr	r1, [r5, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8007d20:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8007d22:	430b      	orrs	r3, r1
 8007d24:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 8007d26:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8007d28:	431a      	orrs	r2, r3
 8007d2a:	636a      	str	r2, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8007d2c:	f7fe f844 	bl	8005db8 <HAL_GetTick>
 8007d30:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8007d32:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8007d34:	423b      	tst	r3, r7
 8007d36:	d100      	bne.n	8007d3a <HAL_RCC_OscConfig+0x56>
 8007d38:	e133      	b.n	8007fa2 <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8007d3a:	21f8      	movs	r1, #248	@ 0xf8
 8007d3c:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8007d3e:	69a3      	ldr	r3, [r4, #24]
 8007d40:	438a      	bics	r2, r1
 8007d42:	00db      	lsls	r3, r3, #3
 8007d44:	4313      	orrs	r3, r2
 8007d46:	636b      	str	r3, [r5, #52]	@ 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007d48:	6a23      	ldr	r3, [r4, #32]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d000      	beq.n	8007d50 <HAL_RCC_OscConfig+0x6c>
 8007d4e:	e157      	b.n	8008000 <HAL_RCC_OscConfig+0x31c>
        }
      }
    }
  }

  return HAL_OK;
 8007d50:	2000      	movs	r0, #0
 8007d52:	e02a      	b.n	8007daa <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8007d54:	220c      	movs	r2, #12
 8007d56:	4da4      	ldr	r5, [pc, #656]	@ (8007fe8 <HAL_RCC_OscConfig+0x304>)
 8007d58:	686b      	ldr	r3, [r5, #4]
 8007d5a:	4013      	ands	r3, r2
 8007d5c:	2b04      	cmp	r3, #4
 8007d5e:	d006      	beq.n	8007d6e <HAL_RCC_OscConfig+0x8a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007d60:	686b      	ldr	r3, [r5, #4]
 8007d62:	4013      	ands	r3, r2
 8007d64:	2b08      	cmp	r3, #8
 8007d66:	d10a      	bne.n	8007d7e <HAL_RCC_OscConfig+0x9a>
 8007d68:	686b      	ldr	r3, [r5, #4]
 8007d6a:	03db      	lsls	r3, r3, #15
 8007d6c:	d507      	bpl.n	8007d7e <HAL_RCC_OscConfig+0x9a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d6e:	682b      	ldr	r3, [r5, #0]
 8007d70:	039b      	lsls	r3, r3, #14
 8007d72:	d5bf      	bpl.n	8007cf4 <HAL_RCC_OscConfig+0x10>
 8007d74:	6863      	ldr	r3, [r4, #4]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d1bc      	bne.n	8007cf4 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8007d7a:	2001      	movs	r0, #1
 8007d7c:	e015      	b.n	8007daa <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d7e:	6863      	ldr	r3, [r4, #4]
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d114      	bne.n	8007dae <HAL_RCC_OscConfig+0xca>
 8007d84:	2380      	movs	r3, #128	@ 0x80
 8007d86:	682a      	ldr	r2, [r5, #0]
 8007d88:	025b      	lsls	r3, r3, #9
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007d8e:	f7fe f813 	bl	8005db8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d92:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8007d94:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d96:	02bf      	lsls	r7, r7, #10
 8007d98:	682b      	ldr	r3, [r5, #0]
 8007d9a:	423b      	tst	r3, r7
 8007d9c:	d1aa      	bne.n	8007cf4 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007d9e:	f7fe f80b 	bl	8005db8 <HAL_GetTick>
 8007da2:	1b80      	subs	r0, r0, r6
 8007da4:	2864      	cmp	r0, #100	@ 0x64
 8007da6:	d9f7      	bls.n	8007d98 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
 8007da8:	2003      	movs	r0, #3
}
 8007daa:	b005      	add	sp, #20
 8007dac:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d116      	bne.n	8007de0 <HAL_RCC_OscConfig+0xfc>
 8007db2:	682b      	ldr	r3, [r5, #0]
 8007db4:	4a8d      	ldr	r2, [pc, #564]	@ (8007fec <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007db6:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007db8:	4013      	ands	r3, r2
 8007dba:	602b      	str	r3, [r5, #0]
 8007dbc:	682b      	ldr	r3, [r5, #0]
 8007dbe:	4a8c      	ldr	r2, [pc, #560]	@ (8007ff0 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007dc0:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007dc6:	f7fd fff7 	bl	8005db8 <HAL_GetTick>
 8007dca:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007dcc:	682b      	ldr	r3, [r5, #0]
 8007dce:	423b      	tst	r3, r7
 8007dd0:	d100      	bne.n	8007dd4 <HAL_RCC_OscConfig+0xf0>
 8007dd2:	e78f      	b.n	8007cf4 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007dd4:	f7fd fff0 	bl	8005db8 <HAL_GetTick>
 8007dd8:	1b80      	subs	r0, r0, r6
 8007dda:	2864      	cmp	r0, #100	@ 0x64
 8007ddc:	d9f6      	bls.n	8007dcc <HAL_RCC_OscConfig+0xe8>
 8007dde:	e7e3      	b.n	8007da8 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007de0:	2b05      	cmp	r3, #5
 8007de2:	d105      	bne.n	8007df0 <HAL_RCC_OscConfig+0x10c>
 8007de4:	2380      	movs	r3, #128	@ 0x80
 8007de6:	682a      	ldr	r2, [r5, #0]
 8007de8:	02db      	lsls	r3, r3, #11
 8007dea:	4313      	orrs	r3, r2
 8007dec:	602b      	str	r3, [r5, #0]
 8007dee:	e7c9      	b.n	8007d84 <HAL_RCC_OscConfig+0xa0>
 8007df0:	682b      	ldr	r3, [r5, #0]
 8007df2:	4a7e      	ldr	r2, [pc, #504]	@ (8007fec <HAL_RCC_OscConfig+0x308>)
 8007df4:	4013      	ands	r3, r2
 8007df6:	602b      	str	r3, [r5, #0]
 8007df8:	682b      	ldr	r3, [r5, #0]
 8007dfa:	4a7d      	ldr	r2, [pc, #500]	@ (8007ff0 <HAL_RCC_OscConfig+0x30c>)
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	e7c5      	b.n	8007d8c <HAL_RCC_OscConfig+0xa8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8007e00:	220c      	movs	r2, #12
 8007e02:	4d79      	ldr	r5, [pc, #484]	@ (8007fe8 <HAL_RCC_OscConfig+0x304>)
 8007e04:	686b      	ldr	r3, [r5, #4]
 8007e06:	4213      	tst	r3, r2
 8007e08:	d006      	beq.n	8007e18 <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8007e0a:	686b      	ldr	r3, [r5, #4]
 8007e0c:	4013      	ands	r3, r2
 8007e0e:	2b08      	cmp	r3, #8
 8007e10:	d110      	bne.n	8007e34 <HAL_RCC_OscConfig+0x150>
 8007e12:	686b      	ldr	r3, [r5, #4]
 8007e14:	03db      	lsls	r3, r3, #15
 8007e16:	d40d      	bmi.n	8007e34 <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e18:	682b      	ldr	r3, [r5, #0]
 8007e1a:	079b      	lsls	r3, r3, #30
 8007e1c:	d502      	bpl.n	8007e24 <HAL_RCC_OscConfig+0x140>
 8007e1e:	68e3      	ldr	r3, [r4, #12]
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d1aa      	bne.n	8007d7a <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e24:	21f8      	movs	r1, #248	@ 0xf8
 8007e26:	682a      	ldr	r2, [r5, #0]
 8007e28:	6923      	ldr	r3, [r4, #16]
 8007e2a:	438a      	bics	r2, r1
 8007e2c:	00db      	lsls	r3, r3, #3
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	602b      	str	r3, [r5, #0]
 8007e32:	e763      	b.n	8007cfc <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007e34:	68e2      	ldr	r2, [r4, #12]
 8007e36:	2301      	movs	r3, #1
 8007e38:	2a00      	cmp	r2, #0
 8007e3a:	d00f      	beq.n	8007e5c <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 8007e3c:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e3e:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8007e40:	4313      	orrs	r3, r2
 8007e42:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007e44:	f7fd ffb8 	bl	8005db8 <HAL_GetTick>
 8007e48:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e4a:	682b      	ldr	r3, [r5, #0]
 8007e4c:	423b      	tst	r3, r7
 8007e4e:	d1e9      	bne.n	8007e24 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e50:	f7fd ffb2 	bl	8005db8 <HAL_GetTick>
 8007e54:	1b80      	subs	r0, r0, r6
 8007e56:	2802      	cmp	r0, #2
 8007e58:	d9f7      	bls.n	8007e4a <HAL_RCC_OscConfig+0x166>
 8007e5a:	e7a5      	b.n	8007da8 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_HSI_DISABLE();
 8007e5c:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e5e:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8007e60:	439a      	bics	r2, r3
 8007e62:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 8007e64:	f7fd ffa8 	bl	8005db8 <HAL_GetTick>
 8007e68:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e6a:	682b      	ldr	r3, [r5, #0]
 8007e6c:	423b      	tst	r3, r7
 8007e6e:	d100      	bne.n	8007e72 <HAL_RCC_OscConfig+0x18e>
 8007e70:	e744      	b.n	8007cfc <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e72:	f7fd ffa1 	bl	8005db8 <HAL_GetTick>
 8007e76:	1b80      	subs	r0, r0, r6
 8007e78:	2802      	cmp	r0, #2
 8007e7a:	d9f6      	bls.n	8007e6a <HAL_RCC_OscConfig+0x186>
 8007e7c:	e794      	b.n	8007da8 <HAL_RCC_OscConfig+0xc4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007e7e:	69e2      	ldr	r2, [r4, #28]
 8007e80:	2301      	movs	r3, #1
 8007e82:	4d59      	ldr	r5, [pc, #356]	@ (8007fe8 <HAL_RCC_OscConfig+0x304>)
 8007e84:	2a00      	cmp	r2, #0
 8007e86:	d010      	beq.n	8007eaa <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 8007e88:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e8a:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8007e90:	f7fd ff92 	bl	8005db8 <HAL_GetTick>
 8007e94:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e96:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8007e98:	423b      	tst	r3, r7
 8007e9a:	d000      	beq.n	8007e9e <HAL_RCC_OscConfig+0x1ba>
 8007e9c:	e732      	b.n	8007d04 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e9e:	f7fd ff8b 	bl	8005db8 <HAL_GetTick>
 8007ea2:	1b80      	subs	r0, r0, r6
 8007ea4:	2802      	cmp	r0, #2
 8007ea6:	d9f6      	bls.n	8007e96 <HAL_RCC_OscConfig+0x1b2>
 8007ea8:	e77e      	b.n	8007da8 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_LSI_DISABLE();
 8007eaa:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007eac:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8007eae:	439a      	bics	r2, r3
 8007eb0:	626a      	str	r2, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8007eb2:	f7fd ff81 	bl	8005db8 <HAL_GetTick>
 8007eb6:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007eb8:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8007eba:	423b      	tst	r3, r7
 8007ebc:	d100      	bne.n	8007ec0 <HAL_RCC_OscConfig+0x1dc>
 8007ebe:	e721      	b.n	8007d04 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007ec0:	f7fd ff7a 	bl	8005db8 <HAL_GetTick>
 8007ec4:	1b80      	subs	r0, r0, r6
 8007ec6:	2802      	cmp	r0, #2
 8007ec8:	d9f6      	bls.n	8007eb8 <HAL_RCC_OscConfig+0x1d4>
 8007eca:	e76d      	b.n	8007da8 <HAL_RCC_OscConfig+0xc4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ecc:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8007ece:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ed0:	4d45      	ldr	r5, [pc, #276]	@ (8007fe8 <HAL_RCC_OscConfig+0x304>)
 8007ed2:	0552      	lsls	r2, r2, #21
 8007ed4:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 8007ed6:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ed8:	4213      	tst	r3, r2
 8007eda:	d108      	bne.n	8007eee <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8007edc:	69eb      	ldr	r3, [r5, #28]
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	61eb      	str	r3, [r5, #28]
 8007ee2:	69eb      	ldr	r3, [r5, #28]
 8007ee4:	4013      	ands	r3, r2
 8007ee6:	9303      	str	r3, [sp, #12]
 8007ee8:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8007eea:	2301      	movs	r3, #1
 8007eec:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007eee:	2780      	movs	r7, #128	@ 0x80
 8007ef0:	4e40      	ldr	r6, [pc, #256]	@ (8007ff4 <HAL_RCC_OscConfig+0x310>)
 8007ef2:	007f      	lsls	r7, r7, #1
 8007ef4:	6833      	ldr	r3, [r6, #0]
 8007ef6:	423b      	tst	r3, r7
 8007ef8:	d015      	beq.n	8007f26 <HAL_RCC_OscConfig+0x242>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007efa:	68a3      	ldr	r3, [r4, #8]
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d122      	bne.n	8007f46 <HAL_RCC_OscConfig+0x262>
 8007f00:	6a2a      	ldr	r2, [r5, #32]
 8007f02:	4313      	orrs	r3, r2
 8007f04:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8007f06:	f7fd ff57 	bl	8005db8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f0a:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8007f0c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f0e:	6a2b      	ldr	r3, [r5, #32]
 8007f10:	423b      	tst	r3, r7
 8007f12:	d03f      	beq.n	8007f94 <HAL_RCC_OscConfig+0x2b0>
    if(pwrclkchanged == SET)
 8007f14:	9b00      	ldr	r3, [sp, #0]
 8007f16:	2b01      	cmp	r3, #1
 8007f18:	d000      	beq.n	8007f1c <HAL_RCC_OscConfig+0x238>
 8007f1a:	e6f7      	b.n	8007d0c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f1c:	69eb      	ldr	r3, [r5, #28]
 8007f1e:	4a36      	ldr	r2, [pc, #216]	@ (8007ff8 <HAL_RCC_OscConfig+0x314>)
 8007f20:	4013      	ands	r3, r2
 8007f22:	61eb      	str	r3, [r5, #28]
 8007f24:	e6f2      	b.n	8007d0c <HAL_RCC_OscConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007f26:	6833      	ldr	r3, [r6, #0]
 8007f28:	433b      	orrs	r3, r7
 8007f2a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8007f2c:	f7fd ff44 	bl	8005db8 <HAL_GetTick>
 8007f30:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f32:	6833      	ldr	r3, [r6, #0]
 8007f34:	423b      	tst	r3, r7
 8007f36:	d1e0      	bne.n	8007efa <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f38:	f7fd ff3e 	bl	8005db8 <HAL_GetTick>
 8007f3c:	9b01      	ldr	r3, [sp, #4]
 8007f3e:	1ac0      	subs	r0, r0, r3
 8007f40:	2864      	cmp	r0, #100	@ 0x64
 8007f42:	d9f6      	bls.n	8007f32 <HAL_RCC_OscConfig+0x24e>
 8007f44:	e730      	b.n	8007da8 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f46:	2201      	movs	r2, #1
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d114      	bne.n	8007f76 <HAL_RCC_OscConfig+0x292>
 8007f4c:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f4e:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f50:	4393      	bics	r3, r2
 8007f52:	622b      	str	r3, [r5, #32]
 8007f54:	6a2b      	ldr	r3, [r5, #32]
 8007f56:	3203      	adds	r2, #3
 8007f58:	4393      	bics	r3, r2
 8007f5a:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8007f5c:	f7fd ff2c 	bl	8005db8 <HAL_GetTick>
 8007f60:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f62:	6a2b      	ldr	r3, [r5, #32]
 8007f64:	423b      	tst	r3, r7
 8007f66:	d0d5      	beq.n	8007f14 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f68:	f7fd ff26 	bl	8005db8 <HAL_GetTick>
 8007f6c:	4b23      	ldr	r3, [pc, #140]	@ (8007ffc <HAL_RCC_OscConfig+0x318>)
 8007f6e:	1b80      	subs	r0, r0, r6
 8007f70:	4298      	cmp	r0, r3
 8007f72:	d9f6      	bls.n	8007f62 <HAL_RCC_OscConfig+0x27e>
 8007f74:	e718      	b.n	8007da8 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f76:	2b05      	cmp	r3, #5
 8007f78:	d105      	bne.n	8007f86 <HAL_RCC_OscConfig+0x2a2>
 8007f7a:	6a29      	ldr	r1, [r5, #32]
 8007f7c:	3b01      	subs	r3, #1
 8007f7e:	430b      	orrs	r3, r1
 8007f80:	622b      	str	r3, [r5, #32]
 8007f82:	6a2b      	ldr	r3, [r5, #32]
 8007f84:	e7bd      	b.n	8007f02 <HAL_RCC_OscConfig+0x21e>
 8007f86:	6a2b      	ldr	r3, [r5, #32]
 8007f88:	4393      	bics	r3, r2
 8007f8a:	2204      	movs	r2, #4
 8007f8c:	622b      	str	r3, [r5, #32]
 8007f8e:	6a2b      	ldr	r3, [r5, #32]
 8007f90:	4393      	bics	r3, r2
 8007f92:	e7b7      	b.n	8007f04 <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f94:	f7fd ff10 	bl	8005db8 <HAL_GetTick>
 8007f98:	4b18      	ldr	r3, [pc, #96]	@ (8007ffc <HAL_RCC_OscConfig+0x318>)
 8007f9a:	1b80      	subs	r0, r0, r6
 8007f9c:	4298      	cmp	r0, r3
 8007f9e:	d9b6      	bls.n	8007f0e <HAL_RCC_OscConfig+0x22a>
 8007fa0:	e702      	b.n	8007da8 <HAL_RCC_OscConfig+0xc4>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8007fa2:	f7fd ff09 	bl	8005db8 <HAL_GetTick>
 8007fa6:	1b80      	subs	r0, r0, r6
 8007fa8:	2802      	cmp	r0, #2
 8007faa:	d800      	bhi.n	8007fae <HAL_RCC_OscConfig+0x2ca>
 8007fac:	e6c1      	b.n	8007d32 <HAL_RCC_OscConfig+0x4e>
 8007fae:	e6fb      	b.n	8007da8 <HAL_RCC_OscConfig+0xc4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8007fb0:	3205      	adds	r2, #5
 8007fb2:	d103      	bne.n	8007fbc <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSI14ADC_ENABLE();
 8007fb4:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8007fb6:	439a      	bics	r2, r3
 8007fb8:	636a      	str	r2, [r5, #52]	@ 0x34
 8007fba:	e6be      	b.n	8007d3a <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 8007fbc:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8007fbe:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8007fc0:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8007fc2:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8007fc4:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 8007fc6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8007fc8:	4393      	bics	r3, r2
 8007fca:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8007fcc:	f7fd fef4 	bl	8005db8 <HAL_GetTick>
 8007fd0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8007fd2:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8007fd4:	423b      	tst	r3, r7
 8007fd6:	d100      	bne.n	8007fda <HAL_RCC_OscConfig+0x2f6>
 8007fd8:	e6b6      	b.n	8007d48 <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8007fda:	f7fd feed 	bl	8005db8 <HAL_GetTick>
 8007fde:	1b80      	subs	r0, r0, r6
 8007fe0:	2802      	cmp	r0, #2
 8007fe2:	d9f6      	bls.n	8007fd2 <HAL_RCC_OscConfig+0x2ee>
 8007fe4:	e6e0      	b.n	8007da8 <HAL_RCC_OscConfig+0xc4>
 8007fe6:	46c0      	nop			@ (mov r8, r8)
 8007fe8:	40021000 	.word	0x40021000
 8007fec:	fffeffff 	.word	0xfffeffff
 8007ff0:	fffbffff 	.word	0xfffbffff
 8007ff4:	40007000 	.word	0x40007000
 8007ff8:	efffffff 	.word	0xefffffff
 8007ffc:	00001388 	.word	0x00001388
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008000:	210c      	movs	r1, #12
 8008002:	4d34      	ldr	r5, [pc, #208]	@ (80080d4 <HAL_RCC_OscConfig+0x3f0>)
 8008004:	686a      	ldr	r2, [r5, #4]
 8008006:	400a      	ands	r2, r1
 8008008:	2a08      	cmp	r2, #8
 800800a:	d047      	beq.n	800809c <HAL_RCC_OscConfig+0x3b8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800800c:	4a32      	ldr	r2, [pc, #200]	@ (80080d8 <HAL_RCC_OscConfig+0x3f4>)
 800800e:	2b02      	cmp	r3, #2
 8008010:	d132      	bne.n	8008078 <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_PLL_DISABLE();
 8008012:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008014:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8008016:	4013      	ands	r3, r2
 8008018:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800801a:	f7fd fecd 	bl	8005db8 <HAL_GetTick>
 800801e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008020:	04bf      	lsls	r7, r7, #18
 8008022:	682b      	ldr	r3, [r5, #0]
 8008024:	423b      	tst	r3, r7
 8008026:	d121      	bne.n	800806c <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008028:	220f      	movs	r2, #15
 800802a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800802c:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800802e:	4393      	bics	r3, r2
 8008030:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008032:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008034:	4313      	orrs	r3, r2
 8008036:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8008038:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800803a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800803c:	686a      	ldr	r2, [r5, #4]
 800803e:	430b      	orrs	r3, r1
 8008040:	4926      	ldr	r1, [pc, #152]	@ (80080dc <HAL_RCC_OscConfig+0x3f8>)
 8008042:	400a      	ands	r2, r1
 8008044:	4313      	orrs	r3, r2
 8008046:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8008048:	2380      	movs	r3, #128	@ 0x80
 800804a:	682a      	ldr	r2, [r5, #0]
 800804c:	045b      	lsls	r3, r3, #17
 800804e:	4313      	orrs	r3, r2
 8008050:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008052:	f7fd feb1 	bl	8005db8 <HAL_GetTick>
 8008056:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008058:	682b      	ldr	r3, [r5, #0]
 800805a:	4233      	tst	r3, r6
 800805c:	d000      	beq.n	8008060 <HAL_RCC_OscConfig+0x37c>
 800805e:	e677      	b.n	8007d50 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008060:	f7fd feaa 	bl	8005db8 <HAL_GetTick>
 8008064:	1b00      	subs	r0, r0, r4
 8008066:	2802      	cmp	r0, #2
 8008068:	d9f6      	bls.n	8008058 <HAL_RCC_OscConfig+0x374>
 800806a:	e69d      	b.n	8007da8 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800806c:	f7fd fea4 	bl	8005db8 <HAL_GetTick>
 8008070:	1b80      	subs	r0, r0, r6
 8008072:	2802      	cmp	r0, #2
 8008074:	d9d5      	bls.n	8008022 <HAL_RCC_OscConfig+0x33e>
 8008076:	e697      	b.n	8007da8 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_PLL_DISABLE();
 8008078:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800807a:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 800807c:	4013      	ands	r3, r2
 800807e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008080:	f7fd fe9a 	bl	8005db8 <HAL_GetTick>
 8008084:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008086:	04b6      	lsls	r6, r6, #18
 8008088:	682b      	ldr	r3, [r5, #0]
 800808a:	4233      	tst	r3, r6
 800808c:	d100      	bne.n	8008090 <HAL_RCC_OscConfig+0x3ac>
 800808e:	e65f      	b.n	8007d50 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008090:	f7fd fe92 	bl	8005db8 <HAL_GetTick>
 8008094:	1b00      	subs	r0, r0, r4
 8008096:	2802      	cmp	r0, #2
 8008098:	d9f6      	bls.n	8008088 <HAL_RCC_OscConfig+0x3a4>
 800809a:	e685      	b.n	8007da8 <HAL_RCC_OscConfig+0xc4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800809c:	2b01      	cmp	r3, #1
 800809e:	d100      	bne.n	80080a2 <HAL_RCC_OscConfig+0x3be>
 80080a0:	e66b      	b.n	8007d7a <HAL_RCC_OscConfig+0x96>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80080a2:	2280      	movs	r2, #128	@ 0x80
        pll_config  = RCC->CFGR;
 80080a4:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80080a6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80080a8:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 80080aa:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80080ac:	4002      	ands	r2, r0
 80080ae:	428a      	cmp	r2, r1
 80080b0:	d000      	beq.n	80080b4 <HAL_RCC_OscConfig+0x3d0>
 80080b2:	e662      	b.n	8007d7a <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80080b4:	220f      	movs	r2, #15
 80080b6:	4013      	ands	r3, r2
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80080b8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d000      	beq.n	80080c0 <HAL_RCC_OscConfig+0x3dc>
 80080be:	e65c      	b.n	8007d7a <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80080c0:	23f0      	movs	r3, #240	@ 0xf0
 80080c2:	039b      	lsls	r3, r3, #14
 80080c4:	4018      	ands	r0, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80080c6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80080c8:	1ac0      	subs	r0, r0, r3
 80080ca:	1e43      	subs	r3, r0, #1
 80080cc:	4198      	sbcs	r0, r3
 80080ce:	b2c0      	uxtb	r0, r0
 80080d0:	e66b      	b.n	8007daa <HAL_RCC_OscConfig+0xc6>
 80080d2:	46c0      	nop			@ (mov r8, r8)
 80080d4:	40021000 	.word	0x40021000
 80080d8:	feffffff 	.word	0xfeffffff
 80080dc:	ffc2ffff 	.word	0xffc2ffff

080080e0 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80080e0:	220c      	movs	r2, #12
{
 80080e2:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 80080e4:	4d0c      	ldr	r5, [pc, #48]	@ (8008118 <HAL_RCC_GetSysClockFreq+0x38>)
 80080e6:	686b      	ldr	r3, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80080e8:	401a      	ands	r2, r3
 80080ea:	2a08      	cmp	r2, #8
 80080ec:	d111      	bne.n	8008112 <HAL_RCC_GetSysClockFreq+0x32>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80080ee:	200f      	movs	r0, #15
 80080f0:	490a      	ldr	r1, [pc, #40]	@ (800811c <HAL_RCC_GetSysClockFreq+0x3c>)
 80080f2:	0c9a      	lsrs	r2, r3, #18
 80080f4:	4002      	ands	r2, r0
 80080f6:	5c8c      	ldrb	r4, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80080f8:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80080fa:	03db      	lsls	r3, r3, #15
 80080fc:	d507      	bpl.n	800810e <HAL_RCC_GetSysClockFreq+0x2e>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80080fe:	4908      	ldr	r1, [pc, #32]	@ (8008120 <HAL_RCC_GetSysClockFreq+0x40>)
 8008100:	4002      	ands	r2, r0
 8008102:	5c89      	ldrb	r1, [r1, r2]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8008104:	4807      	ldr	r0, [pc, #28]	@ (8008124 <HAL_RCC_GetSysClockFreq+0x44>)
 8008106:	f7f8 f81b 	bl	8000140 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800810a:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800810c:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800810e:	4806      	ldr	r0, [pc, #24]	@ (8008128 <HAL_RCC_GetSysClockFreq+0x48>)
 8008110:	e7fb      	b.n	800810a <HAL_RCC_GetSysClockFreq+0x2a>
      sysclockfreq = HSE_VALUE;
 8008112:	4804      	ldr	r0, [pc, #16]	@ (8008124 <HAL_RCC_GetSysClockFreq+0x44>)
  return sysclockfreq;
 8008114:	e7fa      	b.n	800810c <HAL_RCC_GetSysClockFreq+0x2c>
 8008116:	46c0      	nop			@ (mov r8, r8)
 8008118:	40021000 	.word	0x40021000
 800811c:	0800f1b9 	.word	0x0800f1b9
 8008120:	0800f1a9 	.word	0x0800f1a9
 8008124:	007a1200 	.word	0x007a1200
 8008128:	003d0900 	.word	0x003d0900

0800812c <HAL_RCC_ClockConfig>:
{
 800812c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800812e:	0004      	movs	r4, r0
 8008130:	000e      	movs	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8008132:	2800      	cmp	r0, #0
 8008134:	d101      	bne.n	800813a <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8008136:	2001      	movs	r0, #1
}
 8008138:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800813a:	2201      	movs	r2, #1
 800813c:	4d37      	ldr	r5, [pc, #220]	@ (800821c <HAL_RCC_ClockConfig+0xf0>)
 800813e:	682b      	ldr	r3, [r5, #0]
 8008140:	4013      	ands	r3, r2
 8008142:	428b      	cmp	r3, r1
 8008144:	d31c      	bcc.n	8008180 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008146:	6822      	ldr	r2, [r4, #0]
 8008148:	0793      	lsls	r3, r2, #30
 800814a:	d422      	bmi.n	8008192 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800814c:	07d2      	lsls	r2, r2, #31
 800814e:	d42f      	bmi.n	80081b0 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008150:	2301      	movs	r3, #1
 8008152:	682a      	ldr	r2, [r5, #0]
 8008154:	401a      	ands	r2, r3
 8008156:	42b2      	cmp	r2, r6
 8008158:	d851      	bhi.n	80081fe <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800815a:	6823      	ldr	r3, [r4, #0]
 800815c:	4d30      	ldr	r5, [pc, #192]	@ (8008220 <HAL_RCC_ClockConfig+0xf4>)
 800815e:	075b      	lsls	r3, r3, #29
 8008160:	d454      	bmi.n	800820c <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8008162:	f7ff ffbd 	bl	80080e0 <HAL_RCC_GetSysClockFreq>
 8008166:	686b      	ldr	r3, [r5, #4]
 8008168:	4a2e      	ldr	r2, [pc, #184]	@ (8008224 <HAL_RCC_ClockConfig+0xf8>)
 800816a:	061b      	lsls	r3, r3, #24
 800816c:	0f1b      	lsrs	r3, r3, #28
 800816e:	5cd3      	ldrb	r3, [r2, r3]
 8008170:	492d      	ldr	r1, [pc, #180]	@ (8008228 <HAL_RCC_ClockConfig+0xfc>)
 8008172:	40d8      	lsrs	r0, r3
 8008174:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8008176:	2003      	movs	r0, #3
 8008178:	f7fd fdde 	bl	8005d38 <HAL_InitTick>
  return HAL_OK;
 800817c:	2000      	movs	r0, #0
 800817e:	e7db      	b.n	8008138 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008180:	682b      	ldr	r3, [r5, #0]
 8008182:	4393      	bics	r3, r2
 8008184:	430b      	orrs	r3, r1
 8008186:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008188:	682b      	ldr	r3, [r5, #0]
 800818a:	4013      	ands	r3, r2
 800818c:	428b      	cmp	r3, r1
 800818e:	d1d2      	bne.n	8008136 <HAL_RCC_ClockConfig+0xa>
 8008190:	e7d9      	b.n	8008146 <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008192:	4923      	ldr	r1, [pc, #140]	@ (8008220 <HAL_RCC_ClockConfig+0xf4>)
 8008194:	0753      	lsls	r3, r2, #29
 8008196:	d504      	bpl.n	80081a2 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8008198:	23e0      	movs	r3, #224	@ 0xe0
 800819a:	6848      	ldr	r0, [r1, #4]
 800819c:	00db      	lsls	r3, r3, #3
 800819e:	4303      	orrs	r3, r0
 80081a0:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80081a2:	20f0      	movs	r0, #240	@ 0xf0
 80081a4:	684b      	ldr	r3, [r1, #4]
 80081a6:	4383      	bics	r3, r0
 80081a8:	68a0      	ldr	r0, [r4, #8]
 80081aa:	4303      	orrs	r3, r0
 80081ac:	604b      	str	r3, [r1, #4]
 80081ae:	e7cd      	b.n	800814c <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081b0:	4f1b      	ldr	r7, [pc, #108]	@ (8008220 <HAL_RCC_ClockConfig+0xf4>)
 80081b2:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081b4:	683b      	ldr	r3, [r7, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	d119      	bne.n	80081ee <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081ba:	039b      	lsls	r3, r3, #14
 80081bc:	d5bb      	bpl.n	8008136 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80081be:	2103      	movs	r1, #3
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	438b      	bics	r3, r1
 80081c4:	4313      	orrs	r3, r2
 80081c6:	607b      	str	r3, [r7, #4]
    tickstart = HAL_GetTick();
 80081c8:	f7fd fdf6 	bl	8005db8 <HAL_GetTick>
 80081cc:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80081ce:	230c      	movs	r3, #12
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	401a      	ands	r2, r3
 80081d4:	6863      	ldr	r3, [r4, #4]
 80081d6:	009b      	lsls	r3, r3, #2
 80081d8:	429a      	cmp	r2, r3
 80081da:	d0b9      	beq.n	8008150 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80081dc:	f7fd fdec 	bl	8005db8 <HAL_GetTick>
 80081e0:	9b01      	ldr	r3, [sp, #4]
 80081e2:	1ac0      	subs	r0, r0, r3
 80081e4:	4b11      	ldr	r3, [pc, #68]	@ (800822c <HAL_RCC_ClockConfig+0x100>)
 80081e6:	4298      	cmp	r0, r3
 80081e8:	d9f1      	bls.n	80081ce <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 80081ea:	2003      	movs	r0, #3
 80081ec:	e7a4      	b.n	8008138 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80081ee:	2a02      	cmp	r2, #2
 80081f0:	d102      	bne.n	80081f8 <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80081f2:	019b      	lsls	r3, r3, #6
 80081f4:	d4e3      	bmi.n	80081be <HAL_RCC_ClockConfig+0x92>
 80081f6:	e79e      	b.n	8008136 <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80081f8:	079b      	lsls	r3, r3, #30
 80081fa:	d4e0      	bmi.n	80081be <HAL_RCC_ClockConfig+0x92>
 80081fc:	e79b      	b.n	8008136 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80081fe:	682a      	ldr	r2, [r5, #0]
 8008200:	439a      	bics	r2, r3
 8008202:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008204:	682a      	ldr	r2, [r5, #0]
 8008206:	421a      	tst	r2, r3
 8008208:	d0a7      	beq.n	800815a <HAL_RCC_ClockConfig+0x2e>
 800820a:	e794      	b.n	8008136 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800820c:	686b      	ldr	r3, [r5, #4]
 800820e:	4a08      	ldr	r2, [pc, #32]	@ (8008230 <HAL_RCC_ClockConfig+0x104>)
 8008210:	4013      	ands	r3, r2
 8008212:	68e2      	ldr	r2, [r4, #12]
 8008214:	4313      	orrs	r3, r2
 8008216:	606b      	str	r3, [r5, #4]
 8008218:	e7a3      	b.n	8008162 <HAL_RCC_ClockConfig+0x36>
 800821a:	46c0      	nop			@ (mov r8, r8)
 800821c:	40022000 	.word	0x40022000
 8008220:	40021000 	.word	0x40021000
 8008224:	0800f199 	.word	0x0800f199
 8008228:	2000001c 	.word	0x2000001c
 800822c:	00001388 	.word	0x00001388
 8008230:	fffff8ff 	.word	0xfffff8ff

08008234 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008234:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008236:	6803      	ldr	r3, [r0, #0]
{
 8008238:	0005      	movs	r5, r0
 800823a:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800823c:	03db      	lsls	r3, r3, #15
 800823e:	d52b      	bpl.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x64>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008240:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8008242:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008244:	4c3d      	ldr	r4, [pc, #244]	@ (800833c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8008246:	0552      	lsls	r2, r2, #21
 8008248:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 800824a:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800824c:	4213      	tst	r3, r2
 800824e:	d108      	bne.n	8008262 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008250:	69e3      	ldr	r3, [r4, #28]
 8008252:	4313      	orrs	r3, r2
 8008254:	61e3      	str	r3, [r4, #28]
 8008256:	69e3      	ldr	r3, [r4, #28]
 8008258:	4013      	ands	r3, r2
 800825a:	9303      	str	r3, [sp, #12]
 800825c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800825e:	2301      	movs	r3, #1
 8008260:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008262:	2780      	movs	r7, #128	@ 0x80
 8008264:	4e36      	ldr	r6, [pc, #216]	@ (8008340 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8008266:	007f      	lsls	r7, r7, #1
 8008268:	6833      	ldr	r3, [r6, #0]
 800826a:	423b      	tst	r3, r7
 800826c:	d02b      	beq.n	80082c6 <HAL_RCCEx_PeriphCLKConfig+0x92>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800826e:	6a21      	ldr	r1, [r4, #32]
 8008270:	22c0      	movs	r2, #192	@ 0xc0
 8008272:	0008      	movs	r0, r1
 8008274:	0092      	lsls	r2, r2, #2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008276:	686b      	ldr	r3, [r5, #4]
 8008278:	4e32      	ldr	r6, [pc, #200]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x110>)
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800827a:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800827c:	4211      	tst	r1, r2
 800827e:	d134      	bne.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0xb6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008280:	6a23      	ldr	r3, [r4, #32]
 8008282:	686a      	ldr	r2, [r5, #4]
 8008284:	4033      	ands	r3, r6
 8008286:	4313      	orrs	r3, r2
 8008288:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800828a:	9b00      	ldr	r3, [sp, #0]
 800828c:	2b01      	cmp	r3, #1
 800828e:	d103      	bne.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008290:	69e3      	ldr	r3, [r4, #28]
 8008292:	4a2d      	ldr	r2, [pc, #180]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8008294:	4013      	ands	r3, r2
 8008296:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008298:	682a      	ldr	r2, [r5, #0]
 800829a:	07d3      	lsls	r3, r2, #31
 800829c:	d506      	bpl.n	80082ac <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800829e:	2003      	movs	r0, #3
 80082a0:	4926      	ldr	r1, [pc, #152]	@ (800833c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80082a2:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 80082a4:	4383      	bics	r3, r0
 80082a6:	68a8      	ldr	r0, [r5, #8]
 80082a8:	4303      	orrs	r3, r0
 80082aa:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80082ac:	0693      	lsls	r3, r2, #26
 80082ae:	d506      	bpl.n	80082be <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80082b0:	2010      	movs	r0, #16
 80082b2:	4922      	ldr	r1, [pc, #136]	@ (800833c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80082b4:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 80082b6:	4383      	bics	r3, r0
 80082b8:	68e8      	ldr	r0, [r5, #12]
 80082ba:	4303      	orrs	r3, r0
 80082bc:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80082be:	0552      	lsls	r2, r2, #21
 80082c0:	d433      	bmi.n	800832a <HAL_RCCEx_PeriphCLKConfig+0xf6>
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80082c2:	2000      	movs	r0, #0
 80082c4:	e00f      	b.n	80082e6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80082c6:	6833      	ldr	r3, [r6, #0]
 80082c8:	433b      	orrs	r3, r7
 80082ca:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80082cc:	f7fd fd74 	bl	8005db8 <HAL_GetTick>
 80082d0:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80082d2:	6833      	ldr	r3, [r6, #0]
 80082d4:	423b      	tst	r3, r7
 80082d6:	d1ca      	bne.n	800826e <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80082d8:	f7fd fd6e 	bl	8005db8 <HAL_GetTick>
 80082dc:	9b01      	ldr	r3, [sp, #4]
 80082de:	1ac0      	subs	r0, r0, r3
 80082e0:	2864      	cmp	r0, #100	@ 0x64
 80082e2:	d9f6      	bls.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
          return HAL_TIMEOUT;
 80082e4:	2003      	movs	r0, #3
}
 80082e6:	b005      	add	sp, #20
 80082e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80082ea:	4013      	ands	r3, r2
 80082ec:	4283      	cmp	r3, r0
 80082ee:	d0c7      	beq.n	8008280 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      __HAL_RCC_BACKUPRESET_FORCE();
 80082f0:	2280      	movs	r2, #128	@ 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80082f2:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80082f4:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80082f6:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 80082f8:	0252      	lsls	r2, r2, #9
 80082fa:	4302      	orrs	r2, r0
 80082fc:	6222      	str	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80082fe:	6a22      	ldr	r2, [r4, #32]
 8008300:	4812      	ldr	r0, [pc, #72]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x118>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008302:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008304:	4002      	ands	r2, r0
 8008306:	6222      	str	r2, [r4, #32]
      RCC->BDCR = temp_reg;
 8008308:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800830a:	07db      	lsls	r3, r3, #31
 800830c:	d5b8      	bpl.n	8008280 <HAL_RCCEx_PeriphCLKConfig+0x4c>
        tickstart = HAL_GetTick();
 800830e:	f7fd fd53 	bl	8005db8 <HAL_GetTick>
 8008312:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008314:	2202      	movs	r2, #2
 8008316:	6a23      	ldr	r3, [r4, #32]
 8008318:	4213      	tst	r3, r2
 800831a:	d1b1      	bne.n	8008280 <HAL_RCCEx_PeriphCLKConfig+0x4c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800831c:	f7fd fd4c 	bl	8005db8 <HAL_GetTick>
 8008320:	4b0b      	ldr	r3, [pc, #44]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 8008322:	1bc0      	subs	r0, r0, r7
 8008324:	4298      	cmp	r0, r3
 8008326:	d9f5      	bls.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0xe0>
 8008328:	e7dc      	b.n	80082e4 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800832a:	2140      	movs	r1, #64	@ 0x40
 800832c:	4a03      	ldr	r2, [pc, #12]	@ (800833c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800832e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8008330:	438b      	bics	r3, r1
 8008332:	6929      	ldr	r1, [r5, #16]
 8008334:	430b      	orrs	r3, r1
 8008336:	6313      	str	r3, [r2, #48]	@ 0x30
 8008338:	e7c3      	b.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 800833a:	46c0      	nop			@ (mov r8, r8)
 800833c:	40021000 	.word	0x40021000
 8008340:	40007000 	.word	0x40007000
 8008344:	fffffcff 	.word	0xfffffcff
 8008348:	efffffff 	.word	0xefffffff
 800834c:	fffeffff 	.word	0xfffeffff
 8008350:	00001388 	.word	0x00001388

08008354 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008354:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008356:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 8008358:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800835a:	6a02      	ldr	r2, [r0, #32]
 800835c:	43a2      	bics	r2, r4
 800835e:	6202      	str	r2, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008360:	2273      	movs	r2, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 8008362:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008364:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008366:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008368:	680a      	ldr	r2, [r1, #0]
 800836a:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800836c:	2202      	movs	r2, #2
 800836e:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008370:	688a      	ldr	r2, [r1, #8]
 8008372:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008374:	4a0e      	ldr	r2, [pc, #56]	@ (80083b0 <TIM_OC1_SetConfig+0x5c>)
 8008376:	4290      	cmp	r0, r2
 8008378:	d008      	beq.n	800838c <TIM_OC1_SetConfig+0x38>
 800837a:	4a0e      	ldr	r2, [pc, #56]	@ (80083b4 <TIM_OC1_SetConfig+0x60>)
 800837c:	4290      	cmp	r0, r2
 800837e:	d005      	beq.n	800838c <TIM_OC1_SetConfig+0x38>
 8008380:	4a0d      	ldr	r2, [pc, #52]	@ (80083b8 <TIM_OC1_SetConfig+0x64>)
 8008382:	4290      	cmp	r0, r2
 8008384:	d002      	beq.n	800838c <TIM_OC1_SetConfig+0x38>
 8008386:	4a0d      	ldr	r2, [pc, #52]	@ (80083bc <TIM_OC1_SetConfig+0x68>)
 8008388:	4290      	cmp	r0, r2
 800838a:	d10b      	bne.n	80083a4 <TIM_OC1_SetConfig+0x50>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800838c:	2208      	movs	r2, #8
 800838e:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008390:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008392:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8008394:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8008396:	2204      	movs	r2, #4
 8008398:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800839a:	4a09      	ldr	r2, [pc, #36]	@ (80083c0 <TIM_OC1_SetConfig+0x6c>)
 800839c:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 800839e:	694c      	ldr	r4, [r1, #20]
 80083a0:	4334      	orrs	r4, r6
 80083a2:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80083a4:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80083a6:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80083a8:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80083aa:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083ac:	6203      	str	r3, [r0, #32]
}
 80083ae:	bd70      	pop	{r4, r5, r6, pc}
 80083b0:	40012c00 	.word	0x40012c00
 80083b4:	40014000 	.word	0x40014000
 80083b8:	40014400 	.word	0x40014400
 80083bc:	40014800 	.word	0x40014800
 80083c0:	fffffcff 	.word	0xfffffcff

080083c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80083c4:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80083c6:	4a18      	ldr	r2, [pc, #96]	@ (8008428 <TIM_OC3_SetConfig+0x64>)
  tmpccer = TIMx->CCER;
 80083c8:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80083ca:	6a03      	ldr	r3, [r0, #32]
 80083cc:	4013      	ands	r3, r2
 80083ce:	6203      	str	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80083d0:	2373      	movs	r3, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 80083d2:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80083d4:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80083d6:	439c      	bics	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083d8:	680b      	ldr	r3, [r1, #0]
 80083da:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80083dc:	4b13      	ldr	r3, [pc, #76]	@ (800842c <TIM_OC3_SetConfig+0x68>)
 80083de:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80083e0:	688b      	ldr	r3, [r1, #8]
 80083e2:	021b      	lsls	r3, r3, #8
 80083e4:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80083e6:	4d12      	ldr	r5, [pc, #72]	@ (8008430 <TIM_OC3_SetConfig+0x6c>)
 80083e8:	42a8      	cmp	r0, r5
 80083ea:	d10e      	bne.n	800840a <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80083ec:	4d11      	ldr	r5, [pc, #68]	@ (8008434 <TIM_OC3_SetConfig+0x70>)
 80083ee:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80083f0:	68cb      	ldr	r3, [r1, #12]
 80083f2:	021b      	lsls	r3, r3, #8
 80083f4:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80083f6:	4d10      	ldr	r5, [pc, #64]	@ (8008438 <TIM_OC3_SetConfig+0x74>)
 80083f8:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80083fa:	4d10      	ldr	r5, [pc, #64]	@ (800843c <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80083fc:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80083fe:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008400:	694a      	ldr	r2, [r1, #20]
 8008402:	4332      	orrs	r2, r6
 8008404:	0112      	lsls	r2, r2, #4
 8008406:	432a      	orrs	r2, r5
 8008408:	e008      	b.n	800841c <TIM_OC3_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800840a:	4d0d      	ldr	r5, [pc, #52]	@ (8008440 <TIM_OC3_SetConfig+0x7c>)
 800840c:	42a8      	cmp	r0, r5
 800840e:	d0f4      	beq.n	80083fa <TIM_OC3_SetConfig+0x36>
 8008410:	4d0c      	ldr	r5, [pc, #48]	@ (8008444 <TIM_OC3_SetConfig+0x80>)
 8008412:	42a8      	cmp	r0, r5
 8008414:	d0f1      	beq.n	80083fa <TIM_OC3_SetConfig+0x36>
 8008416:	4d0c      	ldr	r5, [pc, #48]	@ (8008448 <TIM_OC3_SetConfig+0x84>)
 8008418:	42a8      	cmp	r0, r5
 800841a:	d0ee      	beq.n	80083fa <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800841c:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800841e:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8008420:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8008422:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008424:	6203      	str	r3, [r0, #32]
}
 8008426:	bd70      	pop	{r4, r5, r6, pc}
 8008428:	fffffeff 	.word	0xfffffeff
 800842c:	fffffdff 	.word	0xfffffdff
 8008430:	40012c00 	.word	0x40012c00
 8008434:	fffff7ff 	.word	0xfffff7ff
 8008438:	fffffbff 	.word	0xfffffbff
 800843c:	ffffcfff 	.word	0xffffcfff
 8008440:	40014000 	.word	0x40014000
 8008444:	40014400 	.word	0x40014400
 8008448:	40014800 	.word	0x40014800

0800844c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800844c:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800844e:	4a14      	ldr	r2, [pc, #80]	@ (80084a0 <TIM_OC4_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 8008450:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008452:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008454:	4d13      	ldr	r5, [pc, #76]	@ (80084a4 <TIM_OC4_SetConfig+0x58>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008456:	4013      	ands	r3, r2
 8008458:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800845a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800845c:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800845e:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008460:	680d      	ldr	r5, [r1, #0]
 8008462:	022d      	lsls	r5, r5, #8
 8008464:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008466:	4a10      	ldr	r2, [pc, #64]	@ (80084a8 <TIM_OC4_SetConfig+0x5c>)
 8008468:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800846a:	688a      	ldr	r2, [r1, #8]
 800846c:	0312      	lsls	r2, r2, #12
 800846e:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008470:	4c0e      	ldr	r4, [pc, #56]	@ (80084ac <TIM_OC4_SetConfig+0x60>)
 8008472:	42a0      	cmp	r0, r4
 8008474:	d008      	beq.n	8008488 <TIM_OC4_SetConfig+0x3c>
 8008476:	4c0e      	ldr	r4, [pc, #56]	@ (80084b0 <TIM_OC4_SetConfig+0x64>)
 8008478:	42a0      	cmp	r0, r4
 800847a:	d005      	beq.n	8008488 <TIM_OC4_SetConfig+0x3c>
 800847c:	4c0d      	ldr	r4, [pc, #52]	@ (80084b4 <TIM_OC4_SetConfig+0x68>)
 800847e:	42a0      	cmp	r0, r4
 8008480:	d002      	beq.n	8008488 <TIM_OC4_SetConfig+0x3c>
 8008482:	4c0d      	ldr	r4, [pc, #52]	@ (80084b8 <TIM_OC4_SetConfig+0x6c>)
 8008484:	42a0      	cmp	r0, r4
 8008486:	d104      	bne.n	8008492 <TIM_OC4_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008488:	4c0c      	ldr	r4, [pc, #48]	@ (80084bc <TIM_OC4_SetConfig+0x70>)
 800848a:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800848c:	694b      	ldr	r3, [r1, #20]
 800848e:	019b      	lsls	r3, r3, #6
 8008490:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008492:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008494:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8008496:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8008498:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800849a:	6202      	str	r2, [r0, #32]
}
 800849c:	bd30      	pop	{r4, r5, pc}
 800849e:	46c0      	nop			@ (mov r8, r8)
 80084a0:	ffffefff 	.word	0xffffefff
 80084a4:	ffff8cff 	.word	0xffff8cff
 80084a8:	ffffdfff 	.word	0xffffdfff
 80084ac:	40012c00 	.word	0x40012c00
 80084b0:	40014000 	.word	0x40014000
 80084b4:	40014400 	.word	0x40014400
 80084b8:	40014800 	.word	0x40014800
 80084bc:	ffffbfff 	.word	0xffffbfff

080084c0 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80084c0:	0001      	movs	r1, r0
{
 80084c2:	0003      	movs	r3, r0
    return HAL_ERROR;
 80084c4:	2001      	movs	r0, #1
{
 80084c6:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 80084c8:	313d      	adds	r1, #61	@ 0x3d
 80084ca:	780c      	ldrb	r4, [r1, #0]
 80084cc:	b2e2      	uxtb	r2, r4
 80084ce:	4284      	cmp	r4, r0
 80084d0:	d11c      	bne.n	800850c <HAL_TIM_Base_Start_IT+0x4c>
  htim->State = HAL_TIM_STATE_BUSY;
 80084d2:	1800      	adds	r0, r0, r0
 80084d4:	7008      	strb	r0, [r1, #0]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	68d9      	ldr	r1, [r3, #12]
 80084da:	4311      	orrs	r1, r2
 80084dc:	60d9      	str	r1, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084de:	490d      	ldr	r1, [pc, #52]	@ (8008514 <HAL_TIM_Base_Start_IT+0x54>)
 80084e0:	428b      	cmp	r3, r1
 80084e2:	d009      	beq.n	80084f8 <HAL_TIM_Base_Start_IT+0x38>
 80084e4:	2180      	movs	r1, #128	@ 0x80
 80084e6:	05c9      	lsls	r1, r1, #23
 80084e8:	428b      	cmp	r3, r1
 80084ea:	d005      	beq.n	80084f8 <HAL_TIM_Base_Start_IT+0x38>
 80084ec:	490a      	ldr	r1, [pc, #40]	@ (8008518 <HAL_TIM_Base_Start_IT+0x58>)
 80084ee:	428b      	cmp	r3, r1
 80084f0:	d002      	beq.n	80084f8 <HAL_TIM_Base_Start_IT+0x38>
 80084f2:	490a      	ldr	r1, [pc, #40]	@ (800851c <HAL_TIM_Base_Start_IT+0x5c>)
 80084f4:	428b      	cmp	r3, r1
 80084f6:	d10a      	bne.n	800850e <HAL_TIM_Base_Start_IT+0x4e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80084f8:	2107      	movs	r1, #7
 80084fa:	689a      	ldr	r2, [r3, #8]
 80084fc:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084fe:	2a06      	cmp	r2, #6
 8008500:	d003      	beq.n	800850a <HAL_TIM_Base_Start_IT+0x4a>
      __HAL_TIM_ENABLE(htim);
 8008502:	2201      	movs	r2, #1
 8008504:	6819      	ldr	r1, [r3, #0]
 8008506:	430a      	orrs	r2, r1
 8008508:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800850a:	2000      	movs	r0, #0
}
 800850c:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 800850e:	6819      	ldr	r1, [r3, #0]
 8008510:	e7f9      	b.n	8008506 <HAL_TIM_Base_Start_IT+0x46>
 8008512:	46c0      	nop			@ (mov r8, r8)
 8008514:	40012c00 	.word	0x40012c00
 8008518:	40000400 	.word	0x40000400
 800851c:	40014000 	.word	0x40014000

08008520 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008520:	2101      	movs	r1, #1
 8008522:	6803      	ldr	r3, [r0, #0]
{
 8008524:	b510      	push	{r4, lr}
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008526:	68da      	ldr	r2, [r3, #12]
 8008528:	438a      	bics	r2, r1
 800852a:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 800852c:	6a1c      	ldr	r4, [r3, #32]
 800852e:	4a07      	ldr	r2, [pc, #28]	@ (800854c <HAL_TIM_Base_Stop_IT+0x2c>)
 8008530:	4214      	tst	r4, r2
 8008532:	d106      	bne.n	8008542 <HAL_TIM_Base_Stop_IT+0x22>
 8008534:	6a1c      	ldr	r4, [r3, #32]
 8008536:	4a06      	ldr	r2, [pc, #24]	@ (8008550 <HAL_TIM_Base_Stop_IT+0x30>)
 8008538:	4214      	tst	r4, r2
 800853a:	d102      	bne.n	8008542 <HAL_TIM_Base_Stop_IT+0x22>
 800853c:	681a      	ldr	r2, [r3, #0]
 800853e:	438a      	bics	r2, r1
 8008540:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8008542:	2301      	movs	r3, #1
 8008544:	303d      	adds	r0, #61	@ 0x3d
 8008546:	7003      	strb	r3, [r0, #0]
}
 8008548:	2000      	movs	r0, #0
 800854a:	bd10      	pop	{r4, pc}
 800854c:	00001111 	.word	0x00001111
 8008550:	00000444 	.word	0x00000444

08008554 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8008554:	4770      	bx	lr

08008556 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8008556:	4770      	bx	lr

08008558 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8008558:	4770      	bx	lr

0800855a <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 800855a:	4770      	bx	lr

0800855c <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 800855c:	4770      	bx	lr

0800855e <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800855e:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 8008560:	6803      	ldr	r3, [r0, #0]
{
 8008562:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8008564:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008566:	691e      	ldr	r6, [r3, #16]
{
 8008568:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800856a:	4216      	tst	r6, r2
 800856c:	d00d      	beq.n	800858a <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800856e:	4215      	tst	r5, r2
 8008570:	d00b      	beq.n	800858a <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008572:	3a05      	subs	r2, #5
 8008574:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008576:	3204      	adds	r2, #4
 8008578:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800857a:	699b      	ldr	r3, [r3, #24]
 800857c:	079b      	lsls	r3, r3, #30
 800857e:	d100      	bne.n	8008582 <HAL_TIM_IRQHandler+0x24>
 8008580:	e071      	b.n	8008666 <HAL_TIM_IRQHandler+0x108>
          HAL_TIM_IC_CaptureCallback(htim);
 8008582:	f7ff ffe9 	bl	8008558 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008586:	2300      	movs	r3, #0
 8008588:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800858a:	2304      	movs	r3, #4
 800858c:	421e      	tst	r6, r3
 800858e:	d011      	beq.n	80085b4 <HAL_TIM_IRQHandler+0x56>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008590:	421d      	tst	r5, r3
 8008592:	d00f      	beq.n	80085b4 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008594:	2205      	movs	r2, #5
 8008596:	6823      	ldr	r3, [r4, #0]
 8008598:	4252      	negs	r2, r2
 800859a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800859c:	3207      	adds	r2, #7
 800859e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80085a0:	699a      	ldr	r2, [r3, #24]
 80085a2:	23c0      	movs	r3, #192	@ 0xc0
 80085a4:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80085a6:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80085a8:	421a      	tst	r2, r3
 80085aa:	d062      	beq.n	8008672 <HAL_TIM_IRQHandler+0x114>
        HAL_TIM_IC_CaptureCallback(htim);
 80085ac:	f7ff ffd4 	bl	8008558 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085b0:	2300      	movs	r3, #0
 80085b2:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80085b4:	2308      	movs	r3, #8
 80085b6:	421e      	tst	r6, r3
 80085b8:	d00f      	beq.n	80085da <HAL_TIM_IRQHandler+0x7c>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80085ba:	421d      	tst	r5, r3
 80085bc:	d00d      	beq.n	80085da <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80085be:	2209      	movs	r2, #9
 80085c0:	6823      	ldr	r3, [r4, #0]
 80085c2:	4252      	negs	r2, r2
 80085c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80085c6:	320d      	adds	r2, #13
 80085c8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80085ca:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80085cc:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80085ce:	079b      	lsls	r3, r3, #30
 80085d0:	d055      	beq.n	800867e <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 80085d2:	f7ff ffc1 	bl	8008558 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085d6:	2300      	movs	r3, #0
 80085d8:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80085da:	2310      	movs	r3, #16
 80085dc:	421e      	tst	r6, r3
 80085de:	d011      	beq.n	8008604 <HAL_TIM_IRQHandler+0xa6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80085e0:	421d      	tst	r5, r3
 80085e2:	d00f      	beq.n	8008604 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80085e4:	2211      	movs	r2, #17
 80085e6:	6823      	ldr	r3, [r4, #0]
 80085e8:	4252      	negs	r2, r2
 80085ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80085ec:	3219      	adds	r2, #25
 80085ee:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80085f0:	69da      	ldr	r2, [r3, #28]
 80085f2:	23c0      	movs	r3, #192	@ 0xc0
 80085f4:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80085f6:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80085f8:	421a      	tst	r2, r3
 80085fa:	d046      	beq.n	800868a <HAL_TIM_IRQHandler+0x12c>
        HAL_TIM_IC_CaptureCallback(htim);
 80085fc:	f7ff ffac 	bl	8008558 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008600:	2300      	movs	r3, #0
 8008602:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008604:	2301      	movs	r3, #1
 8008606:	421e      	tst	r6, r3
 8008608:	d008      	beq.n	800861c <HAL_TIM_IRQHandler+0xbe>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800860a:	421d      	tst	r5, r3
 800860c:	d006      	beq.n	800861c <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800860e:	2202      	movs	r2, #2
 8008610:	6823      	ldr	r3, [r4, #0]
 8008612:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 8008614:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008616:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8008618:	f7fb fda6 	bl	8004168 <HAL_TIM_PeriodElapsedCallback>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800861c:	2380      	movs	r3, #128	@ 0x80
 800861e:	421e      	tst	r6, r3
 8008620:	d008      	beq.n	8008634 <HAL_TIM_IRQHandler+0xd6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008622:	421d      	tst	r5, r3
 8008624:	d006      	beq.n	8008634 <HAL_TIM_IRQHandler+0xd6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008626:	2281      	movs	r2, #129	@ 0x81
 8008628:	6823      	ldr	r3, [r4, #0]
 800862a:	4252      	negs	r2, r2
      HAL_TIMEx_BreakCallback(htim);
 800862c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800862e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008630:	f000 fb37 	bl	8008ca2 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008634:	2340      	movs	r3, #64	@ 0x40
 8008636:	421e      	tst	r6, r3
 8008638:	d008      	beq.n	800864c <HAL_TIM_IRQHandler+0xee>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800863a:	421d      	tst	r5, r3
 800863c:	d006      	beq.n	800864c <HAL_TIM_IRQHandler+0xee>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800863e:	2241      	movs	r2, #65	@ 0x41
 8008640:	6823      	ldr	r3, [r4, #0]
 8008642:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 8008644:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008646:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008648:	f7ff ff88 	bl	800855c <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800864c:	2320      	movs	r3, #32
 800864e:	421e      	tst	r6, r3
 8008650:	d008      	beq.n	8008664 <HAL_TIM_IRQHandler+0x106>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008652:	421d      	tst	r5, r3
 8008654:	d006      	beq.n	8008664 <HAL_TIM_IRQHandler+0x106>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008656:	2221      	movs	r2, #33	@ 0x21
 8008658:	6823      	ldr	r3, [r4, #0]
 800865a:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 800865c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800865e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8008660:	f000 fb1e 	bl	8008ca0 <HAL_TIMEx_CommutCallback>
}
 8008664:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008666:	f7ff ff76 	bl	8008556 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800866a:	0020      	movs	r0, r4
 800866c:	f7ff ff75 	bl	800855a <HAL_TIM_PWM_PulseFinishedCallback>
 8008670:	e789      	b.n	8008586 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008672:	f7ff ff70 	bl	8008556 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008676:	0020      	movs	r0, r4
 8008678:	f7ff ff6f 	bl	800855a <HAL_TIM_PWM_PulseFinishedCallback>
 800867c:	e798      	b.n	80085b0 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800867e:	f7ff ff6a 	bl	8008556 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008682:	0020      	movs	r0, r4
 8008684:	f7ff ff69 	bl	800855a <HAL_TIM_PWM_PulseFinishedCallback>
 8008688:	e7a5      	b.n	80085d6 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800868a:	f7ff ff64 	bl	8008556 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800868e:	0020      	movs	r0, r4
 8008690:	f7ff ff63 	bl	800855a <HAL_TIM_PWM_PulseFinishedCallback>
 8008694:	e7b4      	b.n	8008600 <HAL_TIM_IRQHandler+0xa2>
	...

08008698 <TIM_Base_SetConfig>:
{
 8008698:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800869a:	4c1f      	ldr	r4, [pc, #124]	@ (8008718 <TIM_Base_SetConfig+0x80>)
  tmpcr1 = TIMx->CR1;
 800869c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800869e:	42a0      	cmp	r0, r4
 80086a0:	d006      	beq.n	80086b0 <TIM_Base_SetConfig+0x18>
 80086a2:	2280      	movs	r2, #128	@ 0x80
 80086a4:	05d2      	lsls	r2, r2, #23
 80086a6:	4290      	cmp	r0, r2
 80086a8:	d002      	beq.n	80086b0 <TIM_Base_SetConfig+0x18>
 80086aa:	4a1c      	ldr	r2, [pc, #112]	@ (800871c <TIM_Base_SetConfig+0x84>)
 80086ac:	4290      	cmp	r0, r2
 80086ae:	d108      	bne.n	80086c2 <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80086b0:	2270      	movs	r2, #112	@ 0x70
 80086b2:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80086b4:	684a      	ldr	r2, [r1, #4]
 80086b6:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80086b8:	4a19      	ldr	r2, [pc, #100]	@ (8008720 <TIM_Base_SetConfig+0x88>)
 80086ba:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80086bc:	68cb      	ldr	r3, [r1, #12]
 80086be:	4313      	orrs	r3, r2
 80086c0:	e00b      	b.n	80086da <TIM_Base_SetConfig+0x42>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80086c2:	4a18      	ldr	r2, [pc, #96]	@ (8008724 <TIM_Base_SetConfig+0x8c>)
 80086c4:	4290      	cmp	r0, r2
 80086c6:	d0f7      	beq.n	80086b8 <TIM_Base_SetConfig+0x20>
 80086c8:	4a17      	ldr	r2, [pc, #92]	@ (8008728 <TIM_Base_SetConfig+0x90>)
 80086ca:	4290      	cmp	r0, r2
 80086cc:	d0f4      	beq.n	80086b8 <TIM_Base_SetConfig+0x20>
 80086ce:	4a17      	ldr	r2, [pc, #92]	@ (800872c <TIM_Base_SetConfig+0x94>)
 80086d0:	4290      	cmp	r0, r2
 80086d2:	d0f1      	beq.n	80086b8 <TIM_Base_SetConfig+0x20>
 80086d4:	4a16      	ldr	r2, [pc, #88]	@ (8008730 <TIM_Base_SetConfig+0x98>)
 80086d6:	4290      	cmp	r0, r2
 80086d8:	d0ee      	beq.n	80086b8 <TIM_Base_SetConfig+0x20>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80086da:	2280      	movs	r2, #128	@ 0x80
 80086dc:	4393      	bics	r3, r2
 80086de:	694a      	ldr	r2, [r1, #20]
 80086e0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80086e2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80086e4:	688b      	ldr	r3, [r1, #8]
 80086e6:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80086e8:	680b      	ldr	r3, [r1, #0]
 80086ea:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80086ec:	42a0      	cmp	r0, r4
 80086ee:	d008      	beq.n	8008702 <TIM_Base_SetConfig+0x6a>
 80086f0:	4b0d      	ldr	r3, [pc, #52]	@ (8008728 <TIM_Base_SetConfig+0x90>)
 80086f2:	4298      	cmp	r0, r3
 80086f4:	d005      	beq.n	8008702 <TIM_Base_SetConfig+0x6a>
 80086f6:	4b0d      	ldr	r3, [pc, #52]	@ (800872c <TIM_Base_SetConfig+0x94>)
 80086f8:	4298      	cmp	r0, r3
 80086fa:	d002      	beq.n	8008702 <TIM_Base_SetConfig+0x6a>
 80086fc:	4b0c      	ldr	r3, [pc, #48]	@ (8008730 <TIM_Base_SetConfig+0x98>)
 80086fe:	4298      	cmp	r0, r3
 8008700:	d101      	bne.n	8008706 <TIM_Base_SetConfig+0x6e>
    TIMx->RCR = Structure->RepetitionCounter;
 8008702:	690b      	ldr	r3, [r1, #16]
 8008704:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8008706:	2201      	movs	r2, #1
 8008708:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800870a:	6903      	ldr	r3, [r0, #16]
 800870c:	4213      	tst	r3, r2
 800870e:	d002      	beq.n	8008716 <TIM_Base_SetConfig+0x7e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008710:	6903      	ldr	r3, [r0, #16]
 8008712:	4393      	bics	r3, r2
 8008714:	6103      	str	r3, [r0, #16]
}
 8008716:	bd10      	pop	{r4, pc}
 8008718:	40012c00 	.word	0x40012c00
 800871c:	40000400 	.word	0x40000400
 8008720:	fffffcff 	.word	0xfffffcff
 8008724:	40002000 	.word	0x40002000
 8008728:	40014000 	.word	0x40014000
 800872c:	40014400 	.word	0x40014400
 8008730:	40014800 	.word	0x40014800

08008734 <HAL_TIM_Base_Init>:
{
 8008734:	b570      	push	{r4, r5, r6, lr}
 8008736:	0004      	movs	r4, r0
    return HAL_ERROR;
 8008738:	2001      	movs	r0, #1
  if (htim == NULL)
 800873a:	2c00      	cmp	r4, #0
 800873c:	d021      	beq.n	8008782 <HAL_TIM_Base_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 800873e:	0025      	movs	r5, r4
 8008740:	353d      	adds	r5, #61	@ 0x3d
 8008742:	782b      	ldrb	r3, [r5, #0]
 8008744:	b2da      	uxtb	r2, r3
 8008746:	2b00      	cmp	r3, #0
 8008748:	d105      	bne.n	8008756 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800874a:	0023      	movs	r3, r4
 800874c:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800874e:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8008750:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8008752:	f7fd f98d 	bl	8005a70 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8008756:	2302      	movs	r3, #2
 8008758:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800875a:	6820      	ldr	r0, [r4, #0]
 800875c:	1d21      	adds	r1, r4, #4
 800875e:	f7ff ff9b 	bl	8008698 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008762:	0022      	movs	r2, r4
 8008764:	2301      	movs	r3, #1
  return HAL_OK;
 8008766:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008768:	3246      	adds	r2, #70	@ 0x46
 800876a:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800876c:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800876e:	3a08      	subs	r2, #8
 8008770:	7013      	strb	r3, [r2, #0]
 8008772:	7053      	strb	r3, [r2, #1]
 8008774:	7093      	strb	r3, [r2, #2]
 8008776:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008778:	7113      	strb	r3, [r2, #4]
 800877a:	7153      	strb	r3, [r2, #5]
 800877c:	7193      	strb	r3, [r2, #6]
 800877e:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8008780:	702b      	strb	r3, [r5, #0]
}
 8008782:	bd70      	pop	{r4, r5, r6, pc}

08008784 <HAL_TIM_PWM_Init>:
{
 8008784:	b570      	push	{r4, r5, r6, lr}
 8008786:	0004      	movs	r4, r0
    return HAL_ERROR;
 8008788:	2001      	movs	r0, #1
  if (htim == NULL)
 800878a:	2c00      	cmp	r4, #0
 800878c:	d021      	beq.n	80087d2 <HAL_TIM_PWM_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 800878e:	0025      	movs	r5, r4
 8008790:	353d      	adds	r5, #61	@ 0x3d
 8008792:	782b      	ldrb	r3, [r5, #0]
 8008794:	b2da      	uxtb	r2, r3
 8008796:	2b00      	cmp	r3, #0
 8008798:	d105      	bne.n	80087a6 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800879a:	0023      	movs	r3, r4
 800879c:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800879e:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80087a0:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 80087a2:	f7ff fed7 	bl	8008554 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80087a6:	2302      	movs	r3, #2
 80087a8:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087aa:	6820      	ldr	r0, [r4, #0]
 80087ac:	1d21      	adds	r1, r4, #4
 80087ae:	f7ff ff73 	bl	8008698 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087b2:	0022      	movs	r2, r4
 80087b4:	2301      	movs	r3, #1
  return HAL_OK;
 80087b6:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087b8:	3246      	adds	r2, #70	@ 0x46
 80087ba:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087bc:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087be:	3a08      	subs	r2, #8
 80087c0:	7013      	strb	r3, [r2, #0]
 80087c2:	7053      	strb	r3, [r2, #1]
 80087c4:	7093      	strb	r3, [r2, #2]
 80087c6:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087c8:	7113      	strb	r3, [r2, #4]
 80087ca:	7153      	strb	r3, [r2, #5]
 80087cc:	7193      	strb	r3, [r2, #6]
 80087ce:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80087d0:	702b      	strb	r3, [r5, #0]
}
 80087d2:	bd70      	pop	{r4, r5, r6, pc}

080087d4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087d4:	2210      	movs	r2, #16
{
 80087d6:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 80087d8:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087da:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80087dc:	4c17      	ldr	r4, [pc, #92]	@ (800883c <TIM_OC2_SetConfig+0x68>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087de:	4393      	bics	r3, r2
 80087e0:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80087e2:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80087e4:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80087e6:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087e8:	680c      	ldr	r4, [r1, #0]
 80087ea:	0224      	lsls	r4, r4, #8
 80087ec:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 80087ee:	2320      	movs	r3, #32
 80087f0:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80087f2:	688b      	ldr	r3, [r1, #8]
 80087f4:	011b      	lsls	r3, r3, #4
 80087f6:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80087f8:	4d11      	ldr	r5, [pc, #68]	@ (8008840 <TIM_OC2_SetConfig+0x6c>)
 80087fa:	42a8      	cmp	r0, r5
 80087fc:	d10f      	bne.n	800881e <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 80087fe:	2580      	movs	r5, #128	@ 0x80
 8008800:	43ab      	bics	r3, r5
 8008802:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008804:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8008806:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008808:	011b      	lsls	r3, r3, #4
 800880a:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800880c:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800880e:	4d0d      	ldr	r5, [pc, #52]	@ (8008844 <TIM_OC2_SetConfig+0x70>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008810:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008812:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008814:	694a      	ldr	r2, [r1, #20]
 8008816:	4332      	orrs	r2, r6
 8008818:	0092      	lsls	r2, r2, #2
 800881a:	432a      	orrs	r2, r5
 800881c:	e008      	b.n	8008830 <TIM_OC2_SetConfig+0x5c>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800881e:	4d0a      	ldr	r5, [pc, #40]	@ (8008848 <TIM_OC2_SetConfig+0x74>)
 8008820:	42a8      	cmp	r0, r5
 8008822:	d0f4      	beq.n	800880e <TIM_OC2_SetConfig+0x3a>
 8008824:	4d09      	ldr	r5, [pc, #36]	@ (800884c <TIM_OC2_SetConfig+0x78>)
 8008826:	42a8      	cmp	r0, r5
 8008828:	d0f1      	beq.n	800880e <TIM_OC2_SetConfig+0x3a>
 800882a:	4d09      	ldr	r5, [pc, #36]	@ (8008850 <TIM_OC2_SetConfig+0x7c>)
 800882c:	42a8      	cmp	r0, r5
 800882e:	d0ee      	beq.n	800880e <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8008830:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8008832:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008834:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8008836:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8008838:	6203      	str	r3, [r0, #32]
}
 800883a:	bd70      	pop	{r4, r5, r6, pc}
 800883c:	ffff8cff 	.word	0xffff8cff
 8008840:	40012c00 	.word	0x40012c00
 8008844:	fffff3ff 	.word	0xfffff3ff
 8008848:	40014000 	.word	0x40014000
 800884c:	40014400 	.word	0x40014400
 8008850:	40014800 	.word	0x40014800

08008854 <HAL_TIM_PWM_ConfigChannel>:
{
 8008854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8008856:	0006      	movs	r6, r0
 8008858:	363c      	adds	r6, #60	@ 0x3c
{
 800885a:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 800885c:	7832      	ldrb	r2, [r6, #0]
{
 800885e:	0003      	movs	r3, r0
 8008860:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8008862:	2002      	movs	r0, #2
 8008864:	2a01      	cmp	r2, #1
 8008866:	d00a      	beq.n	800887e <HAL_TIM_PWM_ConfigChannel+0x2a>
 8008868:	3801      	subs	r0, #1
 800886a:	7030      	strb	r0, [r6, #0]
  switch (Channel)
 800886c:	2d08      	cmp	r5, #8
 800886e:	d03f      	beq.n	80088f0 <HAL_TIM_PWM_ConfigChannel+0x9c>
 8008870:	d806      	bhi.n	8008880 <HAL_TIM_PWM_ConfigChannel+0x2c>
 8008872:	2d00      	cmp	r5, #0
 8008874:	d019      	beq.n	80088aa <HAL_TIM_PWM_ConfigChannel+0x56>
 8008876:	2d04      	cmp	r5, #4
 8008878:	d029      	beq.n	80088ce <HAL_TIM_PWM_ConfigChannel+0x7a>
  __HAL_UNLOCK(htim);
 800887a:	2300      	movs	r3, #0
 800887c:	7033      	strb	r3, [r6, #0]
}
 800887e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8008880:	2d0c      	cmp	r5, #12
 8008882:	d1fa      	bne.n	800887a <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008884:	681d      	ldr	r5, [r3, #0]
 8008886:	0028      	movs	r0, r5
 8008888:	f7ff fde0 	bl	800844c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800888c:	2380      	movs	r3, #128	@ 0x80
 800888e:	69ea      	ldr	r2, [r5, #28]
 8008890:	011b      	lsls	r3, r3, #4
 8008892:	4313      	orrs	r3, r2
 8008894:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008896:	69eb      	ldr	r3, [r5, #28]
 8008898:	4a1d      	ldr	r2, [pc, #116]	@ (8008910 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 800889a:	4013      	ands	r3, r2
 800889c:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800889e:	6923      	ldr	r3, [r4, #16]
 80088a0:	69ea      	ldr	r2, [r5, #28]
 80088a2:	021b      	lsls	r3, r3, #8
 80088a4:	4313      	orrs	r3, r2
 80088a6:	61eb      	str	r3, [r5, #28]
      break;
 80088a8:	e00f      	b.n	80088ca <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80088aa:	681d      	ldr	r5, [r3, #0]
 80088ac:	0028      	movs	r0, r5
 80088ae:	f7ff fd51 	bl	8008354 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80088b2:	2308      	movs	r3, #8
 80088b4:	69aa      	ldr	r2, [r5, #24]
 80088b6:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80088b8:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80088ba:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80088bc:	69ab      	ldr	r3, [r5, #24]
 80088be:	4393      	bics	r3, r2
 80088c0:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80088c2:	69ab      	ldr	r3, [r5, #24]
 80088c4:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80088c6:	4313      	orrs	r3, r2
 80088c8:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80088ca:	2000      	movs	r0, #0
 80088cc:	e7d5      	b.n	800887a <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80088ce:	681d      	ldr	r5, [r3, #0]
 80088d0:	0028      	movs	r0, r5
 80088d2:	f7ff ff7f 	bl	80087d4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80088d6:	2380      	movs	r3, #128	@ 0x80
 80088d8:	69aa      	ldr	r2, [r5, #24]
 80088da:	011b      	lsls	r3, r3, #4
 80088dc:	4313      	orrs	r3, r2
 80088de:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80088e0:	69ab      	ldr	r3, [r5, #24]
 80088e2:	4a0b      	ldr	r2, [pc, #44]	@ (8008910 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 80088e4:	4013      	ands	r3, r2
 80088e6:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80088e8:	6923      	ldr	r3, [r4, #16]
 80088ea:	69aa      	ldr	r2, [r5, #24]
 80088ec:	021b      	lsls	r3, r3, #8
 80088ee:	e7ea      	b.n	80088c6 <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80088f0:	681f      	ldr	r7, [r3, #0]
 80088f2:	0038      	movs	r0, r7
 80088f4:	f7ff fd66 	bl	80083c4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80088f8:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088fa:	69fb      	ldr	r3, [r7, #28]
 80088fc:	431d      	orrs	r5, r3
 80088fe:	61fd      	str	r5, [r7, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008900:	69fb      	ldr	r3, [r7, #28]
 8008902:	4393      	bics	r3, r2
 8008904:	61fb      	str	r3, [r7, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008906:	69fb      	ldr	r3, [r7, #28]
 8008908:	6922      	ldr	r2, [r4, #16]
 800890a:	4313      	orrs	r3, r2
 800890c:	61fb      	str	r3, [r7, #28]
      break;
 800890e:	e7dc      	b.n	80088ca <HAL_TIM_PWM_ConfigChannel+0x76>
 8008910:	fffffbff 	.word	0xfffffbff

08008914 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008914:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008916:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008918:	4d03      	ldr	r5, [pc, #12]	@ (8008928 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800891a:	430a      	orrs	r2, r1
 800891c:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800891e:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008920:	4313      	orrs	r3, r2
 8008922:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008924:	6083      	str	r3, [r0, #8]
}
 8008926:	bd30      	pop	{r4, r5, pc}
 8008928:	ffff00ff 	.word	0xffff00ff

0800892c <HAL_TIM_ConfigClockSource>:
{
 800892c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800892e:	0005      	movs	r5, r0
 8008930:	2202      	movs	r2, #2
 8008932:	353c      	adds	r5, #60	@ 0x3c
 8008934:	782c      	ldrb	r4, [r5, #0]
{
 8008936:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8008938:	0010      	movs	r0, r2
 800893a:	2c01      	cmp	r4, #1
 800893c:	d01b      	beq.n	8008976 <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800893e:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8008940:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8008942:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 8008944:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8008946:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8008948:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800894a:	4a41      	ldr	r2, [pc, #260]	@ (8008a50 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 800894c:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800894e:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8008950:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8008952:	680b      	ldr	r3, [r1, #0]
 8008954:	2b60      	cmp	r3, #96	@ 0x60
 8008956:	d04e      	beq.n	80089f6 <HAL_TIM_ConfigClockSource+0xca>
 8008958:	d82d      	bhi.n	80089b6 <HAL_TIM_ConfigClockSource+0x8a>
 800895a:	2b40      	cmp	r3, #64	@ 0x40
 800895c:	d062      	beq.n	8008a24 <HAL_TIM_ConfigClockSource+0xf8>
 800895e:	d813      	bhi.n	8008988 <HAL_TIM_ConfigClockSource+0x5c>
 8008960:	2b20      	cmp	r3, #32
 8008962:	d00b      	beq.n	800897c <HAL_TIM_ConfigClockSource+0x50>
 8008964:	d808      	bhi.n	8008978 <HAL_TIM_ConfigClockSource+0x4c>
 8008966:	2210      	movs	r2, #16
 8008968:	0019      	movs	r1, r3
 800896a:	4391      	bics	r1, r2
 800896c:	d006      	beq.n	800897c <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 800896e:	2301      	movs	r3, #1
 8008970:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8008972:	2300      	movs	r3, #0
 8008974:	702b      	strb	r3, [r5, #0]
}
 8008976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8008978:	2b30      	cmp	r3, #48	@ 0x30
 800897a:	d1f8      	bne.n	800896e <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr &= ~TIM_SMCR_TS;
 800897c:	2170      	movs	r1, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 800897e:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8008980:	438a      	bics	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008982:	4313      	orrs	r3, r2
 8008984:	2207      	movs	r2, #7
 8008986:	e028      	b.n	80089da <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8008988:	2b50      	cmp	r3, #80	@ 0x50
 800898a:	d1f0      	bne.n	800896e <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 800898c:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800898e:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8008990:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008992:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008994:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008996:	4387      	bics	r7, r0
 8008998:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800899a:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 800899c:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800899e:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80089a0:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80089a2:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 80089a4:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 80089a6:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80089a8:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 80089aa:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 80089ac:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80089ae:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80089b0:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80089b2:	3b19      	subs	r3, #25
 80089b4:	e011      	b.n	80089da <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 80089b6:	2280      	movs	r2, #128	@ 0x80
 80089b8:	0152      	lsls	r2, r2, #5
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d00f      	beq.n	80089de <HAL_TIM_ConfigClockSource+0xb2>
 80089be:	2280      	movs	r2, #128	@ 0x80
 80089c0:	0192      	lsls	r2, r2, #6
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d00d      	beq.n	80089e2 <HAL_TIM_ConfigClockSource+0xb6>
 80089c6:	2b70      	cmp	r3, #112	@ 0x70
 80089c8:	d1d1      	bne.n	800896e <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 80089ca:	68cb      	ldr	r3, [r1, #12]
 80089cc:	684a      	ldr	r2, [r1, #4]
 80089ce:	0020      	movs	r0, r4
 80089d0:	6889      	ldr	r1, [r1, #8]
 80089d2:	f7ff ff9f 	bl	8008914 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80089d6:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 80089d8:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80089da:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 80089dc:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80089de:	2000      	movs	r0, #0
 80089e0:	e7c5      	b.n	800896e <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 80089e2:	68cb      	ldr	r3, [r1, #12]
 80089e4:	684a      	ldr	r2, [r1, #4]
 80089e6:	0020      	movs	r0, r4
 80089e8:	6889      	ldr	r1, [r1, #8]
 80089ea:	f7ff ff93 	bl	8008914 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80089ee:	2380      	movs	r3, #128	@ 0x80
 80089f0:	68a2      	ldr	r2, [r4, #8]
 80089f2:	01db      	lsls	r3, r3, #7
 80089f4:	e7f1      	b.n	80089da <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80089f6:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 80089f8:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80089fa:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 80089fc:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80089fe:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008a00:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a02:	43b8      	bics	r0, r7
 8008a04:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a06:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008a08:	4f12      	ldr	r7, [pc, #72]	@ (8008a54 <HAL_TIM_ConfigClockSource+0x128>)
  tmpccer |= (TIM_ICPolarity << 4U);
 8008a0a:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008a0c:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008a0e:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008a10:	20a0      	movs	r0, #160	@ 0xa0
 8008a12:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 8008a14:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8008a16:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 8008a18:	6223      	str	r3, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8008a1a:	2370      	movs	r3, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8008a1c:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8008a1e:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008a20:	3b09      	subs	r3, #9
 8008a22:	e7da      	b.n	80089da <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 8008a24:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8008a26:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8008a28:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a2a:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008a2c:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a2e:	4387      	bics	r7, r0
 8008a30:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a32:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8008a34:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a36:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008a38:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a3a:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 8008a3c:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8008a3e:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a40:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8008a42:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 8008a44:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8008a46:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8008a48:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008a4a:	3b29      	subs	r3, #41	@ 0x29
 8008a4c:	e7c5      	b.n	80089da <HAL_TIM_ConfigClockSource+0xae>
 8008a4e:	46c0      	nop			@ (mov r8, r8)
 8008a50:	ffff0088 	.word	0xffff0088
 8008a54:	ffff0fff 	.word	0xffff0fff

08008a58 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a58:	231f      	movs	r3, #31
{
 8008a5a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a5c:	2401      	movs	r4, #1
 8008a5e:	4019      	ands	r1, r3
 8008a60:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a62:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8008a64:	6a03      	ldr	r3, [r0, #32]
 8008a66:	43a3      	bics	r3, r4
 8008a68:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a6a:	6a03      	ldr	r3, [r0, #32]
 8008a6c:	431a      	orrs	r2, r3
 8008a6e:	6202      	str	r2, [r0, #32]
}
 8008a70:	bd10      	pop	{r4, pc}
	...

08008a74 <HAL_TIM_OC_Start>:
{
 8008a74:	0002      	movs	r2, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008a76:	0003      	movs	r3, r0
{
 8008a78:	b510      	push	{r4, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008a7a:	2900      	cmp	r1, #0
 8008a7c:	d109      	bne.n	8008a92 <HAL_TIM_OC_Start+0x1e>
 8008a7e:	333e      	adds	r3, #62	@ 0x3e
 8008a80:	781b      	ldrb	r3, [r3, #0]
 8008a82:	3b01      	subs	r3, #1
 8008a84:	1e58      	subs	r0, r3, #1
 8008a86:	4183      	sbcs	r3, r0
 8008a88:	b2db      	uxtb	r3, r3
    return HAL_ERROR;
 8008a8a:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d00a      	beq.n	8008aa6 <HAL_TIM_OC_Start+0x32>
}
 8008a90:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008a92:	2904      	cmp	r1, #4
 8008a94:	d101      	bne.n	8008a9a <HAL_TIM_OC_Start+0x26>
 8008a96:	333f      	adds	r3, #63	@ 0x3f
 8008a98:	e7f2      	b.n	8008a80 <HAL_TIM_OC_Start+0xc>
 8008a9a:	2908      	cmp	r1, #8
 8008a9c:	d101      	bne.n	8008aa2 <HAL_TIM_OC_Start+0x2e>
 8008a9e:	3340      	adds	r3, #64	@ 0x40
 8008aa0:	e7ee      	b.n	8008a80 <HAL_TIM_OC_Start+0xc>
 8008aa2:	3341      	adds	r3, #65	@ 0x41
 8008aa4:	e7ec      	b.n	8008a80 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008aa6:	2302      	movs	r3, #2
 8008aa8:	0010      	movs	r0, r2
 8008aaa:	2900      	cmp	r1, #0
 8008aac:	d123      	bne.n	8008af6 <HAL_TIM_OC_Start+0x82>
 8008aae:	303e      	adds	r0, #62	@ 0x3e
 8008ab0:	7003      	strb	r3, [r0, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008ab2:	6814      	ldr	r4, [r2, #0]
 8008ab4:	2201      	movs	r2, #1
 8008ab6:	0020      	movs	r0, r4
 8008ab8:	f7ff ffce 	bl	8008a58 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008abc:	4a18      	ldr	r2, [pc, #96]	@ (8008b20 <HAL_TIM_OC_Start+0xac>)
 8008abe:	4294      	cmp	r4, r2
 8008ac0:	d008      	beq.n	8008ad4 <HAL_TIM_OC_Start+0x60>
 8008ac2:	4b18      	ldr	r3, [pc, #96]	@ (8008b24 <HAL_TIM_OC_Start+0xb0>)
 8008ac4:	429c      	cmp	r4, r3
 8008ac6:	d005      	beq.n	8008ad4 <HAL_TIM_OC_Start+0x60>
 8008ac8:	4b17      	ldr	r3, [pc, #92]	@ (8008b28 <HAL_TIM_OC_Start+0xb4>)
 8008aca:	429c      	cmp	r4, r3
 8008acc:	d002      	beq.n	8008ad4 <HAL_TIM_OC_Start+0x60>
 8008ace:	4b17      	ldr	r3, [pc, #92]	@ (8008b2c <HAL_TIM_OC_Start+0xb8>)
 8008ad0:	429c      	cmp	r4, r3
 8008ad2:	d11a      	bne.n	8008b0a <HAL_TIM_OC_Start+0x96>
    __HAL_TIM_MOE_ENABLE(htim);
 8008ad4:	2380      	movs	r3, #128	@ 0x80
 8008ad6:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008ad8:	021b      	lsls	r3, r3, #8
 8008ada:	430b      	orrs	r3, r1
 8008adc:	6463      	str	r3, [r4, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ade:	4294      	cmp	r4, r2
 8008ae0:	d002      	beq.n	8008ae8 <HAL_TIM_OC_Start+0x74>
 8008ae2:	4b10      	ldr	r3, [pc, #64]	@ (8008b24 <HAL_TIM_OC_Start+0xb0>)
 8008ae4:	429c      	cmp	r4, r3
 8008ae6:	d116      	bne.n	8008b16 <HAL_TIM_OC_Start+0xa2>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ae8:	2207      	movs	r2, #7
 8008aea:	68a3      	ldr	r3, [r4, #8]
 8008aec:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008aee:	2b06      	cmp	r3, #6
 8008af0:	d111      	bne.n	8008b16 <HAL_TIM_OC_Start+0xa2>
  return HAL_OK;
 8008af2:	2000      	movs	r0, #0
 8008af4:	e7cc      	b.n	8008a90 <HAL_TIM_OC_Start+0x1c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008af6:	2904      	cmp	r1, #4
 8008af8:	d101      	bne.n	8008afe <HAL_TIM_OC_Start+0x8a>
 8008afa:	303f      	adds	r0, #63	@ 0x3f
 8008afc:	e7d8      	b.n	8008ab0 <HAL_TIM_OC_Start+0x3c>
 8008afe:	2908      	cmp	r1, #8
 8008b00:	d101      	bne.n	8008b06 <HAL_TIM_OC_Start+0x92>
 8008b02:	3040      	adds	r0, #64	@ 0x40
 8008b04:	e7d4      	b.n	8008ab0 <HAL_TIM_OC_Start+0x3c>
 8008b06:	3041      	adds	r0, #65	@ 0x41
 8008b08:	e7d2      	b.n	8008ab0 <HAL_TIM_OC_Start+0x3c>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b0a:	2380      	movs	r3, #128	@ 0x80
 8008b0c:	05db      	lsls	r3, r3, #23
 8008b0e:	429c      	cmp	r4, r3
 8008b10:	d0ea      	beq.n	8008ae8 <HAL_TIM_OC_Start+0x74>
 8008b12:	4b07      	ldr	r3, [pc, #28]	@ (8008b30 <HAL_TIM_OC_Start+0xbc>)
 8008b14:	e7e6      	b.n	8008ae4 <HAL_TIM_OC_Start+0x70>
      __HAL_TIM_ENABLE(htim);
 8008b16:	2301      	movs	r3, #1
 8008b18:	6822      	ldr	r2, [r4, #0]
 8008b1a:	4313      	orrs	r3, r2
 8008b1c:	6023      	str	r3, [r4, #0]
 8008b1e:	e7e8      	b.n	8008af2 <HAL_TIM_OC_Start+0x7e>
 8008b20:	40012c00 	.word	0x40012c00
 8008b24:	40014000 	.word	0x40014000
 8008b28:	40014400 	.word	0x40014400
 8008b2c:	40014800 	.word	0x40014800
 8008b30:	40000400 	.word	0x40000400

08008b34 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8008b34:	b510      	push	{r4, lr}
 8008b36:	f7ff ff9d 	bl	8008a74 <HAL_TIM_OC_Start>
 8008b3a:	bd10      	pop	{r4, pc}

08008b3c <HAL_TIM_OC_Stop>:
{
 8008b3c:	b570      	push	{r4, r5, r6, lr}
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008b3e:	6805      	ldr	r5, [r0, #0]
 8008b40:	2200      	movs	r2, #0
{
 8008b42:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008b44:	0028      	movs	r0, r5
{
 8008b46:	000e      	movs	r6, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008b48:	f7ff ff86 	bl	8008a58 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b4c:	4b19      	ldr	r3, [pc, #100]	@ (8008bb4 <HAL_TIM_OC_Stop+0x78>)
 8008b4e:	4a1a      	ldr	r2, [pc, #104]	@ (8008bb8 <HAL_TIM_OC_Stop+0x7c>)
 8008b50:	429d      	cmp	r5, r3
 8008b52:	d008      	beq.n	8008b66 <HAL_TIM_OC_Stop+0x2a>
 8008b54:	4b19      	ldr	r3, [pc, #100]	@ (8008bbc <HAL_TIM_OC_Stop+0x80>)
 8008b56:	429d      	cmp	r5, r3
 8008b58:	d005      	beq.n	8008b66 <HAL_TIM_OC_Stop+0x2a>
 8008b5a:	4b19      	ldr	r3, [pc, #100]	@ (8008bc0 <HAL_TIM_OC_Stop+0x84>)
 8008b5c:	429d      	cmp	r5, r3
 8008b5e:	d002      	beq.n	8008b66 <HAL_TIM_OC_Stop+0x2a>
 8008b60:	4b18      	ldr	r3, [pc, #96]	@ (8008bc4 <HAL_TIM_OC_Stop+0x88>)
 8008b62:	429d      	cmp	r5, r3
 8008b64:	d10a      	bne.n	8008b7c <HAL_TIM_OC_Stop+0x40>
    __HAL_TIM_MOE_DISABLE(htim);
 8008b66:	6a2b      	ldr	r3, [r5, #32]
 8008b68:	4213      	tst	r3, r2
 8008b6a:	d107      	bne.n	8008b7c <HAL_TIM_OC_Stop+0x40>
 8008b6c:	6a29      	ldr	r1, [r5, #32]
 8008b6e:	4b16      	ldr	r3, [pc, #88]	@ (8008bc8 <HAL_TIM_OC_Stop+0x8c>)
 8008b70:	4219      	tst	r1, r3
 8008b72:	d103      	bne.n	8008b7c <HAL_TIM_OC_Stop+0x40>
 8008b74:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8008b76:	4915      	ldr	r1, [pc, #84]	@ (8008bcc <HAL_TIM_OC_Stop+0x90>)
 8008b78:	400b      	ands	r3, r1
 8008b7a:	646b      	str	r3, [r5, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 8008b7c:	6a2b      	ldr	r3, [r5, #32]
 8008b7e:	4213      	tst	r3, r2
 8008b80:	d107      	bne.n	8008b92 <HAL_TIM_OC_Stop+0x56>
 8008b82:	6a2a      	ldr	r2, [r5, #32]
 8008b84:	4b10      	ldr	r3, [pc, #64]	@ (8008bc8 <HAL_TIM_OC_Stop+0x8c>)
 8008b86:	421a      	tst	r2, r3
 8008b88:	d103      	bne.n	8008b92 <HAL_TIM_OC_Stop+0x56>
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	682b      	ldr	r3, [r5, #0]
 8008b8e:	4393      	bics	r3, r2
 8008b90:	602b      	str	r3, [r5, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008b92:	2301      	movs	r3, #1
 8008b94:	2e00      	cmp	r6, #0
 8008b96:	d103      	bne.n	8008ba0 <HAL_TIM_OC_Stop+0x64>
 8008b98:	343e      	adds	r4, #62	@ 0x3e
}
 8008b9a:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008b9c:	7023      	strb	r3, [r4, #0]
}
 8008b9e:	bd70      	pop	{r4, r5, r6, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008ba0:	2e04      	cmp	r6, #4
 8008ba2:	d101      	bne.n	8008ba8 <HAL_TIM_OC_Stop+0x6c>
 8008ba4:	343f      	adds	r4, #63	@ 0x3f
 8008ba6:	e7f8      	b.n	8008b9a <HAL_TIM_OC_Stop+0x5e>
 8008ba8:	2e08      	cmp	r6, #8
 8008baa:	d101      	bne.n	8008bb0 <HAL_TIM_OC_Stop+0x74>
 8008bac:	3440      	adds	r4, #64	@ 0x40
 8008bae:	e7f4      	b.n	8008b9a <HAL_TIM_OC_Stop+0x5e>
 8008bb0:	3441      	adds	r4, #65	@ 0x41
 8008bb2:	e7f2      	b.n	8008b9a <HAL_TIM_OC_Stop+0x5e>
 8008bb4:	40012c00 	.word	0x40012c00
 8008bb8:	00001111 	.word	0x00001111
 8008bbc:	40014000 	.word	0x40014000
 8008bc0:	40014400 	.word	0x40014400
 8008bc4:	40014800 	.word	0x40014800
 8008bc8:	00000444 	.word	0x00000444
 8008bcc:	ffff7fff 	.word	0xffff7fff

08008bd0 <HAL_TIM_PWM_Stop>:
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
 8008bd0:	b510      	push	{r4, lr}
 8008bd2:	f7ff ffb3 	bl	8008b3c <HAL_TIM_OC_Stop>
 8008bd6:	bd10      	pop	{r4, pc}

08008bd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008bd8:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008bda:	0004      	movs	r4, r0
 8008bdc:	2202      	movs	r2, #2
 8008bde:	343c      	adds	r4, #60	@ 0x3c
 8008be0:	7825      	ldrb	r5, [r4, #0]
{
 8008be2:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8008be4:	0010      	movs	r0, r2
 8008be6:	2d01      	cmp	r5, #1
 8008be8:	d020      	beq.n	8008c2c <HAL_TIMEx_MasterConfigSynchronization+0x54>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bea:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008bec:	2670      	movs	r6, #112	@ 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8008bee:	353d      	adds	r5, #61	@ 0x3d
 8008bf0:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8008bf6:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8008bf8:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008bfa:	680e      	ldr	r6, [r1, #0]
 8008bfc:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008bfe:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c00:	480b      	ldr	r0, [pc, #44]	@ (8008c30 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8008c02:	4283      	cmp	r3, r0
 8008c04:	d009      	beq.n	8008c1a <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8008c06:	2080      	movs	r0, #128	@ 0x80
 8008c08:	05c0      	lsls	r0, r0, #23
 8008c0a:	4283      	cmp	r3, r0
 8008c0c:	d005      	beq.n	8008c1a <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8008c0e:	4809      	ldr	r0, [pc, #36]	@ (8008c34 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8008c10:	4283      	cmp	r3, r0
 8008c12:	d002      	beq.n	8008c1a <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8008c14:	4808      	ldr	r0, [pc, #32]	@ (8008c38 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8008c16:	4283      	cmp	r3, r0
 8008c18:	d104      	bne.n	8008c24 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008c1a:	2080      	movs	r0, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008c1c:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008c1e:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008c20:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008c22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008c24:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8008c26:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008c28:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8008c2a:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8008c2c:	bd70      	pop	{r4, r5, r6, pc}
 8008c2e:	46c0      	nop			@ (mov r8, r8)
 8008c30:	40012c00 	.word	0x40012c00
 8008c34:	40000400 	.word	0x40000400
 8008c38:	40014000 	.word	0x40014000

08008c3c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008c3c:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c3e:	0004      	movs	r4, r0
 8008c40:	343c      	adds	r4, #60	@ 0x3c
 8008c42:	7823      	ldrb	r3, [r4, #0]
{
 8008c44:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8008c46:	2002      	movs	r0, #2
 8008c48:	2b01      	cmp	r3, #1
 8008c4a:	d01c      	beq.n	8008c86 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008c4c:	68cb      	ldr	r3, [r1, #12]
 8008c4e:	480e      	ldr	r0, [pc, #56]	@ (8008c88 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008c50:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008c52:	4003      	ands	r3, r0
 8008c54:	6888      	ldr	r0, [r1, #8]
 8008c56:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008c58:	480c      	ldr	r0, [pc, #48]	@ (8008c8c <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 8008c5a:	4003      	ands	r3, r0
 8008c5c:	6848      	ldr	r0, [r1, #4]
 8008c5e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008c60:	480b      	ldr	r0, [pc, #44]	@ (8008c90 <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 8008c62:	4003      	ands	r3, r0
 8008c64:	6808      	ldr	r0, [r1, #0]
 8008c66:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008c68:	480a      	ldr	r0, [pc, #40]	@ (8008c94 <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 8008c6a:	4003      	ands	r3, r0
 8008c6c:	6908      	ldr	r0, [r1, #16]
 8008c6e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008c70:	4809      	ldr	r0, [pc, #36]	@ (8008c98 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 8008c72:	4003      	ands	r3, r0
 8008c74:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008c76:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008c78:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008c7a:	4808      	ldr	r0, [pc, #32]	@ (8008c9c <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 8008c7c:	4003      	ands	r3, r0

  __HAL_UNLOCK(htim);
 8008c7e:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008c80:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8008c82:	6453      	str	r3, [r2, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8008c84:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8008c86:	bd10      	pop	{r4, pc}
 8008c88:	fffffcff 	.word	0xfffffcff
 8008c8c:	fffffbff 	.word	0xfffffbff
 8008c90:	fffff7ff 	.word	0xfffff7ff
 8008c94:	ffffefff 	.word	0xffffefff
 8008c98:	ffffdfff 	.word	0xffffdfff
 8008c9c:	ffffbfff 	.word	0xffffbfff

08008ca0 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8008ca0:	4770      	bx	lr

08008ca2 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8008ca2:	4770      	bx	lr

08008ca4 <__cvt>:
 8008ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ca6:	001f      	movs	r7, r3
 8008ca8:	2300      	movs	r3, #0
 8008caa:	0016      	movs	r6, r2
 8008cac:	b08b      	sub	sp, #44	@ 0x2c
 8008cae:	429f      	cmp	r7, r3
 8008cb0:	da04      	bge.n	8008cbc <__cvt+0x18>
 8008cb2:	2180      	movs	r1, #128	@ 0x80
 8008cb4:	0609      	lsls	r1, r1, #24
 8008cb6:	187b      	adds	r3, r7, r1
 8008cb8:	001f      	movs	r7, r3
 8008cba:	232d      	movs	r3, #45	@ 0x2d
 8008cbc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008cbe:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008cc0:	7013      	strb	r3, [r2, #0]
 8008cc2:	2320      	movs	r3, #32
 8008cc4:	2203      	movs	r2, #3
 8008cc6:	439d      	bics	r5, r3
 8008cc8:	2d46      	cmp	r5, #70	@ 0x46
 8008cca:	d007      	beq.n	8008cdc <__cvt+0x38>
 8008ccc:	002b      	movs	r3, r5
 8008cce:	3b45      	subs	r3, #69	@ 0x45
 8008cd0:	4259      	negs	r1, r3
 8008cd2:	414b      	adcs	r3, r1
 8008cd4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8008cd6:	3a01      	subs	r2, #1
 8008cd8:	18cb      	adds	r3, r1, r3
 8008cda:	9310      	str	r3, [sp, #64]	@ 0x40
 8008cdc:	ab09      	add	r3, sp, #36	@ 0x24
 8008cde:	9304      	str	r3, [sp, #16]
 8008ce0:	ab08      	add	r3, sp, #32
 8008ce2:	9303      	str	r3, [sp, #12]
 8008ce4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008ce6:	9200      	str	r2, [sp, #0]
 8008ce8:	9302      	str	r3, [sp, #8]
 8008cea:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008cec:	0032      	movs	r2, r6
 8008cee:	9301      	str	r3, [sp, #4]
 8008cf0:	003b      	movs	r3, r7
 8008cf2:	f000 fe89 	bl	8009a08 <_dtoa_r>
 8008cf6:	0004      	movs	r4, r0
 8008cf8:	2d47      	cmp	r5, #71	@ 0x47
 8008cfa:	d11b      	bne.n	8008d34 <__cvt+0x90>
 8008cfc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008cfe:	07db      	lsls	r3, r3, #31
 8008d00:	d511      	bpl.n	8008d26 <__cvt+0x82>
 8008d02:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008d04:	18c3      	adds	r3, r0, r3
 8008d06:	9307      	str	r3, [sp, #28]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	0030      	movs	r0, r6
 8008d0e:	0039      	movs	r1, r7
 8008d10:	f7f7 fba8 	bl	8000464 <__aeabi_dcmpeq>
 8008d14:	2800      	cmp	r0, #0
 8008d16:	d001      	beq.n	8008d1c <__cvt+0x78>
 8008d18:	9b07      	ldr	r3, [sp, #28]
 8008d1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d1c:	2230      	movs	r2, #48	@ 0x30
 8008d1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d20:	9907      	ldr	r1, [sp, #28]
 8008d22:	428b      	cmp	r3, r1
 8008d24:	d320      	bcc.n	8008d68 <__cvt+0xc4>
 8008d26:	0020      	movs	r0, r4
 8008d28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d2a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008d2c:	1b1b      	subs	r3, r3, r4
 8008d2e:	6013      	str	r3, [r2, #0]
 8008d30:	b00b      	add	sp, #44	@ 0x2c
 8008d32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d34:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008d36:	18c3      	adds	r3, r0, r3
 8008d38:	9307      	str	r3, [sp, #28]
 8008d3a:	2d46      	cmp	r5, #70	@ 0x46
 8008d3c:	d1e4      	bne.n	8008d08 <__cvt+0x64>
 8008d3e:	7803      	ldrb	r3, [r0, #0]
 8008d40:	2b30      	cmp	r3, #48	@ 0x30
 8008d42:	d10c      	bne.n	8008d5e <__cvt+0xba>
 8008d44:	2200      	movs	r2, #0
 8008d46:	2300      	movs	r3, #0
 8008d48:	0030      	movs	r0, r6
 8008d4a:	0039      	movs	r1, r7
 8008d4c:	f7f7 fb8a 	bl	8000464 <__aeabi_dcmpeq>
 8008d50:	2800      	cmp	r0, #0
 8008d52:	d104      	bne.n	8008d5e <__cvt+0xba>
 8008d54:	2301      	movs	r3, #1
 8008d56:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008d58:	1a9b      	subs	r3, r3, r2
 8008d5a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008d5c:	6013      	str	r3, [r2, #0]
 8008d5e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008d60:	9a07      	ldr	r2, [sp, #28]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	18d3      	adds	r3, r2, r3
 8008d66:	e7ce      	b.n	8008d06 <__cvt+0x62>
 8008d68:	1c59      	adds	r1, r3, #1
 8008d6a:	9109      	str	r1, [sp, #36]	@ 0x24
 8008d6c:	701a      	strb	r2, [r3, #0]
 8008d6e:	e7d6      	b.n	8008d1e <__cvt+0x7a>

08008d70 <__exponent>:
 8008d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d72:	232b      	movs	r3, #43	@ 0x2b
 8008d74:	b085      	sub	sp, #20
 8008d76:	0005      	movs	r5, r0
 8008d78:	1e0c      	subs	r4, r1, #0
 8008d7a:	7002      	strb	r2, [r0, #0]
 8008d7c:	da01      	bge.n	8008d82 <__exponent+0x12>
 8008d7e:	424c      	negs	r4, r1
 8008d80:	3302      	adds	r3, #2
 8008d82:	706b      	strb	r3, [r5, #1]
 8008d84:	2c09      	cmp	r4, #9
 8008d86:	dd2c      	ble.n	8008de2 <__exponent+0x72>
 8008d88:	ab02      	add	r3, sp, #8
 8008d8a:	1dde      	adds	r6, r3, #7
 8008d8c:	0020      	movs	r0, r4
 8008d8e:	210a      	movs	r1, #10
 8008d90:	f7f7 fb46 	bl	8000420 <__aeabi_idivmod>
 8008d94:	0037      	movs	r7, r6
 8008d96:	3130      	adds	r1, #48	@ 0x30
 8008d98:	3e01      	subs	r6, #1
 8008d9a:	0020      	movs	r0, r4
 8008d9c:	7031      	strb	r1, [r6, #0]
 8008d9e:	210a      	movs	r1, #10
 8008da0:	9401      	str	r4, [sp, #4]
 8008da2:	f7f7 fa57 	bl	8000254 <__divsi3>
 8008da6:	9b01      	ldr	r3, [sp, #4]
 8008da8:	0004      	movs	r4, r0
 8008daa:	2b63      	cmp	r3, #99	@ 0x63
 8008dac:	dcee      	bgt.n	8008d8c <__exponent+0x1c>
 8008dae:	1eba      	subs	r2, r7, #2
 8008db0:	1ca8      	adds	r0, r5, #2
 8008db2:	0001      	movs	r1, r0
 8008db4:	0013      	movs	r3, r2
 8008db6:	3430      	adds	r4, #48	@ 0x30
 8008db8:	7014      	strb	r4, [r2, #0]
 8008dba:	ac02      	add	r4, sp, #8
 8008dbc:	3407      	adds	r4, #7
 8008dbe:	429c      	cmp	r4, r3
 8008dc0:	d80a      	bhi.n	8008dd8 <__exponent+0x68>
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	4294      	cmp	r4, r2
 8008dc6:	d303      	bcc.n	8008dd0 <__exponent+0x60>
 8008dc8:	3309      	adds	r3, #9
 8008dca:	aa02      	add	r2, sp, #8
 8008dcc:	189b      	adds	r3, r3, r2
 8008dce:	1bdb      	subs	r3, r3, r7
 8008dd0:	18c0      	adds	r0, r0, r3
 8008dd2:	1b40      	subs	r0, r0, r5
 8008dd4:	b005      	add	sp, #20
 8008dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dd8:	781c      	ldrb	r4, [r3, #0]
 8008dda:	3301      	adds	r3, #1
 8008ddc:	700c      	strb	r4, [r1, #0]
 8008dde:	3101      	adds	r1, #1
 8008de0:	e7eb      	b.n	8008dba <__exponent+0x4a>
 8008de2:	2330      	movs	r3, #48	@ 0x30
 8008de4:	18e4      	adds	r4, r4, r3
 8008de6:	70ab      	strb	r3, [r5, #2]
 8008de8:	1d28      	adds	r0, r5, #4
 8008dea:	70ec      	strb	r4, [r5, #3]
 8008dec:	e7f1      	b.n	8008dd2 <__exponent+0x62>
	...

08008df0 <_printf_float>:
 8008df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008df2:	b097      	sub	sp, #92	@ 0x5c
 8008df4:	000d      	movs	r5, r1
 8008df6:	920a      	str	r2, [sp, #40]	@ 0x28
 8008df8:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8008dfa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008dfc:	9009      	str	r0, [sp, #36]	@ 0x24
 8008dfe:	f000 fceb 	bl	80097d8 <_localeconv_r>
 8008e02:	6803      	ldr	r3, [r0, #0]
 8008e04:	0018      	movs	r0, r3
 8008e06:	930d      	str	r3, [sp, #52]	@ 0x34
 8008e08:	f7f7 f97e 	bl	8000108 <strlen>
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008e10:	9314      	str	r3, [sp, #80]	@ 0x50
 8008e12:	7e2b      	ldrb	r3, [r5, #24]
 8008e14:	2207      	movs	r2, #7
 8008e16:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e18:	682b      	ldr	r3, [r5, #0]
 8008e1a:	930e      	str	r3, [sp, #56]	@ 0x38
 8008e1c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008e1e:	6823      	ldr	r3, [r4, #0]
 8008e20:	05c9      	lsls	r1, r1, #23
 8008e22:	d545      	bpl.n	8008eb0 <_printf_float+0xc0>
 8008e24:	189b      	adds	r3, r3, r2
 8008e26:	4393      	bics	r3, r2
 8008e28:	001a      	movs	r2, r3
 8008e2a:	3208      	adds	r2, #8
 8008e2c:	6022      	str	r2, [r4, #0]
 8008e2e:	2201      	movs	r2, #1
 8008e30:	681e      	ldr	r6, [r3, #0]
 8008e32:	685f      	ldr	r7, [r3, #4]
 8008e34:	007b      	lsls	r3, r7, #1
 8008e36:	085b      	lsrs	r3, r3, #1
 8008e38:	9311      	str	r3, [sp, #68]	@ 0x44
 8008e3a:	9610      	str	r6, [sp, #64]	@ 0x40
 8008e3c:	64ae      	str	r6, [r5, #72]	@ 0x48
 8008e3e:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8008e40:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008e42:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008e44:	4ba7      	ldr	r3, [pc, #668]	@ (80090e4 <_printf_float+0x2f4>)
 8008e46:	4252      	negs	r2, r2
 8008e48:	f7fa face 	bl	80033e8 <__aeabi_dcmpun>
 8008e4c:	2800      	cmp	r0, #0
 8008e4e:	d131      	bne.n	8008eb4 <_printf_float+0xc4>
 8008e50:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008e52:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008e54:	2201      	movs	r2, #1
 8008e56:	4ba3      	ldr	r3, [pc, #652]	@ (80090e4 <_printf_float+0x2f4>)
 8008e58:	4252      	negs	r2, r2
 8008e5a:	f7f7 fb13 	bl	8000484 <__aeabi_dcmple>
 8008e5e:	2800      	cmp	r0, #0
 8008e60:	d128      	bne.n	8008eb4 <_printf_float+0xc4>
 8008e62:	2200      	movs	r2, #0
 8008e64:	2300      	movs	r3, #0
 8008e66:	0030      	movs	r0, r6
 8008e68:	0039      	movs	r1, r7
 8008e6a:	f7f7 fb01 	bl	8000470 <__aeabi_dcmplt>
 8008e6e:	2800      	cmp	r0, #0
 8008e70:	d003      	beq.n	8008e7a <_printf_float+0x8a>
 8008e72:	002b      	movs	r3, r5
 8008e74:	222d      	movs	r2, #45	@ 0x2d
 8008e76:	3343      	adds	r3, #67	@ 0x43
 8008e78:	701a      	strb	r2, [r3, #0]
 8008e7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e7c:	4f9a      	ldr	r7, [pc, #616]	@ (80090e8 <_printf_float+0x2f8>)
 8008e7e:	2b47      	cmp	r3, #71	@ 0x47
 8008e80:	d800      	bhi.n	8008e84 <_printf_float+0x94>
 8008e82:	4f9a      	ldr	r7, [pc, #616]	@ (80090ec <_printf_float+0x2fc>)
 8008e84:	2303      	movs	r3, #3
 8008e86:	2400      	movs	r4, #0
 8008e88:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e8a:	612b      	str	r3, [r5, #16]
 8008e8c:	3301      	adds	r3, #1
 8008e8e:	439a      	bics	r2, r3
 8008e90:	602a      	str	r2, [r5, #0]
 8008e92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e94:	0029      	movs	r1, r5
 8008e96:	9300      	str	r3, [sp, #0]
 8008e98:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e9c:	aa15      	add	r2, sp, #84	@ 0x54
 8008e9e:	f000 f9e5 	bl	800926c <_printf_common>
 8008ea2:	3001      	adds	r0, #1
 8008ea4:	d000      	beq.n	8008ea8 <_printf_float+0xb8>
 8008ea6:	e09e      	b.n	8008fe6 <_printf_float+0x1f6>
 8008ea8:	2001      	movs	r0, #1
 8008eaa:	4240      	negs	r0, r0
 8008eac:	b017      	add	sp, #92	@ 0x5c
 8008eae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008eb0:	3307      	adds	r3, #7
 8008eb2:	e7b8      	b.n	8008e26 <_printf_float+0x36>
 8008eb4:	0032      	movs	r2, r6
 8008eb6:	003b      	movs	r3, r7
 8008eb8:	0030      	movs	r0, r6
 8008eba:	0039      	movs	r1, r7
 8008ebc:	f7fa fa94 	bl	80033e8 <__aeabi_dcmpun>
 8008ec0:	2800      	cmp	r0, #0
 8008ec2:	d00b      	beq.n	8008edc <_printf_float+0xec>
 8008ec4:	2f00      	cmp	r7, #0
 8008ec6:	da03      	bge.n	8008ed0 <_printf_float+0xe0>
 8008ec8:	002b      	movs	r3, r5
 8008eca:	222d      	movs	r2, #45	@ 0x2d
 8008ecc:	3343      	adds	r3, #67	@ 0x43
 8008ece:	701a      	strb	r2, [r3, #0]
 8008ed0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ed2:	4f87      	ldr	r7, [pc, #540]	@ (80090f0 <_printf_float+0x300>)
 8008ed4:	2b47      	cmp	r3, #71	@ 0x47
 8008ed6:	d8d5      	bhi.n	8008e84 <_printf_float+0x94>
 8008ed8:	4f86      	ldr	r7, [pc, #536]	@ (80090f4 <_printf_float+0x304>)
 8008eda:	e7d3      	b.n	8008e84 <_printf_float+0x94>
 8008edc:	2220      	movs	r2, #32
 8008ede:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8008ee0:	686b      	ldr	r3, [r5, #4]
 8008ee2:	4394      	bics	r4, r2
 8008ee4:	1c5a      	adds	r2, r3, #1
 8008ee6:	d146      	bne.n	8008f76 <_printf_float+0x186>
 8008ee8:	3307      	adds	r3, #7
 8008eea:	606b      	str	r3, [r5, #4]
 8008eec:	2380      	movs	r3, #128	@ 0x80
 8008eee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ef0:	00db      	lsls	r3, r3, #3
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	602b      	str	r3, [r5, #0]
 8008ef8:	9206      	str	r2, [sp, #24]
 8008efa:	aa14      	add	r2, sp, #80	@ 0x50
 8008efc:	9205      	str	r2, [sp, #20]
 8008efe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008f00:	a90a      	add	r1, sp, #40	@ 0x28
 8008f02:	9204      	str	r2, [sp, #16]
 8008f04:	aa13      	add	r2, sp, #76	@ 0x4c
 8008f06:	9203      	str	r2, [sp, #12]
 8008f08:	2223      	movs	r2, #35	@ 0x23
 8008f0a:	1852      	adds	r2, r2, r1
 8008f0c:	9202      	str	r2, [sp, #8]
 8008f0e:	9301      	str	r3, [sp, #4]
 8008f10:	686b      	ldr	r3, [r5, #4]
 8008f12:	0032      	movs	r2, r6
 8008f14:	9300      	str	r3, [sp, #0]
 8008f16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f18:	003b      	movs	r3, r7
 8008f1a:	f7ff fec3 	bl	8008ca4 <__cvt>
 8008f1e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008f20:	0007      	movs	r7, r0
 8008f22:	2c47      	cmp	r4, #71	@ 0x47
 8008f24:	d12d      	bne.n	8008f82 <_printf_float+0x192>
 8008f26:	1cd3      	adds	r3, r2, #3
 8008f28:	db02      	blt.n	8008f30 <_printf_float+0x140>
 8008f2a:	686b      	ldr	r3, [r5, #4]
 8008f2c:	429a      	cmp	r2, r3
 8008f2e:	dd47      	ble.n	8008fc0 <_printf_float+0x1d0>
 8008f30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f32:	3b02      	subs	r3, #2
 8008f34:	b2db      	uxtb	r3, r3
 8008f36:	930c      	str	r3, [sp, #48]	@ 0x30
 8008f38:	0028      	movs	r0, r5
 8008f3a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008f3c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008f3e:	3901      	subs	r1, #1
 8008f40:	3050      	adds	r0, #80	@ 0x50
 8008f42:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008f44:	f7ff ff14 	bl	8008d70 <__exponent>
 8008f48:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008f4a:	0004      	movs	r4, r0
 8008f4c:	1813      	adds	r3, r2, r0
 8008f4e:	612b      	str	r3, [r5, #16]
 8008f50:	2a01      	cmp	r2, #1
 8008f52:	dc02      	bgt.n	8008f5a <_printf_float+0x16a>
 8008f54:	682a      	ldr	r2, [r5, #0]
 8008f56:	07d2      	lsls	r2, r2, #31
 8008f58:	d501      	bpl.n	8008f5e <_printf_float+0x16e>
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	612b      	str	r3, [r5, #16]
 8008f5e:	2323      	movs	r3, #35	@ 0x23
 8008f60:	aa0a      	add	r2, sp, #40	@ 0x28
 8008f62:	189b      	adds	r3, r3, r2
 8008f64:	781b      	ldrb	r3, [r3, #0]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d100      	bne.n	8008f6c <_printf_float+0x17c>
 8008f6a:	e792      	b.n	8008e92 <_printf_float+0xa2>
 8008f6c:	002b      	movs	r3, r5
 8008f6e:	222d      	movs	r2, #45	@ 0x2d
 8008f70:	3343      	adds	r3, #67	@ 0x43
 8008f72:	701a      	strb	r2, [r3, #0]
 8008f74:	e78d      	b.n	8008e92 <_printf_float+0xa2>
 8008f76:	2c47      	cmp	r4, #71	@ 0x47
 8008f78:	d1b8      	bne.n	8008eec <_printf_float+0xfc>
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d1b6      	bne.n	8008eec <_printf_float+0xfc>
 8008f7e:	3301      	adds	r3, #1
 8008f80:	e7b3      	b.n	8008eea <_printf_float+0xfa>
 8008f82:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f84:	2b65      	cmp	r3, #101	@ 0x65
 8008f86:	d9d7      	bls.n	8008f38 <_printf_float+0x148>
 8008f88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f8a:	2b66      	cmp	r3, #102	@ 0x66
 8008f8c:	d11a      	bne.n	8008fc4 <_printf_float+0x1d4>
 8008f8e:	686b      	ldr	r3, [r5, #4]
 8008f90:	2a00      	cmp	r2, #0
 8008f92:	dd09      	ble.n	8008fa8 <_printf_float+0x1b8>
 8008f94:	612a      	str	r2, [r5, #16]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d102      	bne.n	8008fa0 <_printf_float+0x1b0>
 8008f9a:	6829      	ldr	r1, [r5, #0]
 8008f9c:	07c9      	lsls	r1, r1, #31
 8008f9e:	d50b      	bpl.n	8008fb8 <_printf_float+0x1c8>
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	189b      	adds	r3, r3, r2
 8008fa4:	612b      	str	r3, [r5, #16]
 8008fa6:	e007      	b.n	8008fb8 <_printf_float+0x1c8>
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d103      	bne.n	8008fb4 <_printf_float+0x1c4>
 8008fac:	2201      	movs	r2, #1
 8008fae:	6829      	ldr	r1, [r5, #0]
 8008fb0:	4211      	tst	r1, r2
 8008fb2:	d000      	beq.n	8008fb6 <_printf_float+0x1c6>
 8008fb4:	1c9a      	adds	r2, r3, #2
 8008fb6:	612a      	str	r2, [r5, #16]
 8008fb8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008fba:	2400      	movs	r4, #0
 8008fbc:	65ab      	str	r3, [r5, #88]	@ 0x58
 8008fbe:	e7ce      	b.n	8008f5e <_printf_float+0x16e>
 8008fc0:	2367      	movs	r3, #103	@ 0x67
 8008fc2:	930c      	str	r3, [sp, #48]	@ 0x30
 8008fc4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008fc6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008fc8:	4299      	cmp	r1, r3
 8008fca:	db06      	blt.n	8008fda <_printf_float+0x1ea>
 8008fcc:	682b      	ldr	r3, [r5, #0]
 8008fce:	6129      	str	r1, [r5, #16]
 8008fd0:	07db      	lsls	r3, r3, #31
 8008fd2:	d5f1      	bpl.n	8008fb8 <_printf_float+0x1c8>
 8008fd4:	3101      	adds	r1, #1
 8008fd6:	6129      	str	r1, [r5, #16]
 8008fd8:	e7ee      	b.n	8008fb8 <_printf_float+0x1c8>
 8008fda:	2201      	movs	r2, #1
 8008fdc:	2900      	cmp	r1, #0
 8008fde:	dce0      	bgt.n	8008fa2 <_printf_float+0x1b2>
 8008fe0:	1892      	adds	r2, r2, r2
 8008fe2:	1a52      	subs	r2, r2, r1
 8008fe4:	e7dd      	b.n	8008fa2 <_printf_float+0x1b2>
 8008fe6:	682a      	ldr	r2, [r5, #0]
 8008fe8:	0553      	lsls	r3, r2, #21
 8008fea:	d408      	bmi.n	8008ffe <_printf_float+0x20e>
 8008fec:	692b      	ldr	r3, [r5, #16]
 8008fee:	003a      	movs	r2, r7
 8008ff0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008ff2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ff4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008ff6:	47a0      	blx	r4
 8008ff8:	3001      	adds	r0, #1
 8008ffa:	d129      	bne.n	8009050 <_printf_float+0x260>
 8008ffc:	e754      	b.n	8008ea8 <_printf_float+0xb8>
 8008ffe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009000:	2b65      	cmp	r3, #101	@ 0x65
 8009002:	d800      	bhi.n	8009006 <_printf_float+0x216>
 8009004:	e0db      	b.n	80091be <_printf_float+0x3ce>
 8009006:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8009008:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800900a:	2200      	movs	r2, #0
 800900c:	2300      	movs	r3, #0
 800900e:	f7f7 fa29 	bl	8000464 <__aeabi_dcmpeq>
 8009012:	2800      	cmp	r0, #0
 8009014:	d033      	beq.n	800907e <_printf_float+0x28e>
 8009016:	2301      	movs	r3, #1
 8009018:	4a37      	ldr	r2, [pc, #220]	@ (80090f8 <_printf_float+0x308>)
 800901a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800901c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800901e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009020:	47a0      	blx	r4
 8009022:	3001      	adds	r0, #1
 8009024:	d100      	bne.n	8009028 <_printf_float+0x238>
 8009026:	e73f      	b.n	8008ea8 <_printf_float+0xb8>
 8009028:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800902a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800902c:	42b3      	cmp	r3, r6
 800902e:	db02      	blt.n	8009036 <_printf_float+0x246>
 8009030:	682b      	ldr	r3, [r5, #0]
 8009032:	07db      	lsls	r3, r3, #31
 8009034:	d50c      	bpl.n	8009050 <_printf_float+0x260>
 8009036:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009038:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800903a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800903c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800903e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009040:	47a0      	blx	r4
 8009042:	2400      	movs	r4, #0
 8009044:	3001      	adds	r0, #1
 8009046:	d100      	bne.n	800904a <_printf_float+0x25a>
 8009048:	e72e      	b.n	8008ea8 <_printf_float+0xb8>
 800904a:	1e73      	subs	r3, r6, #1
 800904c:	42a3      	cmp	r3, r4
 800904e:	dc0a      	bgt.n	8009066 <_printf_float+0x276>
 8009050:	682b      	ldr	r3, [r5, #0]
 8009052:	079b      	lsls	r3, r3, #30
 8009054:	d500      	bpl.n	8009058 <_printf_float+0x268>
 8009056:	e106      	b.n	8009266 <_printf_float+0x476>
 8009058:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800905a:	68e8      	ldr	r0, [r5, #12]
 800905c:	4298      	cmp	r0, r3
 800905e:	db00      	blt.n	8009062 <_printf_float+0x272>
 8009060:	e724      	b.n	8008eac <_printf_float+0xbc>
 8009062:	0018      	movs	r0, r3
 8009064:	e722      	b.n	8008eac <_printf_float+0xbc>
 8009066:	002a      	movs	r2, r5
 8009068:	2301      	movs	r3, #1
 800906a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800906c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800906e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009070:	321a      	adds	r2, #26
 8009072:	47b8      	blx	r7
 8009074:	3001      	adds	r0, #1
 8009076:	d100      	bne.n	800907a <_printf_float+0x28a>
 8009078:	e716      	b.n	8008ea8 <_printf_float+0xb8>
 800907a:	3401      	adds	r4, #1
 800907c:	e7e5      	b.n	800904a <_printf_float+0x25a>
 800907e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009080:	2b00      	cmp	r3, #0
 8009082:	dc3b      	bgt.n	80090fc <_printf_float+0x30c>
 8009084:	2301      	movs	r3, #1
 8009086:	4a1c      	ldr	r2, [pc, #112]	@ (80090f8 <_printf_float+0x308>)
 8009088:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800908a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800908c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800908e:	47a0      	blx	r4
 8009090:	3001      	adds	r0, #1
 8009092:	d100      	bne.n	8009096 <_printf_float+0x2a6>
 8009094:	e708      	b.n	8008ea8 <_printf_float+0xb8>
 8009096:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8009098:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800909a:	4333      	orrs	r3, r6
 800909c:	d102      	bne.n	80090a4 <_printf_float+0x2b4>
 800909e:	682b      	ldr	r3, [r5, #0]
 80090a0:	07db      	lsls	r3, r3, #31
 80090a2:	d5d5      	bpl.n	8009050 <_printf_float+0x260>
 80090a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090a6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80090a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80090aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090ac:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80090ae:	47a0      	blx	r4
 80090b0:	2300      	movs	r3, #0
 80090b2:	3001      	adds	r0, #1
 80090b4:	d100      	bne.n	80090b8 <_printf_float+0x2c8>
 80090b6:	e6f7      	b.n	8008ea8 <_printf_float+0xb8>
 80090b8:	930c      	str	r3, [sp, #48]	@ 0x30
 80090ba:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80090bc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80090be:	425b      	negs	r3, r3
 80090c0:	4293      	cmp	r3, r2
 80090c2:	dc01      	bgt.n	80090c8 <_printf_float+0x2d8>
 80090c4:	0033      	movs	r3, r6
 80090c6:	e792      	b.n	8008fee <_printf_float+0x1fe>
 80090c8:	002a      	movs	r2, r5
 80090ca:	2301      	movs	r3, #1
 80090cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80090ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090d0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80090d2:	321a      	adds	r2, #26
 80090d4:	47a0      	blx	r4
 80090d6:	3001      	adds	r0, #1
 80090d8:	d100      	bne.n	80090dc <_printf_float+0x2ec>
 80090da:	e6e5      	b.n	8008ea8 <_printf_float+0xb8>
 80090dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090de:	3301      	adds	r3, #1
 80090e0:	e7ea      	b.n	80090b8 <_printf_float+0x2c8>
 80090e2:	46c0      	nop			@ (mov r8, r8)
 80090e4:	7fefffff 	.word	0x7fefffff
 80090e8:	0800ea3a 	.word	0x0800ea3a
 80090ec:	0800ea36 	.word	0x0800ea36
 80090f0:	0800ea42 	.word	0x0800ea42
 80090f4:	0800ea3e 	.word	0x0800ea3e
 80090f8:	0800e966 	.word	0x0800e966
 80090fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80090fe:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8009100:	930c      	str	r3, [sp, #48]	@ 0x30
 8009102:	429e      	cmp	r6, r3
 8009104:	dd00      	ble.n	8009108 <_printf_float+0x318>
 8009106:	001e      	movs	r6, r3
 8009108:	2e00      	cmp	r6, #0
 800910a:	dc31      	bgt.n	8009170 <_printf_float+0x380>
 800910c:	43f3      	mvns	r3, r6
 800910e:	2400      	movs	r4, #0
 8009110:	17db      	asrs	r3, r3, #31
 8009112:	4033      	ands	r3, r6
 8009114:	930e      	str	r3, [sp, #56]	@ 0x38
 8009116:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8009118:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800911a:	1af3      	subs	r3, r6, r3
 800911c:	42a3      	cmp	r3, r4
 800911e:	dc30      	bgt.n	8009182 <_printf_float+0x392>
 8009120:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009122:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009124:	429a      	cmp	r2, r3
 8009126:	dc38      	bgt.n	800919a <_printf_float+0x3aa>
 8009128:	682b      	ldr	r3, [r5, #0]
 800912a:	07db      	lsls	r3, r3, #31
 800912c:	d435      	bmi.n	800919a <_printf_float+0x3aa>
 800912e:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8009130:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009132:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009134:	1b9b      	subs	r3, r3, r6
 8009136:	1b14      	subs	r4, r2, r4
 8009138:	429c      	cmp	r4, r3
 800913a:	dd00      	ble.n	800913e <_printf_float+0x34e>
 800913c:	001c      	movs	r4, r3
 800913e:	2c00      	cmp	r4, #0
 8009140:	dc34      	bgt.n	80091ac <_printf_float+0x3bc>
 8009142:	43e3      	mvns	r3, r4
 8009144:	2600      	movs	r6, #0
 8009146:	17db      	asrs	r3, r3, #31
 8009148:	401c      	ands	r4, r3
 800914a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800914c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800914e:	1ad3      	subs	r3, r2, r3
 8009150:	1b1b      	subs	r3, r3, r4
 8009152:	42b3      	cmp	r3, r6
 8009154:	dc00      	bgt.n	8009158 <_printf_float+0x368>
 8009156:	e77b      	b.n	8009050 <_printf_float+0x260>
 8009158:	002a      	movs	r2, r5
 800915a:	2301      	movs	r3, #1
 800915c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800915e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009160:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009162:	321a      	adds	r2, #26
 8009164:	47b8      	blx	r7
 8009166:	3001      	adds	r0, #1
 8009168:	d100      	bne.n	800916c <_printf_float+0x37c>
 800916a:	e69d      	b.n	8008ea8 <_printf_float+0xb8>
 800916c:	3601      	adds	r6, #1
 800916e:	e7ec      	b.n	800914a <_printf_float+0x35a>
 8009170:	0033      	movs	r3, r6
 8009172:	003a      	movs	r2, r7
 8009174:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009176:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009178:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800917a:	47a0      	blx	r4
 800917c:	3001      	adds	r0, #1
 800917e:	d1c5      	bne.n	800910c <_printf_float+0x31c>
 8009180:	e692      	b.n	8008ea8 <_printf_float+0xb8>
 8009182:	002a      	movs	r2, r5
 8009184:	2301      	movs	r3, #1
 8009186:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009188:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800918a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800918c:	321a      	adds	r2, #26
 800918e:	47b0      	blx	r6
 8009190:	3001      	adds	r0, #1
 8009192:	d100      	bne.n	8009196 <_printf_float+0x3a6>
 8009194:	e688      	b.n	8008ea8 <_printf_float+0xb8>
 8009196:	3401      	adds	r4, #1
 8009198:	e7bd      	b.n	8009116 <_printf_float+0x326>
 800919a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800919c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800919e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80091a0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091a2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80091a4:	47a0      	blx	r4
 80091a6:	3001      	adds	r0, #1
 80091a8:	d1c1      	bne.n	800912e <_printf_float+0x33e>
 80091aa:	e67d      	b.n	8008ea8 <_printf_float+0xb8>
 80091ac:	19ba      	adds	r2, r7, r6
 80091ae:	0023      	movs	r3, r4
 80091b0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80091b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091b4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80091b6:	47b0      	blx	r6
 80091b8:	3001      	adds	r0, #1
 80091ba:	d1c2      	bne.n	8009142 <_printf_float+0x352>
 80091bc:	e674      	b.n	8008ea8 <_printf_float+0xb8>
 80091be:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80091c0:	930c      	str	r3, [sp, #48]	@ 0x30
 80091c2:	2b01      	cmp	r3, #1
 80091c4:	dc02      	bgt.n	80091cc <_printf_float+0x3dc>
 80091c6:	2301      	movs	r3, #1
 80091c8:	421a      	tst	r2, r3
 80091ca:	d039      	beq.n	8009240 <_printf_float+0x450>
 80091cc:	2301      	movs	r3, #1
 80091ce:	003a      	movs	r2, r7
 80091d0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80091d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091d4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80091d6:	47b0      	blx	r6
 80091d8:	3001      	adds	r0, #1
 80091da:	d100      	bne.n	80091de <_printf_float+0x3ee>
 80091dc:	e664      	b.n	8008ea8 <_printf_float+0xb8>
 80091de:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091e0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80091e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80091e4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091e6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80091e8:	47b0      	blx	r6
 80091ea:	3001      	adds	r0, #1
 80091ec:	d100      	bne.n	80091f0 <_printf_float+0x400>
 80091ee:	e65b      	b.n	8008ea8 <_printf_float+0xb8>
 80091f0:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80091f2:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80091f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80091f6:	2200      	movs	r2, #0
 80091f8:	3b01      	subs	r3, #1
 80091fa:	930c      	str	r3, [sp, #48]	@ 0x30
 80091fc:	2300      	movs	r3, #0
 80091fe:	f7f7 f931 	bl	8000464 <__aeabi_dcmpeq>
 8009202:	2800      	cmp	r0, #0
 8009204:	d11a      	bne.n	800923c <_printf_float+0x44c>
 8009206:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009208:	1c7a      	adds	r2, r7, #1
 800920a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800920c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800920e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009210:	47b0      	blx	r6
 8009212:	3001      	adds	r0, #1
 8009214:	d10e      	bne.n	8009234 <_printf_float+0x444>
 8009216:	e647      	b.n	8008ea8 <_printf_float+0xb8>
 8009218:	002a      	movs	r2, r5
 800921a:	2301      	movs	r3, #1
 800921c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800921e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009220:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009222:	321a      	adds	r2, #26
 8009224:	47b8      	blx	r7
 8009226:	3001      	adds	r0, #1
 8009228:	d100      	bne.n	800922c <_printf_float+0x43c>
 800922a:	e63d      	b.n	8008ea8 <_printf_float+0xb8>
 800922c:	3601      	adds	r6, #1
 800922e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009230:	429e      	cmp	r6, r3
 8009232:	dbf1      	blt.n	8009218 <_printf_float+0x428>
 8009234:	002a      	movs	r2, r5
 8009236:	0023      	movs	r3, r4
 8009238:	3250      	adds	r2, #80	@ 0x50
 800923a:	e6d9      	b.n	8008ff0 <_printf_float+0x200>
 800923c:	2600      	movs	r6, #0
 800923e:	e7f6      	b.n	800922e <_printf_float+0x43e>
 8009240:	003a      	movs	r2, r7
 8009242:	e7e2      	b.n	800920a <_printf_float+0x41a>
 8009244:	002a      	movs	r2, r5
 8009246:	2301      	movs	r3, #1
 8009248:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800924a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800924c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800924e:	3219      	adds	r2, #25
 8009250:	47b0      	blx	r6
 8009252:	3001      	adds	r0, #1
 8009254:	d100      	bne.n	8009258 <_printf_float+0x468>
 8009256:	e627      	b.n	8008ea8 <_printf_float+0xb8>
 8009258:	3401      	adds	r4, #1
 800925a:	68eb      	ldr	r3, [r5, #12]
 800925c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800925e:	1a9b      	subs	r3, r3, r2
 8009260:	42a3      	cmp	r3, r4
 8009262:	dcef      	bgt.n	8009244 <_printf_float+0x454>
 8009264:	e6f8      	b.n	8009058 <_printf_float+0x268>
 8009266:	2400      	movs	r4, #0
 8009268:	e7f7      	b.n	800925a <_printf_float+0x46a>
 800926a:	46c0      	nop			@ (mov r8, r8)

0800926c <_printf_common>:
 800926c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800926e:	0016      	movs	r6, r2
 8009270:	9301      	str	r3, [sp, #4]
 8009272:	688a      	ldr	r2, [r1, #8]
 8009274:	690b      	ldr	r3, [r1, #16]
 8009276:	000c      	movs	r4, r1
 8009278:	9000      	str	r0, [sp, #0]
 800927a:	4293      	cmp	r3, r2
 800927c:	da00      	bge.n	8009280 <_printf_common+0x14>
 800927e:	0013      	movs	r3, r2
 8009280:	0022      	movs	r2, r4
 8009282:	6033      	str	r3, [r6, #0]
 8009284:	3243      	adds	r2, #67	@ 0x43
 8009286:	7812      	ldrb	r2, [r2, #0]
 8009288:	2a00      	cmp	r2, #0
 800928a:	d001      	beq.n	8009290 <_printf_common+0x24>
 800928c:	3301      	adds	r3, #1
 800928e:	6033      	str	r3, [r6, #0]
 8009290:	6823      	ldr	r3, [r4, #0]
 8009292:	069b      	lsls	r3, r3, #26
 8009294:	d502      	bpl.n	800929c <_printf_common+0x30>
 8009296:	6833      	ldr	r3, [r6, #0]
 8009298:	3302      	adds	r3, #2
 800929a:	6033      	str	r3, [r6, #0]
 800929c:	6822      	ldr	r2, [r4, #0]
 800929e:	2306      	movs	r3, #6
 80092a0:	0015      	movs	r5, r2
 80092a2:	401d      	ands	r5, r3
 80092a4:	421a      	tst	r2, r3
 80092a6:	d027      	beq.n	80092f8 <_printf_common+0x8c>
 80092a8:	0023      	movs	r3, r4
 80092aa:	3343      	adds	r3, #67	@ 0x43
 80092ac:	781b      	ldrb	r3, [r3, #0]
 80092ae:	1e5a      	subs	r2, r3, #1
 80092b0:	4193      	sbcs	r3, r2
 80092b2:	6822      	ldr	r2, [r4, #0]
 80092b4:	0692      	lsls	r2, r2, #26
 80092b6:	d430      	bmi.n	800931a <_printf_common+0xae>
 80092b8:	0022      	movs	r2, r4
 80092ba:	9901      	ldr	r1, [sp, #4]
 80092bc:	9800      	ldr	r0, [sp, #0]
 80092be:	9d08      	ldr	r5, [sp, #32]
 80092c0:	3243      	adds	r2, #67	@ 0x43
 80092c2:	47a8      	blx	r5
 80092c4:	3001      	adds	r0, #1
 80092c6:	d025      	beq.n	8009314 <_printf_common+0xa8>
 80092c8:	2206      	movs	r2, #6
 80092ca:	6823      	ldr	r3, [r4, #0]
 80092cc:	2500      	movs	r5, #0
 80092ce:	4013      	ands	r3, r2
 80092d0:	2b04      	cmp	r3, #4
 80092d2:	d105      	bne.n	80092e0 <_printf_common+0x74>
 80092d4:	6833      	ldr	r3, [r6, #0]
 80092d6:	68e5      	ldr	r5, [r4, #12]
 80092d8:	1aed      	subs	r5, r5, r3
 80092da:	43eb      	mvns	r3, r5
 80092dc:	17db      	asrs	r3, r3, #31
 80092de:	401d      	ands	r5, r3
 80092e0:	68a3      	ldr	r3, [r4, #8]
 80092e2:	6922      	ldr	r2, [r4, #16]
 80092e4:	4293      	cmp	r3, r2
 80092e6:	dd01      	ble.n	80092ec <_printf_common+0x80>
 80092e8:	1a9b      	subs	r3, r3, r2
 80092ea:	18ed      	adds	r5, r5, r3
 80092ec:	2600      	movs	r6, #0
 80092ee:	42b5      	cmp	r5, r6
 80092f0:	d120      	bne.n	8009334 <_printf_common+0xc8>
 80092f2:	2000      	movs	r0, #0
 80092f4:	e010      	b.n	8009318 <_printf_common+0xac>
 80092f6:	3501      	adds	r5, #1
 80092f8:	68e3      	ldr	r3, [r4, #12]
 80092fa:	6832      	ldr	r2, [r6, #0]
 80092fc:	1a9b      	subs	r3, r3, r2
 80092fe:	42ab      	cmp	r3, r5
 8009300:	ddd2      	ble.n	80092a8 <_printf_common+0x3c>
 8009302:	0022      	movs	r2, r4
 8009304:	2301      	movs	r3, #1
 8009306:	9901      	ldr	r1, [sp, #4]
 8009308:	9800      	ldr	r0, [sp, #0]
 800930a:	9f08      	ldr	r7, [sp, #32]
 800930c:	3219      	adds	r2, #25
 800930e:	47b8      	blx	r7
 8009310:	3001      	adds	r0, #1
 8009312:	d1f0      	bne.n	80092f6 <_printf_common+0x8a>
 8009314:	2001      	movs	r0, #1
 8009316:	4240      	negs	r0, r0
 8009318:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800931a:	2030      	movs	r0, #48	@ 0x30
 800931c:	18e1      	adds	r1, r4, r3
 800931e:	3143      	adds	r1, #67	@ 0x43
 8009320:	7008      	strb	r0, [r1, #0]
 8009322:	0021      	movs	r1, r4
 8009324:	1c5a      	adds	r2, r3, #1
 8009326:	3145      	adds	r1, #69	@ 0x45
 8009328:	7809      	ldrb	r1, [r1, #0]
 800932a:	18a2      	adds	r2, r4, r2
 800932c:	3243      	adds	r2, #67	@ 0x43
 800932e:	3302      	adds	r3, #2
 8009330:	7011      	strb	r1, [r2, #0]
 8009332:	e7c1      	b.n	80092b8 <_printf_common+0x4c>
 8009334:	0022      	movs	r2, r4
 8009336:	2301      	movs	r3, #1
 8009338:	9901      	ldr	r1, [sp, #4]
 800933a:	9800      	ldr	r0, [sp, #0]
 800933c:	9f08      	ldr	r7, [sp, #32]
 800933e:	321a      	adds	r2, #26
 8009340:	47b8      	blx	r7
 8009342:	3001      	adds	r0, #1
 8009344:	d0e6      	beq.n	8009314 <_printf_common+0xa8>
 8009346:	3601      	adds	r6, #1
 8009348:	e7d1      	b.n	80092ee <_printf_common+0x82>
	...

0800934c <_printf_i>:
 800934c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800934e:	b08b      	sub	sp, #44	@ 0x2c
 8009350:	9206      	str	r2, [sp, #24]
 8009352:	000a      	movs	r2, r1
 8009354:	3243      	adds	r2, #67	@ 0x43
 8009356:	9307      	str	r3, [sp, #28]
 8009358:	9005      	str	r0, [sp, #20]
 800935a:	9203      	str	r2, [sp, #12]
 800935c:	7e0a      	ldrb	r2, [r1, #24]
 800935e:	000c      	movs	r4, r1
 8009360:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009362:	2a78      	cmp	r2, #120	@ 0x78
 8009364:	d809      	bhi.n	800937a <_printf_i+0x2e>
 8009366:	2a62      	cmp	r2, #98	@ 0x62
 8009368:	d80b      	bhi.n	8009382 <_printf_i+0x36>
 800936a:	2a00      	cmp	r2, #0
 800936c:	d100      	bne.n	8009370 <_printf_i+0x24>
 800936e:	e0ba      	b.n	80094e6 <_printf_i+0x19a>
 8009370:	497a      	ldr	r1, [pc, #488]	@ (800955c <_printf_i+0x210>)
 8009372:	9104      	str	r1, [sp, #16]
 8009374:	2a58      	cmp	r2, #88	@ 0x58
 8009376:	d100      	bne.n	800937a <_printf_i+0x2e>
 8009378:	e08e      	b.n	8009498 <_printf_i+0x14c>
 800937a:	0025      	movs	r5, r4
 800937c:	3542      	adds	r5, #66	@ 0x42
 800937e:	702a      	strb	r2, [r5, #0]
 8009380:	e022      	b.n	80093c8 <_printf_i+0x7c>
 8009382:	0010      	movs	r0, r2
 8009384:	3863      	subs	r0, #99	@ 0x63
 8009386:	2815      	cmp	r0, #21
 8009388:	d8f7      	bhi.n	800937a <_printf_i+0x2e>
 800938a:	f7f6 fecf 	bl	800012c <__gnu_thumb1_case_shi>
 800938e:	0016      	.short	0x0016
 8009390:	fff6001f 	.word	0xfff6001f
 8009394:	fff6fff6 	.word	0xfff6fff6
 8009398:	001ffff6 	.word	0x001ffff6
 800939c:	fff6fff6 	.word	0xfff6fff6
 80093a0:	fff6fff6 	.word	0xfff6fff6
 80093a4:	0036009f 	.word	0x0036009f
 80093a8:	fff6007e 	.word	0xfff6007e
 80093ac:	00b0fff6 	.word	0x00b0fff6
 80093b0:	0036fff6 	.word	0x0036fff6
 80093b4:	fff6fff6 	.word	0xfff6fff6
 80093b8:	0082      	.short	0x0082
 80093ba:	0025      	movs	r5, r4
 80093bc:	681a      	ldr	r2, [r3, #0]
 80093be:	3542      	adds	r5, #66	@ 0x42
 80093c0:	1d11      	adds	r1, r2, #4
 80093c2:	6019      	str	r1, [r3, #0]
 80093c4:	6813      	ldr	r3, [r2, #0]
 80093c6:	702b      	strb	r3, [r5, #0]
 80093c8:	2301      	movs	r3, #1
 80093ca:	e09e      	b.n	800950a <_printf_i+0x1be>
 80093cc:	6818      	ldr	r0, [r3, #0]
 80093ce:	6809      	ldr	r1, [r1, #0]
 80093d0:	1d02      	adds	r2, r0, #4
 80093d2:	060d      	lsls	r5, r1, #24
 80093d4:	d50b      	bpl.n	80093ee <_printf_i+0xa2>
 80093d6:	6806      	ldr	r6, [r0, #0]
 80093d8:	601a      	str	r2, [r3, #0]
 80093da:	2e00      	cmp	r6, #0
 80093dc:	da03      	bge.n	80093e6 <_printf_i+0x9a>
 80093de:	232d      	movs	r3, #45	@ 0x2d
 80093e0:	9a03      	ldr	r2, [sp, #12]
 80093e2:	4276      	negs	r6, r6
 80093e4:	7013      	strb	r3, [r2, #0]
 80093e6:	4b5d      	ldr	r3, [pc, #372]	@ (800955c <_printf_i+0x210>)
 80093e8:	270a      	movs	r7, #10
 80093ea:	9304      	str	r3, [sp, #16]
 80093ec:	e018      	b.n	8009420 <_printf_i+0xd4>
 80093ee:	6806      	ldr	r6, [r0, #0]
 80093f0:	601a      	str	r2, [r3, #0]
 80093f2:	0649      	lsls	r1, r1, #25
 80093f4:	d5f1      	bpl.n	80093da <_printf_i+0x8e>
 80093f6:	b236      	sxth	r6, r6
 80093f8:	e7ef      	b.n	80093da <_printf_i+0x8e>
 80093fa:	6808      	ldr	r0, [r1, #0]
 80093fc:	6819      	ldr	r1, [r3, #0]
 80093fe:	c940      	ldmia	r1!, {r6}
 8009400:	0605      	lsls	r5, r0, #24
 8009402:	d402      	bmi.n	800940a <_printf_i+0xbe>
 8009404:	0640      	lsls	r0, r0, #25
 8009406:	d500      	bpl.n	800940a <_printf_i+0xbe>
 8009408:	b2b6      	uxth	r6, r6
 800940a:	6019      	str	r1, [r3, #0]
 800940c:	4b53      	ldr	r3, [pc, #332]	@ (800955c <_printf_i+0x210>)
 800940e:	270a      	movs	r7, #10
 8009410:	9304      	str	r3, [sp, #16]
 8009412:	2a6f      	cmp	r2, #111	@ 0x6f
 8009414:	d100      	bne.n	8009418 <_printf_i+0xcc>
 8009416:	3f02      	subs	r7, #2
 8009418:	0023      	movs	r3, r4
 800941a:	2200      	movs	r2, #0
 800941c:	3343      	adds	r3, #67	@ 0x43
 800941e:	701a      	strb	r2, [r3, #0]
 8009420:	6863      	ldr	r3, [r4, #4]
 8009422:	60a3      	str	r3, [r4, #8]
 8009424:	2b00      	cmp	r3, #0
 8009426:	db06      	blt.n	8009436 <_printf_i+0xea>
 8009428:	2104      	movs	r1, #4
 800942a:	6822      	ldr	r2, [r4, #0]
 800942c:	9d03      	ldr	r5, [sp, #12]
 800942e:	438a      	bics	r2, r1
 8009430:	6022      	str	r2, [r4, #0]
 8009432:	4333      	orrs	r3, r6
 8009434:	d00c      	beq.n	8009450 <_printf_i+0x104>
 8009436:	9d03      	ldr	r5, [sp, #12]
 8009438:	0030      	movs	r0, r6
 800943a:	0039      	movs	r1, r7
 800943c:	f7f6 ff06 	bl	800024c <__aeabi_uidivmod>
 8009440:	9b04      	ldr	r3, [sp, #16]
 8009442:	3d01      	subs	r5, #1
 8009444:	5c5b      	ldrb	r3, [r3, r1]
 8009446:	702b      	strb	r3, [r5, #0]
 8009448:	0033      	movs	r3, r6
 800944a:	0006      	movs	r6, r0
 800944c:	429f      	cmp	r7, r3
 800944e:	d9f3      	bls.n	8009438 <_printf_i+0xec>
 8009450:	2f08      	cmp	r7, #8
 8009452:	d109      	bne.n	8009468 <_printf_i+0x11c>
 8009454:	6823      	ldr	r3, [r4, #0]
 8009456:	07db      	lsls	r3, r3, #31
 8009458:	d506      	bpl.n	8009468 <_printf_i+0x11c>
 800945a:	6862      	ldr	r2, [r4, #4]
 800945c:	6923      	ldr	r3, [r4, #16]
 800945e:	429a      	cmp	r2, r3
 8009460:	dc02      	bgt.n	8009468 <_printf_i+0x11c>
 8009462:	2330      	movs	r3, #48	@ 0x30
 8009464:	3d01      	subs	r5, #1
 8009466:	702b      	strb	r3, [r5, #0]
 8009468:	9b03      	ldr	r3, [sp, #12]
 800946a:	1b5b      	subs	r3, r3, r5
 800946c:	6123      	str	r3, [r4, #16]
 800946e:	9b07      	ldr	r3, [sp, #28]
 8009470:	0021      	movs	r1, r4
 8009472:	9300      	str	r3, [sp, #0]
 8009474:	9805      	ldr	r0, [sp, #20]
 8009476:	9b06      	ldr	r3, [sp, #24]
 8009478:	aa09      	add	r2, sp, #36	@ 0x24
 800947a:	f7ff fef7 	bl	800926c <_printf_common>
 800947e:	3001      	adds	r0, #1
 8009480:	d148      	bne.n	8009514 <_printf_i+0x1c8>
 8009482:	2001      	movs	r0, #1
 8009484:	4240      	negs	r0, r0
 8009486:	b00b      	add	sp, #44	@ 0x2c
 8009488:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800948a:	2220      	movs	r2, #32
 800948c:	6809      	ldr	r1, [r1, #0]
 800948e:	430a      	orrs	r2, r1
 8009490:	6022      	str	r2, [r4, #0]
 8009492:	2278      	movs	r2, #120	@ 0x78
 8009494:	4932      	ldr	r1, [pc, #200]	@ (8009560 <_printf_i+0x214>)
 8009496:	9104      	str	r1, [sp, #16]
 8009498:	0021      	movs	r1, r4
 800949a:	3145      	adds	r1, #69	@ 0x45
 800949c:	700a      	strb	r2, [r1, #0]
 800949e:	6819      	ldr	r1, [r3, #0]
 80094a0:	6822      	ldr	r2, [r4, #0]
 80094a2:	c940      	ldmia	r1!, {r6}
 80094a4:	0610      	lsls	r0, r2, #24
 80094a6:	d402      	bmi.n	80094ae <_printf_i+0x162>
 80094a8:	0650      	lsls	r0, r2, #25
 80094aa:	d500      	bpl.n	80094ae <_printf_i+0x162>
 80094ac:	b2b6      	uxth	r6, r6
 80094ae:	6019      	str	r1, [r3, #0]
 80094b0:	07d3      	lsls	r3, r2, #31
 80094b2:	d502      	bpl.n	80094ba <_printf_i+0x16e>
 80094b4:	2320      	movs	r3, #32
 80094b6:	4313      	orrs	r3, r2
 80094b8:	6023      	str	r3, [r4, #0]
 80094ba:	2e00      	cmp	r6, #0
 80094bc:	d001      	beq.n	80094c2 <_printf_i+0x176>
 80094be:	2710      	movs	r7, #16
 80094c0:	e7aa      	b.n	8009418 <_printf_i+0xcc>
 80094c2:	2220      	movs	r2, #32
 80094c4:	6823      	ldr	r3, [r4, #0]
 80094c6:	4393      	bics	r3, r2
 80094c8:	6023      	str	r3, [r4, #0]
 80094ca:	e7f8      	b.n	80094be <_printf_i+0x172>
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	680d      	ldr	r5, [r1, #0]
 80094d0:	1d10      	adds	r0, r2, #4
 80094d2:	6949      	ldr	r1, [r1, #20]
 80094d4:	6018      	str	r0, [r3, #0]
 80094d6:	6813      	ldr	r3, [r2, #0]
 80094d8:	062e      	lsls	r6, r5, #24
 80094da:	d501      	bpl.n	80094e0 <_printf_i+0x194>
 80094dc:	6019      	str	r1, [r3, #0]
 80094de:	e002      	b.n	80094e6 <_printf_i+0x19a>
 80094e0:	066d      	lsls	r5, r5, #25
 80094e2:	d5fb      	bpl.n	80094dc <_printf_i+0x190>
 80094e4:	8019      	strh	r1, [r3, #0]
 80094e6:	2300      	movs	r3, #0
 80094e8:	9d03      	ldr	r5, [sp, #12]
 80094ea:	6123      	str	r3, [r4, #16]
 80094ec:	e7bf      	b.n	800946e <_printf_i+0x122>
 80094ee:	681a      	ldr	r2, [r3, #0]
 80094f0:	1d11      	adds	r1, r2, #4
 80094f2:	6019      	str	r1, [r3, #0]
 80094f4:	6815      	ldr	r5, [r2, #0]
 80094f6:	2100      	movs	r1, #0
 80094f8:	0028      	movs	r0, r5
 80094fa:	6862      	ldr	r2, [r4, #4]
 80094fc:	f000 f9eb 	bl	80098d6 <memchr>
 8009500:	2800      	cmp	r0, #0
 8009502:	d001      	beq.n	8009508 <_printf_i+0x1bc>
 8009504:	1b40      	subs	r0, r0, r5
 8009506:	6060      	str	r0, [r4, #4]
 8009508:	6863      	ldr	r3, [r4, #4]
 800950a:	6123      	str	r3, [r4, #16]
 800950c:	2300      	movs	r3, #0
 800950e:	9a03      	ldr	r2, [sp, #12]
 8009510:	7013      	strb	r3, [r2, #0]
 8009512:	e7ac      	b.n	800946e <_printf_i+0x122>
 8009514:	002a      	movs	r2, r5
 8009516:	6923      	ldr	r3, [r4, #16]
 8009518:	9906      	ldr	r1, [sp, #24]
 800951a:	9805      	ldr	r0, [sp, #20]
 800951c:	9d07      	ldr	r5, [sp, #28]
 800951e:	47a8      	blx	r5
 8009520:	3001      	adds	r0, #1
 8009522:	d0ae      	beq.n	8009482 <_printf_i+0x136>
 8009524:	6823      	ldr	r3, [r4, #0]
 8009526:	079b      	lsls	r3, r3, #30
 8009528:	d415      	bmi.n	8009556 <_printf_i+0x20a>
 800952a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800952c:	68e0      	ldr	r0, [r4, #12]
 800952e:	4298      	cmp	r0, r3
 8009530:	daa9      	bge.n	8009486 <_printf_i+0x13a>
 8009532:	0018      	movs	r0, r3
 8009534:	e7a7      	b.n	8009486 <_printf_i+0x13a>
 8009536:	0022      	movs	r2, r4
 8009538:	2301      	movs	r3, #1
 800953a:	9906      	ldr	r1, [sp, #24]
 800953c:	9805      	ldr	r0, [sp, #20]
 800953e:	9e07      	ldr	r6, [sp, #28]
 8009540:	3219      	adds	r2, #25
 8009542:	47b0      	blx	r6
 8009544:	3001      	adds	r0, #1
 8009546:	d09c      	beq.n	8009482 <_printf_i+0x136>
 8009548:	3501      	adds	r5, #1
 800954a:	68e3      	ldr	r3, [r4, #12]
 800954c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800954e:	1a9b      	subs	r3, r3, r2
 8009550:	42ab      	cmp	r3, r5
 8009552:	dcf0      	bgt.n	8009536 <_printf_i+0x1ea>
 8009554:	e7e9      	b.n	800952a <_printf_i+0x1de>
 8009556:	2500      	movs	r5, #0
 8009558:	e7f7      	b.n	800954a <_printf_i+0x1fe>
 800955a:	46c0      	nop			@ (mov r8, r8)
 800955c:	0800ea46 	.word	0x0800ea46
 8009560:	0800ea57 	.word	0x0800ea57

08009564 <std>:
 8009564:	2300      	movs	r3, #0
 8009566:	b510      	push	{r4, lr}
 8009568:	0004      	movs	r4, r0
 800956a:	6003      	str	r3, [r0, #0]
 800956c:	6043      	str	r3, [r0, #4]
 800956e:	6083      	str	r3, [r0, #8]
 8009570:	8181      	strh	r1, [r0, #12]
 8009572:	6643      	str	r3, [r0, #100]	@ 0x64
 8009574:	81c2      	strh	r2, [r0, #14]
 8009576:	6103      	str	r3, [r0, #16]
 8009578:	6143      	str	r3, [r0, #20]
 800957a:	6183      	str	r3, [r0, #24]
 800957c:	0019      	movs	r1, r3
 800957e:	2208      	movs	r2, #8
 8009580:	305c      	adds	r0, #92	@ 0x5c
 8009582:	f000 f921 	bl	80097c8 <memset>
 8009586:	4b0b      	ldr	r3, [pc, #44]	@ (80095b4 <std+0x50>)
 8009588:	6224      	str	r4, [r4, #32]
 800958a:	6263      	str	r3, [r4, #36]	@ 0x24
 800958c:	4b0a      	ldr	r3, [pc, #40]	@ (80095b8 <std+0x54>)
 800958e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009590:	4b0a      	ldr	r3, [pc, #40]	@ (80095bc <std+0x58>)
 8009592:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009594:	4b0a      	ldr	r3, [pc, #40]	@ (80095c0 <std+0x5c>)
 8009596:	6323      	str	r3, [r4, #48]	@ 0x30
 8009598:	4b0a      	ldr	r3, [pc, #40]	@ (80095c4 <std+0x60>)
 800959a:	429c      	cmp	r4, r3
 800959c:	d005      	beq.n	80095aa <std+0x46>
 800959e:	4b0a      	ldr	r3, [pc, #40]	@ (80095c8 <std+0x64>)
 80095a0:	429c      	cmp	r4, r3
 80095a2:	d002      	beq.n	80095aa <std+0x46>
 80095a4:	4b09      	ldr	r3, [pc, #36]	@ (80095cc <std+0x68>)
 80095a6:	429c      	cmp	r4, r3
 80095a8:	d103      	bne.n	80095b2 <std+0x4e>
 80095aa:	0020      	movs	r0, r4
 80095ac:	3058      	adds	r0, #88	@ 0x58
 80095ae:	f000 f98f 	bl	80098d0 <__retarget_lock_init_recursive>
 80095b2:	bd10      	pop	{r4, pc}
 80095b4:	08009731 	.word	0x08009731
 80095b8:	08009759 	.word	0x08009759
 80095bc:	08009791 	.word	0x08009791
 80095c0:	080097bd 	.word	0x080097bd
 80095c4:	20000940 	.word	0x20000940
 80095c8:	200009a8 	.word	0x200009a8
 80095cc:	20000a10 	.word	0x20000a10

080095d0 <stdio_exit_handler>:
 80095d0:	b510      	push	{r4, lr}
 80095d2:	4a03      	ldr	r2, [pc, #12]	@ (80095e0 <stdio_exit_handler+0x10>)
 80095d4:	4903      	ldr	r1, [pc, #12]	@ (80095e4 <stdio_exit_handler+0x14>)
 80095d6:	4804      	ldr	r0, [pc, #16]	@ (80095e8 <stdio_exit_handler+0x18>)
 80095d8:	f000 f86c 	bl	80096b4 <_fwalk_sglue>
 80095dc:	bd10      	pop	{r4, pc}
 80095de:	46c0      	nop			@ (mov r8, r8)
 80095e0:	20000028 	.word	0x20000028
 80095e4:	0800b2f5 	.word	0x0800b2f5
 80095e8:	20000038 	.word	0x20000038

080095ec <cleanup_stdio>:
 80095ec:	6841      	ldr	r1, [r0, #4]
 80095ee:	4b0b      	ldr	r3, [pc, #44]	@ (800961c <cleanup_stdio+0x30>)
 80095f0:	b510      	push	{r4, lr}
 80095f2:	0004      	movs	r4, r0
 80095f4:	4299      	cmp	r1, r3
 80095f6:	d001      	beq.n	80095fc <cleanup_stdio+0x10>
 80095f8:	f001 fe7c 	bl	800b2f4 <_fflush_r>
 80095fc:	68a1      	ldr	r1, [r4, #8]
 80095fe:	4b08      	ldr	r3, [pc, #32]	@ (8009620 <cleanup_stdio+0x34>)
 8009600:	4299      	cmp	r1, r3
 8009602:	d002      	beq.n	800960a <cleanup_stdio+0x1e>
 8009604:	0020      	movs	r0, r4
 8009606:	f001 fe75 	bl	800b2f4 <_fflush_r>
 800960a:	68e1      	ldr	r1, [r4, #12]
 800960c:	4b05      	ldr	r3, [pc, #20]	@ (8009624 <cleanup_stdio+0x38>)
 800960e:	4299      	cmp	r1, r3
 8009610:	d002      	beq.n	8009618 <cleanup_stdio+0x2c>
 8009612:	0020      	movs	r0, r4
 8009614:	f001 fe6e 	bl	800b2f4 <_fflush_r>
 8009618:	bd10      	pop	{r4, pc}
 800961a:	46c0      	nop			@ (mov r8, r8)
 800961c:	20000940 	.word	0x20000940
 8009620:	200009a8 	.word	0x200009a8
 8009624:	20000a10 	.word	0x20000a10

08009628 <global_stdio_init.part.0>:
 8009628:	b510      	push	{r4, lr}
 800962a:	4b09      	ldr	r3, [pc, #36]	@ (8009650 <global_stdio_init.part.0+0x28>)
 800962c:	4a09      	ldr	r2, [pc, #36]	@ (8009654 <global_stdio_init.part.0+0x2c>)
 800962e:	2104      	movs	r1, #4
 8009630:	601a      	str	r2, [r3, #0]
 8009632:	4809      	ldr	r0, [pc, #36]	@ (8009658 <global_stdio_init.part.0+0x30>)
 8009634:	2200      	movs	r2, #0
 8009636:	f7ff ff95 	bl	8009564 <std>
 800963a:	2201      	movs	r2, #1
 800963c:	2109      	movs	r1, #9
 800963e:	4807      	ldr	r0, [pc, #28]	@ (800965c <global_stdio_init.part.0+0x34>)
 8009640:	f7ff ff90 	bl	8009564 <std>
 8009644:	2202      	movs	r2, #2
 8009646:	2112      	movs	r1, #18
 8009648:	4805      	ldr	r0, [pc, #20]	@ (8009660 <global_stdio_init.part.0+0x38>)
 800964a:	f7ff ff8b 	bl	8009564 <std>
 800964e:	bd10      	pop	{r4, pc}
 8009650:	20000a78 	.word	0x20000a78
 8009654:	080095d1 	.word	0x080095d1
 8009658:	20000940 	.word	0x20000940
 800965c:	200009a8 	.word	0x200009a8
 8009660:	20000a10 	.word	0x20000a10

08009664 <__sfp_lock_acquire>:
 8009664:	b510      	push	{r4, lr}
 8009666:	4802      	ldr	r0, [pc, #8]	@ (8009670 <__sfp_lock_acquire+0xc>)
 8009668:	f000 f933 	bl	80098d2 <__retarget_lock_acquire_recursive>
 800966c:	bd10      	pop	{r4, pc}
 800966e:	46c0      	nop			@ (mov r8, r8)
 8009670:	20000a81 	.word	0x20000a81

08009674 <__sfp_lock_release>:
 8009674:	b510      	push	{r4, lr}
 8009676:	4802      	ldr	r0, [pc, #8]	@ (8009680 <__sfp_lock_release+0xc>)
 8009678:	f000 f92c 	bl	80098d4 <__retarget_lock_release_recursive>
 800967c:	bd10      	pop	{r4, pc}
 800967e:	46c0      	nop			@ (mov r8, r8)
 8009680:	20000a81 	.word	0x20000a81

08009684 <__sinit>:
 8009684:	b510      	push	{r4, lr}
 8009686:	0004      	movs	r4, r0
 8009688:	f7ff ffec 	bl	8009664 <__sfp_lock_acquire>
 800968c:	6a23      	ldr	r3, [r4, #32]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d002      	beq.n	8009698 <__sinit+0x14>
 8009692:	f7ff ffef 	bl	8009674 <__sfp_lock_release>
 8009696:	bd10      	pop	{r4, pc}
 8009698:	4b04      	ldr	r3, [pc, #16]	@ (80096ac <__sinit+0x28>)
 800969a:	6223      	str	r3, [r4, #32]
 800969c:	4b04      	ldr	r3, [pc, #16]	@ (80096b0 <__sinit+0x2c>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d1f6      	bne.n	8009692 <__sinit+0xe>
 80096a4:	f7ff ffc0 	bl	8009628 <global_stdio_init.part.0>
 80096a8:	e7f3      	b.n	8009692 <__sinit+0xe>
 80096aa:	46c0      	nop			@ (mov r8, r8)
 80096ac:	080095ed 	.word	0x080095ed
 80096b0:	20000a78 	.word	0x20000a78

080096b4 <_fwalk_sglue>:
 80096b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80096b6:	0014      	movs	r4, r2
 80096b8:	2600      	movs	r6, #0
 80096ba:	9000      	str	r0, [sp, #0]
 80096bc:	9101      	str	r1, [sp, #4]
 80096be:	68a5      	ldr	r5, [r4, #8]
 80096c0:	6867      	ldr	r7, [r4, #4]
 80096c2:	3f01      	subs	r7, #1
 80096c4:	d504      	bpl.n	80096d0 <_fwalk_sglue+0x1c>
 80096c6:	6824      	ldr	r4, [r4, #0]
 80096c8:	2c00      	cmp	r4, #0
 80096ca:	d1f8      	bne.n	80096be <_fwalk_sglue+0xa>
 80096cc:	0030      	movs	r0, r6
 80096ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80096d0:	89ab      	ldrh	r3, [r5, #12]
 80096d2:	2b01      	cmp	r3, #1
 80096d4:	d908      	bls.n	80096e8 <_fwalk_sglue+0x34>
 80096d6:	220e      	movs	r2, #14
 80096d8:	5eab      	ldrsh	r3, [r5, r2]
 80096da:	3301      	adds	r3, #1
 80096dc:	d004      	beq.n	80096e8 <_fwalk_sglue+0x34>
 80096de:	0029      	movs	r1, r5
 80096e0:	9800      	ldr	r0, [sp, #0]
 80096e2:	9b01      	ldr	r3, [sp, #4]
 80096e4:	4798      	blx	r3
 80096e6:	4306      	orrs	r6, r0
 80096e8:	3568      	adds	r5, #104	@ 0x68
 80096ea:	e7ea      	b.n	80096c2 <_fwalk_sglue+0xe>

080096ec <siprintf>:
 80096ec:	b40e      	push	{r1, r2, r3}
 80096ee:	b510      	push	{r4, lr}
 80096f0:	2400      	movs	r4, #0
 80096f2:	490c      	ldr	r1, [pc, #48]	@ (8009724 <siprintf+0x38>)
 80096f4:	b09d      	sub	sp, #116	@ 0x74
 80096f6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80096f8:	9002      	str	r0, [sp, #8]
 80096fa:	9006      	str	r0, [sp, #24]
 80096fc:	9107      	str	r1, [sp, #28]
 80096fe:	9104      	str	r1, [sp, #16]
 8009700:	4809      	ldr	r0, [pc, #36]	@ (8009728 <siprintf+0x3c>)
 8009702:	490a      	ldr	r1, [pc, #40]	@ (800972c <siprintf+0x40>)
 8009704:	cb04      	ldmia	r3!, {r2}
 8009706:	9105      	str	r1, [sp, #20]
 8009708:	6800      	ldr	r0, [r0, #0]
 800970a:	a902      	add	r1, sp, #8
 800970c:	9301      	str	r3, [sp, #4]
 800970e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009710:	f001 fc6c 	bl	800afec <_svfiprintf_r>
 8009714:	9b02      	ldr	r3, [sp, #8]
 8009716:	701c      	strb	r4, [r3, #0]
 8009718:	b01d      	add	sp, #116	@ 0x74
 800971a:	bc10      	pop	{r4}
 800971c:	bc08      	pop	{r3}
 800971e:	b003      	add	sp, #12
 8009720:	4718      	bx	r3
 8009722:	46c0      	nop			@ (mov r8, r8)
 8009724:	7fffffff 	.word	0x7fffffff
 8009728:	20000034 	.word	0x20000034
 800972c:	ffff0208 	.word	0xffff0208

08009730 <__sread>:
 8009730:	b570      	push	{r4, r5, r6, lr}
 8009732:	000c      	movs	r4, r1
 8009734:	250e      	movs	r5, #14
 8009736:	5f49      	ldrsh	r1, [r1, r5]
 8009738:	f000 f878 	bl	800982c <_read_r>
 800973c:	2800      	cmp	r0, #0
 800973e:	db03      	blt.n	8009748 <__sread+0x18>
 8009740:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8009742:	181b      	adds	r3, r3, r0
 8009744:	6563      	str	r3, [r4, #84]	@ 0x54
 8009746:	bd70      	pop	{r4, r5, r6, pc}
 8009748:	89a3      	ldrh	r3, [r4, #12]
 800974a:	4a02      	ldr	r2, [pc, #8]	@ (8009754 <__sread+0x24>)
 800974c:	4013      	ands	r3, r2
 800974e:	81a3      	strh	r3, [r4, #12]
 8009750:	e7f9      	b.n	8009746 <__sread+0x16>
 8009752:	46c0      	nop			@ (mov r8, r8)
 8009754:	ffffefff 	.word	0xffffefff

08009758 <__swrite>:
 8009758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800975a:	001f      	movs	r7, r3
 800975c:	898b      	ldrh	r3, [r1, #12]
 800975e:	0005      	movs	r5, r0
 8009760:	000c      	movs	r4, r1
 8009762:	0016      	movs	r6, r2
 8009764:	05db      	lsls	r3, r3, #23
 8009766:	d505      	bpl.n	8009774 <__swrite+0x1c>
 8009768:	230e      	movs	r3, #14
 800976a:	5ec9      	ldrsh	r1, [r1, r3]
 800976c:	2200      	movs	r2, #0
 800976e:	2302      	movs	r3, #2
 8009770:	f000 f848 	bl	8009804 <_lseek_r>
 8009774:	89a3      	ldrh	r3, [r4, #12]
 8009776:	4a05      	ldr	r2, [pc, #20]	@ (800978c <__swrite+0x34>)
 8009778:	0028      	movs	r0, r5
 800977a:	4013      	ands	r3, r2
 800977c:	81a3      	strh	r3, [r4, #12]
 800977e:	0032      	movs	r2, r6
 8009780:	230e      	movs	r3, #14
 8009782:	5ee1      	ldrsh	r1, [r4, r3]
 8009784:	003b      	movs	r3, r7
 8009786:	f000 f865 	bl	8009854 <_write_r>
 800978a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800978c:	ffffefff 	.word	0xffffefff

08009790 <__sseek>:
 8009790:	b570      	push	{r4, r5, r6, lr}
 8009792:	000c      	movs	r4, r1
 8009794:	250e      	movs	r5, #14
 8009796:	5f49      	ldrsh	r1, [r1, r5]
 8009798:	f000 f834 	bl	8009804 <_lseek_r>
 800979c:	89a3      	ldrh	r3, [r4, #12]
 800979e:	1c42      	adds	r2, r0, #1
 80097a0:	d103      	bne.n	80097aa <__sseek+0x1a>
 80097a2:	4a05      	ldr	r2, [pc, #20]	@ (80097b8 <__sseek+0x28>)
 80097a4:	4013      	ands	r3, r2
 80097a6:	81a3      	strh	r3, [r4, #12]
 80097a8:	bd70      	pop	{r4, r5, r6, pc}
 80097aa:	2280      	movs	r2, #128	@ 0x80
 80097ac:	0152      	lsls	r2, r2, #5
 80097ae:	4313      	orrs	r3, r2
 80097b0:	81a3      	strh	r3, [r4, #12]
 80097b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80097b4:	e7f8      	b.n	80097a8 <__sseek+0x18>
 80097b6:	46c0      	nop			@ (mov r8, r8)
 80097b8:	ffffefff 	.word	0xffffefff

080097bc <__sclose>:
 80097bc:	b510      	push	{r4, lr}
 80097be:	230e      	movs	r3, #14
 80097c0:	5ec9      	ldrsh	r1, [r1, r3]
 80097c2:	f000 f80d 	bl	80097e0 <_close_r>
 80097c6:	bd10      	pop	{r4, pc}

080097c8 <memset>:
 80097c8:	0003      	movs	r3, r0
 80097ca:	1882      	adds	r2, r0, r2
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d100      	bne.n	80097d2 <memset+0xa>
 80097d0:	4770      	bx	lr
 80097d2:	7019      	strb	r1, [r3, #0]
 80097d4:	3301      	adds	r3, #1
 80097d6:	e7f9      	b.n	80097cc <memset+0x4>

080097d8 <_localeconv_r>:
 80097d8:	4800      	ldr	r0, [pc, #0]	@ (80097dc <_localeconv_r+0x4>)
 80097da:	4770      	bx	lr
 80097dc:	20000174 	.word	0x20000174

080097e0 <_close_r>:
 80097e0:	2300      	movs	r3, #0
 80097e2:	b570      	push	{r4, r5, r6, lr}
 80097e4:	4d06      	ldr	r5, [pc, #24]	@ (8009800 <_close_r+0x20>)
 80097e6:	0004      	movs	r4, r0
 80097e8:	0008      	movs	r0, r1
 80097ea:	602b      	str	r3, [r5, #0]
 80097ec:	f7fc fa4c 	bl	8005c88 <_close>
 80097f0:	1c43      	adds	r3, r0, #1
 80097f2:	d103      	bne.n	80097fc <_close_r+0x1c>
 80097f4:	682b      	ldr	r3, [r5, #0]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d000      	beq.n	80097fc <_close_r+0x1c>
 80097fa:	6023      	str	r3, [r4, #0]
 80097fc:	bd70      	pop	{r4, r5, r6, pc}
 80097fe:	46c0      	nop			@ (mov r8, r8)
 8009800:	20000a7c 	.word	0x20000a7c

08009804 <_lseek_r>:
 8009804:	b570      	push	{r4, r5, r6, lr}
 8009806:	0004      	movs	r4, r0
 8009808:	0008      	movs	r0, r1
 800980a:	0011      	movs	r1, r2
 800980c:	001a      	movs	r2, r3
 800980e:	2300      	movs	r3, #0
 8009810:	4d05      	ldr	r5, [pc, #20]	@ (8009828 <_lseek_r+0x24>)
 8009812:	602b      	str	r3, [r5, #0]
 8009814:	f7fc fa42 	bl	8005c9c <_lseek>
 8009818:	1c43      	adds	r3, r0, #1
 800981a:	d103      	bne.n	8009824 <_lseek_r+0x20>
 800981c:	682b      	ldr	r3, [r5, #0]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d000      	beq.n	8009824 <_lseek_r+0x20>
 8009822:	6023      	str	r3, [r4, #0]
 8009824:	bd70      	pop	{r4, r5, r6, pc}
 8009826:	46c0      	nop			@ (mov r8, r8)
 8009828:	20000a7c 	.word	0x20000a7c

0800982c <_read_r>:
 800982c:	b570      	push	{r4, r5, r6, lr}
 800982e:	0004      	movs	r4, r0
 8009830:	0008      	movs	r0, r1
 8009832:	0011      	movs	r1, r2
 8009834:	001a      	movs	r2, r3
 8009836:	2300      	movs	r3, #0
 8009838:	4d05      	ldr	r5, [pc, #20]	@ (8009850 <_read_r+0x24>)
 800983a:	602b      	str	r3, [r5, #0]
 800983c:	f7fc fa0a 	bl	8005c54 <_read>
 8009840:	1c43      	adds	r3, r0, #1
 8009842:	d103      	bne.n	800984c <_read_r+0x20>
 8009844:	682b      	ldr	r3, [r5, #0]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d000      	beq.n	800984c <_read_r+0x20>
 800984a:	6023      	str	r3, [r4, #0]
 800984c:	bd70      	pop	{r4, r5, r6, pc}
 800984e:	46c0      	nop			@ (mov r8, r8)
 8009850:	20000a7c 	.word	0x20000a7c

08009854 <_write_r>:
 8009854:	b570      	push	{r4, r5, r6, lr}
 8009856:	0004      	movs	r4, r0
 8009858:	0008      	movs	r0, r1
 800985a:	0011      	movs	r1, r2
 800985c:	001a      	movs	r2, r3
 800985e:	2300      	movs	r3, #0
 8009860:	4d05      	ldr	r5, [pc, #20]	@ (8009878 <_write_r+0x24>)
 8009862:	602b      	str	r3, [r5, #0]
 8009864:	f7fc fa03 	bl	8005c6e <_write>
 8009868:	1c43      	adds	r3, r0, #1
 800986a:	d103      	bne.n	8009874 <_write_r+0x20>
 800986c:	682b      	ldr	r3, [r5, #0]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d000      	beq.n	8009874 <_write_r+0x20>
 8009872:	6023      	str	r3, [r4, #0]
 8009874:	bd70      	pop	{r4, r5, r6, pc}
 8009876:	46c0      	nop			@ (mov r8, r8)
 8009878:	20000a7c 	.word	0x20000a7c

0800987c <__errno>:
 800987c:	4b01      	ldr	r3, [pc, #4]	@ (8009884 <__errno+0x8>)
 800987e:	6818      	ldr	r0, [r3, #0]
 8009880:	4770      	bx	lr
 8009882:	46c0      	nop			@ (mov r8, r8)
 8009884:	20000034 	.word	0x20000034

08009888 <__libc_init_array>:
 8009888:	b570      	push	{r4, r5, r6, lr}
 800988a:	2600      	movs	r6, #0
 800988c:	4c0c      	ldr	r4, [pc, #48]	@ (80098c0 <__libc_init_array+0x38>)
 800988e:	4d0d      	ldr	r5, [pc, #52]	@ (80098c4 <__libc_init_array+0x3c>)
 8009890:	1b64      	subs	r4, r4, r5
 8009892:	10a4      	asrs	r4, r4, #2
 8009894:	42a6      	cmp	r6, r4
 8009896:	d109      	bne.n	80098ac <__libc_init_array+0x24>
 8009898:	2600      	movs	r6, #0
 800989a:	f003 f801 	bl	800c8a0 <_init>
 800989e:	4c0a      	ldr	r4, [pc, #40]	@ (80098c8 <__libc_init_array+0x40>)
 80098a0:	4d0a      	ldr	r5, [pc, #40]	@ (80098cc <__libc_init_array+0x44>)
 80098a2:	1b64      	subs	r4, r4, r5
 80098a4:	10a4      	asrs	r4, r4, #2
 80098a6:	42a6      	cmp	r6, r4
 80098a8:	d105      	bne.n	80098b6 <__libc_init_array+0x2e>
 80098aa:	bd70      	pop	{r4, r5, r6, pc}
 80098ac:	00b3      	lsls	r3, r6, #2
 80098ae:	58eb      	ldr	r3, [r5, r3]
 80098b0:	4798      	blx	r3
 80098b2:	3601      	adds	r6, #1
 80098b4:	e7ee      	b.n	8009894 <__libc_init_array+0xc>
 80098b6:	00b3      	lsls	r3, r6, #2
 80098b8:	58eb      	ldr	r3, [r5, r3]
 80098ba:	4798      	blx	r3
 80098bc:	3601      	adds	r6, #1
 80098be:	e7f2      	b.n	80098a6 <__libc_init_array+0x1e>
 80098c0:	0800f410 	.word	0x0800f410
 80098c4:	0800f410 	.word	0x0800f410
 80098c8:	0800f414 	.word	0x0800f414
 80098cc:	0800f410 	.word	0x0800f410

080098d0 <__retarget_lock_init_recursive>:
 80098d0:	4770      	bx	lr

080098d2 <__retarget_lock_acquire_recursive>:
 80098d2:	4770      	bx	lr

080098d4 <__retarget_lock_release_recursive>:
 80098d4:	4770      	bx	lr

080098d6 <memchr>:
 80098d6:	b2c9      	uxtb	r1, r1
 80098d8:	1882      	adds	r2, r0, r2
 80098da:	4290      	cmp	r0, r2
 80098dc:	d101      	bne.n	80098e2 <memchr+0xc>
 80098de:	2000      	movs	r0, #0
 80098e0:	4770      	bx	lr
 80098e2:	7803      	ldrb	r3, [r0, #0]
 80098e4:	428b      	cmp	r3, r1
 80098e6:	d0fb      	beq.n	80098e0 <memchr+0xa>
 80098e8:	3001      	adds	r0, #1
 80098ea:	e7f6      	b.n	80098da <memchr+0x4>

080098ec <memcpy>:
 80098ec:	2300      	movs	r3, #0
 80098ee:	b510      	push	{r4, lr}
 80098f0:	429a      	cmp	r2, r3
 80098f2:	d100      	bne.n	80098f6 <memcpy+0xa>
 80098f4:	bd10      	pop	{r4, pc}
 80098f6:	5ccc      	ldrb	r4, [r1, r3]
 80098f8:	54c4      	strb	r4, [r0, r3]
 80098fa:	3301      	adds	r3, #1
 80098fc:	e7f8      	b.n	80098f0 <memcpy+0x4>

080098fe <quorem>:
 80098fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009900:	6903      	ldr	r3, [r0, #16]
 8009902:	690c      	ldr	r4, [r1, #16]
 8009904:	b089      	sub	sp, #36	@ 0x24
 8009906:	9003      	str	r0, [sp, #12]
 8009908:	9106      	str	r1, [sp, #24]
 800990a:	2000      	movs	r0, #0
 800990c:	42a3      	cmp	r3, r4
 800990e:	db63      	blt.n	80099d8 <quorem+0xda>
 8009910:	000b      	movs	r3, r1
 8009912:	3c01      	subs	r4, #1
 8009914:	3314      	adds	r3, #20
 8009916:	00a5      	lsls	r5, r4, #2
 8009918:	9304      	str	r3, [sp, #16]
 800991a:	195b      	adds	r3, r3, r5
 800991c:	9305      	str	r3, [sp, #20]
 800991e:	9b03      	ldr	r3, [sp, #12]
 8009920:	3314      	adds	r3, #20
 8009922:	9301      	str	r3, [sp, #4]
 8009924:	195d      	adds	r5, r3, r5
 8009926:	9b05      	ldr	r3, [sp, #20]
 8009928:	682f      	ldr	r7, [r5, #0]
 800992a:	681e      	ldr	r6, [r3, #0]
 800992c:	0038      	movs	r0, r7
 800992e:	3601      	adds	r6, #1
 8009930:	0031      	movs	r1, r6
 8009932:	f7f6 fc05 	bl	8000140 <__udivsi3>
 8009936:	9002      	str	r0, [sp, #8]
 8009938:	42b7      	cmp	r7, r6
 800993a:	d327      	bcc.n	800998c <quorem+0x8e>
 800993c:	9b04      	ldr	r3, [sp, #16]
 800993e:	2700      	movs	r7, #0
 8009940:	469c      	mov	ip, r3
 8009942:	9e01      	ldr	r6, [sp, #4]
 8009944:	9707      	str	r7, [sp, #28]
 8009946:	4662      	mov	r2, ip
 8009948:	ca08      	ldmia	r2!, {r3}
 800994a:	6830      	ldr	r0, [r6, #0]
 800994c:	4694      	mov	ip, r2
 800994e:	9a02      	ldr	r2, [sp, #8]
 8009950:	b299      	uxth	r1, r3
 8009952:	4351      	muls	r1, r2
 8009954:	0c1b      	lsrs	r3, r3, #16
 8009956:	4353      	muls	r3, r2
 8009958:	19c9      	adds	r1, r1, r7
 800995a:	0c0a      	lsrs	r2, r1, #16
 800995c:	189b      	adds	r3, r3, r2
 800995e:	b289      	uxth	r1, r1
 8009960:	b282      	uxth	r2, r0
 8009962:	1a52      	subs	r2, r2, r1
 8009964:	9907      	ldr	r1, [sp, #28]
 8009966:	0c1f      	lsrs	r7, r3, #16
 8009968:	1852      	adds	r2, r2, r1
 800996a:	0c00      	lsrs	r0, r0, #16
 800996c:	b29b      	uxth	r3, r3
 800996e:	1411      	asrs	r1, r2, #16
 8009970:	1ac3      	subs	r3, r0, r3
 8009972:	185b      	adds	r3, r3, r1
 8009974:	1419      	asrs	r1, r3, #16
 8009976:	b292      	uxth	r2, r2
 8009978:	041b      	lsls	r3, r3, #16
 800997a:	431a      	orrs	r2, r3
 800997c:	9b05      	ldr	r3, [sp, #20]
 800997e:	9107      	str	r1, [sp, #28]
 8009980:	c604      	stmia	r6!, {r2}
 8009982:	4563      	cmp	r3, ip
 8009984:	d2df      	bcs.n	8009946 <quorem+0x48>
 8009986:	682b      	ldr	r3, [r5, #0]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d02b      	beq.n	80099e4 <quorem+0xe6>
 800998c:	9906      	ldr	r1, [sp, #24]
 800998e:	9803      	ldr	r0, [sp, #12]
 8009990:	f001 f9b6 	bl	800ad00 <__mcmp>
 8009994:	2800      	cmp	r0, #0
 8009996:	db1e      	blt.n	80099d6 <quorem+0xd8>
 8009998:	2600      	movs	r6, #0
 800999a:	9d01      	ldr	r5, [sp, #4]
 800999c:	9904      	ldr	r1, [sp, #16]
 800999e:	c901      	ldmia	r1!, {r0}
 80099a0:	682b      	ldr	r3, [r5, #0]
 80099a2:	b287      	uxth	r7, r0
 80099a4:	b29a      	uxth	r2, r3
 80099a6:	1bd2      	subs	r2, r2, r7
 80099a8:	1992      	adds	r2, r2, r6
 80099aa:	0c00      	lsrs	r0, r0, #16
 80099ac:	0c1b      	lsrs	r3, r3, #16
 80099ae:	1a1b      	subs	r3, r3, r0
 80099b0:	1410      	asrs	r0, r2, #16
 80099b2:	181b      	adds	r3, r3, r0
 80099b4:	141e      	asrs	r6, r3, #16
 80099b6:	b292      	uxth	r2, r2
 80099b8:	041b      	lsls	r3, r3, #16
 80099ba:	431a      	orrs	r2, r3
 80099bc:	9b05      	ldr	r3, [sp, #20]
 80099be:	c504      	stmia	r5!, {r2}
 80099c0:	428b      	cmp	r3, r1
 80099c2:	d2ec      	bcs.n	800999e <quorem+0xa0>
 80099c4:	9a01      	ldr	r2, [sp, #4]
 80099c6:	00a3      	lsls	r3, r4, #2
 80099c8:	18d3      	adds	r3, r2, r3
 80099ca:	681a      	ldr	r2, [r3, #0]
 80099cc:	2a00      	cmp	r2, #0
 80099ce:	d014      	beq.n	80099fa <quorem+0xfc>
 80099d0:	9b02      	ldr	r3, [sp, #8]
 80099d2:	3301      	adds	r3, #1
 80099d4:	9302      	str	r3, [sp, #8]
 80099d6:	9802      	ldr	r0, [sp, #8]
 80099d8:	b009      	add	sp, #36	@ 0x24
 80099da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099dc:	682b      	ldr	r3, [r5, #0]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d104      	bne.n	80099ec <quorem+0xee>
 80099e2:	3c01      	subs	r4, #1
 80099e4:	9b01      	ldr	r3, [sp, #4]
 80099e6:	3d04      	subs	r5, #4
 80099e8:	42ab      	cmp	r3, r5
 80099ea:	d3f7      	bcc.n	80099dc <quorem+0xde>
 80099ec:	9b03      	ldr	r3, [sp, #12]
 80099ee:	611c      	str	r4, [r3, #16]
 80099f0:	e7cc      	b.n	800998c <quorem+0x8e>
 80099f2:	681a      	ldr	r2, [r3, #0]
 80099f4:	2a00      	cmp	r2, #0
 80099f6:	d104      	bne.n	8009a02 <quorem+0x104>
 80099f8:	3c01      	subs	r4, #1
 80099fa:	9a01      	ldr	r2, [sp, #4]
 80099fc:	3b04      	subs	r3, #4
 80099fe:	429a      	cmp	r2, r3
 8009a00:	d3f7      	bcc.n	80099f2 <quorem+0xf4>
 8009a02:	9b03      	ldr	r3, [sp, #12]
 8009a04:	611c      	str	r4, [r3, #16]
 8009a06:	e7e3      	b.n	80099d0 <quorem+0xd2>

08009a08 <_dtoa_r>:
 8009a08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a0a:	0014      	movs	r4, r2
 8009a0c:	001d      	movs	r5, r3
 8009a0e:	69c6      	ldr	r6, [r0, #28]
 8009a10:	b09d      	sub	sp, #116	@ 0x74
 8009a12:	940a      	str	r4, [sp, #40]	@ 0x28
 8009a14:	950b      	str	r5, [sp, #44]	@ 0x2c
 8009a16:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8009a18:	9003      	str	r0, [sp, #12]
 8009a1a:	2e00      	cmp	r6, #0
 8009a1c:	d10f      	bne.n	8009a3e <_dtoa_r+0x36>
 8009a1e:	2010      	movs	r0, #16
 8009a20:	f000 fe2c 	bl	800a67c <malloc>
 8009a24:	9b03      	ldr	r3, [sp, #12]
 8009a26:	1e02      	subs	r2, r0, #0
 8009a28:	61d8      	str	r0, [r3, #28]
 8009a2a:	d104      	bne.n	8009a36 <_dtoa_r+0x2e>
 8009a2c:	21ef      	movs	r1, #239	@ 0xef
 8009a2e:	4bc7      	ldr	r3, [pc, #796]	@ (8009d4c <_dtoa_r+0x344>)
 8009a30:	48c7      	ldr	r0, [pc, #796]	@ (8009d50 <_dtoa_r+0x348>)
 8009a32:	f001 fcaf 	bl	800b394 <__assert_func>
 8009a36:	6046      	str	r6, [r0, #4]
 8009a38:	6086      	str	r6, [r0, #8]
 8009a3a:	6006      	str	r6, [r0, #0]
 8009a3c:	60c6      	str	r6, [r0, #12]
 8009a3e:	9b03      	ldr	r3, [sp, #12]
 8009a40:	69db      	ldr	r3, [r3, #28]
 8009a42:	6819      	ldr	r1, [r3, #0]
 8009a44:	2900      	cmp	r1, #0
 8009a46:	d00b      	beq.n	8009a60 <_dtoa_r+0x58>
 8009a48:	685a      	ldr	r2, [r3, #4]
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	4093      	lsls	r3, r2
 8009a4e:	604a      	str	r2, [r1, #4]
 8009a50:	608b      	str	r3, [r1, #8]
 8009a52:	9803      	ldr	r0, [sp, #12]
 8009a54:	f000 ff12 	bl	800a87c <_Bfree>
 8009a58:	2200      	movs	r2, #0
 8009a5a:	9b03      	ldr	r3, [sp, #12]
 8009a5c:	69db      	ldr	r3, [r3, #28]
 8009a5e:	601a      	str	r2, [r3, #0]
 8009a60:	2d00      	cmp	r5, #0
 8009a62:	da1e      	bge.n	8009aa2 <_dtoa_r+0x9a>
 8009a64:	2301      	movs	r3, #1
 8009a66:	603b      	str	r3, [r7, #0]
 8009a68:	006b      	lsls	r3, r5, #1
 8009a6a:	085b      	lsrs	r3, r3, #1
 8009a6c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a6e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009a70:	4bb8      	ldr	r3, [pc, #736]	@ (8009d54 <_dtoa_r+0x34c>)
 8009a72:	4ab8      	ldr	r2, [pc, #736]	@ (8009d54 <_dtoa_r+0x34c>)
 8009a74:	403b      	ands	r3, r7
 8009a76:	4293      	cmp	r3, r2
 8009a78:	d116      	bne.n	8009aa8 <_dtoa_r+0xa0>
 8009a7a:	4bb7      	ldr	r3, [pc, #732]	@ (8009d58 <_dtoa_r+0x350>)
 8009a7c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009a7e:	6013      	str	r3, [r2, #0]
 8009a80:	033b      	lsls	r3, r7, #12
 8009a82:	0b1b      	lsrs	r3, r3, #12
 8009a84:	4323      	orrs	r3, r4
 8009a86:	d101      	bne.n	8009a8c <_dtoa_r+0x84>
 8009a88:	f000 fd80 	bl	800a58c <_dtoa_r+0xb84>
 8009a8c:	4bb3      	ldr	r3, [pc, #716]	@ (8009d5c <_dtoa_r+0x354>)
 8009a8e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009a90:	9308      	str	r3, [sp, #32]
 8009a92:	2a00      	cmp	r2, #0
 8009a94:	d002      	beq.n	8009a9c <_dtoa_r+0x94>
 8009a96:	4bb2      	ldr	r3, [pc, #712]	@ (8009d60 <_dtoa_r+0x358>)
 8009a98:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009a9a:	6013      	str	r3, [r2, #0]
 8009a9c:	9808      	ldr	r0, [sp, #32]
 8009a9e:	b01d      	add	sp, #116	@ 0x74
 8009aa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	603b      	str	r3, [r7, #0]
 8009aa6:	e7e2      	b.n	8009a6e <_dtoa_r+0x66>
 8009aa8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009aaa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009aac:	9212      	str	r2, [sp, #72]	@ 0x48
 8009aae:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009ab0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009ab2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	f7f6 fcd4 	bl	8000464 <__aeabi_dcmpeq>
 8009abc:	1e06      	subs	r6, r0, #0
 8009abe:	d00b      	beq.n	8009ad8 <_dtoa_r+0xd0>
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009ac4:	6013      	str	r3, [r2, #0]
 8009ac6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d002      	beq.n	8009ad2 <_dtoa_r+0xca>
 8009acc:	4ba5      	ldr	r3, [pc, #660]	@ (8009d64 <_dtoa_r+0x35c>)
 8009ace:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009ad0:	6013      	str	r3, [r2, #0]
 8009ad2:	4ba5      	ldr	r3, [pc, #660]	@ (8009d68 <_dtoa_r+0x360>)
 8009ad4:	9308      	str	r3, [sp, #32]
 8009ad6:	e7e1      	b.n	8009a9c <_dtoa_r+0x94>
 8009ad8:	ab1a      	add	r3, sp, #104	@ 0x68
 8009ada:	9301      	str	r3, [sp, #4]
 8009adc:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009ade:	9300      	str	r3, [sp, #0]
 8009ae0:	9803      	ldr	r0, [sp, #12]
 8009ae2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009ae4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009ae6:	f001 f9c1 	bl	800ae6c <__d2b>
 8009aea:	007a      	lsls	r2, r7, #1
 8009aec:	9005      	str	r0, [sp, #20]
 8009aee:	0d52      	lsrs	r2, r2, #21
 8009af0:	d100      	bne.n	8009af4 <_dtoa_r+0xec>
 8009af2:	e07b      	b.n	8009bec <_dtoa_r+0x1e4>
 8009af4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009af6:	9618      	str	r6, [sp, #96]	@ 0x60
 8009af8:	0319      	lsls	r1, r3, #12
 8009afa:	4b9c      	ldr	r3, [pc, #624]	@ (8009d6c <_dtoa_r+0x364>)
 8009afc:	0b09      	lsrs	r1, r1, #12
 8009afe:	430b      	orrs	r3, r1
 8009b00:	499b      	ldr	r1, [pc, #620]	@ (8009d70 <_dtoa_r+0x368>)
 8009b02:	1857      	adds	r7, r2, r1
 8009b04:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009b06:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009b08:	0019      	movs	r1, r3
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	4b99      	ldr	r3, [pc, #612]	@ (8009d74 <_dtoa_r+0x36c>)
 8009b0e:	f7f9 f861 	bl	8002bd4 <__aeabi_dsub>
 8009b12:	4a99      	ldr	r2, [pc, #612]	@ (8009d78 <_dtoa_r+0x370>)
 8009b14:	4b99      	ldr	r3, [pc, #612]	@ (8009d7c <_dtoa_r+0x374>)
 8009b16:	f7f8 fd77 	bl	8002608 <__aeabi_dmul>
 8009b1a:	4a99      	ldr	r2, [pc, #612]	@ (8009d80 <_dtoa_r+0x378>)
 8009b1c:	4b99      	ldr	r3, [pc, #612]	@ (8009d84 <_dtoa_r+0x37c>)
 8009b1e:	f7f7 fd73 	bl	8001608 <__aeabi_dadd>
 8009b22:	0004      	movs	r4, r0
 8009b24:	0038      	movs	r0, r7
 8009b26:	000d      	movs	r5, r1
 8009b28:	f7f9 fcbc 	bl	80034a4 <__aeabi_i2d>
 8009b2c:	4a96      	ldr	r2, [pc, #600]	@ (8009d88 <_dtoa_r+0x380>)
 8009b2e:	4b97      	ldr	r3, [pc, #604]	@ (8009d8c <_dtoa_r+0x384>)
 8009b30:	f7f8 fd6a 	bl	8002608 <__aeabi_dmul>
 8009b34:	0002      	movs	r2, r0
 8009b36:	000b      	movs	r3, r1
 8009b38:	0020      	movs	r0, r4
 8009b3a:	0029      	movs	r1, r5
 8009b3c:	f7f7 fd64 	bl	8001608 <__aeabi_dadd>
 8009b40:	0004      	movs	r4, r0
 8009b42:	000d      	movs	r5, r1
 8009b44:	f7f9 fc72 	bl	800342c <__aeabi_d2iz>
 8009b48:	2200      	movs	r2, #0
 8009b4a:	9004      	str	r0, [sp, #16]
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	0020      	movs	r0, r4
 8009b50:	0029      	movs	r1, r5
 8009b52:	f7f6 fc8d 	bl	8000470 <__aeabi_dcmplt>
 8009b56:	2800      	cmp	r0, #0
 8009b58:	d00b      	beq.n	8009b72 <_dtoa_r+0x16a>
 8009b5a:	9804      	ldr	r0, [sp, #16]
 8009b5c:	f7f9 fca2 	bl	80034a4 <__aeabi_i2d>
 8009b60:	002b      	movs	r3, r5
 8009b62:	0022      	movs	r2, r4
 8009b64:	f7f6 fc7e 	bl	8000464 <__aeabi_dcmpeq>
 8009b68:	4243      	negs	r3, r0
 8009b6a:	4158      	adcs	r0, r3
 8009b6c:	9b04      	ldr	r3, [sp, #16]
 8009b6e:	1a1b      	subs	r3, r3, r0
 8009b70:	9304      	str	r3, [sp, #16]
 8009b72:	2301      	movs	r3, #1
 8009b74:	9315      	str	r3, [sp, #84]	@ 0x54
 8009b76:	9b04      	ldr	r3, [sp, #16]
 8009b78:	2b16      	cmp	r3, #22
 8009b7a:	d810      	bhi.n	8009b9e <_dtoa_r+0x196>
 8009b7c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009b7e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009b80:	9a04      	ldr	r2, [sp, #16]
 8009b82:	4b83      	ldr	r3, [pc, #524]	@ (8009d90 <_dtoa_r+0x388>)
 8009b84:	00d2      	lsls	r2, r2, #3
 8009b86:	189b      	adds	r3, r3, r2
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	685b      	ldr	r3, [r3, #4]
 8009b8c:	f7f6 fc70 	bl	8000470 <__aeabi_dcmplt>
 8009b90:	2800      	cmp	r0, #0
 8009b92:	d047      	beq.n	8009c24 <_dtoa_r+0x21c>
 8009b94:	9b04      	ldr	r3, [sp, #16]
 8009b96:	3b01      	subs	r3, #1
 8009b98:	9304      	str	r3, [sp, #16]
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	9315      	str	r3, [sp, #84]	@ 0x54
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8009ba2:	9206      	str	r2, [sp, #24]
 8009ba4:	1bdb      	subs	r3, r3, r7
 8009ba6:	1e5a      	subs	r2, r3, #1
 8009ba8:	d53e      	bpl.n	8009c28 <_dtoa_r+0x220>
 8009baa:	2201      	movs	r2, #1
 8009bac:	1ad3      	subs	r3, r2, r3
 8009bae:	9306      	str	r3, [sp, #24]
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	930d      	str	r3, [sp, #52]	@ 0x34
 8009bb4:	9b04      	ldr	r3, [sp, #16]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	db38      	blt.n	8009c2c <_dtoa_r+0x224>
 8009bba:	9a04      	ldr	r2, [sp, #16]
 8009bbc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009bbe:	4694      	mov	ip, r2
 8009bc0:	4463      	add	r3, ip
 8009bc2:	930d      	str	r3, [sp, #52]	@ 0x34
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	9214      	str	r2, [sp, #80]	@ 0x50
 8009bc8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009bca:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009bcc:	2401      	movs	r4, #1
 8009bce:	2b09      	cmp	r3, #9
 8009bd0:	d862      	bhi.n	8009c98 <_dtoa_r+0x290>
 8009bd2:	2b05      	cmp	r3, #5
 8009bd4:	dd02      	ble.n	8009bdc <_dtoa_r+0x1d4>
 8009bd6:	2400      	movs	r4, #0
 8009bd8:	3b04      	subs	r3, #4
 8009bda:	9322      	str	r3, [sp, #136]	@ 0x88
 8009bdc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009bde:	1e98      	subs	r0, r3, #2
 8009be0:	2803      	cmp	r0, #3
 8009be2:	d863      	bhi.n	8009cac <_dtoa_r+0x2a4>
 8009be4:	f7f6 fa98 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009be8:	2b385654 	.word	0x2b385654
 8009bec:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009bee:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8009bf0:	18f6      	adds	r6, r6, r3
 8009bf2:	4b68      	ldr	r3, [pc, #416]	@ (8009d94 <_dtoa_r+0x38c>)
 8009bf4:	18f2      	adds	r2, r6, r3
 8009bf6:	2a20      	cmp	r2, #32
 8009bf8:	dd0f      	ble.n	8009c1a <_dtoa_r+0x212>
 8009bfa:	2340      	movs	r3, #64	@ 0x40
 8009bfc:	1a9b      	subs	r3, r3, r2
 8009bfe:	409f      	lsls	r7, r3
 8009c00:	4b65      	ldr	r3, [pc, #404]	@ (8009d98 <_dtoa_r+0x390>)
 8009c02:	0038      	movs	r0, r7
 8009c04:	18f3      	adds	r3, r6, r3
 8009c06:	40dc      	lsrs	r4, r3
 8009c08:	4320      	orrs	r0, r4
 8009c0a:	f7f9 fc79 	bl	8003500 <__aeabi_ui2d>
 8009c0e:	2201      	movs	r2, #1
 8009c10:	4b62      	ldr	r3, [pc, #392]	@ (8009d9c <_dtoa_r+0x394>)
 8009c12:	1e77      	subs	r7, r6, #1
 8009c14:	18cb      	adds	r3, r1, r3
 8009c16:	9218      	str	r2, [sp, #96]	@ 0x60
 8009c18:	e776      	b.n	8009b08 <_dtoa_r+0x100>
 8009c1a:	2320      	movs	r3, #32
 8009c1c:	0020      	movs	r0, r4
 8009c1e:	1a9b      	subs	r3, r3, r2
 8009c20:	4098      	lsls	r0, r3
 8009c22:	e7f2      	b.n	8009c0a <_dtoa_r+0x202>
 8009c24:	9015      	str	r0, [sp, #84]	@ 0x54
 8009c26:	e7ba      	b.n	8009b9e <_dtoa_r+0x196>
 8009c28:	920d      	str	r2, [sp, #52]	@ 0x34
 8009c2a:	e7c3      	b.n	8009bb4 <_dtoa_r+0x1ac>
 8009c2c:	9b06      	ldr	r3, [sp, #24]
 8009c2e:	9a04      	ldr	r2, [sp, #16]
 8009c30:	1a9b      	subs	r3, r3, r2
 8009c32:	9306      	str	r3, [sp, #24]
 8009c34:	4253      	negs	r3, r2
 8009c36:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009c38:	2300      	movs	r3, #0
 8009c3a:	9314      	str	r3, [sp, #80]	@ 0x50
 8009c3c:	e7c5      	b.n	8009bca <_dtoa_r+0x1c2>
 8009c3e:	2301      	movs	r3, #1
 8009c40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009c42:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c44:	4694      	mov	ip, r2
 8009c46:	9b04      	ldr	r3, [sp, #16]
 8009c48:	4463      	add	r3, ip
 8009c4a:	930e      	str	r3, [sp, #56]	@ 0x38
 8009c4c:	3301      	adds	r3, #1
 8009c4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	dc08      	bgt.n	8009c66 <_dtoa_r+0x25e>
 8009c54:	2301      	movs	r3, #1
 8009c56:	e006      	b.n	8009c66 <_dtoa_r+0x25e>
 8009c58:	2301      	movs	r3, #1
 8009c5a:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c5c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	dd28      	ble.n	8009cb4 <_dtoa_r+0x2ac>
 8009c62:	930e      	str	r3, [sp, #56]	@ 0x38
 8009c64:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c66:	9a03      	ldr	r2, [sp, #12]
 8009c68:	2100      	movs	r1, #0
 8009c6a:	69d0      	ldr	r0, [r2, #28]
 8009c6c:	2204      	movs	r2, #4
 8009c6e:	0015      	movs	r5, r2
 8009c70:	3514      	adds	r5, #20
 8009c72:	429d      	cmp	r5, r3
 8009c74:	d923      	bls.n	8009cbe <_dtoa_r+0x2b6>
 8009c76:	6041      	str	r1, [r0, #4]
 8009c78:	9803      	ldr	r0, [sp, #12]
 8009c7a:	f000 fdbb 	bl	800a7f4 <_Balloc>
 8009c7e:	9008      	str	r0, [sp, #32]
 8009c80:	2800      	cmp	r0, #0
 8009c82:	d11f      	bne.n	8009cc4 <_dtoa_r+0x2bc>
 8009c84:	21b0      	movs	r1, #176	@ 0xb0
 8009c86:	4b46      	ldr	r3, [pc, #280]	@ (8009da0 <_dtoa_r+0x398>)
 8009c88:	4831      	ldr	r0, [pc, #196]	@ (8009d50 <_dtoa_r+0x348>)
 8009c8a:	9a08      	ldr	r2, [sp, #32]
 8009c8c:	31ff      	adds	r1, #255	@ 0xff
 8009c8e:	e6d0      	b.n	8009a32 <_dtoa_r+0x2a>
 8009c90:	2300      	movs	r3, #0
 8009c92:	e7e2      	b.n	8009c5a <_dtoa_r+0x252>
 8009c94:	2300      	movs	r3, #0
 8009c96:	e7d3      	b.n	8009c40 <_dtoa_r+0x238>
 8009c98:	2300      	movs	r3, #0
 8009c9a:	9410      	str	r4, [sp, #64]	@ 0x40
 8009c9c:	9322      	str	r3, [sp, #136]	@ 0x88
 8009c9e:	3b01      	subs	r3, #1
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	930e      	str	r3, [sp, #56]	@ 0x38
 8009ca4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ca6:	3313      	adds	r3, #19
 8009ca8:	9223      	str	r2, [sp, #140]	@ 0x8c
 8009caa:	e7dc      	b.n	8009c66 <_dtoa_r+0x25e>
 8009cac:	2301      	movs	r3, #1
 8009cae:	9310      	str	r3, [sp, #64]	@ 0x40
 8009cb0:	3b02      	subs	r3, #2
 8009cb2:	e7f5      	b.n	8009ca0 <_dtoa_r+0x298>
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	001a      	movs	r2, r3
 8009cb8:	930e      	str	r3, [sp, #56]	@ 0x38
 8009cba:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cbc:	e7f4      	b.n	8009ca8 <_dtoa_r+0x2a0>
 8009cbe:	3101      	adds	r1, #1
 8009cc0:	0052      	lsls	r2, r2, #1
 8009cc2:	e7d4      	b.n	8009c6e <_dtoa_r+0x266>
 8009cc4:	9b03      	ldr	r3, [sp, #12]
 8009cc6:	9a08      	ldr	r2, [sp, #32]
 8009cc8:	69db      	ldr	r3, [r3, #28]
 8009cca:	601a      	str	r2, [r3, #0]
 8009ccc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cce:	2b0e      	cmp	r3, #14
 8009cd0:	d900      	bls.n	8009cd4 <_dtoa_r+0x2cc>
 8009cd2:	e0d6      	b.n	8009e82 <_dtoa_r+0x47a>
 8009cd4:	2c00      	cmp	r4, #0
 8009cd6:	d100      	bne.n	8009cda <_dtoa_r+0x2d2>
 8009cd8:	e0d3      	b.n	8009e82 <_dtoa_r+0x47a>
 8009cda:	9b04      	ldr	r3, [sp, #16]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	dd63      	ble.n	8009da8 <_dtoa_r+0x3a0>
 8009ce0:	210f      	movs	r1, #15
 8009ce2:	9a04      	ldr	r2, [sp, #16]
 8009ce4:	4b2a      	ldr	r3, [pc, #168]	@ (8009d90 <_dtoa_r+0x388>)
 8009ce6:	400a      	ands	r2, r1
 8009ce8:	00d2      	lsls	r2, r2, #3
 8009cea:	189b      	adds	r3, r3, r2
 8009cec:	681e      	ldr	r6, [r3, #0]
 8009cee:	685f      	ldr	r7, [r3, #4]
 8009cf0:	9b04      	ldr	r3, [sp, #16]
 8009cf2:	2402      	movs	r4, #2
 8009cf4:	111d      	asrs	r5, r3, #4
 8009cf6:	05db      	lsls	r3, r3, #23
 8009cf8:	d50a      	bpl.n	8009d10 <_dtoa_r+0x308>
 8009cfa:	4b2a      	ldr	r3, [pc, #168]	@ (8009da4 <_dtoa_r+0x39c>)
 8009cfc:	400d      	ands	r5, r1
 8009cfe:	6a1a      	ldr	r2, [r3, #32]
 8009d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d02:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009d04:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009d06:	f7f8 f845 	bl	8001d94 <__aeabi_ddiv>
 8009d0a:	900a      	str	r0, [sp, #40]	@ 0x28
 8009d0c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009d0e:	3401      	adds	r4, #1
 8009d10:	4b24      	ldr	r3, [pc, #144]	@ (8009da4 <_dtoa_r+0x39c>)
 8009d12:	930c      	str	r3, [sp, #48]	@ 0x30
 8009d14:	2d00      	cmp	r5, #0
 8009d16:	d108      	bne.n	8009d2a <_dtoa_r+0x322>
 8009d18:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009d1a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009d1c:	0032      	movs	r2, r6
 8009d1e:	003b      	movs	r3, r7
 8009d20:	f7f8 f838 	bl	8001d94 <__aeabi_ddiv>
 8009d24:	900a      	str	r0, [sp, #40]	@ 0x28
 8009d26:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009d28:	e059      	b.n	8009dde <_dtoa_r+0x3d6>
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	421d      	tst	r5, r3
 8009d2e:	d009      	beq.n	8009d44 <_dtoa_r+0x33c>
 8009d30:	18e4      	adds	r4, r4, r3
 8009d32:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d34:	0030      	movs	r0, r6
 8009d36:	681a      	ldr	r2, [r3, #0]
 8009d38:	685b      	ldr	r3, [r3, #4]
 8009d3a:	0039      	movs	r1, r7
 8009d3c:	f7f8 fc64 	bl	8002608 <__aeabi_dmul>
 8009d40:	0006      	movs	r6, r0
 8009d42:	000f      	movs	r7, r1
 8009d44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d46:	106d      	asrs	r5, r5, #1
 8009d48:	3308      	adds	r3, #8
 8009d4a:	e7e2      	b.n	8009d12 <_dtoa_r+0x30a>
 8009d4c:	0800ea75 	.word	0x0800ea75
 8009d50:	0800ea8c 	.word	0x0800ea8c
 8009d54:	7ff00000 	.word	0x7ff00000
 8009d58:	0000270f 	.word	0x0000270f
 8009d5c:	0800ea71 	.word	0x0800ea71
 8009d60:	0800ea74 	.word	0x0800ea74
 8009d64:	0800e967 	.word	0x0800e967
 8009d68:	0800e966 	.word	0x0800e966
 8009d6c:	3ff00000 	.word	0x3ff00000
 8009d70:	fffffc01 	.word	0xfffffc01
 8009d74:	3ff80000 	.word	0x3ff80000
 8009d78:	636f4361 	.word	0x636f4361
 8009d7c:	3fd287a7 	.word	0x3fd287a7
 8009d80:	8b60c8b3 	.word	0x8b60c8b3
 8009d84:	3fc68a28 	.word	0x3fc68a28
 8009d88:	509f79fb 	.word	0x509f79fb
 8009d8c:	3fd34413 	.word	0x3fd34413
 8009d90:	0800f200 	.word	0x0800f200
 8009d94:	00000432 	.word	0x00000432
 8009d98:	00000412 	.word	0x00000412
 8009d9c:	fe100000 	.word	0xfe100000
 8009da0:	0800eae4 	.word	0x0800eae4
 8009da4:	0800f1d8 	.word	0x0800f1d8
 8009da8:	9b04      	ldr	r3, [sp, #16]
 8009daa:	2402      	movs	r4, #2
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d016      	beq.n	8009dde <_dtoa_r+0x3d6>
 8009db0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009db2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009db4:	220f      	movs	r2, #15
 8009db6:	425d      	negs	r5, r3
 8009db8:	402a      	ands	r2, r5
 8009dba:	4bd5      	ldr	r3, [pc, #852]	@ (800a110 <_dtoa_r+0x708>)
 8009dbc:	00d2      	lsls	r2, r2, #3
 8009dbe:	189b      	adds	r3, r3, r2
 8009dc0:	681a      	ldr	r2, [r3, #0]
 8009dc2:	685b      	ldr	r3, [r3, #4]
 8009dc4:	f7f8 fc20 	bl	8002608 <__aeabi_dmul>
 8009dc8:	2701      	movs	r7, #1
 8009dca:	2300      	movs	r3, #0
 8009dcc:	900a      	str	r0, [sp, #40]	@ 0x28
 8009dce:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009dd0:	4ed0      	ldr	r6, [pc, #832]	@ (800a114 <_dtoa_r+0x70c>)
 8009dd2:	112d      	asrs	r5, r5, #4
 8009dd4:	2d00      	cmp	r5, #0
 8009dd6:	d000      	beq.n	8009dda <_dtoa_r+0x3d2>
 8009dd8:	e095      	b.n	8009f06 <_dtoa_r+0x4fe>
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d1a2      	bne.n	8009d24 <_dtoa_r+0x31c>
 8009dde:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009de0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009de2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d100      	bne.n	8009dea <_dtoa_r+0x3e2>
 8009de8:	e098      	b.n	8009f1c <_dtoa_r+0x514>
 8009dea:	2200      	movs	r2, #0
 8009dec:	0030      	movs	r0, r6
 8009dee:	0039      	movs	r1, r7
 8009df0:	4bc9      	ldr	r3, [pc, #804]	@ (800a118 <_dtoa_r+0x710>)
 8009df2:	f7f6 fb3d 	bl	8000470 <__aeabi_dcmplt>
 8009df6:	2800      	cmp	r0, #0
 8009df8:	d100      	bne.n	8009dfc <_dtoa_r+0x3f4>
 8009dfa:	e08f      	b.n	8009f1c <_dtoa_r+0x514>
 8009dfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d100      	bne.n	8009e04 <_dtoa_r+0x3fc>
 8009e02:	e08b      	b.n	8009f1c <_dtoa_r+0x514>
 8009e04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	dd37      	ble.n	8009e7a <_dtoa_r+0x472>
 8009e0a:	9b04      	ldr	r3, [sp, #16]
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	3b01      	subs	r3, #1
 8009e10:	930c      	str	r3, [sp, #48]	@ 0x30
 8009e12:	0030      	movs	r0, r6
 8009e14:	4bc1      	ldr	r3, [pc, #772]	@ (800a11c <_dtoa_r+0x714>)
 8009e16:	0039      	movs	r1, r7
 8009e18:	f7f8 fbf6 	bl	8002608 <__aeabi_dmul>
 8009e1c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009e1e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009e20:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e22:	3401      	adds	r4, #1
 8009e24:	0020      	movs	r0, r4
 8009e26:	9311      	str	r3, [sp, #68]	@ 0x44
 8009e28:	f7f9 fb3c 	bl	80034a4 <__aeabi_i2d>
 8009e2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e30:	f7f8 fbea 	bl	8002608 <__aeabi_dmul>
 8009e34:	4bba      	ldr	r3, [pc, #744]	@ (800a120 <_dtoa_r+0x718>)
 8009e36:	2200      	movs	r2, #0
 8009e38:	f7f7 fbe6 	bl	8001608 <__aeabi_dadd>
 8009e3c:	4bb9      	ldr	r3, [pc, #740]	@ (800a124 <_dtoa_r+0x71c>)
 8009e3e:	0006      	movs	r6, r0
 8009e40:	18cf      	adds	r7, r1, r3
 8009e42:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d16d      	bne.n	8009f24 <_dtoa_r+0x51c>
 8009e48:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009e4a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	4bb6      	ldr	r3, [pc, #728]	@ (800a128 <_dtoa_r+0x720>)
 8009e50:	f7f8 fec0 	bl	8002bd4 <__aeabi_dsub>
 8009e54:	0032      	movs	r2, r6
 8009e56:	003b      	movs	r3, r7
 8009e58:	0004      	movs	r4, r0
 8009e5a:	000d      	movs	r5, r1
 8009e5c:	f7f6 fb1c 	bl	8000498 <__aeabi_dcmpgt>
 8009e60:	2800      	cmp	r0, #0
 8009e62:	d000      	beq.n	8009e66 <_dtoa_r+0x45e>
 8009e64:	e2b6      	b.n	800a3d4 <_dtoa_r+0x9cc>
 8009e66:	2180      	movs	r1, #128	@ 0x80
 8009e68:	0609      	lsls	r1, r1, #24
 8009e6a:	187b      	adds	r3, r7, r1
 8009e6c:	0032      	movs	r2, r6
 8009e6e:	0020      	movs	r0, r4
 8009e70:	0029      	movs	r1, r5
 8009e72:	f7f6 fafd 	bl	8000470 <__aeabi_dcmplt>
 8009e76:	2800      	cmp	r0, #0
 8009e78:	d128      	bne.n	8009ecc <_dtoa_r+0x4c4>
 8009e7a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009e7c:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8009e7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e80:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009e82:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	da00      	bge.n	8009e8a <_dtoa_r+0x482>
 8009e88:	e174      	b.n	800a174 <_dtoa_r+0x76c>
 8009e8a:	9a04      	ldr	r2, [sp, #16]
 8009e8c:	2a0e      	cmp	r2, #14
 8009e8e:	dd00      	ble.n	8009e92 <_dtoa_r+0x48a>
 8009e90:	e170      	b.n	800a174 <_dtoa_r+0x76c>
 8009e92:	4b9f      	ldr	r3, [pc, #636]	@ (800a110 <_dtoa_r+0x708>)
 8009e94:	00d2      	lsls	r2, r2, #3
 8009e96:	189b      	adds	r3, r3, r2
 8009e98:	685c      	ldr	r4, [r3, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	9306      	str	r3, [sp, #24]
 8009e9e:	9407      	str	r4, [sp, #28]
 8009ea0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	db00      	blt.n	8009ea8 <_dtoa_r+0x4a0>
 8009ea6:	e0e7      	b.n	800a078 <_dtoa_r+0x670>
 8009ea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	dd00      	ble.n	8009eb0 <_dtoa_r+0x4a8>
 8009eae:	e0e3      	b.n	800a078 <_dtoa_r+0x670>
 8009eb0:	d10c      	bne.n	8009ecc <_dtoa_r+0x4c4>
 8009eb2:	9806      	ldr	r0, [sp, #24]
 8009eb4:	9907      	ldr	r1, [sp, #28]
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	4b9b      	ldr	r3, [pc, #620]	@ (800a128 <_dtoa_r+0x720>)
 8009eba:	f7f8 fba5 	bl	8002608 <__aeabi_dmul>
 8009ebe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ec0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ec2:	f7f6 faf3 	bl	80004ac <__aeabi_dcmpge>
 8009ec6:	2800      	cmp	r0, #0
 8009ec8:	d100      	bne.n	8009ecc <_dtoa_r+0x4c4>
 8009eca:	e286      	b.n	800a3da <_dtoa_r+0x9d2>
 8009ecc:	2600      	movs	r6, #0
 8009ece:	0037      	movs	r7, r6
 8009ed0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009ed2:	9c08      	ldr	r4, [sp, #32]
 8009ed4:	43db      	mvns	r3, r3
 8009ed6:	930c      	str	r3, [sp, #48]	@ 0x30
 8009ed8:	9704      	str	r7, [sp, #16]
 8009eda:	2700      	movs	r7, #0
 8009edc:	0031      	movs	r1, r6
 8009ede:	9803      	ldr	r0, [sp, #12]
 8009ee0:	f000 fccc 	bl	800a87c <_Bfree>
 8009ee4:	9b04      	ldr	r3, [sp, #16]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d100      	bne.n	8009eec <_dtoa_r+0x4e4>
 8009eea:	e0bb      	b.n	800a064 <_dtoa_r+0x65c>
 8009eec:	2f00      	cmp	r7, #0
 8009eee:	d005      	beq.n	8009efc <_dtoa_r+0x4f4>
 8009ef0:	429f      	cmp	r7, r3
 8009ef2:	d003      	beq.n	8009efc <_dtoa_r+0x4f4>
 8009ef4:	0039      	movs	r1, r7
 8009ef6:	9803      	ldr	r0, [sp, #12]
 8009ef8:	f000 fcc0 	bl	800a87c <_Bfree>
 8009efc:	9904      	ldr	r1, [sp, #16]
 8009efe:	9803      	ldr	r0, [sp, #12]
 8009f00:	f000 fcbc 	bl	800a87c <_Bfree>
 8009f04:	e0ae      	b.n	800a064 <_dtoa_r+0x65c>
 8009f06:	423d      	tst	r5, r7
 8009f08:	d005      	beq.n	8009f16 <_dtoa_r+0x50e>
 8009f0a:	6832      	ldr	r2, [r6, #0]
 8009f0c:	6873      	ldr	r3, [r6, #4]
 8009f0e:	f7f8 fb7b 	bl	8002608 <__aeabi_dmul>
 8009f12:	003b      	movs	r3, r7
 8009f14:	3401      	adds	r4, #1
 8009f16:	106d      	asrs	r5, r5, #1
 8009f18:	3608      	adds	r6, #8
 8009f1a:	e75b      	b.n	8009dd4 <_dtoa_r+0x3cc>
 8009f1c:	9b04      	ldr	r3, [sp, #16]
 8009f1e:	930c      	str	r3, [sp, #48]	@ 0x30
 8009f20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f22:	e77f      	b.n	8009e24 <_dtoa_r+0x41c>
 8009f24:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009f26:	4b7a      	ldr	r3, [pc, #488]	@ (800a110 <_dtoa_r+0x708>)
 8009f28:	3a01      	subs	r2, #1
 8009f2a:	00d2      	lsls	r2, r2, #3
 8009f2c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8009f2e:	189b      	adds	r3, r3, r2
 8009f30:	681a      	ldr	r2, [r3, #0]
 8009f32:	685b      	ldr	r3, [r3, #4]
 8009f34:	2900      	cmp	r1, #0
 8009f36:	d04c      	beq.n	8009fd2 <_dtoa_r+0x5ca>
 8009f38:	2000      	movs	r0, #0
 8009f3a:	497c      	ldr	r1, [pc, #496]	@ (800a12c <_dtoa_r+0x724>)
 8009f3c:	f7f7 ff2a 	bl	8001d94 <__aeabi_ddiv>
 8009f40:	0032      	movs	r2, r6
 8009f42:	003b      	movs	r3, r7
 8009f44:	f7f8 fe46 	bl	8002bd4 <__aeabi_dsub>
 8009f48:	9a08      	ldr	r2, [sp, #32]
 8009f4a:	0006      	movs	r6, r0
 8009f4c:	4694      	mov	ip, r2
 8009f4e:	000f      	movs	r7, r1
 8009f50:	9b08      	ldr	r3, [sp, #32]
 8009f52:	9316      	str	r3, [sp, #88]	@ 0x58
 8009f54:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009f56:	4463      	add	r3, ip
 8009f58:	9311      	str	r3, [sp, #68]	@ 0x44
 8009f5a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009f5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009f5e:	f7f9 fa65 	bl	800342c <__aeabi_d2iz>
 8009f62:	0005      	movs	r5, r0
 8009f64:	f7f9 fa9e 	bl	80034a4 <__aeabi_i2d>
 8009f68:	0002      	movs	r2, r0
 8009f6a:	000b      	movs	r3, r1
 8009f6c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009f6e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009f70:	f7f8 fe30 	bl	8002bd4 <__aeabi_dsub>
 8009f74:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009f76:	3530      	adds	r5, #48	@ 0x30
 8009f78:	1c5c      	adds	r4, r3, #1
 8009f7a:	701d      	strb	r5, [r3, #0]
 8009f7c:	0032      	movs	r2, r6
 8009f7e:	003b      	movs	r3, r7
 8009f80:	900a      	str	r0, [sp, #40]	@ 0x28
 8009f82:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009f84:	f7f6 fa74 	bl	8000470 <__aeabi_dcmplt>
 8009f88:	2800      	cmp	r0, #0
 8009f8a:	d16b      	bne.n	800a064 <_dtoa_r+0x65c>
 8009f8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f90:	2000      	movs	r0, #0
 8009f92:	4961      	ldr	r1, [pc, #388]	@ (800a118 <_dtoa_r+0x710>)
 8009f94:	f7f8 fe1e 	bl	8002bd4 <__aeabi_dsub>
 8009f98:	0032      	movs	r2, r6
 8009f9a:	003b      	movs	r3, r7
 8009f9c:	f7f6 fa68 	bl	8000470 <__aeabi_dcmplt>
 8009fa0:	2800      	cmp	r0, #0
 8009fa2:	d000      	beq.n	8009fa6 <_dtoa_r+0x59e>
 8009fa4:	e0c6      	b.n	800a134 <_dtoa_r+0x72c>
 8009fa6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009fa8:	42a3      	cmp	r3, r4
 8009faa:	d100      	bne.n	8009fae <_dtoa_r+0x5a6>
 8009fac:	e765      	b.n	8009e7a <_dtoa_r+0x472>
 8009fae:	2200      	movs	r2, #0
 8009fb0:	0030      	movs	r0, r6
 8009fb2:	0039      	movs	r1, r7
 8009fb4:	4b59      	ldr	r3, [pc, #356]	@ (800a11c <_dtoa_r+0x714>)
 8009fb6:	f7f8 fb27 	bl	8002608 <__aeabi_dmul>
 8009fba:	2200      	movs	r2, #0
 8009fbc:	0006      	movs	r6, r0
 8009fbe:	000f      	movs	r7, r1
 8009fc0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009fc2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009fc4:	4b55      	ldr	r3, [pc, #340]	@ (800a11c <_dtoa_r+0x714>)
 8009fc6:	f7f8 fb1f 	bl	8002608 <__aeabi_dmul>
 8009fca:	9416      	str	r4, [sp, #88]	@ 0x58
 8009fcc:	900a      	str	r0, [sp, #40]	@ 0x28
 8009fce:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009fd0:	e7c3      	b.n	8009f5a <_dtoa_r+0x552>
 8009fd2:	0030      	movs	r0, r6
 8009fd4:	0039      	movs	r1, r7
 8009fd6:	f7f8 fb17 	bl	8002608 <__aeabi_dmul>
 8009fda:	9d08      	ldr	r5, [sp, #32]
 8009fdc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009fde:	002b      	movs	r3, r5
 8009fe0:	4694      	mov	ip, r2
 8009fe2:	9016      	str	r0, [sp, #88]	@ 0x58
 8009fe4:	9117      	str	r1, [sp, #92]	@ 0x5c
 8009fe6:	4463      	add	r3, ip
 8009fe8:	9319      	str	r3, [sp, #100]	@ 0x64
 8009fea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009fec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009fee:	f7f9 fa1d 	bl	800342c <__aeabi_d2iz>
 8009ff2:	0004      	movs	r4, r0
 8009ff4:	f7f9 fa56 	bl	80034a4 <__aeabi_i2d>
 8009ff8:	000b      	movs	r3, r1
 8009ffa:	0002      	movs	r2, r0
 8009ffc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009ffe:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a000:	f7f8 fde8 	bl	8002bd4 <__aeabi_dsub>
 800a004:	3430      	adds	r4, #48	@ 0x30
 800a006:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a008:	702c      	strb	r4, [r5, #0]
 800a00a:	3501      	adds	r5, #1
 800a00c:	0006      	movs	r6, r0
 800a00e:	000f      	movs	r7, r1
 800a010:	42ab      	cmp	r3, r5
 800a012:	d12a      	bne.n	800a06a <_dtoa_r+0x662>
 800a014:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800a016:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800a018:	9b08      	ldr	r3, [sp, #32]
 800a01a:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800a01c:	469c      	mov	ip, r3
 800a01e:	2200      	movs	r2, #0
 800a020:	4b42      	ldr	r3, [pc, #264]	@ (800a12c <_dtoa_r+0x724>)
 800a022:	4464      	add	r4, ip
 800a024:	f7f7 faf0 	bl	8001608 <__aeabi_dadd>
 800a028:	0002      	movs	r2, r0
 800a02a:	000b      	movs	r3, r1
 800a02c:	0030      	movs	r0, r6
 800a02e:	0039      	movs	r1, r7
 800a030:	f7f6 fa32 	bl	8000498 <__aeabi_dcmpgt>
 800a034:	2800      	cmp	r0, #0
 800a036:	d000      	beq.n	800a03a <_dtoa_r+0x632>
 800a038:	e07c      	b.n	800a134 <_dtoa_r+0x72c>
 800a03a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a03c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a03e:	2000      	movs	r0, #0
 800a040:	493a      	ldr	r1, [pc, #232]	@ (800a12c <_dtoa_r+0x724>)
 800a042:	f7f8 fdc7 	bl	8002bd4 <__aeabi_dsub>
 800a046:	0002      	movs	r2, r0
 800a048:	000b      	movs	r3, r1
 800a04a:	0030      	movs	r0, r6
 800a04c:	0039      	movs	r1, r7
 800a04e:	f7f6 fa0f 	bl	8000470 <__aeabi_dcmplt>
 800a052:	2800      	cmp	r0, #0
 800a054:	d100      	bne.n	800a058 <_dtoa_r+0x650>
 800a056:	e710      	b.n	8009e7a <_dtoa_r+0x472>
 800a058:	0023      	movs	r3, r4
 800a05a:	3c01      	subs	r4, #1
 800a05c:	7822      	ldrb	r2, [r4, #0]
 800a05e:	2a30      	cmp	r2, #48	@ 0x30
 800a060:	d0fa      	beq.n	800a058 <_dtoa_r+0x650>
 800a062:	001c      	movs	r4, r3
 800a064:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a066:	9304      	str	r3, [sp, #16]
 800a068:	e042      	b.n	800a0f0 <_dtoa_r+0x6e8>
 800a06a:	2200      	movs	r2, #0
 800a06c:	4b2b      	ldr	r3, [pc, #172]	@ (800a11c <_dtoa_r+0x714>)
 800a06e:	f7f8 facb 	bl	8002608 <__aeabi_dmul>
 800a072:	900a      	str	r0, [sp, #40]	@ 0x28
 800a074:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a076:	e7b8      	b.n	8009fea <_dtoa_r+0x5e2>
 800a078:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a07a:	9d08      	ldr	r5, [sp, #32]
 800a07c:	3b01      	subs	r3, #1
 800a07e:	195b      	adds	r3, r3, r5
 800a080:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a082:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a084:	930a      	str	r3, [sp, #40]	@ 0x28
 800a086:	9a06      	ldr	r2, [sp, #24]
 800a088:	9b07      	ldr	r3, [sp, #28]
 800a08a:	0030      	movs	r0, r6
 800a08c:	0039      	movs	r1, r7
 800a08e:	f7f7 fe81 	bl	8001d94 <__aeabi_ddiv>
 800a092:	f7f9 f9cb 	bl	800342c <__aeabi_d2iz>
 800a096:	9009      	str	r0, [sp, #36]	@ 0x24
 800a098:	f7f9 fa04 	bl	80034a4 <__aeabi_i2d>
 800a09c:	9a06      	ldr	r2, [sp, #24]
 800a09e:	9b07      	ldr	r3, [sp, #28]
 800a0a0:	f7f8 fab2 	bl	8002608 <__aeabi_dmul>
 800a0a4:	0002      	movs	r2, r0
 800a0a6:	000b      	movs	r3, r1
 800a0a8:	0030      	movs	r0, r6
 800a0aa:	0039      	movs	r1, r7
 800a0ac:	f7f8 fd92 	bl	8002bd4 <__aeabi_dsub>
 800a0b0:	002b      	movs	r3, r5
 800a0b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0b4:	3501      	adds	r5, #1
 800a0b6:	3230      	adds	r2, #48	@ 0x30
 800a0b8:	701a      	strb	r2, [r3, #0]
 800a0ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a0bc:	002c      	movs	r4, r5
 800a0be:	429a      	cmp	r2, r3
 800a0c0:	d14b      	bne.n	800a15a <_dtoa_r+0x752>
 800a0c2:	0002      	movs	r2, r0
 800a0c4:	000b      	movs	r3, r1
 800a0c6:	f7f7 fa9f 	bl	8001608 <__aeabi_dadd>
 800a0ca:	9a06      	ldr	r2, [sp, #24]
 800a0cc:	9b07      	ldr	r3, [sp, #28]
 800a0ce:	0006      	movs	r6, r0
 800a0d0:	000f      	movs	r7, r1
 800a0d2:	f7f6 f9e1 	bl	8000498 <__aeabi_dcmpgt>
 800a0d6:	2800      	cmp	r0, #0
 800a0d8:	d12a      	bne.n	800a130 <_dtoa_r+0x728>
 800a0da:	9a06      	ldr	r2, [sp, #24]
 800a0dc:	9b07      	ldr	r3, [sp, #28]
 800a0de:	0030      	movs	r0, r6
 800a0e0:	0039      	movs	r1, r7
 800a0e2:	f7f6 f9bf 	bl	8000464 <__aeabi_dcmpeq>
 800a0e6:	2800      	cmp	r0, #0
 800a0e8:	d002      	beq.n	800a0f0 <_dtoa_r+0x6e8>
 800a0ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0ec:	07dd      	lsls	r5, r3, #31
 800a0ee:	d41f      	bmi.n	800a130 <_dtoa_r+0x728>
 800a0f0:	9905      	ldr	r1, [sp, #20]
 800a0f2:	9803      	ldr	r0, [sp, #12]
 800a0f4:	f000 fbc2 	bl	800a87c <_Bfree>
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	7023      	strb	r3, [r4, #0]
 800a0fc:	9b04      	ldr	r3, [sp, #16]
 800a0fe:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a100:	3301      	adds	r3, #1
 800a102:	6013      	str	r3, [r2, #0]
 800a104:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800a106:	2b00      	cmp	r3, #0
 800a108:	d100      	bne.n	800a10c <_dtoa_r+0x704>
 800a10a:	e4c7      	b.n	8009a9c <_dtoa_r+0x94>
 800a10c:	601c      	str	r4, [r3, #0]
 800a10e:	e4c5      	b.n	8009a9c <_dtoa_r+0x94>
 800a110:	0800f200 	.word	0x0800f200
 800a114:	0800f1d8 	.word	0x0800f1d8
 800a118:	3ff00000 	.word	0x3ff00000
 800a11c:	40240000 	.word	0x40240000
 800a120:	401c0000 	.word	0x401c0000
 800a124:	fcc00000 	.word	0xfcc00000
 800a128:	40140000 	.word	0x40140000
 800a12c:	3fe00000 	.word	0x3fe00000
 800a130:	9b04      	ldr	r3, [sp, #16]
 800a132:	930c      	str	r3, [sp, #48]	@ 0x30
 800a134:	0023      	movs	r3, r4
 800a136:	001c      	movs	r4, r3
 800a138:	3b01      	subs	r3, #1
 800a13a:	781a      	ldrb	r2, [r3, #0]
 800a13c:	2a39      	cmp	r2, #57	@ 0x39
 800a13e:	d108      	bne.n	800a152 <_dtoa_r+0x74a>
 800a140:	9a08      	ldr	r2, [sp, #32]
 800a142:	429a      	cmp	r2, r3
 800a144:	d1f7      	bne.n	800a136 <_dtoa_r+0x72e>
 800a146:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a148:	9908      	ldr	r1, [sp, #32]
 800a14a:	3201      	adds	r2, #1
 800a14c:	920c      	str	r2, [sp, #48]	@ 0x30
 800a14e:	2230      	movs	r2, #48	@ 0x30
 800a150:	700a      	strb	r2, [r1, #0]
 800a152:	781a      	ldrb	r2, [r3, #0]
 800a154:	3201      	adds	r2, #1
 800a156:	701a      	strb	r2, [r3, #0]
 800a158:	e784      	b.n	800a064 <_dtoa_r+0x65c>
 800a15a:	2200      	movs	r2, #0
 800a15c:	4bc6      	ldr	r3, [pc, #792]	@ (800a478 <_dtoa_r+0xa70>)
 800a15e:	f7f8 fa53 	bl	8002608 <__aeabi_dmul>
 800a162:	2200      	movs	r2, #0
 800a164:	2300      	movs	r3, #0
 800a166:	0006      	movs	r6, r0
 800a168:	000f      	movs	r7, r1
 800a16a:	f7f6 f97b 	bl	8000464 <__aeabi_dcmpeq>
 800a16e:	2800      	cmp	r0, #0
 800a170:	d089      	beq.n	800a086 <_dtoa_r+0x67e>
 800a172:	e7bd      	b.n	800a0f0 <_dtoa_r+0x6e8>
 800a174:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800a176:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800a178:	9c06      	ldr	r4, [sp, #24]
 800a17a:	2f00      	cmp	r7, #0
 800a17c:	d014      	beq.n	800a1a8 <_dtoa_r+0x7a0>
 800a17e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a180:	2a01      	cmp	r2, #1
 800a182:	dd00      	ble.n	800a186 <_dtoa_r+0x77e>
 800a184:	e0e4      	b.n	800a350 <_dtoa_r+0x948>
 800a186:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a188:	2a00      	cmp	r2, #0
 800a18a:	d100      	bne.n	800a18e <_dtoa_r+0x786>
 800a18c:	e0da      	b.n	800a344 <_dtoa_r+0x93c>
 800a18e:	4abb      	ldr	r2, [pc, #748]	@ (800a47c <_dtoa_r+0xa74>)
 800a190:	189b      	adds	r3, r3, r2
 800a192:	9a06      	ldr	r2, [sp, #24]
 800a194:	2101      	movs	r1, #1
 800a196:	18d2      	adds	r2, r2, r3
 800a198:	9206      	str	r2, [sp, #24]
 800a19a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a19c:	9803      	ldr	r0, [sp, #12]
 800a19e:	18d3      	adds	r3, r2, r3
 800a1a0:	930d      	str	r3, [sp, #52]	@ 0x34
 800a1a2:	f000 fc23 	bl	800a9ec <__i2b>
 800a1a6:	0007      	movs	r7, r0
 800a1a8:	2c00      	cmp	r4, #0
 800a1aa:	d00e      	beq.n	800a1ca <_dtoa_r+0x7c2>
 800a1ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	dd0b      	ble.n	800a1ca <_dtoa_r+0x7c2>
 800a1b2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a1b4:	0023      	movs	r3, r4
 800a1b6:	4294      	cmp	r4, r2
 800a1b8:	dd00      	ble.n	800a1bc <_dtoa_r+0x7b4>
 800a1ba:	0013      	movs	r3, r2
 800a1bc:	9a06      	ldr	r2, [sp, #24]
 800a1be:	1ae4      	subs	r4, r4, r3
 800a1c0:	1ad2      	subs	r2, r2, r3
 800a1c2:	9206      	str	r2, [sp, #24]
 800a1c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a1c6:	1ad3      	subs	r3, r2, r3
 800a1c8:	930d      	str	r3, [sp, #52]	@ 0x34
 800a1ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d021      	beq.n	800a214 <_dtoa_r+0x80c>
 800a1d0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d100      	bne.n	800a1d8 <_dtoa_r+0x7d0>
 800a1d6:	e0d3      	b.n	800a380 <_dtoa_r+0x978>
 800a1d8:	9e05      	ldr	r6, [sp, #20]
 800a1da:	2d00      	cmp	r5, #0
 800a1dc:	d014      	beq.n	800a208 <_dtoa_r+0x800>
 800a1de:	0039      	movs	r1, r7
 800a1e0:	002a      	movs	r2, r5
 800a1e2:	9803      	ldr	r0, [sp, #12]
 800a1e4:	f000 fcc4 	bl	800ab70 <__pow5mult>
 800a1e8:	9a05      	ldr	r2, [sp, #20]
 800a1ea:	0001      	movs	r1, r0
 800a1ec:	0007      	movs	r7, r0
 800a1ee:	9803      	ldr	r0, [sp, #12]
 800a1f0:	f000 fc14 	bl	800aa1c <__multiply>
 800a1f4:	0006      	movs	r6, r0
 800a1f6:	9905      	ldr	r1, [sp, #20]
 800a1f8:	9803      	ldr	r0, [sp, #12]
 800a1fa:	f000 fb3f 	bl	800a87c <_Bfree>
 800a1fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a200:	9605      	str	r6, [sp, #20]
 800a202:	1b5b      	subs	r3, r3, r5
 800a204:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a206:	d005      	beq.n	800a214 <_dtoa_r+0x80c>
 800a208:	0031      	movs	r1, r6
 800a20a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a20c:	9803      	ldr	r0, [sp, #12]
 800a20e:	f000 fcaf 	bl	800ab70 <__pow5mult>
 800a212:	9005      	str	r0, [sp, #20]
 800a214:	2101      	movs	r1, #1
 800a216:	9803      	ldr	r0, [sp, #12]
 800a218:	f000 fbe8 	bl	800a9ec <__i2b>
 800a21c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a21e:	0006      	movs	r6, r0
 800a220:	2b00      	cmp	r3, #0
 800a222:	d100      	bne.n	800a226 <_dtoa_r+0x81e>
 800a224:	e1bc      	b.n	800a5a0 <_dtoa_r+0xb98>
 800a226:	001a      	movs	r2, r3
 800a228:	0001      	movs	r1, r0
 800a22a:	9803      	ldr	r0, [sp, #12]
 800a22c:	f000 fca0 	bl	800ab70 <__pow5mult>
 800a230:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a232:	0006      	movs	r6, r0
 800a234:	2500      	movs	r5, #0
 800a236:	2b01      	cmp	r3, #1
 800a238:	dc16      	bgt.n	800a268 <_dtoa_r+0x860>
 800a23a:	2500      	movs	r5, #0
 800a23c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a23e:	42ab      	cmp	r3, r5
 800a240:	d10e      	bne.n	800a260 <_dtoa_r+0x858>
 800a242:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a244:	031b      	lsls	r3, r3, #12
 800a246:	42ab      	cmp	r3, r5
 800a248:	d10a      	bne.n	800a260 <_dtoa_r+0x858>
 800a24a:	4b8d      	ldr	r3, [pc, #564]	@ (800a480 <_dtoa_r+0xa78>)
 800a24c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a24e:	4213      	tst	r3, r2
 800a250:	d006      	beq.n	800a260 <_dtoa_r+0x858>
 800a252:	9b06      	ldr	r3, [sp, #24]
 800a254:	3501      	adds	r5, #1
 800a256:	3301      	adds	r3, #1
 800a258:	9306      	str	r3, [sp, #24]
 800a25a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a25c:	3301      	adds	r3, #1
 800a25e:	930d      	str	r3, [sp, #52]	@ 0x34
 800a260:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a262:	2001      	movs	r0, #1
 800a264:	2b00      	cmp	r3, #0
 800a266:	d008      	beq.n	800a27a <_dtoa_r+0x872>
 800a268:	6933      	ldr	r3, [r6, #16]
 800a26a:	3303      	adds	r3, #3
 800a26c:	009b      	lsls	r3, r3, #2
 800a26e:	18f3      	adds	r3, r6, r3
 800a270:	6858      	ldr	r0, [r3, #4]
 800a272:	f000 fb6b 	bl	800a94c <__hi0bits>
 800a276:	2320      	movs	r3, #32
 800a278:	1a18      	subs	r0, r3, r0
 800a27a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a27c:	1818      	adds	r0, r3, r0
 800a27e:	0002      	movs	r2, r0
 800a280:	231f      	movs	r3, #31
 800a282:	401a      	ands	r2, r3
 800a284:	4218      	tst	r0, r3
 800a286:	d100      	bne.n	800a28a <_dtoa_r+0x882>
 800a288:	e081      	b.n	800a38e <_dtoa_r+0x986>
 800a28a:	3301      	adds	r3, #1
 800a28c:	1a9b      	subs	r3, r3, r2
 800a28e:	2b04      	cmp	r3, #4
 800a290:	dd79      	ble.n	800a386 <_dtoa_r+0x97e>
 800a292:	231c      	movs	r3, #28
 800a294:	1a9b      	subs	r3, r3, r2
 800a296:	9a06      	ldr	r2, [sp, #24]
 800a298:	18e4      	adds	r4, r4, r3
 800a29a:	18d2      	adds	r2, r2, r3
 800a29c:	9206      	str	r2, [sp, #24]
 800a29e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a2a0:	18d3      	adds	r3, r2, r3
 800a2a2:	930d      	str	r3, [sp, #52]	@ 0x34
 800a2a4:	9b06      	ldr	r3, [sp, #24]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	dd05      	ble.n	800a2b6 <_dtoa_r+0x8ae>
 800a2aa:	001a      	movs	r2, r3
 800a2ac:	9905      	ldr	r1, [sp, #20]
 800a2ae:	9803      	ldr	r0, [sp, #12]
 800a2b0:	f000 fcba 	bl	800ac28 <__lshift>
 800a2b4:	9005      	str	r0, [sp, #20]
 800a2b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	dd05      	ble.n	800a2c8 <_dtoa_r+0x8c0>
 800a2bc:	0031      	movs	r1, r6
 800a2be:	001a      	movs	r2, r3
 800a2c0:	9803      	ldr	r0, [sp, #12]
 800a2c2:	f000 fcb1 	bl	800ac28 <__lshift>
 800a2c6:	0006      	movs	r6, r0
 800a2c8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d061      	beq.n	800a392 <_dtoa_r+0x98a>
 800a2ce:	0031      	movs	r1, r6
 800a2d0:	9805      	ldr	r0, [sp, #20]
 800a2d2:	f000 fd15 	bl	800ad00 <__mcmp>
 800a2d6:	2800      	cmp	r0, #0
 800a2d8:	da5b      	bge.n	800a392 <_dtoa_r+0x98a>
 800a2da:	9b04      	ldr	r3, [sp, #16]
 800a2dc:	220a      	movs	r2, #10
 800a2de:	3b01      	subs	r3, #1
 800a2e0:	930c      	str	r3, [sp, #48]	@ 0x30
 800a2e2:	9905      	ldr	r1, [sp, #20]
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	9803      	ldr	r0, [sp, #12]
 800a2e8:	f000 faec 	bl	800a8c4 <__multadd>
 800a2ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a2ee:	9005      	str	r0, [sp, #20]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d100      	bne.n	800a2f6 <_dtoa_r+0x8ee>
 800a2f4:	e15b      	b.n	800a5ae <_dtoa_r+0xba6>
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	0039      	movs	r1, r7
 800a2fa:	220a      	movs	r2, #10
 800a2fc:	9803      	ldr	r0, [sp, #12]
 800a2fe:	f000 fae1 	bl	800a8c4 <__multadd>
 800a302:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a304:	0007      	movs	r7, r0
 800a306:	2b00      	cmp	r3, #0
 800a308:	dc4d      	bgt.n	800a3a6 <_dtoa_r+0x99e>
 800a30a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a30c:	2b02      	cmp	r3, #2
 800a30e:	dd46      	ble.n	800a39e <_dtoa_r+0x996>
 800a310:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a312:	2b00      	cmp	r3, #0
 800a314:	d000      	beq.n	800a318 <_dtoa_r+0x910>
 800a316:	e5db      	b.n	8009ed0 <_dtoa_r+0x4c8>
 800a318:	0031      	movs	r1, r6
 800a31a:	2205      	movs	r2, #5
 800a31c:	9803      	ldr	r0, [sp, #12]
 800a31e:	f000 fad1 	bl	800a8c4 <__multadd>
 800a322:	0006      	movs	r6, r0
 800a324:	0001      	movs	r1, r0
 800a326:	9805      	ldr	r0, [sp, #20]
 800a328:	f000 fcea 	bl	800ad00 <__mcmp>
 800a32c:	2800      	cmp	r0, #0
 800a32e:	dc00      	bgt.n	800a332 <_dtoa_r+0x92a>
 800a330:	e5ce      	b.n	8009ed0 <_dtoa_r+0x4c8>
 800a332:	9b08      	ldr	r3, [sp, #32]
 800a334:	9a08      	ldr	r2, [sp, #32]
 800a336:	1c5c      	adds	r4, r3, #1
 800a338:	2331      	movs	r3, #49	@ 0x31
 800a33a:	7013      	strb	r3, [r2, #0]
 800a33c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a33e:	3301      	adds	r3, #1
 800a340:	930c      	str	r3, [sp, #48]	@ 0x30
 800a342:	e5c9      	b.n	8009ed8 <_dtoa_r+0x4d0>
 800a344:	2336      	movs	r3, #54	@ 0x36
 800a346:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a348:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800a34a:	1a9b      	subs	r3, r3, r2
 800a34c:	9c06      	ldr	r4, [sp, #24]
 800a34e:	e720      	b.n	800a192 <_dtoa_r+0x78a>
 800a350:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a352:	1e5d      	subs	r5, r3, #1
 800a354:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a356:	42ab      	cmp	r3, r5
 800a358:	db08      	blt.n	800a36c <_dtoa_r+0x964>
 800a35a:	1b5d      	subs	r5, r3, r5
 800a35c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a35e:	2b00      	cmp	r3, #0
 800a360:	daf4      	bge.n	800a34c <_dtoa_r+0x944>
 800a362:	9b06      	ldr	r3, [sp, #24]
 800a364:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a366:	1a9c      	subs	r4, r3, r2
 800a368:	2300      	movs	r3, #0
 800a36a:	e712      	b.n	800a192 <_dtoa_r+0x78a>
 800a36c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a36e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a370:	1aeb      	subs	r3, r5, r3
 800a372:	18d3      	adds	r3, r2, r3
 800a374:	9314      	str	r3, [sp, #80]	@ 0x50
 800a376:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a378:	9c06      	ldr	r4, [sp, #24]
 800a37a:	2500      	movs	r5, #0
 800a37c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a37e:	e708      	b.n	800a192 <_dtoa_r+0x78a>
 800a380:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a382:	9905      	ldr	r1, [sp, #20]
 800a384:	e742      	b.n	800a20c <_dtoa_r+0x804>
 800a386:	2b04      	cmp	r3, #4
 800a388:	d08c      	beq.n	800a2a4 <_dtoa_r+0x89c>
 800a38a:	331c      	adds	r3, #28
 800a38c:	e783      	b.n	800a296 <_dtoa_r+0x88e>
 800a38e:	0013      	movs	r3, r2
 800a390:	e7fb      	b.n	800a38a <_dtoa_r+0x982>
 800a392:	9b04      	ldr	r3, [sp, #16]
 800a394:	930c      	str	r3, [sp, #48]	@ 0x30
 800a396:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a398:	930e      	str	r3, [sp, #56]	@ 0x38
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	ddb5      	ble.n	800a30a <_dtoa_r+0x902>
 800a39e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d100      	bne.n	800a3a6 <_dtoa_r+0x99e>
 800a3a4:	e107      	b.n	800a5b6 <_dtoa_r+0xbae>
 800a3a6:	2c00      	cmp	r4, #0
 800a3a8:	dd05      	ble.n	800a3b6 <_dtoa_r+0x9ae>
 800a3aa:	0039      	movs	r1, r7
 800a3ac:	0022      	movs	r2, r4
 800a3ae:	9803      	ldr	r0, [sp, #12]
 800a3b0:	f000 fc3a 	bl	800ac28 <__lshift>
 800a3b4:	0007      	movs	r7, r0
 800a3b6:	9704      	str	r7, [sp, #16]
 800a3b8:	2d00      	cmp	r5, #0
 800a3ba:	d020      	beq.n	800a3fe <_dtoa_r+0x9f6>
 800a3bc:	6879      	ldr	r1, [r7, #4]
 800a3be:	9803      	ldr	r0, [sp, #12]
 800a3c0:	f000 fa18 	bl	800a7f4 <_Balloc>
 800a3c4:	1e04      	subs	r4, r0, #0
 800a3c6:	d10c      	bne.n	800a3e2 <_dtoa_r+0x9da>
 800a3c8:	0022      	movs	r2, r4
 800a3ca:	4b2e      	ldr	r3, [pc, #184]	@ (800a484 <_dtoa_r+0xa7c>)
 800a3cc:	482e      	ldr	r0, [pc, #184]	@ (800a488 <_dtoa_r+0xa80>)
 800a3ce:	492f      	ldr	r1, [pc, #188]	@ (800a48c <_dtoa_r+0xa84>)
 800a3d0:	f7ff fb2f 	bl	8009a32 <_dtoa_r+0x2a>
 800a3d4:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800a3d6:	0037      	movs	r7, r6
 800a3d8:	e7ab      	b.n	800a332 <_dtoa_r+0x92a>
 800a3da:	9b04      	ldr	r3, [sp, #16]
 800a3dc:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a3de:	930c      	str	r3, [sp, #48]	@ 0x30
 800a3e0:	e7f9      	b.n	800a3d6 <_dtoa_r+0x9ce>
 800a3e2:	0039      	movs	r1, r7
 800a3e4:	693a      	ldr	r2, [r7, #16]
 800a3e6:	310c      	adds	r1, #12
 800a3e8:	3202      	adds	r2, #2
 800a3ea:	0092      	lsls	r2, r2, #2
 800a3ec:	300c      	adds	r0, #12
 800a3ee:	f7ff fa7d 	bl	80098ec <memcpy>
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	0021      	movs	r1, r4
 800a3f6:	9803      	ldr	r0, [sp, #12]
 800a3f8:	f000 fc16 	bl	800ac28 <__lshift>
 800a3fc:	9004      	str	r0, [sp, #16]
 800a3fe:	9b08      	ldr	r3, [sp, #32]
 800a400:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a402:	9306      	str	r3, [sp, #24]
 800a404:	3b01      	subs	r3, #1
 800a406:	189b      	adds	r3, r3, r2
 800a408:	2201      	movs	r2, #1
 800a40a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a40c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a40e:	4013      	ands	r3, r2
 800a410:	930e      	str	r3, [sp, #56]	@ 0x38
 800a412:	0031      	movs	r1, r6
 800a414:	9805      	ldr	r0, [sp, #20]
 800a416:	f7ff fa72 	bl	80098fe <quorem>
 800a41a:	0039      	movs	r1, r7
 800a41c:	0005      	movs	r5, r0
 800a41e:	900a      	str	r0, [sp, #40]	@ 0x28
 800a420:	9805      	ldr	r0, [sp, #20]
 800a422:	f000 fc6d 	bl	800ad00 <__mcmp>
 800a426:	9a04      	ldr	r2, [sp, #16]
 800a428:	900d      	str	r0, [sp, #52]	@ 0x34
 800a42a:	0031      	movs	r1, r6
 800a42c:	9803      	ldr	r0, [sp, #12]
 800a42e:	f000 fc83 	bl	800ad38 <__mdiff>
 800a432:	2201      	movs	r2, #1
 800a434:	68c3      	ldr	r3, [r0, #12]
 800a436:	0004      	movs	r4, r0
 800a438:	3530      	adds	r5, #48	@ 0x30
 800a43a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d104      	bne.n	800a44a <_dtoa_r+0xa42>
 800a440:	0001      	movs	r1, r0
 800a442:	9805      	ldr	r0, [sp, #20]
 800a444:	f000 fc5c 	bl	800ad00 <__mcmp>
 800a448:	9009      	str	r0, [sp, #36]	@ 0x24
 800a44a:	0021      	movs	r1, r4
 800a44c:	9803      	ldr	r0, [sp, #12]
 800a44e:	f000 fa15 	bl	800a87c <_Bfree>
 800a452:	9b06      	ldr	r3, [sp, #24]
 800a454:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a456:	1c5c      	adds	r4, r3, #1
 800a458:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a45a:	4313      	orrs	r3, r2
 800a45c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a45e:	4313      	orrs	r3, r2
 800a460:	d116      	bne.n	800a490 <_dtoa_r+0xa88>
 800a462:	2d39      	cmp	r5, #57	@ 0x39
 800a464:	d02f      	beq.n	800a4c6 <_dtoa_r+0xabe>
 800a466:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a468:	2b00      	cmp	r3, #0
 800a46a:	dd01      	ble.n	800a470 <_dtoa_r+0xa68>
 800a46c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800a46e:	3531      	adds	r5, #49	@ 0x31
 800a470:	9b06      	ldr	r3, [sp, #24]
 800a472:	701d      	strb	r5, [r3, #0]
 800a474:	e532      	b.n	8009edc <_dtoa_r+0x4d4>
 800a476:	46c0      	nop			@ (mov r8, r8)
 800a478:	40240000 	.word	0x40240000
 800a47c:	00000433 	.word	0x00000433
 800a480:	7ff00000 	.word	0x7ff00000
 800a484:	0800eae4 	.word	0x0800eae4
 800a488:	0800ea8c 	.word	0x0800ea8c
 800a48c:	000002ef 	.word	0x000002ef
 800a490:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a492:	2b00      	cmp	r3, #0
 800a494:	db04      	blt.n	800a4a0 <_dtoa_r+0xa98>
 800a496:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a498:	4313      	orrs	r3, r2
 800a49a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a49c:	4313      	orrs	r3, r2
 800a49e:	d11e      	bne.n	800a4de <_dtoa_r+0xad6>
 800a4a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	dde4      	ble.n	800a470 <_dtoa_r+0xa68>
 800a4a6:	9905      	ldr	r1, [sp, #20]
 800a4a8:	2201      	movs	r2, #1
 800a4aa:	9803      	ldr	r0, [sp, #12]
 800a4ac:	f000 fbbc 	bl	800ac28 <__lshift>
 800a4b0:	0031      	movs	r1, r6
 800a4b2:	9005      	str	r0, [sp, #20]
 800a4b4:	f000 fc24 	bl	800ad00 <__mcmp>
 800a4b8:	2800      	cmp	r0, #0
 800a4ba:	dc02      	bgt.n	800a4c2 <_dtoa_r+0xaba>
 800a4bc:	d1d8      	bne.n	800a470 <_dtoa_r+0xa68>
 800a4be:	07eb      	lsls	r3, r5, #31
 800a4c0:	d5d6      	bpl.n	800a470 <_dtoa_r+0xa68>
 800a4c2:	2d39      	cmp	r5, #57	@ 0x39
 800a4c4:	d1d2      	bne.n	800a46c <_dtoa_r+0xa64>
 800a4c6:	2339      	movs	r3, #57	@ 0x39
 800a4c8:	9a06      	ldr	r2, [sp, #24]
 800a4ca:	7013      	strb	r3, [r2, #0]
 800a4cc:	0023      	movs	r3, r4
 800a4ce:	001c      	movs	r4, r3
 800a4d0:	3b01      	subs	r3, #1
 800a4d2:	781a      	ldrb	r2, [r3, #0]
 800a4d4:	2a39      	cmp	r2, #57	@ 0x39
 800a4d6:	d050      	beq.n	800a57a <_dtoa_r+0xb72>
 800a4d8:	3201      	adds	r2, #1
 800a4da:	701a      	strb	r2, [r3, #0]
 800a4dc:	e4fe      	b.n	8009edc <_dtoa_r+0x4d4>
 800a4de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	dd03      	ble.n	800a4ec <_dtoa_r+0xae4>
 800a4e4:	2d39      	cmp	r5, #57	@ 0x39
 800a4e6:	d0ee      	beq.n	800a4c6 <_dtoa_r+0xabe>
 800a4e8:	3501      	adds	r5, #1
 800a4ea:	e7c1      	b.n	800a470 <_dtoa_r+0xa68>
 800a4ec:	9b06      	ldr	r3, [sp, #24]
 800a4ee:	9a06      	ldr	r2, [sp, #24]
 800a4f0:	701d      	strb	r5, [r3, #0]
 800a4f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	d02b      	beq.n	800a550 <_dtoa_r+0xb48>
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	220a      	movs	r2, #10
 800a4fc:	9905      	ldr	r1, [sp, #20]
 800a4fe:	9803      	ldr	r0, [sp, #12]
 800a500:	f000 f9e0 	bl	800a8c4 <__multadd>
 800a504:	9b04      	ldr	r3, [sp, #16]
 800a506:	9005      	str	r0, [sp, #20]
 800a508:	429f      	cmp	r7, r3
 800a50a:	d109      	bne.n	800a520 <_dtoa_r+0xb18>
 800a50c:	0039      	movs	r1, r7
 800a50e:	2300      	movs	r3, #0
 800a510:	220a      	movs	r2, #10
 800a512:	9803      	ldr	r0, [sp, #12]
 800a514:	f000 f9d6 	bl	800a8c4 <__multadd>
 800a518:	0007      	movs	r7, r0
 800a51a:	9004      	str	r0, [sp, #16]
 800a51c:	9406      	str	r4, [sp, #24]
 800a51e:	e778      	b.n	800a412 <_dtoa_r+0xa0a>
 800a520:	0039      	movs	r1, r7
 800a522:	2300      	movs	r3, #0
 800a524:	220a      	movs	r2, #10
 800a526:	9803      	ldr	r0, [sp, #12]
 800a528:	f000 f9cc 	bl	800a8c4 <__multadd>
 800a52c:	2300      	movs	r3, #0
 800a52e:	0007      	movs	r7, r0
 800a530:	220a      	movs	r2, #10
 800a532:	9904      	ldr	r1, [sp, #16]
 800a534:	9803      	ldr	r0, [sp, #12]
 800a536:	f000 f9c5 	bl	800a8c4 <__multadd>
 800a53a:	9004      	str	r0, [sp, #16]
 800a53c:	e7ee      	b.n	800a51c <_dtoa_r+0xb14>
 800a53e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a540:	2401      	movs	r4, #1
 800a542:	2b00      	cmp	r3, #0
 800a544:	dd00      	ble.n	800a548 <_dtoa_r+0xb40>
 800a546:	001c      	movs	r4, r3
 800a548:	9704      	str	r7, [sp, #16]
 800a54a:	2700      	movs	r7, #0
 800a54c:	9b08      	ldr	r3, [sp, #32]
 800a54e:	191c      	adds	r4, r3, r4
 800a550:	9905      	ldr	r1, [sp, #20]
 800a552:	2201      	movs	r2, #1
 800a554:	9803      	ldr	r0, [sp, #12]
 800a556:	f000 fb67 	bl	800ac28 <__lshift>
 800a55a:	0031      	movs	r1, r6
 800a55c:	9005      	str	r0, [sp, #20]
 800a55e:	f000 fbcf 	bl	800ad00 <__mcmp>
 800a562:	2800      	cmp	r0, #0
 800a564:	dcb2      	bgt.n	800a4cc <_dtoa_r+0xac4>
 800a566:	d101      	bne.n	800a56c <_dtoa_r+0xb64>
 800a568:	07ed      	lsls	r5, r5, #31
 800a56a:	d4af      	bmi.n	800a4cc <_dtoa_r+0xac4>
 800a56c:	0023      	movs	r3, r4
 800a56e:	001c      	movs	r4, r3
 800a570:	3b01      	subs	r3, #1
 800a572:	781a      	ldrb	r2, [r3, #0]
 800a574:	2a30      	cmp	r2, #48	@ 0x30
 800a576:	d0fa      	beq.n	800a56e <_dtoa_r+0xb66>
 800a578:	e4b0      	b.n	8009edc <_dtoa_r+0x4d4>
 800a57a:	9a08      	ldr	r2, [sp, #32]
 800a57c:	429a      	cmp	r2, r3
 800a57e:	d1a6      	bne.n	800a4ce <_dtoa_r+0xac6>
 800a580:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a582:	3301      	adds	r3, #1
 800a584:	930c      	str	r3, [sp, #48]	@ 0x30
 800a586:	2331      	movs	r3, #49	@ 0x31
 800a588:	7013      	strb	r3, [r2, #0]
 800a58a:	e4a7      	b.n	8009edc <_dtoa_r+0x4d4>
 800a58c:	4b14      	ldr	r3, [pc, #80]	@ (800a5e0 <_dtoa_r+0xbd8>)
 800a58e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a590:	9308      	str	r3, [sp, #32]
 800a592:	4b14      	ldr	r3, [pc, #80]	@ (800a5e4 <_dtoa_r+0xbdc>)
 800a594:	2a00      	cmp	r2, #0
 800a596:	d001      	beq.n	800a59c <_dtoa_r+0xb94>
 800a598:	f7ff fa7e 	bl	8009a98 <_dtoa_r+0x90>
 800a59c:	f7ff fa7e 	bl	8009a9c <_dtoa_r+0x94>
 800a5a0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a5a2:	2b01      	cmp	r3, #1
 800a5a4:	dc00      	bgt.n	800a5a8 <_dtoa_r+0xba0>
 800a5a6:	e648      	b.n	800a23a <_dtoa_r+0x832>
 800a5a8:	2001      	movs	r0, #1
 800a5aa:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800a5ac:	e665      	b.n	800a27a <_dtoa_r+0x872>
 800a5ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	dc00      	bgt.n	800a5b6 <_dtoa_r+0xbae>
 800a5b4:	e6a9      	b.n	800a30a <_dtoa_r+0x902>
 800a5b6:	2400      	movs	r4, #0
 800a5b8:	0031      	movs	r1, r6
 800a5ba:	9805      	ldr	r0, [sp, #20]
 800a5bc:	f7ff f99f 	bl	80098fe <quorem>
 800a5c0:	9b08      	ldr	r3, [sp, #32]
 800a5c2:	3030      	adds	r0, #48	@ 0x30
 800a5c4:	5518      	strb	r0, [r3, r4]
 800a5c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a5c8:	3401      	adds	r4, #1
 800a5ca:	0005      	movs	r5, r0
 800a5cc:	42a3      	cmp	r3, r4
 800a5ce:	ddb6      	ble.n	800a53e <_dtoa_r+0xb36>
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	220a      	movs	r2, #10
 800a5d4:	9905      	ldr	r1, [sp, #20]
 800a5d6:	9803      	ldr	r0, [sp, #12]
 800a5d8:	f000 f974 	bl	800a8c4 <__multadd>
 800a5dc:	9005      	str	r0, [sp, #20]
 800a5de:	e7eb      	b.n	800a5b8 <_dtoa_r+0xbb0>
 800a5e0:	0800ea68 	.word	0x0800ea68
 800a5e4:	0800ea70 	.word	0x0800ea70

0800a5e8 <_free_r>:
 800a5e8:	b570      	push	{r4, r5, r6, lr}
 800a5ea:	0005      	movs	r5, r0
 800a5ec:	1e0c      	subs	r4, r1, #0
 800a5ee:	d010      	beq.n	800a612 <_free_r+0x2a>
 800a5f0:	3c04      	subs	r4, #4
 800a5f2:	6823      	ldr	r3, [r4, #0]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	da00      	bge.n	800a5fa <_free_r+0x12>
 800a5f8:	18e4      	adds	r4, r4, r3
 800a5fa:	0028      	movs	r0, r5
 800a5fc:	f000 f8ea 	bl	800a7d4 <__malloc_lock>
 800a600:	4a1d      	ldr	r2, [pc, #116]	@ (800a678 <_free_r+0x90>)
 800a602:	6813      	ldr	r3, [r2, #0]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d105      	bne.n	800a614 <_free_r+0x2c>
 800a608:	6063      	str	r3, [r4, #4]
 800a60a:	6014      	str	r4, [r2, #0]
 800a60c:	0028      	movs	r0, r5
 800a60e:	f000 f8e9 	bl	800a7e4 <__malloc_unlock>
 800a612:	bd70      	pop	{r4, r5, r6, pc}
 800a614:	42a3      	cmp	r3, r4
 800a616:	d908      	bls.n	800a62a <_free_r+0x42>
 800a618:	6820      	ldr	r0, [r4, #0]
 800a61a:	1821      	adds	r1, r4, r0
 800a61c:	428b      	cmp	r3, r1
 800a61e:	d1f3      	bne.n	800a608 <_free_r+0x20>
 800a620:	6819      	ldr	r1, [r3, #0]
 800a622:	685b      	ldr	r3, [r3, #4]
 800a624:	1809      	adds	r1, r1, r0
 800a626:	6021      	str	r1, [r4, #0]
 800a628:	e7ee      	b.n	800a608 <_free_r+0x20>
 800a62a:	001a      	movs	r2, r3
 800a62c:	685b      	ldr	r3, [r3, #4]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d001      	beq.n	800a636 <_free_r+0x4e>
 800a632:	42a3      	cmp	r3, r4
 800a634:	d9f9      	bls.n	800a62a <_free_r+0x42>
 800a636:	6811      	ldr	r1, [r2, #0]
 800a638:	1850      	adds	r0, r2, r1
 800a63a:	42a0      	cmp	r0, r4
 800a63c:	d10b      	bne.n	800a656 <_free_r+0x6e>
 800a63e:	6820      	ldr	r0, [r4, #0]
 800a640:	1809      	adds	r1, r1, r0
 800a642:	1850      	adds	r0, r2, r1
 800a644:	6011      	str	r1, [r2, #0]
 800a646:	4283      	cmp	r3, r0
 800a648:	d1e0      	bne.n	800a60c <_free_r+0x24>
 800a64a:	6818      	ldr	r0, [r3, #0]
 800a64c:	685b      	ldr	r3, [r3, #4]
 800a64e:	1841      	adds	r1, r0, r1
 800a650:	6011      	str	r1, [r2, #0]
 800a652:	6053      	str	r3, [r2, #4]
 800a654:	e7da      	b.n	800a60c <_free_r+0x24>
 800a656:	42a0      	cmp	r0, r4
 800a658:	d902      	bls.n	800a660 <_free_r+0x78>
 800a65a:	230c      	movs	r3, #12
 800a65c:	602b      	str	r3, [r5, #0]
 800a65e:	e7d5      	b.n	800a60c <_free_r+0x24>
 800a660:	6820      	ldr	r0, [r4, #0]
 800a662:	1821      	adds	r1, r4, r0
 800a664:	428b      	cmp	r3, r1
 800a666:	d103      	bne.n	800a670 <_free_r+0x88>
 800a668:	6819      	ldr	r1, [r3, #0]
 800a66a:	685b      	ldr	r3, [r3, #4]
 800a66c:	1809      	adds	r1, r1, r0
 800a66e:	6021      	str	r1, [r4, #0]
 800a670:	6063      	str	r3, [r4, #4]
 800a672:	6054      	str	r4, [r2, #4]
 800a674:	e7ca      	b.n	800a60c <_free_r+0x24>
 800a676:	46c0      	nop			@ (mov r8, r8)
 800a678:	20000a88 	.word	0x20000a88

0800a67c <malloc>:
 800a67c:	b510      	push	{r4, lr}
 800a67e:	4b03      	ldr	r3, [pc, #12]	@ (800a68c <malloc+0x10>)
 800a680:	0001      	movs	r1, r0
 800a682:	6818      	ldr	r0, [r3, #0]
 800a684:	f000 f826 	bl	800a6d4 <_malloc_r>
 800a688:	bd10      	pop	{r4, pc}
 800a68a:	46c0      	nop			@ (mov r8, r8)
 800a68c:	20000034 	.word	0x20000034

0800a690 <sbrk_aligned>:
 800a690:	b570      	push	{r4, r5, r6, lr}
 800a692:	4e0f      	ldr	r6, [pc, #60]	@ (800a6d0 <sbrk_aligned+0x40>)
 800a694:	000d      	movs	r5, r1
 800a696:	6831      	ldr	r1, [r6, #0]
 800a698:	0004      	movs	r4, r0
 800a69a:	2900      	cmp	r1, #0
 800a69c:	d102      	bne.n	800a6a4 <sbrk_aligned+0x14>
 800a69e:	f000 fe67 	bl	800b370 <_sbrk_r>
 800a6a2:	6030      	str	r0, [r6, #0]
 800a6a4:	0029      	movs	r1, r5
 800a6a6:	0020      	movs	r0, r4
 800a6a8:	f000 fe62 	bl	800b370 <_sbrk_r>
 800a6ac:	1c43      	adds	r3, r0, #1
 800a6ae:	d103      	bne.n	800a6b8 <sbrk_aligned+0x28>
 800a6b0:	2501      	movs	r5, #1
 800a6b2:	426d      	negs	r5, r5
 800a6b4:	0028      	movs	r0, r5
 800a6b6:	bd70      	pop	{r4, r5, r6, pc}
 800a6b8:	2303      	movs	r3, #3
 800a6ba:	1cc5      	adds	r5, r0, #3
 800a6bc:	439d      	bics	r5, r3
 800a6be:	42a8      	cmp	r0, r5
 800a6c0:	d0f8      	beq.n	800a6b4 <sbrk_aligned+0x24>
 800a6c2:	1a29      	subs	r1, r5, r0
 800a6c4:	0020      	movs	r0, r4
 800a6c6:	f000 fe53 	bl	800b370 <_sbrk_r>
 800a6ca:	3001      	adds	r0, #1
 800a6cc:	d1f2      	bne.n	800a6b4 <sbrk_aligned+0x24>
 800a6ce:	e7ef      	b.n	800a6b0 <sbrk_aligned+0x20>
 800a6d0:	20000a84 	.word	0x20000a84

0800a6d4 <_malloc_r>:
 800a6d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6d6:	2203      	movs	r2, #3
 800a6d8:	1ccb      	adds	r3, r1, #3
 800a6da:	4393      	bics	r3, r2
 800a6dc:	3308      	adds	r3, #8
 800a6de:	0005      	movs	r5, r0
 800a6e0:	001f      	movs	r7, r3
 800a6e2:	2b0c      	cmp	r3, #12
 800a6e4:	d234      	bcs.n	800a750 <_malloc_r+0x7c>
 800a6e6:	270c      	movs	r7, #12
 800a6e8:	42b9      	cmp	r1, r7
 800a6ea:	d833      	bhi.n	800a754 <_malloc_r+0x80>
 800a6ec:	0028      	movs	r0, r5
 800a6ee:	f000 f871 	bl	800a7d4 <__malloc_lock>
 800a6f2:	4e37      	ldr	r6, [pc, #220]	@ (800a7d0 <_malloc_r+0xfc>)
 800a6f4:	6833      	ldr	r3, [r6, #0]
 800a6f6:	001c      	movs	r4, r3
 800a6f8:	2c00      	cmp	r4, #0
 800a6fa:	d12f      	bne.n	800a75c <_malloc_r+0x88>
 800a6fc:	0039      	movs	r1, r7
 800a6fe:	0028      	movs	r0, r5
 800a700:	f7ff ffc6 	bl	800a690 <sbrk_aligned>
 800a704:	0004      	movs	r4, r0
 800a706:	1c43      	adds	r3, r0, #1
 800a708:	d15f      	bne.n	800a7ca <_malloc_r+0xf6>
 800a70a:	6834      	ldr	r4, [r6, #0]
 800a70c:	9400      	str	r4, [sp, #0]
 800a70e:	9b00      	ldr	r3, [sp, #0]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d14a      	bne.n	800a7aa <_malloc_r+0xd6>
 800a714:	2c00      	cmp	r4, #0
 800a716:	d052      	beq.n	800a7be <_malloc_r+0xea>
 800a718:	6823      	ldr	r3, [r4, #0]
 800a71a:	0028      	movs	r0, r5
 800a71c:	18e3      	adds	r3, r4, r3
 800a71e:	9900      	ldr	r1, [sp, #0]
 800a720:	9301      	str	r3, [sp, #4]
 800a722:	f000 fe25 	bl	800b370 <_sbrk_r>
 800a726:	9b01      	ldr	r3, [sp, #4]
 800a728:	4283      	cmp	r3, r0
 800a72a:	d148      	bne.n	800a7be <_malloc_r+0xea>
 800a72c:	6823      	ldr	r3, [r4, #0]
 800a72e:	0028      	movs	r0, r5
 800a730:	1aff      	subs	r7, r7, r3
 800a732:	0039      	movs	r1, r7
 800a734:	f7ff ffac 	bl	800a690 <sbrk_aligned>
 800a738:	3001      	adds	r0, #1
 800a73a:	d040      	beq.n	800a7be <_malloc_r+0xea>
 800a73c:	6823      	ldr	r3, [r4, #0]
 800a73e:	19db      	adds	r3, r3, r7
 800a740:	6023      	str	r3, [r4, #0]
 800a742:	6833      	ldr	r3, [r6, #0]
 800a744:	685a      	ldr	r2, [r3, #4]
 800a746:	2a00      	cmp	r2, #0
 800a748:	d133      	bne.n	800a7b2 <_malloc_r+0xde>
 800a74a:	9b00      	ldr	r3, [sp, #0]
 800a74c:	6033      	str	r3, [r6, #0]
 800a74e:	e019      	b.n	800a784 <_malloc_r+0xb0>
 800a750:	2b00      	cmp	r3, #0
 800a752:	dac9      	bge.n	800a6e8 <_malloc_r+0x14>
 800a754:	230c      	movs	r3, #12
 800a756:	602b      	str	r3, [r5, #0]
 800a758:	2000      	movs	r0, #0
 800a75a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a75c:	6821      	ldr	r1, [r4, #0]
 800a75e:	1bc9      	subs	r1, r1, r7
 800a760:	d420      	bmi.n	800a7a4 <_malloc_r+0xd0>
 800a762:	290b      	cmp	r1, #11
 800a764:	d90a      	bls.n	800a77c <_malloc_r+0xa8>
 800a766:	19e2      	adds	r2, r4, r7
 800a768:	6027      	str	r7, [r4, #0]
 800a76a:	42a3      	cmp	r3, r4
 800a76c:	d104      	bne.n	800a778 <_malloc_r+0xa4>
 800a76e:	6032      	str	r2, [r6, #0]
 800a770:	6863      	ldr	r3, [r4, #4]
 800a772:	6011      	str	r1, [r2, #0]
 800a774:	6053      	str	r3, [r2, #4]
 800a776:	e005      	b.n	800a784 <_malloc_r+0xb0>
 800a778:	605a      	str	r2, [r3, #4]
 800a77a:	e7f9      	b.n	800a770 <_malloc_r+0x9c>
 800a77c:	6862      	ldr	r2, [r4, #4]
 800a77e:	42a3      	cmp	r3, r4
 800a780:	d10e      	bne.n	800a7a0 <_malloc_r+0xcc>
 800a782:	6032      	str	r2, [r6, #0]
 800a784:	0028      	movs	r0, r5
 800a786:	f000 f82d 	bl	800a7e4 <__malloc_unlock>
 800a78a:	0020      	movs	r0, r4
 800a78c:	2207      	movs	r2, #7
 800a78e:	300b      	adds	r0, #11
 800a790:	1d23      	adds	r3, r4, #4
 800a792:	4390      	bics	r0, r2
 800a794:	1ac2      	subs	r2, r0, r3
 800a796:	4298      	cmp	r0, r3
 800a798:	d0df      	beq.n	800a75a <_malloc_r+0x86>
 800a79a:	1a1b      	subs	r3, r3, r0
 800a79c:	50a3      	str	r3, [r4, r2]
 800a79e:	e7dc      	b.n	800a75a <_malloc_r+0x86>
 800a7a0:	605a      	str	r2, [r3, #4]
 800a7a2:	e7ef      	b.n	800a784 <_malloc_r+0xb0>
 800a7a4:	0023      	movs	r3, r4
 800a7a6:	6864      	ldr	r4, [r4, #4]
 800a7a8:	e7a6      	b.n	800a6f8 <_malloc_r+0x24>
 800a7aa:	9c00      	ldr	r4, [sp, #0]
 800a7ac:	6863      	ldr	r3, [r4, #4]
 800a7ae:	9300      	str	r3, [sp, #0]
 800a7b0:	e7ad      	b.n	800a70e <_malloc_r+0x3a>
 800a7b2:	001a      	movs	r2, r3
 800a7b4:	685b      	ldr	r3, [r3, #4]
 800a7b6:	42a3      	cmp	r3, r4
 800a7b8:	d1fb      	bne.n	800a7b2 <_malloc_r+0xde>
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	e7da      	b.n	800a774 <_malloc_r+0xa0>
 800a7be:	230c      	movs	r3, #12
 800a7c0:	0028      	movs	r0, r5
 800a7c2:	602b      	str	r3, [r5, #0]
 800a7c4:	f000 f80e 	bl	800a7e4 <__malloc_unlock>
 800a7c8:	e7c6      	b.n	800a758 <_malloc_r+0x84>
 800a7ca:	6007      	str	r7, [r0, #0]
 800a7cc:	e7da      	b.n	800a784 <_malloc_r+0xb0>
 800a7ce:	46c0      	nop			@ (mov r8, r8)
 800a7d0:	20000a88 	.word	0x20000a88

0800a7d4 <__malloc_lock>:
 800a7d4:	b510      	push	{r4, lr}
 800a7d6:	4802      	ldr	r0, [pc, #8]	@ (800a7e0 <__malloc_lock+0xc>)
 800a7d8:	f7ff f87b 	bl	80098d2 <__retarget_lock_acquire_recursive>
 800a7dc:	bd10      	pop	{r4, pc}
 800a7de:	46c0      	nop			@ (mov r8, r8)
 800a7e0:	20000a80 	.word	0x20000a80

0800a7e4 <__malloc_unlock>:
 800a7e4:	b510      	push	{r4, lr}
 800a7e6:	4802      	ldr	r0, [pc, #8]	@ (800a7f0 <__malloc_unlock+0xc>)
 800a7e8:	f7ff f874 	bl	80098d4 <__retarget_lock_release_recursive>
 800a7ec:	bd10      	pop	{r4, pc}
 800a7ee:	46c0      	nop			@ (mov r8, r8)
 800a7f0:	20000a80 	.word	0x20000a80

0800a7f4 <_Balloc>:
 800a7f4:	b570      	push	{r4, r5, r6, lr}
 800a7f6:	69c5      	ldr	r5, [r0, #28]
 800a7f8:	0006      	movs	r6, r0
 800a7fa:	000c      	movs	r4, r1
 800a7fc:	2d00      	cmp	r5, #0
 800a7fe:	d10e      	bne.n	800a81e <_Balloc+0x2a>
 800a800:	2010      	movs	r0, #16
 800a802:	f7ff ff3b 	bl	800a67c <malloc>
 800a806:	1e02      	subs	r2, r0, #0
 800a808:	61f0      	str	r0, [r6, #28]
 800a80a:	d104      	bne.n	800a816 <_Balloc+0x22>
 800a80c:	216b      	movs	r1, #107	@ 0x6b
 800a80e:	4b19      	ldr	r3, [pc, #100]	@ (800a874 <_Balloc+0x80>)
 800a810:	4819      	ldr	r0, [pc, #100]	@ (800a878 <_Balloc+0x84>)
 800a812:	f000 fdbf 	bl	800b394 <__assert_func>
 800a816:	6045      	str	r5, [r0, #4]
 800a818:	6085      	str	r5, [r0, #8]
 800a81a:	6005      	str	r5, [r0, #0]
 800a81c:	60c5      	str	r5, [r0, #12]
 800a81e:	69f5      	ldr	r5, [r6, #28]
 800a820:	68eb      	ldr	r3, [r5, #12]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d013      	beq.n	800a84e <_Balloc+0x5a>
 800a826:	69f3      	ldr	r3, [r6, #28]
 800a828:	00a2      	lsls	r2, r4, #2
 800a82a:	68db      	ldr	r3, [r3, #12]
 800a82c:	189b      	adds	r3, r3, r2
 800a82e:	6818      	ldr	r0, [r3, #0]
 800a830:	2800      	cmp	r0, #0
 800a832:	d118      	bne.n	800a866 <_Balloc+0x72>
 800a834:	2101      	movs	r1, #1
 800a836:	000d      	movs	r5, r1
 800a838:	40a5      	lsls	r5, r4
 800a83a:	1d6a      	adds	r2, r5, #5
 800a83c:	0030      	movs	r0, r6
 800a83e:	0092      	lsls	r2, r2, #2
 800a840:	f000 fdc6 	bl	800b3d0 <_calloc_r>
 800a844:	2800      	cmp	r0, #0
 800a846:	d00c      	beq.n	800a862 <_Balloc+0x6e>
 800a848:	6044      	str	r4, [r0, #4]
 800a84a:	6085      	str	r5, [r0, #8]
 800a84c:	e00d      	b.n	800a86a <_Balloc+0x76>
 800a84e:	2221      	movs	r2, #33	@ 0x21
 800a850:	2104      	movs	r1, #4
 800a852:	0030      	movs	r0, r6
 800a854:	f000 fdbc 	bl	800b3d0 <_calloc_r>
 800a858:	69f3      	ldr	r3, [r6, #28]
 800a85a:	60e8      	str	r0, [r5, #12]
 800a85c:	68db      	ldr	r3, [r3, #12]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d1e1      	bne.n	800a826 <_Balloc+0x32>
 800a862:	2000      	movs	r0, #0
 800a864:	bd70      	pop	{r4, r5, r6, pc}
 800a866:	6802      	ldr	r2, [r0, #0]
 800a868:	601a      	str	r2, [r3, #0]
 800a86a:	2300      	movs	r3, #0
 800a86c:	6103      	str	r3, [r0, #16]
 800a86e:	60c3      	str	r3, [r0, #12]
 800a870:	e7f8      	b.n	800a864 <_Balloc+0x70>
 800a872:	46c0      	nop			@ (mov r8, r8)
 800a874:	0800ea75 	.word	0x0800ea75
 800a878:	0800eaf5 	.word	0x0800eaf5

0800a87c <_Bfree>:
 800a87c:	b570      	push	{r4, r5, r6, lr}
 800a87e:	69c6      	ldr	r6, [r0, #28]
 800a880:	0005      	movs	r5, r0
 800a882:	000c      	movs	r4, r1
 800a884:	2e00      	cmp	r6, #0
 800a886:	d10e      	bne.n	800a8a6 <_Bfree+0x2a>
 800a888:	2010      	movs	r0, #16
 800a88a:	f7ff fef7 	bl	800a67c <malloc>
 800a88e:	1e02      	subs	r2, r0, #0
 800a890:	61e8      	str	r0, [r5, #28]
 800a892:	d104      	bne.n	800a89e <_Bfree+0x22>
 800a894:	218f      	movs	r1, #143	@ 0x8f
 800a896:	4b09      	ldr	r3, [pc, #36]	@ (800a8bc <_Bfree+0x40>)
 800a898:	4809      	ldr	r0, [pc, #36]	@ (800a8c0 <_Bfree+0x44>)
 800a89a:	f000 fd7b 	bl	800b394 <__assert_func>
 800a89e:	6046      	str	r6, [r0, #4]
 800a8a0:	6086      	str	r6, [r0, #8]
 800a8a2:	6006      	str	r6, [r0, #0]
 800a8a4:	60c6      	str	r6, [r0, #12]
 800a8a6:	2c00      	cmp	r4, #0
 800a8a8:	d007      	beq.n	800a8ba <_Bfree+0x3e>
 800a8aa:	69eb      	ldr	r3, [r5, #28]
 800a8ac:	6862      	ldr	r2, [r4, #4]
 800a8ae:	68db      	ldr	r3, [r3, #12]
 800a8b0:	0092      	lsls	r2, r2, #2
 800a8b2:	189b      	adds	r3, r3, r2
 800a8b4:	681a      	ldr	r2, [r3, #0]
 800a8b6:	6022      	str	r2, [r4, #0]
 800a8b8:	601c      	str	r4, [r3, #0]
 800a8ba:	bd70      	pop	{r4, r5, r6, pc}
 800a8bc:	0800ea75 	.word	0x0800ea75
 800a8c0:	0800eaf5 	.word	0x0800eaf5

0800a8c4 <__multadd>:
 800a8c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a8c6:	000f      	movs	r7, r1
 800a8c8:	9001      	str	r0, [sp, #4]
 800a8ca:	000c      	movs	r4, r1
 800a8cc:	001e      	movs	r6, r3
 800a8ce:	2000      	movs	r0, #0
 800a8d0:	690d      	ldr	r5, [r1, #16]
 800a8d2:	3714      	adds	r7, #20
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	3001      	adds	r0, #1
 800a8d8:	b299      	uxth	r1, r3
 800a8da:	4351      	muls	r1, r2
 800a8dc:	0c1b      	lsrs	r3, r3, #16
 800a8de:	4353      	muls	r3, r2
 800a8e0:	1989      	adds	r1, r1, r6
 800a8e2:	0c0e      	lsrs	r6, r1, #16
 800a8e4:	199b      	adds	r3, r3, r6
 800a8e6:	0c1e      	lsrs	r6, r3, #16
 800a8e8:	b289      	uxth	r1, r1
 800a8ea:	041b      	lsls	r3, r3, #16
 800a8ec:	185b      	adds	r3, r3, r1
 800a8ee:	c708      	stmia	r7!, {r3}
 800a8f0:	4285      	cmp	r5, r0
 800a8f2:	dcef      	bgt.n	800a8d4 <__multadd+0x10>
 800a8f4:	2e00      	cmp	r6, #0
 800a8f6:	d022      	beq.n	800a93e <__multadd+0x7a>
 800a8f8:	68a3      	ldr	r3, [r4, #8]
 800a8fa:	42ab      	cmp	r3, r5
 800a8fc:	dc19      	bgt.n	800a932 <__multadd+0x6e>
 800a8fe:	6861      	ldr	r1, [r4, #4]
 800a900:	9801      	ldr	r0, [sp, #4]
 800a902:	3101      	adds	r1, #1
 800a904:	f7ff ff76 	bl	800a7f4 <_Balloc>
 800a908:	1e07      	subs	r7, r0, #0
 800a90a:	d105      	bne.n	800a918 <__multadd+0x54>
 800a90c:	003a      	movs	r2, r7
 800a90e:	21ba      	movs	r1, #186	@ 0xba
 800a910:	4b0c      	ldr	r3, [pc, #48]	@ (800a944 <__multadd+0x80>)
 800a912:	480d      	ldr	r0, [pc, #52]	@ (800a948 <__multadd+0x84>)
 800a914:	f000 fd3e 	bl	800b394 <__assert_func>
 800a918:	0021      	movs	r1, r4
 800a91a:	6922      	ldr	r2, [r4, #16]
 800a91c:	310c      	adds	r1, #12
 800a91e:	3202      	adds	r2, #2
 800a920:	0092      	lsls	r2, r2, #2
 800a922:	300c      	adds	r0, #12
 800a924:	f7fe ffe2 	bl	80098ec <memcpy>
 800a928:	0021      	movs	r1, r4
 800a92a:	9801      	ldr	r0, [sp, #4]
 800a92c:	f7ff ffa6 	bl	800a87c <_Bfree>
 800a930:	003c      	movs	r4, r7
 800a932:	1d2b      	adds	r3, r5, #4
 800a934:	009b      	lsls	r3, r3, #2
 800a936:	18e3      	adds	r3, r4, r3
 800a938:	3501      	adds	r5, #1
 800a93a:	605e      	str	r6, [r3, #4]
 800a93c:	6125      	str	r5, [r4, #16]
 800a93e:	0020      	movs	r0, r4
 800a940:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a942:	46c0      	nop			@ (mov r8, r8)
 800a944:	0800eae4 	.word	0x0800eae4
 800a948:	0800eaf5 	.word	0x0800eaf5

0800a94c <__hi0bits>:
 800a94c:	2280      	movs	r2, #128	@ 0x80
 800a94e:	0003      	movs	r3, r0
 800a950:	0252      	lsls	r2, r2, #9
 800a952:	2000      	movs	r0, #0
 800a954:	4293      	cmp	r3, r2
 800a956:	d201      	bcs.n	800a95c <__hi0bits+0x10>
 800a958:	041b      	lsls	r3, r3, #16
 800a95a:	3010      	adds	r0, #16
 800a95c:	2280      	movs	r2, #128	@ 0x80
 800a95e:	0452      	lsls	r2, r2, #17
 800a960:	4293      	cmp	r3, r2
 800a962:	d201      	bcs.n	800a968 <__hi0bits+0x1c>
 800a964:	3008      	adds	r0, #8
 800a966:	021b      	lsls	r3, r3, #8
 800a968:	2280      	movs	r2, #128	@ 0x80
 800a96a:	0552      	lsls	r2, r2, #21
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d201      	bcs.n	800a974 <__hi0bits+0x28>
 800a970:	3004      	adds	r0, #4
 800a972:	011b      	lsls	r3, r3, #4
 800a974:	2280      	movs	r2, #128	@ 0x80
 800a976:	05d2      	lsls	r2, r2, #23
 800a978:	4293      	cmp	r3, r2
 800a97a:	d201      	bcs.n	800a980 <__hi0bits+0x34>
 800a97c:	3002      	adds	r0, #2
 800a97e:	009b      	lsls	r3, r3, #2
 800a980:	2b00      	cmp	r3, #0
 800a982:	db03      	blt.n	800a98c <__hi0bits+0x40>
 800a984:	3001      	adds	r0, #1
 800a986:	4213      	tst	r3, r2
 800a988:	d100      	bne.n	800a98c <__hi0bits+0x40>
 800a98a:	2020      	movs	r0, #32
 800a98c:	4770      	bx	lr

0800a98e <__lo0bits>:
 800a98e:	6803      	ldr	r3, [r0, #0]
 800a990:	0001      	movs	r1, r0
 800a992:	2207      	movs	r2, #7
 800a994:	0018      	movs	r0, r3
 800a996:	4010      	ands	r0, r2
 800a998:	4213      	tst	r3, r2
 800a99a:	d00d      	beq.n	800a9b8 <__lo0bits+0x2a>
 800a99c:	3a06      	subs	r2, #6
 800a99e:	2000      	movs	r0, #0
 800a9a0:	4213      	tst	r3, r2
 800a9a2:	d105      	bne.n	800a9b0 <__lo0bits+0x22>
 800a9a4:	3002      	adds	r0, #2
 800a9a6:	4203      	tst	r3, r0
 800a9a8:	d003      	beq.n	800a9b2 <__lo0bits+0x24>
 800a9aa:	40d3      	lsrs	r3, r2
 800a9ac:	0010      	movs	r0, r2
 800a9ae:	600b      	str	r3, [r1, #0]
 800a9b0:	4770      	bx	lr
 800a9b2:	089b      	lsrs	r3, r3, #2
 800a9b4:	600b      	str	r3, [r1, #0]
 800a9b6:	e7fb      	b.n	800a9b0 <__lo0bits+0x22>
 800a9b8:	b29a      	uxth	r2, r3
 800a9ba:	2a00      	cmp	r2, #0
 800a9bc:	d101      	bne.n	800a9c2 <__lo0bits+0x34>
 800a9be:	2010      	movs	r0, #16
 800a9c0:	0c1b      	lsrs	r3, r3, #16
 800a9c2:	b2da      	uxtb	r2, r3
 800a9c4:	2a00      	cmp	r2, #0
 800a9c6:	d101      	bne.n	800a9cc <__lo0bits+0x3e>
 800a9c8:	3008      	adds	r0, #8
 800a9ca:	0a1b      	lsrs	r3, r3, #8
 800a9cc:	071a      	lsls	r2, r3, #28
 800a9ce:	d101      	bne.n	800a9d4 <__lo0bits+0x46>
 800a9d0:	3004      	adds	r0, #4
 800a9d2:	091b      	lsrs	r3, r3, #4
 800a9d4:	079a      	lsls	r2, r3, #30
 800a9d6:	d101      	bne.n	800a9dc <__lo0bits+0x4e>
 800a9d8:	3002      	adds	r0, #2
 800a9da:	089b      	lsrs	r3, r3, #2
 800a9dc:	07da      	lsls	r2, r3, #31
 800a9de:	d4e9      	bmi.n	800a9b4 <__lo0bits+0x26>
 800a9e0:	3001      	adds	r0, #1
 800a9e2:	085b      	lsrs	r3, r3, #1
 800a9e4:	d1e6      	bne.n	800a9b4 <__lo0bits+0x26>
 800a9e6:	2020      	movs	r0, #32
 800a9e8:	e7e2      	b.n	800a9b0 <__lo0bits+0x22>
	...

0800a9ec <__i2b>:
 800a9ec:	b510      	push	{r4, lr}
 800a9ee:	000c      	movs	r4, r1
 800a9f0:	2101      	movs	r1, #1
 800a9f2:	f7ff feff 	bl	800a7f4 <_Balloc>
 800a9f6:	2800      	cmp	r0, #0
 800a9f8:	d107      	bne.n	800aa0a <__i2b+0x1e>
 800a9fa:	2146      	movs	r1, #70	@ 0x46
 800a9fc:	4c05      	ldr	r4, [pc, #20]	@ (800aa14 <__i2b+0x28>)
 800a9fe:	0002      	movs	r2, r0
 800aa00:	4b05      	ldr	r3, [pc, #20]	@ (800aa18 <__i2b+0x2c>)
 800aa02:	0020      	movs	r0, r4
 800aa04:	31ff      	adds	r1, #255	@ 0xff
 800aa06:	f000 fcc5 	bl	800b394 <__assert_func>
 800aa0a:	2301      	movs	r3, #1
 800aa0c:	6144      	str	r4, [r0, #20]
 800aa0e:	6103      	str	r3, [r0, #16]
 800aa10:	bd10      	pop	{r4, pc}
 800aa12:	46c0      	nop			@ (mov r8, r8)
 800aa14:	0800eaf5 	.word	0x0800eaf5
 800aa18:	0800eae4 	.word	0x0800eae4

0800aa1c <__multiply>:
 800aa1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa1e:	0014      	movs	r4, r2
 800aa20:	690a      	ldr	r2, [r1, #16]
 800aa22:	6923      	ldr	r3, [r4, #16]
 800aa24:	000d      	movs	r5, r1
 800aa26:	b089      	sub	sp, #36	@ 0x24
 800aa28:	429a      	cmp	r2, r3
 800aa2a:	db02      	blt.n	800aa32 <__multiply+0x16>
 800aa2c:	0023      	movs	r3, r4
 800aa2e:	000c      	movs	r4, r1
 800aa30:	001d      	movs	r5, r3
 800aa32:	6927      	ldr	r7, [r4, #16]
 800aa34:	692e      	ldr	r6, [r5, #16]
 800aa36:	6861      	ldr	r1, [r4, #4]
 800aa38:	19bb      	adds	r3, r7, r6
 800aa3a:	9300      	str	r3, [sp, #0]
 800aa3c:	68a3      	ldr	r3, [r4, #8]
 800aa3e:	19ba      	adds	r2, r7, r6
 800aa40:	4293      	cmp	r3, r2
 800aa42:	da00      	bge.n	800aa46 <__multiply+0x2a>
 800aa44:	3101      	adds	r1, #1
 800aa46:	f7ff fed5 	bl	800a7f4 <_Balloc>
 800aa4a:	4684      	mov	ip, r0
 800aa4c:	2800      	cmp	r0, #0
 800aa4e:	d106      	bne.n	800aa5e <__multiply+0x42>
 800aa50:	21b1      	movs	r1, #177	@ 0xb1
 800aa52:	4662      	mov	r2, ip
 800aa54:	4b44      	ldr	r3, [pc, #272]	@ (800ab68 <__multiply+0x14c>)
 800aa56:	4845      	ldr	r0, [pc, #276]	@ (800ab6c <__multiply+0x150>)
 800aa58:	0049      	lsls	r1, r1, #1
 800aa5a:	f000 fc9b 	bl	800b394 <__assert_func>
 800aa5e:	0002      	movs	r2, r0
 800aa60:	19bb      	adds	r3, r7, r6
 800aa62:	3214      	adds	r2, #20
 800aa64:	009b      	lsls	r3, r3, #2
 800aa66:	18d3      	adds	r3, r2, r3
 800aa68:	9301      	str	r3, [sp, #4]
 800aa6a:	2100      	movs	r1, #0
 800aa6c:	0013      	movs	r3, r2
 800aa6e:	9801      	ldr	r0, [sp, #4]
 800aa70:	4283      	cmp	r3, r0
 800aa72:	d328      	bcc.n	800aac6 <__multiply+0xaa>
 800aa74:	0023      	movs	r3, r4
 800aa76:	00bf      	lsls	r7, r7, #2
 800aa78:	3314      	adds	r3, #20
 800aa7a:	9304      	str	r3, [sp, #16]
 800aa7c:	3514      	adds	r5, #20
 800aa7e:	19db      	adds	r3, r3, r7
 800aa80:	00b6      	lsls	r6, r6, #2
 800aa82:	9302      	str	r3, [sp, #8]
 800aa84:	19ab      	adds	r3, r5, r6
 800aa86:	9307      	str	r3, [sp, #28]
 800aa88:	2304      	movs	r3, #4
 800aa8a:	9305      	str	r3, [sp, #20]
 800aa8c:	0023      	movs	r3, r4
 800aa8e:	9902      	ldr	r1, [sp, #8]
 800aa90:	3315      	adds	r3, #21
 800aa92:	4299      	cmp	r1, r3
 800aa94:	d305      	bcc.n	800aaa2 <__multiply+0x86>
 800aa96:	1b0c      	subs	r4, r1, r4
 800aa98:	3c15      	subs	r4, #21
 800aa9a:	08a4      	lsrs	r4, r4, #2
 800aa9c:	3401      	adds	r4, #1
 800aa9e:	00a3      	lsls	r3, r4, #2
 800aaa0:	9305      	str	r3, [sp, #20]
 800aaa2:	9b07      	ldr	r3, [sp, #28]
 800aaa4:	429d      	cmp	r5, r3
 800aaa6:	d310      	bcc.n	800aaca <__multiply+0xae>
 800aaa8:	9b00      	ldr	r3, [sp, #0]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	dd05      	ble.n	800aaba <__multiply+0x9e>
 800aaae:	9b01      	ldr	r3, [sp, #4]
 800aab0:	3b04      	subs	r3, #4
 800aab2:	9301      	str	r3, [sp, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d052      	beq.n	800ab60 <__multiply+0x144>
 800aaba:	4663      	mov	r3, ip
 800aabc:	4660      	mov	r0, ip
 800aabe:	9a00      	ldr	r2, [sp, #0]
 800aac0:	611a      	str	r2, [r3, #16]
 800aac2:	b009      	add	sp, #36	@ 0x24
 800aac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aac6:	c302      	stmia	r3!, {r1}
 800aac8:	e7d1      	b.n	800aa6e <__multiply+0x52>
 800aaca:	682c      	ldr	r4, [r5, #0]
 800aacc:	b2a4      	uxth	r4, r4
 800aace:	2c00      	cmp	r4, #0
 800aad0:	d01f      	beq.n	800ab12 <__multiply+0xf6>
 800aad2:	2300      	movs	r3, #0
 800aad4:	0017      	movs	r7, r2
 800aad6:	9e04      	ldr	r6, [sp, #16]
 800aad8:	9303      	str	r3, [sp, #12]
 800aada:	ce08      	ldmia	r6!, {r3}
 800aadc:	6839      	ldr	r1, [r7, #0]
 800aade:	9306      	str	r3, [sp, #24]
 800aae0:	466b      	mov	r3, sp
 800aae2:	8b1b      	ldrh	r3, [r3, #24]
 800aae4:	b288      	uxth	r0, r1
 800aae6:	4363      	muls	r3, r4
 800aae8:	181b      	adds	r3, r3, r0
 800aaea:	9803      	ldr	r0, [sp, #12]
 800aaec:	0c09      	lsrs	r1, r1, #16
 800aaee:	181b      	adds	r3, r3, r0
 800aaf0:	9806      	ldr	r0, [sp, #24]
 800aaf2:	0c00      	lsrs	r0, r0, #16
 800aaf4:	4360      	muls	r0, r4
 800aaf6:	1840      	adds	r0, r0, r1
 800aaf8:	0c19      	lsrs	r1, r3, #16
 800aafa:	1841      	adds	r1, r0, r1
 800aafc:	0c08      	lsrs	r0, r1, #16
 800aafe:	b29b      	uxth	r3, r3
 800ab00:	0409      	lsls	r1, r1, #16
 800ab02:	4319      	orrs	r1, r3
 800ab04:	9b02      	ldr	r3, [sp, #8]
 800ab06:	9003      	str	r0, [sp, #12]
 800ab08:	c702      	stmia	r7!, {r1}
 800ab0a:	42b3      	cmp	r3, r6
 800ab0c:	d8e5      	bhi.n	800aada <__multiply+0xbe>
 800ab0e:	9b05      	ldr	r3, [sp, #20]
 800ab10:	50d0      	str	r0, [r2, r3]
 800ab12:	682c      	ldr	r4, [r5, #0]
 800ab14:	0c24      	lsrs	r4, r4, #16
 800ab16:	d020      	beq.n	800ab5a <__multiply+0x13e>
 800ab18:	2100      	movs	r1, #0
 800ab1a:	0010      	movs	r0, r2
 800ab1c:	6813      	ldr	r3, [r2, #0]
 800ab1e:	9e04      	ldr	r6, [sp, #16]
 800ab20:	9103      	str	r1, [sp, #12]
 800ab22:	6831      	ldr	r1, [r6, #0]
 800ab24:	6807      	ldr	r7, [r0, #0]
 800ab26:	b289      	uxth	r1, r1
 800ab28:	4361      	muls	r1, r4
 800ab2a:	0c3f      	lsrs	r7, r7, #16
 800ab2c:	19c9      	adds	r1, r1, r7
 800ab2e:	9f03      	ldr	r7, [sp, #12]
 800ab30:	b29b      	uxth	r3, r3
 800ab32:	19c9      	adds	r1, r1, r7
 800ab34:	040f      	lsls	r7, r1, #16
 800ab36:	431f      	orrs	r7, r3
 800ab38:	6007      	str	r7, [r0, #0]
 800ab3a:	ce80      	ldmia	r6!, {r7}
 800ab3c:	6843      	ldr	r3, [r0, #4]
 800ab3e:	0c3f      	lsrs	r7, r7, #16
 800ab40:	4367      	muls	r7, r4
 800ab42:	b29b      	uxth	r3, r3
 800ab44:	0c09      	lsrs	r1, r1, #16
 800ab46:	18fb      	adds	r3, r7, r3
 800ab48:	185b      	adds	r3, r3, r1
 800ab4a:	0c19      	lsrs	r1, r3, #16
 800ab4c:	9103      	str	r1, [sp, #12]
 800ab4e:	9902      	ldr	r1, [sp, #8]
 800ab50:	3004      	adds	r0, #4
 800ab52:	42b1      	cmp	r1, r6
 800ab54:	d8e5      	bhi.n	800ab22 <__multiply+0x106>
 800ab56:	9905      	ldr	r1, [sp, #20]
 800ab58:	5053      	str	r3, [r2, r1]
 800ab5a:	3504      	adds	r5, #4
 800ab5c:	3204      	adds	r2, #4
 800ab5e:	e7a0      	b.n	800aaa2 <__multiply+0x86>
 800ab60:	9b00      	ldr	r3, [sp, #0]
 800ab62:	3b01      	subs	r3, #1
 800ab64:	9300      	str	r3, [sp, #0]
 800ab66:	e79f      	b.n	800aaa8 <__multiply+0x8c>
 800ab68:	0800eae4 	.word	0x0800eae4
 800ab6c:	0800eaf5 	.word	0x0800eaf5

0800ab70 <__pow5mult>:
 800ab70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab72:	2303      	movs	r3, #3
 800ab74:	0015      	movs	r5, r2
 800ab76:	0007      	movs	r7, r0
 800ab78:	000e      	movs	r6, r1
 800ab7a:	401a      	ands	r2, r3
 800ab7c:	421d      	tst	r5, r3
 800ab7e:	d008      	beq.n	800ab92 <__pow5mult+0x22>
 800ab80:	4925      	ldr	r1, [pc, #148]	@ (800ac18 <__pow5mult+0xa8>)
 800ab82:	3a01      	subs	r2, #1
 800ab84:	0092      	lsls	r2, r2, #2
 800ab86:	5852      	ldr	r2, [r2, r1]
 800ab88:	2300      	movs	r3, #0
 800ab8a:	0031      	movs	r1, r6
 800ab8c:	f7ff fe9a 	bl	800a8c4 <__multadd>
 800ab90:	0006      	movs	r6, r0
 800ab92:	10ad      	asrs	r5, r5, #2
 800ab94:	d03d      	beq.n	800ac12 <__pow5mult+0xa2>
 800ab96:	69fc      	ldr	r4, [r7, #28]
 800ab98:	2c00      	cmp	r4, #0
 800ab9a:	d10f      	bne.n	800abbc <__pow5mult+0x4c>
 800ab9c:	2010      	movs	r0, #16
 800ab9e:	f7ff fd6d 	bl	800a67c <malloc>
 800aba2:	1e02      	subs	r2, r0, #0
 800aba4:	61f8      	str	r0, [r7, #28]
 800aba6:	d105      	bne.n	800abb4 <__pow5mult+0x44>
 800aba8:	21b4      	movs	r1, #180	@ 0xb4
 800abaa:	4b1c      	ldr	r3, [pc, #112]	@ (800ac1c <__pow5mult+0xac>)
 800abac:	481c      	ldr	r0, [pc, #112]	@ (800ac20 <__pow5mult+0xb0>)
 800abae:	31ff      	adds	r1, #255	@ 0xff
 800abb0:	f000 fbf0 	bl	800b394 <__assert_func>
 800abb4:	6044      	str	r4, [r0, #4]
 800abb6:	6084      	str	r4, [r0, #8]
 800abb8:	6004      	str	r4, [r0, #0]
 800abba:	60c4      	str	r4, [r0, #12]
 800abbc:	69fb      	ldr	r3, [r7, #28]
 800abbe:	689c      	ldr	r4, [r3, #8]
 800abc0:	9301      	str	r3, [sp, #4]
 800abc2:	2c00      	cmp	r4, #0
 800abc4:	d108      	bne.n	800abd8 <__pow5mult+0x68>
 800abc6:	0038      	movs	r0, r7
 800abc8:	4916      	ldr	r1, [pc, #88]	@ (800ac24 <__pow5mult+0xb4>)
 800abca:	f7ff ff0f 	bl	800a9ec <__i2b>
 800abce:	9b01      	ldr	r3, [sp, #4]
 800abd0:	0004      	movs	r4, r0
 800abd2:	6098      	str	r0, [r3, #8]
 800abd4:	2300      	movs	r3, #0
 800abd6:	6003      	str	r3, [r0, #0]
 800abd8:	2301      	movs	r3, #1
 800abda:	421d      	tst	r5, r3
 800abdc:	d00a      	beq.n	800abf4 <__pow5mult+0x84>
 800abde:	0031      	movs	r1, r6
 800abe0:	0022      	movs	r2, r4
 800abe2:	0038      	movs	r0, r7
 800abe4:	f7ff ff1a 	bl	800aa1c <__multiply>
 800abe8:	0031      	movs	r1, r6
 800abea:	9001      	str	r0, [sp, #4]
 800abec:	0038      	movs	r0, r7
 800abee:	f7ff fe45 	bl	800a87c <_Bfree>
 800abf2:	9e01      	ldr	r6, [sp, #4]
 800abf4:	106d      	asrs	r5, r5, #1
 800abf6:	d00c      	beq.n	800ac12 <__pow5mult+0xa2>
 800abf8:	6820      	ldr	r0, [r4, #0]
 800abfa:	2800      	cmp	r0, #0
 800abfc:	d107      	bne.n	800ac0e <__pow5mult+0x9e>
 800abfe:	0022      	movs	r2, r4
 800ac00:	0021      	movs	r1, r4
 800ac02:	0038      	movs	r0, r7
 800ac04:	f7ff ff0a 	bl	800aa1c <__multiply>
 800ac08:	2300      	movs	r3, #0
 800ac0a:	6020      	str	r0, [r4, #0]
 800ac0c:	6003      	str	r3, [r0, #0]
 800ac0e:	0004      	movs	r4, r0
 800ac10:	e7e2      	b.n	800abd8 <__pow5mult+0x68>
 800ac12:	0030      	movs	r0, r6
 800ac14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ac16:	46c0      	nop			@ (mov r8, r8)
 800ac18:	0800f1cc 	.word	0x0800f1cc
 800ac1c:	0800ea75 	.word	0x0800ea75
 800ac20:	0800eaf5 	.word	0x0800eaf5
 800ac24:	00000271 	.word	0x00000271

0800ac28 <__lshift>:
 800ac28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac2a:	000c      	movs	r4, r1
 800ac2c:	0016      	movs	r6, r2
 800ac2e:	6923      	ldr	r3, [r4, #16]
 800ac30:	1157      	asrs	r7, r2, #5
 800ac32:	b085      	sub	sp, #20
 800ac34:	18fb      	adds	r3, r7, r3
 800ac36:	9301      	str	r3, [sp, #4]
 800ac38:	3301      	adds	r3, #1
 800ac3a:	9300      	str	r3, [sp, #0]
 800ac3c:	6849      	ldr	r1, [r1, #4]
 800ac3e:	68a3      	ldr	r3, [r4, #8]
 800ac40:	9002      	str	r0, [sp, #8]
 800ac42:	9a00      	ldr	r2, [sp, #0]
 800ac44:	4293      	cmp	r3, r2
 800ac46:	db10      	blt.n	800ac6a <__lshift+0x42>
 800ac48:	9802      	ldr	r0, [sp, #8]
 800ac4a:	f7ff fdd3 	bl	800a7f4 <_Balloc>
 800ac4e:	2300      	movs	r3, #0
 800ac50:	0001      	movs	r1, r0
 800ac52:	0005      	movs	r5, r0
 800ac54:	001a      	movs	r2, r3
 800ac56:	3114      	adds	r1, #20
 800ac58:	4298      	cmp	r0, r3
 800ac5a:	d10c      	bne.n	800ac76 <__lshift+0x4e>
 800ac5c:	21ef      	movs	r1, #239	@ 0xef
 800ac5e:	002a      	movs	r2, r5
 800ac60:	4b25      	ldr	r3, [pc, #148]	@ (800acf8 <__lshift+0xd0>)
 800ac62:	4826      	ldr	r0, [pc, #152]	@ (800acfc <__lshift+0xd4>)
 800ac64:	0049      	lsls	r1, r1, #1
 800ac66:	f000 fb95 	bl	800b394 <__assert_func>
 800ac6a:	3101      	adds	r1, #1
 800ac6c:	005b      	lsls	r3, r3, #1
 800ac6e:	e7e8      	b.n	800ac42 <__lshift+0x1a>
 800ac70:	0098      	lsls	r0, r3, #2
 800ac72:	500a      	str	r2, [r1, r0]
 800ac74:	3301      	adds	r3, #1
 800ac76:	42bb      	cmp	r3, r7
 800ac78:	dbfa      	blt.n	800ac70 <__lshift+0x48>
 800ac7a:	43fb      	mvns	r3, r7
 800ac7c:	17db      	asrs	r3, r3, #31
 800ac7e:	401f      	ands	r7, r3
 800ac80:	00bf      	lsls	r7, r7, #2
 800ac82:	0023      	movs	r3, r4
 800ac84:	201f      	movs	r0, #31
 800ac86:	19c9      	adds	r1, r1, r7
 800ac88:	0037      	movs	r7, r6
 800ac8a:	6922      	ldr	r2, [r4, #16]
 800ac8c:	3314      	adds	r3, #20
 800ac8e:	0092      	lsls	r2, r2, #2
 800ac90:	189a      	adds	r2, r3, r2
 800ac92:	4007      	ands	r7, r0
 800ac94:	4206      	tst	r6, r0
 800ac96:	d029      	beq.n	800acec <__lshift+0xc4>
 800ac98:	3001      	adds	r0, #1
 800ac9a:	1bc0      	subs	r0, r0, r7
 800ac9c:	9003      	str	r0, [sp, #12]
 800ac9e:	468c      	mov	ip, r1
 800aca0:	2000      	movs	r0, #0
 800aca2:	681e      	ldr	r6, [r3, #0]
 800aca4:	40be      	lsls	r6, r7
 800aca6:	4306      	orrs	r6, r0
 800aca8:	4660      	mov	r0, ip
 800acaa:	c040      	stmia	r0!, {r6}
 800acac:	4684      	mov	ip, r0
 800acae:	9e03      	ldr	r6, [sp, #12]
 800acb0:	cb01      	ldmia	r3!, {r0}
 800acb2:	40f0      	lsrs	r0, r6
 800acb4:	429a      	cmp	r2, r3
 800acb6:	d8f4      	bhi.n	800aca2 <__lshift+0x7a>
 800acb8:	0026      	movs	r6, r4
 800acba:	3615      	adds	r6, #21
 800acbc:	2304      	movs	r3, #4
 800acbe:	42b2      	cmp	r2, r6
 800acc0:	d304      	bcc.n	800accc <__lshift+0xa4>
 800acc2:	1b13      	subs	r3, r2, r4
 800acc4:	3b15      	subs	r3, #21
 800acc6:	089b      	lsrs	r3, r3, #2
 800acc8:	3301      	adds	r3, #1
 800acca:	009b      	lsls	r3, r3, #2
 800accc:	50c8      	str	r0, [r1, r3]
 800acce:	2800      	cmp	r0, #0
 800acd0:	d002      	beq.n	800acd8 <__lshift+0xb0>
 800acd2:	9b01      	ldr	r3, [sp, #4]
 800acd4:	3302      	adds	r3, #2
 800acd6:	9300      	str	r3, [sp, #0]
 800acd8:	9b00      	ldr	r3, [sp, #0]
 800acda:	9802      	ldr	r0, [sp, #8]
 800acdc:	3b01      	subs	r3, #1
 800acde:	0021      	movs	r1, r4
 800ace0:	612b      	str	r3, [r5, #16]
 800ace2:	f7ff fdcb 	bl	800a87c <_Bfree>
 800ace6:	0028      	movs	r0, r5
 800ace8:	b005      	add	sp, #20
 800acea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acec:	cb01      	ldmia	r3!, {r0}
 800acee:	c101      	stmia	r1!, {r0}
 800acf0:	429a      	cmp	r2, r3
 800acf2:	d8fb      	bhi.n	800acec <__lshift+0xc4>
 800acf4:	e7f0      	b.n	800acd8 <__lshift+0xb0>
 800acf6:	46c0      	nop			@ (mov r8, r8)
 800acf8:	0800eae4 	.word	0x0800eae4
 800acfc:	0800eaf5 	.word	0x0800eaf5

0800ad00 <__mcmp>:
 800ad00:	b530      	push	{r4, r5, lr}
 800ad02:	690b      	ldr	r3, [r1, #16]
 800ad04:	6904      	ldr	r4, [r0, #16]
 800ad06:	0002      	movs	r2, r0
 800ad08:	1ae0      	subs	r0, r4, r3
 800ad0a:	429c      	cmp	r4, r3
 800ad0c:	d10f      	bne.n	800ad2e <__mcmp+0x2e>
 800ad0e:	3214      	adds	r2, #20
 800ad10:	009b      	lsls	r3, r3, #2
 800ad12:	3114      	adds	r1, #20
 800ad14:	0014      	movs	r4, r2
 800ad16:	18c9      	adds	r1, r1, r3
 800ad18:	18d2      	adds	r2, r2, r3
 800ad1a:	3a04      	subs	r2, #4
 800ad1c:	3904      	subs	r1, #4
 800ad1e:	6815      	ldr	r5, [r2, #0]
 800ad20:	680b      	ldr	r3, [r1, #0]
 800ad22:	429d      	cmp	r5, r3
 800ad24:	d004      	beq.n	800ad30 <__mcmp+0x30>
 800ad26:	2001      	movs	r0, #1
 800ad28:	429d      	cmp	r5, r3
 800ad2a:	d200      	bcs.n	800ad2e <__mcmp+0x2e>
 800ad2c:	3802      	subs	r0, #2
 800ad2e:	bd30      	pop	{r4, r5, pc}
 800ad30:	4294      	cmp	r4, r2
 800ad32:	d3f2      	bcc.n	800ad1a <__mcmp+0x1a>
 800ad34:	e7fb      	b.n	800ad2e <__mcmp+0x2e>
	...

0800ad38 <__mdiff>:
 800ad38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad3a:	000c      	movs	r4, r1
 800ad3c:	b087      	sub	sp, #28
 800ad3e:	9000      	str	r0, [sp, #0]
 800ad40:	0011      	movs	r1, r2
 800ad42:	0020      	movs	r0, r4
 800ad44:	0017      	movs	r7, r2
 800ad46:	f7ff ffdb 	bl	800ad00 <__mcmp>
 800ad4a:	1e05      	subs	r5, r0, #0
 800ad4c:	d110      	bne.n	800ad70 <__mdiff+0x38>
 800ad4e:	0001      	movs	r1, r0
 800ad50:	9800      	ldr	r0, [sp, #0]
 800ad52:	f7ff fd4f 	bl	800a7f4 <_Balloc>
 800ad56:	1e02      	subs	r2, r0, #0
 800ad58:	d104      	bne.n	800ad64 <__mdiff+0x2c>
 800ad5a:	4b40      	ldr	r3, [pc, #256]	@ (800ae5c <__mdiff+0x124>)
 800ad5c:	4840      	ldr	r0, [pc, #256]	@ (800ae60 <__mdiff+0x128>)
 800ad5e:	4941      	ldr	r1, [pc, #260]	@ (800ae64 <__mdiff+0x12c>)
 800ad60:	f000 fb18 	bl	800b394 <__assert_func>
 800ad64:	2301      	movs	r3, #1
 800ad66:	6145      	str	r5, [r0, #20]
 800ad68:	6103      	str	r3, [r0, #16]
 800ad6a:	0010      	movs	r0, r2
 800ad6c:	b007      	add	sp, #28
 800ad6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad70:	2600      	movs	r6, #0
 800ad72:	42b0      	cmp	r0, r6
 800ad74:	da03      	bge.n	800ad7e <__mdiff+0x46>
 800ad76:	0023      	movs	r3, r4
 800ad78:	003c      	movs	r4, r7
 800ad7a:	001f      	movs	r7, r3
 800ad7c:	3601      	adds	r6, #1
 800ad7e:	6861      	ldr	r1, [r4, #4]
 800ad80:	9800      	ldr	r0, [sp, #0]
 800ad82:	f7ff fd37 	bl	800a7f4 <_Balloc>
 800ad86:	1e02      	subs	r2, r0, #0
 800ad88:	d103      	bne.n	800ad92 <__mdiff+0x5a>
 800ad8a:	4b34      	ldr	r3, [pc, #208]	@ (800ae5c <__mdiff+0x124>)
 800ad8c:	4834      	ldr	r0, [pc, #208]	@ (800ae60 <__mdiff+0x128>)
 800ad8e:	4936      	ldr	r1, [pc, #216]	@ (800ae68 <__mdiff+0x130>)
 800ad90:	e7e6      	b.n	800ad60 <__mdiff+0x28>
 800ad92:	6923      	ldr	r3, [r4, #16]
 800ad94:	3414      	adds	r4, #20
 800ad96:	9300      	str	r3, [sp, #0]
 800ad98:	009b      	lsls	r3, r3, #2
 800ad9a:	18e3      	adds	r3, r4, r3
 800ad9c:	0021      	movs	r1, r4
 800ad9e:	9401      	str	r4, [sp, #4]
 800ada0:	003c      	movs	r4, r7
 800ada2:	9302      	str	r3, [sp, #8]
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	3414      	adds	r4, #20
 800ada8:	009b      	lsls	r3, r3, #2
 800adaa:	18e3      	adds	r3, r4, r3
 800adac:	9303      	str	r3, [sp, #12]
 800adae:	0003      	movs	r3, r0
 800adb0:	60c6      	str	r6, [r0, #12]
 800adb2:	468c      	mov	ip, r1
 800adb4:	2000      	movs	r0, #0
 800adb6:	3314      	adds	r3, #20
 800adb8:	9304      	str	r3, [sp, #16]
 800adba:	9305      	str	r3, [sp, #20]
 800adbc:	4663      	mov	r3, ip
 800adbe:	cb20      	ldmia	r3!, {r5}
 800adc0:	b2a9      	uxth	r1, r5
 800adc2:	000e      	movs	r6, r1
 800adc4:	469c      	mov	ip, r3
 800adc6:	cc08      	ldmia	r4!, {r3}
 800adc8:	0c2d      	lsrs	r5, r5, #16
 800adca:	b299      	uxth	r1, r3
 800adcc:	1a71      	subs	r1, r6, r1
 800adce:	1809      	adds	r1, r1, r0
 800add0:	0c1b      	lsrs	r3, r3, #16
 800add2:	1408      	asrs	r0, r1, #16
 800add4:	1aeb      	subs	r3, r5, r3
 800add6:	181b      	adds	r3, r3, r0
 800add8:	1418      	asrs	r0, r3, #16
 800adda:	b289      	uxth	r1, r1
 800addc:	041b      	lsls	r3, r3, #16
 800adde:	4319      	orrs	r1, r3
 800ade0:	9b05      	ldr	r3, [sp, #20]
 800ade2:	c302      	stmia	r3!, {r1}
 800ade4:	9305      	str	r3, [sp, #20]
 800ade6:	9b03      	ldr	r3, [sp, #12]
 800ade8:	42a3      	cmp	r3, r4
 800adea:	d8e7      	bhi.n	800adbc <__mdiff+0x84>
 800adec:	0039      	movs	r1, r7
 800adee:	9c03      	ldr	r4, [sp, #12]
 800adf0:	3115      	adds	r1, #21
 800adf2:	2304      	movs	r3, #4
 800adf4:	428c      	cmp	r4, r1
 800adf6:	d304      	bcc.n	800ae02 <__mdiff+0xca>
 800adf8:	1be3      	subs	r3, r4, r7
 800adfa:	3b15      	subs	r3, #21
 800adfc:	089b      	lsrs	r3, r3, #2
 800adfe:	3301      	adds	r3, #1
 800ae00:	009b      	lsls	r3, r3, #2
 800ae02:	9901      	ldr	r1, [sp, #4]
 800ae04:	18cd      	adds	r5, r1, r3
 800ae06:	9904      	ldr	r1, [sp, #16]
 800ae08:	002e      	movs	r6, r5
 800ae0a:	18cb      	adds	r3, r1, r3
 800ae0c:	001f      	movs	r7, r3
 800ae0e:	9902      	ldr	r1, [sp, #8]
 800ae10:	428e      	cmp	r6, r1
 800ae12:	d311      	bcc.n	800ae38 <__mdiff+0x100>
 800ae14:	9c02      	ldr	r4, [sp, #8]
 800ae16:	1ee9      	subs	r1, r5, #3
 800ae18:	2000      	movs	r0, #0
 800ae1a:	428c      	cmp	r4, r1
 800ae1c:	d304      	bcc.n	800ae28 <__mdiff+0xf0>
 800ae1e:	0021      	movs	r1, r4
 800ae20:	3103      	adds	r1, #3
 800ae22:	1b49      	subs	r1, r1, r5
 800ae24:	0889      	lsrs	r1, r1, #2
 800ae26:	0088      	lsls	r0, r1, #2
 800ae28:	181b      	adds	r3, r3, r0
 800ae2a:	3b04      	subs	r3, #4
 800ae2c:	6819      	ldr	r1, [r3, #0]
 800ae2e:	2900      	cmp	r1, #0
 800ae30:	d010      	beq.n	800ae54 <__mdiff+0x11c>
 800ae32:	9b00      	ldr	r3, [sp, #0]
 800ae34:	6113      	str	r3, [r2, #16]
 800ae36:	e798      	b.n	800ad6a <__mdiff+0x32>
 800ae38:	4684      	mov	ip, r0
 800ae3a:	ce02      	ldmia	r6!, {r1}
 800ae3c:	b288      	uxth	r0, r1
 800ae3e:	4460      	add	r0, ip
 800ae40:	1400      	asrs	r0, r0, #16
 800ae42:	0c0c      	lsrs	r4, r1, #16
 800ae44:	1904      	adds	r4, r0, r4
 800ae46:	4461      	add	r1, ip
 800ae48:	1420      	asrs	r0, r4, #16
 800ae4a:	b289      	uxth	r1, r1
 800ae4c:	0424      	lsls	r4, r4, #16
 800ae4e:	4321      	orrs	r1, r4
 800ae50:	c702      	stmia	r7!, {r1}
 800ae52:	e7dc      	b.n	800ae0e <__mdiff+0xd6>
 800ae54:	9900      	ldr	r1, [sp, #0]
 800ae56:	3901      	subs	r1, #1
 800ae58:	9100      	str	r1, [sp, #0]
 800ae5a:	e7e6      	b.n	800ae2a <__mdiff+0xf2>
 800ae5c:	0800eae4 	.word	0x0800eae4
 800ae60:	0800eaf5 	.word	0x0800eaf5
 800ae64:	00000237 	.word	0x00000237
 800ae68:	00000245 	.word	0x00000245

0800ae6c <__d2b>:
 800ae6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae6e:	2101      	movs	r1, #1
 800ae70:	0016      	movs	r6, r2
 800ae72:	001f      	movs	r7, r3
 800ae74:	f7ff fcbe 	bl	800a7f4 <_Balloc>
 800ae78:	1e04      	subs	r4, r0, #0
 800ae7a:	d105      	bne.n	800ae88 <__d2b+0x1c>
 800ae7c:	0022      	movs	r2, r4
 800ae7e:	4b25      	ldr	r3, [pc, #148]	@ (800af14 <__d2b+0xa8>)
 800ae80:	4825      	ldr	r0, [pc, #148]	@ (800af18 <__d2b+0xac>)
 800ae82:	4926      	ldr	r1, [pc, #152]	@ (800af1c <__d2b+0xb0>)
 800ae84:	f000 fa86 	bl	800b394 <__assert_func>
 800ae88:	033b      	lsls	r3, r7, #12
 800ae8a:	007d      	lsls	r5, r7, #1
 800ae8c:	0b1b      	lsrs	r3, r3, #12
 800ae8e:	0d6d      	lsrs	r5, r5, #21
 800ae90:	d002      	beq.n	800ae98 <__d2b+0x2c>
 800ae92:	2280      	movs	r2, #128	@ 0x80
 800ae94:	0352      	lsls	r2, r2, #13
 800ae96:	4313      	orrs	r3, r2
 800ae98:	9301      	str	r3, [sp, #4]
 800ae9a:	2e00      	cmp	r6, #0
 800ae9c:	d025      	beq.n	800aeea <__d2b+0x7e>
 800ae9e:	4668      	mov	r0, sp
 800aea0:	9600      	str	r6, [sp, #0]
 800aea2:	f7ff fd74 	bl	800a98e <__lo0bits>
 800aea6:	9b01      	ldr	r3, [sp, #4]
 800aea8:	9900      	ldr	r1, [sp, #0]
 800aeaa:	2800      	cmp	r0, #0
 800aeac:	d01b      	beq.n	800aee6 <__d2b+0x7a>
 800aeae:	2220      	movs	r2, #32
 800aeb0:	001e      	movs	r6, r3
 800aeb2:	1a12      	subs	r2, r2, r0
 800aeb4:	4096      	lsls	r6, r2
 800aeb6:	0032      	movs	r2, r6
 800aeb8:	40c3      	lsrs	r3, r0
 800aeba:	430a      	orrs	r2, r1
 800aebc:	6162      	str	r2, [r4, #20]
 800aebe:	9301      	str	r3, [sp, #4]
 800aec0:	9e01      	ldr	r6, [sp, #4]
 800aec2:	61a6      	str	r6, [r4, #24]
 800aec4:	1e73      	subs	r3, r6, #1
 800aec6:	419e      	sbcs	r6, r3
 800aec8:	3601      	adds	r6, #1
 800aeca:	6126      	str	r6, [r4, #16]
 800aecc:	2d00      	cmp	r5, #0
 800aece:	d014      	beq.n	800aefa <__d2b+0x8e>
 800aed0:	2635      	movs	r6, #53	@ 0x35
 800aed2:	4b13      	ldr	r3, [pc, #76]	@ (800af20 <__d2b+0xb4>)
 800aed4:	18ed      	adds	r5, r5, r3
 800aed6:	9b08      	ldr	r3, [sp, #32]
 800aed8:	182d      	adds	r5, r5, r0
 800aeda:	601d      	str	r5, [r3, #0]
 800aedc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aede:	1a36      	subs	r6, r6, r0
 800aee0:	601e      	str	r6, [r3, #0]
 800aee2:	0020      	movs	r0, r4
 800aee4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aee6:	6161      	str	r1, [r4, #20]
 800aee8:	e7ea      	b.n	800aec0 <__d2b+0x54>
 800aeea:	a801      	add	r0, sp, #4
 800aeec:	f7ff fd4f 	bl	800a98e <__lo0bits>
 800aef0:	9b01      	ldr	r3, [sp, #4]
 800aef2:	2601      	movs	r6, #1
 800aef4:	6163      	str	r3, [r4, #20]
 800aef6:	3020      	adds	r0, #32
 800aef8:	e7e7      	b.n	800aeca <__d2b+0x5e>
 800aefa:	4b0a      	ldr	r3, [pc, #40]	@ (800af24 <__d2b+0xb8>)
 800aefc:	18c0      	adds	r0, r0, r3
 800aefe:	9b08      	ldr	r3, [sp, #32]
 800af00:	6018      	str	r0, [r3, #0]
 800af02:	4b09      	ldr	r3, [pc, #36]	@ (800af28 <__d2b+0xbc>)
 800af04:	18f3      	adds	r3, r6, r3
 800af06:	009b      	lsls	r3, r3, #2
 800af08:	18e3      	adds	r3, r4, r3
 800af0a:	6958      	ldr	r0, [r3, #20]
 800af0c:	f7ff fd1e 	bl	800a94c <__hi0bits>
 800af10:	0176      	lsls	r6, r6, #5
 800af12:	e7e3      	b.n	800aedc <__d2b+0x70>
 800af14:	0800eae4 	.word	0x0800eae4
 800af18:	0800eaf5 	.word	0x0800eaf5
 800af1c:	0000030f 	.word	0x0000030f
 800af20:	fffffbcd 	.word	0xfffffbcd
 800af24:	fffffbce 	.word	0xfffffbce
 800af28:	3fffffff 	.word	0x3fffffff

0800af2c <__ssputs_r>:
 800af2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af2e:	688e      	ldr	r6, [r1, #8]
 800af30:	b085      	sub	sp, #20
 800af32:	001f      	movs	r7, r3
 800af34:	000c      	movs	r4, r1
 800af36:	680b      	ldr	r3, [r1, #0]
 800af38:	9002      	str	r0, [sp, #8]
 800af3a:	9203      	str	r2, [sp, #12]
 800af3c:	42be      	cmp	r6, r7
 800af3e:	d830      	bhi.n	800afa2 <__ssputs_r+0x76>
 800af40:	210c      	movs	r1, #12
 800af42:	5e62      	ldrsh	r2, [r4, r1]
 800af44:	2190      	movs	r1, #144	@ 0x90
 800af46:	00c9      	lsls	r1, r1, #3
 800af48:	420a      	tst	r2, r1
 800af4a:	d028      	beq.n	800af9e <__ssputs_r+0x72>
 800af4c:	2003      	movs	r0, #3
 800af4e:	6921      	ldr	r1, [r4, #16]
 800af50:	1a5b      	subs	r3, r3, r1
 800af52:	9301      	str	r3, [sp, #4]
 800af54:	6963      	ldr	r3, [r4, #20]
 800af56:	4343      	muls	r3, r0
 800af58:	9801      	ldr	r0, [sp, #4]
 800af5a:	0fdd      	lsrs	r5, r3, #31
 800af5c:	18ed      	adds	r5, r5, r3
 800af5e:	1c7b      	adds	r3, r7, #1
 800af60:	181b      	adds	r3, r3, r0
 800af62:	106d      	asrs	r5, r5, #1
 800af64:	42ab      	cmp	r3, r5
 800af66:	d900      	bls.n	800af6a <__ssputs_r+0x3e>
 800af68:	001d      	movs	r5, r3
 800af6a:	0552      	lsls	r2, r2, #21
 800af6c:	d528      	bpl.n	800afc0 <__ssputs_r+0x94>
 800af6e:	0029      	movs	r1, r5
 800af70:	9802      	ldr	r0, [sp, #8]
 800af72:	f7ff fbaf 	bl	800a6d4 <_malloc_r>
 800af76:	1e06      	subs	r6, r0, #0
 800af78:	d02c      	beq.n	800afd4 <__ssputs_r+0xa8>
 800af7a:	9a01      	ldr	r2, [sp, #4]
 800af7c:	6921      	ldr	r1, [r4, #16]
 800af7e:	f7fe fcb5 	bl	80098ec <memcpy>
 800af82:	89a2      	ldrh	r2, [r4, #12]
 800af84:	4b18      	ldr	r3, [pc, #96]	@ (800afe8 <__ssputs_r+0xbc>)
 800af86:	401a      	ands	r2, r3
 800af88:	2380      	movs	r3, #128	@ 0x80
 800af8a:	4313      	orrs	r3, r2
 800af8c:	81a3      	strh	r3, [r4, #12]
 800af8e:	9b01      	ldr	r3, [sp, #4]
 800af90:	6126      	str	r6, [r4, #16]
 800af92:	18f6      	adds	r6, r6, r3
 800af94:	6026      	str	r6, [r4, #0]
 800af96:	003e      	movs	r6, r7
 800af98:	6165      	str	r5, [r4, #20]
 800af9a:	1aed      	subs	r5, r5, r3
 800af9c:	60a5      	str	r5, [r4, #8]
 800af9e:	42be      	cmp	r6, r7
 800afa0:	d900      	bls.n	800afa4 <__ssputs_r+0x78>
 800afa2:	003e      	movs	r6, r7
 800afa4:	0032      	movs	r2, r6
 800afa6:	9903      	ldr	r1, [sp, #12]
 800afa8:	6820      	ldr	r0, [r4, #0]
 800afaa:	f000 f9ce 	bl	800b34a <memmove>
 800afae:	2000      	movs	r0, #0
 800afb0:	68a3      	ldr	r3, [r4, #8]
 800afb2:	1b9b      	subs	r3, r3, r6
 800afb4:	60a3      	str	r3, [r4, #8]
 800afb6:	6823      	ldr	r3, [r4, #0]
 800afb8:	199b      	adds	r3, r3, r6
 800afba:	6023      	str	r3, [r4, #0]
 800afbc:	b005      	add	sp, #20
 800afbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afc0:	002a      	movs	r2, r5
 800afc2:	9802      	ldr	r0, [sp, #8]
 800afc4:	f000 fa43 	bl	800b44e <_realloc_r>
 800afc8:	1e06      	subs	r6, r0, #0
 800afca:	d1e0      	bne.n	800af8e <__ssputs_r+0x62>
 800afcc:	6921      	ldr	r1, [r4, #16]
 800afce:	9802      	ldr	r0, [sp, #8]
 800afd0:	f7ff fb0a 	bl	800a5e8 <_free_r>
 800afd4:	230c      	movs	r3, #12
 800afd6:	2001      	movs	r0, #1
 800afd8:	9a02      	ldr	r2, [sp, #8]
 800afda:	4240      	negs	r0, r0
 800afdc:	6013      	str	r3, [r2, #0]
 800afde:	89a2      	ldrh	r2, [r4, #12]
 800afe0:	3334      	adds	r3, #52	@ 0x34
 800afe2:	4313      	orrs	r3, r2
 800afe4:	81a3      	strh	r3, [r4, #12]
 800afe6:	e7e9      	b.n	800afbc <__ssputs_r+0x90>
 800afe8:	fffffb7f 	.word	0xfffffb7f

0800afec <_svfiprintf_r>:
 800afec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afee:	b0a1      	sub	sp, #132	@ 0x84
 800aff0:	9003      	str	r0, [sp, #12]
 800aff2:	001d      	movs	r5, r3
 800aff4:	898b      	ldrh	r3, [r1, #12]
 800aff6:	000f      	movs	r7, r1
 800aff8:	0016      	movs	r6, r2
 800affa:	061b      	lsls	r3, r3, #24
 800affc:	d511      	bpl.n	800b022 <_svfiprintf_r+0x36>
 800affe:	690b      	ldr	r3, [r1, #16]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d10e      	bne.n	800b022 <_svfiprintf_r+0x36>
 800b004:	2140      	movs	r1, #64	@ 0x40
 800b006:	f7ff fb65 	bl	800a6d4 <_malloc_r>
 800b00a:	6038      	str	r0, [r7, #0]
 800b00c:	6138      	str	r0, [r7, #16]
 800b00e:	2800      	cmp	r0, #0
 800b010:	d105      	bne.n	800b01e <_svfiprintf_r+0x32>
 800b012:	230c      	movs	r3, #12
 800b014:	9a03      	ldr	r2, [sp, #12]
 800b016:	6013      	str	r3, [r2, #0]
 800b018:	2001      	movs	r0, #1
 800b01a:	4240      	negs	r0, r0
 800b01c:	e0cf      	b.n	800b1be <_svfiprintf_r+0x1d2>
 800b01e:	2340      	movs	r3, #64	@ 0x40
 800b020:	617b      	str	r3, [r7, #20]
 800b022:	2300      	movs	r3, #0
 800b024:	ac08      	add	r4, sp, #32
 800b026:	6163      	str	r3, [r4, #20]
 800b028:	3320      	adds	r3, #32
 800b02a:	7663      	strb	r3, [r4, #25]
 800b02c:	3310      	adds	r3, #16
 800b02e:	76a3      	strb	r3, [r4, #26]
 800b030:	9507      	str	r5, [sp, #28]
 800b032:	0035      	movs	r5, r6
 800b034:	782b      	ldrb	r3, [r5, #0]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d001      	beq.n	800b03e <_svfiprintf_r+0x52>
 800b03a:	2b25      	cmp	r3, #37	@ 0x25
 800b03c:	d148      	bne.n	800b0d0 <_svfiprintf_r+0xe4>
 800b03e:	1bab      	subs	r3, r5, r6
 800b040:	9305      	str	r3, [sp, #20]
 800b042:	42b5      	cmp	r5, r6
 800b044:	d00b      	beq.n	800b05e <_svfiprintf_r+0x72>
 800b046:	0032      	movs	r2, r6
 800b048:	0039      	movs	r1, r7
 800b04a:	9803      	ldr	r0, [sp, #12]
 800b04c:	f7ff ff6e 	bl	800af2c <__ssputs_r>
 800b050:	3001      	adds	r0, #1
 800b052:	d100      	bne.n	800b056 <_svfiprintf_r+0x6a>
 800b054:	e0ae      	b.n	800b1b4 <_svfiprintf_r+0x1c8>
 800b056:	6963      	ldr	r3, [r4, #20]
 800b058:	9a05      	ldr	r2, [sp, #20]
 800b05a:	189b      	adds	r3, r3, r2
 800b05c:	6163      	str	r3, [r4, #20]
 800b05e:	782b      	ldrb	r3, [r5, #0]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d100      	bne.n	800b066 <_svfiprintf_r+0x7a>
 800b064:	e0a6      	b.n	800b1b4 <_svfiprintf_r+0x1c8>
 800b066:	2201      	movs	r2, #1
 800b068:	2300      	movs	r3, #0
 800b06a:	4252      	negs	r2, r2
 800b06c:	6062      	str	r2, [r4, #4]
 800b06e:	a904      	add	r1, sp, #16
 800b070:	3254      	adds	r2, #84	@ 0x54
 800b072:	1852      	adds	r2, r2, r1
 800b074:	1c6e      	adds	r6, r5, #1
 800b076:	6023      	str	r3, [r4, #0]
 800b078:	60e3      	str	r3, [r4, #12]
 800b07a:	60a3      	str	r3, [r4, #8]
 800b07c:	7013      	strb	r3, [r2, #0]
 800b07e:	65a3      	str	r3, [r4, #88]	@ 0x58
 800b080:	4b54      	ldr	r3, [pc, #336]	@ (800b1d4 <_svfiprintf_r+0x1e8>)
 800b082:	2205      	movs	r2, #5
 800b084:	0018      	movs	r0, r3
 800b086:	7831      	ldrb	r1, [r6, #0]
 800b088:	9305      	str	r3, [sp, #20]
 800b08a:	f7fe fc24 	bl	80098d6 <memchr>
 800b08e:	1c75      	adds	r5, r6, #1
 800b090:	2800      	cmp	r0, #0
 800b092:	d11f      	bne.n	800b0d4 <_svfiprintf_r+0xe8>
 800b094:	6822      	ldr	r2, [r4, #0]
 800b096:	06d3      	lsls	r3, r2, #27
 800b098:	d504      	bpl.n	800b0a4 <_svfiprintf_r+0xb8>
 800b09a:	2353      	movs	r3, #83	@ 0x53
 800b09c:	a904      	add	r1, sp, #16
 800b09e:	185b      	adds	r3, r3, r1
 800b0a0:	2120      	movs	r1, #32
 800b0a2:	7019      	strb	r1, [r3, #0]
 800b0a4:	0713      	lsls	r3, r2, #28
 800b0a6:	d504      	bpl.n	800b0b2 <_svfiprintf_r+0xc6>
 800b0a8:	2353      	movs	r3, #83	@ 0x53
 800b0aa:	a904      	add	r1, sp, #16
 800b0ac:	185b      	adds	r3, r3, r1
 800b0ae:	212b      	movs	r1, #43	@ 0x2b
 800b0b0:	7019      	strb	r1, [r3, #0]
 800b0b2:	7833      	ldrb	r3, [r6, #0]
 800b0b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b0b6:	d016      	beq.n	800b0e6 <_svfiprintf_r+0xfa>
 800b0b8:	0035      	movs	r5, r6
 800b0ba:	2100      	movs	r1, #0
 800b0bc:	200a      	movs	r0, #10
 800b0be:	68e3      	ldr	r3, [r4, #12]
 800b0c0:	782a      	ldrb	r2, [r5, #0]
 800b0c2:	1c6e      	adds	r6, r5, #1
 800b0c4:	3a30      	subs	r2, #48	@ 0x30
 800b0c6:	2a09      	cmp	r2, #9
 800b0c8:	d950      	bls.n	800b16c <_svfiprintf_r+0x180>
 800b0ca:	2900      	cmp	r1, #0
 800b0cc:	d111      	bne.n	800b0f2 <_svfiprintf_r+0x106>
 800b0ce:	e017      	b.n	800b100 <_svfiprintf_r+0x114>
 800b0d0:	3501      	adds	r5, #1
 800b0d2:	e7af      	b.n	800b034 <_svfiprintf_r+0x48>
 800b0d4:	9b05      	ldr	r3, [sp, #20]
 800b0d6:	6822      	ldr	r2, [r4, #0]
 800b0d8:	1ac0      	subs	r0, r0, r3
 800b0da:	2301      	movs	r3, #1
 800b0dc:	4083      	lsls	r3, r0
 800b0de:	4313      	orrs	r3, r2
 800b0e0:	002e      	movs	r6, r5
 800b0e2:	6023      	str	r3, [r4, #0]
 800b0e4:	e7cc      	b.n	800b080 <_svfiprintf_r+0x94>
 800b0e6:	9b07      	ldr	r3, [sp, #28]
 800b0e8:	1d19      	adds	r1, r3, #4
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	9107      	str	r1, [sp, #28]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	db01      	blt.n	800b0f6 <_svfiprintf_r+0x10a>
 800b0f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0f4:	e004      	b.n	800b100 <_svfiprintf_r+0x114>
 800b0f6:	425b      	negs	r3, r3
 800b0f8:	60e3      	str	r3, [r4, #12]
 800b0fa:	2302      	movs	r3, #2
 800b0fc:	4313      	orrs	r3, r2
 800b0fe:	6023      	str	r3, [r4, #0]
 800b100:	782b      	ldrb	r3, [r5, #0]
 800b102:	2b2e      	cmp	r3, #46	@ 0x2e
 800b104:	d10c      	bne.n	800b120 <_svfiprintf_r+0x134>
 800b106:	786b      	ldrb	r3, [r5, #1]
 800b108:	2b2a      	cmp	r3, #42	@ 0x2a
 800b10a:	d134      	bne.n	800b176 <_svfiprintf_r+0x18a>
 800b10c:	9b07      	ldr	r3, [sp, #28]
 800b10e:	3502      	adds	r5, #2
 800b110:	1d1a      	adds	r2, r3, #4
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	9207      	str	r2, [sp, #28]
 800b116:	2b00      	cmp	r3, #0
 800b118:	da01      	bge.n	800b11e <_svfiprintf_r+0x132>
 800b11a:	2301      	movs	r3, #1
 800b11c:	425b      	negs	r3, r3
 800b11e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b120:	4e2d      	ldr	r6, [pc, #180]	@ (800b1d8 <_svfiprintf_r+0x1ec>)
 800b122:	2203      	movs	r2, #3
 800b124:	0030      	movs	r0, r6
 800b126:	7829      	ldrb	r1, [r5, #0]
 800b128:	f7fe fbd5 	bl	80098d6 <memchr>
 800b12c:	2800      	cmp	r0, #0
 800b12e:	d006      	beq.n	800b13e <_svfiprintf_r+0x152>
 800b130:	2340      	movs	r3, #64	@ 0x40
 800b132:	1b80      	subs	r0, r0, r6
 800b134:	4083      	lsls	r3, r0
 800b136:	6822      	ldr	r2, [r4, #0]
 800b138:	3501      	adds	r5, #1
 800b13a:	4313      	orrs	r3, r2
 800b13c:	6023      	str	r3, [r4, #0]
 800b13e:	7829      	ldrb	r1, [r5, #0]
 800b140:	2206      	movs	r2, #6
 800b142:	4826      	ldr	r0, [pc, #152]	@ (800b1dc <_svfiprintf_r+0x1f0>)
 800b144:	1c6e      	adds	r6, r5, #1
 800b146:	7621      	strb	r1, [r4, #24]
 800b148:	f7fe fbc5 	bl	80098d6 <memchr>
 800b14c:	2800      	cmp	r0, #0
 800b14e:	d038      	beq.n	800b1c2 <_svfiprintf_r+0x1d6>
 800b150:	4b23      	ldr	r3, [pc, #140]	@ (800b1e0 <_svfiprintf_r+0x1f4>)
 800b152:	2b00      	cmp	r3, #0
 800b154:	d122      	bne.n	800b19c <_svfiprintf_r+0x1b0>
 800b156:	2207      	movs	r2, #7
 800b158:	9b07      	ldr	r3, [sp, #28]
 800b15a:	3307      	adds	r3, #7
 800b15c:	4393      	bics	r3, r2
 800b15e:	3308      	adds	r3, #8
 800b160:	9307      	str	r3, [sp, #28]
 800b162:	6963      	ldr	r3, [r4, #20]
 800b164:	9a04      	ldr	r2, [sp, #16]
 800b166:	189b      	adds	r3, r3, r2
 800b168:	6163      	str	r3, [r4, #20]
 800b16a:	e762      	b.n	800b032 <_svfiprintf_r+0x46>
 800b16c:	4343      	muls	r3, r0
 800b16e:	0035      	movs	r5, r6
 800b170:	2101      	movs	r1, #1
 800b172:	189b      	adds	r3, r3, r2
 800b174:	e7a4      	b.n	800b0c0 <_svfiprintf_r+0xd4>
 800b176:	2300      	movs	r3, #0
 800b178:	200a      	movs	r0, #10
 800b17a:	0019      	movs	r1, r3
 800b17c:	3501      	adds	r5, #1
 800b17e:	6063      	str	r3, [r4, #4]
 800b180:	782a      	ldrb	r2, [r5, #0]
 800b182:	1c6e      	adds	r6, r5, #1
 800b184:	3a30      	subs	r2, #48	@ 0x30
 800b186:	2a09      	cmp	r2, #9
 800b188:	d903      	bls.n	800b192 <_svfiprintf_r+0x1a6>
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d0c8      	beq.n	800b120 <_svfiprintf_r+0x134>
 800b18e:	9109      	str	r1, [sp, #36]	@ 0x24
 800b190:	e7c6      	b.n	800b120 <_svfiprintf_r+0x134>
 800b192:	4341      	muls	r1, r0
 800b194:	0035      	movs	r5, r6
 800b196:	2301      	movs	r3, #1
 800b198:	1889      	adds	r1, r1, r2
 800b19a:	e7f1      	b.n	800b180 <_svfiprintf_r+0x194>
 800b19c:	aa07      	add	r2, sp, #28
 800b19e:	9200      	str	r2, [sp, #0]
 800b1a0:	0021      	movs	r1, r4
 800b1a2:	003a      	movs	r2, r7
 800b1a4:	4b0f      	ldr	r3, [pc, #60]	@ (800b1e4 <_svfiprintf_r+0x1f8>)
 800b1a6:	9803      	ldr	r0, [sp, #12]
 800b1a8:	f7fd fe22 	bl	8008df0 <_printf_float>
 800b1ac:	9004      	str	r0, [sp, #16]
 800b1ae:	9b04      	ldr	r3, [sp, #16]
 800b1b0:	3301      	adds	r3, #1
 800b1b2:	d1d6      	bne.n	800b162 <_svfiprintf_r+0x176>
 800b1b4:	89bb      	ldrh	r3, [r7, #12]
 800b1b6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800b1b8:	065b      	lsls	r3, r3, #25
 800b1ba:	d500      	bpl.n	800b1be <_svfiprintf_r+0x1d2>
 800b1bc:	e72c      	b.n	800b018 <_svfiprintf_r+0x2c>
 800b1be:	b021      	add	sp, #132	@ 0x84
 800b1c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1c2:	aa07      	add	r2, sp, #28
 800b1c4:	9200      	str	r2, [sp, #0]
 800b1c6:	0021      	movs	r1, r4
 800b1c8:	003a      	movs	r2, r7
 800b1ca:	4b06      	ldr	r3, [pc, #24]	@ (800b1e4 <_svfiprintf_r+0x1f8>)
 800b1cc:	9803      	ldr	r0, [sp, #12]
 800b1ce:	f7fe f8bd 	bl	800934c <_printf_i>
 800b1d2:	e7eb      	b.n	800b1ac <_svfiprintf_r+0x1c0>
 800b1d4:	0800eb4e 	.word	0x0800eb4e
 800b1d8:	0800eb54 	.word	0x0800eb54
 800b1dc:	0800eb58 	.word	0x0800eb58
 800b1e0:	08008df1 	.word	0x08008df1
 800b1e4:	0800af2d 	.word	0x0800af2d

0800b1e8 <__sflush_r>:
 800b1e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b1ea:	220c      	movs	r2, #12
 800b1ec:	5e8b      	ldrsh	r3, [r1, r2]
 800b1ee:	0005      	movs	r5, r0
 800b1f0:	000c      	movs	r4, r1
 800b1f2:	071a      	lsls	r2, r3, #28
 800b1f4:	d456      	bmi.n	800b2a4 <__sflush_r+0xbc>
 800b1f6:	684a      	ldr	r2, [r1, #4]
 800b1f8:	2a00      	cmp	r2, #0
 800b1fa:	dc02      	bgt.n	800b202 <__sflush_r+0x1a>
 800b1fc:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800b1fe:	2a00      	cmp	r2, #0
 800b200:	dd4e      	ble.n	800b2a0 <__sflush_r+0xb8>
 800b202:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800b204:	2f00      	cmp	r7, #0
 800b206:	d04b      	beq.n	800b2a0 <__sflush_r+0xb8>
 800b208:	2200      	movs	r2, #0
 800b20a:	2080      	movs	r0, #128	@ 0x80
 800b20c:	682e      	ldr	r6, [r5, #0]
 800b20e:	602a      	str	r2, [r5, #0]
 800b210:	001a      	movs	r2, r3
 800b212:	0140      	lsls	r0, r0, #5
 800b214:	6a21      	ldr	r1, [r4, #32]
 800b216:	4002      	ands	r2, r0
 800b218:	4203      	tst	r3, r0
 800b21a:	d033      	beq.n	800b284 <__sflush_r+0x9c>
 800b21c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b21e:	89a3      	ldrh	r3, [r4, #12]
 800b220:	075b      	lsls	r3, r3, #29
 800b222:	d506      	bpl.n	800b232 <__sflush_r+0x4a>
 800b224:	6863      	ldr	r3, [r4, #4]
 800b226:	1ad2      	subs	r2, r2, r3
 800b228:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d001      	beq.n	800b232 <__sflush_r+0x4a>
 800b22e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b230:	1ad2      	subs	r2, r2, r3
 800b232:	2300      	movs	r3, #0
 800b234:	0028      	movs	r0, r5
 800b236:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800b238:	6a21      	ldr	r1, [r4, #32]
 800b23a:	47b8      	blx	r7
 800b23c:	89a2      	ldrh	r2, [r4, #12]
 800b23e:	1c43      	adds	r3, r0, #1
 800b240:	d106      	bne.n	800b250 <__sflush_r+0x68>
 800b242:	6829      	ldr	r1, [r5, #0]
 800b244:	291d      	cmp	r1, #29
 800b246:	d846      	bhi.n	800b2d6 <__sflush_r+0xee>
 800b248:	4b29      	ldr	r3, [pc, #164]	@ (800b2f0 <__sflush_r+0x108>)
 800b24a:	40cb      	lsrs	r3, r1
 800b24c:	07db      	lsls	r3, r3, #31
 800b24e:	d542      	bpl.n	800b2d6 <__sflush_r+0xee>
 800b250:	2300      	movs	r3, #0
 800b252:	6063      	str	r3, [r4, #4]
 800b254:	6923      	ldr	r3, [r4, #16]
 800b256:	6023      	str	r3, [r4, #0]
 800b258:	04d2      	lsls	r2, r2, #19
 800b25a:	d505      	bpl.n	800b268 <__sflush_r+0x80>
 800b25c:	1c43      	adds	r3, r0, #1
 800b25e:	d102      	bne.n	800b266 <__sflush_r+0x7e>
 800b260:	682b      	ldr	r3, [r5, #0]
 800b262:	2b00      	cmp	r3, #0
 800b264:	d100      	bne.n	800b268 <__sflush_r+0x80>
 800b266:	6560      	str	r0, [r4, #84]	@ 0x54
 800b268:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b26a:	602e      	str	r6, [r5, #0]
 800b26c:	2900      	cmp	r1, #0
 800b26e:	d017      	beq.n	800b2a0 <__sflush_r+0xb8>
 800b270:	0023      	movs	r3, r4
 800b272:	3344      	adds	r3, #68	@ 0x44
 800b274:	4299      	cmp	r1, r3
 800b276:	d002      	beq.n	800b27e <__sflush_r+0x96>
 800b278:	0028      	movs	r0, r5
 800b27a:	f7ff f9b5 	bl	800a5e8 <_free_r>
 800b27e:	2300      	movs	r3, #0
 800b280:	6363      	str	r3, [r4, #52]	@ 0x34
 800b282:	e00d      	b.n	800b2a0 <__sflush_r+0xb8>
 800b284:	2301      	movs	r3, #1
 800b286:	0028      	movs	r0, r5
 800b288:	47b8      	blx	r7
 800b28a:	0002      	movs	r2, r0
 800b28c:	1c43      	adds	r3, r0, #1
 800b28e:	d1c6      	bne.n	800b21e <__sflush_r+0x36>
 800b290:	682b      	ldr	r3, [r5, #0]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d0c3      	beq.n	800b21e <__sflush_r+0x36>
 800b296:	2b1d      	cmp	r3, #29
 800b298:	d001      	beq.n	800b29e <__sflush_r+0xb6>
 800b29a:	2b16      	cmp	r3, #22
 800b29c:	d11a      	bne.n	800b2d4 <__sflush_r+0xec>
 800b29e:	602e      	str	r6, [r5, #0]
 800b2a0:	2000      	movs	r0, #0
 800b2a2:	e01e      	b.n	800b2e2 <__sflush_r+0xfa>
 800b2a4:	690e      	ldr	r6, [r1, #16]
 800b2a6:	2e00      	cmp	r6, #0
 800b2a8:	d0fa      	beq.n	800b2a0 <__sflush_r+0xb8>
 800b2aa:	680f      	ldr	r7, [r1, #0]
 800b2ac:	600e      	str	r6, [r1, #0]
 800b2ae:	1bba      	subs	r2, r7, r6
 800b2b0:	9201      	str	r2, [sp, #4]
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	079b      	lsls	r3, r3, #30
 800b2b6:	d100      	bne.n	800b2ba <__sflush_r+0xd2>
 800b2b8:	694a      	ldr	r2, [r1, #20]
 800b2ba:	60a2      	str	r2, [r4, #8]
 800b2bc:	9b01      	ldr	r3, [sp, #4]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	ddee      	ble.n	800b2a0 <__sflush_r+0xb8>
 800b2c2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b2c4:	0032      	movs	r2, r6
 800b2c6:	001f      	movs	r7, r3
 800b2c8:	0028      	movs	r0, r5
 800b2ca:	9b01      	ldr	r3, [sp, #4]
 800b2cc:	6a21      	ldr	r1, [r4, #32]
 800b2ce:	47b8      	blx	r7
 800b2d0:	2800      	cmp	r0, #0
 800b2d2:	dc07      	bgt.n	800b2e4 <__sflush_r+0xfc>
 800b2d4:	89a2      	ldrh	r2, [r4, #12]
 800b2d6:	2340      	movs	r3, #64	@ 0x40
 800b2d8:	2001      	movs	r0, #1
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	b21b      	sxth	r3, r3
 800b2de:	81a3      	strh	r3, [r4, #12]
 800b2e0:	4240      	negs	r0, r0
 800b2e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b2e4:	9b01      	ldr	r3, [sp, #4]
 800b2e6:	1836      	adds	r6, r6, r0
 800b2e8:	1a1b      	subs	r3, r3, r0
 800b2ea:	9301      	str	r3, [sp, #4]
 800b2ec:	e7e6      	b.n	800b2bc <__sflush_r+0xd4>
 800b2ee:	46c0      	nop			@ (mov r8, r8)
 800b2f0:	20400001 	.word	0x20400001

0800b2f4 <_fflush_r>:
 800b2f4:	690b      	ldr	r3, [r1, #16]
 800b2f6:	b570      	push	{r4, r5, r6, lr}
 800b2f8:	0005      	movs	r5, r0
 800b2fa:	000c      	movs	r4, r1
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d102      	bne.n	800b306 <_fflush_r+0x12>
 800b300:	2500      	movs	r5, #0
 800b302:	0028      	movs	r0, r5
 800b304:	bd70      	pop	{r4, r5, r6, pc}
 800b306:	2800      	cmp	r0, #0
 800b308:	d004      	beq.n	800b314 <_fflush_r+0x20>
 800b30a:	6a03      	ldr	r3, [r0, #32]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d101      	bne.n	800b314 <_fflush_r+0x20>
 800b310:	f7fe f9b8 	bl	8009684 <__sinit>
 800b314:	220c      	movs	r2, #12
 800b316:	5ea3      	ldrsh	r3, [r4, r2]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d0f1      	beq.n	800b300 <_fflush_r+0xc>
 800b31c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b31e:	07d2      	lsls	r2, r2, #31
 800b320:	d404      	bmi.n	800b32c <_fflush_r+0x38>
 800b322:	059b      	lsls	r3, r3, #22
 800b324:	d402      	bmi.n	800b32c <_fflush_r+0x38>
 800b326:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b328:	f7fe fad3 	bl	80098d2 <__retarget_lock_acquire_recursive>
 800b32c:	0028      	movs	r0, r5
 800b32e:	0021      	movs	r1, r4
 800b330:	f7ff ff5a 	bl	800b1e8 <__sflush_r>
 800b334:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b336:	0005      	movs	r5, r0
 800b338:	07db      	lsls	r3, r3, #31
 800b33a:	d4e2      	bmi.n	800b302 <_fflush_r+0xe>
 800b33c:	89a3      	ldrh	r3, [r4, #12]
 800b33e:	059b      	lsls	r3, r3, #22
 800b340:	d4df      	bmi.n	800b302 <_fflush_r+0xe>
 800b342:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b344:	f7fe fac6 	bl	80098d4 <__retarget_lock_release_recursive>
 800b348:	e7db      	b.n	800b302 <_fflush_r+0xe>

0800b34a <memmove>:
 800b34a:	b510      	push	{r4, lr}
 800b34c:	4288      	cmp	r0, r1
 800b34e:	d902      	bls.n	800b356 <memmove+0xc>
 800b350:	188b      	adds	r3, r1, r2
 800b352:	4298      	cmp	r0, r3
 800b354:	d308      	bcc.n	800b368 <memmove+0x1e>
 800b356:	2300      	movs	r3, #0
 800b358:	429a      	cmp	r2, r3
 800b35a:	d007      	beq.n	800b36c <memmove+0x22>
 800b35c:	5ccc      	ldrb	r4, [r1, r3]
 800b35e:	54c4      	strb	r4, [r0, r3]
 800b360:	3301      	adds	r3, #1
 800b362:	e7f9      	b.n	800b358 <memmove+0xe>
 800b364:	5c8b      	ldrb	r3, [r1, r2]
 800b366:	5483      	strb	r3, [r0, r2]
 800b368:	3a01      	subs	r2, #1
 800b36a:	d2fb      	bcs.n	800b364 <memmove+0x1a>
 800b36c:	bd10      	pop	{r4, pc}
	...

0800b370 <_sbrk_r>:
 800b370:	2300      	movs	r3, #0
 800b372:	b570      	push	{r4, r5, r6, lr}
 800b374:	4d06      	ldr	r5, [pc, #24]	@ (800b390 <_sbrk_r+0x20>)
 800b376:	0004      	movs	r4, r0
 800b378:	0008      	movs	r0, r1
 800b37a:	602b      	str	r3, [r5, #0]
 800b37c:	f7fa fc90 	bl	8005ca0 <_sbrk>
 800b380:	1c43      	adds	r3, r0, #1
 800b382:	d103      	bne.n	800b38c <_sbrk_r+0x1c>
 800b384:	682b      	ldr	r3, [r5, #0]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d000      	beq.n	800b38c <_sbrk_r+0x1c>
 800b38a:	6023      	str	r3, [r4, #0]
 800b38c:	bd70      	pop	{r4, r5, r6, pc}
 800b38e:	46c0      	nop			@ (mov r8, r8)
 800b390:	20000a7c 	.word	0x20000a7c

0800b394 <__assert_func>:
 800b394:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800b396:	0014      	movs	r4, r2
 800b398:	001a      	movs	r2, r3
 800b39a:	4b09      	ldr	r3, [pc, #36]	@ (800b3c0 <__assert_func+0x2c>)
 800b39c:	0005      	movs	r5, r0
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	000e      	movs	r6, r1
 800b3a2:	68d8      	ldr	r0, [r3, #12]
 800b3a4:	4b07      	ldr	r3, [pc, #28]	@ (800b3c4 <__assert_func+0x30>)
 800b3a6:	2c00      	cmp	r4, #0
 800b3a8:	d101      	bne.n	800b3ae <__assert_func+0x1a>
 800b3aa:	4b07      	ldr	r3, [pc, #28]	@ (800b3c8 <__assert_func+0x34>)
 800b3ac:	001c      	movs	r4, r3
 800b3ae:	4907      	ldr	r1, [pc, #28]	@ (800b3cc <__assert_func+0x38>)
 800b3b0:	9301      	str	r3, [sp, #4]
 800b3b2:	9402      	str	r4, [sp, #8]
 800b3b4:	002b      	movs	r3, r5
 800b3b6:	9600      	str	r6, [sp, #0]
 800b3b8:	f000 f886 	bl	800b4c8 <fiprintf>
 800b3bc:	f000 f894 	bl	800b4e8 <abort>
 800b3c0:	20000034 	.word	0x20000034
 800b3c4:	0800eb69 	.word	0x0800eb69
 800b3c8:	0800eba4 	.word	0x0800eba4
 800b3cc:	0800eb76 	.word	0x0800eb76

0800b3d0 <_calloc_r>:
 800b3d0:	b570      	push	{r4, r5, r6, lr}
 800b3d2:	0c0b      	lsrs	r3, r1, #16
 800b3d4:	0c15      	lsrs	r5, r2, #16
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d11e      	bne.n	800b418 <_calloc_r+0x48>
 800b3da:	2d00      	cmp	r5, #0
 800b3dc:	d10c      	bne.n	800b3f8 <_calloc_r+0x28>
 800b3de:	b289      	uxth	r1, r1
 800b3e0:	b294      	uxth	r4, r2
 800b3e2:	434c      	muls	r4, r1
 800b3e4:	0021      	movs	r1, r4
 800b3e6:	f7ff f975 	bl	800a6d4 <_malloc_r>
 800b3ea:	1e05      	subs	r5, r0, #0
 800b3ec:	d01b      	beq.n	800b426 <_calloc_r+0x56>
 800b3ee:	0022      	movs	r2, r4
 800b3f0:	2100      	movs	r1, #0
 800b3f2:	f7fe f9e9 	bl	80097c8 <memset>
 800b3f6:	e016      	b.n	800b426 <_calloc_r+0x56>
 800b3f8:	1c2b      	adds	r3, r5, #0
 800b3fa:	1c0c      	adds	r4, r1, #0
 800b3fc:	b289      	uxth	r1, r1
 800b3fe:	b292      	uxth	r2, r2
 800b400:	434a      	muls	r2, r1
 800b402:	b29b      	uxth	r3, r3
 800b404:	b2a1      	uxth	r1, r4
 800b406:	4359      	muls	r1, r3
 800b408:	0c14      	lsrs	r4, r2, #16
 800b40a:	190c      	adds	r4, r1, r4
 800b40c:	0c23      	lsrs	r3, r4, #16
 800b40e:	d107      	bne.n	800b420 <_calloc_r+0x50>
 800b410:	0424      	lsls	r4, r4, #16
 800b412:	b292      	uxth	r2, r2
 800b414:	4314      	orrs	r4, r2
 800b416:	e7e5      	b.n	800b3e4 <_calloc_r+0x14>
 800b418:	2d00      	cmp	r5, #0
 800b41a:	d101      	bne.n	800b420 <_calloc_r+0x50>
 800b41c:	1c14      	adds	r4, r2, #0
 800b41e:	e7ed      	b.n	800b3fc <_calloc_r+0x2c>
 800b420:	230c      	movs	r3, #12
 800b422:	2500      	movs	r5, #0
 800b424:	6003      	str	r3, [r0, #0]
 800b426:	0028      	movs	r0, r5
 800b428:	bd70      	pop	{r4, r5, r6, pc}

0800b42a <__ascii_mbtowc>:
 800b42a:	b082      	sub	sp, #8
 800b42c:	2900      	cmp	r1, #0
 800b42e:	d100      	bne.n	800b432 <__ascii_mbtowc+0x8>
 800b430:	a901      	add	r1, sp, #4
 800b432:	1e10      	subs	r0, r2, #0
 800b434:	d006      	beq.n	800b444 <__ascii_mbtowc+0x1a>
 800b436:	2b00      	cmp	r3, #0
 800b438:	d006      	beq.n	800b448 <__ascii_mbtowc+0x1e>
 800b43a:	7813      	ldrb	r3, [r2, #0]
 800b43c:	600b      	str	r3, [r1, #0]
 800b43e:	7810      	ldrb	r0, [r2, #0]
 800b440:	1e43      	subs	r3, r0, #1
 800b442:	4198      	sbcs	r0, r3
 800b444:	b002      	add	sp, #8
 800b446:	4770      	bx	lr
 800b448:	2002      	movs	r0, #2
 800b44a:	4240      	negs	r0, r0
 800b44c:	e7fa      	b.n	800b444 <__ascii_mbtowc+0x1a>

0800b44e <_realloc_r>:
 800b44e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b450:	0006      	movs	r6, r0
 800b452:	000c      	movs	r4, r1
 800b454:	0015      	movs	r5, r2
 800b456:	2900      	cmp	r1, #0
 800b458:	d105      	bne.n	800b466 <_realloc_r+0x18>
 800b45a:	0011      	movs	r1, r2
 800b45c:	f7ff f93a 	bl	800a6d4 <_malloc_r>
 800b460:	0004      	movs	r4, r0
 800b462:	0020      	movs	r0, r4
 800b464:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b466:	2a00      	cmp	r2, #0
 800b468:	d103      	bne.n	800b472 <_realloc_r+0x24>
 800b46a:	f7ff f8bd 	bl	800a5e8 <_free_r>
 800b46e:	002c      	movs	r4, r5
 800b470:	e7f7      	b.n	800b462 <_realloc_r+0x14>
 800b472:	f000 f840 	bl	800b4f6 <_malloc_usable_size_r>
 800b476:	0007      	movs	r7, r0
 800b478:	4285      	cmp	r5, r0
 800b47a:	d802      	bhi.n	800b482 <_realloc_r+0x34>
 800b47c:	0843      	lsrs	r3, r0, #1
 800b47e:	42ab      	cmp	r3, r5
 800b480:	d3ef      	bcc.n	800b462 <_realloc_r+0x14>
 800b482:	0029      	movs	r1, r5
 800b484:	0030      	movs	r0, r6
 800b486:	f7ff f925 	bl	800a6d4 <_malloc_r>
 800b48a:	9001      	str	r0, [sp, #4]
 800b48c:	2800      	cmp	r0, #0
 800b48e:	d101      	bne.n	800b494 <_realloc_r+0x46>
 800b490:	9c01      	ldr	r4, [sp, #4]
 800b492:	e7e6      	b.n	800b462 <_realloc_r+0x14>
 800b494:	002a      	movs	r2, r5
 800b496:	42bd      	cmp	r5, r7
 800b498:	d900      	bls.n	800b49c <_realloc_r+0x4e>
 800b49a:	003a      	movs	r2, r7
 800b49c:	0021      	movs	r1, r4
 800b49e:	9801      	ldr	r0, [sp, #4]
 800b4a0:	f7fe fa24 	bl	80098ec <memcpy>
 800b4a4:	0021      	movs	r1, r4
 800b4a6:	0030      	movs	r0, r6
 800b4a8:	f7ff f89e 	bl	800a5e8 <_free_r>
 800b4ac:	e7f0      	b.n	800b490 <_realloc_r+0x42>

0800b4ae <__ascii_wctomb>:
 800b4ae:	0003      	movs	r3, r0
 800b4b0:	1e08      	subs	r0, r1, #0
 800b4b2:	d005      	beq.n	800b4c0 <__ascii_wctomb+0x12>
 800b4b4:	2aff      	cmp	r2, #255	@ 0xff
 800b4b6:	d904      	bls.n	800b4c2 <__ascii_wctomb+0x14>
 800b4b8:	228a      	movs	r2, #138	@ 0x8a
 800b4ba:	2001      	movs	r0, #1
 800b4bc:	601a      	str	r2, [r3, #0]
 800b4be:	4240      	negs	r0, r0
 800b4c0:	4770      	bx	lr
 800b4c2:	2001      	movs	r0, #1
 800b4c4:	700a      	strb	r2, [r1, #0]
 800b4c6:	e7fb      	b.n	800b4c0 <__ascii_wctomb+0x12>

0800b4c8 <fiprintf>:
 800b4c8:	b40e      	push	{r1, r2, r3}
 800b4ca:	b517      	push	{r0, r1, r2, r4, lr}
 800b4cc:	4c05      	ldr	r4, [pc, #20]	@ (800b4e4 <fiprintf+0x1c>)
 800b4ce:	ab05      	add	r3, sp, #20
 800b4d0:	cb04      	ldmia	r3!, {r2}
 800b4d2:	0001      	movs	r1, r0
 800b4d4:	6820      	ldr	r0, [r4, #0]
 800b4d6:	9301      	str	r3, [sp, #4]
 800b4d8:	f000 f83c 	bl	800b554 <_vfiprintf_r>
 800b4dc:	bc1e      	pop	{r1, r2, r3, r4}
 800b4de:	bc08      	pop	{r3}
 800b4e0:	b003      	add	sp, #12
 800b4e2:	4718      	bx	r3
 800b4e4:	20000034 	.word	0x20000034

0800b4e8 <abort>:
 800b4e8:	2006      	movs	r0, #6
 800b4ea:	b510      	push	{r4, lr}
 800b4ec:	f000 fa18 	bl	800b920 <raise>
 800b4f0:	2001      	movs	r0, #1
 800b4f2:	f7fa fba9 	bl	8005c48 <_exit>

0800b4f6 <_malloc_usable_size_r>:
 800b4f6:	1f0b      	subs	r3, r1, #4
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	1f18      	subs	r0, r3, #4
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	da01      	bge.n	800b504 <_malloc_usable_size_r+0xe>
 800b500:	580b      	ldr	r3, [r1, r0]
 800b502:	18c0      	adds	r0, r0, r3
 800b504:	4770      	bx	lr

0800b506 <__sfputc_r>:
 800b506:	6893      	ldr	r3, [r2, #8]
 800b508:	b510      	push	{r4, lr}
 800b50a:	3b01      	subs	r3, #1
 800b50c:	6093      	str	r3, [r2, #8]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	da04      	bge.n	800b51c <__sfputc_r+0x16>
 800b512:	6994      	ldr	r4, [r2, #24]
 800b514:	42a3      	cmp	r3, r4
 800b516:	db07      	blt.n	800b528 <__sfputc_r+0x22>
 800b518:	290a      	cmp	r1, #10
 800b51a:	d005      	beq.n	800b528 <__sfputc_r+0x22>
 800b51c:	6813      	ldr	r3, [r2, #0]
 800b51e:	1c58      	adds	r0, r3, #1
 800b520:	6010      	str	r0, [r2, #0]
 800b522:	7019      	strb	r1, [r3, #0]
 800b524:	0008      	movs	r0, r1
 800b526:	bd10      	pop	{r4, pc}
 800b528:	f000 f930 	bl	800b78c <__swbuf_r>
 800b52c:	0001      	movs	r1, r0
 800b52e:	e7f9      	b.n	800b524 <__sfputc_r+0x1e>

0800b530 <__sfputs_r>:
 800b530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b532:	0006      	movs	r6, r0
 800b534:	000f      	movs	r7, r1
 800b536:	0014      	movs	r4, r2
 800b538:	18d5      	adds	r5, r2, r3
 800b53a:	42ac      	cmp	r4, r5
 800b53c:	d101      	bne.n	800b542 <__sfputs_r+0x12>
 800b53e:	2000      	movs	r0, #0
 800b540:	e007      	b.n	800b552 <__sfputs_r+0x22>
 800b542:	7821      	ldrb	r1, [r4, #0]
 800b544:	003a      	movs	r2, r7
 800b546:	0030      	movs	r0, r6
 800b548:	f7ff ffdd 	bl	800b506 <__sfputc_r>
 800b54c:	3401      	adds	r4, #1
 800b54e:	1c43      	adds	r3, r0, #1
 800b550:	d1f3      	bne.n	800b53a <__sfputs_r+0xa>
 800b552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b554 <_vfiprintf_r>:
 800b554:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b556:	b0a1      	sub	sp, #132	@ 0x84
 800b558:	000f      	movs	r7, r1
 800b55a:	0015      	movs	r5, r2
 800b55c:	001e      	movs	r6, r3
 800b55e:	9003      	str	r0, [sp, #12]
 800b560:	2800      	cmp	r0, #0
 800b562:	d004      	beq.n	800b56e <_vfiprintf_r+0x1a>
 800b564:	6a03      	ldr	r3, [r0, #32]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d101      	bne.n	800b56e <_vfiprintf_r+0x1a>
 800b56a:	f7fe f88b 	bl	8009684 <__sinit>
 800b56e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b570:	07db      	lsls	r3, r3, #31
 800b572:	d405      	bmi.n	800b580 <_vfiprintf_r+0x2c>
 800b574:	89bb      	ldrh	r3, [r7, #12]
 800b576:	059b      	lsls	r3, r3, #22
 800b578:	d402      	bmi.n	800b580 <_vfiprintf_r+0x2c>
 800b57a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b57c:	f7fe f9a9 	bl	80098d2 <__retarget_lock_acquire_recursive>
 800b580:	89bb      	ldrh	r3, [r7, #12]
 800b582:	071b      	lsls	r3, r3, #28
 800b584:	d502      	bpl.n	800b58c <_vfiprintf_r+0x38>
 800b586:	693b      	ldr	r3, [r7, #16]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d113      	bne.n	800b5b4 <_vfiprintf_r+0x60>
 800b58c:	0039      	movs	r1, r7
 800b58e:	9803      	ldr	r0, [sp, #12]
 800b590:	f000 f93e 	bl	800b810 <__swsetup_r>
 800b594:	2800      	cmp	r0, #0
 800b596:	d00d      	beq.n	800b5b4 <_vfiprintf_r+0x60>
 800b598:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b59a:	07db      	lsls	r3, r3, #31
 800b59c:	d503      	bpl.n	800b5a6 <_vfiprintf_r+0x52>
 800b59e:	2001      	movs	r0, #1
 800b5a0:	4240      	negs	r0, r0
 800b5a2:	b021      	add	sp, #132	@ 0x84
 800b5a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5a6:	89bb      	ldrh	r3, [r7, #12]
 800b5a8:	059b      	lsls	r3, r3, #22
 800b5aa:	d4f8      	bmi.n	800b59e <_vfiprintf_r+0x4a>
 800b5ac:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b5ae:	f7fe f991 	bl	80098d4 <__retarget_lock_release_recursive>
 800b5b2:	e7f4      	b.n	800b59e <_vfiprintf_r+0x4a>
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	ac08      	add	r4, sp, #32
 800b5b8:	6163      	str	r3, [r4, #20]
 800b5ba:	3320      	adds	r3, #32
 800b5bc:	7663      	strb	r3, [r4, #25]
 800b5be:	3310      	adds	r3, #16
 800b5c0:	76a3      	strb	r3, [r4, #26]
 800b5c2:	9607      	str	r6, [sp, #28]
 800b5c4:	002e      	movs	r6, r5
 800b5c6:	7833      	ldrb	r3, [r6, #0]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d001      	beq.n	800b5d0 <_vfiprintf_r+0x7c>
 800b5cc:	2b25      	cmp	r3, #37	@ 0x25
 800b5ce:	d148      	bne.n	800b662 <_vfiprintf_r+0x10e>
 800b5d0:	1b73      	subs	r3, r6, r5
 800b5d2:	9305      	str	r3, [sp, #20]
 800b5d4:	42ae      	cmp	r6, r5
 800b5d6:	d00b      	beq.n	800b5f0 <_vfiprintf_r+0x9c>
 800b5d8:	002a      	movs	r2, r5
 800b5da:	0039      	movs	r1, r7
 800b5dc:	9803      	ldr	r0, [sp, #12]
 800b5de:	f7ff ffa7 	bl	800b530 <__sfputs_r>
 800b5e2:	3001      	adds	r0, #1
 800b5e4:	d100      	bne.n	800b5e8 <_vfiprintf_r+0x94>
 800b5e6:	e0ae      	b.n	800b746 <_vfiprintf_r+0x1f2>
 800b5e8:	6963      	ldr	r3, [r4, #20]
 800b5ea:	9a05      	ldr	r2, [sp, #20]
 800b5ec:	189b      	adds	r3, r3, r2
 800b5ee:	6163      	str	r3, [r4, #20]
 800b5f0:	7833      	ldrb	r3, [r6, #0]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d100      	bne.n	800b5f8 <_vfiprintf_r+0xa4>
 800b5f6:	e0a6      	b.n	800b746 <_vfiprintf_r+0x1f2>
 800b5f8:	2201      	movs	r2, #1
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	4252      	negs	r2, r2
 800b5fe:	6062      	str	r2, [r4, #4]
 800b600:	a904      	add	r1, sp, #16
 800b602:	3254      	adds	r2, #84	@ 0x54
 800b604:	1852      	adds	r2, r2, r1
 800b606:	1c75      	adds	r5, r6, #1
 800b608:	6023      	str	r3, [r4, #0]
 800b60a:	60e3      	str	r3, [r4, #12]
 800b60c:	60a3      	str	r3, [r4, #8]
 800b60e:	7013      	strb	r3, [r2, #0]
 800b610:	65a3      	str	r3, [r4, #88]	@ 0x58
 800b612:	4b59      	ldr	r3, [pc, #356]	@ (800b778 <_vfiprintf_r+0x224>)
 800b614:	2205      	movs	r2, #5
 800b616:	0018      	movs	r0, r3
 800b618:	7829      	ldrb	r1, [r5, #0]
 800b61a:	9305      	str	r3, [sp, #20]
 800b61c:	f7fe f95b 	bl	80098d6 <memchr>
 800b620:	1c6e      	adds	r6, r5, #1
 800b622:	2800      	cmp	r0, #0
 800b624:	d11f      	bne.n	800b666 <_vfiprintf_r+0x112>
 800b626:	6822      	ldr	r2, [r4, #0]
 800b628:	06d3      	lsls	r3, r2, #27
 800b62a:	d504      	bpl.n	800b636 <_vfiprintf_r+0xe2>
 800b62c:	2353      	movs	r3, #83	@ 0x53
 800b62e:	a904      	add	r1, sp, #16
 800b630:	185b      	adds	r3, r3, r1
 800b632:	2120      	movs	r1, #32
 800b634:	7019      	strb	r1, [r3, #0]
 800b636:	0713      	lsls	r3, r2, #28
 800b638:	d504      	bpl.n	800b644 <_vfiprintf_r+0xf0>
 800b63a:	2353      	movs	r3, #83	@ 0x53
 800b63c:	a904      	add	r1, sp, #16
 800b63e:	185b      	adds	r3, r3, r1
 800b640:	212b      	movs	r1, #43	@ 0x2b
 800b642:	7019      	strb	r1, [r3, #0]
 800b644:	782b      	ldrb	r3, [r5, #0]
 800b646:	2b2a      	cmp	r3, #42	@ 0x2a
 800b648:	d016      	beq.n	800b678 <_vfiprintf_r+0x124>
 800b64a:	002e      	movs	r6, r5
 800b64c:	2100      	movs	r1, #0
 800b64e:	200a      	movs	r0, #10
 800b650:	68e3      	ldr	r3, [r4, #12]
 800b652:	7832      	ldrb	r2, [r6, #0]
 800b654:	1c75      	adds	r5, r6, #1
 800b656:	3a30      	subs	r2, #48	@ 0x30
 800b658:	2a09      	cmp	r2, #9
 800b65a:	d950      	bls.n	800b6fe <_vfiprintf_r+0x1aa>
 800b65c:	2900      	cmp	r1, #0
 800b65e:	d111      	bne.n	800b684 <_vfiprintf_r+0x130>
 800b660:	e017      	b.n	800b692 <_vfiprintf_r+0x13e>
 800b662:	3601      	adds	r6, #1
 800b664:	e7af      	b.n	800b5c6 <_vfiprintf_r+0x72>
 800b666:	9b05      	ldr	r3, [sp, #20]
 800b668:	6822      	ldr	r2, [r4, #0]
 800b66a:	1ac0      	subs	r0, r0, r3
 800b66c:	2301      	movs	r3, #1
 800b66e:	4083      	lsls	r3, r0
 800b670:	4313      	orrs	r3, r2
 800b672:	0035      	movs	r5, r6
 800b674:	6023      	str	r3, [r4, #0]
 800b676:	e7cc      	b.n	800b612 <_vfiprintf_r+0xbe>
 800b678:	9b07      	ldr	r3, [sp, #28]
 800b67a:	1d19      	adds	r1, r3, #4
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	9107      	str	r1, [sp, #28]
 800b680:	2b00      	cmp	r3, #0
 800b682:	db01      	blt.n	800b688 <_vfiprintf_r+0x134>
 800b684:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b686:	e004      	b.n	800b692 <_vfiprintf_r+0x13e>
 800b688:	425b      	negs	r3, r3
 800b68a:	60e3      	str	r3, [r4, #12]
 800b68c:	2302      	movs	r3, #2
 800b68e:	4313      	orrs	r3, r2
 800b690:	6023      	str	r3, [r4, #0]
 800b692:	7833      	ldrb	r3, [r6, #0]
 800b694:	2b2e      	cmp	r3, #46	@ 0x2e
 800b696:	d10c      	bne.n	800b6b2 <_vfiprintf_r+0x15e>
 800b698:	7873      	ldrb	r3, [r6, #1]
 800b69a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b69c:	d134      	bne.n	800b708 <_vfiprintf_r+0x1b4>
 800b69e:	9b07      	ldr	r3, [sp, #28]
 800b6a0:	3602      	adds	r6, #2
 800b6a2:	1d1a      	adds	r2, r3, #4
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	9207      	str	r2, [sp, #28]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	da01      	bge.n	800b6b0 <_vfiprintf_r+0x15c>
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	425b      	negs	r3, r3
 800b6b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6b2:	4d32      	ldr	r5, [pc, #200]	@ (800b77c <_vfiprintf_r+0x228>)
 800b6b4:	2203      	movs	r2, #3
 800b6b6:	0028      	movs	r0, r5
 800b6b8:	7831      	ldrb	r1, [r6, #0]
 800b6ba:	f7fe f90c 	bl	80098d6 <memchr>
 800b6be:	2800      	cmp	r0, #0
 800b6c0:	d006      	beq.n	800b6d0 <_vfiprintf_r+0x17c>
 800b6c2:	2340      	movs	r3, #64	@ 0x40
 800b6c4:	1b40      	subs	r0, r0, r5
 800b6c6:	4083      	lsls	r3, r0
 800b6c8:	6822      	ldr	r2, [r4, #0]
 800b6ca:	3601      	adds	r6, #1
 800b6cc:	4313      	orrs	r3, r2
 800b6ce:	6023      	str	r3, [r4, #0]
 800b6d0:	7831      	ldrb	r1, [r6, #0]
 800b6d2:	2206      	movs	r2, #6
 800b6d4:	482a      	ldr	r0, [pc, #168]	@ (800b780 <_vfiprintf_r+0x22c>)
 800b6d6:	1c75      	adds	r5, r6, #1
 800b6d8:	7621      	strb	r1, [r4, #24]
 800b6da:	f7fe f8fc 	bl	80098d6 <memchr>
 800b6de:	2800      	cmp	r0, #0
 800b6e0:	d040      	beq.n	800b764 <_vfiprintf_r+0x210>
 800b6e2:	4b28      	ldr	r3, [pc, #160]	@ (800b784 <_vfiprintf_r+0x230>)
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d122      	bne.n	800b72e <_vfiprintf_r+0x1da>
 800b6e8:	2207      	movs	r2, #7
 800b6ea:	9b07      	ldr	r3, [sp, #28]
 800b6ec:	3307      	adds	r3, #7
 800b6ee:	4393      	bics	r3, r2
 800b6f0:	3308      	adds	r3, #8
 800b6f2:	9307      	str	r3, [sp, #28]
 800b6f4:	6963      	ldr	r3, [r4, #20]
 800b6f6:	9a04      	ldr	r2, [sp, #16]
 800b6f8:	189b      	adds	r3, r3, r2
 800b6fa:	6163      	str	r3, [r4, #20]
 800b6fc:	e762      	b.n	800b5c4 <_vfiprintf_r+0x70>
 800b6fe:	4343      	muls	r3, r0
 800b700:	002e      	movs	r6, r5
 800b702:	2101      	movs	r1, #1
 800b704:	189b      	adds	r3, r3, r2
 800b706:	e7a4      	b.n	800b652 <_vfiprintf_r+0xfe>
 800b708:	2300      	movs	r3, #0
 800b70a:	200a      	movs	r0, #10
 800b70c:	0019      	movs	r1, r3
 800b70e:	3601      	adds	r6, #1
 800b710:	6063      	str	r3, [r4, #4]
 800b712:	7832      	ldrb	r2, [r6, #0]
 800b714:	1c75      	adds	r5, r6, #1
 800b716:	3a30      	subs	r2, #48	@ 0x30
 800b718:	2a09      	cmp	r2, #9
 800b71a:	d903      	bls.n	800b724 <_vfiprintf_r+0x1d0>
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d0c8      	beq.n	800b6b2 <_vfiprintf_r+0x15e>
 800b720:	9109      	str	r1, [sp, #36]	@ 0x24
 800b722:	e7c6      	b.n	800b6b2 <_vfiprintf_r+0x15e>
 800b724:	4341      	muls	r1, r0
 800b726:	002e      	movs	r6, r5
 800b728:	2301      	movs	r3, #1
 800b72a:	1889      	adds	r1, r1, r2
 800b72c:	e7f1      	b.n	800b712 <_vfiprintf_r+0x1be>
 800b72e:	aa07      	add	r2, sp, #28
 800b730:	9200      	str	r2, [sp, #0]
 800b732:	0021      	movs	r1, r4
 800b734:	003a      	movs	r2, r7
 800b736:	4b14      	ldr	r3, [pc, #80]	@ (800b788 <_vfiprintf_r+0x234>)
 800b738:	9803      	ldr	r0, [sp, #12]
 800b73a:	f7fd fb59 	bl	8008df0 <_printf_float>
 800b73e:	9004      	str	r0, [sp, #16]
 800b740:	9b04      	ldr	r3, [sp, #16]
 800b742:	3301      	adds	r3, #1
 800b744:	d1d6      	bne.n	800b6f4 <_vfiprintf_r+0x1a0>
 800b746:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b748:	07db      	lsls	r3, r3, #31
 800b74a:	d405      	bmi.n	800b758 <_vfiprintf_r+0x204>
 800b74c:	89bb      	ldrh	r3, [r7, #12]
 800b74e:	059b      	lsls	r3, r3, #22
 800b750:	d402      	bmi.n	800b758 <_vfiprintf_r+0x204>
 800b752:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b754:	f7fe f8be 	bl	80098d4 <__retarget_lock_release_recursive>
 800b758:	89bb      	ldrh	r3, [r7, #12]
 800b75a:	065b      	lsls	r3, r3, #25
 800b75c:	d500      	bpl.n	800b760 <_vfiprintf_r+0x20c>
 800b75e:	e71e      	b.n	800b59e <_vfiprintf_r+0x4a>
 800b760:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800b762:	e71e      	b.n	800b5a2 <_vfiprintf_r+0x4e>
 800b764:	aa07      	add	r2, sp, #28
 800b766:	9200      	str	r2, [sp, #0]
 800b768:	0021      	movs	r1, r4
 800b76a:	003a      	movs	r2, r7
 800b76c:	4b06      	ldr	r3, [pc, #24]	@ (800b788 <_vfiprintf_r+0x234>)
 800b76e:	9803      	ldr	r0, [sp, #12]
 800b770:	f7fd fdec 	bl	800934c <_printf_i>
 800b774:	e7e3      	b.n	800b73e <_vfiprintf_r+0x1ea>
 800b776:	46c0      	nop			@ (mov r8, r8)
 800b778:	0800eb4e 	.word	0x0800eb4e
 800b77c:	0800eb54 	.word	0x0800eb54
 800b780:	0800eb58 	.word	0x0800eb58
 800b784:	08008df1 	.word	0x08008df1
 800b788:	0800b531 	.word	0x0800b531

0800b78c <__swbuf_r>:
 800b78c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b78e:	0006      	movs	r6, r0
 800b790:	000d      	movs	r5, r1
 800b792:	0014      	movs	r4, r2
 800b794:	2800      	cmp	r0, #0
 800b796:	d004      	beq.n	800b7a2 <__swbuf_r+0x16>
 800b798:	6a03      	ldr	r3, [r0, #32]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d101      	bne.n	800b7a2 <__swbuf_r+0x16>
 800b79e:	f7fd ff71 	bl	8009684 <__sinit>
 800b7a2:	69a3      	ldr	r3, [r4, #24]
 800b7a4:	60a3      	str	r3, [r4, #8]
 800b7a6:	89a3      	ldrh	r3, [r4, #12]
 800b7a8:	071b      	lsls	r3, r3, #28
 800b7aa:	d502      	bpl.n	800b7b2 <__swbuf_r+0x26>
 800b7ac:	6923      	ldr	r3, [r4, #16]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d109      	bne.n	800b7c6 <__swbuf_r+0x3a>
 800b7b2:	0021      	movs	r1, r4
 800b7b4:	0030      	movs	r0, r6
 800b7b6:	f000 f82b 	bl	800b810 <__swsetup_r>
 800b7ba:	2800      	cmp	r0, #0
 800b7bc:	d003      	beq.n	800b7c6 <__swbuf_r+0x3a>
 800b7be:	2501      	movs	r5, #1
 800b7c0:	426d      	negs	r5, r5
 800b7c2:	0028      	movs	r0, r5
 800b7c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b7c6:	6923      	ldr	r3, [r4, #16]
 800b7c8:	6820      	ldr	r0, [r4, #0]
 800b7ca:	b2ef      	uxtb	r7, r5
 800b7cc:	1ac0      	subs	r0, r0, r3
 800b7ce:	6963      	ldr	r3, [r4, #20]
 800b7d0:	b2ed      	uxtb	r5, r5
 800b7d2:	4283      	cmp	r3, r0
 800b7d4:	dc05      	bgt.n	800b7e2 <__swbuf_r+0x56>
 800b7d6:	0021      	movs	r1, r4
 800b7d8:	0030      	movs	r0, r6
 800b7da:	f7ff fd8b 	bl	800b2f4 <_fflush_r>
 800b7de:	2800      	cmp	r0, #0
 800b7e0:	d1ed      	bne.n	800b7be <__swbuf_r+0x32>
 800b7e2:	68a3      	ldr	r3, [r4, #8]
 800b7e4:	3001      	adds	r0, #1
 800b7e6:	3b01      	subs	r3, #1
 800b7e8:	60a3      	str	r3, [r4, #8]
 800b7ea:	6823      	ldr	r3, [r4, #0]
 800b7ec:	1c5a      	adds	r2, r3, #1
 800b7ee:	6022      	str	r2, [r4, #0]
 800b7f0:	701f      	strb	r7, [r3, #0]
 800b7f2:	6963      	ldr	r3, [r4, #20]
 800b7f4:	4283      	cmp	r3, r0
 800b7f6:	d004      	beq.n	800b802 <__swbuf_r+0x76>
 800b7f8:	89a3      	ldrh	r3, [r4, #12]
 800b7fa:	07db      	lsls	r3, r3, #31
 800b7fc:	d5e1      	bpl.n	800b7c2 <__swbuf_r+0x36>
 800b7fe:	2d0a      	cmp	r5, #10
 800b800:	d1df      	bne.n	800b7c2 <__swbuf_r+0x36>
 800b802:	0021      	movs	r1, r4
 800b804:	0030      	movs	r0, r6
 800b806:	f7ff fd75 	bl	800b2f4 <_fflush_r>
 800b80a:	2800      	cmp	r0, #0
 800b80c:	d0d9      	beq.n	800b7c2 <__swbuf_r+0x36>
 800b80e:	e7d6      	b.n	800b7be <__swbuf_r+0x32>

0800b810 <__swsetup_r>:
 800b810:	4b2d      	ldr	r3, [pc, #180]	@ (800b8c8 <__swsetup_r+0xb8>)
 800b812:	b570      	push	{r4, r5, r6, lr}
 800b814:	0005      	movs	r5, r0
 800b816:	6818      	ldr	r0, [r3, #0]
 800b818:	000c      	movs	r4, r1
 800b81a:	2800      	cmp	r0, #0
 800b81c:	d004      	beq.n	800b828 <__swsetup_r+0x18>
 800b81e:	6a03      	ldr	r3, [r0, #32]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d101      	bne.n	800b828 <__swsetup_r+0x18>
 800b824:	f7fd ff2e 	bl	8009684 <__sinit>
 800b828:	220c      	movs	r2, #12
 800b82a:	5ea3      	ldrsh	r3, [r4, r2]
 800b82c:	071a      	lsls	r2, r3, #28
 800b82e:	d423      	bmi.n	800b878 <__swsetup_r+0x68>
 800b830:	06da      	lsls	r2, r3, #27
 800b832:	d407      	bmi.n	800b844 <__swsetup_r+0x34>
 800b834:	2209      	movs	r2, #9
 800b836:	602a      	str	r2, [r5, #0]
 800b838:	2240      	movs	r2, #64	@ 0x40
 800b83a:	2001      	movs	r0, #1
 800b83c:	4313      	orrs	r3, r2
 800b83e:	81a3      	strh	r3, [r4, #12]
 800b840:	4240      	negs	r0, r0
 800b842:	e03a      	b.n	800b8ba <__swsetup_r+0xaa>
 800b844:	075b      	lsls	r3, r3, #29
 800b846:	d513      	bpl.n	800b870 <__swsetup_r+0x60>
 800b848:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b84a:	2900      	cmp	r1, #0
 800b84c:	d008      	beq.n	800b860 <__swsetup_r+0x50>
 800b84e:	0023      	movs	r3, r4
 800b850:	3344      	adds	r3, #68	@ 0x44
 800b852:	4299      	cmp	r1, r3
 800b854:	d002      	beq.n	800b85c <__swsetup_r+0x4c>
 800b856:	0028      	movs	r0, r5
 800b858:	f7fe fec6 	bl	800a5e8 <_free_r>
 800b85c:	2300      	movs	r3, #0
 800b85e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b860:	2224      	movs	r2, #36	@ 0x24
 800b862:	89a3      	ldrh	r3, [r4, #12]
 800b864:	4393      	bics	r3, r2
 800b866:	81a3      	strh	r3, [r4, #12]
 800b868:	2300      	movs	r3, #0
 800b86a:	6063      	str	r3, [r4, #4]
 800b86c:	6923      	ldr	r3, [r4, #16]
 800b86e:	6023      	str	r3, [r4, #0]
 800b870:	2308      	movs	r3, #8
 800b872:	89a2      	ldrh	r2, [r4, #12]
 800b874:	4313      	orrs	r3, r2
 800b876:	81a3      	strh	r3, [r4, #12]
 800b878:	6923      	ldr	r3, [r4, #16]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d10b      	bne.n	800b896 <__swsetup_r+0x86>
 800b87e:	21a0      	movs	r1, #160	@ 0xa0
 800b880:	2280      	movs	r2, #128	@ 0x80
 800b882:	89a3      	ldrh	r3, [r4, #12]
 800b884:	0089      	lsls	r1, r1, #2
 800b886:	0092      	lsls	r2, r2, #2
 800b888:	400b      	ands	r3, r1
 800b88a:	4293      	cmp	r3, r2
 800b88c:	d003      	beq.n	800b896 <__swsetup_r+0x86>
 800b88e:	0021      	movs	r1, r4
 800b890:	0028      	movs	r0, r5
 800b892:	f000 f88f 	bl	800b9b4 <__smakebuf_r>
 800b896:	220c      	movs	r2, #12
 800b898:	5ea3      	ldrsh	r3, [r4, r2]
 800b89a:	2101      	movs	r1, #1
 800b89c:	001a      	movs	r2, r3
 800b89e:	400a      	ands	r2, r1
 800b8a0:	420b      	tst	r3, r1
 800b8a2:	d00b      	beq.n	800b8bc <__swsetup_r+0xac>
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	60a2      	str	r2, [r4, #8]
 800b8a8:	6962      	ldr	r2, [r4, #20]
 800b8aa:	4252      	negs	r2, r2
 800b8ac:	61a2      	str	r2, [r4, #24]
 800b8ae:	2000      	movs	r0, #0
 800b8b0:	6922      	ldr	r2, [r4, #16]
 800b8b2:	4282      	cmp	r2, r0
 800b8b4:	d101      	bne.n	800b8ba <__swsetup_r+0xaa>
 800b8b6:	061a      	lsls	r2, r3, #24
 800b8b8:	d4be      	bmi.n	800b838 <__swsetup_r+0x28>
 800b8ba:	bd70      	pop	{r4, r5, r6, pc}
 800b8bc:	0799      	lsls	r1, r3, #30
 800b8be:	d400      	bmi.n	800b8c2 <__swsetup_r+0xb2>
 800b8c0:	6962      	ldr	r2, [r4, #20]
 800b8c2:	60a2      	str	r2, [r4, #8]
 800b8c4:	e7f3      	b.n	800b8ae <__swsetup_r+0x9e>
 800b8c6:	46c0      	nop			@ (mov r8, r8)
 800b8c8:	20000034 	.word	0x20000034

0800b8cc <_raise_r>:
 800b8cc:	b570      	push	{r4, r5, r6, lr}
 800b8ce:	0004      	movs	r4, r0
 800b8d0:	000d      	movs	r5, r1
 800b8d2:	291f      	cmp	r1, #31
 800b8d4:	d904      	bls.n	800b8e0 <_raise_r+0x14>
 800b8d6:	2316      	movs	r3, #22
 800b8d8:	6003      	str	r3, [r0, #0]
 800b8da:	2001      	movs	r0, #1
 800b8dc:	4240      	negs	r0, r0
 800b8de:	bd70      	pop	{r4, r5, r6, pc}
 800b8e0:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d004      	beq.n	800b8f0 <_raise_r+0x24>
 800b8e6:	008a      	lsls	r2, r1, #2
 800b8e8:	189b      	adds	r3, r3, r2
 800b8ea:	681a      	ldr	r2, [r3, #0]
 800b8ec:	2a00      	cmp	r2, #0
 800b8ee:	d108      	bne.n	800b902 <_raise_r+0x36>
 800b8f0:	0020      	movs	r0, r4
 800b8f2:	f000 f831 	bl	800b958 <_getpid_r>
 800b8f6:	002a      	movs	r2, r5
 800b8f8:	0001      	movs	r1, r0
 800b8fa:	0020      	movs	r0, r4
 800b8fc:	f000 f81a 	bl	800b934 <_kill_r>
 800b900:	e7ed      	b.n	800b8de <_raise_r+0x12>
 800b902:	2a01      	cmp	r2, #1
 800b904:	d009      	beq.n	800b91a <_raise_r+0x4e>
 800b906:	1c51      	adds	r1, r2, #1
 800b908:	d103      	bne.n	800b912 <_raise_r+0x46>
 800b90a:	2316      	movs	r3, #22
 800b90c:	6003      	str	r3, [r0, #0]
 800b90e:	2001      	movs	r0, #1
 800b910:	e7e5      	b.n	800b8de <_raise_r+0x12>
 800b912:	2100      	movs	r1, #0
 800b914:	0028      	movs	r0, r5
 800b916:	6019      	str	r1, [r3, #0]
 800b918:	4790      	blx	r2
 800b91a:	2000      	movs	r0, #0
 800b91c:	e7df      	b.n	800b8de <_raise_r+0x12>
	...

0800b920 <raise>:
 800b920:	b510      	push	{r4, lr}
 800b922:	4b03      	ldr	r3, [pc, #12]	@ (800b930 <raise+0x10>)
 800b924:	0001      	movs	r1, r0
 800b926:	6818      	ldr	r0, [r3, #0]
 800b928:	f7ff ffd0 	bl	800b8cc <_raise_r>
 800b92c:	bd10      	pop	{r4, pc}
 800b92e:	46c0      	nop			@ (mov r8, r8)
 800b930:	20000034 	.word	0x20000034

0800b934 <_kill_r>:
 800b934:	2300      	movs	r3, #0
 800b936:	b570      	push	{r4, r5, r6, lr}
 800b938:	4d06      	ldr	r5, [pc, #24]	@ (800b954 <_kill_r+0x20>)
 800b93a:	0004      	movs	r4, r0
 800b93c:	0008      	movs	r0, r1
 800b93e:	0011      	movs	r1, r2
 800b940:	602b      	str	r3, [r5, #0]
 800b942:	f7fa f979 	bl	8005c38 <_kill>
 800b946:	1c43      	adds	r3, r0, #1
 800b948:	d103      	bne.n	800b952 <_kill_r+0x1e>
 800b94a:	682b      	ldr	r3, [r5, #0]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d000      	beq.n	800b952 <_kill_r+0x1e>
 800b950:	6023      	str	r3, [r4, #0]
 800b952:	bd70      	pop	{r4, r5, r6, pc}
 800b954:	20000a7c 	.word	0x20000a7c

0800b958 <_getpid_r>:
 800b958:	b510      	push	{r4, lr}
 800b95a:	f7fa f96b 	bl	8005c34 <_getpid>
 800b95e:	bd10      	pop	{r4, pc}

0800b960 <__swhatbuf_r>:
 800b960:	b570      	push	{r4, r5, r6, lr}
 800b962:	000e      	movs	r6, r1
 800b964:	001d      	movs	r5, r3
 800b966:	230e      	movs	r3, #14
 800b968:	5ec9      	ldrsh	r1, [r1, r3]
 800b96a:	0014      	movs	r4, r2
 800b96c:	b096      	sub	sp, #88	@ 0x58
 800b96e:	2900      	cmp	r1, #0
 800b970:	da0c      	bge.n	800b98c <__swhatbuf_r+0x2c>
 800b972:	89b2      	ldrh	r2, [r6, #12]
 800b974:	2380      	movs	r3, #128	@ 0x80
 800b976:	0011      	movs	r1, r2
 800b978:	4019      	ands	r1, r3
 800b97a:	421a      	tst	r2, r3
 800b97c:	d114      	bne.n	800b9a8 <__swhatbuf_r+0x48>
 800b97e:	2380      	movs	r3, #128	@ 0x80
 800b980:	00db      	lsls	r3, r3, #3
 800b982:	2000      	movs	r0, #0
 800b984:	6029      	str	r1, [r5, #0]
 800b986:	6023      	str	r3, [r4, #0]
 800b988:	b016      	add	sp, #88	@ 0x58
 800b98a:	bd70      	pop	{r4, r5, r6, pc}
 800b98c:	466a      	mov	r2, sp
 800b98e:	f000 f853 	bl	800ba38 <_fstat_r>
 800b992:	2800      	cmp	r0, #0
 800b994:	dbed      	blt.n	800b972 <__swhatbuf_r+0x12>
 800b996:	23f0      	movs	r3, #240	@ 0xf0
 800b998:	9901      	ldr	r1, [sp, #4]
 800b99a:	021b      	lsls	r3, r3, #8
 800b99c:	4019      	ands	r1, r3
 800b99e:	4b04      	ldr	r3, [pc, #16]	@ (800b9b0 <__swhatbuf_r+0x50>)
 800b9a0:	18c9      	adds	r1, r1, r3
 800b9a2:	424b      	negs	r3, r1
 800b9a4:	4159      	adcs	r1, r3
 800b9a6:	e7ea      	b.n	800b97e <__swhatbuf_r+0x1e>
 800b9a8:	2100      	movs	r1, #0
 800b9aa:	2340      	movs	r3, #64	@ 0x40
 800b9ac:	e7e9      	b.n	800b982 <__swhatbuf_r+0x22>
 800b9ae:	46c0      	nop			@ (mov r8, r8)
 800b9b0:	ffffe000 	.word	0xffffe000

0800b9b4 <__smakebuf_r>:
 800b9b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9b6:	2602      	movs	r6, #2
 800b9b8:	898b      	ldrh	r3, [r1, #12]
 800b9ba:	0005      	movs	r5, r0
 800b9bc:	000c      	movs	r4, r1
 800b9be:	b085      	sub	sp, #20
 800b9c0:	4233      	tst	r3, r6
 800b9c2:	d007      	beq.n	800b9d4 <__smakebuf_r+0x20>
 800b9c4:	0023      	movs	r3, r4
 800b9c6:	3347      	adds	r3, #71	@ 0x47
 800b9c8:	6023      	str	r3, [r4, #0]
 800b9ca:	6123      	str	r3, [r4, #16]
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	6163      	str	r3, [r4, #20]
 800b9d0:	b005      	add	sp, #20
 800b9d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9d4:	ab03      	add	r3, sp, #12
 800b9d6:	aa02      	add	r2, sp, #8
 800b9d8:	f7ff ffc2 	bl	800b960 <__swhatbuf_r>
 800b9dc:	9f02      	ldr	r7, [sp, #8]
 800b9de:	9001      	str	r0, [sp, #4]
 800b9e0:	0039      	movs	r1, r7
 800b9e2:	0028      	movs	r0, r5
 800b9e4:	f7fe fe76 	bl	800a6d4 <_malloc_r>
 800b9e8:	2800      	cmp	r0, #0
 800b9ea:	d108      	bne.n	800b9fe <__smakebuf_r+0x4a>
 800b9ec:	220c      	movs	r2, #12
 800b9ee:	5ea3      	ldrsh	r3, [r4, r2]
 800b9f0:	059a      	lsls	r2, r3, #22
 800b9f2:	d4ed      	bmi.n	800b9d0 <__smakebuf_r+0x1c>
 800b9f4:	2203      	movs	r2, #3
 800b9f6:	4393      	bics	r3, r2
 800b9f8:	431e      	orrs	r6, r3
 800b9fa:	81a6      	strh	r6, [r4, #12]
 800b9fc:	e7e2      	b.n	800b9c4 <__smakebuf_r+0x10>
 800b9fe:	2380      	movs	r3, #128	@ 0x80
 800ba00:	89a2      	ldrh	r2, [r4, #12]
 800ba02:	6020      	str	r0, [r4, #0]
 800ba04:	4313      	orrs	r3, r2
 800ba06:	81a3      	strh	r3, [r4, #12]
 800ba08:	9b03      	ldr	r3, [sp, #12]
 800ba0a:	6120      	str	r0, [r4, #16]
 800ba0c:	6167      	str	r7, [r4, #20]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d00c      	beq.n	800ba2c <__smakebuf_r+0x78>
 800ba12:	0028      	movs	r0, r5
 800ba14:	230e      	movs	r3, #14
 800ba16:	5ee1      	ldrsh	r1, [r4, r3]
 800ba18:	f000 f820 	bl	800ba5c <_isatty_r>
 800ba1c:	2800      	cmp	r0, #0
 800ba1e:	d005      	beq.n	800ba2c <__smakebuf_r+0x78>
 800ba20:	2303      	movs	r3, #3
 800ba22:	89a2      	ldrh	r2, [r4, #12]
 800ba24:	439a      	bics	r2, r3
 800ba26:	3b02      	subs	r3, #2
 800ba28:	4313      	orrs	r3, r2
 800ba2a:	81a3      	strh	r3, [r4, #12]
 800ba2c:	89a3      	ldrh	r3, [r4, #12]
 800ba2e:	9a01      	ldr	r2, [sp, #4]
 800ba30:	4313      	orrs	r3, r2
 800ba32:	81a3      	strh	r3, [r4, #12]
 800ba34:	e7cc      	b.n	800b9d0 <__smakebuf_r+0x1c>
	...

0800ba38 <_fstat_r>:
 800ba38:	2300      	movs	r3, #0
 800ba3a:	b570      	push	{r4, r5, r6, lr}
 800ba3c:	4d06      	ldr	r5, [pc, #24]	@ (800ba58 <_fstat_r+0x20>)
 800ba3e:	0004      	movs	r4, r0
 800ba40:	0008      	movs	r0, r1
 800ba42:	0011      	movs	r1, r2
 800ba44:	602b      	str	r3, [r5, #0]
 800ba46:	f7fa f922 	bl	8005c8e <_fstat>
 800ba4a:	1c43      	adds	r3, r0, #1
 800ba4c:	d103      	bne.n	800ba56 <_fstat_r+0x1e>
 800ba4e:	682b      	ldr	r3, [r5, #0]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d000      	beq.n	800ba56 <_fstat_r+0x1e>
 800ba54:	6023      	str	r3, [r4, #0]
 800ba56:	bd70      	pop	{r4, r5, r6, pc}
 800ba58:	20000a7c 	.word	0x20000a7c

0800ba5c <_isatty_r>:
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	b570      	push	{r4, r5, r6, lr}
 800ba60:	4d06      	ldr	r5, [pc, #24]	@ (800ba7c <_isatty_r+0x20>)
 800ba62:	0004      	movs	r4, r0
 800ba64:	0008      	movs	r0, r1
 800ba66:	602b      	str	r3, [r5, #0]
 800ba68:	f7fa f916 	bl	8005c98 <_isatty>
 800ba6c:	1c43      	adds	r3, r0, #1
 800ba6e:	d103      	bne.n	800ba78 <_isatty_r+0x1c>
 800ba70:	682b      	ldr	r3, [r5, #0]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d000      	beq.n	800ba78 <_isatty_r+0x1c>
 800ba76:	6023      	str	r3, [r4, #0]
 800ba78:	bd70      	pop	{r4, r5, r6, pc}
 800ba7a:	46c0      	nop			@ (mov r8, r8)
 800ba7c:	20000a7c 	.word	0x20000a7c

0800ba80 <pow>:
 800ba80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba82:	0014      	movs	r4, r2
 800ba84:	001d      	movs	r5, r3
 800ba86:	9000      	str	r0, [sp, #0]
 800ba88:	9101      	str	r1, [sp, #4]
 800ba8a:	f000 f86f 	bl	800bb6c <__ieee754_pow>
 800ba8e:	0022      	movs	r2, r4
 800ba90:	0006      	movs	r6, r0
 800ba92:	000f      	movs	r7, r1
 800ba94:	002b      	movs	r3, r5
 800ba96:	0020      	movs	r0, r4
 800ba98:	0029      	movs	r1, r5
 800ba9a:	f7f7 fca5 	bl	80033e8 <__aeabi_dcmpun>
 800ba9e:	2800      	cmp	r0, #0
 800baa0:	d13f      	bne.n	800bb22 <pow+0xa2>
 800baa2:	9800      	ldr	r0, [sp, #0]
 800baa4:	9901      	ldr	r1, [sp, #4]
 800baa6:	2200      	movs	r2, #0
 800baa8:	2300      	movs	r3, #0
 800baaa:	f7f4 fcdb 	bl	8000464 <__aeabi_dcmpeq>
 800baae:	2800      	cmp	r0, #0
 800bab0:	d019      	beq.n	800bae6 <pow+0x66>
 800bab2:	2200      	movs	r2, #0
 800bab4:	2300      	movs	r3, #0
 800bab6:	0020      	movs	r0, r4
 800bab8:	0029      	movs	r1, r5
 800baba:	f7f4 fcd3 	bl	8000464 <__aeabi_dcmpeq>
 800babe:	2800      	cmp	r0, #0
 800bac0:	d146      	bne.n	800bb50 <pow+0xd0>
 800bac2:	0020      	movs	r0, r4
 800bac4:	0029      	movs	r1, r5
 800bac6:	f000 f849 	bl	800bb5c <finite>
 800baca:	2800      	cmp	r0, #0
 800bacc:	d029      	beq.n	800bb22 <pow+0xa2>
 800bace:	2200      	movs	r2, #0
 800bad0:	2300      	movs	r3, #0
 800bad2:	0020      	movs	r0, r4
 800bad4:	0029      	movs	r1, r5
 800bad6:	f7f4 fccb 	bl	8000470 <__aeabi_dcmplt>
 800bada:	2800      	cmp	r0, #0
 800badc:	d021      	beq.n	800bb22 <pow+0xa2>
 800bade:	f7fd fecd 	bl	800987c <__errno>
 800bae2:	2322      	movs	r3, #34	@ 0x22
 800bae4:	e01c      	b.n	800bb20 <pow+0xa0>
 800bae6:	0030      	movs	r0, r6
 800bae8:	0039      	movs	r1, r7
 800baea:	f000 f837 	bl	800bb5c <finite>
 800baee:	2800      	cmp	r0, #0
 800baf0:	d11b      	bne.n	800bb2a <pow+0xaa>
 800baf2:	9800      	ldr	r0, [sp, #0]
 800baf4:	9901      	ldr	r1, [sp, #4]
 800baf6:	f000 f831 	bl	800bb5c <finite>
 800bafa:	2800      	cmp	r0, #0
 800bafc:	d015      	beq.n	800bb2a <pow+0xaa>
 800bafe:	0020      	movs	r0, r4
 800bb00:	0029      	movs	r1, r5
 800bb02:	f000 f82b 	bl	800bb5c <finite>
 800bb06:	2800      	cmp	r0, #0
 800bb08:	d00f      	beq.n	800bb2a <pow+0xaa>
 800bb0a:	0032      	movs	r2, r6
 800bb0c:	003b      	movs	r3, r7
 800bb0e:	0030      	movs	r0, r6
 800bb10:	0039      	movs	r1, r7
 800bb12:	f7f7 fc69 	bl	80033e8 <__aeabi_dcmpun>
 800bb16:	2800      	cmp	r0, #0
 800bb18:	d0e1      	beq.n	800bade <pow+0x5e>
 800bb1a:	f7fd feaf 	bl	800987c <__errno>
 800bb1e:	2321      	movs	r3, #33	@ 0x21
 800bb20:	6003      	str	r3, [r0, #0]
 800bb22:	0030      	movs	r0, r6
 800bb24:	0039      	movs	r1, r7
 800bb26:	b003      	add	sp, #12
 800bb28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	0030      	movs	r0, r6
 800bb30:	0039      	movs	r1, r7
 800bb32:	f7f4 fc97 	bl	8000464 <__aeabi_dcmpeq>
 800bb36:	2800      	cmp	r0, #0
 800bb38:	d0f3      	beq.n	800bb22 <pow+0xa2>
 800bb3a:	9800      	ldr	r0, [sp, #0]
 800bb3c:	9901      	ldr	r1, [sp, #4]
 800bb3e:	f000 f80d 	bl	800bb5c <finite>
 800bb42:	2800      	cmp	r0, #0
 800bb44:	d0ed      	beq.n	800bb22 <pow+0xa2>
 800bb46:	0020      	movs	r0, r4
 800bb48:	0029      	movs	r1, r5
 800bb4a:	f000 f807 	bl	800bb5c <finite>
 800bb4e:	e7c4      	b.n	800bada <pow+0x5a>
 800bb50:	2600      	movs	r6, #0
 800bb52:	4f01      	ldr	r7, [pc, #4]	@ (800bb58 <pow+0xd8>)
 800bb54:	e7e5      	b.n	800bb22 <pow+0xa2>
 800bb56:	46c0      	nop			@ (mov r8, r8)
 800bb58:	3ff00000 	.word	0x3ff00000

0800bb5c <finite>:
 800bb5c:	4b02      	ldr	r3, [pc, #8]	@ (800bb68 <finite+0xc>)
 800bb5e:	0048      	lsls	r0, r1, #1
 800bb60:	0840      	lsrs	r0, r0, #1
 800bb62:	18c0      	adds	r0, r0, r3
 800bb64:	0fc0      	lsrs	r0, r0, #31
 800bb66:	4770      	bx	lr
 800bb68:	80100000 	.word	0x80100000

0800bb6c <__ieee754_pow>:
 800bb6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb6e:	b095      	sub	sp, #84	@ 0x54
 800bb70:	9204      	str	r2, [sp, #16]
 800bb72:	9305      	str	r3, [sp, #20]
 800bb74:	9b04      	ldr	r3, [sp, #16]
 800bb76:	9f05      	ldr	r7, [sp, #20]
 800bb78:	001a      	movs	r2, r3
 800bb7a:	007d      	lsls	r5, r7, #1
 800bb7c:	086d      	lsrs	r5, r5, #1
 800bb7e:	9002      	str	r0, [sp, #8]
 800bb80:	9103      	str	r1, [sp, #12]
 800bb82:	432a      	orrs	r2, r5
 800bb84:	d11a      	bne.n	800bbbc <__ieee754_pow+0x50>
 800bb86:	2180      	movs	r1, #128	@ 0x80
 800bb88:	9a02      	ldr	r2, [sp, #8]
 800bb8a:	9803      	ldr	r0, [sp, #12]
 800bb8c:	0309      	lsls	r1, r1, #12
 800bb8e:	4048      	eors	r0, r1
 800bb90:	0003      	movs	r3, r0
 800bb92:	1892      	adds	r2, r2, r2
 800bb94:	415b      	adcs	r3, r3
 800bb96:	4996      	ldr	r1, [pc, #600]	@ (800bdf0 <__ieee754_pow+0x284>)
 800bb98:	428b      	cmp	r3, r1
 800bb9a:	d806      	bhi.n	800bbaa <__ieee754_pow+0x3e>
 800bb9c:	d001      	beq.n	800bba2 <__ieee754_pow+0x36>
 800bb9e:	f000 fcce 	bl	800c53e <__ieee754_pow+0x9d2>
 800bba2:	2a00      	cmp	r2, #0
 800bba4:	d101      	bne.n	800bbaa <__ieee754_pow+0x3e>
 800bba6:	f000 fcca 	bl	800c53e <__ieee754_pow+0x9d2>
 800bbaa:	9a04      	ldr	r2, [sp, #16]
 800bbac:	9b05      	ldr	r3, [sp, #20]
 800bbae:	9802      	ldr	r0, [sp, #8]
 800bbb0:	9903      	ldr	r1, [sp, #12]
 800bbb2:	f7f5 fd29 	bl	8001608 <__aeabi_dadd>
 800bbb6:	9000      	str	r0, [sp, #0]
 800bbb8:	9101      	str	r1, [sp, #4]
 800bbba:	e08e      	b.n	800bcda <__ieee754_pow+0x16e>
 800bbbc:	9a03      	ldr	r2, [sp, #12]
 800bbbe:	9206      	str	r2, [sp, #24]
 800bbc0:	9a02      	ldr	r2, [sp, #8]
 800bbc2:	920a      	str	r2, [sp, #40]	@ 0x28
 800bbc4:	9a03      	ldr	r2, [sp, #12]
 800bbc6:	0054      	lsls	r4, r2, #1
 800bbc8:	4a8a      	ldr	r2, [pc, #552]	@ (800bdf4 <__ieee754_pow+0x288>)
 800bbca:	0864      	lsrs	r4, r4, #1
 800bbcc:	4294      	cmp	r4, r2
 800bbce:	d80e      	bhi.n	800bbee <__ieee754_pow+0x82>
 800bbd0:	d105      	bne.n	800bbde <__ieee754_pow+0x72>
 800bbd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bbd4:	2a00      	cmp	r2, #0
 800bbd6:	d1e8      	bne.n	800bbaa <__ieee754_pow+0x3e>
 800bbd8:	42a5      	cmp	r5, r4
 800bbda:	d8e6      	bhi.n	800bbaa <__ieee754_pow+0x3e>
 800bbdc:	e002      	b.n	800bbe4 <__ieee754_pow+0x78>
 800bbde:	4a85      	ldr	r2, [pc, #532]	@ (800bdf4 <__ieee754_pow+0x288>)
 800bbe0:	4295      	cmp	r5, r2
 800bbe2:	d804      	bhi.n	800bbee <__ieee754_pow+0x82>
 800bbe4:	4a83      	ldr	r2, [pc, #524]	@ (800bdf4 <__ieee754_pow+0x288>)
 800bbe6:	4295      	cmp	r5, r2
 800bbe8:	d10c      	bne.n	800bc04 <__ieee754_pow+0x98>
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d00a      	beq.n	800bc04 <__ieee754_pow+0x98>
 800bbee:	4a82      	ldr	r2, [pc, #520]	@ (800bdf8 <__ieee754_pow+0x28c>)
 800bbf0:	9b03      	ldr	r3, [sp, #12]
 800bbf2:	189b      	adds	r3, r3, r2
 800bbf4:	9a02      	ldr	r2, [sp, #8]
 800bbf6:	4313      	orrs	r3, r2
 800bbf8:	d1d7      	bne.n	800bbaa <__ieee754_pow+0x3e>
 800bbfa:	2180      	movs	r1, #128	@ 0x80
 800bbfc:	9a04      	ldr	r2, [sp, #16]
 800bbfe:	9805      	ldr	r0, [sp, #20]
 800bc00:	0309      	lsls	r1, r1, #12
 800bc02:	e7c4      	b.n	800bb8e <__ieee754_pow+0x22>
 800bc04:	2600      	movs	r6, #0
 800bc06:	9a06      	ldr	r2, [sp, #24]
 800bc08:	9408      	str	r4, [sp, #32]
 800bc0a:	42b2      	cmp	r2, r6
 800bc0c:	da42      	bge.n	800bc94 <__ieee754_pow+0x128>
 800bc0e:	4a7b      	ldr	r2, [pc, #492]	@ (800bdfc <__ieee754_pow+0x290>)
 800bc10:	4295      	cmp	r5, r2
 800bc12:	d83e      	bhi.n	800bc92 <__ieee754_pow+0x126>
 800bc14:	4a7a      	ldr	r2, [pc, #488]	@ (800be00 <__ieee754_pow+0x294>)
 800bc16:	4295      	cmp	r5, r2
 800bc18:	d910      	bls.n	800bc3c <__ieee754_pow+0xd0>
 800bc1a:	497a      	ldr	r1, [pc, #488]	@ (800be04 <__ieee754_pow+0x298>)
 800bc1c:	152a      	asrs	r2, r5, #20
 800bc1e:	1852      	adds	r2, r2, r1
 800bc20:	2a14      	cmp	r2, #20
 800bc22:	dd18      	ble.n	800bc56 <__ieee754_pow+0xea>
 800bc24:	2134      	movs	r1, #52	@ 0x34
 800bc26:	1a89      	subs	r1, r1, r2
 800bc28:	9a04      	ldr	r2, [sp, #16]
 800bc2a:	40ca      	lsrs	r2, r1
 800bc2c:	0010      	movs	r0, r2
 800bc2e:	4088      	lsls	r0, r1
 800bc30:	4298      	cmp	r0, r3
 800bc32:	d103      	bne.n	800bc3c <__ieee754_pow+0xd0>
 800bc34:	2101      	movs	r1, #1
 800bc36:	3602      	adds	r6, #2
 800bc38:	400a      	ands	r2, r1
 800bc3a:	1ab6      	subs	r6, r6, r2
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d15b      	bne.n	800bcf8 <__ieee754_pow+0x18c>
 800bc40:	2380      	movs	r3, #128	@ 0x80
 800bc42:	05db      	lsls	r3, r3, #23
 800bc44:	429f      	cmp	r7, r3
 800bc46:	d14c      	bne.n	800bce2 <__ieee754_pow+0x176>
 800bc48:	9a02      	ldr	r2, [sp, #8]
 800bc4a:	9b03      	ldr	r3, [sp, #12]
 800bc4c:	0010      	movs	r0, r2
 800bc4e:	0019      	movs	r1, r3
 800bc50:	f7f6 fcda 	bl	8002608 <__aeabi_dmul>
 800bc54:	e7af      	b.n	800bbb6 <__ieee754_pow+0x4a>
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d14e      	bne.n	800bcf8 <__ieee754_pow+0x18c>
 800bc5a:	3314      	adds	r3, #20
 800bc5c:	1a9a      	subs	r2, r3, r2
 800bc5e:	002b      	movs	r3, r5
 800bc60:	4113      	asrs	r3, r2
 800bc62:	0019      	movs	r1, r3
 800bc64:	4091      	lsls	r1, r2
 800bc66:	42a9      	cmp	r1, r5
 800bc68:	d103      	bne.n	800bc72 <__ieee754_pow+0x106>
 800bc6a:	2201      	movs	r2, #1
 800bc6c:	2602      	movs	r6, #2
 800bc6e:	4013      	ands	r3, r2
 800bc70:	1af6      	subs	r6, r6, r3
 800bc72:	4b65      	ldr	r3, [pc, #404]	@ (800be08 <__ieee754_pow+0x29c>)
 800bc74:	429d      	cmp	r5, r3
 800bc76:	d1e3      	bne.n	800bc40 <__ieee754_pow+0xd4>
 800bc78:	9b02      	ldr	r3, [sp, #8]
 800bc7a:	9c03      	ldr	r4, [sp, #12]
 800bc7c:	9300      	str	r3, [sp, #0]
 800bc7e:	9401      	str	r4, [sp, #4]
 800bc80:	2f00      	cmp	r7, #0
 800bc82:	da2a      	bge.n	800bcda <__ieee754_pow+0x16e>
 800bc84:	001a      	movs	r2, r3
 800bc86:	2000      	movs	r0, #0
 800bc88:	0023      	movs	r3, r4
 800bc8a:	495f      	ldr	r1, [pc, #380]	@ (800be08 <__ieee754_pow+0x29c>)
 800bc8c:	f7f6 f882 	bl	8001d94 <__aeabi_ddiv>
 800bc90:	e791      	b.n	800bbb6 <__ieee754_pow+0x4a>
 800bc92:	2602      	movs	r6, #2
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d12f      	bne.n	800bcf8 <__ieee754_pow+0x18c>
 800bc98:	4b56      	ldr	r3, [pc, #344]	@ (800bdf4 <__ieee754_pow+0x288>)
 800bc9a:	429d      	cmp	r5, r3
 800bc9c:	d1e9      	bne.n	800bc72 <__ieee754_pow+0x106>
 800bc9e:	4b56      	ldr	r3, [pc, #344]	@ (800bdf8 <__ieee754_pow+0x28c>)
 800bca0:	9a02      	ldr	r2, [sp, #8]
 800bca2:	18e3      	adds	r3, r4, r3
 800bca4:	4313      	orrs	r3, r2
 800bca6:	d101      	bne.n	800bcac <__ieee754_pow+0x140>
 800bca8:	f000 fc49 	bl	800c53e <__ieee754_pow+0x9d2>
 800bcac:	4b54      	ldr	r3, [pc, #336]	@ (800be00 <__ieee754_pow+0x294>)
 800bcae:	429c      	cmp	r4, r3
 800bcb0:	d909      	bls.n	800bcc6 <__ieee754_pow+0x15a>
 800bcb2:	9b04      	ldr	r3, [sp, #16]
 800bcb4:	9c05      	ldr	r4, [sp, #20]
 800bcb6:	9300      	str	r3, [sp, #0]
 800bcb8:	9401      	str	r4, [sp, #4]
 800bcba:	2f00      	cmp	r7, #0
 800bcbc:	da0d      	bge.n	800bcda <__ieee754_pow+0x16e>
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	2400      	movs	r4, #0
 800bcc2:	f000 fc3e 	bl	800c542 <__ieee754_pow+0x9d6>
 800bcc6:	2f00      	cmp	r7, #0
 800bcc8:	daf9      	bge.n	800bcbe <__ieee754_pow+0x152>
 800bcca:	2280      	movs	r2, #128	@ 0x80
 800bccc:	0612      	lsls	r2, r2, #24
 800bcce:	4694      	mov	ip, r2
 800bcd0:	9b04      	ldr	r3, [sp, #16]
 800bcd2:	9300      	str	r3, [sp, #0]
 800bcd4:	9b05      	ldr	r3, [sp, #20]
 800bcd6:	4463      	add	r3, ip
 800bcd8:	9301      	str	r3, [sp, #4]
 800bcda:	9800      	ldr	r0, [sp, #0]
 800bcdc:	9901      	ldr	r1, [sp, #4]
 800bcde:	b015      	add	sp, #84	@ 0x54
 800bce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bce2:	4b4a      	ldr	r3, [pc, #296]	@ (800be0c <__ieee754_pow+0x2a0>)
 800bce4:	429f      	cmp	r7, r3
 800bce6:	d107      	bne.n	800bcf8 <__ieee754_pow+0x18c>
 800bce8:	9b06      	ldr	r3, [sp, #24]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	db04      	blt.n	800bcf8 <__ieee754_pow+0x18c>
 800bcee:	9802      	ldr	r0, [sp, #8]
 800bcf0:	9903      	ldr	r1, [sp, #12]
 800bcf2:	f000 fcf1 	bl	800c6d8 <__ieee754_sqrt>
 800bcf6:	e75e      	b.n	800bbb6 <__ieee754_pow+0x4a>
 800bcf8:	9802      	ldr	r0, [sp, #8]
 800bcfa:	9903      	ldr	r1, [sp, #12]
 800bcfc:	f000 fc4e 	bl	800c59c <fabs>
 800bd00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd02:	9000      	str	r0, [sp, #0]
 800bd04:	9101      	str	r1, [sp, #4]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d12c      	bne.n	800bd64 <__ieee754_pow+0x1f8>
 800bd0a:	9b03      	ldr	r3, [sp, #12]
 800bd0c:	4a3e      	ldr	r2, [pc, #248]	@ (800be08 <__ieee754_pow+0x29c>)
 800bd0e:	009b      	lsls	r3, r3, #2
 800bd10:	089b      	lsrs	r3, r3, #2
 800bd12:	4293      	cmp	r3, r2
 800bd14:	d001      	beq.n	800bd1a <__ieee754_pow+0x1ae>
 800bd16:	2c00      	cmp	r4, #0
 800bd18:	d124      	bne.n	800bd64 <__ieee754_pow+0x1f8>
 800bd1a:	2f00      	cmp	r7, #0
 800bd1c:	da07      	bge.n	800bd2e <__ieee754_pow+0x1c2>
 800bd1e:	9a00      	ldr	r2, [sp, #0]
 800bd20:	9b01      	ldr	r3, [sp, #4]
 800bd22:	2000      	movs	r0, #0
 800bd24:	4938      	ldr	r1, [pc, #224]	@ (800be08 <__ieee754_pow+0x29c>)
 800bd26:	f7f6 f835 	bl	8001d94 <__aeabi_ddiv>
 800bd2a:	9000      	str	r0, [sp, #0]
 800bd2c:	9101      	str	r1, [sp, #4]
 800bd2e:	9b06      	ldr	r3, [sp, #24]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	dad2      	bge.n	800bcda <__ieee754_pow+0x16e>
 800bd34:	4b30      	ldr	r3, [pc, #192]	@ (800bdf8 <__ieee754_pow+0x28c>)
 800bd36:	18e4      	adds	r4, r4, r3
 800bd38:	4334      	orrs	r4, r6
 800bd3a:	d108      	bne.n	800bd4e <__ieee754_pow+0x1e2>
 800bd3c:	9a00      	ldr	r2, [sp, #0]
 800bd3e:	9b01      	ldr	r3, [sp, #4]
 800bd40:	0010      	movs	r0, r2
 800bd42:	0019      	movs	r1, r3
 800bd44:	f7f6 ff46 	bl	8002bd4 <__aeabi_dsub>
 800bd48:	0002      	movs	r2, r0
 800bd4a:	000b      	movs	r3, r1
 800bd4c:	e79e      	b.n	800bc8c <__ieee754_pow+0x120>
 800bd4e:	2e01      	cmp	r6, #1
 800bd50:	d1c3      	bne.n	800bcda <__ieee754_pow+0x16e>
 800bd52:	9800      	ldr	r0, [sp, #0]
 800bd54:	2180      	movs	r1, #128	@ 0x80
 800bd56:	0002      	movs	r2, r0
 800bd58:	9801      	ldr	r0, [sp, #4]
 800bd5a:	0609      	lsls	r1, r1, #24
 800bd5c:	1843      	adds	r3, r0, r1
 800bd5e:	9200      	str	r2, [sp, #0]
 800bd60:	9301      	str	r3, [sp, #4]
 800bd62:	e7ba      	b.n	800bcda <__ieee754_pow+0x16e>
 800bd64:	9b03      	ldr	r3, [sp, #12]
 800bd66:	0fdb      	lsrs	r3, r3, #31
 800bd68:	3b01      	subs	r3, #1
 800bd6a:	001a      	movs	r2, r3
 800bd6c:	4332      	orrs	r2, r6
 800bd6e:	d102      	bne.n	800bd76 <__ieee754_pow+0x20a>
 800bd70:	9a02      	ldr	r2, [sp, #8]
 800bd72:	9b03      	ldr	r3, [sp, #12]
 800bd74:	e7e4      	b.n	800bd40 <__ieee754_pow+0x1d4>
 800bd76:	3e01      	subs	r6, #1
 800bd78:	2200      	movs	r2, #0
 800bd7a:	431e      	orrs	r6, r3
 800bd7c:	d013      	beq.n	800bda6 <__ieee754_pow+0x23a>
 800bd7e:	4b22      	ldr	r3, [pc, #136]	@ (800be08 <__ieee754_pow+0x29c>)
 800bd80:	9206      	str	r2, [sp, #24]
 800bd82:	9307      	str	r3, [sp, #28]
 800bd84:	2384      	movs	r3, #132	@ 0x84
 800bd86:	05db      	lsls	r3, r3, #23
 800bd88:	429d      	cmp	r5, r3
 800bd8a:	d800      	bhi.n	800bd8e <__ieee754_pow+0x222>
 800bd8c:	e0fa      	b.n	800bf84 <__ieee754_pow+0x418>
 800bd8e:	4b20      	ldr	r3, [pc, #128]	@ (800be10 <__ieee754_pow+0x2a4>)
 800bd90:	429d      	cmp	r5, r3
 800bd92:	d910      	bls.n	800bdb6 <__ieee754_pow+0x24a>
 800bd94:	4b1a      	ldr	r3, [pc, #104]	@ (800be00 <__ieee754_pow+0x294>)
 800bd96:	429c      	cmp	r4, r3
 800bd98:	d807      	bhi.n	800bdaa <__ieee754_pow+0x23e>
 800bd9a:	2f00      	cmp	r7, #0
 800bd9c:	da07      	bge.n	800bdae <__ieee754_pow+0x242>
 800bd9e:	2000      	movs	r0, #0
 800bda0:	f000 fc92 	bl	800c6c8 <__math_oflow>
 800bda4:	e707      	b.n	800bbb6 <__ieee754_pow+0x4a>
 800bda6:	4b1b      	ldr	r3, [pc, #108]	@ (800be14 <__ieee754_pow+0x2a8>)
 800bda8:	e7ea      	b.n	800bd80 <__ieee754_pow+0x214>
 800bdaa:	2f00      	cmp	r7, #0
 800bdac:	dcf7      	bgt.n	800bd9e <__ieee754_pow+0x232>
 800bdae:	2000      	movs	r0, #0
 800bdb0:	f000 fc83 	bl	800c6ba <__math_uflow>
 800bdb4:	e6ff      	b.n	800bbb6 <__ieee754_pow+0x4a>
 800bdb6:	4b18      	ldr	r3, [pc, #96]	@ (800be18 <__ieee754_pow+0x2ac>)
 800bdb8:	429c      	cmp	r4, r3
 800bdba:	d80a      	bhi.n	800bdd2 <__ieee754_pow+0x266>
 800bdbc:	9806      	ldr	r0, [sp, #24]
 800bdbe:	9907      	ldr	r1, [sp, #28]
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	f7f4 fb54 	bl	8000470 <__aeabi_dcmplt>
 800bdc8:	1e43      	subs	r3, r0, #1
 800bdca:	4198      	sbcs	r0, r3
 800bdcc:	2f00      	cmp	r7, #0
 800bdce:	daef      	bge.n	800bdb0 <__ieee754_pow+0x244>
 800bdd0:	e7e6      	b.n	800bda0 <__ieee754_pow+0x234>
 800bdd2:	4b0d      	ldr	r3, [pc, #52]	@ (800be08 <__ieee754_pow+0x29c>)
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	429c      	cmp	r4, r3
 800bdd8:	d920      	bls.n	800be1c <__ieee754_pow+0x2b0>
 800bdda:	9806      	ldr	r0, [sp, #24]
 800bddc:	9907      	ldr	r1, [sp, #28]
 800bdde:	2300      	movs	r3, #0
 800bde0:	f7f4 fb46 	bl	8000470 <__aeabi_dcmplt>
 800bde4:	1e43      	subs	r3, r0, #1
 800bde6:	4198      	sbcs	r0, r3
 800bde8:	2f00      	cmp	r7, #0
 800bdea:	dcd9      	bgt.n	800bda0 <__ieee754_pow+0x234>
 800bdec:	e7e0      	b.n	800bdb0 <__ieee754_pow+0x244>
 800bdee:	46c0      	nop			@ (mov r8, r8)
 800bdf0:	fff00000 	.word	0xfff00000
 800bdf4:	7ff00000 	.word	0x7ff00000
 800bdf8:	c0100000 	.word	0xc0100000
 800bdfc:	433fffff 	.word	0x433fffff
 800be00:	3fefffff 	.word	0x3fefffff
 800be04:	fffffc01 	.word	0xfffffc01
 800be08:	3ff00000 	.word	0x3ff00000
 800be0c:	3fe00000 	.word	0x3fe00000
 800be10:	43f00000 	.word	0x43f00000
 800be14:	bff00000 	.word	0xbff00000
 800be18:	3feffffe 	.word	0x3feffffe
 800be1c:	9800      	ldr	r0, [sp, #0]
 800be1e:	9901      	ldr	r1, [sp, #4]
 800be20:	4b4d      	ldr	r3, [pc, #308]	@ (800bf58 <__ieee754_pow+0x3ec>)
 800be22:	f7f6 fed7 	bl	8002bd4 <__aeabi_dsub>
 800be26:	22c0      	movs	r2, #192	@ 0xc0
 800be28:	4b4c      	ldr	r3, [pc, #304]	@ (800bf5c <__ieee754_pow+0x3f0>)
 800be2a:	05d2      	lsls	r2, r2, #23
 800be2c:	0006      	movs	r6, r0
 800be2e:	000f      	movs	r7, r1
 800be30:	f7f6 fbea 	bl	8002608 <__aeabi_dmul>
 800be34:	4a4a      	ldr	r2, [pc, #296]	@ (800bf60 <__ieee754_pow+0x3f4>)
 800be36:	9002      	str	r0, [sp, #8]
 800be38:	9103      	str	r1, [sp, #12]
 800be3a:	4b4a      	ldr	r3, [pc, #296]	@ (800bf64 <__ieee754_pow+0x3f8>)
 800be3c:	0030      	movs	r0, r6
 800be3e:	0039      	movs	r1, r7
 800be40:	f7f6 fbe2 	bl	8002608 <__aeabi_dmul>
 800be44:	2200      	movs	r2, #0
 800be46:	9000      	str	r0, [sp, #0]
 800be48:	9101      	str	r1, [sp, #4]
 800be4a:	4b47      	ldr	r3, [pc, #284]	@ (800bf68 <__ieee754_pow+0x3fc>)
 800be4c:	0030      	movs	r0, r6
 800be4e:	0039      	movs	r1, r7
 800be50:	f7f6 fbda 	bl	8002608 <__aeabi_dmul>
 800be54:	0002      	movs	r2, r0
 800be56:	000b      	movs	r3, r1
 800be58:	4844      	ldr	r0, [pc, #272]	@ (800bf6c <__ieee754_pow+0x400>)
 800be5a:	4945      	ldr	r1, [pc, #276]	@ (800bf70 <__ieee754_pow+0x404>)
 800be5c:	f7f6 feba 	bl	8002bd4 <__aeabi_dsub>
 800be60:	0032      	movs	r2, r6
 800be62:	003b      	movs	r3, r7
 800be64:	f7f6 fbd0 	bl	8002608 <__aeabi_dmul>
 800be68:	0002      	movs	r2, r0
 800be6a:	000b      	movs	r3, r1
 800be6c:	2000      	movs	r0, #0
 800be6e:	4941      	ldr	r1, [pc, #260]	@ (800bf74 <__ieee754_pow+0x408>)
 800be70:	f7f6 feb0 	bl	8002bd4 <__aeabi_dsub>
 800be74:	0032      	movs	r2, r6
 800be76:	0004      	movs	r4, r0
 800be78:	000d      	movs	r5, r1
 800be7a:	003b      	movs	r3, r7
 800be7c:	0030      	movs	r0, r6
 800be7e:	0039      	movs	r1, r7
 800be80:	f7f6 fbc2 	bl	8002608 <__aeabi_dmul>
 800be84:	0002      	movs	r2, r0
 800be86:	000b      	movs	r3, r1
 800be88:	0020      	movs	r0, r4
 800be8a:	0029      	movs	r1, r5
 800be8c:	f7f6 fbbc 	bl	8002608 <__aeabi_dmul>
 800be90:	4a39      	ldr	r2, [pc, #228]	@ (800bf78 <__ieee754_pow+0x40c>)
 800be92:	4b32      	ldr	r3, [pc, #200]	@ (800bf5c <__ieee754_pow+0x3f0>)
 800be94:	f7f6 fbb8 	bl	8002608 <__aeabi_dmul>
 800be98:	0002      	movs	r2, r0
 800be9a:	000b      	movs	r3, r1
 800be9c:	9800      	ldr	r0, [sp, #0]
 800be9e:	9901      	ldr	r1, [sp, #4]
 800bea0:	f7f6 fe98 	bl	8002bd4 <__aeabi_dsub>
 800bea4:	0002      	movs	r2, r0
 800bea6:	000b      	movs	r3, r1
 800bea8:	0004      	movs	r4, r0
 800beaa:	000d      	movs	r5, r1
 800beac:	9802      	ldr	r0, [sp, #8]
 800beae:	9903      	ldr	r1, [sp, #12]
 800beb0:	f7f5 fbaa 	bl	8001608 <__aeabi_dadd>
 800beb4:	9a02      	ldr	r2, [sp, #8]
 800beb6:	9b03      	ldr	r3, [sp, #12]
 800beb8:	2000      	movs	r0, #0
 800beba:	9000      	str	r0, [sp, #0]
 800bebc:	9101      	str	r1, [sp, #4]
 800bebe:	f7f6 fe89 	bl	8002bd4 <__aeabi_dsub>
 800bec2:	0002      	movs	r2, r0
 800bec4:	000b      	movs	r3, r1
 800bec6:	0020      	movs	r0, r4
 800bec8:	0029      	movs	r1, r5
 800beca:	f7f6 fe83 	bl	8002bd4 <__aeabi_dsub>
 800bece:	9c04      	ldr	r4, [sp, #16]
 800bed0:	9d05      	ldr	r5, [sp, #20]
 800bed2:	2400      	movs	r4, #0
 800bed4:	0006      	movs	r6, r0
 800bed6:	000f      	movs	r7, r1
 800bed8:	9804      	ldr	r0, [sp, #16]
 800beda:	9905      	ldr	r1, [sp, #20]
 800bedc:	0022      	movs	r2, r4
 800bede:	002b      	movs	r3, r5
 800bee0:	9402      	str	r4, [sp, #8]
 800bee2:	9503      	str	r5, [sp, #12]
 800bee4:	f7f6 fe76 	bl	8002bd4 <__aeabi_dsub>
 800bee8:	9a00      	ldr	r2, [sp, #0]
 800beea:	9b01      	ldr	r3, [sp, #4]
 800beec:	f7f6 fb8c 	bl	8002608 <__aeabi_dmul>
 800bef0:	9a04      	ldr	r2, [sp, #16]
 800bef2:	9b05      	ldr	r3, [sp, #20]
 800bef4:	9008      	str	r0, [sp, #32]
 800bef6:	9109      	str	r1, [sp, #36]	@ 0x24
 800bef8:	0030      	movs	r0, r6
 800befa:	0039      	movs	r1, r7
 800befc:	f7f6 fb84 	bl	8002608 <__aeabi_dmul>
 800bf00:	0002      	movs	r2, r0
 800bf02:	000b      	movs	r3, r1
 800bf04:	9808      	ldr	r0, [sp, #32]
 800bf06:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bf08:	f7f5 fb7e 	bl	8001608 <__aeabi_dadd>
 800bf0c:	0022      	movs	r2, r4
 800bf0e:	002b      	movs	r3, r5
 800bf10:	9004      	str	r0, [sp, #16]
 800bf12:	9105      	str	r1, [sp, #20]
 800bf14:	9800      	ldr	r0, [sp, #0]
 800bf16:	9901      	ldr	r1, [sp, #4]
 800bf18:	f7f6 fb76 	bl	8002608 <__aeabi_dmul>
 800bf1c:	000b      	movs	r3, r1
 800bf1e:	0002      	movs	r2, r0
 800bf20:	9000      	str	r0, [sp, #0]
 800bf22:	9101      	str	r1, [sp, #4]
 800bf24:	9804      	ldr	r0, [sp, #16]
 800bf26:	9905      	ldr	r1, [sp, #20]
 800bf28:	f7f5 fb6e 	bl	8001608 <__aeabi_dadd>
 800bf2c:	4b13      	ldr	r3, [pc, #76]	@ (800bf7c <__ieee754_pow+0x410>)
 800bf2e:	0006      	movs	r6, r0
 800bf30:	000f      	movs	r7, r1
 800bf32:	9108      	str	r1, [sp, #32]
 800bf34:	4299      	cmp	r1, r3
 800bf36:	dc00      	bgt.n	800bf3a <__ieee754_pow+0x3ce>
 800bf38:	e1c0      	b.n	800c2bc <__ieee754_pow+0x750>
 800bf3a:	4b11      	ldr	r3, [pc, #68]	@ (800bf80 <__ieee754_pow+0x414>)
 800bf3c:	18cb      	adds	r3, r1, r3
 800bf3e:	4303      	orrs	r3, r0
 800bf40:	42a3      	cmp	r3, r4
 800bf42:	d100      	bne.n	800bf46 <__ieee754_pow+0x3da>
 800bf44:	e1a1      	b.n	800c28a <__ieee754_pow+0x71e>
 800bf46:	9806      	ldr	r0, [sp, #24]
 800bf48:	9907      	ldr	r1, [sp, #28]
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	2200      	movs	r2, #0
 800bf4e:	f7f4 fa8f 	bl	8000470 <__aeabi_dcmplt>
 800bf52:	1e43      	subs	r3, r0, #1
 800bf54:	4198      	sbcs	r0, r3
 800bf56:	e723      	b.n	800bda0 <__ieee754_pow+0x234>
 800bf58:	3ff00000 	.word	0x3ff00000
 800bf5c:	3ff71547 	.word	0x3ff71547
 800bf60:	f85ddf44 	.word	0xf85ddf44
 800bf64:	3e54ae0b 	.word	0x3e54ae0b
 800bf68:	3fd00000 	.word	0x3fd00000
 800bf6c:	55555555 	.word	0x55555555
 800bf70:	3fd55555 	.word	0x3fd55555
 800bf74:	3fe00000 	.word	0x3fe00000
 800bf78:	652b82fe 	.word	0x652b82fe
 800bf7c:	408fffff 	.word	0x408fffff
 800bf80:	bf700000 	.word	0xbf700000
 800bf84:	4bdc      	ldr	r3, [pc, #880]	@ (800c2f8 <__ieee754_pow+0x78c>)
 800bf86:	9903      	ldr	r1, [sp, #12]
 800bf88:	2200      	movs	r2, #0
 800bf8a:	420b      	tst	r3, r1
 800bf8c:	d10b      	bne.n	800bfa6 <__ieee754_pow+0x43a>
 800bf8e:	9800      	ldr	r0, [sp, #0]
 800bf90:	9901      	ldr	r1, [sp, #4]
 800bf92:	2200      	movs	r2, #0
 800bf94:	4bd9      	ldr	r3, [pc, #868]	@ (800c2fc <__ieee754_pow+0x790>)
 800bf96:	f7f6 fb37 	bl	8002608 <__aeabi_dmul>
 800bf9a:	2235      	movs	r2, #53	@ 0x35
 800bf9c:	9000      	str	r0, [sp, #0]
 800bf9e:	9101      	str	r1, [sp, #4]
 800bfa0:	9b01      	ldr	r3, [sp, #4]
 800bfa2:	4252      	negs	r2, r2
 800bfa4:	9308      	str	r3, [sp, #32]
 800bfa6:	9b08      	ldr	r3, [sp, #32]
 800bfa8:	49d5      	ldr	r1, [pc, #852]	@ (800c300 <__ieee754_pow+0x794>)
 800bfaa:	151b      	asrs	r3, r3, #20
 800bfac:	185b      	adds	r3, r3, r1
 800bfae:	189b      	adds	r3, r3, r2
 800bfb0:	930e      	str	r3, [sp, #56]	@ 0x38
 800bfb2:	9b08      	ldr	r3, [sp, #32]
 800bfb4:	4dd3      	ldr	r5, [pc, #844]	@ (800c304 <__ieee754_pow+0x798>)
 800bfb6:	031b      	lsls	r3, r3, #12
 800bfb8:	4ad3      	ldr	r2, [pc, #844]	@ (800c308 <__ieee754_pow+0x79c>)
 800bfba:	0b1b      	lsrs	r3, r3, #12
 800bfbc:	2600      	movs	r6, #0
 800bfbe:	431d      	orrs	r5, r3
 800bfc0:	4293      	cmp	r3, r2
 800bfc2:	dd09      	ble.n	800bfd8 <__ieee754_pow+0x46c>
 800bfc4:	4ad1      	ldr	r2, [pc, #836]	@ (800c30c <__ieee754_pow+0x7a0>)
 800bfc6:	3601      	adds	r6, #1
 800bfc8:	4293      	cmp	r3, r2
 800bfca:	dd05      	ble.n	800bfd8 <__ieee754_pow+0x46c>
 800bfcc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bfce:	199b      	adds	r3, r3, r6
 800bfd0:	2600      	movs	r6, #0
 800bfd2:	930e      	str	r3, [sp, #56]	@ 0x38
 800bfd4:	4bce      	ldr	r3, [pc, #824]	@ (800c310 <__ieee754_pow+0x7a4>)
 800bfd6:	18ed      	adds	r5, r5, r3
 800bfd8:	9800      	ldr	r0, [sp, #0]
 800bfda:	9901      	ldr	r1, [sp, #4]
 800bfdc:	0029      	movs	r1, r5
 800bfde:	4bcd      	ldr	r3, [pc, #820]	@ (800c314 <__ieee754_pow+0x7a8>)
 800bfe0:	00f2      	lsls	r2, r6, #3
 800bfe2:	189b      	adds	r3, r3, r2
 800bfe4:	685c      	ldr	r4, [r3, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800bfea:	930a      	str	r3, [sp, #40]	@ 0x28
 800bfec:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bfee:	001a      	movs	r2, r3
 800bff0:	0023      	movs	r3, r4
 800bff2:	900c      	str	r0, [sp, #48]	@ 0x30
 800bff4:	910d      	str	r1, [sp, #52]	@ 0x34
 800bff6:	f7f6 fded 	bl	8002bd4 <__aeabi_dsub>
 800bffa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bffc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bffe:	9010      	str	r0, [sp, #64]	@ 0x40
 800c000:	9111      	str	r1, [sp, #68]	@ 0x44
 800c002:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c004:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c006:	f7f5 faff 	bl	8001608 <__aeabi_dadd>
 800c00a:	0002      	movs	r2, r0
 800c00c:	000b      	movs	r3, r1
 800c00e:	2000      	movs	r0, #0
 800c010:	49bc      	ldr	r1, [pc, #752]	@ (800c304 <__ieee754_pow+0x798>)
 800c012:	f7f5 febf 	bl	8001d94 <__aeabi_ddiv>
 800c016:	0002      	movs	r2, r0
 800c018:	000b      	movs	r3, r1
 800c01a:	9012      	str	r0, [sp, #72]	@ 0x48
 800c01c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c01e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800c020:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800c022:	f7f6 faf1 	bl	8002608 <__aeabi_dmul>
 800c026:	9008      	str	r0, [sp, #32]
 800c028:	9109      	str	r1, [sp, #36]	@ 0x24
 800c02a:	9b08      	ldr	r3, [sp, #32]
 800c02c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800c02e:	2180      	movs	r1, #128	@ 0x80
 800c030:	9302      	str	r3, [sp, #8]
 800c032:	9403      	str	r4, [sp, #12]
 800c034:	2080      	movs	r0, #128	@ 0x80
 800c036:	2300      	movs	r3, #0
 800c038:	2200      	movs	r2, #0
 800c03a:	106d      	asrs	r5, r5, #1
 800c03c:	0589      	lsls	r1, r1, #22
 800c03e:	9302      	str	r3, [sp, #8]
 800c040:	4329      	orrs	r1, r5
 800c042:	0300      	lsls	r0, r0, #12
 800c044:	9b02      	ldr	r3, [sp, #8]
 800c046:	9c03      	ldr	r4, [sp, #12]
 800c048:	1809      	adds	r1, r1, r0
 800c04a:	9300      	str	r3, [sp, #0]
 800c04c:	9401      	str	r4, [sp, #4]
 800c04e:	04b6      	lsls	r6, r6, #18
 800c050:	198b      	adds	r3, r1, r6
 800c052:	9800      	ldr	r0, [sp, #0]
 800c054:	9901      	ldr	r1, [sp, #4]
 800c056:	0014      	movs	r4, r2
 800c058:	001d      	movs	r5, r3
 800c05a:	f7f6 fad5 	bl	8002608 <__aeabi_dmul>
 800c05e:	0002      	movs	r2, r0
 800c060:	000b      	movs	r3, r1
 800c062:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800c064:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800c066:	f7f6 fdb5 	bl	8002bd4 <__aeabi_dsub>
 800c06a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c06c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c06e:	0006      	movs	r6, r0
 800c070:	000f      	movs	r7, r1
 800c072:	0020      	movs	r0, r4
 800c074:	0029      	movs	r1, r5
 800c076:	f7f6 fdad 	bl	8002bd4 <__aeabi_dsub>
 800c07a:	0002      	movs	r2, r0
 800c07c:	000b      	movs	r3, r1
 800c07e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800c080:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800c082:	f7f6 fda7 	bl	8002bd4 <__aeabi_dsub>
 800c086:	9a00      	ldr	r2, [sp, #0]
 800c088:	9b01      	ldr	r3, [sp, #4]
 800c08a:	f7f6 fabd 	bl	8002608 <__aeabi_dmul>
 800c08e:	0002      	movs	r2, r0
 800c090:	000b      	movs	r3, r1
 800c092:	0030      	movs	r0, r6
 800c094:	0039      	movs	r1, r7
 800c096:	f7f6 fd9d 	bl	8002bd4 <__aeabi_dsub>
 800c09a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c09c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c09e:	f7f6 fab3 	bl	8002608 <__aeabi_dmul>
 800c0a2:	9a08      	ldr	r2, [sp, #32]
 800c0a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0a6:	900a      	str	r0, [sp, #40]	@ 0x28
 800c0a8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c0aa:	0010      	movs	r0, r2
 800c0ac:	0019      	movs	r1, r3
 800c0ae:	f7f6 faab 	bl	8002608 <__aeabi_dmul>
 800c0b2:	0006      	movs	r6, r0
 800c0b4:	000f      	movs	r7, r1
 800c0b6:	4a98      	ldr	r2, [pc, #608]	@ (800c318 <__ieee754_pow+0x7ac>)
 800c0b8:	4b98      	ldr	r3, [pc, #608]	@ (800c31c <__ieee754_pow+0x7b0>)
 800c0ba:	f7f6 faa5 	bl	8002608 <__aeabi_dmul>
 800c0be:	4a98      	ldr	r2, [pc, #608]	@ (800c320 <__ieee754_pow+0x7b4>)
 800c0c0:	4b98      	ldr	r3, [pc, #608]	@ (800c324 <__ieee754_pow+0x7b8>)
 800c0c2:	f7f5 faa1 	bl	8001608 <__aeabi_dadd>
 800c0c6:	0032      	movs	r2, r6
 800c0c8:	003b      	movs	r3, r7
 800c0ca:	f7f6 fa9d 	bl	8002608 <__aeabi_dmul>
 800c0ce:	4a96      	ldr	r2, [pc, #600]	@ (800c328 <__ieee754_pow+0x7bc>)
 800c0d0:	4b96      	ldr	r3, [pc, #600]	@ (800c32c <__ieee754_pow+0x7c0>)
 800c0d2:	f7f5 fa99 	bl	8001608 <__aeabi_dadd>
 800c0d6:	0032      	movs	r2, r6
 800c0d8:	003b      	movs	r3, r7
 800c0da:	f7f6 fa95 	bl	8002608 <__aeabi_dmul>
 800c0de:	4a94      	ldr	r2, [pc, #592]	@ (800c330 <__ieee754_pow+0x7c4>)
 800c0e0:	4b94      	ldr	r3, [pc, #592]	@ (800c334 <__ieee754_pow+0x7c8>)
 800c0e2:	f7f5 fa91 	bl	8001608 <__aeabi_dadd>
 800c0e6:	0032      	movs	r2, r6
 800c0e8:	003b      	movs	r3, r7
 800c0ea:	f7f6 fa8d 	bl	8002608 <__aeabi_dmul>
 800c0ee:	4a92      	ldr	r2, [pc, #584]	@ (800c338 <__ieee754_pow+0x7cc>)
 800c0f0:	4b92      	ldr	r3, [pc, #584]	@ (800c33c <__ieee754_pow+0x7d0>)
 800c0f2:	f7f5 fa89 	bl	8001608 <__aeabi_dadd>
 800c0f6:	0032      	movs	r2, r6
 800c0f8:	003b      	movs	r3, r7
 800c0fa:	f7f6 fa85 	bl	8002608 <__aeabi_dmul>
 800c0fe:	4a90      	ldr	r2, [pc, #576]	@ (800c340 <__ieee754_pow+0x7d4>)
 800c100:	4b90      	ldr	r3, [pc, #576]	@ (800c344 <__ieee754_pow+0x7d8>)
 800c102:	f7f5 fa81 	bl	8001608 <__aeabi_dadd>
 800c106:	0032      	movs	r2, r6
 800c108:	0004      	movs	r4, r0
 800c10a:	000d      	movs	r5, r1
 800c10c:	003b      	movs	r3, r7
 800c10e:	0030      	movs	r0, r6
 800c110:	0039      	movs	r1, r7
 800c112:	f7f6 fa79 	bl	8002608 <__aeabi_dmul>
 800c116:	0002      	movs	r2, r0
 800c118:	000b      	movs	r3, r1
 800c11a:	0020      	movs	r0, r4
 800c11c:	0029      	movs	r1, r5
 800c11e:	f7f6 fa73 	bl	8002608 <__aeabi_dmul>
 800c122:	9a00      	ldr	r2, [sp, #0]
 800c124:	9b01      	ldr	r3, [sp, #4]
 800c126:	0004      	movs	r4, r0
 800c128:	000d      	movs	r5, r1
 800c12a:	9808      	ldr	r0, [sp, #32]
 800c12c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c12e:	f7f5 fa6b 	bl	8001608 <__aeabi_dadd>
 800c132:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c134:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c136:	f7f6 fa67 	bl	8002608 <__aeabi_dmul>
 800c13a:	0022      	movs	r2, r4
 800c13c:	002b      	movs	r3, r5
 800c13e:	f7f5 fa63 	bl	8001608 <__aeabi_dadd>
 800c142:	9a00      	ldr	r2, [sp, #0]
 800c144:	9b01      	ldr	r3, [sp, #4]
 800c146:	900c      	str	r0, [sp, #48]	@ 0x30
 800c148:	910d      	str	r1, [sp, #52]	@ 0x34
 800c14a:	0010      	movs	r0, r2
 800c14c:	0019      	movs	r1, r3
 800c14e:	f7f6 fa5b 	bl	8002608 <__aeabi_dmul>
 800c152:	2200      	movs	r2, #0
 800c154:	4b7c      	ldr	r3, [pc, #496]	@ (800c348 <__ieee754_pow+0x7dc>)
 800c156:	0004      	movs	r4, r0
 800c158:	000d      	movs	r5, r1
 800c15a:	f7f5 fa55 	bl	8001608 <__aeabi_dadd>
 800c15e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c160:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c162:	f7f5 fa51 	bl	8001608 <__aeabi_dadd>
 800c166:	2000      	movs	r0, #0
 800c168:	000f      	movs	r7, r1
 800c16a:	0006      	movs	r6, r0
 800c16c:	0002      	movs	r2, r0
 800c16e:	000b      	movs	r3, r1
 800c170:	9800      	ldr	r0, [sp, #0]
 800c172:	9901      	ldr	r1, [sp, #4]
 800c174:	f7f6 fa48 	bl	8002608 <__aeabi_dmul>
 800c178:	2200      	movs	r2, #0
 800c17a:	9000      	str	r0, [sp, #0]
 800c17c:	9101      	str	r1, [sp, #4]
 800c17e:	4b72      	ldr	r3, [pc, #456]	@ (800c348 <__ieee754_pow+0x7dc>)
 800c180:	0030      	movs	r0, r6
 800c182:	0039      	movs	r1, r7
 800c184:	f7f6 fd26 	bl	8002bd4 <__aeabi_dsub>
 800c188:	0022      	movs	r2, r4
 800c18a:	002b      	movs	r3, r5
 800c18c:	f7f6 fd22 	bl	8002bd4 <__aeabi_dsub>
 800c190:	0002      	movs	r2, r0
 800c192:	000b      	movs	r3, r1
 800c194:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800c196:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800c198:	f7f6 fd1c 	bl	8002bd4 <__aeabi_dsub>
 800c19c:	9a08      	ldr	r2, [sp, #32]
 800c19e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1a0:	f7f6 fa32 	bl	8002608 <__aeabi_dmul>
 800c1a4:	0032      	movs	r2, r6
 800c1a6:	0004      	movs	r4, r0
 800c1a8:	000d      	movs	r5, r1
 800c1aa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c1ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c1ae:	003b      	movs	r3, r7
 800c1b0:	f7f6 fa2a 	bl	8002608 <__aeabi_dmul>
 800c1b4:	0002      	movs	r2, r0
 800c1b6:	000b      	movs	r3, r1
 800c1b8:	0020      	movs	r0, r4
 800c1ba:	0029      	movs	r1, r5
 800c1bc:	f7f5 fa24 	bl	8001608 <__aeabi_dadd>
 800c1c0:	0004      	movs	r4, r0
 800c1c2:	000d      	movs	r5, r1
 800c1c4:	0002      	movs	r2, r0
 800c1c6:	000b      	movs	r3, r1
 800c1c8:	9800      	ldr	r0, [sp, #0]
 800c1ca:	9901      	ldr	r1, [sp, #4]
 800c1cc:	f7f5 fa1c 	bl	8001608 <__aeabi_dadd>
 800c1d0:	22e0      	movs	r2, #224	@ 0xe0
 800c1d2:	2000      	movs	r0, #0
 800c1d4:	4b5d      	ldr	r3, [pc, #372]	@ (800c34c <__ieee754_pow+0x7e0>)
 800c1d6:	0612      	lsls	r2, r2, #24
 800c1d8:	0006      	movs	r6, r0
 800c1da:	000f      	movs	r7, r1
 800c1dc:	f7f6 fa14 	bl	8002608 <__aeabi_dmul>
 800c1e0:	9008      	str	r0, [sp, #32]
 800c1e2:	9109      	str	r1, [sp, #36]	@ 0x24
 800c1e4:	9a00      	ldr	r2, [sp, #0]
 800c1e6:	9b01      	ldr	r3, [sp, #4]
 800c1e8:	0030      	movs	r0, r6
 800c1ea:	0039      	movs	r1, r7
 800c1ec:	f7f6 fcf2 	bl	8002bd4 <__aeabi_dsub>
 800c1f0:	0002      	movs	r2, r0
 800c1f2:	000b      	movs	r3, r1
 800c1f4:	0020      	movs	r0, r4
 800c1f6:	0029      	movs	r1, r5
 800c1f8:	f7f6 fcec 	bl	8002bd4 <__aeabi_dsub>
 800c1fc:	4a54      	ldr	r2, [pc, #336]	@ (800c350 <__ieee754_pow+0x7e4>)
 800c1fe:	4b53      	ldr	r3, [pc, #332]	@ (800c34c <__ieee754_pow+0x7e0>)
 800c200:	f7f6 fa02 	bl	8002608 <__aeabi_dmul>
 800c204:	4a53      	ldr	r2, [pc, #332]	@ (800c354 <__ieee754_pow+0x7e8>)
 800c206:	0004      	movs	r4, r0
 800c208:	000d      	movs	r5, r1
 800c20a:	0030      	movs	r0, r6
 800c20c:	0039      	movs	r1, r7
 800c20e:	4b52      	ldr	r3, [pc, #328]	@ (800c358 <__ieee754_pow+0x7ec>)
 800c210:	f7f6 f9fa 	bl	8002608 <__aeabi_dmul>
 800c214:	0002      	movs	r2, r0
 800c216:	000b      	movs	r3, r1
 800c218:	0020      	movs	r0, r4
 800c21a:	0029      	movs	r1, r5
 800c21c:	f7f5 f9f4 	bl	8001608 <__aeabi_dadd>
 800c220:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c222:	4b4e      	ldr	r3, [pc, #312]	@ (800c35c <__ieee754_pow+0x7f0>)
 800c224:	189b      	adds	r3, r3, r2
 800c226:	681a      	ldr	r2, [r3, #0]
 800c228:	685b      	ldr	r3, [r3, #4]
 800c22a:	f7f5 f9ed 	bl	8001608 <__aeabi_dadd>
 800c22e:	900a      	str	r0, [sp, #40]	@ 0x28
 800c230:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c232:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800c234:	f7f7 f936 	bl	80034a4 <__aeabi_i2d>
 800c238:	0004      	movs	r4, r0
 800c23a:	000d      	movs	r5, r1
 800c23c:	9808      	ldr	r0, [sp, #32]
 800c23e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c240:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c242:	4b47      	ldr	r3, [pc, #284]	@ (800c360 <__ieee754_pow+0x7f4>)
 800c244:	189b      	adds	r3, r3, r2
 800c246:	681e      	ldr	r6, [r3, #0]
 800c248:	685f      	ldr	r7, [r3, #4]
 800c24a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c24c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c24e:	f7f5 f9db 	bl	8001608 <__aeabi_dadd>
 800c252:	0032      	movs	r2, r6
 800c254:	003b      	movs	r3, r7
 800c256:	f7f5 f9d7 	bl	8001608 <__aeabi_dadd>
 800c25a:	0022      	movs	r2, r4
 800c25c:	002b      	movs	r3, r5
 800c25e:	f7f5 f9d3 	bl	8001608 <__aeabi_dadd>
 800c262:	2000      	movs	r0, #0
 800c264:	0022      	movs	r2, r4
 800c266:	002b      	movs	r3, r5
 800c268:	9000      	str	r0, [sp, #0]
 800c26a:	9101      	str	r1, [sp, #4]
 800c26c:	f7f6 fcb2 	bl	8002bd4 <__aeabi_dsub>
 800c270:	0032      	movs	r2, r6
 800c272:	003b      	movs	r3, r7
 800c274:	f7f6 fcae 	bl	8002bd4 <__aeabi_dsub>
 800c278:	9a08      	ldr	r2, [sp, #32]
 800c27a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c27c:	f7f6 fcaa 	bl	8002bd4 <__aeabi_dsub>
 800c280:	0002      	movs	r2, r0
 800c282:	000b      	movs	r3, r1
 800c284:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c286:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c288:	e61f      	b.n	800beca <__ieee754_pow+0x35e>
 800c28a:	4a36      	ldr	r2, [pc, #216]	@ (800c364 <__ieee754_pow+0x7f8>)
 800c28c:	4b36      	ldr	r3, [pc, #216]	@ (800c368 <__ieee754_pow+0x7fc>)
 800c28e:	9804      	ldr	r0, [sp, #16]
 800c290:	9905      	ldr	r1, [sp, #20]
 800c292:	f7f5 f9b9 	bl	8001608 <__aeabi_dadd>
 800c296:	9a00      	ldr	r2, [sp, #0]
 800c298:	9b01      	ldr	r3, [sp, #4]
 800c29a:	0004      	movs	r4, r0
 800c29c:	000d      	movs	r5, r1
 800c29e:	0030      	movs	r0, r6
 800c2a0:	0039      	movs	r1, r7
 800c2a2:	f7f6 fc97 	bl	8002bd4 <__aeabi_dsub>
 800c2a6:	0002      	movs	r2, r0
 800c2a8:	000b      	movs	r3, r1
 800c2aa:	0020      	movs	r0, r4
 800c2ac:	0029      	movs	r1, r5
 800c2ae:	f7f4 f8f3 	bl	8000498 <__aeabi_dcmpgt>
 800c2b2:	2800      	cmp	r0, #0
 800c2b4:	d000      	beq.n	800c2b8 <__ieee754_pow+0x74c>
 800c2b6:	e646      	b.n	800bf46 <__ieee754_pow+0x3da>
 800c2b8:	4b2c      	ldr	r3, [pc, #176]	@ (800c36c <__ieee754_pow+0x800>)
 800c2ba:	e063      	b.n	800c384 <__ieee754_pow+0x818>
 800c2bc:	4a2c      	ldr	r2, [pc, #176]	@ (800c370 <__ieee754_pow+0x804>)
 800c2be:	004b      	lsls	r3, r1, #1
 800c2c0:	085b      	lsrs	r3, r3, #1
 800c2c2:	4293      	cmp	r3, r2
 800c2c4:	d95a      	bls.n	800c37c <__ieee754_pow+0x810>
 800c2c6:	4b2b      	ldr	r3, [pc, #172]	@ (800c374 <__ieee754_pow+0x808>)
 800c2c8:	18cb      	adds	r3, r1, r3
 800c2ca:	4303      	orrs	r3, r0
 800c2cc:	d008      	beq.n	800c2e0 <__ieee754_pow+0x774>
 800c2ce:	9806      	ldr	r0, [sp, #24]
 800c2d0:	9907      	ldr	r1, [sp, #28]
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	2200      	movs	r2, #0
 800c2d6:	f7f4 f8cb 	bl	8000470 <__aeabi_dcmplt>
 800c2da:	1e43      	subs	r3, r0, #1
 800c2dc:	4198      	sbcs	r0, r3
 800c2de:	e567      	b.n	800bdb0 <__ieee754_pow+0x244>
 800c2e0:	9a00      	ldr	r2, [sp, #0]
 800c2e2:	9b01      	ldr	r3, [sp, #4]
 800c2e4:	f7f6 fc76 	bl	8002bd4 <__aeabi_dsub>
 800c2e8:	9a04      	ldr	r2, [sp, #16]
 800c2ea:	9b05      	ldr	r3, [sp, #20]
 800c2ec:	f7f4 f8de 	bl	80004ac <__aeabi_dcmpge>
 800c2f0:	2800      	cmp	r0, #0
 800c2f2:	d1ec      	bne.n	800c2ce <__ieee754_pow+0x762>
 800c2f4:	4b20      	ldr	r3, [pc, #128]	@ (800c378 <__ieee754_pow+0x80c>)
 800c2f6:	e045      	b.n	800c384 <__ieee754_pow+0x818>
 800c2f8:	7ff00000 	.word	0x7ff00000
 800c2fc:	43400000 	.word	0x43400000
 800c300:	fffffc01 	.word	0xfffffc01
 800c304:	3ff00000 	.word	0x3ff00000
 800c308:	0003988e 	.word	0x0003988e
 800c30c:	000bb679 	.word	0x000bb679
 800c310:	fff00000 	.word	0xfff00000
 800c314:	0800f3f0 	.word	0x0800f3f0
 800c318:	4a454eef 	.word	0x4a454eef
 800c31c:	3fca7e28 	.word	0x3fca7e28
 800c320:	93c9db65 	.word	0x93c9db65
 800c324:	3fcd864a 	.word	0x3fcd864a
 800c328:	a91d4101 	.word	0xa91d4101
 800c32c:	3fd17460 	.word	0x3fd17460
 800c330:	518f264d 	.word	0x518f264d
 800c334:	3fd55555 	.word	0x3fd55555
 800c338:	db6fabff 	.word	0xdb6fabff
 800c33c:	3fdb6db6 	.word	0x3fdb6db6
 800c340:	33333303 	.word	0x33333303
 800c344:	3fe33333 	.word	0x3fe33333
 800c348:	40080000 	.word	0x40080000
 800c34c:	3feec709 	.word	0x3feec709
 800c350:	dc3a03fd 	.word	0xdc3a03fd
 800c354:	145b01f5 	.word	0x145b01f5
 800c358:	be3e2fe0 	.word	0xbe3e2fe0
 800c35c:	0800f3d0 	.word	0x0800f3d0
 800c360:	0800f3e0 	.word	0x0800f3e0
 800c364:	652b82fe 	.word	0x652b82fe
 800c368:	3c971547 	.word	0x3c971547
 800c36c:	40900000 	.word	0x40900000
 800c370:	4090cbff 	.word	0x4090cbff
 800c374:	3f6f3400 	.word	0x3f6f3400
 800c378:	4090cc00 	.word	0x4090cc00
 800c37c:	4a73      	ldr	r2, [pc, #460]	@ (800c54c <__ieee754_pow+0x9e0>)
 800c37e:	9402      	str	r4, [sp, #8]
 800c380:	4293      	cmp	r3, r2
 800c382:	d925      	bls.n	800c3d0 <__ieee754_pow+0x864>
 800c384:	4a72      	ldr	r2, [pc, #456]	@ (800c550 <__ieee754_pow+0x9e4>)
 800c386:	151b      	asrs	r3, r3, #20
 800c388:	189b      	adds	r3, r3, r2
 800c38a:	2280      	movs	r2, #128	@ 0x80
 800c38c:	0352      	lsls	r2, r2, #13
 800c38e:	0011      	movs	r1, r2
 800c390:	4119      	asrs	r1, r3
 800c392:	19cb      	adds	r3, r1, r7
 800c394:	005c      	lsls	r4, r3, #1
 800c396:	496f      	ldr	r1, [pc, #444]	@ (800c554 <__ieee754_pow+0x9e8>)
 800c398:	4d6f      	ldr	r5, [pc, #444]	@ (800c558 <__ieee754_pow+0x9ec>)
 800c39a:	0d64      	lsrs	r4, r4, #21
 800c39c:	1864      	adds	r4, r4, r1
 800c39e:	4125      	asrs	r5, r4
 800c3a0:	401d      	ands	r5, r3
 800c3a2:	031b      	lsls	r3, r3, #12
 800c3a4:	0b1b      	lsrs	r3, r3, #12
 800c3a6:	4313      	orrs	r3, r2
 800c3a8:	2214      	movs	r2, #20
 800c3aa:	1b12      	subs	r2, r2, r4
 800c3ac:	4113      	asrs	r3, r2
 800c3ae:	9302      	str	r3, [sp, #8]
 800c3b0:	9b08      	ldr	r3, [sp, #32]
 800c3b2:	2000      	movs	r0, #0
 800c3b4:	0029      	movs	r1, r5
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	da02      	bge.n	800c3c0 <__ieee754_pow+0x854>
 800c3ba:	9b02      	ldr	r3, [sp, #8]
 800c3bc:	425b      	negs	r3, r3
 800c3be:	9302      	str	r3, [sp, #8]
 800c3c0:	0002      	movs	r2, r0
 800c3c2:	000b      	movs	r3, r1
 800c3c4:	9800      	ldr	r0, [sp, #0]
 800c3c6:	9901      	ldr	r1, [sp, #4]
 800c3c8:	f7f6 fc04 	bl	8002bd4 <__aeabi_dsub>
 800c3cc:	9000      	str	r0, [sp, #0]
 800c3ce:	9101      	str	r1, [sp, #4]
 800c3d0:	9a04      	ldr	r2, [sp, #16]
 800c3d2:	9b05      	ldr	r3, [sp, #20]
 800c3d4:	9800      	ldr	r0, [sp, #0]
 800c3d6:	9901      	ldr	r1, [sp, #4]
 800c3d8:	f7f5 f916 	bl	8001608 <__aeabi_dadd>
 800c3dc:	2000      	movs	r0, #0
 800c3de:	2200      	movs	r2, #0
 800c3e0:	4b5e      	ldr	r3, [pc, #376]	@ (800c55c <__ieee754_pow+0x9f0>)
 800c3e2:	0006      	movs	r6, r0
 800c3e4:	000f      	movs	r7, r1
 800c3e6:	f7f6 f90f 	bl	8002608 <__aeabi_dmul>
 800c3ea:	9a00      	ldr	r2, [sp, #0]
 800c3ec:	9b01      	ldr	r3, [sp, #4]
 800c3ee:	9008      	str	r0, [sp, #32]
 800c3f0:	9109      	str	r1, [sp, #36]	@ 0x24
 800c3f2:	0030      	movs	r0, r6
 800c3f4:	0039      	movs	r1, r7
 800c3f6:	f7f6 fbed 	bl	8002bd4 <__aeabi_dsub>
 800c3fa:	0002      	movs	r2, r0
 800c3fc:	000b      	movs	r3, r1
 800c3fe:	9804      	ldr	r0, [sp, #16]
 800c400:	9905      	ldr	r1, [sp, #20]
 800c402:	f7f6 fbe7 	bl	8002bd4 <__aeabi_dsub>
 800c406:	4a56      	ldr	r2, [pc, #344]	@ (800c560 <__ieee754_pow+0x9f4>)
 800c408:	4b56      	ldr	r3, [pc, #344]	@ (800c564 <__ieee754_pow+0x9f8>)
 800c40a:	f7f6 f8fd 	bl	8002608 <__aeabi_dmul>
 800c40e:	4a56      	ldr	r2, [pc, #344]	@ (800c568 <__ieee754_pow+0x9fc>)
 800c410:	0004      	movs	r4, r0
 800c412:	000d      	movs	r5, r1
 800c414:	0030      	movs	r0, r6
 800c416:	0039      	movs	r1, r7
 800c418:	4b54      	ldr	r3, [pc, #336]	@ (800c56c <__ieee754_pow+0xa00>)
 800c41a:	f7f6 f8f5 	bl	8002608 <__aeabi_dmul>
 800c41e:	0002      	movs	r2, r0
 800c420:	000b      	movs	r3, r1
 800c422:	0020      	movs	r0, r4
 800c424:	0029      	movs	r1, r5
 800c426:	f7f5 f8ef 	bl	8001608 <__aeabi_dadd>
 800c42a:	0004      	movs	r4, r0
 800c42c:	000d      	movs	r5, r1
 800c42e:	0002      	movs	r2, r0
 800c430:	000b      	movs	r3, r1
 800c432:	9808      	ldr	r0, [sp, #32]
 800c434:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c436:	f7f5 f8e7 	bl	8001608 <__aeabi_dadd>
 800c43a:	9a08      	ldr	r2, [sp, #32]
 800c43c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c43e:	0006      	movs	r6, r0
 800c440:	000f      	movs	r7, r1
 800c442:	f7f6 fbc7 	bl	8002bd4 <__aeabi_dsub>
 800c446:	0002      	movs	r2, r0
 800c448:	000b      	movs	r3, r1
 800c44a:	0020      	movs	r0, r4
 800c44c:	0029      	movs	r1, r5
 800c44e:	f7f6 fbc1 	bl	8002bd4 <__aeabi_dsub>
 800c452:	0032      	movs	r2, r6
 800c454:	9000      	str	r0, [sp, #0]
 800c456:	9101      	str	r1, [sp, #4]
 800c458:	003b      	movs	r3, r7
 800c45a:	0030      	movs	r0, r6
 800c45c:	0039      	movs	r1, r7
 800c45e:	f7f6 f8d3 	bl	8002608 <__aeabi_dmul>
 800c462:	0004      	movs	r4, r0
 800c464:	000d      	movs	r5, r1
 800c466:	4a42      	ldr	r2, [pc, #264]	@ (800c570 <__ieee754_pow+0xa04>)
 800c468:	4b42      	ldr	r3, [pc, #264]	@ (800c574 <__ieee754_pow+0xa08>)
 800c46a:	f7f6 f8cd 	bl	8002608 <__aeabi_dmul>
 800c46e:	4a42      	ldr	r2, [pc, #264]	@ (800c578 <__ieee754_pow+0xa0c>)
 800c470:	4b42      	ldr	r3, [pc, #264]	@ (800c57c <__ieee754_pow+0xa10>)
 800c472:	f7f6 fbaf 	bl	8002bd4 <__aeabi_dsub>
 800c476:	0022      	movs	r2, r4
 800c478:	002b      	movs	r3, r5
 800c47a:	f7f6 f8c5 	bl	8002608 <__aeabi_dmul>
 800c47e:	4a40      	ldr	r2, [pc, #256]	@ (800c580 <__ieee754_pow+0xa14>)
 800c480:	4b40      	ldr	r3, [pc, #256]	@ (800c584 <__ieee754_pow+0xa18>)
 800c482:	f7f5 f8c1 	bl	8001608 <__aeabi_dadd>
 800c486:	0022      	movs	r2, r4
 800c488:	002b      	movs	r3, r5
 800c48a:	f7f6 f8bd 	bl	8002608 <__aeabi_dmul>
 800c48e:	4a3e      	ldr	r2, [pc, #248]	@ (800c588 <__ieee754_pow+0xa1c>)
 800c490:	4b3e      	ldr	r3, [pc, #248]	@ (800c58c <__ieee754_pow+0xa20>)
 800c492:	f7f6 fb9f 	bl	8002bd4 <__aeabi_dsub>
 800c496:	0022      	movs	r2, r4
 800c498:	002b      	movs	r3, r5
 800c49a:	f7f6 f8b5 	bl	8002608 <__aeabi_dmul>
 800c49e:	4a3c      	ldr	r2, [pc, #240]	@ (800c590 <__ieee754_pow+0xa24>)
 800c4a0:	4b3c      	ldr	r3, [pc, #240]	@ (800c594 <__ieee754_pow+0xa28>)
 800c4a2:	f7f5 f8b1 	bl	8001608 <__aeabi_dadd>
 800c4a6:	0022      	movs	r2, r4
 800c4a8:	002b      	movs	r3, r5
 800c4aa:	f7f6 f8ad 	bl	8002608 <__aeabi_dmul>
 800c4ae:	0002      	movs	r2, r0
 800c4b0:	000b      	movs	r3, r1
 800c4b2:	0030      	movs	r0, r6
 800c4b4:	0039      	movs	r1, r7
 800c4b6:	f7f6 fb8d 	bl	8002bd4 <__aeabi_dsub>
 800c4ba:	0004      	movs	r4, r0
 800c4bc:	000d      	movs	r5, r1
 800c4be:	0002      	movs	r2, r0
 800c4c0:	000b      	movs	r3, r1
 800c4c2:	0030      	movs	r0, r6
 800c4c4:	0039      	movs	r1, r7
 800c4c6:	f7f6 f89f 	bl	8002608 <__aeabi_dmul>
 800c4ca:	2380      	movs	r3, #128	@ 0x80
 800c4cc:	9004      	str	r0, [sp, #16]
 800c4ce:	9105      	str	r1, [sp, #20]
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	0020      	movs	r0, r4
 800c4d4:	0029      	movs	r1, r5
 800c4d6:	05db      	lsls	r3, r3, #23
 800c4d8:	f7f6 fb7c 	bl	8002bd4 <__aeabi_dsub>
 800c4dc:	0002      	movs	r2, r0
 800c4de:	000b      	movs	r3, r1
 800c4e0:	9804      	ldr	r0, [sp, #16]
 800c4e2:	9905      	ldr	r1, [sp, #20]
 800c4e4:	f7f5 fc56 	bl	8001d94 <__aeabi_ddiv>
 800c4e8:	9a00      	ldr	r2, [sp, #0]
 800c4ea:	9b01      	ldr	r3, [sp, #4]
 800c4ec:	0004      	movs	r4, r0
 800c4ee:	000d      	movs	r5, r1
 800c4f0:	0030      	movs	r0, r6
 800c4f2:	0039      	movs	r1, r7
 800c4f4:	f7f6 f888 	bl	8002608 <__aeabi_dmul>
 800c4f8:	9a00      	ldr	r2, [sp, #0]
 800c4fa:	9b01      	ldr	r3, [sp, #4]
 800c4fc:	f7f5 f884 	bl	8001608 <__aeabi_dadd>
 800c500:	0002      	movs	r2, r0
 800c502:	000b      	movs	r3, r1
 800c504:	0020      	movs	r0, r4
 800c506:	0029      	movs	r1, r5
 800c508:	f7f6 fb64 	bl	8002bd4 <__aeabi_dsub>
 800c50c:	0032      	movs	r2, r6
 800c50e:	003b      	movs	r3, r7
 800c510:	f7f6 fb60 	bl	8002bd4 <__aeabi_dsub>
 800c514:	0002      	movs	r2, r0
 800c516:	000b      	movs	r3, r1
 800c518:	2000      	movs	r0, #0
 800c51a:	491f      	ldr	r1, [pc, #124]	@ (800c598 <__ieee754_pow+0xa2c>)
 800c51c:	f7f6 fb5a 	bl	8002bd4 <__aeabi_dsub>
 800c520:	9b02      	ldr	r3, [sp, #8]
 800c522:	051b      	lsls	r3, r3, #20
 800c524:	185b      	adds	r3, r3, r1
 800c526:	151a      	asrs	r2, r3, #20
 800c528:	2a00      	cmp	r2, #0
 800c52a:	dc06      	bgt.n	800c53a <__ieee754_pow+0x9ce>
 800c52c:	9a02      	ldr	r2, [sp, #8]
 800c52e:	f000 f839 	bl	800c5a4 <scalbn>
 800c532:	9a06      	ldr	r2, [sp, #24]
 800c534:	9b07      	ldr	r3, [sp, #28]
 800c536:	f7ff fb8b 	bl	800bc50 <__ieee754_pow+0xe4>
 800c53a:	0019      	movs	r1, r3
 800c53c:	e7f9      	b.n	800c532 <__ieee754_pow+0x9c6>
 800c53e:	2300      	movs	r3, #0
 800c540:	4c15      	ldr	r4, [pc, #84]	@ (800c598 <__ieee754_pow+0xa2c>)
 800c542:	9300      	str	r3, [sp, #0]
 800c544:	9401      	str	r4, [sp, #4]
 800c546:	f7ff fbc8 	bl	800bcda <__ieee754_pow+0x16e>
 800c54a:	46c0      	nop			@ (mov r8, r8)
 800c54c:	3fe00000 	.word	0x3fe00000
 800c550:	fffffc02 	.word	0xfffffc02
 800c554:	fffffc01 	.word	0xfffffc01
 800c558:	fff00000 	.word	0xfff00000
 800c55c:	3fe62e43 	.word	0x3fe62e43
 800c560:	fefa39ef 	.word	0xfefa39ef
 800c564:	3fe62e42 	.word	0x3fe62e42
 800c568:	0ca86c39 	.word	0x0ca86c39
 800c56c:	be205c61 	.word	0xbe205c61
 800c570:	72bea4d0 	.word	0x72bea4d0
 800c574:	3e663769 	.word	0x3e663769
 800c578:	c5d26bf1 	.word	0xc5d26bf1
 800c57c:	3ebbbd41 	.word	0x3ebbbd41
 800c580:	af25de2c 	.word	0xaf25de2c
 800c584:	3f11566a 	.word	0x3f11566a
 800c588:	16bebd93 	.word	0x16bebd93
 800c58c:	3f66c16c 	.word	0x3f66c16c
 800c590:	5555553e 	.word	0x5555553e
 800c594:	3fc55555 	.word	0x3fc55555
 800c598:	3ff00000 	.word	0x3ff00000

0800c59c <fabs>:
 800c59c:	0049      	lsls	r1, r1, #1
 800c59e:	084b      	lsrs	r3, r1, #1
 800c5a0:	0019      	movs	r1, r3
 800c5a2:	4770      	bx	lr

0800c5a4 <scalbn>:
 800c5a4:	004b      	lsls	r3, r1, #1
 800c5a6:	b570      	push	{r4, r5, r6, lr}
 800c5a8:	0d5b      	lsrs	r3, r3, #21
 800c5aa:	0014      	movs	r4, r2
 800c5ac:	000d      	movs	r5, r1
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d10f      	bne.n	800c5d2 <scalbn+0x2e>
 800c5b2:	004b      	lsls	r3, r1, #1
 800c5b4:	085b      	lsrs	r3, r3, #1
 800c5b6:	4303      	orrs	r3, r0
 800c5b8:	d012      	beq.n	800c5e0 <scalbn+0x3c>
 800c5ba:	4b23      	ldr	r3, [pc, #140]	@ (800c648 <scalbn+0xa4>)
 800c5bc:	2200      	movs	r2, #0
 800c5be:	f7f6 f823 	bl	8002608 <__aeabi_dmul>
 800c5c2:	4b22      	ldr	r3, [pc, #136]	@ (800c64c <scalbn+0xa8>)
 800c5c4:	429c      	cmp	r4, r3
 800c5c6:	da0c      	bge.n	800c5e2 <scalbn+0x3e>
 800c5c8:	4a21      	ldr	r2, [pc, #132]	@ (800c650 <scalbn+0xac>)
 800c5ca:	4b22      	ldr	r3, [pc, #136]	@ (800c654 <scalbn+0xb0>)
 800c5cc:	f7f6 f81c 	bl	8002608 <__aeabi_dmul>
 800c5d0:	e006      	b.n	800c5e0 <scalbn+0x3c>
 800c5d2:	4a21      	ldr	r2, [pc, #132]	@ (800c658 <scalbn+0xb4>)
 800c5d4:	4293      	cmp	r3, r2
 800c5d6:	d108      	bne.n	800c5ea <scalbn+0x46>
 800c5d8:	0002      	movs	r2, r0
 800c5da:	000b      	movs	r3, r1
 800c5dc:	f7f5 f814 	bl	8001608 <__aeabi_dadd>
 800c5e0:	bd70      	pop	{r4, r5, r6, pc}
 800c5e2:	000d      	movs	r5, r1
 800c5e4:	004b      	lsls	r3, r1, #1
 800c5e6:	0d5b      	lsrs	r3, r3, #21
 800c5e8:	3b36      	subs	r3, #54	@ 0x36
 800c5ea:	4a1c      	ldr	r2, [pc, #112]	@ (800c65c <scalbn+0xb8>)
 800c5ec:	4294      	cmp	r4, r2
 800c5ee:	dd0a      	ble.n	800c606 <scalbn+0x62>
 800c5f0:	4c1b      	ldr	r4, [pc, #108]	@ (800c660 <scalbn+0xbc>)
 800c5f2:	4d1c      	ldr	r5, [pc, #112]	@ (800c664 <scalbn+0xc0>)
 800c5f4:	2900      	cmp	r1, #0
 800c5f6:	da01      	bge.n	800c5fc <scalbn+0x58>
 800c5f8:	4c19      	ldr	r4, [pc, #100]	@ (800c660 <scalbn+0xbc>)
 800c5fa:	4d1b      	ldr	r5, [pc, #108]	@ (800c668 <scalbn+0xc4>)
 800c5fc:	4a18      	ldr	r2, [pc, #96]	@ (800c660 <scalbn+0xbc>)
 800c5fe:	4b19      	ldr	r3, [pc, #100]	@ (800c664 <scalbn+0xc0>)
 800c600:	0020      	movs	r0, r4
 800c602:	0029      	movs	r1, r5
 800c604:	e7e2      	b.n	800c5cc <scalbn+0x28>
 800c606:	18e2      	adds	r2, r4, r3
 800c608:	4b18      	ldr	r3, [pc, #96]	@ (800c66c <scalbn+0xc8>)
 800c60a:	429a      	cmp	r2, r3
 800c60c:	dcf0      	bgt.n	800c5f0 <scalbn+0x4c>
 800c60e:	2a00      	cmp	r2, #0
 800c610:	dd05      	ble.n	800c61e <scalbn+0x7a>
 800c612:	4b17      	ldr	r3, [pc, #92]	@ (800c670 <scalbn+0xcc>)
 800c614:	0512      	lsls	r2, r2, #20
 800c616:	402b      	ands	r3, r5
 800c618:	4313      	orrs	r3, r2
 800c61a:	0019      	movs	r1, r3
 800c61c:	e7e0      	b.n	800c5e0 <scalbn+0x3c>
 800c61e:	0013      	movs	r3, r2
 800c620:	3335      	adds	r3, #53	@ 0x35
 800c622:	da08      	bge.n	800c636 <scalbn+0x92>
 800c624:	4c0a      	ldr	r4, [pc, #40]	@ (800c650 <scalbn+0xac>)
 800c626:	4d0b      	ldr	r5, [pc, #44]	@ (800c654 <scalbn+0xb0>)
 800c628:	2900      	cmp	r1, #0
 800c62a:	da01      	bge.n	800c630 <scalbn+0x8c>
 800c62c:	4c08      	ldr	r4, [pc, #32]	@ (800c650 <scalbn+0xac>)
 800c62e:	4d11      	ldr	r5, [pc, #68]	@ (800c674 <scalbn+0xd0>)
 800c630:	4a07      	ldr	r2, [pc, #28]	@ (800c650 <scalbn+0xac>)
 800c632:	4b08      	ldr	r3, [pc, #32]	@ (800c654 <scalbn+0xb0>)
 800c634:	e7e4      	b.n	800c600 <scalbn+0x5c>
 800c636:	4b0e      	ldr	r3, [pc, #56]	@ (800c670 <scalbn+0xcc>)
 800c638:	3236      	adds	r2, #54	@ 0x36
 800c63a:	401d      	ands	r5, r3
 800c63c:	0512      	lsls	r2, r2, #20
 800c63e:	432a      	orrs	r2, r5
 800c640:	0011      	movs	r1, r2
 800c642:	4b0d      	ldr	r3, [pc, #52]	@ (800c678 <scalbn+0xd4>)
 800c644:	2200      	movs	r2, #0
 800c646:	e7c1      	b.n	800c5cc <scalbn+0x28>
 800c648:	43500000 	.word	0x43500000
 800c64c:	ffff3cb0 	.word	0xffff3cb0
 800c650:	c2f8f359 	.word	0xc2f8f359
 800c654:	01a56e1f 	.word	0x01a56e1f
 800c658:	000007ff 	.word	0x000007ff
 800c65c:	0000c350 	.word	0x0000c350
 800c660:	8800759c 	.word	0x8800759c
 800c664:	7e37e43c 	.word	0x7e37e43c
 800c668:	fe37e43c 	.word	0xfe37e43c
 800c66c:	000007fe 	.word	0x000007fe
 800c670:	800fffff 	.word	0x800fffff
 800c674:	81a56e1f 	.word	0x81a56e1f
 800c678:	3c900000 	.word	0x3c900000

0800c67c <with_errno>:
 800c67c:	b570      	push	{r4, r5, r6, lr}
 800c67e:	000d      	movs	r5, r1
 800c680:	0016      	movs	r6, r2
 800c682:	0004      	movs	r4, r0
 800c684:	f7fd f8fa 	bl	800987c <__errno>
 800c688:	0029      	movs	r1, r5
 800c68a:	6006      	str	r6, [r0, #0]
 800c68c:	0020      	movs	r0, r4
 800c68e:	bd70      	pop	{r4, r5, r6, pc}

0800c690 <xflow>:
 800c690:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c692:	0014      	movs	r4, r2
 800c694:	001d      	movs	r5, r3
 800c696:	2800      	cmp	r0, #0
 800c698:	d002      	beq.n	800c6a0 <xflow+0x10>
 800c69a:	2180      	movs	r1, #128	@ 0x80
 800c69c:	0609      	lsls	r1, r1, #24
 800c69e:	185b      	adds	r3, r3, r1
 800c6a0:	9200      	str	r2, [sp, #0]
 800c6a2:	9301      	str	r3, [sp, #4]
 800c6a4:	9a00      	ldr	r2, [sp, #0]
 800c6a6:	9b01      	ldr	r3, [sp, #4]
 800c6a8:	0020      	movs	r0, r4
 800c6aa:	0029      	movs	r1, r5
 800c6ac:	f7f5 ffac 	bl	8002608 <__aeabi_dmul>
 800c6b0:	2222      	movs	r2, #34	@ 0x22
 800c6b2:	f7ff ffe3 	bl	800c67c <with_errno>
 800c6b6:	b003      	add	sp, #12
 800c6b8:	bd30      	pop	{r4, r5, pc}

0800c6ba <__math_uflow>:
 800c6ba:	2380      	movs	r3, #128	@ 0x80
 800c6bc:	b510      	push	{r4, lr}
 800c6be:	2200      	movs	r2, #0
 800c6c0:	055b      	lsls	r3, r3, #21
 800c6c2:	f7ff ffe5 	bl	800c690 <xflow>
 800c6c6:	bd10      	pop	{r4, pc}

0800c6c8 <__math_oflow>:
 800c6c8:	23e0      	movs	r3, #224	@ 0xe0
 800c6ca:	b510      	push	{r4, lr}
 800c6cc:	2200      	movs	r2, #0
 800c6ce:	05db      	lsls	r3, r3, #23
 800c6d0:	f7ff ffde 	bl	800c690 <xflow>
 800c6d4:	bd10      	pop	{r4, pc}
	...

0800c6d8 <__ieee754_sqrt>:
 800c6d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6da:	000a      	movs	r2, r1
 800c6dc:	000d      	movs	r5, r1
 800c6de:	496b      	ldr	r1, [pc, #428]	@ (800c88c <__ieee754_sqrt+0x1b4>)
 800c6e0:	0004      	movs	r4, r0
 800c6e2:	0003      	movs	r3, r0
 800c6e4:	0008      	movs	r0, r1
 800c6e6:	b087      	sub	sp, #28
 800c6e8:	4028      	ands	r0, r5
 800c6ea:	4288      	cmp	r0, r1
 800c6ec:	d111      	bne.n	800c712 <__ieee754_sqrt+0x3a>
 800c6ee:	0022      	movs	r2, r4
 800c6f0:	002b      	movs	r3, r5
 800c6f2:	0020      	movs	r0, r4
 800c6f4:	0029      	movs	r1, r5
 800c6f6:	f7f5 ff87 	bl	8002608 <__aeabi_dmul>
 800c6fa:	0002      	movs	r2, r0
 800c6fc:	000b      	movs	r3, r1
 800c6fe:	0020      	movs	r0, r4
 800c700:	0029      	movs	r1, r5
 800c702:	f7f4 ff81 	bl	8001608 <__aeabi_dadd>
 800c706:	0004      	movs	r4, r0
 800c708:	000d      	movs	r5, r1
 800c70a:	0020      	movs	r0, r4
 800c70c:	0029      	movs	r1, r5
 800c70e:	b007      	add	sp, #28
 800c710:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c712:	2d00      	cmp	r5, #0
 800c714:	dc11      	bgt.n	800c73a <__ieee754_sqrt+0x62>
 800c716:	0069      	lsls	r1, r5, #1
 800c718:	0849      	lsrs	r1, r1, #1
 800c71a:	4321      	orrs	r1, r4
 800c71c:	d0f5      	beq.n	800c70a <__ieee754_sqrt+0x32>
 800c71e:	2000      	movs	r0, #0
 800c720:	4285      	cmp	r5, r0
 800c722:	d010      	beq.n	800c746 <__ieee754_sqrt+0x6e>
 800c724:	0022      	movs	r2, r4
 800c726:	002b      	movs	r3, r5
 800c728:	0020      	movs	r0, r4
 800c72a:	0029      	movs	r1, r5
 800c72c:	f7f6 fa52 	bl	8002bd4 <__aeabi_dsub>
 800c730:	0002      	movs	r2, r0
 800c732:	000b      	movs	r3, r1
 800c734:	f7f5 fb2e 	bl	8001d94 <__aeabi_ddiv>
 800c738:	e7e5      	b.n	800c706 <__ieee754_sqrt+0x2e>
 800c73a:	1528      	asrs	r0, r5, #20
 800c73c:	d115      	bne.n	800c76a <__ieee754_sqrt+0x92>
 800c73e:	2480      	movs	r4, #128	@ 0x80
 800c740:	2100      	movs	r1, #0
 800c742:	0364      	lsls	r4, r4, #13
 800c744:	e007      	b.n	800c756 <__ieee754_sqrt+0x7e>
 800c746:	0ada      	lsrs	r2, r3, #11
 800c748:	3815      	subs	r0, #21
 800c74a:	055b      	lsls	r3, r3, #21
 800c74c:	2a00      	cmp	r2, #0
 800c74e:	d0fa      	beq.n	800c746 <__ieee754_sqrt+0x6e>
 800c750:	e7f5      	b.n	800c73e <__ieee754_sqrt+0x66>
 800c752:	0052      	lsls	r2, r2, #1
 800c754:	3101      	adds	r1, #1
 800c756:	4222      	tst	r2, r4
 800c758:	d0fb      	beq.n	800c752 <__ieee754_sqrt+0x7a>
 800c75a:	1e4c      	subs	r4, r1, #1
 800c75c:	1b00      	subs	r0, r0, r4
 800c75e:	2420      	movs	r4, #32
 800c760:	001d      	movs	r5, r3
 800c762:	1a64      	subs	r4, r4, r1
 800c764:	40e5      	lsrs	r5, r4
 800c766:	408b      	lsls	r3, r1
 800c768:	432a      	orrs	r2, r5
 800c76a:	4949      	ldr	r1, [pc, #292]	@ (800c890 <__ieee754_sqrt+0x1b8>)
 800c76c:	0312      	lsls	r2, r2, #12
 800c76e:	1844      	adds	r4, r0, r1
 800c770:	2180      	movs	r1, #128	@ 0x80
 800c772:	0b12      	lsrs	r2, r2, #12
 800c774:	0349      	lsls	r1, r1, #13
 800c776:	4311      	orrs	r1, r2
 800c778:	07c0      	lsls	r0, r0, #31
 800c77a:	d403      	bmi.n	800c784 <__ieee754_sqrt+0xac>
 800c77c:	0fda      	lsrs	r2, r3, #31
 800c77e:	0049      	lsls	r1, r1, #1
 800c780:	1851      	adds	r1, r2, r1
 800c782:	005b      	lsls	r3, r3, #1
 800c784:	2500      	movs	r5, #0
 800c786:	1062      	asrs	r2, r4, #1
 800c788:	0049      	lsls	r1, r1, #1
 800c78a:	2480      	movs	r4, #128	@ 0x80
 800c78c:	9205      	str	r2, [sp, #20]
 800c78e:	0fda      	lsrs	r2, r3, #31
 800c790:	1852      	adds	r2, r2, r1
 800c792:	2016      	movs	r0, #22
 800c794:	0029      	movs	r1, r5
 800c796:	005b      	lsls	r3, r3, #1
 800c798:	03a4      	lsls	r4, r4, #14
 800c79a:	190e      	adds	r6, r1, r4
 800c79c:	4296      	cmp	r6, r2
 800c79e:	dc02      	bgt.n	800c7a6 <__ieee754_sqrt+0xce>
 800c7a0:	1931      	adds	r1, r6, r4
 800c7a2:	1b92      	subs	r2, r2, r6
 800c7a4:	192d      	adds	r5, r5, r4
 800c7a6:	0fde      	lsrs	r6, r3, #31
 800c7a8:	0052      	lsls	r2, r2, #1
 800c7aa:	3801      	subs	r0, #1
 800c7ac:	1992      	adds	r2, r2, r6
 800c7ae:	005b      	lsls	r3, r3, #1
 800c7b0:	0864      	lsrs	r4, r4, #1
 800c7b2:	2800      	cmp	r0, #0
 800c7b4:	d1f1      	bne.n	800c79a <__ieee754_sqrt+0xc2>
 800c7b6:	2620      	movs	r6, #32
 800c7b8:	2780      	movs	r7, #128	@ 0x80
 800c7ba:	0004      	movs	r4, r0
 800c7bc:	9604      	str	r6, [sp, #16]
 800c7be:	063f      	lsls	r7, r7, #24
 800c7c0:	183e      	adds	r6, r7, r0
 800c7c2:	46b4      	mov	ip, r6
 800c7c4:	428a      	cmp	r2, r1
 800c7c6:	dc02      	bgt.n	800c7ce <__ieee754_sqrt+0xf6>
 800c7c8:	d114      	bne.n	800c7f4 <__ieee754_sqrt+0x11c>
 800c7ca:	429e      	cmp	r6, r3
 800c7cc:	d812      	bhi.n	800c7f4 <__ieee754_sqrt+0x11c>
 800c7ce:	4660      	mov	r0, ip
 800c7d0:	4666      	mov	r6, ip
 800c7d2:	19c0      	adds	r0, r0, r7
 800c7d4:	9100      	str	r1, [sp, #0]
 800c7d6:	2e00      	cmp	r6, #0
 800c7d8:	da03      	bge.n	800c7e2 <__ieee754_sqrt+0x10a>
 800c7da:	43c6      	mvns	r6, r0
 800c7dc:	0ff6      	lsrs	r6, r6, #31
 800c7de:	198e      	adds	r6, r1, r6
 800c7e0:	9600      	str	r6, [sp, #0]
 800c7e2:	1a52      	subs	r2, r2, r1
 800c7e4:	4563      	cmp	r3, ip
 800c7e6:	4189      	sbcs	r1, r1
 800c7e8:	4249      	negs	r1, r1
 800c7ea:	1a52      	subs	r2, r2, r1
 800c7ec:	4661      	mov	r1, ip
 800c7ee:	1a5b      	subs	r3, r3, r1
 800c7f0:	9900      	ldr	r1, [sp, #0]
 800c7f2:	19e4      	adds	r4, r4, r7
 800c7f4:	0fde      	lsrs	r6, r3, #31
 800c7f6:	0052      	lsls	r2, r2, #1
 800c7f8:	1992      	adds	r2, r2, r6
 800c7fa:	9e04      	ldr	r6, [sp, #16]
 800c7fc:	005b      	lsls	r3, r3, #1
 800c7fe:	3e01      	subs	r6, #1
 800c800:	087f      	lsrs	r7, r7, #1
 800c802:	9604      	str	r6, [sp, #16]
 800c804:	2e00      	cmp	r6, #0
 800c806:	d1db      	bne.n	800c7c0 <__ieee754_sqrt+0xe8>
 800c808:	431a      	orrs	r2, r3
 800c80a:	d01f      	beq.n	800c84c <__ieee754_sqrt+0x174>
 800c80c:	4e21      	ldr	r6, [pc, #132]	@ (800c894 <__ieee754_sqrt+0x1bc>)
 800c80e:	4f22      	ldr	r7, [pc, #136]	@ (800c898 <__ieee754_sqrt+0x1c0>)
 800c810:	6830      	ldr	r0, [r6, #0]
 800c812:	6871      	ldr	r1, [r6, #4]
 800c814:	683a      	ldr	r2, [r7, #0]
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	9200      	str	r2, [sp, #0]
 800c81a:	9301      	str	r3, [sp, #4]
 800c81c:	6832      	ldr	r2, [r6, #0]
 800c81e:	6873      	ldr	r3, [r6, #4]
 800c820:	9202      	str	r2, [sp, #8]
 800c822:	9303      	str	r3, [sp, #12]
 800c824:	9a00      	ldr	r2, [sp, #0]
 800c826:	9b01      	ldr	r3, [sp, #4]
 800c828:	f7f6 f9d4 	bl	8002bd4 <__aeabi_dsub>
 800c82c:	0002      	movs	r2, r0
 800c82e:	000b      	movs	r3, r1
 800c830:	9802      	ldr	r0, [sp, #8]
 800c832:	9903      	ldr	r1, [sp, #12]
 800c834:	f7f3 fe26 	bl	8000484 <__aeabi_dcmple>
 800c838:	2800      	cmp	r0, #0
 800c83a:	d007      	beq.n	800c84c <__ieee754_sqrt+0x174>
 800c83c:	6830      	ldr	r0, [r6, #0]
 800c83e:	6871      	ldr	r1, [r6, #4]
 800c840:	683a      	ldr	r2, [r7, #0]
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	1c67      	adds	r7, r4, #1
 800c846:	d10c      	bne.n	800c862 <__ieee754_sqrt+0x18a>
 800c848:	9c04      	ldr	r4, [sp, #16]
 800c84a:	3501      	adds	r5, #1
 800c84c:	4a13      	ldr	r2, [pc, #76]	@ (800c89c <__ieee754_sqrt+0x1c4>)
 800c84e:	106b      	asrs	r3, r5, #1
 800c850:	189b      	adds	r3, r3, r2
 800c852:	9a05      	ldr	r2, [sp, #20]
 800c854:	07ed      	lsls	r5, r5, #31
 800c856:	0864      	lsrs	r4, r4, #1
 800c858:	0512      	lsls	r2, r2, #20
 800c85a:	4325      	orrs	r5, r4
 800c85c:	0028      	movs	r0, r5
 800c85e:	18d1      	adds	r1, r2, r3
 800c860:	e751      	b.n	800c706 <__ieee754_sqrt+0x2e>
 800c862:	f7f4 fed1 	bl	8001608 <__aeabi_dadd>
 800c866:	6877      	ldr	r7, [r6, #4]
 800c868:	6836      	ldr	r6, [r6, #0]
 800c86a:	0002      	movs	r2, r0
 800c86c:	000b      	movs	r3, r1
 800c86e:	0030      	movs	r0, r6
 800c870:	0039      	movs	r1, r7
 800c872:	f7f3 fdfd 	bl	8000470 <__aeabi_dcmplt>
 800c876:	2800      	cmp	r0, #0
 800c878:	d004      	beq.n	800c884 <__ieee754_sqrt+0x1ac>
 800c87a:	3402      	adds	r4, #2
 800c87c:	4263      	negs	r3, r4
 800c87e:	4163      	adcs	r3, r4
 800c880:	18ed      	adds	r5, r5, r3
 800c882:	e7e3      	b.n	800c84c <__ieee754_sqrt+0x174>
 800c884:	2301      	movs	r3, #1
 800c886:	3401      	adds	r4, #1
 800c888:	439c      	bics	r4, r3
 800c88a:	e7df      	b.n	800c84c <__ieee754_sqrt+0x174>
 800c88c:	7ff00000 	.word	0x7ff00000
 800c890:	fffffc01 	.word	0xfffffc01
 800c894:	0800f408 	.word	0x0800f408
 800c898:	0800f400 	.word	0x0800f400
 800c89c:	3fe00000 	.word	0x3fe00000

0800c8a0 <_init>:
 800c8a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8a2:	46c0      	nop			@ (mov r8, r8)
 800c8a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8a6:	bc08      	pop	{r3}
 800c8a8:	469e      	mov	lr, r3
 800c8aa:	4770      	bx	lr

0800c8ac <_fini>:
 800c8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8ae:	46c0      	nop			@ (mov r8, r8)
 800c8b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8b2:	bc08      	pop	{r3}
 800c8b4:	469e      	mov	lr, r3
 800c8b6:	4770      	bx	lr
