$date
	Fri Oct 08 17:52:48 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testeclock_metade_frequencia $end
$var wire 1 ! clk $end
$upscope $end
$scope module testeclock_metade_frequencia $end
$var wire 1 " p1 $end
$upscope $end
$scope module testeclock_metade_frequencia $end
$var reg 1 # p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#30
1"
#60
0"
1#
1!
#90
1"
#120
0"
0!
#150
1"
#180
0"
1!
0#
#210
1"
#240
0"
0!
#270
1"
#300
0"
1!
#330
1"
#360
0"
0!
1#
#390
1"
#420
0"
1!
#450
1"
#480
0"
0!
#510
1"
#540
0"
1!
#570
1"
#600
0"
0!
0#
#630
1"
#660
0"
1!
#690
1"
#720
0"
0!
#750
1"
#780
0"
1!
#810
1"
#840
0"
0!
#870
1"
#900
0"
1!
1#
#930
1"
#960
0"
0!
#990
1"
#1020
0"
1!
#1050
1"
#1080
0"
0!
#1110
1"
#1140
0"
1!
#1170
1"
#1200
0"
0!
#1230
1"
#1260
0"
1!
0#
#1290
1"
#1320
0"
0!
#1350
1"
#1380
0"
1!
#1410
1"
#1440
0"
0!
#1470
1"
#1500
0"
1!
#1530
1"
#1560
0"
0!
#1590
1"
#1620
0"
1!
#1636
