[{"DBLP title": "Unifying on-chip and inter-node switching within the Anton 2 network.", "DBLP authors": ["Brian Towles", "J. P. Grossman", "Brian Greskamp", "David E. Shaw"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853238", "OA papers": [{"PaperId": "https://openalex.org/W4249851962", "PaperTitle": "Unifying on-chip and inter-node switching within the Anton 2 network", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Brian Towles", "J. P. Grossman", "Brian Greskamp", "David E. Shaw"]}]}, {"DBLP title": "A reconfigurable fabric for accelerating large-scale datacenter services.", "DBLP authors": ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853195", "OA papers": [{"PaperId": "https://openalex.org/W4256629673", "PaperTitle": "A reconfigurable fabric for accelerating large-scale datacenter services", "Year": 2014, "CitationCount": 348, "EstimatedCitation": 348, "Affiliations": {}, "Authors": ["Andrew J. Putnam", "Adrian M. Caulfield", "Eric T. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen F. Heil", "Amir Hormati", "Joo Sung Kim", "Sitaram Lanka", "James R. Larus", "Eric D. Peterson", "Simon J. A. Pope", "Aaron C.T. Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"]}]}, {"DBLP title": "SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "DBLP authors": ["Bhavya K. Daya", "Chia-Hsin Owen Chen", "Suvinay Subramanian", "Woo-Cheol Kwon", "Sunghyun Park", "Tushar Krishna", "Jim Holt", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853232", "OA papers": [{"PaperId": "https://openalex.org/W4230258908", "PaperTitle": "SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Bhavya K. Daya", "Chung-Hwan Chen", "Suvinay Subramanian", "Woo-Cheol Kwon", "Sung Hyun Park", "Tushar Krishna", "Jim Holt", "Anantha P. Chandrakasan", "Li-Shiuan Peh"]}]}, {"DBLP title": "Avoiding core's DUE & SDC via acoustic wave detectors and tailored error containment and recovery.", "DBLP authors": ["Gaurang Upasani", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853200", "OA papers": [{"PaperId": "https://openalex.org/W4255852231", "PaperTitle": "Avoiding core's DUE &amp;amp; SDC via acoustic wave detectors and tailored error containment and recovery", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Gaurang Upasani", "Xavier Vera", "Antonio Gonz\u00e1lez"]}]}, {"DBLP title": "MemGuard: A low cost and energy efficient design to support and enhance memory system reliability.", "DBLP authors": ["Long Chen", "Zhao Zhang"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853221", "OA papers": [{"PaperId": "https://openalex.org/W4255519673", "PaperTitle": "MemGuard: A low cost and energy efficient design to support and enhance memory system reliability", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Long Qing Chen", "Zhao Zhang"]}]}, {"DBLP title": "GangES: Gang error simulation for hardware resiliency evaluation.", "DBLP authors": ["Siva Kumar Sastry Hari", "Radha Venkatagiri", "Sarita V. Adve", "Helia Naeimi"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853212", "OA papers": [{"PaperId": "https://openalex.org/W4246094986", "PaperTitle": "GangES: Gang error simulation for hardware resiliency evaluation", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Nvidia (United States)": 1.0, "University of Illinois Urbana-Champaign": 2.0, "Intel (United States)": 1.0}, "Authors": ["Siva Kumar Sastry Hari", "Radha Venkatagiri", "Sarita V. Adve", "Helia Naeimi"]}]}, {"DBLP title": "Real-world design and evaluation of compiler-managed GPU redundant multithreading.", "DBLP authors": ["Jack Wadden", "Alexander Lyashevsky", "Sudhanva Gurumurthi", "Vilas Sridharan", "Kevin Skadron"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853227", "OA papers": [{"PaperId": "https://openalex.org/W4231474137", "PaperTitle": "Real-world design and evaluation of compiler-managed GPU redundant multithreading", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Virginia": 2.0, "Advanced Micro Devices (United States)": 3.0}, "Authors": ["Jack Wadden", "Alexander Lyashevsky", "Sudhanva Gurumurthi", "Vilas Sridharan", "Kevin Skadron"]}]}, {"DBLP title": "ArchRanker: A ranking approach to design space exploration.", "DBLP authors": ["Tianshi Chen", "Qi Guo", "Ke Tang", "Olivier Temam", "Zhiwei Xu", "Zhi-Hua Zhou", "Yunji Chen"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853198", "OA papers": [{"PaperId": "https://openalex.org/W4255055196", "PaperTitle": "ArchRanker: A ranking approach to design space exploration", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Tianshi Chen", "Qi Guo", "Ke Tang", "Olivier Temam", "Zhiwei Xu", "Zhi-Hua Zhou", "Yunji Chen"]}]}, {"DBLP title": "Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures.", "DBLP authors": ["Yakun Sophia Shao", "Brandon Reagen", "Gu-Yeon Wei", "David M. Brooks"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853196", "OA papers": [{"PaperId": "https://openalex.org/W4231250608", "PaperTitle": "Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {}, "Authors": ["Yakun Sophia Shao", "Brandon Reagen", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "SynFull: Synthetic traffic models capturing cache coherent behaviour.", "DBLP authors": ["Mario Badr", "Natalie D. Enright Jerger"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853236", "OA papers": [{"PaperId": "https://openalex.org/W4238282058", "PaperTitle": "SynFull: Synthetic traffic models capturing cache coherent behaviour", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Rogers (United States)": 0.5, "University of Toronto": 0.5, "University of Toronto, Toronto, ON, CA": 1.0}, "Authors": ["Mario Badr", "Natalie Enright Jerger"]}]}, {"DBLP title": "Harnessing ISA diversity: Design of a heterogeneous-ISA chip multiprocessor.", "DBLP authors": ["Ashish Venkat", "Dean M. Tullsen"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853218", "OA papers": [{"PaperId": "https://openalex.org/W4251038806", "PaperTitle": "Harnessing ISA diversity: Design of a heterogeneous-ISA chip multiprocessor", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Ashish Venkat", "Dean M. Tullsen"]}]}, {"DBLP title": "Navigating the cache hierarchy with a single lookup.", "DBLP authors": ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853203", "OA papers": [{"PaperId": "https://openalex.org/W2133823506", "PaperTitle": "Navigating the cache hierarchy with a single lookup", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Informa (Sweden)": 1.5, "Uppsala University": 1.5}, "Authors": ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"]}]}, {"DBLP title": "SC2: A statistical compression cache scheme.", "DBLP authors": ["Angelos Arelakis", "Per Stenstr\u00f6m"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853231", "OA papers": [{"PaperId": "https://openalex.org/W4234492514", "PaperTitle": "SC&lt;sup&gt;2&lt;/sup&gt;: A statistical compression cache scheme", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Angelos Arelakis", "Per Stenstr\u00f6m"]}]}, {"DBLP title": "The Dirty-Block Index.", "DBLP authors": ["Vivek Seshadri", "Abhishek Bhowmick", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853204", "OA papers": [{"PaperId": "https://openalex.org/W4245436356", "PaperTitle": "The Dirty-Block Index", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Carnegie Mellon University": 3.0, "Intel (United States)": 3.0}, "Authors": ["Vivek Seshadri", "Abhishek Bhowmick", "Onur Mutlu", "Phillip B. Gibbons", "Michael Kozuch", "Todd C. Mowry"]}]}, {"DBLP title": "Going vertical in memory management: Handling multiplicity by multi-policy.", "DBLP authors": ["Lei Liu", "Yong Li", "Zehan Cui", "Yungang Bao", "Mingyu Chen", "Chengyong Wu"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853214", "OA papers": [{"PaperId": "https://openalex.org/W4239271535", "PaperTitle": "Going vertical in memory management: Handling multiplicity by multi-policy", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5, "University of Pittsburgh": 1.0}, "Authors": ["Lei Liu", "Yong Li", "Zehan Cui", "Yungang Bao", "Mingyu Chen", "Chengyong Wu"]}]}, {"DBLP title": "Fine-grain task aggregation and coordination on GPUs.", "DBLP authors": ["Marc S. Orr", "Bradford M. Beckmann", "Steven K. Reinhardt", "David A. Wood"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853209", "OA papers": [{"PaperId": "https://openalex.org/W4233930397", "PaperTitle": "Fine-grain task aggregation and coordination on GPUs", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Marc S. Orr", "Bradford M. Beckmann", "Steven K. Reinhardt", "David A. Wood"]}]}, {"DBLP title": "Enabling preemptive multiprogramming on GPUs.", "DBLP authors": ["Ivan Tanasic", "Isaac Gelado", "Javier Cabezas", "Alex Ram\u00edrez", "Nacho Navarro", "Mateo Valero"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853208", "OA papers": [{"PaperId": "https://openalex.org/W4235366964", "PaperTitle": "Enabling preemptive multiprogramming on GPUs", "Year": 2014, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"Barcelona Supercomputing Center": 5.0, "Nvidia (United Kingdom)": 1.0}, "Authors": ["Ivan Tanasic", "Isaac Gelado", "Javier Cabezas", "Alex Ramirez", "Nacho Navarro", "Mateo Valero"]}]}, {"DBLP title": "Single-graph multiple flows: Energy efficient design alternative for GPGPUs.", "DBLP authors": ["Dani Voitsechov", "Yoav Etsion"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853234", "OA papers": [{"PaperId": "https://openalex.org/W4251064080", "PaperTitle": "Single-graph multiple flows: Energy efficient design alternative for GPGPUs", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0}, "Authors": ["Dani Voitsechov", "Yoav Etsion"]}]}, {"DBLP title": "HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs.", "DBLP authors": ["Simone Campanoni", "Kevin Brownell", "Svilen Kanev", "Timothy M. Jones", "Gu-Yeon Wei", "David M. Brooks"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853215", "OA papers": [{"PaperId": "https://openalex.org/W4232228459", "PaperTitle": "HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Harvard University Press": 6.0}, "Authors": ["Simone Campanoni", "Kevin Brownell", "Svilen Kanev", "Timothy W. Jones", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "Efficient digital neurons for large scale cortical architectures.", "DBLP authors": ["James E. Smith"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853206", "OA papers": [{"PaperId": "https://openalex.org/W4234908104", "PaperTitle": "Efficient digital neurons for large scale cortical architectures", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["James A Smith"]}]}, {"DBLP title": "An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs.", "DBLP authors": ["Karthik Swaminathan", "Huichu Liu", "Jack Sampson", "Vijaykrishnan Narayanan"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853197", "OA papers": [{"PaperId": "https://openalex.org/W4246782417", "PaperTitle": "An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Karthik Swaminathan", "Hongyu Liu", "Jack Sampson", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies.", "DBLP authors": ["Rangharajan Venkatesan", "Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853233", "OA papers": [{"PaperId": "https://openalex.org/W4254284875", "PaperTitle": "STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Rangharajan Venkatesan", "Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"]}]}, {"DBLP title": "Memory persistency.", "DBLP authors": ["Steven Pelley", "Peter M. Chen", "Thomas F. Wenisch"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853222", "OA papers": [{"PaperId": "https://openalex.org/W4250281317", "PaperTitle": "Memory persistency", "Year": 2014, "CitationCount": 97, "EstimatedCitation": 97, "Affiliations": {}, "Authors": ["Steven Pelley", "Peter Chen", "Thomas F. Wenisch"]}]}, {"DBLP title": "Reducing access latency of MLC PCMs through line striping.", "DBLP authors": ["Morteza Hoseinzadeh", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853228", "OA papers": [{"PaperId": "https://openalex.org/W4240569795", "PaperTitle": "Reducing access latency of MLC PCMs through line striping", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Morteza Hoseinzadeh", "Mohammad Arjomand", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "HIOS: A host interface I/O scheduler for Solid State Disks.", "DBLP authors": ["Myoungsoo Jung", "Wonil Choi", "Shekhar Srikantaiah", "Joonhyuk Yoo", "Mahmut T. Kandemir"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853216", "OA papers": [{"PaperId": "https://openalex.org/W4238143413", "PaperTitle": "HIOS: A host interface I/O scheduler for Solid State Disks", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Myoungsoo Jung", "Won-Il Choi", "Shekhar Srikantaiah", "Joonhyuk Yoo", "Mahmut Kandemir"]}]}, {"DBLP title": "Towards energy proportionality for large-scale latency-critical workloads.", "DBLP authors": ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Luiz Andr\u00e9 Barroso", "Christos Kozyrakis"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853237", "OA papers": [{"PaperId": "https://openalex.org/W4231427385", "PaperTitle": "Towards energy proportionality for large-scale latency-critical workloads", "Year": 2014, "CitationCount": 86, "EstimatedCitation": 86, "Affiliations": {}, "Authors": ["David Lo", "Liqun Cheng", "Rama K. Govindaraju", "Luiz Barroso", "Christos Kozyrakis"]}]}, {"DBLP title": "SleepScale: Runtime joint speed scaling and sleep states management for power efficient data centers.", "DBLP authors": ["Yanpei Liu", "Stark C. Draper", "Nam Sung Kim"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853235", "OA papers": [{"PaperId": "https://openalex.org/W2949885789", "PaperTitle": "SleepScale: Runtime joint speed scaling and sleep states management for power efficient data centers", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "University of Toronto": 1.0}, "Authors": ["Yanpei Liu", "Stark C. Draper", "Nam Kim"]}]}, {"DBLP title": "Optimizing virtual machine consolidation performance on NUMA server architecture for cloud workloads.", "DBLP authors": ["Ming Liu", "Tao Li"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853224", "OA papers": [{"PaperId": "https://openalex.org/W4232753799", "PaperTitle": "Optimizing virtual machine consolidation performance on NUMA server architecture for cloud workloads", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Ming Li", "Tao Li"]}]}, {"DBLP title": "Row-buffer decoupling: A case for low-latency DRAM microarchitecture.", "DBLP authors": ["Seongil O", "Young Hoon Son", "Nam Sung Kim", "Jung Ho Ahn"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853230", "OA papers": [{"PaperId": "https://openalex.org/W4242052363", "PaperTitle": "Row-buffer decoupling: A case for low-latency DRAM microarchitecture", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Seongil O", "Young Jun Son", "Nam Kim", "Jung Yong Ahn"]}]}, {"DBLP title": "Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation.", "DBLP authors": ["Tao Zhang", "Ke Chen", "Cong Xu", "Guangyu Sun", "Tao Wang", "Yuan Xie"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853217", "OA papers": [{"PaperId": "https://openalex.org/W4245018380", "PaperTitle": "Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Tao Zhang", "Ke Chen", "Cong Xu", "Guangyu Sun", "Tao Wang", "Yuan Xie"]}]}, {"DBLP title": "Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors.", "DBLP authors": ["Yoongu Kim", "Ross Daly", "Jeremie S. Kim", "Chris Fallin", "Ji-Hye Lee", "Donghyuk Lee", "Chris Wilkerson", "Konrad Lai", "Onur Mutlu"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853210", "OA papers": [{"PaperId": "https://openalex.org/W4245276998", "PaperTitle": "Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors", "Year": 2014, "CitationCount": 96, "EstimatedCitation": 96, "Affiliations": {}, "Authors": ["Yoon-Gu Kim", "Ross Daly", "Jeremie S. Kim", "Chris Fallin", "Ji Hyun Lee", "Donghyuk Lee", "Christopher B. Wilkerson", "Konrad K. Lai", "Onur Mutlu"]}]}, {"DBLP title": "Architecture implications of pads as a scarce resource.", "DBLP authors": ["Runjie Zhang", "Ke Wang", "Brett H. Meyer", "Mircea R. Stan", "Kevin Skadron"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853199", "OA papers": [{"PaperId": "https://openalex.org/W4237906032", "PaperTitle": "Architecture implications of pads as a scarce resource", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Virginia": 4.0, "McGill University": 1.0}, "Authors": ["Runjie Zhang", "Ke Wang", "Brett C. Meyer", "Mircea R. Stan", "Kevin Skadron"]}]}, {"DBLP title": "Increasing off-chip bandwidth in multi-core processors with switchable pins.", "DBLP authors": ["Shaoming Chen", "Yue Hu", "Ying Zhang", "Lu Peng", "Jesse Ardonne", "Samuel Irving", "Ashok Srivastava"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853220", "OA papers": [{"PaperId": "https://openalex.org/W4247470640", "PaperTitle": "Increasing off-chip bandwidth in multi-core processors with switchable pins", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Louisiana State University": 7.0}, "Authors": ["Shaoming Chen", "Yue Hu", "Ying Zhang", "Lu Peng", "Jesse Ardonne", "Samuel Irving", "Ashok Srivastava"]}]}, {"DBLP title": "A low power and reliable charge pump design for Phase Change Memories.", "DBLP authors": ["Lei Jiang", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853194", "OA papers": [{"PaperId": "https://openalex.org/W4253877280", "PaperTitle": "A low power and reliable charge pump design for Phase Change Memories", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Pittsburgh": 4.0}, "Authors": ["Lei Jiang", "Bo Zhao", "Jun Yang", "Youtao Zhang"]}]}, {"DBLP title": "Fractal++: Closing the performance gap between fractal and conventional coherence.", "DBLP authors": ["Gwendolyn Voskuilen", "T. N. Vijaykumar"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853211", "OA papers": [{"PaperId": "https://openalex.org/W4252722596", "PaperTitle": "Fractal++: Closing the performance gap between fractal and conventional coherence", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Gwendolyn Renae Voskuilen", "T. N. Vijaykumar"]}]}, {"DBLP title": "OmniOrder: Directory-based conflict serialization of transactions.", "DBLP authors": ["Xuehai Qian", "Benjam\u00edn Sahelices", "Josep Torrellas"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853223", "OA papers": [{"PaperId": "https://openalex.org/W4235541566", "PaperTitle": "OmniOrder: Directory-based conflict serialization of transactions", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Xuehai Qian", "Benjamin Sahelices", "Josep Torrellas"]}]}, {"DBLP title": "Pacifier: Record and replay for relaxed-consistency multiprocessors with distributed directory protocol.", "DBLP authors": ["Xuehai Qian", "Benjam\u00edn Sahelices", "Depei Qian"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853225", "OA papers": [{"PaperId": "https://openalex.org/W4240844279", "PaperTitle": "Pacifier: Record and replay for relaxed-consistency multiprocessors with distributed directory protocol", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Berkeley": 1.0, "University of Valladolid": 1.0, "Beihang University": 1.0}, "Authors": ["Xuehai Qian", "Benjamin Sahelices", "Depei Qian"]}]}, {"DBLP title": "Replay debugging: Leveraging record and replay for program debugging.", "DBLP authors": ["Nima Honarmand", "Josep Torrellas"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853229", "OA papers": [{"PaperId": "https://openalex.org/W4230009112", "PaperTitle": "Replay debugging: Leveraging record and replay for program debugging", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Nima Honarmand", "Josep Torrellas"]}]}, {"DBLP title": "The CHERI capability model: Revisiting RISC in an age of risk.", "DBLP authors": ["Jonathan Woodruff", "Robert N. M. Watson", "David Chisnall", "Simon W. Moore", "Jonathan Anderson", "Brooks Davis", "Ben Laurie", "Peter G. Neumann", "Robert M. Norton", "Michael Roe"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853201", "OA papers": [{"PaperId": "https://openalex.org/W4238851087", "PaperTitle": "The CHERI capability model: Revisiting RISC in an age of risk", "Year": 2014, "CitationCount": 81, "EstimatedCitation": 81, "Affiliations": {}, "Authors": ["Jonathan D. Woodruff", "Robert T. Watson", "David Chisnall", "Simon Christopher Moore", "Jonathan Anderson", "Brooks Davis", "Ben Laurie", "Peter J. Neumann", "Robert Norton", "Michael Roe"]}]}, {"DBLP title": "CODOMs: Protecting software with Code-centric memory Domains.", "DBLP authors": ["Llu\u00eds Vilanova", "Muli Ben-Yehuda", "Nacho Navarro", "Yoav Etsion", "Mateo Valero"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853202", "OA papers": [{"PaperId": "https://openalex.org/W4251741637", "PaperTitle": "CODOMs: Protecting software with Code-centric memory Domains", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Lluis Vilanova", "Muli Ben-Yehuda", "Nacho Navarro", "Yoav Etsion", "Mateo Valero"]}]}, {"DBLP title": "EOLE: Paving the way for an effective implementation of value prediction.", "DBLP authors": ["Arthur Perais", "Andr\u00e9 Seznec"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853205", "OA papers": [{"PaperId": "https://openalex.org/W4234252501", "PaperTitle": "EOLE: Paving the way for an effective implementation of value prediction", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"French Institute for Research in Computer Science and Automation": 1.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.0}, "Authors": ["Arthur Perais", "Andr\u00e9 Seznec"]}]}, {"DBLP title": "Improving the energy efficiency of Big Cores.", "DBLP authors": ["Kenneth Czechowski", "Victor W. Lee", "Ed Grochowski", "Ronny Ronen", "Ronak Singhal", "Richard W. Vuduc", "Pradeep Dubey"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853219", "OA papers": [{"PaperId": "https://openalex.org/W4232006640", "PaperTitle": "Improving the energy efficiency of Big Cores", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Kenneth Czechowski", "Victor C. S. Lee", "Ed Grochowski", "Ronny Ronen", "Ronak Singhal", "Richard Vuduc", "Pradeep Dubey"]}]}, {"DBLP title": "General-purpose code acceleration with limited-precision analog computation.", "DBLP authors": ["Ren\u00e9e St. Amant", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Arjang Hassibi", "Luis Ceze", "Doug Burger"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853213", "OA papers": [{"PaperId": "https://openalex.org/W4251054771", "PaperTitle": "General-purpose code acceleration with limited-precision analog computation", "Year": 2014, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"The University of Texas at Austin": 2.0, "Georgia Institute of Technology": 4.0, "University of Washington": 1.0, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Renee St. Amant", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Arjang Hassibi", "Luis Ceze", "Doug Burger"]}]}, {"DBLP title": "Race Logic: A hardware acceleration for dynamic programming algorithms.", "DBLP authors": ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853226", "OA papers": [{"PaperId": "https://openalex.org/W4232675554", "PaperTitle": "Race Logic: A hardware acceleration for dynamic programming algorithms", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}, "Authors": ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"]}]}, {"DBLP title": "Eliminating redundant fragment shader executions on a mobile GPU via hardware memoization.", "DBLP authors": ["Jos\u00e9-Mar\u00eda Arnau", "Joan-Manuel Parcerisa", "Polychronis Xekalakis"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853207", "OA papers": [{"PaperId": "https://openalex.org/W4244884309", "PaperTitle": "Eliminating redundant fragment shader executions on a mobile GPU via hardware memoization", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}, "Authors": ["Jose-Maria Arnau", "Joan-Manuel Parcerisa", "Polychronis Xekalakis"]}]}, {"DBLP title": "WebCore: Architectural support for mobile Web browsing.", "DBLP authors": ["Yuhao Zhu", "Vijay Janapa Reddi"], "year": 2014, "doi": "https://doi.org/10.1109/ISCA.2014.6853239", "OA papers": [{"PaperId": "https://openalex.org/W4236963045", "PaperTitle": "WebCore: Architectural support for mobile Web browsing", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Yuhao Zhu", "Vijay Janapa Reddi"]}]}]