# do top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/pwner/emb_sys/lab_1_p_4/three_d_latch {/home/pwner/emb_sys/lab_1_p_4/three_d_latch/top.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module top
# 
# Top level modules:
# 	top
# vlog -vlog01compat -work work +incdir+/home/pwner/emb_sys/lab_1_p_4/three_d_latch {/home/pwner/emb_sys/lab_1_p_4/three_d_latch/flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# vlog -vlog01compat -work work +incdir+/home/pwner/emb_sys/lab_1_p_4/three_d_latch {/home/pwner/emb_sys/lab_1_p_4/three_d_latch/d_latch.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module d_latch
# 
# Top level modules:
# 	d_latch
# 
# vlog -vlog01compat -work work +incdir+/home/pwner/emb_sys/lab_1_p_4/three_d_latch {/home/pwner/emb_sys/lab_1_p_4/three_d_latch/d_latch_tb.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module d_latch_tb
# 
# Top level modules:
# 	d_latch_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  d_latch_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps d_latch_tb 
# Loading work.d_latch_tb
# Loading work.top
# Loading work.d_latch
# Loading work.flip_flop
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << starting simulation >> 
#                    0 D=0, q_a=x, q_b=x, q_c=0 
#                   30 D=1, q_a=x, q_b=x, q_c=0 
#                   40 D=1, q_a=1, q_b=1, q_c=0 
#                   50 D=0, q_a=0, q_b=1, q_c=0 
#                   60 D=1, q_a=1, q_b=1, q_c=0 
#                   70 D=0, q_a=0, q_b=1, q_c=0 
#                   85 D=1, q_a=0, q_b=1, q_c=0 
#                   97 D=0, q_a=0, q_b=1, q_c=0 
#                  105 D=1, q_a=0, q_b=1, q_c=0 
#                  113 D=0, q_a=0, q_b=1, q_c=0 
#                  120 D=0, q_a=0, q_b=0, q_c=0 
#                  129 D=1, q_a=1, q_b=0, q_c=0 
#                  137 D=0, q_a=0, q_b=0, q_c=0 
#                  145 D=1, q_a=1, q_b=0, q_c=0 
#                  160 D=1, q_a=1, q_b=0, q_c=1 
#                  169 D=0, q_a=1, q_b=0, q_c=1 
#                  200 D=0, q_a=0, q_b=0, q_c=1 
#                  240 D=0, q_a=0, q_b=0, q_c=0 
# Break in Module d_latch_tb at /home/pwner/emb_sys/lab_1_p_4/three_d_latch/d_latch_tb.v line 89
# Simulation Breakpoint: Break in Module d_latch_tb at /home/pwner/emb_sys/lab_1_p_4/three_d_latch/d_latch_tb.v line 89
# MACRO ./top_run_msim_rtl_verilog.do PAUSED at line 19
restart
run -all
#                    0 << starting simulation >> 
#                    0 D=0, q_a=x, q_b=x, q_c=0 
#                   30 D=1, q_a=x, q_b=x, q_c=0 
#                   40 D=1, q_a=1, q_b=1, q_c=0 
#                   50 D=0, q_a=0, q_b=1, q_c=0 
#                   60 D=1, q_a=1, q_b=1, q_c=0 
#                   70 D=0, q_a=0, q_b=1, q_c=0 
#                   85 D=1, q_a=0, q_b=1, q_c=0 
#                   97 D=0, q_a=0, q_b=1, q_c=0 
#                  105 D=1, q_a=0, q_b=1, q_c=0 
#                  113 D=0, q_a=0, q_b=1, q_c=0 
#                  120 D=0, q_a=0, q_b=0, q_c=0 
#                  129 D=1, q_a=1, q_b=0, q_c=0 
#                  137 D=0, q_a=0, q_b=0, q_c=0 
#                  145 D=1, q_a=1, q_b=0, q_c=0 
#                  160 D=1, q_a=1, q_b=0, q_c=1 
#                  169 D=0, q_a=1, q_b=0, q_c=1 
#                  200 D=0, q_a=0, q_b=0, q_c=1 
#                  240 D=0, q_a=0, q_b=0, q_c=0 
# Break in Module d_latch_tb at /home/pwner/emb_sys/lab_1_p_4/three_d_latch/d_latch_tb.v line 89
