/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module GJC8_post_route (a, b, z, feedback, unsigned_a, unsigned_b);
  input [19:0] a;
  input [17:0] b;
  input [2:0] feedback;
  input unsigned_a;
  input unsigned_b;
  output [37:0] z;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:16.17-16.18" *)
  wire [19:0] \$auto$rs_design_edit.cc:1122:execute$521.a ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:17.17-17.18" *)
  wire [17:0] \$auto$rs_design_edit.cc:1122:execute$521.b ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:19.18-19.26" *)
  wire [2:0] \$auto$rs_design_edit.cc:1122:execute$521.feedback ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:20.12-20.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$521.unsigned_a ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:21.12-21.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$521.unsigned_b ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:18.18-18.19" *)
  wire [37:0] \$auto$rs_design_edit.cc:1122:execute$521.z ;
  wire \$auto$rs_design_edit.cc:841:execute$477 ;
  wire \$auto$rs_design_edit.cc:841:execute$478 ;
  wire \$auto$rs_design_edit.cc:841:execute$479 ;
  wire \$auto$rs_design_edit.cc:841:execute$480 ;
  wire \$auto$rs_design_edit.cc:841:execute$481 ;
  wire \$auto$rs_design_edit.cc:841:execute$482 ;
  wire \$auto$rs_design_edit.cc:841:execute$483 ;
  wire \$auto$rs_design_edit.cc:841:execute$484 ;
  wire \$auto$rs_design_edit.cc:841:execute$485 ;
  wire \$auto$rs_design_edit.cc:841:execute$486 ;
  wire \$auto$rs_design_edit.cc:841:execute$487 ;
  wire \$auto$rs_design_edit.cc:841:execute$488 ;
  wire \$auto$rs_design_edit.cc:841:execute$489 ;
  wire \$auto$rs_design_edit.cc:841:execute$490 ;
  wire \$auto$rs_design_edit.cc:841:execute$491 ;
  wire \$auto$rs_design_edit.cc:841:execute$492 ;
  wire \$auto$rs_design_edit.cc:841:execute$493 ;
  wire \$auto$rs_design_edit.cc:841:execute$494 ;
  wire \$auto$rs_design_edit.cc:841:execute$495 ;
  wire \$auto$rs_design_edit.cc:841:execute$496 ;
  wire \$auto$rs_design_edit.cc:841:execute$497 ;
  wire \$auto$rs_design_edit.cc:841:execute$498 ;
  wire \$auto$rs_design_edit.cc:841:execute$499 ;
  wire \$auto$rs_design_edit.cc:841:execute$500 ;
  wire \$auto$rs_design_edit.cc:841:execute$501 ;
  wire \$auto$rs_design_edit.cc:841:execute$502 ;
  wire \$auto$rs_design_edit.cc:841:execute$503 ;
  wire \$auto$rs_design_edit.cc:841:execute$504 ;
  wire \$auto$rs_design_edit.cc:841:execute$505 ;
  wire \$auto$rs_design_edit.cc:841:execute$506 ;
  wire \$auto$rs_design_edit.cc:841:execute$507 ;
  wire \$auto$rs_design_edit.cc:841:execute$508 ;
  wire \$auto$rs_design_edit.cc:841:execute$509 ;
  wire \$auto$rs_design_edit.cc:841:execute$510 ;
  wire \$auto$rs_design_edit.cc:841:execute$511 ;
  wire \$auto$rs_design_edit.cc:841:execute$512 ;
  wire \$auto$rs_design_edit.cc:841:execute$513 ;
  wire \$auto$rs_design_edit.cc:841:execute$514 ;
  wire \$auto$rs_design_edit.cc:841:execute$515 ;
  wire \$auto$rs_design_edit.cc:841:execute$516 ;
  wire \$auto$rs_design_edit.cc:841:execute$517 ;
  wire \$auto$rs_design_edit.cc:841:execute$518 ;
  wire \$auto$rs_design_edit.cc:841:execute$519 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$477 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$478 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$479 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$480 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$481 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$482 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$483 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$484 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$485 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$486 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$487 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$488 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$489 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$490 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$491 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$492 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$493 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$494 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$495 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$496 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$497 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$498 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$499 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$500 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$501 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$502 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$503 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$504 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$505 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$506 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$507 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$508 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$509 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$510 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$511 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$512 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$513 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$514 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$515 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$516 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$517 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$518 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$519 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$feedback[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$feedback[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$feedback[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$unsigned_a ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$unsigned_b ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[9] ;
  wire \$iopadmap$a[0] ;
  wire \$iopadmap$a[10] ;
  wire \$iopadmap$a[11] ;
  wire \$iopadmap$a[12] ;
  wire \$iopadmap$a[13] ;
  wire \$iopadmap$a[14] ;
  wire \$iopadmap$a[15] ;
  wire \$iopadmap$a[16] ;
  wire \$iopadmap$a[17] ;
  wire \$iopadmap$a[18] ;
  wire \$iopadmap$a[19] ;
  wire \$iopadmap$a[1] ;
  wire \$iopadmap$a[2] ;
  wire \$iopadmap$a[3] ;
  wire \$iopadmap$a[4] ;
  wire \$iopadmap$a[5] ;
  wire \$iopadmap$a[6] ;
  wire \$iopadmap$a[7] ;
  wire \$iopadmap$a[8] ;
  wire \$iopadmap$a[9] ;
  wire \$iopadmap$b[0] ;
  wire \$iopadmap$b[10] ;
  wire \$iopadmap$b[11] ;
  wire \$iopadmap$b[12] ;
  wire \$iopadmap$b[13] ;
  wire \$iopadmap$b[14] ;
  wire \$iopadmap$b[15] ;
  wire \$iopadmap$b[16] ;
  wire \$iopadmap$b[17] ;
  wire \$iopadmap$b[1] ;
  wire \$iopadmap$b[2] ;
  wire \$iopadmap$b[3] ;
  wire \$iopadmap$b[4] ;
  wire \$iopadmap$b[5] ;
  wire \$iopadmap$b[6] ;
  wire \$iopadmap$b[7] ;
  wire \$iopadmap$b[8] ;
  wire \$iopadmap$b[9] ;
  wire \$iopadmap$feedback[0] ;
  wire \$iopadmap$feedback[1] ;
  wire \$iopadmap$feedback[2] ;
  wire \$iopadmap$unsigned_a ;
  wire \$iopadmap$unsigned_b ;
  wire \$iopadmap$z[0] ;
  wire \$iopadmap$z[10] ;
  wire \$iopadmap$z[11] ;
  wire \$iopadmap$z[12] ;
  wire \$iopadmap$z[13] ;
  wire \$iopadmap$z[14] ;
  wire \$iopadmap$z[15] ;
  wire \$iopadmap$z[16] ;
  wire \$iopadmap$z[17] ;
  wire \$iopadmap$z[18] ;
  wire \$iopadmap$z[19] ;
  wire \$iopadmap$z[1] ;
  wire \$iopadmap$z[20] ;
  wire \$iopadmap$z[21] ;
  wire \$iopadmap$z[22] ;
  wire \$iopadmap$z[23] ;
  wire \$iopadmap$z[24] ;
  wire \$iopadmap$z[25] ;
  wire \$iopadmap$z[26] ;
  wire \$iopadmap$z[27] ;
  wire \$iopadmap$z[28] ;
  wire \$iopadmap$z[29] ;
  wire \$iopadmap$z[2] ;
  wire \$iopadmap$z[30] ;
  wire \$iopadmap$z[31] ;
  wire \$iopadmap$z[32] ;
  wire \$iopadmap$z[33] ;
  wire \$iopadmap$z[34] ;
  wire \$iopadmap$z[35] ;
  wire \$iopadmap$z[36] ;
  wire \$iopadmap$z[37] ;
  wire \$iopadmap$z[3] ;
  wire \$iopadmap$z[4] ;
  wire \$iopadmap$z[5] ;
  wire \$iopadmap$z[6] ;
  wire \$iopadmap$z[7] ;
  wire \$iopadmap$z[8] ;
  wire \$iopadmap$z[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:16.17-16.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:16.17-16.18" *)
  wire [19:0] a;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:17.17-17.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:17.17-17.18" *)
  wire [17:0] b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:19.18-19.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:19.18-19.26" *)
  wire [2:0] feedback;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:20.12-20.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:20.12-20.22" *)
  wire unsigned_a;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:21.12-21.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:21.12-21.22" *)
  wire unsigned_b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:18.18-18.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/.././rtl/GJC8.v:18.18-18.19" *)
  wire [37:0] z;
  fabric_GJC8 \$auto$rs_design_edit.cc:1120:execute$520  (
    .\$auto$rs_design_edit.cc:841:execute$477 (\$auto$rs_design_edit.cc:841:execute$477 ),
    .\$auto$rs_design_edit.cc:841:execute$478 (\$auto$rs_design_edit.cc:841:execute$478 ),
    .\$auto$rs_design_edit.cc:841:execute$479 (\$auto$rs_design_edit.cc:841:execute$479 ),
    .\$auto$rs_design_edit.cc:841:execute$480 (\$auto$rs_design_edit.cc:841:execute$480 ),
    .\$auto$rs_design_edit.cc:841:execute$481 (\$auto$rs_design_edit.cc:841:execute$481 ),
    .\$auto$rs_design_edit.cc:841:execute$482 (\$auto$rs_design_edit.cc:841:execute$482 ),
    .\$auto$rs_design_edit.cc:841:execute$483 (\$auto$rs_design_edit.cc:841:execute$483 ),
    .\$auto$rs_design_edit.cc:841:execute$484 (\$auto$rs_design_edit.cc:841:execute$484 ),
    .\$auto$rs_design_edit.cc:841:execute$485 (\$auto$rs_design_edit.cc:841:execute$485 ),
    .\$auto$rs_design_edit.cc:841:execute$486 (\$auto$rs_design_edit.cc:841:execute$486 ),
    .\$auto$rs_design_edit.cc:841:execute$487 (\$auto$rs_design_edit.cc:841:execute$487 ),
    .\$auto$rs_design_edit.cc:841:execute$488 (\$auto$rs_design_edit.cc:841:execute$488 ),
    .\$auto$rs_design_edit.cc:841:execute$489 (\$auto$rs_design_edit.cc:841:execute$489 ),
    .\$auto$rs_design_edit.cc:841:execute$490 (\$auto$rs_design_edit.cc:841:execute$490 ),
    .\$auto$rs_design_edit.cc:841:execute$491 (\$auto$rs_design_edit.cc:841:execute$491 ),
    .\$auto$rs_design_edit.cc:841:execute$492 (\$auto$rs_design_edit.cc:841:execute$492 ),
    .\$auto$rs_design_edit.cc:841:execute$493 (\$auto$rs_design_edit.cc:841:execute$493 ),
    .\$auto$rs_design_edit.cc:841:execute$494 (\$auto$rs_design_edit.cc:841:execute$494 ),
    .\$auto$rs_design_edit.cc:841:execute$495 (\$auto$rs_design_edit.cc:841:execute$495 ),
    .\$auto$rs_design_edit.cc:841:execute$496 (\$auto$rs_design_edit.cc:841:execute$496 ),
    .\$auto$rs_design_edit.cc:841:execute$497 (\$auto$rs_design_edit.cc:841:execute$497 ),
    .\$auto$rs_design_edit.cc:841:execute$498 (\$auto$rs_design_edit.cc:841:execute$498 ),
    .\$auto$rs_design_edit.cc:841:execute$499 (\$auto$rs_design_edit.cc:841:execute$499 ),
    .\$auto$rs_design_edit.cc:841:execute$500 (\$auto$rs_design_edit.cc:841:execute$500 ),
    .\$auto$rs_design_edit.cc:841:execute$501 (\$auto$rs_design_edit.cc:841:execute$501 ),
    .\$auto$rs_design_edit.cc:841:execute$502 (\$auto$rs_design_edit.cc:841:execute$502 ),
    .\$auto$rs_design_edit.cc:841:execute$503 (\$auto$rs_design_edit.cc:841:execute$503 ),
    .\$auto$rs_design_edit.cc:841:execute$504 (\$auto$rs_design_edit.cc:841:execute$504 ),
    .\$auto$rs_design_edit.cc:841:execute$505 (\$auto$rs_design_edit.cc:841:execute$505 ),
    .\$auto$rs_design_edit.cc:841:execute$506 (\$auto$rs_design_edit.cc:841:execute$506 ),
    .\$auto$rs_design_edit.cc:841:execute$507 (\$auto$rs_design_edit.cc:841:execute$507 ),
    .\$auto$rs_design_edit.cc:841:execute$508 (\$auto$rs_design_edit.cc:841:execute$508 ),
    .\$auto$rs_design_edit.cc:841:execute$509 (\$auto$rs_design_edit.cc:841:execute$509 ),
    .\$auto$rs_design_edit.cc:841:execute$510 (\$auto$rs_design_edit.cc:841:execute$510 ),
    .\$auto$rs_design_edit.cc:841:execute$511 (\$auto$rs_design_edit.cc:841:execute$511 ),
    .\$auto$rs_design_edit.cc:841:execute$512 (\$auto$rs_design_edit.cc:841:execute$512 ),
    .\$auto$rs_design_edit.cc:841:execute$513 (\$auto$rs_design_edit.cc:841:execute$513 ),
    .\$auto$rs_design_edit.cc:841:execute$514 (\$auto$rs_design_edit.cc:841:execute$514 ),
    .\$auto$rs_design_edit.cc:841:execute$515 (\$auto$rs_design_edit.cc:841:execute$515 ),
    .\$auto$rs_design_edit.cc:841:execute$516 (\$auto$rs_design_edit.cc:841:execute$516 ),
    .\$auto$rs_design_edit.cc:841:execute$517 (\$auto$rs_design_edit.cc:841:execute$517 ),
    .\$auto$rs_design_edit.cc:841:execute$518 (\$auto$rs_design_edit.cc:841:execute$518 ),
    .\$auto$rs_design_edit.cc:841:execute$519 (\$auto$rs_design_edit.cc:841:execute$519 ),
    .\$iopadmap$a[0] (\$iopadmap$a[0] ),
    .\$iopadmap$a[10] (\$iopadmap$a[10] ),
    .\$iopadmap$a[11] (\$iopadmap$a[11] ),
    .\$iopadmap$a[12] (\$iopadmap$a[12] ),
    .\$iopadmap$a[13] (\$iopadmap$a[13] ),
    .\$iopadmap$a[14] (\$iopadmap$a[14] ),
    .\$iopadmap$a[15] (\$iopadmap$a[15] ),
    .\$iopadmap$a[16] (\$iopadmap$a[16] ),
    .\$iopadmap$a[17] (\$iopadmap$a[17] ),
    .\$iopadmap$a[18] (\$iopadmap$a[18] ),
    .\$iopadmap$a[19] (\$iopadmap$a[19] ),
    .\$iopadmap$a[1] (\$iopadmap$a[1] ),
    .\$iopadmap$a[2] (\$iopadmap$a[2] ),
    .\$iopadmap$a[3] (\$iopadmap$a[3] ),
    .\$iopadmap$a[4] (\$iopadmap$a[4] ),
    .\$iopadmap$a[5] (\$iopadmap$a[5] ),
    .\$iopadmap$a[6] (\$iopadmap$a[6] ),
    .\$iopadmap$a[7] (\$iopadmap$a[7] ),
    .\$iopadmap$a[8] (\$iopadmap$a[8] ),
    .\$iopadmap$a[9] (\$iopadmap$a[9] ),
    .\$iopadmap$b[0] (\$iopadmap$b[0] ),
    .\$iopadmap$b[10] (\$iopadmap$b[10] ),
    .\$iopadmap$b[11] (\$iopadmap$b[11] ),
    .\$iopadmap$b[12] (\$iopadmap$b[12] ),
    .\$iopadmap$b[13] (\$iopadmap$b[13] ),
    .\$iopadmap$b[14] (\$iopadmap$b[14] ),
    .\$iopadmap$b[15] (\$iopadmap$b[15] ),
    .\$iopadmap$b[16] (\$iopadmap$b[16] ),
    .\$iopadmap$b[17] (\$iopadmap$b[17] ),
    .\$iopadmap$b[1] (\$iopadmap$b[1] ),
    .\$iopadmap$b[2] (\$iopadmap$b[2] ),
    .\$iopadmap$b[3] (\$iopadmap$b[3] ),
    .\$iopadmap$b[4] (\$iopadmap$b[4] ),
    .\$iopadmap$b[5] (\$iopadmap$b[5] ),
    .\$iopadmap$b[6] (\$iopadmap$b[6] ),
    .\$iopadmap$b[7] (\$iopadmap$b[7] ),
    .\$iopadmap$b[8] (\$iopadmap$b[8] ),
    .\$iopadmap$b[9] (\$iopadmap$b[9] ),
    .\$iopadmap$feedback[0] (\$iopadmap$feedback[0] ),
    .\$iopadmap$feedback[1] (\$iopadmap$feedback[1] ),
    .\$iopadmap$feedback[2] (\$iopadmap$feedback[2] ),
    .\$iopadmap$unsigned_a (\$iopadmap$unsigned_a ),
    .\$iopadmap$unsigned_b (\$iopadmap$unsigned_b ),
    .\$iopadmap$z[0] (\$iopadmap$z[0] ),
    .\$iopadmap$z[10] (\$iopadmap$z[10] ),
    .\$iopadmap$z[11] (\$iopadmap$z[11] ),
    .\$iopadmap$z[12] (\$iopadmap$z[12] ),
    .\$iopadmap$z[13] (\$iopadmap$z[13] ),
    .\$iopadmap$z[14] (\$iopadmap$z[14] ),
    .\$iopadmap$z[15] (\$iopadmap$z[15] ),
    .\$iopadmap$z[16] (\$iopadmap$z[16] ),
    .\$iopadmap$z[17] (\$iopadmap$z[17] ),
    .\$iopadmap$z[18] (\$iopadmap$z[18] ),
    .\$iopadmap$z[19] (\$iopadmap$z[19] ),
    .\$iopadmap$z[1] (\$iopadmap$z[1] ),
    .\$iopadmap$z[20] (\$iopadmap$z[20] ),
    .\$iopadmap$z[21] (\$iopadmap$z[21] ),
    .\$iopadmap$z[22] (\$iopadmap$z[22] ),
    .\$iopadmap$z[23] (\$iopadmap$z[23] ),
    .\$iopadmap$z[24] (\$iopadmap$z[24] ),
    .\$iopadmap$z[25] (\$iopadmap$z[25] ),
    .\$iopadmap$z[26] (\$iopadmap$z[26] ),
    .\$iopadmap$z[27] (\$iopadmap$z[27] ),
    .\$iopadmap$z[28] (\$iopadmap$z[28] ),
    .\$iopadmap$z[29] (\$iopadmap$z[29] ),
    .\$iopadmap$z[2] (\$iopadmap$z[2] ),
    .\$iopadmap$z[30] (\$iopadmap$z[30] ),
    .\$iopadmap$z[31] (\$iopadmap$z[31] ),
    .\$iopadmap$z[32] (\$iopadmap$z[32] ),
    .\$iopadmap$z[33] (\$iopadmap$z[33] ),
    .\$iopadmap$z[34] (\$iopadmap$z[34] ),
    .\$iopadmap$z[35] (\$iopadmap$z[35] ),
    .\$iopadmap$z[36] (\$iopadmap$z[36] ),
    .\$iopadmap$z[37] (\$iopadmap$z[37] ),
    .\$iopadmap$z[3] (\$iopadmap$z[3] ),
    .\$iopadmap$z[4] (\$iopadmap$z[4] ),
    .\$iopadmap$z[5] (\$iopadmap$z[5] ),
    .\$iopadmap$z[6] (\$iopadmap$z[6] ),
    .\$iopadmap$z[7] (\$iopadmap$z[7] ),
    .\$iopadmap$z[8] (\$iopadmap$z[8] ),
    .\$iopadmap$z[9] (\$iopadmap$z[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$477 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$478 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$479 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$480 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$481 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$482 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$483 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$484 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$485 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [16]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$486 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [17]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$487 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [18]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[18] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$488 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [19]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[19] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$489 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$490 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$491 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$492 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$493 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$494 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$495 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.a_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$496 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.a [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$497 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$498 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$499 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$500 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$501 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$502 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$503 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$504 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$505 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [16]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$506 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [17]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$507 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$508 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$509 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$510 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$511 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$512 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$513 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.b_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$514 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.b [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.feedback  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$515 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.feedback [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$feedback[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.feedback_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$516 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.feedback [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$feedback[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.feedback_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$517 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.feedback [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$feedback[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.unsigned_a  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$518 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.unsigned_a ),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$unsigned_a )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.unsigned_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$519 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$521.unsigned_b ),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$unsigned_b )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[0] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[1] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[10] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[11] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[12] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[13] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[14] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[15] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[16] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[17] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[18] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[19] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[2] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[20] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[21] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[22] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[23] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[24] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[25] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[26] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[27] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[28] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[29] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[3] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[30] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[31] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[32] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[33] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[34] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[35] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[36] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[37] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[4] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[5] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[6] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[7] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[8] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$GJC8.z_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[9] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$521.z [9])
  );
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$519  = \$auto$rs_design_edit.cc:841:execute$519 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$518  = \$auto$rs_design_edit.cc:841:execute$518 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$517  = \$auto$rs_design_edit.cc:841:execute$517 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$516  = \$auto$rs_design_edit.cc:841:execute$516 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$515  = \$auto$rs_design_edit.cc:841:execute$515 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$514  = \$auto$rs_design_edit.cc:841:execute$514 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$513  = \$auto$rs_design_edit.cc:841:execute$513 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$512  = \$auto$rs_design_edit.cc:841:execute$512 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$511  = \$auto$rs_design_edit.cc:841:execute$511 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$510  = \$auto$rs_design_edit.cc:841:execute$510 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$509  = \$auto$rs_design_edit.cc:841:execute$509 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$508  = \$auto$rs_design_edit.cc:841:execute$508 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$507  = \$auto$rs_design_edit.cc:841:execute$507 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$506  = \$auto$rs_design_edit.cc:841:execute$506 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$505  = \$auto$rs_design_edit.cc:841:execute$505 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$504  = \$auto$rs_design_edit.cc:841:execute$504 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$503  = \$auto$rs_design_edit.cc:841:execute$503 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$502  = \$auto$rs_design_edit.cc:841:execute$502 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$501  = \$auto$rs_design_edit.cc:841:execute$501 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$500  = \$auto$rs_design_edit.cc:841:execute$500 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$499  = \$auto$rs_design_edit.cc:841:execute$499 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$498  = \$auto$rs_design_edit.cc:841:execute$498 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$497  = \$auto$rs_design_edit.cc:841:execute$497 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$496  = \$auto$rs_design_edit.cc:841:execute$496 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$495  = \$auto$rs_design_edit.cc:841:execute$495 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$494  = \$auto$rs_design_edit.cc:841:execute$494 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$493  = \$auto$rs_design_edit.cc:841:execute$493 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$492  = \$auto$rs_design_edit.cc:841:execute$492 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$491  = \$auto$rs_design_edit.cc:841:execute$491 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$490  = \$auto$rs_design_edit.cc:841:execute$490 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$489  = \$auto$rs_design_edit.cc:841:execute$489 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$488  = \$auto$rs_design_edit.cc:841:execute$488 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$487  = \$auto$rs_design_edit.cc:841:execute$487 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$486  = \$auto$rs_design_edit.cc:841:execute$486 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$485  = \$auto$rs_design_edit.cc:841:execute$485 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$484  = \$auto$rs_design_edit.cc:841:execute$484 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$483  = \$auto$rs_design_edit.cc:841:execute$483 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$482  = \$auto$rs_design_edit.cc:841:execute$482 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$481  = \$auto$rs_design_edit.cc:841:execute$481 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$480  = \$auto$rs_design_edit.cc:841:execute$480 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$479  = \$auto$rs_design_edit.cc:841:execute$479 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$478  = \$auto$rs_design_edit.cc:841:execute$478 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$auto$rs_design_edit.cc:841:execute$477  = \$auto$rs_design_edit.cc:841:execute$477 ;
  assign \$iopadmap$b[13]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[13] ;
  assign \$iopadmap$b[12]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[12] ;
  assign \$iopadmap$b[11]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[11] ;
  assign \$iopadmap$b[10]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[10] ;
  assign \$iopadmap$b[9]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[9] ;
  assign \$iopadmap$b[8]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[8] ;
  assign \$iopadmap$b[7]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[7] ;
  assign \$iopadmap$b[6]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[6] ;
  assign \$iopadmap$b[5]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[5] ;
  assign \$iopadmap$b[4]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[4] ;
  assign \$iopadmap$b[3]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[3] ;
  assign \$iopadmap$b[2]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[2] ;
  assign \$iopadmap$b[1]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[1] ;
  assign \$iopadmap$b[0]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[0] ;
  assign \$iopadmap$feedback[2]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$feedback[2] ;
  assign \$iopadmap$feedback[1]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$feedback[1] ;
  assign \$iopadmap$feedback[0]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$feedback[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[37]  = \$iopadmap$z[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[36]  = \$iopadmap$z[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[35]  = \$iopadmap$z[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[34]  = \$iopadmap$z[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[33]  = \$iopadmap$z[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[32]  = \$iopadmap$z[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[31]  = \$iopadmap$z[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[30]  = \$iopadmap$z[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[29]  = \$iopadmap$z[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[28]  = \$iopadmap$z[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[27]  = \$iopadmap$z[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[26]  = \$iopadmap$z[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[25]  = \$iopadmap$z[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[24]  = \$iopadmap$z[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[23]  = \$iopadmap$z[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[22]  = \$iopadmap$z[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[21]  = \$iopadmap$z[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[20]  = \$iopadmap$z[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[19]  = \$iopadmap$z[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[18]  = \$iopadmap$z[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[17]  = \$iopadmap$z[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[16]  = \$iopadmap$z[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[15]  = \$iopadmap$z[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[14]  = \$iopadmap$z[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[13]  = \$iopadmap$z[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[12]  = \$iopadmap$z[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[11]  = \$iopadmap$z[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[10]  = \$iopadmap$z[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[9]  = \$iopadmap$z[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[8]  = \$iopadmap$z[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[7]  = \$iopadmap$z[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[6]  = \$iopadmap$z[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[5]  = \$iopadmap$z[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[4]  = \$iopadmap$z[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[3]  = \$iopadmap$z[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[2]  = \$iopadmap$z[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[1]  = \$iopadmap$z[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$z[0]  = \$iopadmap$z[0] ;
  assign \$iopadmap$a[19]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[19] ;
  assign \$iopadmap$a[18]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[18] ;
  assign \$iopadmap$a[17]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[17] ;
  assign \$iopadmap$a[16]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[16] ;
  assign \$iopadmap$a[15]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[15] ;
  assign \$iopadmap$a[14]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[14] ;
  assign \$iopadmap$a[13]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[13] ;
  assign \$iopadmap$a[12]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[12] ;
  assign \$iopadmap$a[11]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[11] ;
  assign \$iopadmap$a[10]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[10] ;
  assign \$iopadmap$a[9]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[9] ;
  assign \$iopadmap$a[8]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[8] ;
  assign \$iopadmap$a[7]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[7] ;
  assign \$iopadmap$a[6]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[6] ;
  assign \$iopadmap$a[5]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[5] ;
  assign \$iopadmap$a[4]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[4] ;
  assign \$iopadmap$a[3]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[3] ;
  assign \$iopadmap$a[2]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[2] ;
  assign \$iopadmap$a[1]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[1] ;
  assign \$iopadmap$a[0]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$a[0] ;
  assign \$iopadmap$b[14]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[14] ;
  assign \$iopadmap$b[17]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[17] ;
  assign \$iopadmap$b[16]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[16] ;
  assign \$iopadmap$unsigned_a  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$unsigned_a ;
  assign \$iopadmap$unsigned_b  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$unsigned_b ;
  assign \$iopadmap$b[15]  = \$flatten$auto$rs_design_edit.cc:1122:execute$521.$iopadmap$b[15] ;
  assign \$auto$rs_design_edit.cc:1122:execute$521.a  = a;
  assign \$auto$rs_design_edit.cc:1122:execute$521.b  = b;
  assign \$auto$rs_design_edit.cc:1122:execute$521.feedback  = feedback;
  assign \$auto$rs_design_edit.cc:1122:execute$521.unsigned_a  = unsigned_a;
  assign \$auto$rs_design_edit.cc:1122:execute$521.unsigned_b  = unsigned_b;
  assign z = \$auto$rs_design_edit.cc:1122:execute$521.z ;
endmodule

