Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Oct 22 18:16:23 2025
| Host         : Legion running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 15014 |     0 |          0 |    117120 | 12.82 |
|   LUT as Logic             | 12612 |     0 |          0 |    117120 | 10.77 |
|   LUT as Memory            |  2402 |     0 |          0 |     57600 |  4.17 |
|     LUT as Distributed RAM |   658 |     0 |            |           |       |
|     LUT as Shift Register  |  1744 |     0 |            |           |       |
| CLB Registers              | 22154 |     0 |          0 |    234240 |  9.46 |
|   Register as Flip Flop    | 22154 |     0 |          0 |    234240 |  9.46 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   475 |     0 |          0 |     14640 |  3.24 |
| F7 Muxes                   |    96 |     0 |          0 |     58560 |  0.16 |
| F8 Muxes                   |    48 |     0 |          0 |     29280 |  0.16 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 61    |          Yes |           - |          Set |
| 1651  |          Yes |           - |        Reset |
| 350   |          Yes |         Set |            - |
| 20092 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  3097 |     0 |          0 |     14640 | 21.15 |
|   CLBL                                     |  1384 |     0 |            |           |       |
|   CLBM                                     |  1713 |     0 |            |           |       |
| LUT as Logic                               | 12612 |     0 |          0 |    117120 | 10.77 |
|   using O5 output only                     |   452 |       |            |           |       |
|   using O6 output only                     |  8740 |       |            |           |       |
|   using O5 and O6                          |  3420 |       |            |           |       |
| LUT as Memory                              |  2402 |     0 |          0 |     57600 |  4.17 |
|   LUT as Distributed RAM                   |   658 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     2 |       |            |           |       |
|     using O5 and O6                        |   656 |       |            |           |       |
|   LUT as Shift Register                    |  1744 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1230 |       |            |           |       |
|     using O5 and O6                        |   514 |       |            |           |       |
| CLB Registers                              | 22154 |     0 |          0 |    234240 |  9.46 |
|   Register driven from within the CLB      | 12151 |       |            |           |       |
|   Register driven from outside the CLB     | 10003 |       |            |           |       |
|     LUT in front of the register is unused |  6972 |       |            |           |       |
|     LUT in front of the register is used   |  3031 |       |            |           |       |
| Unique Control Sets                        |   943 |       |          0 |     29280 |  3.22 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   19 |     0 |          0 |       144 | 13.19 |
|   RAMB36/FIFO*    |   18 |     0 |          0 |       144 | 12.50 |
|     RAMB36E2 only |   18 |       |            |           |       |
|   RAMB18          |    2 |     0 |          0 |       288 |  0.69 |
|     RAMB18E2 only |    2 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   25 |     0 |          0 |      1248 |  2.00 |
|   DSP48E2 only |   25 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       189 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        35 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    2 |     0 |          0 |       112 |  1.79 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |        96 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        96 |  1.04 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 20092 |            Register |
| LUT6     |  4585 |                 CLB |
| LUT3     |  4311 |                 CLB |
| LUT4     |  2780 |                 CLB |
| LUT2     |  2153 |                 CLB |
| LUT5     |  1751 |                 CLB |
| FDCE     |  1651 |            Register |
| SRLC32E  |  1196 |                 CLB |
| RAMD32   |  1150 |                 CLB |
| SRL16E   |  1058 |                 CLB |
| CARRY8   |   475 |                 CLB |
| LUT1     |   452 |                 CLB |
| FDSE     |   350 |            Register |
| RAMS32   |   164 |                 CLB |
| MUXF7    |    96 |                 CLB |
| FDPE     |    61 |            Register |
| MUXF8    |    48 |                 CLB |
| DSP48E2  |    25 |          Arithmetic |
| RAMB36E2 |    18 |            BLOCKRAM |
| SRLC16E  |     4 |                 CLB |
| RAMB18E2 |     2 |            BLOCKRAM |
| BUFGCE   |     2 |               Clock |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| floating_point_mul16         |    8 |
| floating_point_fixed         |    8 |
| floating_point_3             |    8 |
| floating_point_0             |    8 |
| floating_point_1             |    7 |
| floating_point_2             |    1 |
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_sub_max_0_0         |    1 |
| design_1_rst_ps8_0_299M_0    |    1 |
| design_1_max_0_0             |    1 |
| design_1_ila_1_0             |    1 |
| design_1_ila_0_0             |    1 |
| design_1_expv2_0_0           |    1 |
| design_1_divide_0_0          |    1 |
| design_1_axi_smc_2           |    1 |
| design_1_axi_smc_1_0         |    1 |
| design_1_axi_dma_1_0         |    1 |
| design_1_axi_dma_0_0         |    1 |
| design_1_accumulator_0_0     |    1 |
| dbg_hub                      |    1 |
| c_shift_ram_2                |    1 |
| c_shift_ram_1                |    1 |
| c_shift_ram_0                |    1 |
| axis_combiner_0              |    1 |
+------------------------------+------+


