# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cascading_3_tb.srcs/sources_1/new/cascading_3.vhd" \
"../../../../cascading_3_tb.srcs/sources_1/new/cascading_3_tb.vhd" \

# Do not sort compile order
nosort
