// Seed: 3428325302
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output wand id_2,
    output supply0 id_3,
    output wand id_4,
    input uwire id_5,
    output wand id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wire id_9,
    input tri1 id_10,
    output tri id_11,
    output wand id_12,
    input wire id_13,
    input supply0 id_14,
    output wor id_15,
    input supply0 id_16,
    output tri id_17
    , id_36,
    output tri0 id_18,
    output wor id_19,
    output uwire id_20,
    input tri id_21,
    input tri0 id_22,
    input wire id_23,
    input tri1 id_24,
    input uwire id_25,
    input supply1 id_26,
    output supply0 id_27,
    output supply1 id_28,
    input wor id_29,
    output supply0 id_30,
    output wire id_31,
    input supply0 id_32,
    input wand id_33,
    output supply0 id_34
);
  assign id_1 = 1;
  always @(posedge id_10) begin
    if (id_32) if (1) id_8 = id_25;
  end
  wire id_37;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    input logic id_5,
    input wire id_6,
    input wire id_7,
    output tri1 id_8,
    output logic id_9,
    output supply1 id_10,
    output uwire id_11,
    input tri0 id_12
);
  wire id_14;
  always
    if (id_7 - 1'b0) begin
      id_9 <= id_5;
    end else id_11 = id_1;
  module_0(
      id_6,
      id_10,
      id_11,
      id_11,
      id_8,
      id_2,
      id_11,
      id_12,
      id_11,
      id_2,
      id_12,
      id_3,
      id_11,
      id_1,
      id_0,
      id_3,
      id_6,
      id_3,
      id_3,
      id_3,
      id_11,
      id_12,
      id_6,
      id_7,
      id_4,
      id_4,
      id_6,
      id_10,
      id_10,
      id_1,
      id_3,
      id_10,
      id_12,
      id_7,
      id_10
  );
endmodule
