Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1103
design__instance__area,13838.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002228822122560814
power__switching__total,0.00008819184586172923
power__leakage__total,0.0000010465495279277093
power__total,0.0003121205954812467
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2611647083627219
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2600972566499308
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10948192662335983
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.974479413633473
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109482
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.183777
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27350497640831517
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2701250133365545
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6199346766958297
timing__setup__ws__corner:nom_slow_1p08V_125C,9.879690234444693
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.619935
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.849869
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26586728016112443
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2638833670711616
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29586794962562724
timing__setup__ws__corner:nom_typ_1p20V_25C,10.565070006780132
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.295868
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.900208
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2611647083627219
clock__skew__worst_setup,0.2600972566499308
timing__hold__ws,0.10948192662335983
timing__setup__ws,9.879690234444693
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109482
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.849869
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1103
design__instance__area__stdcell,13838.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.478152
design__instance__utilization__stdcell,0.478152
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,7
design__instance__area__class:buffer,50.8032
design__instance__count__class:inverter,25
design__instance__area__class:inverter,139.709
design__instance__count__class:sequential_cell,64
design__instance__area__class:sequential_cell,3019.16
design__instance__count__class:multi_input_combinational_cell,833
design__instance__area__class:multi_input_combinational_cell,8387.97
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,157
design__instance__area__class:timing_repair_buffer,2086.56
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,23489.2
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,84
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1186
route__net__special,2
route__drc_errors__iter:0,761
route__wirelength__iter:0,26332
route__drc_errors__iter:1,437
route__wirelength__iter:1,26164
route__drc_errors__iter:2,432
route__wirelength__iter:2,26097
route__drc_errors__iter:3,139
route__wirelength__iter:3,25762
route__drc_errors__iter:4,36
route__wirelength__iter:4,25736
route__drc_errors__iter:5,12
route__wirelength__iter:5,25724
route__drc_errors__iter:6,0
route__wirelength__iter:6,25722
route__drc_errors,0
route__wirelength,25722
route__vias,7154
route__vias__singlecut,7154
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,291.215
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,61
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,61
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,61
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,61
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000102669
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000112274
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000326188
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000112274
design_powergrid__voltage__worst,0.0000112274
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000112274
design_powergrid__drop__worst__net:VPWR,0.0000102669
design_powergrid__voltage__worst__net:VGND,0.0000112274
design_powergrid__drop__worst__net:VGND,0.0000112274
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000367000000000000001392007169254139142822168651036918163299560546875
ir__drop__worst,0.0000102999999999999996397846702134160068453638814389705657958984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
