{"vcs1":{"timestamp_begin":1739189552.609967370, "rt":0.26, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739189552.952727967, "rt":0.25, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739189553.265446315, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739189552.380331592}
{"VCS_COMP_START_TIME": 1739189552.380331592}
{"VCS_COMP_END_TIME": 1739189553.486794962}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150344}}
