
SDIO_F446RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af80  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000350  0800b150  0800b150  0001b150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b4a0  0800b4a0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800b4a0  0800b4a0  0001b4a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b4a8  0800b4a8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b4a8  0800b4a8  0001b4a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b4ac  0800b4ac  0001b4ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800b4b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003268  20000074  0800b524  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200032dc  0800b524  000232dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001589d  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032f6  00000000  00000000  00035941  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  00038c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001008  00000000  00000000  00039da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000054cc  00000000  00000000  0003adb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017d2f  00000000  00000000  0004027c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3fe0  00000000  00000000  00057fab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013bf8b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005100  00000000  00000000  0013bfdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b138 	.word	0x0800b138

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	0800b138 	.word	0x0800b138

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d013      	beq.n	8000604 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005e0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005e4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d00b      	beq.n	8000604 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005ec:	e000      	b.n	80005f0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005ee:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d0f9      	beq.n	80005ee <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005fa:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	b2d2      	uxtb	r2, r2
 8000602:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000604:	687b      	ldr	r3, [r7, #4]
}
 8000606:	4618      	mov	r0, r3
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr

08000612 <_write>:
uint16_t delta_audio;
uint16_t delta_pressure;
uint16_t delta_acc;
//float delta_acc

int _write(int file, char *ptr, int length) {
 8000612:	b580      	push	{r7, lr}
 8000614:	b086      	sub	sp, #24
 8000616:	af00      	add	r7, sp, #0
 8000618:	60f8      	str	r0, [r7, #12]
 800061a:	60b9      	str	r1, [r7, #8]
 800061c:	607a      	str	r2, [r7, #4]
	int i = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]

	for(i = 0; i < length; i++) {
 8000622:	2300      	movs	r3, #0
 8000624:	617b      	str	r3, [r7, #20]
 8000626:	e009      	b.n	800063c <_write+0x2a>
		ITM_SendChar((*ptr++));
 8000628:	68bb      	ldr	r3, [r7, #8]
 800062a:	1c5a      	adds	r2, r3, #1
 800062c:	60ba      	str	r2, [r7, #8]
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	4618      	mov	r0, r3
 8000632:	f7ff ffc7 	bl	80005c4 <ITM_SendChar>
	for(i = 0; i < length; i++) {
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	3301      	adds	r3, #1
 800063a:	617b      	str	r3, [r7, #20]
 800063c:	697a      	ldr	r2, [r7, #20]
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	429a      	cmp	r2, r3
 8000642:	dbf1      	blt.n	8000628 <_write+0x16>
	}

	return length;
 8000644:	687b      	ldr	r3, [r7, #4]
}
 8000646:	4618      	mov	r0, r3
 8000648:	3718      	adds	r7, #24
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
	...

08000650 <bufclear>:
	return i;
}


// Clear UART buffer for debugging
void bufclear(void) {
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFFER_SIZE; i++){
 8000656:	2300      	movs	r3, #0
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	e007      	b.n	800066c <bufclear+0x1c>
		buffer[i] = '\0';
 800065c:	4a08      	ldr	r2, [pc, #32]	; (8000680 <bufclear+0x30>)
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	4413      	add	r3, r2
 8000662:	2200      	movs	r2, #0
 8000664:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFFER_SIZE; i++){
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	3301      	adds	r3, #1
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	2b7f      	cmp	r3, #127	; 0x7f
 8000670:	ddf4      	ble.n	800065c <bufclear+0xc>
	}
}
 8000672:	bf00      	nop
 8000674:	bf00      	nop
 8000676:	370c      	adds	r7, #12
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	20000990 	.word	0x20000990

08000684 <SDbufclear>:

void SDbufclear(void) {
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
	for(int i = 0; i < SD_BUFFER_SIZE; i++){
 800068a:	2300      	movs	r3, #0
 800068c:	607b      	str	r3, [r7, #4]
 800068e:	e007      	b.n	80006a0 <SDbufclear+0x1c>
		SD_buffer[i] = '\0';
 8000690:	4a09      	ldr	r2, [pc, #36]	; (80006b8 <SDbufclear+0x34>)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	4413      	add	r3, r2
 8000696:	2200      	movs	r2, #0
 8000698:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < SD_BUFFER_SIZE; i++){
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	3301      	adds	r3, #1
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80006a6:	dbf3      	blt.n	8000690 <SDbufclear+0xc>
	}
}
 80006a8:	bf00      	nop
 80006aa:	bf00      	nop
 80006ac:	370c      	adds	r7, #12
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	20000a10 	.word	0x20000a10

080006bc <HAL_ADC_ConvHalfCpltCallback>:
// Size of buffer needs to be a multiple of number of ADC channels (minimum of 5)
// Needs to be divisible by the number of bytes in each line
// that I am writing to the SD card				<-- What did I mean by this???

// Called when ADC buffer is half filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
	fromADC_Ptr = &adc_data[0];
 80006c4:	4b07      	ldr	r3, [pc, #28]	; (80006e4 <HAL_ADC_ConvHalfCpltCallback+0x28>)
 80006c6:	4a08      	ldr	r2, [pc, #32]	; (80006e8 <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 80006c8:	601a      	str	r2, [r3, #0]
	toSD_Ptr 	= &SD_data[0];
 80006ca:	4b08      	ldr	r3, [pc, #32]	; (80006ec <HAL_ADC_ConvHalfCpltCallback+0x30>)
 80006cc:	4a08      	ldr	r2, [pc, #32]	; (80006f0 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 80006ce:	601a      	str	r2, [r3, #0]

	dataReady = 1;
 80006d0:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 80006d2:	2201      	movs	r2, #1
 80006d4:	701a      	strb	r2, [r3, #0]
}
 80006d6:	bf00      	nop
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	2000098c 	.word	0x2000098c
 80006e8:	20000220 	.word	0x20000220
 80006ec:	20000000 	.word	0x20000000
 80006f0:	20000540 	.word	0x20000540
 80006f4:	200011e0 	.word	0x200011e0

080006f8 <HAL_ADC_ConvCpltCallback>:

// Called when ADC buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
	fromADC_Ptr = &adc_data[ADC_BUFFER_SIZE/2];
 8000700:	4b07      	ldr	r3, [pc, #28]	; (8000720 <HAL_ADC_ConvCpltCallback+0x28>)
 8000702:	4a08      	ldr	r2, [pc, #32]	; (8000724 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000704:	601a      	str	r2, [r3, #0]
	toSD_Ptr 	= &SD_data[ADC_BUFFER_SIZE/2];
 8000706:	4b08      	ldr	r3, [pc, #32]	; (8000728 <HAL_ADC_ConvCpltCallback+0x30>)
 8000708:	4a08      	ldr	r2, [pc, #32]	; (800072c <HAL_ADC_ConvCpltCallback+0x34>)
 800070a:	601a      	str	r2, [r3, #0]

	dataReady = 1;
 800070c:	4b08      	ldr	r3, [pc, #32]	; (8000730 <HAL_ADC_ConvCpltCallback+0x38>)
 800070e:	2201      	movs	r2, #1
 8000710:	701a      	strb	r2, [r3, #0]
}
 8000712:	bf00      	nop
 8000714:	370c      	adds	r7, #12
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	2000098c 	.word	0x2000098c
 8000724:	200003b0 	.word	0x200003b0
 8000728:	20000000 	.word	0x20000000
 800072c:	200006d0 	.word	0x200006d0
 8000730:	200011e0 	.word	0x200011e0

08000734 <writeSD>:





void writeSD(const void* buffer, uint16_t len) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	460b      	mov	r3, r1
 800073e:	807b      	strh	r3, [r7, #2]
//	printf("length of SD buffer string = %d\r\n", len);


	// Moves the file read/write pointer to the end of the file
	fresult = f_lseek(&fil, f_size(&fil));
 8000740:	4b0f      	ldr	r3, [pc, #60]	; (8000780 <writeSD+0x4c>)
 8000742:	68db      	ldr	r3, [r3, #12]
 8000744:	4619      	mov	r1, r3
 8000746:	480e      	ldr	r0, [pc, #56]	; (8000780 <writeSD+0x4c>)
 8000748:	f008 fd82 	bl	8009250 <f_lseek>
 800074c:	4603      	mov	r3, r0
 800074e:	461a      	mov	r2, r3
 8000750:	4b0c      	ldr	r3, [pc, #48]	; (8000784 <writeSD+0x50>)
 8000752:	701a      	strb	r2, [r3, #0]

	// Write the buffer (data worth half of DMA buffer) to the file
	fresult = f_write(&fil, buffer, len, &bw);
 8000754:	887a      	ldrh	r2, [r7, #2]
 8000756:	4b0c      	ldr	r3, [pc, #48]	; (8000788 <writeSD+0x54>)
 8000758:	6879      	ldr	r1, [r7, #4]
 800075a:	4809      	ldr	r0, [pc, #36]	; (8000780 <writeSD+0x4c>)
 800075c:	f008 fb3c 	bl	8008dd8 <f_write>
 8000760:	4603      	mov	r3, r0
 8000762:	461a      	mov	r2, r3
 8000764:	4b07      	ldr	r3, [pc, #28]	; (8000784 <writeSD+0x50>)
 8000766:	701a      	strb	r2, [r3, #0]

	// f_sync flushes the cached information of a writing file
	//
	// Performs the same process as f_close function but the file is left opened
	// and can continue read/write/seek operations to the file
	fresult = f_sync(&fil);
 8000768:	4805      	ldr	r0, [pc, #20]	; (8000780 <writeSD+0x4c>)
 800076a:	f008 fcc9 	bl	8009100 <f_sync>
 800076e:	4603      	mov	r3, r0
 8000770:	461a      	mov	r2, r3
 8000772:	4b04      	ldr	r3, [pc, #16]	; (8000784 <writeSD+0x50>)
 8000774:	701a      	strb	r2, [r3, #0]
}
 8000776:	bf00      	nop
 8000778:	3708      	adds	r7, #8
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	20002218 	.word	0x20002218
 8000784:	20003260 	.word	0x20003260
 8000788:	20003264 	.word	0x20003264

0800078c <processData>:





void processData() {
 800078c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800078e:	b089      	sub	sp, #36	; 0x24
 8000790:	af06      	add	r7, sp, #24
	uint8_t channel = 0;
 8000792:	2300      	movs	r3, #0
 8000794:	71fb      	strb	r3, [r7, #7]
	uint16_t write_len = 0;
 8000796:	2300      	movs	r3, #0
 8000798:	807b      	strh	r3, [r7, #2]

	// Keeps track of the "global sample" (i.e, every 4 ADC readings)
	uint8_t sample_index = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	71bb      	strb	r3, [r7, #6]

	snprintf(SD_buffer, SD_BUFFER_SIZE, "%s", "\0"); // Empty char (null char)
 800079e:	4b8e      	ldr	r3, [pc, #568]	; (80009d8 <processData+0x24c>)
 80007a0:	4a8e      	ldr	r2, [pc, #568]	; (80009dc <processData+0x250>)
 80007a2:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80007a6:	488e      	ldr	r0, [pc, #568]	; (80009e0 <processData+0x254>)
 80007a8:	f009 fb60 	bl	8009e6c <sniprintf>

	for(uint8_t i = 0; i < (ADC_BUFFER_SIZE)/2; i++) {
 80007ac:	2300      	movs	r3, #0
 80007ae:	717b      	strb	r3, [r7, #5]
 80007b0:	e0fa      	b.n	80009a8 <processData+0x21c>
		// Store the new value read into its respective array
		// audio_arr 	= [0, 30, 56, 70, 56, 30, 0]
		// pressure_arr = [0, 30, 56, 70, 56, 30, 0]
		//
		// index 0 of audio_arr corresponds with the same reading for pressure_arr
		if	   ((i % 4) == 0) {
 80007b2:	797b      	ldrb	r3, [r7, #5]
 80007b4:	f003 0303 	and.w	r3, r3, #3
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d10f      	bne.n	80007de <processData+0x52>
			current_audio = fromADC_Ptr[i];
 80007be:	4b89      	ldr	r3, [pc, #548]	; (80009e4 <processData+0x258>)
 80007c0:	681a      	ldr	r2, [r3, #0]
 80007c2:	797b      	ldrb	r3, [r7, #5]
 80007c4:	005b      	lsls	r3, r3, #1
 80007c6:	4413      	add	r3, r2
 80007c8:	881b      	ldrh	r3, [r3, #0]
 80007ca:	b29a      	uxth	r2, r3
 80007cc:	4b86      	ldr	r3, [pc, #536]	; (80009e8 <processData+0x25c>)
 80007ce:	801a      	strh	r2, [r3, #0]

			audio_arr[sample_index] = current_audio;
 80007d0:	79bb      	ldrb	r3, [r7, #6]
 80007d2:	4a85      	ldr	r2, [pc, #532]	; (80009e8 <processData+0x25c>)
 80007d4:	8811      	ldrh	r1, [r2, #0]
 80007d6:	4a85      	ldr	r2, [pc, #532]	; (80009ec <processData+0x260>)
 80007d8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80007dc:	e03e      	b.n	800085c <processData+0xd0>
			// Get time here (first reading will count as the time the sample was read)
			// Write this value to the temp string when current_audio is written

			// time_arr[sample_index] = some_function_to_get_time_in_micro_seconds()
		}
		else if((i % 4) == 1) {
 80007de:	797b      	ldrb	r3, [r7, #5]
 80007e0:	f003 0303 	and.w	r3, r3, #3
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d10f      	bne.n	800080a <processData+0x7e>
			current_pressure = fromADC_Ptr[i];
 80007ea:	4b7e      	ldr	r3, [pc, #504]	; (80009e4 <processData+0x258>)
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	797b      	ldrb	r3, [r7, #5]
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	4413      	add	r3, r2
 80007f4:	881b      	ldrh	r3, [r3, #0]
 80007f6:	b29a      	uxth	r2, r3
 80007f8:	4b7d      	ldr	r3, [pc, #500]	; (80009f0 <processData+0x264>)
 80007fa:	801a      	strh	r2, [r3, #0]

			pressure_arr[sample_index] = current_pressure;
 80007fc:	79bb      	ldrb	r3, [r7, #6]
 80007fe:	4a7c      	ldr	r2, [pc, #496]	; (80009f0 <processData+0x264>)
 8000800:	8811      	ldrh	r1, [r2, #0]
 8000802:	4a7c      	ldr	r2, [pc, #496]	; (80009f4 <processData+0x268>)
 8000804:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000808:	e028      	b.n	800085c <processData+0xd0>

		}
		else if((i % 4) == 2) {
 800080a:	797b      	ldrb	r3, [r7, #5]
 800080c:	f003 0303 	and.w	r3, r3, #3
 8000810:	b2db      	uxtb	r3, r3
 8000812:	2b02      	cmp	r3, #2
 8000814:	d109      	bne.n	800082a <processData+0x9e>
			current_acc_x = fromADC_Ptr[i];
 8000816:	4b73      	ldr	r3, [pc, #460]	; (80009e4 <processData+0x258>)
 8000818:	681a      	ldr	r2, [r3, #0]
 800081a:	797b      	ldrb	r3, [r7, #5]
 800081c:	005b      	lsls	r3, r3, #1
 800081e:	4413      	add	r3, r2
 8000820:	881b      	ldrh	r3, [r3, #0]
 8000822:	b29a      	uxth	r2, r3
 8000824:	4b74      	ldr	r3, [pc, #464]	; (80009f8 <processData+0x26c>)
 8000826:	801a      	strh	r2, [r3, #0]
 8000828:	e018      	b.n	800085c <processData+0xd0>
		}
		else if((i % 4) == 3) {
 800082a:	797b      	ldrb	r3, [r7, #5]
 800082c:	f003 0303 	and.w	r3, r3, #3
 8000830:	b2db      	uxtb	r3, r3
 8000832:	2b03      	cmp	r3, #3
 8000834:	d112      	bne.n	800085c <processData+0xd0>
			current_acc_y = fromADC_Ptr[i];
 8000836:	4b6b      	ldr	r3, [pc, #428]	; (80009e4 <processData+0x258>)
 8000838:	681a      	ldr	r2, [r3, #0]
 800083a:	797b      	ldrb	r3, [r7, #5]
 800083c:	005b      	lsls	r3, r3, #1
 800083e:	4413      	add	r3, r2
 8000840:	881b      	ldrh	r3, [r3, #0]
 8000842:	b29a      	uxth	r2, r3
 8000844:	4b6d      	ldr	r3, [pc, #436]	; (80009fc <processData+0x270>)
 8000846:	801a      	strh	r2, [r3, #0]

			// current_acc = abs(current_acc_x) + abs(current_acc_y);
			current_acc = current_acc_x;
 8000848:	4b6b      	ldr	r3, [pc, #428]	; (80009f8 <processData+0x26c>)
 800084a:	881a      	ldrh	r2, [r3, #0]
 800084c:	4b6c      	ldr	r3, [pc, #432]	; (8000a00 <processData+0x274>)
 800084e:	801a      	strh	r2, [r3, #0]
			acc_arr[sample_index] = current_acc;
 8000850:	79bb      	ldrb	r3, [r7, #6]
 8000852:	4a6b      	ldr	r2, [pc, #428]	; (8000a00 <processData+0x274>)
 8000854:	8811      	ldrh	r1, [r2, #0]
 8000856:	4a6b      	ldr	r2, [pc, #428]	; (8000a04 <processData+0x278>)
 8000858:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}

		// USE MAGNITUDE
		// Don't take sqroot of int lol, assign to float
		// current_acc = abs(current_acc_x) + abs(current_acc_y);
		current_acc = current_acc_x;
 800085c:	4b66      	ldr	r3, [pc, #408]	; (80009f8 <processData+0x26c>)
 800085e:	881a      	ldrh	r2, [r3, #0]
 8000860:	4b67      	ldr	r3, [pc, #412]	; (8000a00 <processData+0x274>)
 8000862:	801a      	strh	r2, [r3, #0]

		// Treat every 4th reading like one reading
		if((i % 4) == 3) {
 8000864:	797b      	ldrb	r3, [r7, #5]
 8000866:	f003 0303 	and.w	r3, r3, #3
 800086a:	b2db      	uxtb	r3, r3
 800086c:	2b03      	cmp	r3, #3
 800086e:	f040 808c 	bne.w	800098a <processData+0x1fe>

			// Only want to get deltas every 4 readings on the 4th reading because all values
			// only update after 4 total readings from the ADC (4 values, one per reading)
			//
			// Do not check for first 4 ADC readings (cannot check for data that doesn't exist)
			if(i > 3) {
 8000872:	797b      	ldrb	r3, [r7, #5]
 8000874:	2b03      	cmp	r3, #3
 8000876:	d935      	bls.n	80008e4 <processData+0x158>
				if(current_audio > previous_audio) {
 8000878:	4b5b      	ldr	r3, [pc, #364]	; (80009e8 <processData+0x25c>)
 800087a:	881a      	ldrh	r2, [r3, #0]
 800087c:	4b62      	ldr	r3, [pc, #392]	; (8000a08 <processData+0x27c>)
 800087e:	881b      	ldrh	r3, [r3, #0]
 8000880:	429a      	cmp	r2, r3
 8000882:	d908      	bls.n	8000896 <processData+0x10a>
					delta_audio = current_audio - previous_audio;
 8000884:	4b58      	ldr	r3, [pc, #352]	; (80009e8 <processData+0x25c>)
 8000886:	881a      	ldrh	r2, [r3, #0]
 8000888:	4b5f      	ldr	r3, [pc, #380]	; (8000a08 <processData+0x27c>)
 800088a:	881b      	ldrh	r3, [r3, #0]
 800088c:	1ad3      	subs	r3, r2, r3
 800088e:	b29a      	uxth	r2, r3
 8000890:	4b5e      	ldr	r3, [pc, #376]	; (8000a0c <processData+0x280>)
 8000892:	801a      	strh	r2, [r3, #0]
 8000894:	e002      	b.n	800089c <processData+0x110>
				}
				else {
					delta_audio = 0;
 8000896:	4b5d      	ldr	r3, [pc, #372]	; (8000a0c <processData+0x280>)
 8000898:	2200      	movs	r2, #0
 800089a:	801a      	strh	r2, [r3, #0]
				}
				if(current_pressure > previous_pressure) {
 800089c:	4b54      	ldr	r3, [pc, #336]	; (80009f0 <processData+0x264>)
 800089e:	881a      	ldrh	r2, [r3, #0]
 80008a0:	4b5b      	ldr	r3, [pc, #364]	; (8000a10 <processData+0x284>)
 80008a2:	881b      	ldrh	r3, [r3, #0]
 80008a4:	429a      	cmp	r2, r3
 80008a6:	d908      	bls.n	80008ba <processData+0x12e>
					delta_pressure = current_pressure - previous_pressure;
 80008a8:	4b51      	ldr	r3, [pc, #324]	; (80009f0 <processData+0x264>)
 80008aa:	881a      	ldrh	r2, [r3, #0]
 80008ac:	4b58      	ldr	r3, [pc, #352]	; (8000a10 <processData+0x284>)
 80008ae:	881b      	ldrh	r3, [r3, #0]
 80008b0:	1ad3      	subs	r3, r2, r3
 80008b2:	b29a      	uxth	r2, r3
 80008b4:	4b57      	ldr	r3, [pc, #348]	; (8000a14 <processData+0x288>)
 80008b6:	801a      	strh	r2, [r3, #0]
 80008b8:	e002      	b.n	80008c0 <processData+0x134>
				}
				else {
					delta_pressure = 0;
 80008ba:	4b56      	ldr	r3, [pc, #344]	; (8000a14 <processData+0x288>)
 80008bc:	2200      	movs	r2, #0
 80008be:	801a      	strh	r2, [r3, #0]
				}
				if(current_acc > previous_acc) {
 80008c0:	4b4f      	ldr	r3, [pc, #316]	; (8000a00 <processData+0x274>)
 80008c2:	881a      	ldrh	r2, [r3, #0]
 80008c4:	4b54      	ldr	r3, [pc, #336]	; (8000a18 <processData+0x28c>)
 80008c6:	881b      	ldrh	r3, [r3, #0]
 80008c8:	429a      	cmp	r2, r3
 80008ca:	d908      	bls.n	80008de <processData+0x152>
					delta_acc = current_acc - previous_acc;
 80008cc:	4b4c      	ldr	r3, [pc, #304]	; (8000a00 <processData+0x274>)
 80008ce:	881a      	ldrh	r2, [r3, #0]
 80008d0:	4b51      	ldr	r3, [pc, #324]	; (8000a18 <processData+0x28c>)
 80008d2:	881b      	ldrh	r3, [r3, #0]
 80008d4:	1ad3      	subs	r3, r2, r3
 80008d6:	b29a      	uxth	r2, r3
 80008d8:	4b50      	ldr	r3, [pc, #320]	; (8000a1c <processData+0x290>)
 80008da:	801a      	strh	r2, [r3, #0]
 80008dc:	e002      	b.n	80008e4 <processData+0x158>
				}
				else {
					delta_acc = 0;
 80008de:	4b4f      	ldr	r3, [pc, #316]	; (8000a1c <processData+0x290>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	801a      	strh	r2, [r3, #0]
				}
			}

			// One day this needs to become a function call to a more robust algorithm
			// Do explosion detection here
			if((delta_audio >= THRESHOLD_AUDIO) || (delta_pressure >= THRESHOLD_PRESSURE) || (delta_acc >= THRESHOLD_ACCELERATION)) {
 80008e4:	4b49      	ldr	r3, [pc, #292]	; (8000a0c <processData+0x280>)
 80008e6:	881b      	ldrh	r3, [r3, #0]
 80008e8:	2b27      	cmp	r3, #39	; 0x27
 80008ea:	d807      	bhi.n	80008fc <processData+0x170>
 80008ec:	4b49      	ldr	r3, [pc, #292]	; (8000a14 <processData+0x288>)
 80008ee:	881b      	ldrh	r3, [r3, #0]
 80008f0:	2b27      	cmp	r3, #39	; 0x27
 80008f2:	d803      	bhi.n	80008fc <processData+0x170>
 80008f4:	4b49      	ldr	r3, [pc, #292]	; (8000a1c <processData+0x290>)
 80008f6:	881b      	ldrh	r3, [r3, #0]
 80008f8:	2b27      	cmp	r3, #39	; 0x27
 80008fa:	d908      	bls.n	800090e <processData+0x182>
				// Do not check for first 4 ADC readings (cannot check for data that doesn't exist)
				if(i > 3) {
 80008fc:	797b      	ldrb	r3, [r7, #5]
 80008fe:	2b03      	cmp	r3, #3
 8000900:	d905      	bls.n	800090e <processData+0x182>
					explosionDetected = 1;
 8000902:	4b47      	ldr	r3, [pc, #284]	; (8000a20 <processData+0x294>)
 8000904:	2201      	movs	r2, #1
 8000906:	701a      	strb	r2, [r3, #0]
					SAVE_BUFFER_FILE = 1;
 8000908:	4b46      	ldr	r3, [pc, #280]	; (8000a24 <processData+0x298>)
 800090a:	2201      	movs	r2, #1
 800090c:	701a      	strb	r2, [r3, #0]
				}
			}

		    // Append new string using length of previously added string
			snprintf(SD_buffer + strlen(SD_buffer),
 800090e:	4834      	ldr	r0, [pc, #208]	; (80009e0 <processData+0x254>)
 8000910:	f7ff fc7e 	bl	8000210 <strlen>
 8000914:	4603      	mov	r3, r0
 8000916:	4a32      	ldr	r2, [pc, #200]	; (80009e0 <processData+0x254>)
 8000918:	189c      	adds	r4, r3, r2
					SD_BUFFER_SIZE - strlen(SD_buffer),
 800091a:	4831      	ldr	r0, [pc, #196]	; (80009e0 <processData+0x254>)
 800091c:	f7ff fc78 	bl	8000210 <strlen>
 8000920:	4603      	mov	r3, r0
			snprintf(SD_buffer + strlen(SD_buffer),
 8000922:	f5c3 61fa 	rsb	r1, r3, #2000	; 0x7d0
 8000926:	4b40      	ldr	r3, [pc, #256]	; (8000a28 <processData+0x29c>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	469c      	mov	ip, r3
 800092c:	4b3c      	ldr	r3, [pc, #240]	; (8000a20 <processData+0x294>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	461a      	mov	r2, r3
 8000932:	4b2d      	ldr	r3, [pc, #180]	; (80009e8 <processData+0x25c>)
 8000934:	881b      	ldrh	r3, [r3, #0]
 8000936:	4618      	mov	r0, r3
 8000938:	4b2d      	ldr	r3, [pc, #180]	; (80009f0 <processData+0x264>)
 800093a:	881b      	ldrh	r3, [r3, #0]
 800093c:	461d      	mov	r5, r3
 800093e:	4b30      	ldr	r3, [pc, #192]	; (8000a00 <processData+0x274>)
 8000940:	881b      	ldrh	r3, [r3, #0]
 8000942:	461e      	mov	r6, r3
 8000944:	4b31      	ldr	r3, [pc, #196]	; (8000a0c <processData+0x280>)
 8000946:	881b      	ldrh	r3, [r3, #0]
 8000948:	9304      	str	r3, [sp, #16]
 800094a:	9603      	str	r6, [sp, #12]
 800094c:	9502      	str	r5, [sp, #8]
 800094e:	9001      	str	r0, [sp, #4]
 8000950:	9200      	str	r2, [sp, #0]
 8000952:	4663      	mov	r3, ip
 8000954:	4a35      	ldr	r2, [pc, #212]	; (8000a2c <processData+0x2a0>)
 8000956:	4620      	mov	r0, r4
 8000958:	f009 fa88 	bl	8009e6c <sniprintf>
					cluster, explosionDetected, current_audio, current_pressure, current_acc, delta_audio
					);

			// The current samples will be the "previous" samples for the next samples
			// These are placed in this loop for the same reason that the deltas are placed here
			previous_audio = current_audio;
 800095c:	4b22      	ldr	r3, [pc, #136]	; (80009e8 <processData+0x25c>)
 800095e:	881a      	ldrh	r2, [r3, #0]
 8000960:	4b29      	ldr	r3, [pc, #164]	; (8000a08 <processData+0x27c>)
 8000962:	801a      	strh	r2, [r3, #0]
			previous_pressure = current_pressure;
 8000964:	4b22      	ldr	r3, [pc, #136]	; (80009f0 <processData+0x264>)
 8000966:	881a      	ldrh	r2, [r3, #0]
 8000968:	4b29      	ldr	r3, [pc, #164]	; (8000a10 <processData+0x284>)
 800096a:	801a      	strh	r2, [r3, #0]
			previous_acc = current_acc;
 800096c:	4b24      	ldr	r3, [pc, #144]	; (8000a00 <processData+0x274>)
 800096e:	881a      	ldrh	r2, [r3, #0]
 8000970:	4b29      	ldr	r3, [pc, #164]	; (8000a18 <processData+0x28c>)
 8000972:	801a      	strh	r2, [r3, #0]

			previous_acc_x = current_acc_x;
 8000974:	4b20      	ldr	r3, [pc, #128]	; (80009f8 <processData+0x26c>)
 8000976:	881a      	ldrh	r2, [r3, #0]
 8000978:	4b2d      	ldr	r3, [pc, #180]	; (8000a30 <processData+0x2a4>)
 800097a:	801a      	strh	r2, [r3, #0]
			previous_acc_y = current_acc_y;
 800097c:	4b1f      	ldr	r3, [pc, #124]	; (80009fc <processData+0x270>)
 800097e:	881a      	ldrh	r2, [r3, #0]
 8000980:	4b2c      	ldr	r3, [pc, #176]	; (8000a34 <processData+0x2a8>)
 8000982:	801a      	strh	r2, [r3, #0]

			sample_index++;
 8000984:	79bb      	ldrb	r3, [r7, #6]
 8000986:	3301      	adds	r3, #1
 8000988:	71bb      	strb	r3, [r7, #6]
//		fresult = f_printf(&fil, "%d, %d, %d, %d, d_audio = %d\r\n", cluster, i, explosionDetected, current_audio, delta_audio);
//		fresult = f_sync(&fil);

		// Use Friedlander waveform to estimate how long the explosion will last for,
		// then set flag to 0 when time reaches that value
		explosionDetected = 0;
 800098a:	4b25      	ldr	r3, [pc, #148]	; (8000a20 <processData+0x294>)
 800098c:	2200      	movs	r2, #0
 800098e:	701a      	strb	r2, [r3, #0]

		// Increment channel counter to read from next channel
		if(channel < 3) {
 8000990:	79fb      	ldrb	r3, [r7, #7]
 8000992:	2b02      	cmp	r3, #2
 8000994:	d803      	bhi.n	800099e <processData+0x212>
			channel += 1;
 8000996:	79fb      	ldrb	r3, [r7, #7]
 8000998:	3301      	adds	r3, #1
 800099a:	71fb      	strb	r3, [r7, #7]
 800099c:	e001      	b.n	80009a2 <processData+0x216>
		}
		else {
			channel = 0;
 800099e:	2300      	movs	r3, #0
 80009a0:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0; i < (ADC_BUFFER_SIZE)/2; i++) {
 80009a2:	797b      	ldrb	r3, [r7, #5]
 80009a4:	3301      	adds	r3, #1
 80009a6:	717b      	strb	r3, [r7, #5]
 80009a8:	797b      	ldrb	r3, [r7, #5]
 80009aa:	2bc7      	cmp	r3, #199	; 0xc7
 80009ac:	f67f af01 	bls.w	80007b2 <processData+0x26>
		}
	}
	// Get length of huge buffer to be written to SD card
	write_len = strlen(SD_buffer);
 80009b0:	480b      	ldr	r0, [pc, #44]	; (80009e0 <processData+0x254>)
 80009b2:	f7ff fc2d 	bl	8000210 <strlen>
 80009b6:	4603      	mov	r3, r0
 80009b8:	807b      	strh	r3, [r7, #2]
	// Finally, write huge buffer to SD card
	writeSD(SD_buffer, write_len);
 80009ba:	887b      	ldrh	r3, [r7, #2]
 80009bc:	4619      	mov	r1, r3
 80009be:	4808      	ldr	r0, [pc, #32]	; (80009e0 <processData+0x254>)
 80009c0:	f7ff feb8 	bl	8000734 <writeSD>

	// Clear SD_buffer so new data can be written (next half of DMA buffer)
	SDbufclear();
 80009c4:	f7ff fe5e 	bl	8000684 <SDbufclear>

	dataReady = 0;
 80009c8:	4b1b      	ldr	r3, [pc, #108]	; (8000a38 <processData+0x2ac>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	701a      	strb	r2, [r3, #0]
}
 80009ce:	bf00      	nop
 80009d0:	370c      	adds	r7, #12
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009d6:	bf00      	nop
 80009d8:	0800b150 	.word	0x0800b150
 80009dc:	0800b154 	.word	0x0800b154
 80009e0:	20000a10 	.word	0x20000a10
 80009e4:	2000098c 	.word	0x2000098c
 80009e8:	2000326e 	.word	0x2000326e
 80009ec:	20000860 	.word	0x20000860
 80009f0:	20003270 	.word	0x20003270
 80009f4:	200008c4 	.word	0x200008c4
 80009f8:	20003274 	.word	0x20003274
 80009fc:	20003276 	.word	0x20003276
 8000a00:	20003272 	.word	0x20003272
 8000a04:	20000928 	.word	0x20000928
 8000a08:	20003278 	.word	0x20003278
 8000a0c:	20003282 	.word	0x20003282
 8000a10:	2000327a 	.word	0x2000327a
 8000a14:	20003284 	.word	0x20003284
 8000a18:	2000327c 	.word	0x2000327c
 8000a1c:	20003286 	.word	0x20003286
 8000a20:	2000326c 	.word	0x2000326c
 8000a24:	2000326d 	.word	0x2000326d
 8000a28:	20003268 	.word	0x20003268
 8000a2c:	0800b158 	.word	0x0800b158
 8000a30:	2000327e 	.word	0x2000327e
 8000a34:	20003280 	.word	0x20003280
 8000a38:	200011e0 	.word	0x200011e0

08000a3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a42:	f000 fe15 	bl	8001670 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a46:	f000 f8ef 	bl	8000c28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a4a:	f000 faa3 	bl	8000f94 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a4e:	f000 fa81 	bl	8000f54 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000a52:	f000 fa55 	bl	8000f00 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000a56:	f000 f95d 	bl	8000d14 <MX_ADC1_Init>
  MX_SDIO_SD_Init();
 8000a5a:	f000 fa31 	bl	8000ec0 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8000a5e:	f005 ff87 	bl	8006970 <MX_FATFS_Init>
  MX_RTC_Init();
 8000a62:	f000 f9d3 	bl	8000e0c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  // Start DMA buffer
  HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_data, ADC_BUFFER_SIZE);
 8000a66:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000a6a:	4959      	ldr	r1, [pc, #356]	; (8000bd0 <main+0x194>)
 8000a6c:	4859      	ldr	r0, [pc, #356]	; (8000bd4 <main+0x198>)
 8000a6e:	f000 fed9 	bl	8001824 <HAL_ADC_Start_DMA>

  // Mount SD card
  fresult = f_mount(&fs, "", 0);
 8000a72:	2200      	movs	r2, #0
 8000a74:	4958      	ldr	r1, [pc, #352]	; (8000bd8 <main+0x19c>)
 8000a76:	4859      	ldr	r0, [pc, #356]	; (8000bdc <main+0x1a0>)
 8000a78:	f007 ff9c 	bl	80089b4 <f_mount>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	461a      	mov	r2, r3
 8000a80:	4b57      	ldr	r3, [pc, #348]	; (8000be0 <main+0x1a4>)
 8000a82:	701a      	strb	r2, [r3, #0]

  if(fresult != FR_OK){
 8000a84:	4b56      	ldr	r3, [pc, #344]	; (8000be0 <main+0x1a4>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d003      	beq.n	8000a94 <main+0x58>
	  printf("ERROR in mounting SD card...\n");
 8000a8c:	4855      	ldr	r0, [pc, #340]	; (8000be4 <main+0x1a8>)
 8000a8e:	f009 f9e5 	bl	8009e5c <puts>
 8000a92:	e002      	b.n	8000a9a <main+0x5e>
  }
  else {
	  printf("SD card mounted successfully...\n");
 8000a94:	4854      	ldr	r0, [pc, #336]	; (8000be8 <main+0x1ac>)
 8000a96:	f009 f9e1 	bl	8009e5c <puts>
//  printf("SD card free space: \t%lu\n", free_space);
//  bufclear();

  // Turn this setup process into a function

  char *name = "adc_data.csv";
 8000a9a:	4b54      	ldr	r3, [pc, #336]	; (8000bec <main+0x1b0>)
 8000a9c:	60fb      	str	r3, [r7, #12]

  fresult = f_stat(name, &fno);
 8000a9e:	4954      	ldr	r1, [pc, #336]	; (8000bf0 <main+0x1b4>)
 8000aa0:	68f8      	ldr	r0, [r7, #12]
 8000aa2:	f008 fdf9 	bl	8009698 <f_stat>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	461a      	mov	r2, r3
 8000aaa:	4b4d      	ldr	r3, [pc, #308]	; (8000be0 <main+0x1a4>)
 8000aac:	701a      	strb	r2, [r3, #0]

  if (fresult == FR_OK) {
 8000aae:	4b4c      	ldr	r3, [pc, #304]	; (8000be0 <main+0x1a4>)
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d106      	bne.n	8000ac4 <main+0x88>
	  printf("*%s* already exists!!!\n",name);
 8000ab6:	68f9      	ldr	r1, [r7, #12]
 8000ab8:	484e      	ldr	r0, [pc, #312]	; (8000bf4 <main+0x1b8>)
 8000aba:	f009 f949 	bl	8009d50 <iprintf>
	  bufclear();
 8000abe:	f7ff fdc7 	bl	8000650 <bufclear>
 8000ac2:	e008      	b.n	8000ad6 <main+0x9a>
  }
  else {
	  fresult = f_open(&fil, name, FA_CREATE_ALWAYS|FA_READ|FA_WRITE);
 8000ac4:	220b      	movs	r2, #11
 8000ac6:	68f9      	ldr	r1, [r7, #12]
 8000ac8:	484b      	ldr	r0, [pc, #300]	; (8000bf8 <main+0x1bc>)
 8000aca:	f007 ffb9 	bl	8008a40 <f_open>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	461a      	mov	r2, r3
 8000ad2:	4b43      	ldr	r3, [pc, #268]	; (8000be0 <main+0x1a4>)
 8000ad4:	701a      	strb	r2, [r3, #0]
  }
	  if(fresult != FR_OK) {
 8000ad6:	4b42      	ldr	r3, [pc, #264]	; (8000be0 <main+0x1a4>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d009      	beq.n	8000af2 <main+0xb6>
		  printf ("ERROR: no %d in creating file *%s*\n", fresult, name);
 8000ade:	4b40      	ldr	r3, [pc, #256]	; (8000be0 <main+0x1a4>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	68fa      	ldr	r2, [r7, #12]
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4845      	ldr	r0, [pc, #276]	; (8000bfc <main+0x1c0>)
 8000ae8:	f009 f932 	bl	8009d50 <iprintf>
		  bufclear();
 8000aec:	f7ff fdb0 	bl	8000650 <bufclear>
 8000af0:	e005      	b.n	8000afe <main+0xc2>
	  }
	  else {
		  printf ("*%s* created successfully\n",name);
 8000af2:	68f9      	ldr	r1, [r7, #12]
 8000af4:	4842      	ldr	r0, [pc, #264]	; (8000c00 <main+0x1c4>)
 8000af6:	f009 f92b 	bl	8009d50 <iprintf>
		  bufclear();
 8000afa:	f7ff fda9 	bl	8000650 <bufclear>
	  }

  fresult = f_printf(&fil, "time,explosion,audio,pressure,acceleration,delta_audio\r\n");
 8000afe:	4941      	ldr	r1, [pc, #260]	; (8000c04 <main+0x1c8>)
 8000b00:	483d      	ldr	r0, [pc, #244]	; (8000bf8 <main+0x1bc>)
 8000b02:	f008 fe79 	bl	80097f8 <f_printf>
 8000b06:	4603      	mov	r3, r0
 8000b08:	b2da      	uxtb	r2, r3
 8000b0a:	4b35      	ldr	r3, [pc, #212]	; (8000be0 <main+0x1a4>)
 8000b0c:	701a      	strb	r2, [r3, #0]

  // Get starting tick value (start timer)
  int start = HAL_GetTick();
 8000b0e:	f000 fe15 	bl	800173c <HAL_GetTick>
 8000b12:	4603      	mov	r3, r0
 8000b14:	60bb      	str	r3, [r7, #8]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(dataReady) {
 8000b16:	4b3c      	ldr	r3, [pc, #240]	; (8000c08 <main+0x1cc>)
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d007      	beq.n	8000b30 <main+0xf4>

		  processData();
 8000b20:	f7ff fe34 	bl	800078c <processData>

		  // Increment cluster count
		  cluster++;
 8000b24:	4b39      	ldr	r3, [pc, #228]	; (8000c0c <main+0x1d0>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	3301      	adds	r3, #1
 8000b2a:	b2da      	uxtb	r2, r3
 8000b2c:	4b37      	ldr	r3, [pc, #220]	; (8000c0c <main+0x1d0>)
 8000b2e:	701a      	strb	r2, [r3, #0]

	  	  }

	  if(cluster >= 100) {
 8000b30:	4b36      	ldr	r3, [pc, #216]	; (8000c0c <main+0x1d0>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	2b63      	cmp	r3, #99	; 0x63
 8000b36:	d9ee      	bls.n	8000b16 <main+0xda>
		  batch++;
 8000b38:	4b35      	ldr	r3, [pc, #212]	; (8000c10 <main+0x1d4>)
 8000b3a:	881b      	ldrh	r3, [r3, #0]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	b29a      	uxth	r2, r3
 8000b40:	4b33      	ldr	r3, [pc, #204]	; (8000c10 <main+0x1d4>)
 8000b42:	801a      	strh	r2, [r3, #0]
		  break;
 8000b44:	bf00      	nop
//		  break;
//	  }

  }

  int stop = HAL_GetTick();
 8000b46:	f000 fdf9 	bl	800173c <HAL_GetTick>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	607b      	str	r3, [r7, #4]

  printf("Total time to write %d samples to SD card (WITH printf): %d ms\n", (ADC_BUFFER_SIZE/8)*cluster*batch, (stop - start));
 8000b4e:	4b2f      	ldr	r3, [pc, #188]	; (8000c0c <main+0x1d0>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	461a      	mov	r2, r3
 8000b54:	4b2e      	ldr	r3, [pc, #184]	; (8000c10 <main+0x1d4>)
 8000b56:	881b      	ldrh	r3, [r3, #0]
 8000b58:	fb02 f303 	mul.w	r3, r2, r3
 8000b5c:	2232      	movs	r2, #50	; 0x32
 8000b5e:	fb02 f103 	mul.w	r1, r2, r3
 8000b62:	687a      	ldr	r2, [r7, #4]
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	1ad3      	subs	r3, r2, r3
 8000b68:	461a      	mov	r2, r3
 8000b6a:	482a      	ldr	r0, [pc, #168]	; (8000c14 <main+0x1d8>)
 8000b6c:	f009 f8f0 	bl	8009d50 <iprintf>
//  printf("Samples per second: %f\n", 1.0*(ADC_BUFFER_SIZE/8)*cluster*batch/(stop - start));

  // Stop ADC DMA and disable ADC
  HAL_ADC_Stop_DMA(&hadc1);
 8000b70:	4818      	ldr	r0, [pc, #96]	; (8000bd4 <main+0x198>)
 8000b72:	f000 ff67 	bl	8001a44 <HAL_ADC_Stop_DMA>

  // Close buffer file
  f_close(&fil);
 8000b76:	4820      	ldr	r0, [pc, #128]	; (8000bf8 <main+0x1bc>)
 8000b78:	f008 fb40 	bl	80091fc <f_close>
  if (fresult != FR_OK) {
 8000b7c:	4b18      	ldr	r3, [pc, #96]	; (8000be0 <main+0x1a4>)
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d008      	beq.n	8000b96 <main+0x15a>
	  printf ("ERROR: no %d in closing file *%s*\n", fresult, name);
 8000b84:	4b16      	ldr	r3, [pc, #88]	; (8000be0 <main+0x1a4>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	68fa      	ldr	r2, [r7, #12]
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4822      	ldr	r0, [pc, #136]	; (8000c18 <main+0x1dc>)
 8000b8e:	f009 f8df 	bl	8009d50 <iprintf>
	  bufclear();
 8000b92:	f7ff fd5d 	bl	8000650 <bufclear>
  }

  // After while loop when break
  // Unmount SD card
  fresult = f_mount(NULL, "/", 1);
 8000b96:	2201      	movs	r2, #1
 8000b98:	4920      	ldr	r1, [pc, #128]	; (8000c1c <main+0x1e0>)
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	f007 ff0a 	bl	80089b4 <f_mount>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	4b0e      	ldr	r3, [pc, #56]	; (8000be0 <main+0x1a4>)
 8000ba6:	701a      	strb	r2, [r3, #0]
  if (fresult == FR_OK) {
 8000ba8:	4b0d      	ldr	r3, [pc, #52]	; (8000be0 <main+0x1a4>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d105      	bne.n	8000bbc <main+0x180>
	  printf("SD card unmounted successfully...\n");
 8000bb0:	481b      	ldr	r0, [pc, #108]	; (8000c20 <main+0x1e4>)
 8000bb2:	f009 f953 	bl	8009e5c <puts>
	  bufclear();
 8000bb6:	f7ff fd4b 	bl	8000650 <bufclear>
 8000bba:	e004      	b.n	8000bc6 <main+0x18a>
  }
  else {
	  printf("ERROR: unmounting SD card\n");
 8000bbc:	4819      	ldr	r0, [pc, #100]	; (8000c24 <main+0x1e8>)
 8000bbe:	f009 f94d 	bl	8009e5c <puts>
	  bufclear();
 8000bc2:	f7ff fd45 	bl	8000650 <bufclear>
 8000bc6:	2300      	movs	r3, #0
  }

  /* USER CODE END 3 */
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3710      	adds	r7, #16
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20000220 	.word	0x20000220
 8000bd4:	20000090 	.word	0x20000090
 8000bd8:	0800b224 	.word	0x0800b224
 8000bdc:	200011e4 	.word	0x200011e4
 8000be0:	20003260 	.word	0x20003260
 8000be4:	0800b228 	.word	0x0800b228
 8000be8:	0800b248 	.word	0x0800b248
 8000bec:	0800b180 	.word	0x0800b180
 8000bf0:	20003248 	.word	0x20003248
 8000bf4:	0800b190 	.word	0x0800b190
 8000bf8:	20002218 	.word	0x20002218
 8000bfc:	0800b1a8 	.word	0x0800b1a8
 8000c00:	0800b1cc 	.word	0x0800b1cc
 8000c04:	0800b1e8 	.word	0x0800b1e8
 8000c08:	200011e0 	.word	0x200011e0
 8000c0c:	20003268 	.word	0x20003268
 8000c10:	2000326a 	.word	0x2000326a
 8000c14:	0800b268 	.word	0x0800b268
 8000c18:	0800b2a8 	.word	0x0800b2a8
 8000c1c:	0800b2cc 	.word	0x0800b2cc
 8000c20:	0800b2d0 	.word	0x0800b2d0
 8000c24:	0800b2f4 	.word	0x0800b2f4

08000c28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b094      	sub	sp, #80	; 0x50
 8000c2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c2e:	f107 031c 	add.w	r3, r7, #28
 8000c32:	2234      	movs	r2, #52	; 0x34
 8000c34:	2100      	movs	r1, #0
 8000c36:	4618      	mov	r0, r3
 8000c38:	f009 f882 	bl	8009d40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c3c:	f107 0308 	add.w	r3, r7, #8
 8000c40:	2200      	movs	r2, #0
 8000c42:	601a      	str	r2, [r3, #0]
 8000c44:	605a      	str	r2, [r3, #4]
 8000c46:	609a      	str	r2, [r3, #8]
 8000c48:	60da      	str	r2, [r3, #12]
 8000c4a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	607b      	str	r3, [r7, #4]
 8000c50:	4b2e      	ldr	r3, [pc, #184]	; (8000d0c <SystemClock_Config+0xe4>)
 8000c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c54:	4a2d      	ldr	r2, [pc, #180]	; (8000d0c <SystemClock_Config+0xe4>)
 8000c56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c5a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c5c:	4b2b      	ldr	r3, [pc, #172]	; (8000d0c <SystemClock_Config+0xe4>)
 8000c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c64:	607b      	str	r3, [r7, #4]
 8000c66:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c68:	2300      	movs	r3, #0
 8000c6a:	603b      	str	r3, [r7, #0]
 8000c6c:	4b28      	ldr	r3, [pc, #160]	; (8000d10 <SystemClock_Config+0xe8>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a27      	ldr	r2, [pc, #156]	; (8000d10 <SystemClock_Config+0xe8>)
 8000c72:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c76:	6013      	str	r3, [r2, #0]
 8000c78:	4b25      	ldr	r3, [pc, #148]	; (8000d10 <SystemClock_Config+0xe8>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c80:	603b      	str	r3, [r7, #0]
 8000c82:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000c84:	230a      	movs	r3, #10
 8000c86:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c90:	2310      	movs	r3, #16
 8000c92:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c94:	2301      	movs	r3, #1
 8000c96:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ca0:	2308      	movs	r3, #8
 8000ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000ca4:	23b4      	movs	r3, #180	; 0xb4
 8000ca6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000cac:	2309      	movs	r3, #9
 8000cae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb4:	f107 031c 	add.w	r3, r7, #28
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f002 ff75 	bl	8003ba8 <HAL_RCC_OscConfig>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000cc4:	f000 f9ee 	bl	80010a4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000cc8:	f002 f8aa 	bl	8002e20 <HAL_PWREx_EnableOverDrive>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000cd2:	f000 f9e7 	bl	80010a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cd6:	230f      	movs	r3, #15
 8000cd8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ce2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ce6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ce8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cec:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000cee:	f107 0308 	add.w	r3, r7, #8
 8000cf2:	2105      	movs	r1, #5
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f002 f8e3 	bl	8002ec0 <HAL_RCC_ClockConfig>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8000d00:	f000 f9d0 	bl	80010a4 <Error_Handler>
  }
}
 8000d04:	bf00      	nop
 8000d06:	3750      	adds	r7, #80	; 0x50
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	40023800 	.word	0x40023800
 8000d10:	40007000 	.word	0x40007000

08000d14 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d1a:	463b      	mov	r3, r7
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d26:	4b36      	ldr	r3, [pc, #216]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000d28:	4a36      	ldr	r2, [pc, #216]	; (8000e04 <MX_ADC1_Init+0xf0>)
 8000d2a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d2c:	4b34      	ldr	r3, [pc, #208]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000d2e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000d32:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d34:	4b32      	ldr	r3, [pc, #200]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000d3a:	4b31      	ldr	r3, [pc, #196]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000d40:	4b2f      	ldr	r3, [pc, #188]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d46:	4b2e      	ldr	r3, [pc, #184]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d4e:	4b2c      	ldr	r3, [pc, #176]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d54:	4b2a      	ldr	r3, [pc, #168]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000d56:	4a2c      	ldr	r2, [pc, #176]	; (8000e08 <MX_ADC1_Init+0xf4>)
 8000d58:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d5a:	4b29      	ldr	r3, [pc, #164]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000d60:	4b27      	ldr	r3, [pc, #156]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000d62:	2204      	movs	r2, #4
 8000d64:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000d66:	4b26      	ldr	r3, [pc, #152]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000d68:	2201      	movs	r2, #1
 8000d6a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d6e:	4b24      	ldr	r3, [pc, #144]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000d70:	2201      	movs	r2, #1
 8000d72:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d74:	4822      	ldr	r0, [pc, #136]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000d76:	f000 fd11 	bl	800179c <HAL_ADC_Init>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000d80:	f000 f990 	bl	80010a4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000d84:	2300      	movs	r3, #0
 8000d86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000d8c:	2307      	movs	r3, #7
 8000d8e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d90:	463b      	mov	r3, r7
 8000d92:	4619      	mov	r1, r3
 8000d94:	481a      	ldr	r0, [pc, #104]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000d96:	f000 feb9 	bl	8001b0c <HAL_ADC_ConfigChannel>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000da0:	f000 f980 	bl	80010a4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000da4:	2301      	movs	r3, #1
 8000da6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000da8:	2302      	movs	r3, #2
 8000daa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dac:	463b      	mov	r3, r7
 8000dae:	4619      	mov	r1, r3
 8000db0:	4813      	ldr	r0, [pc, #76]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000db2:	f000 feab 	bl	8001b0c <HAL_ADC_ConfigChannel>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000dbc:	f000 f972 	bl	80010a4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000dc0:	230c      	movs	r3, #12
 8000dc2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000dc4:	2303      	movs	r3, #3
 8000dc6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dc8:	463b      	mov	r3, r7
 8000dca:	4619      	mov	r1, r3
 8000dcc:	480c      	ldr	r0, [pc, #48]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000dce:	f000 fe9d 	bl	8001b0c <HAL_ADC_ConfigChannel>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000dd8:	f000 f964 	bl	80010a4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000ddc:	230d      	movs	r3, #13
 8000dde:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000de0:	2304      	movs	r3, #4
 8000de2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000de4:	463b      	mov	r3, r7
 8000de6:	4619      	mov	r1, r3
 8000de8:	4805      	ldr	r0, [pc, #20]	; (8000e00 <MX_ADC1_Init+0xec>)
 8000dea:	f000 fe8f 	bl	8001b0c <HAL_ADC_ConfigChannel>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000df4:	f000 f956 	bl	80010a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000df8:	bf00      	nop
 8000dfa:	3710      	adds	r7, #16
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	20000090 	.word	0x20000090
 8000e04:	40012000 	.word	0x40012000
 8000e08:	0f000001 	.word	0x0f000001

08000e0c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000e12:	1d3b      	adds	r3, r7, #4
 8000e14:	2200      	movs	r2, #0
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	605a      	str	r2, [r3, #4]
 8000e1a:	609a      	str	r2, [r3, #8]
 8000e1c:	60da      	str	r2, [r3, #12]
 8000e1e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000e20:	2300      	movs	r3, #0
 8000e22:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000e24:	4b24      	ldr	r3, [pc, #144]	; (8000eb8 <MX_RTC_Init+0xac>)
 8000e26:	4a25      	ldr	r2, [pc, #148]	; (8000ebc <MX_RTC_Init+0xb0>)
 8000e28:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000e2a:	4b23      	ldr	r3, [pc, #140]	; (8000eb8 <MX_RTC_Init+0xac>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000e30:	4b21      	ldr	r3, [pc, #132]	; (8000eb8 <MX_RTC_Init+0xac>)
 8000e32:	227f      	movs	r2, #127	; 0x7f
 8000e34:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000e36:	4b20      	ldr	r3, [pc, #128]	; (8000eb8 <MX_RTC_Init+0xac>)
 8000e38:	22ff      	movs	r2, #255	; 0xff
 8000e3a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000e3c:	4b1e      	ldr	r3, [pc, #120]	; (8000eb8 <MX_RTC_Init+0xac>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e42:	4b1d      	ldr	r3, [pc, #116]	; (8000eb8 <MX_RTC_Init+0xac>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000e48:	4b1b      	ldr	r3, [pc, #108]	; (8000eb8 <MX_RTC_Init+0xac>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000e4e:	481a      	ldr	r0, [pc, #104]	; (8000eb8 <MX_RTC_Init+0xac>)
 8000e50:	f003 f948 	bl	80040e4 <HAL_RTC_Init>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000e5a:	f000 f923 	bl	80010a4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000e62:	2300      	movs	r3, #0
 8000e64:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000e66:	2300      	movs	r3, #0
 8000e68:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	2201      	movs	r2, #1
 8000e76:	4619      	mov	r1, r3
 8000e78:	480f      	ldr	r0, [pc, #60]	; (8000eb8 <MX_RTC_Init+0xac>)
 8000e7a:	f003 f9a9 	bl	80041d0 <HAL_RTC_SetTime>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000e84:	f000 f90e 	bl	80010a4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_APRIL;
 8000e8c:	2304      	movs	r3, #4
 8000e8e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x17;
 8000e90:	2317      	movs	r3, #23
 8000e92:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 8000e94:	2323      	movs	r3, #35	; 0x23
 8000e96:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000e98:	463b      	mov	r3, r7
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4806      	ldr	r0, [pc, #24]	; (8000eb8 <MX_RTC_Init+0xac>)
 8000ea0:	f003 fa30 	bl	8004304 <HAL_RTC_SetDate>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000eaa:	f000 f8fb 	bl	80010a4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000eae:	bf00      	nop
 8000eb0:	3718      	adds	r7, #24
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20000138 	.word	0x20000138
 8000ebc:	40002800 	.word	0x40002800

08000ec0 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	; (8000ef8 <MX_SDIO_SD_Init+0x38>)
 8000ec6:	4a0d      	ldr	r2, [pc, #52]	; (8000efc <MX_SDIO_SD_Init+0x3c>)
 8000ec8:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000eca:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <MX_SDIO_SD_Init+0x38>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000ed0:	4b09      	ldr	r3, [pc, #36]	; (8000ef8 <MX_SDIO_SD_Init+0x38>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000ed6:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <MX_SDIO_SD_Init+0x38>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000edc:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <MX_SDIO_SD_Init+0x38>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000ee2:	4b05      	ldr	r3, [pc, #20]	; (8000ef8 <MX_SDIO_SD_Init+0x38>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 18;
 8000ee8:	4b03      	ldr	r3, [pc, #12]	; (8000ef8 <MX_SDIO_SD_Init+0x38>)
 8000eea:	2212      	movs	r2, #18
 8000eec:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	20000158 	.word	0x20000158
 8000efc:	40012c00 	.word	0x40012c00

08000f00 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f04:	4b11      	ldr	r3, [pc, #68]	; (8000f4c <MX_USART2_UART_Init+0x4c>)
 8000f06:	4a12      	ldr	r2, [pc, #72]	; (8000f50 <MX_USART2_UART_Init+0x50>)
 8000f08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f0a:	4b10      	ldr	r3, [pc, #64]	; (8000f4c <MX_USART2_UART_Init+0x4c>)
 8000f0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f12:	4b0e      	ldr	r3, [pc, #56]	; (8000f4c <MX_USART2_UART_Init+0x4c>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f18:	4b0c      	ldr	r3, [pc, #48]	; (8000f4c <MX_USART2_UART_Init+0x4c>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f1e:	4b0b      	ldr	r3, [pc, #44]	; (8000f4c <MX_USART2_UART_Init+0x4c>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f24:	4b09      	ldr	r3, [pc, #36]	; (8000f4c <MX_USART2_UART_Init+0x4c>)
 8000f26:	220c      	movs	r2, #12
 8000f28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f2a:	4b08      	ldr	r3, [pc, #32]	; (8000f4c <MX_USART2_UART_Init+0x4c>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f30:	4b06      	ldr	r3, [pc, #24]	; (8000f4c <MX_USART2_UART_Init+0x4c>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f36:	4805      	ldr	r0, [pc, #20]	; (8000f4c <MX_USART2_UART_Init+0x4c>)
 8000f38:	f004 fd26 	bl	8005988 <HAL_UART_Init>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f42:	f000 f8af 	bl	80010a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	200001dc 	.word	0x200001dc
 8000f50:	40004400 	.word	0x40004400

08000f54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	607b      	str	r3, [r7, #4]
 8000f5e:	4b0c      	ldr	r3, [pc, #48]	; (8000f90 <MX_DMA_Init+0x3c>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	4a0b      	ldr	r2, [pc, #44]	; (8000f90 <MX_DMA_Init+0x3c>)
 8000f64:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f68:	6313      	str	r3, [r2, #48]	; 0x30
 8000f6a:	4b09      	ldr	r3, [pc, #36]	; (8000f90 <MX_DMA_Init+0x3c>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f72:	607b      	str	r3, [r7, #4]
 8000f74:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2100      	movs	r1, #0
 8000f7a:	2038      	movs	r0, #56	; 0x38
 8000f7c:	f001 f951 	bl	8002222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f80:	2038      	movs	r0, #56	; 0x38
 8000f82:	f001 f96a 	bl	800225a <HAL_NVIC_EnableIRQ>

}
 8000f86:	bf00      	nop
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40023800 	.word	0x40023800

08000f94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08a      	sub	sp, #40	; 0x28
 8000f98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9a:	f107 0314 	add.w	r3, r7, #20
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]
 8000fa8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000faa:	2300      	movs	r3, #0
 8000fac:	613b      	str	r3, [r7, #16]
 8000fae:	4b3a      	ldr	r3, [pc, #232]	; (8001098 <MX_GPIO_Init+0x104>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb2:	4a39      	ldr	r2, [pc, #228]	; (8001098 <MX_GPIO_Init+0x104>)
 8000fb4:	f043 0304 	orr.w	r3, r3, #4
 8000fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fba:	4b37      	ldr	r3, [pc, #220]	; (8001098 <MX_GPIO_Init+0x104>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	f003 0304 	and.w	r3, r3, #4
 8000fc2:	613b      	str	r3, [r7, #16]
 8000fc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	60fb      	str	r3, [r7, #12]
 8000fca:	4b33      	ldr	r3, [pc, #204]	; (8001098 <MX_GPIO_Init+0x104>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	4a32      	ldr	r2, [pc, #200]	; (8001098 <MX_GPIO_Init+0x104>)
 8000fd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd6:	4b30      	ldr	r3, [pc, #192]	; (8001098 <MX_GPIO_Init+0x104>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60bb      	str	r3, [r7, #8]
 8000fe6:	4b2c      	ldr	r3, [pc, #176]	; (8001098 <MX_GPIO_Init+0x104>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fea:	4a2b      	ldr	r2, [pc, #172]	; (8001098 <MX_GPIO_Init+0x104>)
 8000fec:	f043 0301 	orr.w	r3, r3, #1
 8000ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff2:	4b29      	ldr	r3, [pc, #164]	; (8001098 <MX_GPIO_Init+0x104>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	f003 0301 	and.w	r3, r3, #1
 8000ffa:	60bb      	str	r3, [r7, #8]
 8000ffc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ffe:	2300      	movs	r3, #0
 8001000:	607b      	str	r3, [r7, #4]
 8001002:	4b25      	ldr	r3, [pc, #148]	; (8001098 <MX_GPIO_Init+0x104>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	4a24      	ldr	r2, [pc, #144]	; (8001098 <MX_GPIO_Init+0x104>)
 8001008:	f043 0302 	orr.w	r3, r3, #2
 800100c:	6313      	str	r3, [r2, #48]	; 0x30
 800100e:	4b22      	ldr	r3, [pc, #136]	; (8001098 <MX_GPIO_Init+0x104>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001012:	f003 0302 	and.w	r3, r3, #2
 8001016:	607b      	str	r3, [r7, #4]
 8001018:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	603b      	str	r3, [r7, #0]
 800101e:	4b1e      	ldr	r3, [pc, #120]	; (8001098 <MX_GPIO_Init+0x104>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	4a1d      	ldr	r2, [pc, #116]	; (8001098 <MX_GPIO_Init+0x104>)
 8001024:	f043 0308 	orr.w	r3, r3, #8
 8001028:	6313      	str	r3, [r2, #48]	; 0x30
 800102a:	4b1b      	ldr	r3, [pc, #108]	; (8001098 <MX_GPIO_Init+0x104>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102e:	f003 0308 	and.w	r3, r3, #8
 8001032:	603b      	str	r3, [r7, #0]
 8001034:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001036:	2200      	movs	r2, #0
 8001038:	2120      	movs	r1, #32
 800103a:	4818      	ldr	r0, [pc, #96]	; (800109c <MX_GPIO_Init+0x108>)
 800103c:	f001 fed6 	bl	8002dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001040:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001044:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001046:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800104a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001050:	f107 0314 	add.w	r3, r7, #20
 8001054:	4619      	mov	r1, r3
 8001056:	4812      	ldr	r0, [pc, #72]	; (80010a0 <MX_GPIO_Init+0x10c>)
 8001058:	f001 fd1c 	bl	8002a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800105c:	2302      	movs	r3, #2
 800105e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001060:	2300      	movs	r3, #0
 8001062:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001068:	f107 0314 	add.w	r3, r7, #20
 800106c:	4619      	mov	r1, r3
 800106e:	480c      	ldr	r0, [pc, #48]	; (80010a0 <MX_GPIO_Init+0x10c>)
 8001070:	f001 fd10 	bl	8002a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001074:	2320      	movs	r3, #32
 8001076:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001078:	2301      	movs	r3, #1
 800107a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001080:	2300      	movs	r3, #0
 8001082:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	4619      	mov	r1, r3
 800108a:	4804      	ldr	r0, [pc, #16]	; (800109c <MX_GPIO_Init+0x108>)
 800108c:	f001 fd02 	bl	8002a94 <HAL_GPIO_Init>

}
 8001090:	bf00      	nop
 8001092:	3728      	adds	r7, #40	; 0x28
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40023800 	.word	0x40023800
 800109c:	40020000 	.word	0x40020000
 80010a0:	40020800 	.word	0x40020800

080010a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010a8:	b672      	cpsid	i
}
 80010aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010ac:	e7fe      	b.n	80010ac <Error_Handler+0x8>
	...

080010b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	4b10      	ldr	r3, [pc, #64]	; (80010fc <HAL_MspInit+0x4c>)
 80010bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010be:	4a0f      	ldr	r2, [pc, #60]	; (80010fc <HAL_MspInit+0x4c>)
 80010c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010c4:	6453      	str	r3, [r2, #68]	; 0x44
 80010c6:	4b0d      	ldr	r3, [pc, #52]	; (80010fc <HAL_MspInit+0x4c>)
 80010c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	603b      	str	r3, [r7, #0]
 80010d6:	4b09      	ldr	r3, [pc, #36]	; (80010fc <HAL_MspInit+0x4c>)
 80010d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010da:	4a08      	ldr	r2, [pc, #32]	; (80010fc <HAL_MspInit+0x4c>)
 80010dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e0:	6413      	str	r3, [r2, #64]	; 0x40
 80010e2:	4b06      	ldr	r3, [pc, #24]	; (80010fc <HAL_MspInit+0x4c>)
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ea:	603b      	str	r3, [r7, #0]
 80010ec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80010ee:	2007      	movs	r0, #7
 80010f0:	f001 f88c 	bl	800220c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010f4:	bf00      	nop
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40023800 	.word	0x40023800

08001100 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b08a      	sub	sp, #40	; 0x28
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001108:	f107 0314 	add.w	r3, r7, #20
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a3c      	ldr	r2, [pc, #240]	; (8001210 <HAL_ADC_MspInit+0x110>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d171      	bne.n	8001206 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
 8001126:	4b3b      	ldr	r3, [pc, #236]	; (8001214 <HAL_ADC_MspInit+0x114>)
 8001128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800112a:	4a3a      	ldr	r2, [pc, #232]	; (8001214 <HAL_ADC_MspInit+0x114>)
 800112c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001130:	6453      	str	r3, [r2, #68]	; 0x44
 8001132:	4b38      	ldr	r3, [pc, #224]	; (8001214 <HAL_ADC_MspInit+0x114>)
 8001134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800113a:	613b      	str	r3, [r7, #16]
 800113c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
 8001142:	4b34      	ldr	r3, [pc, #208]	; (8001214 <HAL_ADC_MspInit+0x114>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	4a33      	ldr	r2, [pc, #204]	; (8001214 <HAL_ADC_MspInit+0x114>)
 8001148:	f043 0304 	orr.w	r3, r3, #4
 800114c:	6313      	str	r3, [r2, #48]	; 0x30
 800114e:	4b31      	ldr	r3, [pc, #196]	; (8001214 <HAL_ADC_MspInit+0x114>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	f003 0304 	and.w	r3, r3, #4
 8001156:	60fb      	str	r3, [r7, #12]
 8001158:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800115a:	2300      	movs	r3, #0
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	4b2d      	ldr	r3, [pc, #180]	; (8001214 <HAL_ADC_MspInit+0x114>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001162:	4a2c      	ldr	r2, [pc, #176]	; (8001214 <HAL_ADC_MspInit+0x114>)
 8001164:	f043 0301 	orr.w	r3, r3, #1
 8001168:	6313      	str	r3, [r2, #48]	; 0x30
 800116a:	4b2a      	ldr	r3, [pc, #168]	; (8001214 <HAL_ADC_MspInit+0x114>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	f003 0301 	and.w	r3, r3, #1
 8001172:	60bb      	str	r3, [r7, #8]
 8001174:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001176:	230c      	movs	r3, #12
 8001178:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117a:	2303      	movs	r3, #3
 800117c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	2300      	movs	r3, #0
 8001180:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001182:	f107 0314 	add.w	r3, r7, #20
 8001186:	4619      	mov	r1, r3
 8001188:	4823      	ldr	r0, [pc, #140]	; (8001218 <HAL_ADC_MspInit+0x118>)
 800118a:	f001 fc83 	bl	8002a94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 800118e:	2313      	movs	r3, #19
 8001190:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001192:	2303      	movs	r3, #3
 8001194:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001196:	2300      	movs	r3, #0
 8001198:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800119a:	f107 0314 	add.w	r3, r7, #20
 800119e:	4619      	mov	r1, r3
 80011a0:	481e      	ldr	r0, [pc, #120]	; (800121c <HAL_ADC_MspInit+0x11c>)
 80011a2:	f001 fc77 	bl	8002a94 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80011a6:	4b1e      	ldr	r3, [pc, #120]	; (8001220 <HAL_ADC_MspInit+0x120>)
 80011a8:	4a1e      	ldr	r2, [pc, #120]	; (8001224 <HAL_ADC_MspInit+0x124>)
 80011aa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80011ac:	4b1c      	ldr	r3, [pc, #112]	; (8001220 <HAL_ADC_MspInit+0x120>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011b2:	4b1b      	ldr	r3, [pc, #108]	; (8001220 <HAL_ADC_MspInit+0x120>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011b8:	4b19      	ldr	r3, [pc, #100]	; (8001220 <HAL_ADC_MspInit+0x120>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011be:	4b18      	ldr	r3, [pc, #96]	; (8001220 <HAL_ADC_MspInit+0x120>)
 80011c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011c4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011c6:	4b16      	ldr	r3, [pc, #88]	; (8001220 <HAL_ADC_MspInit+0x120>)
 80011c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011cc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011ce:	4b14      	ldr	r3, [pc, #80]	; (8001220 <HAL_ADC_MspInit+0x120>)
 80011d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011d4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80011d6:	4b12      	ldr	r3, [pc, #72]	; (8001220 <HAL_ADC_MspInit+0x120>)
 80011d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011dc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80011de:	4b10      	ldr	r3, [pc, #64]	; (8001220 <HAL_ADC_MspInit+0x120>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011e4:	4b0e      	ldr	r3, [pc, #56]	; (8001220 <HAL_ADC_MspInit+0x120>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011ea:	480d      	ldr	r0, [pc, #52]	; (8001220 <HAL_ADC_MspInit+0x120>)
 80011ec:	f001 f850 	bl	8002290 <HAL_DMA_Init>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80011f6:	f7ff ff55 	bl	80010a4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4a08      	ldr	r2, [pc, #32]	; (8001220 <HAL_ADC_MspInit+0x120>)
 80011fe:	639a      	str	r2, [r3, #56]	; 0x38
 8001200:	4a07      	ldr	r2, [pc, #28]	; (8001220 <HAL_ADC_MspInit+0x120>)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001206:	bf00      	nop
 8001208:	3728      	adds	r7, #40	; 0x28
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40012000 	.word	0x40012000
 8001214:	40023800 	.word	0x40023800
 8001218:	40020800 	.word	0x40020800
 800121c:	40020000 	.word	0x40020000
 8001220:	200000d8 	.word	0x200000d8
 8001224:	40026410 	.word	0x40026410

08001228 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b09a      	sub	sp, #104	; 0x68
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001230:	f107 030c 	add.w	r3, r7, #12
 8001234:	225c      	movs	r2, #92	; 0x5c
 8001236:	2100      	movs	r1, #0
 8001238:	4618      	mov	r0, r3
 800123a:	f008 fd81 	bl	8009d40 <memset>
  if(hrtc->Instance==RTC)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a0c      	ldr	r2, [pc, #48]	; (8001274 <HAL_RTC_MspInit+0x4c>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d111      	bne.n	800126c <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001248:	2320      	movs	r3, #32
 800124a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800124c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001250:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001252:	f107 030c 	add.w	r3, r7, #12
 8001256:	4618      	mov	r0, r3
 8001258:	f001 ff4c 	bl	80030f4 <HAL_RCCEx_PeriphCLKConfig>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001262:	f7ff ff1f 	bl	80010a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001266:	4b04      	ldr	r3, [pc, #16]	; (8001278 <HAL_RTC_MspInit+0x50>)
 8001268:	2201      	movs	r2, #1
 800126a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800126c:	bf00      	nop
 800126e:	3768      	adds	r7, #104	; 0x68
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40002800 	.word	0x40002800
 8001278:	42470e3c 	.word	0x42470e3c

0800127c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b0a2      	sub	sp, #136	; 0x88
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001284:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001294:	f107 0318 	add.w	r3, r7, #24
 8001298:	225c      	movs	r2, #92	; 0x5c
 800129a:	2100      	movs	r1, #0
 800129c:	4618      	mov	r0, r3
 800129e:	f008 fd4f 	bl	8009d40 <memset>
  if(hsd->Instance==SDIO)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a48      	ldr	r2, [pc, #288]	; (80013c8 <HAL_SD_MspInit+0x14c>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	f040 8088 	bne.w	80013be <HAL_SD_MspInit+0x142>

  /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 80012ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012b2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80012b4:	2300      	movs	r3, #0
 80012b6:	66fb      	str	r3, [r7, #108]	; 0x6c
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 80012b8:	2300      	movs	r3, #0
 80012ba:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012bc:	f107 0318 	add.w	r3, r7, #24
 80012c0:	4618      	mov	r0, r3
 80012c2:	f001 ff17 	bl	80030f4 <HAL_RCCEx_PeriphCLKConfig>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 80012cc:	f7ff feea 	bl	80010a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]
 80012d4:	4b3d      	ldr	r3, [pc, #244]	; (80013cc <HAL_SD_MspInit+0x150>)
 80012d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012d8:	4a3c      	ldr	r2, [pc, #240]	; (80013cc <HAL_SD_MspInit+0x150>)
 80012da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80012de:	6453      	str	r3, [r2, #68]	; 0x44
 80012e0:	4b3a      	ldr	r3, [pc, #232]	; (80013cc <HAL_SD_MspInit+0x150>)
 80012e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80012e8:	617b      	str	r3, [r7, #20]
 80012ea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ec:	2300      	movs	r3, #0
 80012ee:	613b      	str	r3, [r7, #16]
 80012f0:	4b36      	ldr	r3, [pc, #216]	; (80013cc <HAL_SD_MspInit+0x150>)
 80012f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f4:	4a35      	ldr	r2, [pc, #212]	; (80013cc <HAL_SD_MspInit+0x150>)
 80012f6:	f043 0302 	orr.w	r3, r3, #2
 80012fa:	6313      	str	r3, [r2, #48]	; 0x30
 80012fc:	4b33      	ldr	r3, [pc, #204]	; (80013cc <HAL_SD_MspInit+0x150>)
 80012fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001300:	f003 0302 	and.w	r3, r3, #2
 8001304:	613b      	str	r3, [r7, #16]
 8001306:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	4b2f      	ldr	r3, [pc, #188]	; (80013cc <HAL_SD_MspInit+0x150>)
 800130e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001310:	4a2e      	ldr	r2, [pc, #184]	; (80013cc <HAL_SD_MspInit+0x150>)
 8001312:	f043 0304 	orr.w	r3, r3, #4
 8001316:	6313      	str	r3, [r2, #48]	; 0x30
 8001318:	4b2c      	ldr	r3, [pc, #176]	; (80013cc <HAL_SD_MspInit+0x150>)
 800131a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131c:	f003 0304 	and.w	r3, r3, #4
 8001320:	60fb      	str	r3, [r7, #12]
 8001322:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001324:	2300      	movs	r3, #0
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	4b28      	ldr	r3, [pc, #160]	; (80013cc <HAL_SD_MspInit+0x150>)
 800132a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132c:	4a27      	ldr	r2, [pc, #156]	; (80013cc <HAL_SD_MspInit+0x150>)
 800132e:	f043 0308 	orr.w	r3, r3, #8
 8001332:	6313      	str	r3, [r2, #48]	; 0x30
 8001334:	4b25      	ldr	r3, [pc, #148]	; (80013cc <HAL_SD_MspInit+0x150>)
 8001336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001338:	f003 0308 	and.w	r3, r3, #8
 800133c:	60bb      	str	r3, [r7, #8]
 800133e:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PB2     ------> SDIO_CK
    PC8     ------> SDIO_D0
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001340:	2304      	movs	r3, #4
 8001342:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001344:	2302      	movs	r3, #2
 8001346:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001348:	2300      	movs	r3, #0
 800134a:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800134c:	2303      	movs	r3, #3
 800134e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001352:	230c      	movs	r3, #12
 8001354:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001358:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800135c:	4619      	mov	r1, r3
 800135e:	481c      	ldr	r0, [pc, #112]	; (80013d0 <HAL_SD_MspInit+0x154>)
 8001360:	f001 fb98 	bl	8002a94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001364:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001368:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136a:	2302      	movs	r3, #2
 800136c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001372:	2303      	movs	r3, #3
 8001374:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001378:	230c      	movs	r3, #12
 800137a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800137e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001382:	4619      	mov	r1, r3
 8001384:	4813      	ldr	r0, [pc, #76]	; (80013d4 <HAL_SD_MspInit+0x158>)
 8001386:	f001 fb85 	bl	8002a94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800138a:	2304      	movs	r3, #4
 800138c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138e:	2302      	movs	r3, #2
 8001390:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001392:	2300      	movs	r3, #0
 8001394:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001396:	2303      	movs	r3, #3
 8001398:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800139c:	230c      	movs	r3, #12
 800139e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013a2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013a6:	4619      	mov	r1, r3
 80013a8:	480b      	ldr	r0, [pc, #44]	; (80013d8 <HAL_SD_MspInit+0x15c>)
 80013aa:	f001 fb73 	bl	8002a94 <HAL_GPIO_Init>

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80013ae:	2200      	movs	r2, #0
 80013b0:	2100      	movs	r1, #0
 80013b2:	2031      	movs	r0, #49	; 0x31
 80013b4:	f000 ff35 	bl	8002222 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80013b8:	2031      	movs	r0, #49	; 0x31
 80013ba:	f000 ff4e 	bl	800225a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80013be:	bf00      	nop
 80013c0:	3788      	adds	r7, #136	; 0x88
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40012c00 	.word	0x40012c00
 80013cc:	40023800 	.word	0x40023800
 80013d0:	40020400 	.word	0x40020400
 80013d4:	40020800 	.word	0x40020800
 80013d8:	40020c00 	.word	0x40020c00

080013dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b08a      	sub	sp, #40	; 0x28
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e4:	f107 0314 	add.w	r3, r7, #20
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
 80013f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a19      	ldr	r2, [pc, #100]	; (8001460 <HAL_UART_MspInit+0x84>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d12b      	bne.n	8001456 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	613b      	str	r3, [r7, #16]
 8001402:	4b18      	ldr	r3, [pc, #96]	; (8001464 <HAL_UART_MspInit+0x88>)
 8001404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001406:	4a17      	ldr	r2, [pc, #92]	; (8001464 <HAL_UART_MspInit+0x88>)
 8001408:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800140c:	6413      	str	r3, [r2, #64]	; 0x40
 800140e:	4b15      	ldr	r3, [pc, #84]	; (8001464 <HAL_UART_MspInit+0x88>)
 8001410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001412:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001416:	613b      	str	r3, [r7, #16]
 8001418:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]
 800141e:	4b11      	ldr	r3, [pc, #68]	; (8001464 <HAL_UART_MspInit+0x88>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	4a10      	ldr	r2, [pc, #64]	; (8001464 <HAL_UART_MspInit+0x88>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	6313      	str	r3, [r2, #48]	; 0x30
 800142a:	4b0e      	ldr	r3, [pc, #56]	; (8001464 <HAL_UART_MspInit+0x88>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001436:	230c      	movs	r3, #12
 8001438:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143a:	2302      	movs	r3, #2
 800143c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143e:	2300      	movs	r3, #0
 8001440:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001442:	2303      	movs	r3, #3
 8001444:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001446:	2307      	movs	r3, #7
 8001448:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800144a:	f107 0314 	add.w	r3, r7, #20
 800144e:	4619      	mov	r1, r3
 8001450:	4805      	ldr	r0, [pc, #20]	; (8001468 <HAL_UART_MspInit+0x8c>)
 8001452:	f001 fb1f 	bl	8002a94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001456:	bf00      	nop
 8001458:	3728      	adds	r7, #40	; 0x28
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40004400 	.word	0x40004400
 8001464:	40023800 	.word	0x40023800
 8001468:	40020000 	.word	0x40020000

0800146c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001470:	e7fe      	b.n	8001470 <NMI_Handler+0x4>

08001472 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001472:	b480      	push	{r7}
 8001474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001476:	e7fe      	b.n	8001476 <HardFault_Handler+0x4>

08001478 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800147c:	e7fe      	b.n	800147c <MemManage_Handler+0x4>

0800147e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001482:	e7fe      	b.n	8001482 <BusFault_Handler+0x4>

08001484 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001488:	e7fe      	b.n	8001488 <UsageFault_Handler+0x4>

0800148a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800148a:	b480      	push	{r7}
 800148c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800148e:	bf00      	nop
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr

08001498 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800149c:	bf00      	nop
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr

080014a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014a6:	b480      	push	{r7}
 80014a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014b8:	f000 f92c 	bl	8001714 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}

080014c0 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80014c4:	4802      	ldr	r0, [pc, #8]	; (80014d0 <SDIO_IRQHandler+0x10>)
 80014c6:	f003 fc57 	bl	8004d78 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000158 	.word	0x20000158

080014d4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014d8:	4802      	ldr	r0, [pc, #8]	; (80014e4 <DMA2_Stream0_IRQHandler+0x10>)
 80014da:	f001 f871 	bl	80025c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	200000d8 	.word	0x200000d8

080014e8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f4:	2300      	movs	r3, #0
 80014f6:	617b      	str	r3, [r7, #20]
 80014f8:	e00a      	b.n	8001510 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014fa:	f3af 8000 	nop.w
 80014fe:	4601      	mov	r1, r0
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	1c5a      	adds	r2, r3, #1
 8001504:	60ba      	str	r2, [r7, #8]
 8001506:	b2ca      	uxtb	r2, r1
 8001508:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	3301      	adds	r3, #1
 800150e:	617b      	str	r3, [r7, #20]
 8001510:	697a      	ldr	r2, [r7, #20]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	429a      	cmp	r2, r3
 8001516:	dbf0      	blt.n	80014fa <_read+0x12>
  }

  return len;
 8001518:	687b      	ldr	r3, [r7, #4]
}
 800151a:	4618      	mov	r0, r3
 800151c:	3718      	adds	r7, #24
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001522:	b480      	push	{r7}
 8001524:	b083      	sub	sp, #12
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800152a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800152e:	4618      	mov	r0, r3
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800153a:	b480      	push	{r7}
 800153c:	b083      	sub	sp, #12
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
 8001542:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800154a:	605a      	str	r2, [r3, #4]
  return 0;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr

0800155a <_isatty>:

int _isatty(int file)
{
 800155a:	b480      	push	{r7}
 800155c:	b083      	sub	sp, #12
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001562:	2301      	movs	r3, #1
}
 8001564:	4618      	mov	r0, r3
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr

08001570 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3714      	adds	r7, #20
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
	...

0800158c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001594:	4a14      	ldr	r2, [pc, #80]	; (80015e8 <_sbrk+0x5c>)
 8001596:	4b15      	ldr	r3, [pc, #84]	; (80015ec <_sbrk+0x60>)
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015a0:	4b13      	ldr	r3, [pc, #76]	; (80015f0 <_sbrk+0x64>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d102      	bne.n	80015ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015a8:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <_sbrk+0x64>)
 80015aa:	4a12      	ldr	r2, [pc, #72]	; (80015f4 <_sbrk+0x68>)
 80015ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ae:	4b10      	ldr	r3, [pc, #64]	; (80015f0 <_sbrk+0x64>)
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4413      	add	r3, r2
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d207      	bcs.n	80015cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015bc:	f008 fb96 	bl	8009cec <__errno>
 80015c0:	4603      	mov	r3, r0
 80015c2:	220c      	movs	r2, #12
 80015c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015c6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ca:	e009      	b.n	80015e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015cc:	4b08      	ldr	r3, [pc, #32]	; (80015f0 <_sbrk+0x64>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015d2:	4b07      	ldr	r3, [pc, #28]	; (80015f0 <_sbrk+0x64>)
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4413      	add	r3, r2
 80015da:	4a05      	ldr	r2, [pc, #20]	; (80015f0 <_sbrk+0x64>)
 80015dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015de:	68fb      	ldr	r3, [r7, #12]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3718      	adds	r7, #24
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20020000 	.word	0x20020000
 80015ec:	00000400 	.word	0x00000400
 80015f0:	20003288 	.word	0x20003288
 80015f4:	200032e0 	.word	0x200032e0

080015f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015fc:	4b06      	ldr	r3, [pc, #24]	; (8001618 <SystemInit+0x20>)
 80015fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001602:	4a05      	ldr	r2, [pc, #20]	; (8001618 <SystemInit+0x20>)
 8001604:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001608:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	e000ed00 	.word	0xe000ed00

0800161c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800161c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001654 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001620:	480d      	ldr	r0, [pc, #52]	; (8001658 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001622:	490e      	ldr	r1, [pc, #56]	; (800165c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001624:	4a0e      	ldr	r2, [pc, #56]	; (8001660 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001626:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001628:	e002      	b.n	8001630 <LoopCopyDataInit>

0800162a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800162a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800162c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800162e:	3304      	adds	r3, #4

08001630 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001630:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001632:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001634:	d3f9      	bcc.n	800162a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001636:	4a0b      	ldr	r2, [pc, #44]	; (8001664 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001638:	4c0b      	ldr	r4, [pc, #44]	; (8001668 <LoopFillZerobss+0x26>)
  movs r3, #0
 800163a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800163c:	e001      	b.n	8001642 <LoopFillZerobss>

0800163e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800163e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001640:	3204      	adds	r2, #4

08001642 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001642:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001644:	d3fb      	bcc.n	800163e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001646:	f7ff ffd7 	bl	80015f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800164a:	f008 fb55 	bl	8009cf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800164e:	f7ff f9f5 	bl	8000a3c <main>
  bx  lr    
 8001652:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001654:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001658:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800165c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001660:	0800b4b0 	.word	0x0800b4b0
  ldr r2, =_sbss
 8001664:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001668:	200032dc 	.word	0x200032dc

0800166c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800166c:	e7fe      	b.n	800166c <ADC_IRQHandler>
	...

08001670 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001674:	4b0e      	ldr	r3, [pc, #56]	; (80016b0 <HAL_Init+0x40>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0d      	ldr	r2, [pc, #52]	; (80016b0 <HAL_Init+0x40>)
 800167a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800167e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001680:	4b0b      	ldr	r3, [pc, #44]	; (80016b0 <HAL_Init+0x40>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a0a      	ldr	r2, [pc, #40]	; (80016b0 <HAL_Init+0x40>)
 8001686:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800168a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800168c:	4b08      	ldr	r3, [pc, #32]	; (80016b0 <HAL_Init+0x40>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a07      	ldr	r2, [pc, #28]	; (80016b0 <HAL_Init+0x40>)
 8001692:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001696:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001698:	2003      	movs	r0, #3
 800169a:	f000 fdb7 	bl	800220c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800169e:	2000      	movs	r0, #0
 80016a0:	f000 f808 	bl	80016b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016a4:	f7ff fd04 	bl	80010b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40023c00 	.word	0x40023c00

080016b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016bc:	4b12      	ldr	r3, [pc, #72]	; (8001708 <HAL_InitTick+0x54>)
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	4b12      	ldr	r3, [pc, #72]	; (800170c <HAL_InitTick+0x58>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	4619      	mov	r1, r3
 80016c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80016d2:	4618      	mov	r0, r3
 80016d4:	f000 fdcf 	bl	8002276 <HAL_SYSTICK_Config>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e00e      	b.n	8001700 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2b0f      	cmp	r3, #15
 80016e6:	d80a      	bhi.n	80016fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016e8:	2200      	movs	r2, #0
 80016ea:	6879      	ldr	r1, [r7, #4]
 80016ec:	f04f 30ff 	mov.w	r0, #4294967295
 80016f0:	f000 fd97 	bl	8002222 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016f4:	4a06      	ldr	r2, [pc, #24]	; (8001710 <HAL_InitTick+0x5c>)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016fa:	2300      	movs	r3, #0
 80016fc:	e000      	b.n	8001700 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
}
 8001700:	4618      	mov	r0, r3
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	20000004 	.word	0x20000004
 800170c:	2000000c 	.word	0x2000000c
 8001710:	20000008 	.word	0x20000008

08001714 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001718:	4b06      	ldr	r3, [pc, #24]	; (8001734 <HAL_IncTick+0x20>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	461a      	mov	r2, r3
 800171e:	4b06      	ldr	r3, [pc, #24]	; (8001738 <HAL_IncTick+0x24>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4413      	add	r3, r2
 8001724:	4a04      	ldr	r2, [pc, #16]	; (8001738 <HAL_IncTick+0x24>)
 8001726:	6013      	str	r3, [r2, #0]
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	2000000c 	.word	0x2000000c
 8001738:	2000328c 	.word	0x2000328c

0800173c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  return uwTick;
 8001740:	4b03      	ldr	r3, [pc, #12]	; (8001750 <HAL_GetTick+0x14>)
 8001742:	681b      	ldr	r3, [r3, #0]
}
 8001744:	4618      	mov	r0, r3
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	2000328c 	.word	0x2000328c

08001754 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800175c:	f7ff ffee 	bl	800173c <HAL_GetTick>
 8001760:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800176c:	d005      	beq.n	800177a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800176e:	4b0a      	ldr	r3, [pc, #40]	; (8001798 <HAL_Delay+0x44>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	461a      	mov	r2, r3
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	4413      	add	r3, r2
 8001778:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800177a:	bf00      	nop
 800177c:	f7ff ffde 	bl	800173c <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	429a      	cmp	r2, r3
 800178a:	d8f7      	bhi.n	800177c <HAL_Delay+0x28>
  {
  }
}
 800178c:	bf00      	nop
 800178e:	bf00      	nop
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	2000000c 	.word	0x2000000c

0800179c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017a4:	2300      	movs	r3, #0
 80017a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d101      	bne.n	80017b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e033      	b.n	800181a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d109      	bne.n	80017ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f7ff fca0 	bl	8001100 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2200      	movs	r2, #0
 80017c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2200      	movs	r2, #0
 80017ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d2:	f003 0310 	and.w	r3, r3, #16
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d118      	bne.n	800180c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017de:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80017e2:	f023 0302 	bic.w	r3, r3, #2
 80017e6:	f043 0202 	orr.w	r2, r3, #2
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f000 fabe 	bl	8001d70 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fe:	f023 0303 	bic.w	r3, r3, #3
 8001802:	f043 0201 	orr.w	r2, r3, #1
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	641a      	str	r2, [r3, #64]	; 0x40
 800180a:	e001      	b.n	8001810 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001818:	7bfb      	ldrb	r3, [r7, #15]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
	...

08001824 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	60f8      	str	r0, [r7, #12]
 800182c:	60b9      	str	r1, [r7, #8]
 800182e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001830:	2300      	movs	r3, #0
 8001832:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800183a:	2b01      	cmp	r3, #1
 800183c:	d101      	bne.n	8001842 <HAL_ADC_Start_DMA+0x1e>
 800183e:	2302      	movs	r3, #2
 8001840:	e0e9      	b.n	8001a16 <HAL_ADC_Start_DMA+0x1f2>
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	2201      	movs	r2, #1
 8001846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f003 0301 	and.w	r3, r3, #1
 8001854:	2b01      	cmp	r3, #1
 8001856:	d018      	beq.n	800188a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	689a      	ldr	r2, [r3, #8]
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f042 0201 	orr.w	r2, r2, #1
 8001866:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001868:	4b6d      	ldr	r3, [pc, #436]	; (8001a20 <HAL_ADC_Start_DMA+0x1fc>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a6d      	ldr	r2, [pc, #436]	; (8001a24 <HAL_ADC_Start_DMA+0x200>)
 800186e:	fba2 2303 	umull	r2, r3, r2, r3
 8001872:	0c9a      	lsrs	r2, r3, #18
 8001874:	4613      	mov	r3, r2
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	4413      	add	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800187c:	e002      	b.n	8001884 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	3b01      	subs	r3, #1
 8001882:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1f9      	bne.n	800187e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001894:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001898:	d107      	bne.n	80018aa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	689a      	ldr	r2, [r3, #8]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80018a8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	f003 0301 	and.w	r3, r3, #1
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	f040 80a1 	bne.w	80019fc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018be:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80018c2:	f023 0301 	bic.w	r3, r3, #1
 80018c6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d007      	beq.n	80018ec <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80018e4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018f8:	d106      	bne.n	8001908 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fe:	f023 0206 	bic.w	r2, r3, #6
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	645a      	str	r2, [r3, #68]	; 0x44
 8001906:	e002      	b.n	800190e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2200      	movs	r2, #0
 800190c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	2200      	movs	r2, #0
 8001912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001916:	4b44      	ldr	r3, [pc, #272]	; (8001a28 <HAL_ADC_Start_DMA+0x204>)
 8001918:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800191e:	4a43      	ldr	r2, [pc, #268]	; (8001a2c <HAL_ADC_Start_DMA+0x208>)
 8001920:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001926:	4a42      	ldr	r2, [pc, #264]	; (8001a30 <HAL_ADC_Start_DMA+0x20c>)
 8001928:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800192e:	4a41      	ldr	r2, [pc, #260]	; (8001a34 <HAL_ADC_Start_DMA+0x210>)
 8001930:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800193a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	685a      	ldr	r2, [r3, #4]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800194a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	689a      	ldr	r2, [r3, #8]
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800195a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	334c      	adds	r3, #76	; 0x4c
 8001966:	4619      	mov	r1, r3
 8001968:	68ba      	ldr	r2, [r7, #8]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f000 fd3e 	bl	80023ec <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f003 031f 	and.w	r3, r3, #31
 8001978:	2b00      	cmp	r3, #0
 800197a:	d12a      	bne.n	80019d2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a2d      	ldr	r2, [pc, #180]	; (8001a38 <HAL_ADC_Start_DMA+0x214>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d015      	beq.n	80019b2 <HAL_ADC_Start_DMA+0x18e>
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a2c      	ldr	r2, [pc, #176]	; (8001a3c <HAL_ADC_Start_DMA+0x218>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d105      	bne.n	800199c <HAL_ADC_Start_DMA+0x178>
 8001990:	4b25      	ldr	r3, [pc, #148]	; (8001a28 <HAL_ADC_Start_DMA+0x204>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f003 031f 	and.w	r3, r3, #31
 8001998:	2b00      	cmp	r3, #0
 800199a:	d00a      	beq.n	80019b2 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a27      	ldr	r2, [pc, #156]	; (8001a40 <HAL_ADC_Start_DMA+0x21c>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d136      	bne.n	8001a14 <HAL_ADC_Start_DMA+0x1f0>
 80019a6:	4b20      	ldr	r3, [pc, #128]	; (8001a28 <HAL_ADC_Start_DMA+0x204>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	f003 0310 	and.w	r3, r3, #16
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d130      	bne.n	8001a14 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d129      	bne.n	8001a14 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	e020      	b.n	8001a14 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a18      	ldr	r2, [pc, #96]	; (8001a38 <HAL_ADC_Start_DMA+0x214>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d11b      	bne.n	8001a14 <HAL_ADC_Start_DMA+0x1f0>
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d114      	bne.n	8001a14 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	689a      	ldr	r2, [r3, #8]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80019f8:	609a      	str	r2, [r3, #8]
 80019fa:	e00b      	b.n	8001a14 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a00:	f043 0210 	orr.w	r2, r3, #16
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0c:	f043 0201 	orr.w	r2, r3, #1
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3718      	adds	r7, #24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000004 	.word	0x20000004
 8001a24:	431bde83 	.word	0x431bde83
 8001a28:	40012300 	.word	0x40012300
 8001a2c:	08001f69 	.word	0x08001f69
 8001a30:	08002023 	.word	0x08002023
 8001a34:	0800203f 	.word	0x0800203f
 8001a38:	40012000 	.word	0x40012000
 8001a3c:	40012100 	.word	0x40012100
 8001a40:	40012200 	.word	0x40012200

08001a44 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d101      	bne.n	8001a5e <HAL_ADC_Stop_DMA+0x1a>
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	e048      	b.n	8001af0 <HAL_ADC_Stop_DMA+0xac>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2201      	movs	r2, #1
 8001a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	689a      	ldr	r2, [r3, #8]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f022 0201 	bic.w	r2, r2, #1
 8001a74:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d130      	bne.n	8001ae6 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	689a      	ldr	r2, [r3, #8]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a92:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d10f      	bne.n	8001ac2 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f000 fcf8 	bl	800249c <HAL_DMA_Abort>
 8001aac:	4603      	mov	r3, r0
 8001aae:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8001ab0:	7bfb      	ldrb	r3, [r7, #15]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d005      	beq.n	8001ac2 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	685a      	ldr	r2, [r3, #4]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8001ad0:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ada:	f023 0301 	bic.w	r3, r3, #1
 8001ade:	f043 0201 	orr.w	r2, r3, #1
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001aee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3710      	adds	r7, #16
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001b00:	bf00      	nop
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b085      	sub	sp, #20
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001b16:	2300      	movs	r3, #0
 8001b18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d101      	bne.n	8001b28 <HAL_ADC_ConfigChannel+0x1c>
 8001b24:	2302      	movs	r3, #2
 8001b26:	e113      	b.n	8001d50 <HAL_ADC_ConfigChannel+0x244>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2b09      	cmp	r3, #9
 8001b36:	d925      	bls.n	8001b84 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	68d9      	ldr	r1, [r3, #12]
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	461a      	mov	r2, r3
 8001b46:	4613      	mov	r3, r2
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	4413      	add	r3, r2
 8001b4c:	3b1e      	subs	r3, #30
 8001b4e:	2207      	movs	r2, #7
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	43da      	mvns	r2, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	400a      	ands	r2, r1
 8001b5c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	68d9      	ldr	r1, [r3, #12]
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	689a      	ldr	r2, [r3, #8]
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	4618      	mov	r0, r3
 8001b70:	4603      	mov	r3, r0
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	4403      	add	r3, r0
 8001b76:	3b1e      	subs	r3, #30
 8001b78:	409a      	lsls	r2, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	60da      	str	r2, [r3, #12]
 8001b82:	e022      	b.n	8001bca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	6919      	ldr	r1, [r3, #16]
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	461a      	mov	r2, r3
 8001b92:	4613      	mov	r3, r2
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	4413      	add	r3, r2
 8001b98:	2207      	movs	r2, #7
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	43da      	mvns	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	400a      	ands	r2, r1
 8001ba6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	6919      	ldr	r1, [r3, #16]
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	689a      	ldr	r2, [r3, #8]
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	4618      	mov	r0, r3
 8001bba:	4603      	mov	r3, r0
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	4403      	add	r3, r0
 8001bc0:	409a      	lsls	r2, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	430a      	orrs	r2, r1
 8001bc8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	2b06      	cmp	r3, #6
 8001bd0:	d824      	bhi.n	8001c1c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	685a      	ldr	r2, [r3, #4]
 8001bdc:	4613      	mov	r3, r2
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	4413      	add	r3, r2
 8001be2:	3b05      	subs	r3, #5
 8001be4:	221f      	movs	r2, #31
 8001be6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bea:	43da      	mvns	r2, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	400a      	ands	r2, r1
 8001bf2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	4618      	mov	r0, r3
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	685a      	ldr	r2, [r3, #4]
 8001c06:	4613      	mov	r3, r2
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	4413      	add	r3, r2
 8001c0c:	3b05      	subs	r3, #5
 8001c0e:	fa00 f203 	lsl.w	r2, r0, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	430a      	orrs	r2, r1
 8001c18:	635a      	str	r2, [r3, #52]	; 0x34
 8001c1a:	e04c      	b.n	8001cb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	2b0c      	cmp	r3, #12
 8001c22:	d824      	bhi.n	8001c6e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	685a      	ldr	r2, [r3, #4]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	4413      	add	r3, r2
 8001c34:	3b23      	subs	r3, #35	; 0x23
 8001c36:	221f      	movs	r2, #31
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	43da      	mvns	r2, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	400a      	ands	r2, r1
 8001c44:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	4618      	mov	r0, r3
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	3b23      	subs	r3, #35	; 0x23
 8001c60:	fa00 f203 	lsl.w	r2, r0, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	430a      	orrs	r2, r1
 8001c6a:	631a      	str	r2, [r3, #48]	; 0x30
 8001c6c:	e023      	b.n	8001cb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685a      	ldr	r2, [r3, #4]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	4413      	add	r3, r2
 8001c7e:	3b41      	subs	r3, #65	; 0x41
 8001c80:	221f      	movs	r2, #31
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	43da      	mvns	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	400a      	ands	r2, r1
 8001c8e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685a      	ldr	r2, [r3, #4]
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	4413      	add	r3, r2
 8001ca8:	3b41      	subs	r3, #65	; 0x41
 8001caa:	fa00 f203 	lsl.w	r2, r0, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001cb6:	4b29      	ldr	r3, [pc, #164]	; (8001d5c <HAL_ADC_ConfigChannel+0x250>)
 8001cb8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a28      	ldr	r2, [pc, #160]	; (8001d60 <HAL_ADC_ConfigChannel+0x254>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d10f      	bne.n	8001ce4 <HAL_ADC_ConfigChannel+0x1d8>
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2b12      	cmp	r3, #18
 8001cca:	d10b      	bne.n	8001ce4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a1d      	ldr	r2, [pc, #116]	; (8001d60 <HAL_ADC_ConfigChannel+0x254>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d12b      	bne.n	8001d46 <HAL_ADC_ConfigChannel+0x23a>
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a1c      	ldr	r2, [pc, #112]	; (8001d64 <HAL_ADC_ConfigChannel+0x258>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d003      	beq.n	8001d00 <HAL_ADC_ConfigChannel+0x1f4>
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2b11      	cmp	r3, #17
 8001cfe:	d122      	bne.n	8001d46 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a11      	ldr	r2, [pc, #68]	; (8001d64 <HAL_ADC_ConfigChannel+0x258>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d111      	bne.n	8001d46 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d22:	4b11      	ldr	r3, [pc, #68]	; (8001d68 <HAL_ADC_ConfigChannel+0x25c>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a11      	ldr	r2, [pc, #68]	; (8001d6c <HAL_ADC_ConfigChannel+0x260>)
 8001d28:	fba2 2303 	umull	r2, r3, r2, r3
 8001d2c:	0c9a      	lsrs	r2, r3, #18
 8001d2e:	4613      	mov	r3, r2
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	4413      	add	r3, r2
 8001d34:	005b      	lsls	r3, r3, #1
 8001d36:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001d38:	e002      	b.n	8001d40 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	3b01      	subs	r3, #1
 8001d3e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d1f9      	bne.n	8001d3a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001d4e:	2300      	movs	r3, #0
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3714      	adds	r7, #20
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr
 8001d5c:	40012300 	.word	0x40012300
 8001d60:	40012000 	.word	0x40012000
 8001d64:	10000012 	.word	0x10000012
 8001d68:	20000004 	.word	0x20000004
 8001d6c:	431bde83 	.word	0x431bde83

08001d70 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d78:	4b79      	ldr	r3, [pc, #484]	; (8001f60 <ADC_Init+0x1f0>)
 8001d7a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	685a      	ldr	r2, [r3, #4]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	431a      	orrs	r2, r3
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001da4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	6859      	ldr	r1, [r3, #4]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	021a      	lsls	r2, r3, #8
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	430a      	orrs	r2, r1
 8001db8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	685a      	ldr	r2, [r3, #4]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001dc8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	6859      	ldr	r1, [r3, #4]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	689a      	ldr	r2, [r3, #8]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	689a      	ldr	r2, [r3, #8]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001dea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	6899      	ldr	r1, [r3, #8]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	68da      	ldr	r2, [r3, #12]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e02:	4a58      	ldr	r2, [pc, #352]	; (8001f64 <ADC_Init+0x1f4>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d022      	beq.n	8001e4e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001e16:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	6899      	ldr	r1, [r3, #8]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	430a      	orrs	r2, r1
 8001e28:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001e38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	6899      	ldr	r1, [r3, #8]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	e00f      	b.n	8001e6e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001e5c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	689a      	ldr	r2, [r3, #8]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001e6c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	689a      	ldr	r2, [r3, #8]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f022 0202 	bic.w	r2, r2, #2
 8001e7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	6899      	ldr	r1, [r3, #8]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	7e1b      	ldrb	r3, [r3, #24]
 8001e88:	005a      	lsls	r2, r3, #1
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d01b      	beq.n	8001ed4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	685a      	ldr	r2, [r3, #4]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001eaa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	685a      	ldr	r2, [r3, #4]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001eba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	6859      	ldr	r1, [r3, #4]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	035a      	lsls	r2, r3, #13
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	605a      	str	r2, [r3, #4]
 8001ed2:	e007      	b.n	8001ee4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	685a      	ldr	r2, [r3, #4]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ee2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001ef2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	69db      	ldr	r3, [r3, #28]
 8001efe:	3b01      	subs	r3, #1
 8001f00:	051a      	lsls	r2, r3, #20
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	430a      	orrs	r2, r1
 8001f08:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	689a      	ldr	r2, [r3, #8]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001f18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	6899      	ldr	r1, [r3, #8]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001f26:	025a      	lsls	r2, r3, #9
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	430a      	orrs	r2, r1
 8001f2e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	689a      	ldr	r2, [r3, #8]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f3e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	6899      	ldr	r1, [r3, #8]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	695b      	ldr	r3, [r3, #20]
 8001f4a:	029a      	lsls	r2, r3, #10
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	430a      	orrs	r2, r1
 8001f52:	609a      	str	r2, [r3, #8]
}
 8001f54:	bf00      	nop
 8001f56:	3714      	adds	r7, #20
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	40012300 	.word	0x40012300
 8001f64:	0f000001 	.word	0x0f000001

08001f68 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f74:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d13c      	bne.n	8001ffc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f86:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d12b      	bne.n	8001ff4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d127      	bne.n	8001ff4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001faa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d006      	beq.n	8001fc0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d119      	bne.n	8001ff4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f022 0220 	bic.w	r2, r2, #32
 8001fce:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d105      	bne.n	8001ff4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fec:	f043 0201 	orr.w	r2, r3, #1
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f7fe fb7f 	bl	80006f8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001ffa:	e00e      	b.n	800201a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002000:	f003 0310 	and.w	r3, r3, #16
 8002004:	2b00      	cmp	r3, #0
 8002006:	d003      	beq.n	8002010 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002008:	68f8      	ldr	r0, [r7, #12]
 800200a:	f7ff fd75 	bl	8001af8 <HAL_ADC_ErrorCallback>
}
 800200e:	e004      	b.n	800201a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	4798      	blx	r3
}
 800201a:	bf00      	nop
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b084      	sub	sp, #16
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800202e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002030:	68f8      	ldr	r0, [r7, #12]
 8002032:	f7fe fb43 	bl	80006bc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002036:	bf00      	nop
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800203e:	b580      	push	{r7, lr}
 8002040:	b084      	sub	sp, #16
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800204a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2240      	movs	r2, #64	; 0x40
 8002050:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002056:	f043 0204 	orr.w	r2, r3, #4
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	f7ff fd4a 	bl	8001af8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002064:	bf00      	nop
 8002066:	3710      	adds	r7, #16
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <__NVIC_SetPriorityGrouping>:
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f003 0307 	and.w	r3, r3, #7
 800207a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800207c:	4b0c      	ldr	r3, [pc, #48]	; (80020b0 <__NVIC_SetPriorityGrouping+0x44>)
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002082:	68ba      	ldr	r2, [r7, #8]
 8002084:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002088:	4013      	ands	r3, r2
 800208a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002094:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002098:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800209c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800209e:	4a04      	ldr	r2, [pc, #16]	; (80020b0 <__NVIC_SetPriorityGrouping+0x44>)
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	60d3      	str	r3, [r2, #12]
}
 80020a4:	bf00      	nop
 80020a6:	3714      	adds	r7, #20
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	e000ed00 	.word	0xe000ed00

080020b4 <__NVIC_GetPriorityGrouping>:
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020b8:	4b04      	ldr	r3, [pc, #16]	; (80020cc <__NVIC_GetPriorityGrouping+0x18>)
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	0a1b      	lsrs	r3, r3, #8
 80020be:	f003 0307 	and.w	r3, r3, #7
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr
 80020cc:	e000ed00 	.word	0xe000ed00

080020d0 <__NVIC_EnableIRQ>:
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	4603      	mov	r3, r0
 80020d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	db0b      	blt.n	80020fa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020e2:	79fb      	ldrb	r3, [r7, #7]
 80020e4:	f003 021f 	and.w	r2, r3, #31
 80020e8:	4907      	ldr	r1, [pc, #28]	; (8002108 <__NVIC_EnableIRQ+0x38>)
 80020ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ee:	095b      	lsrs	r3, r3, #5
 80020f0:	2001      	movs	r0, #1
 80020f2:	fa00 f202 	lsl.w	r2, r0, r2
 80020f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80020fa:	bf00      	nop
 80020fc:	370c      	adds	r7, #12
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	e000e100 	.word	0xe000e100

0800210c <__NVIC_SetPriority>:
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	6039      	str	r1, [r7, #0]
 8002116:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211c:	2b00      	cmp	r3, #0
 800211e:	db0a      	blt.n	8002136 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	b2da      	uxtb	r2, r3
 8002124:	490c      	ldr	r1, [pc, #48]	; (8002158 <__NVIC_SetPriority+0x4c>)
 8002126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212a:	0112      	lsls	r2, r2, #4
 800212c:	b2d2      	uxtb	r2, r2
 800212e:	440b      	add	r3, r1
 8002130:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002134:	e00a      	b.n	800214c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	b2da      	uxtb	r2, r3
 800213a:	4908      	ldr	r1, [pc, #32]	; (800215c <__NVIC_SetPriority+0x50>)
 800213c:	79fb      	ldrb	r3, [r7, #7]
 800213e:	f003 030f 	and.w	r3, r3, #15
 8002142:	3b04      	subs	r3, #4
 8002144:	0112      	lsls	r2, r2, #4
 8002146:	b2d2      	uxtb	r2, r2
 8002148:	440b      	add	r3, r1
 800214a:	761a      	strb	r2, [r3, #24]
}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr
 8002158:	e000e100 	.word	0xe000e100
 800215c:	e000ed00 	.word	0xe000ed00

08002160 <NVIC_EncodePriority>:
{
 8002160:	b480      	push	{r7}
 8002162:	b089      	sub	sp, #36	; 0x24
 8002164:	af00      	add	r7, sp, #0
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f003 0307 	and.w	r3, r3, #7
 8002172:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	f1c3 0307 	rsb	r3, r3, #7
 800217a:	2b04      	cmp	r3, #4
 800217c:	bf28      	it	cs
 800217e:	2304      	movcs	r3, #4
 8002180:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	3304      	adds	r3, #4
 8002186:	2b06      	cmp	r3, #6
 8002188:	d902      	bls.n	8002190 <NVIC_EncodePriority+0x30>
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	3b03      	subs	r3, #3
 800218e:	e000      	b.n	8002192 <NVIC_EncodePriority+0x32>
 8002190:	2300      	movs	r3, #0
 8002192:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002194:	f04f 32ff 	mov.w	r2, #4294967295
 8002198:	69bb      	ldr	r3, [r7, #24]
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	43da      	mvns	r2, r3
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	401a      	ands	r2, r3
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021a8:	f04f 31ff 	mov.w	r1, #4294967295
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	fa01 f303 	lsl.w	r3, r1, r3
 80021b2:	43d9      	mvns	r1, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b8:	4313      	orrs	r3, r2
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3724      	adds	r7, #36	; 0x24
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
	...

080021c8 <SysTick_Config>:
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3b01      	subs	r3, #1
 80021d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021d8:	d301      	bcc.n	80021de <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80021da:	2301      	movs	r3, #1
 80021dc:	e00f      	b.n	80021fe <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021de:	4a0a      	ldr	r2, [pc, #40]	; (8002208 <SysTick_Config+0x40>)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	3b01      	subs	r3, #1
 80021e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021e6:	210f      	movs	r1, #15
 80021e8:	f04f 30ff 	mov.w	r0, #4294967295
 80021ec:	f7ff ff8e 	bl	800210c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021f0:	4b05      	ldr	r3, [pc, #20]	; (8002208 <SysTick_Config+0x40>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021f6:	4b04      	ldr	r3, [pc, #16]	; (8002208 <SysTick_Config+0x40>)
 80021f8:	2207      	movs	r2, #7
 80021fa:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	e000e010 	.word	0xe000e010

0800220c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f7ff ff29 	bl	800206c <__NVIC_SetPriorityGrouping>
}
 800221a:	bf00      	nop
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002222:	b580      	push	{r7, lr}
 8002224:	b086      	sub	sp, #24
 8002226:	af00      	add	r7, sp, #0
 8002228:	4603      	mov	r3, r0
 800222a:	60b9      	str	r1, [r7, #8]
 800222c:	607a      	str	r2, [r7, #4]
 800222e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002230:	2300      	movs	r3, #0
 8002232:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002234:	f7ff ff3e 	bl	80020b4 <__NVIC_GetPriorityGrouping>
 8002238:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	68b9      	ldr	r1, [r7, #8]
 800223e:	6978      	ldr	r0, [r7, #20]
 8002240:	f7ff ff8e 	bl	8002160 <NVIC_EncodePriority>
 8002244:	4602      	mov	r2, r0
 8002246:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800224a:	4611      	mov	r1, r2
 800224c:	4618      	mov	r0, r3
 800224e:	f7ff ff5d 	bl	800210c <__NVIC_SetPriority>
}
 8002252:	bf00      	nop
 8002254:	3718      	adds	r7, #24
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	b082      	sub	sp, #8
 800225e:	af00      	add	r7, sp, #0
 8002260:	4603      	mov	r3, r0
 8002262:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff ff31 	bl	80020d0 <__NVIC_EnableIRQ>
}
 800226e:	bf00      	nop
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b082      	sub	sp, #8
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f7ff ffa2 	bl	80021c8 <SysTick_Config>
 8002284:	4603      	mov	r3, r0
}
 8002286:	4618      	mov	r0, r3
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
	...

08002290 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002298:	2300      	movs	r3, #0
 800229a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800229c:	f7ff fa4e 	bl	800173c <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d101      	bne.n	80022ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e099      	b.n	80023e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2202      	movs	r2, #2
 80022b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f022 0201 	bic.w	r2, r2, #1
 80022ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022cc:	e00f      	b.n	80022ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022ce:	f7ff fa35 	bl	800173c <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b05      	cmp	r3, #5
 80022da:	d908      	bls.n	80022ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2220      	movs	r2, #32
 80022e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2203      	movs	r2, #3
 80022e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e078      	b.n	80023e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d1e8      	bne.n	80022ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002304:	697a      	ldr	r2, [r7, #20]
 8002306:	4b38      	ldr	r3, [pc, #224]	; (80023e8 <HAL_DMA_Init+0x158>)
 8002308:	4013      	ands	r3, r2
 800230a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800231a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	691b      	ldr	r3, [r3, #16]
 8002320:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002326:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002332:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a1b      	ldr	r3, [r3, #32]
 8002338:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800233a:	697a      	ldr	r2, [r7, #20]
 800233c:	4313      	orrs	r3, r2
 800233e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002344:	2b04      	cmp	r3, #4
 8002346:	d107      	bne.n	8002358 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002350:	4313      	orrs	r3, r2
 8002352:	697a      	ldr	r2, [r7, #20]
 8002354:	4313      	orrs	r3, r2
 8002356:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	697a      	ldr	r2, [r7, #20]
 800235e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	695b      	ldr	r3, [r3, #20]
 8002366:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	f023 0307 	bic.w	r3, r3, #7
 800236e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002374:	697a      	ldr	r2, [r7, #20]
 8002376:	4313      	orrs	r3, r2
 8002378:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800237e:	2b04      	cmp	r3, #4
 8002380:	d117      	bne.n	80023b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002386:	697a      	ldr	r2, [r7, #20]
 8002388:	4313      	orrs	r3, r2
 800238a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002390:	2b00      	cmp	r3, #0
 8002392:	d00e      	beq.n	80023b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f000 fb01 	bl	800299c <DMA_CheckFifoParam>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d008      	beq.n	80023b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2240      	movs	r2, #64	; 0x40
 80023a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2201      	movs	r2, #1
 80023aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80023ae:	2301      	movs	r3, #1
 80023b0:	e016      	b.n	80023e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	697a      	ldr	r2, [r7, #20]
 80023b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f000 fab8 	bl	8002930 <DMA_CalcBaseAndBitshift>
 80023c0:	4603      	mov	r3, r0
 80023c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023c8:	223f      	movs	r2, #63	; 0x3f
 80023ca:	409a      	lsls	r2, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2201      	movs	r2, #1
 80023da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3718      	adds	r7, #24
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	f010803f 	.word	0xf010803f

080023ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
 80023f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023fa:	2300      	movs	r3, #0
 80023fc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002402:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800240a:	2b01      	cmp	r3, #1
 800240c:	d101      	bne.n	8002412 <HAL_DMA_Start_IT+0x26>
 800240e:	2302      	movs	r3, #2
 8002410:	e040      	b.n	8002494 <HAL_DMA_Start_IT+0xa8>
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002420:	b2db      	uxtb	r3, r3
 8002422:	2b01      	cmp	r3, #1
 8002424:	d12f      	bne.n	8002486 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2202      	movs	r2, #2
 800242a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2200      	movs	r2, #0
 8002432:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	68b9      	ldr	r1, [r7, #8]
 800243a:	68f8      	ldr	r0, [r7, #12]
 800243c:	f000 fa4a 	bl	80028d4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002444:	223f      	movs	r2, #63	; 0x3f
 8002446:	409a      	lsls	r2, r3
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f042 0216 	orr.w	r2, r2, #22
 800245a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002460:	2b00      	cmp	r3, #0
 8002462:	d007      	beq.n	8002474 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f042 0208 	orr.w	r2, r2, #8
 8002472:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f042 0201 	orr.w	r2, r2, #1
 8002482:	601a      	str	r2, [r3, #0]
 8002484:	e005      	b.n	8002492 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2200      	movs	r2, #0
 800248a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800248e:	2302      	movs	r3, #2
 8002490:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002492:	7dfb      	ldrb	r3, [r7, #23]
}
 8002494:	4618      	mov	r0, r3
 8002496:	3718      	adds	r7, #24
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024a8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80024aa:	f7ff f947 	bl	800173c <HAL_GetTick>
 80024ae:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d008      	beq.n	80024ce <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2280      	movs	r2, #128	; 0x80
 80024c0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e052      	b.n	8002574 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f022 0216 	bic.w	r2, r2, #22
 80024dc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	695a      	ldr	r2, [r3, #20]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80024ec:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d103      	bne.n	80024fe <HAL_DMA_Abort+0x62>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d007      	beq.n	800250e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f022 0208 	bic.w	r2, r2, #8
 800250c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f022 0201 	bic.w	r2, r2, #1
 800251c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800251e:	e013      	b.n	8002548 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002520:	f7ff f90c 	bl	800173c <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	2b05      	cmp	r3, #5
 800252c:	d90c      	bls.n	8002548 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2220      	movs	r2, #32
 8002532:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2203      	movs	r2, #3
 8002538:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e015      	b.n	8002574 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b00      	cmp	r3, #0
 8002554:	d1e4      	bne.n	8002520 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800255a:	223f      	movs	r2, #63	; 0x3f
 800255c:	409a      	lsls	r2, r3
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2201      	movs	r2, #1
 8002566:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002572:	2300      	movs	r3, #0
}
 8002574:	4618      	mov	r0, r3
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800258a:	b2db      	uxtb	r3, r3
 800258c:	2b02      	cmp	r3, #2
 800258e:	d004      	beq.n	800259a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2280      	movs	r2, #128	; 0x80
 8002594:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e00c      	b.n	80025b4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2205      	movs	r2, #5
 800259e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f022 0201 	bic.w	r2, r2, #1
 80025b0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80025cc:	4b8e      	ldr	r3, [pc, #568]	; (8002808 <HAL_DMA_IRQHandler+0x248>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a8e      	ldr	r2, [pc, #568]	; (800280c <HAL_DMA_IRQHandler+0x24c>)
 80025d2:	fba2 2303 	umull	r2, r3, r2, r3
 80025d6:	0a9b      	lsrs	r3, r3, #10
 80025d8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025de:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025ea:	2208      	movs	r2, #8
 80025ec:	409a      	lsls	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d01a      	beq.n	800262c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0304 	and.w	r3, r3, #4
 8002600:	2b00      	cmp	r3, #0
 8002602:	d013      	beq.n	800262c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f022 0204 	bic.w	r2, r2, #4
 8002612:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002618:	2208      	movs	r2, #8
 800261a:	409a      	lsls	r2, r3
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002624:	f043 0201 	orr.w	r2, r3, #1
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002630:	2201      	movs	r2, #1
 8002632:	409a      	lsls	r2, r3
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	4013      	ands	r3, r2
 8002638:	2b00      	cmp	r3, #0
 800263a:	d012      	beq.n	8002662 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	695b      	ldr	r3, [r3, #20]
 8002642:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002646:	2b00      	cmp	r3, #0
 8002648:	d00b      	beq.n	8002662 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800264e:	2201      	movs	r2, #1
 8002650:	409a      	lsls	r2, r3
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800265a:	f043 0202 	orr.w	r2, r3, #2
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002666:	2204      	movs	r2, #4
 8002668:	409a      	lsls	r2, r3
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	4013      	ands	r3, r2
 800266e:	2b00      	cmp	r3, #0
 8002670:	d012      	beq.n	8002698 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0302 	and.w	r3, r3, #2
 800267c:	2b00      	cmp	r3, #0
 800267e:	d00b      	beq.n	8002698 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002684:	2204      	movs	r2, #4
 8002686:	409a      	lsls	r2, r3
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002690:	f043 0204 	orr.w	r2, r3, #4
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800269c:	2210      	movs	r2, #16
 800269e:	409a      	lsls	r2, r3
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	4013      	ands	r3, r2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d043      	beq.n	8002730 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0308 	and.w	r3, r3, #8
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d03c      	beq.n	8002730 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026ba:	2210      	movs	r2, #16
 80026bc:	409a      	lsls	r2, r3
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d018      	beq.n	8002702 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d108      	bne.n	80026f0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d024      	beq.n	8002730 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	4798      	blx	r3
 80026ee:	e01f      	b.n	8002730 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d01b      	beq.n	8002730 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	4798      	blx	r3
 8002700:	e016      	b.n	8002730 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800270c:	2b00      	cmp	r3, #0
 800270e:	d107      	bne.n	8002720 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 0208 	bic.w	r2, r2, #8
 800271e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002724:	2b00      	cmp	r3, #0
 8002726:	d003      	beq.n	8002730 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002734:	2220      	movs	r2, #32
 8002736:	409a      	lsls	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	4013      	ands	r3, r2
 800273c:	2b00      	cmp	r3, #0
 800273e:	f000 808f 	beq.w	8002860 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0310 	and.w	r3, r3, #16
 800274c:	2b00      	cmp	r3, #0
 800274e:	f000 8087 	beq.w	8002860 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002756:	2220      	movs	r2, #32
 8002758:	409a      	lsls	r2, r3
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b05      	cmp	r3, #5
 8002768:	d136      	bne.n	80027d8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f022 0216 	bic.w	r2, r2, #22
 8002778:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	695a      	ldr	r2, [r3, #20]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002788:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	2b00      	cmp	r3, #0
 8002790:	d103      	bne.n	800279a <HAL_DMA_IRQHandler+0x1da>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002796:	2b00      	cmp	r3, #0
 8002798:	d007      	beq.n	80027aa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f022 0208 	bic.w	r2, r2, #8
 80027a8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ae:	223f      	movs	r2, #63	; 0x3f
 80027b0:	409a      	lsls	r2, r3
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2201      	movs	r2, #1
 80027ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d07e      	beq.n	80028cc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	4798      	blx	r3
        }
        return;
 80027d6:	e079      	b.n	80028cc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d01d      	beq.n	8002822 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d10d      	bne.n	8002810 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d031      	beq.n	8002860 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	4798      	blx	r3
 8002804:	e02c      	b.n	8002860 <HAL_DMA_IRQHandler+0x2a0>
 8002806:	bf00      	nop
 8002808:	20000004 	.word	0x20000004
 800280c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002814:	2b00      	cmp	r3, #0
 8002816:	d023      	beq.n	8002860 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	4798      	blx	r3
 8002820:	e01e      	b.n	8002860 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800282c:	2b00      	cmp	r3, #0
 800282e:	d10f      	bne.n	8002850 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f022 0210 	bic.w	r2, r2, #16
 800283e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002854:	2b00      	cmp	r3, #0
 8002856:	d003      	beq.n	8002860 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002864:	2b00      	cmp	r3, #0
 8002866:	d032      	beq.n	80028ce <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800286c:	f003 0301 	and.w	r3, r3, #1
 8002870:	2b00      	cmp	r3, #0
 8002872:	d022      	beq.n	80028ba <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2205      	movs	r2, #5
 8002878:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0201 	bic.w	r2, r2, #1
 800288a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	3301      	adds	r3, #1
 8002890:	60bb      	str	r3, [r7, #8]
 8002892:	697a      	ldr	r2, [r7, #20]
 8002894:	429a      	cmp	r2, r3
 8002896:	d307      	bcc.n	80028a8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1f2      	bne.n	800288c <HAL_DMA_IRQHandler+0x2cc>
 80028a6:	e000      	b.n	80028aa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80028a8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2201      	movs	r2, #1
 80028ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d005      	beq.n	80028ce <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	4798      	blx	r3
 80028ca:	e000      	b.n	80028ce <HAL_DMA_IRQHandler+0x30e>
        return;
 80028cc:	bf00      	nop
    }
  }
}
 80028ce:	3718      	adds	r7, #24
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
 80028e0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80028f0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	2b40      	cmp	r3, #64	; 0x40
 8002900:	d108      	bne.n	8002914 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	68ba      	ldr	r2, [r7, #8]
 8002910:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002912:	e007      	b.n	8002924 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	68ba      	ldr	r2, [r7, #8]
 800291a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	60da      	str	r2, [r3, #12]
}
 8002924:	bf00      	nop
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	b2db      	uxtb	r3, r3
 800293e:	3b10      	subs	r3, #16
 8002940:	4a14      	ldr	r2, [pc, #80]	; (8002994 <DMA_CalcBaseAndBitshift+0x64>)
 8002942:	fba2 2303 	umull	r2, r3, r2, r3
 8002946:	091b      	lsrs	r3, r3, #4
 8002948:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800294a:	4a13      	ldr	r2, [pc, #76]	; (8002998 <DMA_CalcBaseAndBitshift+0x68>)
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	4413      	add	r3, r2
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	461a      	mov	r2, r3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2b03      	cmp	r3, #3
 800295c:	d909      	bls.n	8002972 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002966:	f023 0303 	bic.w	r3, r3, #3
 800296a:	1d1a      	adds	r2, r3, #4
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	659a      	str	r2, [r3, #88]	; 0x58
 8002970:	e007      	b.n	8002982 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800297a:	f023 0303 	bic.w	r3, r3, #3
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002986:	4618      	mov	r0, r3
 8002988:	3714      	adds	r7, #20
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	aaaaaaab 	.word	0xaaaaaaab
 8002998:	0800b36c 	.word	0x0800b36c

0800299c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800299c:	b480      	push	{r7}
 800299e:	b085      	sub	sp, #20
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029a4:	2300      	movs	r3, #0
 80029a6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d11f      	bne.n	80029f6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	2b03      	cmp	r3, #3
 80029ba:	d856      	bhi.n	8002a6a <DMA_CheckFifoParam+0xce>
 80029bc:	a201      	add	r2, pc, #4	; (adr r2, 80029c4 <DMA_CheckFifoParam+0x28>)
 80029be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029c2:	bf00      	nop
 80029c4:	080029d5 	.word	0x080029d5
 80029c8:	080029e7 	.word	0x080029e7
 80029cc:	080029d5 	.word	0x080029d5
 80029d0:	08002a6b 	.word	0x08002a6b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d046      	beq.n	8002a6e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029e4:	e043      	b.n	8002a6e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80029ee:	d140      	bne.n	8002a72 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029f4:	e03d      	b.n	8002a72 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	699b      	ldr	r3, [r3, #24]
 80029fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029fe:	d121      	bne.n	8002a44 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	2b03      	cmp	r3, #3
 8002a04:	d837      	bhi.n	8002a76 <DMA_CheckFifoParam+0xda>
 8002a06:	a201      	add	r2, pc, #4	; (adr r2, 8002a0c <DMA_CheckFifoParam+0x70>)
 8002a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a0c:	08002a1d 	.word	0x08002a1d
 8002a10:	08002a23 	.word	0x08002a23
 8002a14:	08002a1d 	.word	0x08002a1d
 8002a18:	08002a35 	.word	0x08002a35
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	73fb      	strb	r3, [r7, #15]
      break;
 8002a20:	e030      	b.n	8002a84 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d025      	beq.n	8002a7a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a32:	e022      	b.n	8002a7a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a38:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a3c:	d11f      	bne.n	8002a7e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002a42:	e01c      	b.n	8002a7e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d903      	bls.n	8002a52 <DMA_CheckFifoParam+0xb6>
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	2b03      	cmp	r3, #3
 8002a4e:	d003      	beq.n	8002a58 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002a50:	e018      	b.n	8002a84 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	73fb      	strb	r3, [r7, #15]
      break;
 8002a56:	e015      	b.n	8002a84 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d00e      	beq.n	8002a82 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	73fb      	strb	r3, [r7, #15]
      break;
 8002a68:	e00b      	b.n	8002a82 <DMA_CheckFifoParam+0xe6>
      break;
 8002a6a:	bf00      	nop
 8002a6c:	e00a      	b.n	8002a84 <DMA_CheckFifoParam+0xe8>
      break;
 8002a6e:	bf00      	nop
 8002a70:	e008      	b.n	8002a84 <DMA_CheckFifoParam+0xe8>
      break;
 8002a72:	bf00      	nop
 8002a74:	e006      	b.n	8002a84 <DMA_CheckFifoParam+0xe8>
      break;
 8002a76:	bf00      	nop
 8002a78:	e004      	b.n	8002a84 <DMA_CheckFifoParam+0xe8>
      break;
 8002a7a:	bf00      	nop
 8002a7c:	e002      	b.n	8002a84 <DMA_CheckFifoParam+0xe8>
      break;   
 8002a7e:	bf00      	nop
 8002a80:	e000      	b.n	8002a84 <DMA_CheckFifoParam+0xe8>
      break;
 8002a82:	bf00      	nop
    }
  } 
  
  return status; 
 8002a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3714      	adds	r7, #20
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop

08002a94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b089      	sub	sp, #36	; 0x24
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61fb      	str	r3, [r7, #28]
 8002aae:	e165      	b.n	8002d7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	f040 8154 	bne.w	8002d76 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f003 0303 	and.w	r3, r3, #3
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d005      	beq.n	8002ae6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d130      	bne.n	8002b48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	2203      	movs	r2, #3
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	43db      	mvns	r3, r3
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	4013      	ands	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	68da      	ldr	r2, [r3, #12]
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	fa02 f303 	lsl.w	r3, r2, r3
 8002b24:	43db      	mvns	r3, r3
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4013      	ands	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	091b      	lsrs	r3, r3, #4
 8002b32:	f003 0201 	and.w	r2, r3, #1
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f003 0303 	and.w	r3, r3, #3
 8002b50:	2b03      	cmp	r3, #3
 8002b52:	d017      	beq.n	8002b84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	2203      	movs	r2, #3
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	43db      	mvns	r3, r3
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f003 0303 	and.w	r3, r3, #3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d123      	bne.n	8002bd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	08da      	lsrs	r2, r3, #3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	3208      	adds	r2, #8
 8002b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	f003 0307 	and.w	r3, r3, #7
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	220f      	movs	r2, #15
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	691a      	ldr	r2, [r3, #16]
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	08da      	lsrs	r2, r3, #3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	3208      	adds	r2, #8
 8002bd2:	69b9      	ldr	r1, [r7, #24]
 8002bd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	2203      	movs	r2, #3
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	43db      	mvns	r3, r3
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	4013      	ands	r3, r2
 8002bee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f003 0203 	and.w	r2, r3, #3
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f000 80ae 	beq.w	8002d76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60fb      	str	r3, [r7, #12]
 8002c1e:	4b5d      	ldr	r3, [pc, #372]	; (8002d94 <HAL_GPIO_Init+0x300>)
 8002c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c22:	4a5c      	ldr	r2, [pc, #368]	; (8002d94 <HAL_GPIO_Init+0x300>)
 8002c24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c28:	6453      	str	r3, [r2, #68]	; 0x44
 8002c2a:	4b5a      	ldr	r3, [pc, #360]	; (8002d94 <HAL_GPIO_Init+0x300>)
 8002c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c32:	60fb      	str	r3, [r7, #12]
 8002c34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c36:	4a58      	ldr	r2, [pc, #352]	; (8002d98 <HAL_GPIO_Init+0x304>)
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	089b      	lsrs	r3, r3, #2
 8002c3c:	3302      	adds	r3, #2
 8002c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f003 0303 	and.w	r3, r3, #3
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	220f      	movs	r2, #15
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	43db      	mvns	r3, r3
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	4013      	ands	r3, r2
 8002c58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a4f      	ldr	r2, [pc, #316]	; (8002d9c <HAL_GPIO_Init+0x308>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d025      	beq.n	8002cae <HAL_GPIO_Init+0x21a>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a4e      	ldr	r2, [pc, #312]	; (8002da0 <HAL_GPIO_Init+0x30c>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d01f      	beq.n	8002caa <HAL_GPIO_Init+0x216>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a4d      	ldr	r2, [pc, #308]	; (8002da4 <HAL_GPIO_Init+0x310>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d019      	beq.n	8002ca6 <HAL_GPIO_Init+0x212>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a4c      	ldr	r2, [pc, #304]	; (8002da8 <HAL_GPIO_Init+0x314>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d013      	beq.n	8002ca2 <HAL_GPIO_Init+0x20e>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a4b      	ldr	r2, [pc, #300]	; (8002dac <HAL_GPIO_Init+0x318>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d00d      	beq.n	8002c9e <HAL_GPIO_Init+0x20a>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a4a      	ldr	r2, [pc, #296]	; (8002db0 <HAL_GPIO_Init+0x31c>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d007      	beq.n	8002c9a <HAL_GPIO_Init+0x206>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a49      	ldr	r2, [pc, #292]	; (8002db4 <HAL_GPIO_Init+0x320>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d101      	bne.n	8002c96 <HAL_GPIO_Init+0x202>
 8002c92:	2306      	movs	r3, #6
 8002c94:	e00c      	b.n	8002cb0 <HAL_GPIO_Init+0x21c>
 8002c96:	2307      	movs	r3, #7
 8002c98:	e00a      	b.n	8002cb0 <HAL_GPIO_Init+0x21c>
 8002c9a:	2305      	movs	r3, #5
 8002c9c:	e008      	b.n	8002cb0 <HAL_GPIO_Init+0x21c>
 8002c9e:	2304      	movs	r3, #4
 8002ca0:	e006      	b.n	8002cb0 <HAL_GPIO_Init+0x21c>
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e004      	b.n	8002cb0 <HAL_GPIO_Init+0x21c>
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	e002      	b.n	8002cb0 <HAL_GPIO_Init+0x21c>
 8002caa:	2301      	movs	r3, #1
 8002cac:	e000      	b.n	8002cb0 <HAL_GPIO_Init+0x21c>
 8002cae:	2300      	movs	r3, #0
 8002cb0:	69fa      	ldr	r2, [r7, #28]
 8002cb2:	f002 0203 	and.w	r2, r2, #3
 8002cb6:	0092      	lsls	r2, r2, #2
 8002cb8:	4093      	lsls	r3, r2
 8002cba:	69ba      	ldr	r2, [r7, #24]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cc0:	4935      	ldr	r1, [pc, #212]	; (8002d98 <HAL_GPIO_Init+0x304>)
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	089b      	lsrs	r3, r3, #2
 8002cc6:	3302      	adds	r3, #2
 8002cc8:	69ba      	ldr	r2, [r7, #24]
 8002cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cce:	4b3a      	ldr	r3, [pc, #232]	; (8002db8 <HAL_GPIO_Init+0x324>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d003      	beq.n	8002cf2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cf2:	4a31      	ldr	r2, [pc, #196]	; (8002db8 <HAL_GPIO_Init+0x324>)
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cf8:	4b2f      	ldr	r3, [pc, #188]	; (8002db8 <HAL_GPIO_Init+0x324>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	43db      	mvns	r3, r3
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	4013      	ands	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d003      	beq.n	8002d1c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d1c:	4a26      	ldr	r2, [pc, #152]	; (8002db8 <HAL_GPIO_Init+0x324>)
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d22:	4b25      	ldr	r3, [pc, #148]	; (8002db8 <HAL_GPIO_Init+0x324>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	43db      	mvns	r3, r3
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002d3e:	69ba      	ldr	r2, [r7, #24]
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d46:	4a1c      	ldr	r2, [pc, #112]	; (8002db8 <HAL_GPIO_Init+0x324>)
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d4c:	4b1a      	ldr	r3, [pc, #104]	; (8002db8 <HAL_GPIO_Init+0x324>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	43db      	mvns	r3, r3
 8002d56:	69ba      	ldr	r2, [r7, #24]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d003      	beq.n	8002d70 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d70:	4a11      	ldr	r2, [pc, #68]	; (8002db8 <HAL_GPIO_Init+0x324>)
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	3301      	adds	r3, #1
 8002d7a:	61fb      	str	r3, [r7, #28]
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	2b0f      	cmp	r3, #15
 8002d80:	f67f ae96 	bls.w	8002ab0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d84:	bf00      	nop
 8002d86:	bf00      	nop
 8002d88:	3724      	adds	r7, #36	; 0x24
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	40023800 	.word	0x40023800
 8002d98:	40013800 	.word	0x40013800
 8002d9c:	40020000 	.word	0x40020000
 8002da0:	40020400 	.word	0x40020400
 8002da4:	40020800 	.word	0x40020800
 8002da8:	40020c00 	.word	0x40020c00
 8002dac:	40021000 	.word	0x40021000
 8002db0:	40021400 	.word	0x40021400
 8002db4:	40021800 	.word	0x40021800
 8002db8:	40013c00 	.word	0x40013c00

08002dbc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	691a      	ldr	r2, [r3, #16]
 8002dcc:	887b      	ldrh	r3, [r7, #2]
 8002dce:	4013      	ands	r3, r2
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d002      	beq.n	8002dda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	73fb      	strb	r3, [r7, #15]
 8002dd8:	e001      	b.n	8002dde <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3714      	adds	r7, #20
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	460b      	mov	r3, r1
 8002df6:	807b      	strh	r3, [r7, #2]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dfc:	787b      	ldrb	r3, [r7, #1]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d003      	beq.n	8002e0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e02:	887a      	ldrh	r2, [r7, #2]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e08:	e003      	b.n	8002e12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e0a:	887b      	ldrh	r3, [r7, #2]
 8002e0c:	041a      	lsls	r2, r3, #16
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	619a      	str	r2, [r3, #24]
}
 8002e12:	bf00      	nop
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
	...

08002e20 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002e26:	2300      	movs	r3, #0
 8002e28:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	603b      	str	r3, [r7, #0]
 8002e2e:	4b20      	ldr	r3, [pc, #128]	; (8002eb0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	4a1f      	ldr	r2, [pc, #124]	; (8002eb0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e38:	6413      	str	r3, [r2, #64]	; 0x40
 8002e3a:	4b1d      	ldr	r3, [pc, #116]	; (8002eb0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e42:	603b      	str	r3, [r7, #0]
 8002e44:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002e46:	4b1b      	ldr	r3, [pc, #108]	; (8002eb4 <HAL_PWREx_EnableOverDrive+0x94>)
 8002e48:	2201      	movs	r2, #1
 8002e4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e4c:	f7fe fc76 	bl	800173c <HAL_GetTick>
 8002e50:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002e52:	e009      	b.n	8002e68 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e54:	f7fe fc72 	bl	800173c <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e62:	d901      	bls.n	8002e68 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e01f      	b.n	8002ea8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002e68:	4b13      	ldr	r3, [pc, #76]	; (8002eb8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e74:	d1ee      	bne.n	8002e54 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002e76:	4b11      	ldr	r3, [pc, #68]	; (8002ebc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e78:	2201      	movs	r2, #1
 8002e7a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e7c:	f7fe fc5e 	bl	800173c <HAL_GetTick>
 8002e80:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e82:	e009      	b.n	8002e98 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e84:	f7fe fc5a 	bl	800173c <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e92:	d901      	bls.n	8002e98 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e007      	b.n	8002ea8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e98:	4b07      	ldr	r3, [pc, #28]	; (8002eb8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ea0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ea4:	d1ee      	bne.n	8002e84 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002ea6:	2300      	movs	r3, #0
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3708      	adds	r7, #8
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	420e0040 	.word	0x420e0040
 8002eb8:	40007000 	.word	0x40007000
 8002ebc:	420e0044 	.word	0x420e0044

08002ec0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d101      	bne.n	8002ed4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e0cc      	b.n	800306e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ed4:	4b68      	ldr	r3, [pc, #416]	; (8003078 <HAL_RCC_ClockConfig+0x1b8>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 030f 	and.w	r3, r3, #15
 8002edc:	683a      	ldr	r2, [r7, #0]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d90c      	bls.n	8002efc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ee2:	4b65      	ldr	r3, [pc, #404]	; (8003078 <HAL_RCC_ClockConfig+0x1b8>)
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eea:	4b63      	ldr	r3, [pc, #396]	; (8003078 <HAL_RCC_ClockConfig+0x1b8>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 030f 	and.w	r3, r3, #15
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d001      	beq.n	8002efc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e0b8      	b.n	800306e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0302 	and.w	r3, r3, #2
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d020      	beq.n	8002f4a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0304 	and.w	r3, r3, #4
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d005      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f14:	4b59      	ldr	r3, [pc, #356]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	4a58      	ldr	r2, [pc, #352]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8002f1a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f1e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0308 	and.w	r3, r3, #8
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d005      	beq.n	8002f38 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f2c:	4b53      	ldr	r3, [pc, #332]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	4a52      	ldr	r2, [pc, #328]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8002f32:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f36:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f38:	4b50      	ldr	r3, [pc, #320]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	494d      	ldr	r1, [pc, #308]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8002f46:	4313      	orrs	r3, r2
 8002f48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d044      	beq.n	8002fe0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d107      	bne.n	8002f6e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f5e:	4b47      	ldr	r3, [pc, #284]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d119      	bne.n	8002f9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e07f      	b.n	800306e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d003      	beq.n	8002f7e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f7a:	2b03      	cmp	r3, #3
 8002f7c:	d107      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f7e:	4b3f      	ldr	r3, [pc, #252]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d109      	bne.n	8002f9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e06f      	b.n	800306e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f8e:	4b3b      	ldr	r3, [pc, #236]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0302 	and.w	r3, r3, #2
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d101      	bne.n	8002f9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e067      	b.n	800306e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f9e:	4b37      	ldr	r3, [pc, #220]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f023 0203 	bic.w	r2, r3, #3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	4934      	ldr	r1, [pc, #208]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8002fac:	4313      	orrs	r3, r2
 8002fae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fb0:	f7fe fbc4 	bl	800173c <HAL_GetTick>
 8002fb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fb6:	e00a      	b.n	8002fce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fb8:	f7fe fbc0 	bl	800173c <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d901      	bls.n	8002fce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e04f      	b.n	800306e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fce:	4b2b      	ldr	r3, [pc, #172]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f003 020c 	and.w	r2, r3, #12
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d1eb      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fe0:	4b25      	ldr	r3, [pc, #148]	; (8003078 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 030f 	and.w	r3, r3, #15
 8002fe8:	683a      	ldr	r2, [r7, #0]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d20c      	bcs.n	8003008 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fee:	4b22      	ldr	r3, [pc, #136]	; (8003078 <HAL_RCC_ClockConfig+0x1b8>)
 8002ff0:	683a      	ldr	r2, [r7, #0]
 8002ff2:	b2d2      	uxtb	r2, r2
 8002ff4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ff6:	4b20      	ldr	r3, [pc, #128]	; (8003078 <HAL_RCC_ClockConfig+0x1b8>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 030f 	and.w	r3, r3, #15
 8002ffe:	683a      	ldr	r2, [r7, #0]
 8003000:	429a      	cmp	r2, r3
 8003002:	d001      	beq.n	8003008 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e032      	b.n	800306e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0304 	and.w	r3, r3, #4
 8003010:	2b00      	cmp	r3, #0
 8003012:	d008      	beq.n	8003026 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003014:	4b19      	ldr	r3, [pc, #100]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	4916      	ldr	r1, [pc, #88]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8003022:	4313      	orrs	r3, r2
 8003024:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0308 	and.w	r3, r3, #8
 800302e:	2b00      	cmp	r3, #0
 8003030:	d009      	beq.n	8003046 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003032:	4b12      	ldr	r3, [pc, #72]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	00db      	lsls	r3, r3, #3
 8003040:	490e      	ldr	r1, [pc, #56]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 8003042:	4313      	orrs	r3, r2
 8003044:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003046:	f000 fb7f 	bl	8003748 <HAL_RCC_GetSysClockFreq>
 800304a:	4602      	mov	r2, r0
 800304c:	4b0b      	ldr	r3, [pc, #44]	; (800307c <HAL_RCC_ClockConfig+0x1bc>)
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	091b      	lsrs	r3, r3, #4
 8003052:	f003 030f 	and.w	r3, r3, #15
 8003056:	490a      	ldr	r1, [pc, #40]	; (8003080 <HAL_RCC_ClockConfig+0x1c0>)
 8003058:	5ccb      	ldrb	r3, [r1, r3]
 800305a:	fa22 f303 	lsr.w	r3, r2, r3
 800305e:	4a09      	ldr	r2, [pc, #36]	; (8003084 <HAL_RCC_ClockConfig+0x1c4>)
 8003060:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003062:	4b09      	ldr	r3, [pc, #36]	; (8003088 <HAL_RCC_ClockConfig+0x1c8>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4618      	mov	r0, r3
 8003068:	f7fe fb24 	bl	80016b4 <HAL_InitTick>

  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	40023c00 	.word	0x40023c00
 800307c:	40023800 	.word	0x40023800
 8003080:	0800b354 	.word	0x0800b354
 8003084:	20000004 	.word	0x20000004
 8003088:	20000008 	.word	0x20000008

0800308c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003090:	4b03      	ldr	r3, [pc, #12]	; (80030a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003092:	681b      	ldr	r3, [r3, #0]
}
 8003094:	4618      	mov	r0, r3
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	20000004 	.word	0x20000004

080030a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80030a8:	f7ff fff0 	bl	800308c <HAL_RCC_GetHCLKFreq>
 80030ac:	4602      	mov	r2, r0
 80030ae:	4b05      	ldr	r3, [pc, #20]	; (80030c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	0a9b      	lsrs	r3, r3, #10
 80030b4:	f003 0307 	and.w	r3, r3, #7
 80030b8:	4903      	ldr	r1, [pc, #12]	; (80030c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030ba:	5ccb      	ldrb	r3, [r1, r3]
 80030bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	40023800 	.word	0x40023800
 80030c8:	0800b364 	.word	0x0800b364

080030cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80030d0:	f7ff ffdc 	bl	800308c <HAL_RCC_GetHCLKFreq>
 80030d4:	4602      	mov	r2, r0
 80030d6:	4b05      	ldr	r3, [pc, #20]	; (80030ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	0b5b      	lsrs	r3, r3, #13
 80030dc:	f003 0307 	and.w	r3, r3, #7
 80030e0:	4903      	ldr	r1, [pc, #12]	; (80030f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030e2:	5ccb      	ldrb	r3, [r1, r3]
 80030e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	40023800 	.word	0x40023800
 80030f0:	0800b364 	.word	0x0800b364

080030f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b08c      	sub	sp, #48	; 0x30
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80030fc:	2300      	movs	r3, #0
 80030fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8003100:	2300      	movs	r3, #0
 8003102:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003104:	2300      	movs	r3, #0
 8003106:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8003108:	2300      	movs	r3, #0
 800310a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800310c:	2300      	movs	r3, #0
 800310e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8003110:	2300      	movs	r3, #0
 8003112:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003114:	2300      	movs	r3, #0
 8003116:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8003118:	2300      	movs	r3, #0
 800311a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 800311c:	2300      	movs	r3, #0
 800311e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	2b00      	cmp	r3, #0
 800312a:	d010      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800312c:	4b6f      	ldr	r3, [pc, #444]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800312e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003132:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800313a:	496c      	ldr	r1, [pc, #432]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800313c:	4313      	orrs	r3, r2
 800313e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800314a:	2301      	movs	r3, #1
 800314c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d010      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800315a:	4b64      	ldr	r3, [pc, #400]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800315c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003160:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003168:	4960      	ldr	r1, [pc, #384]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800316a:	4313      	orrs	r3, r2
 800316c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003174:	2b00      	cmp	r3, #0
 8003176:	d101      	bne.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8003178:	2301      	movs	r3, #1
 800317a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0304 	and.w	r3, r3, #4
 8003184:	2b00      	cmp	r3, #0
 8003186:	d017      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003188:	4b58      	ldr	r3, [pc, #352]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800318a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800318e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003196:	4955      	ldr	r1, [pc, #340]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003198:	4313      	orrs	r3, r2
 800319a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031a6:	d101      	bne.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80031a8:	2301      	movs	r3, #1
 80031aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d101      	bne.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80031b4:	2301      	movs	r3, #1
 80031b6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0308 	and.w	r3, r3, #8
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d017      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80031c4:	4b49      	ldr	r3, [pc, #292]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80031c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031ca:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031d2:	4946      	ldr	r1, [pc, #280]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80031d4:	4313      	orrs	r3, r2
 80031d6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031e2:	d101      	bne.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80031e4:	2301      	movs	r3, #1
 80031e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d101      	bne.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80031f0:	2301      	movs	r3, #1
 80031f2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0320 	and.w	r3, r3, #32
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	f000 808a 	beq.w	8003316 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003202:	2300      	movs	r3, #0
 8003204:	60bb      	str	r3, [r7, #8]
 8003206:	4b39      	ldr	r3, [pc, #228]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	4a38      	ldr	r2, [pc, #224]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800320c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003210:	6413      	str	r3, [r2, #64]	; 0x40
 8003212:	4b36      	ldr	r3, [pc, #216]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800321a:	60bb      	str	r3, [r7, #8]
 800321c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800321e:	4b34      	ldr	r3, [pc, #208]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a33      	ldr	r2, [pc, #204]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003224:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003228:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800322a:	f7fe fa87 	bl	800173c <HAL_GetTick>
 800322e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003230:	e008      	b.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003232:	f7fe fa83 	bl	800173c <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	2b02      	cmp	r3, #2
 800323e:	d901      	bls.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e278      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003244:	4b2a      	ldr	r3, [pc, #168]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800324c:	2b00      	cmp	r3, #0
 800324e:	d0f0      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003250:	4b26      	ldr	r3, [pc, #152]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003254:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003258:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d02f      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003264:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003268:	6a3a      	ldr	r2, [r7, #32]
 800326a:	429a      	cmp	r2, r3
 800326c:	d028      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800326e:	4b1f      	ldr	r3, [pc, #124]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003270:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003272:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003276:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003278:	4b1e      	ldr	r3, [pc, #120]	; (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800327a:	2201      	movs	r2, #1
 800327c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800327e:	4b1d      	ldr	r3, [pc, #116]	; (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003280:	2200      	movs	r2, #0
 8003282:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003284:	4a19      	ldr	r2, [pc, #100]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003286:	6a3b      	ldr	r3, [r7, #32]
 8003288:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800328a:	4b18      	ldr	r3, [pc, #96]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800328c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b01      	cmp	r3, #1
 8003294:	d114      	bne.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003296:	f7fe fa51 	bl	800173c <HAL_GetTick>
 800329a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800329c:	e00a      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800329e:	f7fe fa4d 	bl	800173c <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d901      	bls.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e240      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032b4:	4b0d      	ldr	r3, [pc, #52]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80032b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d0ee      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032c8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80032cc:	d114      	bne.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80032ce:	4b07      	ldr	r3, [pc, #28]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032da:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80032de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032e2:	4902      	ldr	r1, [pc, #8]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	608b      	str	r3, [r1, #8]
 80032e8:	e00c      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80032ea:	bf00      	nop
 80032ec:	40023800 	.word	0x40023800
 80032f0:	40007000 	.word	0x40007000
 80032f4:	42470e40 	.word	0x42470e40
 80032f8:	4b4a      	ldr	r3, [pc, #296]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	4a49      	ldr	r2, [pc, #292]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80032fe:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003302:	6093      	str	r3, [r2, #8]
 8003304:	4b47      	ldr	r3, [pc, #284]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003306:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003310:	4944      	ldr	r1, [pc, #272]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003312:	4313      	orrs	r3, r2
 8003314:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0310 	and.w	r3, r3, #16
 800331e:	2b00      	cmp	r3, #0
 8003320:	d004      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8003328:	4b3f      	ldr	r3, [pc, #252]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800332a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003334:	2b00      	cmp	r3, #0
 8003336:	d00a      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003338:	4b3a      	ldr	r3, [pc, #232]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800333a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800333e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003346:	4937      	ldr	r1, [pc, #220]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003348:	4313      	orrs	r3, r2
 800334a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00a      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800335a:	4b32      	ldr	r3, [pc, #200]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800335c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003360:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003368:	492e      	ldr	r1, [pc, #184]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800336a:	4313      	orrs	r3, r2
 800336c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003378:	2b00      	cmp	r3, #0
 800337a:	d011      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800337c:	4b29      	ldr	r3, [pc, #164]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800337e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003382:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338a:	4926      	ldr	r1, [pc, #152]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800338c:	4313      	orrs	r3, r2
 800338e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003396:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800339a:	d101      	bne.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 800339c:	2301      	movs	r3, #1
 800339e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00a      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80033ac:	4b1d      	ldr	r3, [pc, #116]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80033ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033b2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ba:	491a      	ldr	r1, [pc, #104]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d011      	beq.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80033ce:	4b15      	ldr	r3, [pc, #84]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80033d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033d4:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033dc:	4911      	ldr	r1, [pc, #68]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80033de:	4313      	orrs	r3, r2
 80033e0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80033ec:	d101      	bne.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80033ee:	2301      	movs	r3, #1
 80033f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80033f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d005      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003400:	f040 80ff 	bne.w	8003602 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003404:	4b09      	ldr	r3, [pc, #36]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003406:	2200      	movs	r2, #0
 8003408:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800340a:	f7fe f997 	bl	800173c <HAL_GetTick>
 800340e:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003410:	e00e      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003412:	f7fe f993 	bl	800173c <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d907      	bls.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e188      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003424:	40023800 	.word	0x40023800
 8003428:	424711e0 	.word	0x424711e0
 800342c:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003430:	4b7e      	ldr	r3, [pc, #504]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d1ea      	bne.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0301 	and.w	r3, r3, #1
 8003444:	2b00      	cmp	r3, #0
 8003446:	d003      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800344c:	2b00      	cmp	r3, #0
 800344e:	d009      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003458:	2b00      	cmp	r3, #0
 800345a:	d028      	beq.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003460:	2b00      	cmp	r3, #0
 8003462:	d124      	bne.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003464:	4b71      	ldr	r3, [pc, #452]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003466:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800346a:	0c1b      	lsrs	r3, r3, #16
 800346c:	f003 0303 	and.w	r3, r3, #3
 8003470:	3301      	adds	r3, #1
 8003472:	005b      	lsls	r3, r3, #1
 8003474:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003476:	4b6d      	ldr	r3, [pc, #436]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003478:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800347c:	0e1b      	lsrs	r3, r3, #24
 800347e:	f003 030f 	and.w	r3, r3, #15
 8003482:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	019b      	lsls	r3, r3, #6
 800348e:	431a      	orrs	r2, r3
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	085b      	lsrs	r3, r3, #1
 8003494:	3b01      	subs	r3, #1
 8003496:	041b      	lsls	r3, r3, #16
 8003498:	431a      	orrs	r2, r3
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	061b      	lsls	r3, r3, #24
 800349e:	431a      	orrs	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	695b      	ldr	r3, [r3, #20]
 80034a4:	071b      	lsls	r3, r3, #28
 80034a6:	4961      	ldr	r1, [pc, #388]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0304 	and.w	r3, r3, #4
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d004      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034c2:	d00a      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d035      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034d8:	d130      	bne.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80034da:	4b54      	ldr	r3, [pc, #336]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80034dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034e0:	0c1b      	lsrs	r3, r3, #16
 80034e2:	f003 0303 	and.w	r3, r3, #3
 80034e6:	3301      	adds	r3, #1
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80034ec:	4b4f      	ldr	r3, [pc, #316]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80034ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034f2:	0f1b      	lsrs	r3, r3, #28
 80034f4:	f003 0307 	and.w	r3, r3, #7
 80034f8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685a      	ldr	r2, [r3, #4]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	019b      	lsls	r3, r3, #6
 8003504:	431a      	orrs	r2, r3
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	085b      	lsrs	r3, r3, #1
 800350a:	3b01      	subs	r3, #1
 800350c:	041b      	lsls	r3, r3, #16
 800350e:	431a      	orrs	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	691b      	ldr	r3, [r3, #16]
 8003514:	061b      	lsls	r3, r3, #24
 8003516:	431a      	orrs	r2, r3
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	071b      	lsls	r3, r3, #28
 800351c:	4943      	ldr	r1, [pc, #268]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800351e:	4313      	orrs	r3, r2
 8003520:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003524:	4b41      	ldr	r3, [pc, #260]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003526:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800352a:	f023 021f 	bic.w	r2, r3, #31
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003532:	3b01      	subs	r3, #1
 8003534:	493d      	ldr	r1, [pc, #244]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003536:	4313      	orrs	r3, r2
 8003538:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003544:	2b00      	cmp	r3, #0
 8003546:	d029      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800354c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003550:	d124      	bne.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003552:	4b36      	ldr	r3, [pc, #216]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003554:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003558:	0c1b      	lsrs	r3, r3, #16
 800355a:	f003 0303 	and.w	r3, r3, #3
 800355e:	3301      	adds	r3, #1
 8003560:	005b      	lsls	r3, r3, #1
 8003562:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003564:	4b31      	ldr	r3, [pc, #196]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003566:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800356a:	0f1b      	lsrs	r3, r3, #28
 800356c:	f003 0307 	and.w	r3, r3, #7
 8003570:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685a      	ldr	r2, [r3, #4]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	019b      	lsls	r3, r3, #6
 800357c:	431a      	orrs	r2, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	085b      	lsrs	r3, r3, #1
 8003584:	3b01      	subs	r3, #1
 8003586:	041b      	lsls	r3, r3, #16
 8003588:	431a      	orrs	r2, r3
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	061b      	lsls	r3, r3, #24
 800358e:	431a      	orrs	r2, r3
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	071b      	lsls	r3, r3, #28
 8003594:	4925      	ldr	r1, [pc, #148]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003596:	4313      	orrs	r3, r2
 8003598:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d016      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685a      	ldr	r2, [r3, #4]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	019b      	lsls	r3, r3, #6
 80035b2:	431a      	orrs	r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	085b      	lsrs	r3, r3, #1
 80035ba:	3b01      	subs	r3, #1
 80035bc:	041b      	lsls	r3, r3, #16
 80035be:	431a      	orrs	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	061b      	lsls	r3, r3, #24
 80035c6:	431a      	orrs	r2, r3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	071b      	lsls	r3, r3, #28
 80035ce:	4917      	ldr	r1, [pc, #92]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80035d6:	4b16      	ldr	r3, [pc, #88]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80035d8:	2201      	movs	r2, #1
 80035da:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80035dc:	f7fe f8ae 	bl	800173c <HAL_GetTick>
 80035e0:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80035e2:	e008      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80035e4:	f7fe f8aa 	bl	800173c <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d901      	bls.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e09f      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80035f6:	4b0d      	ldr	r3, [pc, #52]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d0f0      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8003602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003604:	2b01      	cmp	r3, #1
 8003606:	f040 8095 	bne.w	8003734 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800360a:	4b0a      	ldr	r3, [pc, #40]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800360c:	2200      	movs	r2, #0
 800360e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003610:	f7fe f894 	bl	800173c <HAL_GetTick>
 8003614:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003616:	e00f      	b.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003618:	f7fe f890 	bl	800173c <HAL_GetTick>
 800361c:	4602      	mov	r2, r0
 800361e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	2b02      	cmp	r3, #2
 8003624:	d908      	bls.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e085      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x642>
 800362a:	bf00      	nop
 800362c:	40023800 	.word	0x40023800
 8003630:	42470068 	.word	0x42470068
 8003634:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003638:	4b41      	ldr	r3, [pc, #260]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003640:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003644:	d0e8      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0304 	and.w	r3, r3, #4
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x566>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003656:	2b00      	cmp	r3, #0
 8003658:	d009      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003662:	2b00      	cmp	r3, #0
 8003664:	d02b      	beq.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800366a:	2b00      	cmp	r3, #0
 800366c:	d127      	bne.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800366e:	4b34      	ldr	r3, [pc, #208]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003674:	0c1b      	lsrs	r3, r3, #16
 8003676:	f003 0303 	and.w	r3, r3, #3
 800367a:	3301      	adds	r3, #1
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	699a      	ldr	r2, [r3, #24]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	69db      	ldr	r3, [r3, #28]
 8003688:	019b      	lsls	r3, r3, #6
 800368a:	431a      	orrs	r2, r3
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	085b      	lsrs	r3, r3, #1
 8003690:	3b01      	subs	r3, #1
 8003692:	041b      	lsls	r3, r3, #16
 8003694:	431a      	orrs	r2, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369a:	061b      	lsls	r3, r3, #24
 800369c:	4928      	ldr	r1, [pc, #160]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80036a4:	4b26      	ldr	r3, [pc, #152]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80036a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036aa:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b2:	3b01      	subs	r3, #1
 80036b4:	021b      	lsls	r3, r3, #8
 80036b6:	4922      	ldr	r1, [pc, #136]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80036b8:	4313      	orrs	r3, r2
 80036ba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d01d      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x612>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036d2:	d118      	bne.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80036d4:	4b1a      	ldr	r3, [pc, #104]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80036d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036da:	0e1b      	lsrs	r3, r3, #24
 80036dc:	f003 030f 	and.w	r3, r3, #15
 80036e0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	699a      	ldr	r2, [r3, #24]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	69db      	ldr	r3, [r3, #28]
 80036ea:	019b      	lsls	r3, r3, #6
 80036ec:	431a      	orrs	r2, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a1b      	ldr	r3, [r3, #32]
 80036f2:	085b      	lsrs	r3, r3, #1
 80036f4:	3b01      	subs	r3, #1
 80036f6:	041b      	lsls	r3, r3, #16
 80036f8:	431a      	orrs	r2, r3
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	061b      	lsls	r3, r3, #24
 80036fe:	4910      	ldr	r1, [pc, #64]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003700:	4313      	orrs	r3, r2
 8003702:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003706:	4b0f      	ldr	r3, [pc, #60]	; (8003744 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003708:	2201      	movs	r2, #1
 800370a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800370c:	f7fe f816 	bl	800173c <HAL_GetTick>
 8003710:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003712:	e008      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003714:	f7fe f812 	bl	800173c <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d901      	bls.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e007      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003726:	4b06      	ldr	r3, [pc, #24]	; (8003740 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800372e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003732:	d1ef      	bne.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3730      	adds	r7, #48	; 0x30
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	40023800 	.word	0x40023800
 8003744:	42470070 	.word	0x42470070

08003748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003748:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800374c:	b0ae      	sub	sp, #184	; 0xb8
 800374e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003750:	2300      	movs	r3, #0
 8003752:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003756:	2300      	movs	r3, #0
 8003758:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800375c:	2300      	movs	r3, #0
 800375e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003762:	2300      	movs	r3, #0
 8003764:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003768:	2300      	movs	r3, #0
 800376a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800376e:	4bcb      	ldr	r3, [pc, #812]	; (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	f003 030c 	and.w	r3, r3, #12
 8003776:	2b0c      	cmp	r3, #12
 8003778:	f200 8206 	bhi.w	8003b88 <HAL_RCC_GetSysClockFreq+0x440>
 800377c:	a201      	add	r2, pc, #4	; (adr r2, 8003784 <HAL_RCC_GetSysClockFreq+0x3c>)
 800377e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003782:	bf00      	nop
 8003784:	080037b9 	.word	0x080037b9
 8003788:	08003b89 	.word	0x08003b89
 800378c:	08003b89 	.word	0x08003b89
 8003790:	08003b89 	.word	0x08003b89
 8003794:	080037c1 	.word	0x080037c1
 8003798:	08003b89 	.word	0x08003b89
 800379c:	08003b89 	.word	0x08003b89
 80037a0:	08003b89 	.word	0x08003b89
 80037a4:	080037c9 	.word	0x080037c9
 80037a8:	08003b89 	.word	0x08003b89
 80037ac:	08003b89 	.word	0x08003b89
 80037b0:	08003b89 	.word	0x08003b89
 80037b4:	080039b9 	.word	0x080039b9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037b8:	4bb9      	ldr	r3, [pc, #740]	; (8003aa0 <HAL_RCC_GetSysClockFreq+0x358>)
 80037ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80037be:	e1e7      	b.n	8003b90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037c0:	4bb8      	ldr	r3, [pc, #736]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80037c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80037c6:	e1e3      	b.n	8003b90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037c8:	4bb4      	ldr	r3, [pc, #720]	; (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037d4:	4bb1      	ldr	r3, [pc, #708]	; (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d071      	beq.n	80038c4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037e0:	4bae      	ldr	r3, [pc, #696]	; (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	099b      	lsrs	r3, r3, #6
 80037e6:	2200      	movs	r2, #0
 80037e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80037ec:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80037f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80037f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80037fc:	2300      	movs	r3, #0
 80037fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003802:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003806:	4622      	mov	r2, r4
 8003808:	462b      	mov	r3, r5
 800380a:	f04f 0000 	mov.w	r0, #0
 800380e:	f04f 0100 	mov.w	r1, #0
 8003812:	0159      	lsls	r1, r3, #5
 8003814:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003818:	0150      	lsls	r0, r2, #5
 800381a:	4602      	mov	r2, r0
 800381c:	460b      	mov	r3, r1
 800381e:	4621      	mov	r1, r4
 8003820:	1a51      	subs	r1, r2, r1
 8003822:	6439      	str	r1, [r7, #64]	; 0x40
 8003824:	4629      	mov	r1, r5
 8003826:	eb63 0301 	sbc.w	r3, r3, r1
 800382a:	647b      	str	r3, [r7, #68]	; 0x44
 800382c:	f04f 0200 	mov.w	r2, #0
 8003830:	f04f 0300 	mov.w	r3, #0
 8003834:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003838:	4649      	mov	r1, r9
 800383a:	018b      	lsls	r3, r1, #6
 800383c:	4641      	mov	r1, r8
 800383e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003842:	4641      	mov	r1, r8
 8003844:	018a      	lsls	r2, r1, #6
 8003846:	4641      	mov	r1, r8
 8003848:	1a51      	subs	r1, r2, r1
 800384a:	63b9      	str	r1, [r7, #56]	; 0x38
 800384c:	4649      	mov	r1, r9
 800384e:	eb63 0301 	sbc.w	r3, r3, r1
 8003852:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003854:	f04f 0200 	mov.w	r2, #0
 8003858:	f04f 0300 	mov.w	r3, #0
 800385c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003860:	4649      	mov	r1, r9
 8003862:	00cb      	lsls	r3, r1, #3
 8003864:	4641      	mov	r1, r8
 8003866:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800386a:	4641      	mov	r1, r8
 800386c:	00ca      	lsls	r2, r1, #3
 800386e:	4610      	mov	r0, r2
 8003870:	4619      	mov	r1, r3
 8003872:	4603      	mov	r3, r0
 8003874:	4622      	mov	r2, r4
 8003876:	189b      	adds	r3, r3, r2
 8003878:	633b      	str	r3, [r7, #48]	; 0x30
 800387a:	462b      	mov	r3, r5
 800387c:	460a      	mov	r2, r1
 800387e:	eb42 0303 	adc.w	r3, r2, r3
 8003882:	637b      	str	r3, [r7, #52]	; 0x34
 8003884:	f04f 0200 	mov.w	r2, #0
 8003888:	f04f 0300 	mov.w	r3, #0
 800388c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003890:	4629      	mov	r1, r5
 8003892:	024b      	lsls	r3, r1, #9
 8003894:	4621      	mov	r1, r4
 8003896:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800389a:	4621      	mov	r1, r4
 800389c:	024a      	lsls	r2, r1, #9
 800389e:	4610      	mov	r0, r2
 80038a0:	4619      	mov	r1, r3
 80038a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80038a6:	2200      	movs	r2, #0
 80038a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80038ac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80038b0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80038b4:	f7fc fd04 	bl	80002c0 <__aeabi_uldivmod>
 80038b8:	4602      	mov	r2, r0
 80038ba:	460b      	mov	r3, r1
 80038bc:	4613      	mov	r3, r2
 80038be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80038c2:	e067      	b.n	8003994 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038c4:	4b75      	ldr	r3, [pc, #468]	; (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	099b      	lsrs	r3, r3, #6
 80038ca:	2200      	movs	r2, #0
 80038cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80038d0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80038d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80038d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038dc:	67bb      	str	r3, [r7, #120]	; 0x78
 80038de:	2300      	movs	r3, #0
 80038e0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80038e2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80038e6:	4622      	mov	r2, r4
 80038e8:	462b      	mov	r3, r5
 80038ea:	f04f 0000 	mov.w	r0, #0
 80038ee:	f04f 0100 	mov.w	r1, #0
 80038f2:	0159      	lsls	r1, r3, #5
 80038f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038f8:	0150      	lsls	r0, r2, #5
 80038fa:	4602      	mov	r2, r0
 80038fc:	460b      	mov	r3, r1
 80038fe:	4621      	mov	r1, r4
 8003900:	1a51      	subs	r1, r2, r1
 8003902:	62b9      	str	r1, [r7, #40]	; 0x28
 8003904:	4629      	mov	r1, r5
 8003906:	eb63 0301 	sbc.w	r3, r3, r1
 800390a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800390c:	f04f 0200 	mov.w	r2, #0
 8003910:	f04f 0300 	mov.w	r3, #0
 8003914:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003918:	4649      	mov	r1, r9
 800391a:	018b      	lsls	r3, r1, #6
 800391c:	4641      	mov	r1, r8
 800391e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003922:	4641      	mov	r1, r8
 8003924:	018a      	lsls	r2, r1, #6
 8003926:	4641      	mov	r1, r8
 8003928:	ebb2 0a01 	subs.w	sl, r2, r1
 800392c:	4649      	mov	r1, r9
 800392e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003932:	f04f 0200 	mov.w	r2, #0
 8003936:	f04f 0300 	mov.w	r3, #0
 800393a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800393e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003942:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003946:	4692      	mov	sl, r2
 8003948:	469b      	mov	fp, r3
 800394a:	4623      	mov	r3, r4
 800394c:	eb1a 0303 	adds.w	r3, sl, r3
 8003950:	623b      	str	r3, [r7, #32]
 8003952:	462b      	mov	r3, r5
 8003954:	eb4b 0303 	adc.w	r3, fp, r3
 8003958:	627b      	str	r3, [r7, #36]	; 0x24
 800395a:	f04f 0200 	mov.w	r2, #0
 800395e:	f04f 0300 	mov.w	r3, #0
 8003962:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003966:	4629      	mov	r1, r5
 8003968:	028b      	lsls	r3, r1, #10
 800396a:	4621      	mov	r1, r4
 800396c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003970:	4621      	mov	r1, r4
 8003972:	028a      	lsls	r2, r1, #10
 8003974:	4610      	mov	r0, r2
 8003976:	4619      	mov	r1, r3
 8003978:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800397c:	2200      	movs	r2, #0
 800397e:	673b      	str	r3, [r7, #112]	; 0x70
 8003980:	677a      	str	r2, [r7, #116]	; 0x74
 8003982:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003986:	f7fc fc9b 	bl	80002c0 <__aeabi_uldivmod>
 800398a:	4602      	mov	r2, r0
 800398c:	460b      	mov	r3, r1
 800398e:	4613      	mov	r3, r2
 8003990:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003994:	4b41      	ldr	r3, [pc, #260]	; (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	0c1b      	lsrs	r3, r3, #16
 800399a:	f003 0303 	and.w	r3, r3, #3
 800399e:	3301      	adds	r3, #1
 80039a0:	005b      	lsls	r3, r3, #1
 80039a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80039a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80039aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80039ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80039b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80039b6:	e0eb      	b.n	8003b90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039b8:	4b38      	ldr	r3, [pc, #224]	; (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039c4:	4b35      	ldr	r3, [pc, #212]	; (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d06b      	beq.n	8003aa8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039d0:	4b32      	ldr	r3, [pc, #200]	; (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	099b      	lsrs	r3, r3, #6
 80039d6:	2200      	movs	r2, #0
 80039d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80039da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80039dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80039de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039e2:	663b      	str	r3, [r7, #96]	; 0x60
 80039e4:	2300      	movs	r3, #0
 80039e6:	667b      	str	r3, [r7, #100]	; 0x64
 80039e8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80039ec:	4622      	mov	r2, r4
 80039ee:	462b      	mov	r3, r5
 80039f0:	f04f 0000 	mov.w	r0, #0
 80039f4:	f04f 0100 	mov.w	r1, #0
 80039f8:	0159      	lsls	r1, r3, #5
 80039fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039fe:	0150      	lsls	r0, r2, #5
 8003a00:	4602      	mov	r2, r0
 8003a02:	460b      	mov	r3, r1
 8003a04:	4621      	mov	r1, r4
 8003a06:	1a51      	subs	r1, r2, r1
 8003a08:	61b9      	str	r1, [r7, #24]
 8003a0a:	4629      	mov	r1, r5
 8003a0c:	eb63 0301 	sbc.w	r3, r3, r1
 8003a10:	61fb      	str	r3, [r7, #28]
 8003a12:	f04f 0200 	mov.w	r2, #0
 8003a16:	f04f 0300 	mov.w	r3, #0
 8003a1a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003a1e:	4659      	mov	r1, fp
 8003a20:	018b      	lsls	r3, r1, #6
 8003a22:	4651      	mov	r1, sl
 8003a24:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a28:	4651      	mov	r1, sl
 8003a2a:	018a      	lsls	r2, r1, #6
 8003a2c:	4651      	mov	r1, sl
 8003a2e:	ebb2 0801 	subs.w	r8, r2, r1
 8003a32:	4659      	mov	r1, fp
 8003a34:	eb63 0901 	sbc.w	r9, r3, r1
 8003a38:	f04f 0200 	mov.w	r2, #0
 8003a3c:	f04f 0300 	mov.w	r3, #0
 8003a40:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a44:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a48:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a4c:	4690      	mov	r8, r2
 8003a4e:	4699      	mov	r9, r3
 8003a50:	4623      	mov	r3, r4
 8003a52:	eb18 0303 	adds.w	r3, r8, r3
 8003a56:	613b      	str	r3, [r7, #16]
 8003a58:	462b      	mov	r3, r5
 8003a5a:	eb49 0303 	adc.w	r3, r9, r3
 8003a5e:	617b      	str	r3, [r7, #20]
 8003a60:	f04f 0200 	mov.w	r2, #0
 8003a64:	f04f 0300 	mov.w	r3, #0
 8003a68:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003a6c:	4629      	mov	r1, r5
 8003a6e:	024b      	lsls	r3, r1, #9
 8003a70:	4621      	mov	r1, r4
 8003a72:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003a76:	4621      	mov	r1, r4
 8003a78:	024a      	lsls	r2, r1, #9
 8003a7a:	4610      	mov	r0, r2
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003a82:	2200      	movs	r2, #0
 8003a84:	65bb      	str	r3, [r7, #88]	; 0x58
 8003a86:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003a88:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003a8c:	f7fc fc18 	bl	80002c0 <__aeabi_uldivmod>
 8003a90:	4602      	mov	r2, r0
 8003a92:	460b      	mov	r3, r1
 8003a94:	4613      	mov	r3, r2
 8003a96:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003a9a:	e065      	b.n	8003b68 <HAL_RCC_GetSysClockFreq+0x420>
 8003a9c:	40023800 	.word	0x40023800
 8003aa0:	00f42400 	.word	0x00f42400
 8003aa4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003aa8:	4b3d      	ldr	r3, [pc, #244]	; (8003ba0 <HAL_RCC_GetSysClockFreq+0x458>)
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	099b      	lsrs	r3, r3, #6
 8003aae:	2200      	movs	r2, #0
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	4611      	mov	r1, r2
 8003ab4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ab8:	653b      	str	r3, [r7, #80]	; 0x50
 8003aba:	2300      	movs	r3, #0
 8003abc:	657b      	str	r3, [r7, #84]	; 0x54
 8003abe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003ac2:	4642      	mov	r2, r8
 8003ac4:	464b      	mov	r3, r9
 8003ac6:	f04f 0000 	mov.w	r0, #0
 8003aca:	f04f 0100 	mov.w	r1, #0
 8003ace:	0159      	lsls	r1, r3, #5
 8003ad0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ad4:	0150      	lsls	r0, r2, #5
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	460b      	mov	r3, r1
 8003ada:	4641      	mov	r1, r8
 8003adc:	1a51      	subs	r1, r2, r1
 8003ade:	60b9      	str	r1, [r7, #8]
 8003ae0:	4649      	mov	r1, r9
 8003ae2:	eb63 0301 	sbc.w	r3, r3, r1
 8003ae6:	60fb      	str	r3, [r7, #12]
 8003ae8:	f04f 0200 	mov.w	r2, #0
 8003aec:	f04f 0300 	mov.w	r3, #0
 8003af0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003af4:	4659      	mov	r1, fp
 8003af6:	018b      	lsls	r3, r1, #6
 8003af8:	4651      	mov	r1, sl
 8003afa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003afe:	4651      	mov	r1, sl
 8003b00:	018a      	lsls	r2, r1, #6
 8003b02:	4651      	mov	r1, sl
 8003b04:	1a54      	subs	r4, r2, r1
 8003b06:	4659      	mov	r1, fp
 8003b08:	eb63 0501 	sbc.w	r5, r3, r1
 8003b0c:	f04f 0200 	mov.w	r2, #0
 8003b10:	f04f 0300 	mov.w	r3, #0
 8003b14:	00eb      	lsls	r3, r5, #3
 8003b16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b1a:	00e2      	lsls	r2, r4, #3
 8003b1c:	4614      	mov	r4, r2
 8003b1e:	461d      	mov	r5, r3
 8003b20:	4643      	mov	r3, r8
 8003b22:	18e3      	adds	r3, r4, r3
 8003b24:	603b      	str	r3, [r7, #0]
 8003b26:	464b      	mov	r3, r9
 8003b28:	eb45 0303 	adc.w	r3, r5, r3
 8003b2c:	607b      	str	r3, [r7, #4]
 8003b2e:	f04f 0200 	mov.w	r2, #0
 8003b32:	f04f 0300 	mov.w	r3, #0
 8003b36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b3a:	4629      	mov	r1, r5
 8003b3c:	028b      	lsls	r3, r1, #10
 8003b3e:	4621      	mov	r1, r4
 8003b40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b44:	4621      	mov	r1, r4
 8003b46:	028a      	lsls	r2, r1, #10
 8003b48:	4610      	mov	r0, r2
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003b50:	2200      	movs	r2, #0
 8003b52:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b54:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003b56:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003b5a:	f7fc fbb1 	bl	80002c0 <__aeabi_uldivmod>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	460b      	mov	r3, r1
 8003b62:	4613      	mov	r3, r2
 8003b64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003b68:	4b0d      	ldr	r3, [pc, #52]	; (8003ba0 <HAL_RCC_GetSysClockFreq+0x458>)
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	0f1b      	lsrs	r3, r3, #28
 8003b6e:	f003 0307 	and.w	r3, r3, #7
 8003b72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003b76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003b7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003b86:	e003      	b.n	8003b90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b88:	4b06      	ldr	r3, [pc, #24]	; (8003ba4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003b8a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003b8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b90:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	37b8      	adds	r7, #184	; 0xb8
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40023800 	.word	0x40023800
 8003ba4:	00f42400 	.word	0x00f42400

08003ba8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b086      	sub	sp, #24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e28d      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 8083 	beq.w	8003cce <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003bc8:	4b94      	ldr	r3, [pc, #592]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f003 030c 	and.w	r3, r3, #12
 8003bd0:	2b04      	cmp	r3, #4
 8003bd2:	d019      	beq.n	8003c08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003bd4:	4b91      	ldr	r3, [pc, #580]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003bdc:	2b08      	cmp	r3, #8
 8003bde:	d106      	bne.n	8003bee <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003be0:	4b8e      	ldr	r3, [pc, #568]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003be8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bec:	d00c      	beq.n	8003c08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bee:	4b8b      	ldr	r3, [pc, #556]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003bf6:	2b0c      	cmp	r3, #12
 8003bf8:	d112      	bne.n	8003c20 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bfa:	4b88      	ldr	r3, [pc, #544]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c06:	d10b      	bne.n	8003c20 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c08:	4b84      	ldr	r3, [pc, #528]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d05b      	beq.n	8003ccc <HAL_RCC_OscConfig+0x124>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d157      	bne.n	8003ccc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e25a      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c28:	d106      	bne.n	8003c38 <HAL_RCC_OscConfig+0x90>
 8003c2a:	4b7c      	ldr	r3, [pc, #496]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a7b      	ldr	r2, [pc, #492]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c34:	6013      	str	r3, [r2, #0]
 8003c36:	e01d      	b.n	8003c74 <HAL_RCC_OscConfig+0xcc>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c40:	d10c      	bne.n	8003c5c <HAL_RCC_OscConfig+0xb4>
 8003c42:	4b76      	ldr	r3, [pc, #472]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a75      	ldr	r2, [pc, #468]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c4c:	6013      	str	r3, [r2, #0]
 8003c4e:	4b73      	ldr	r3, [pc, #460]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a72      	ldr	r2, [pc, #456]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c58:	6013      	str	r3, [r2, #0]
 8003c5a:	e00b      	b.n	8003c74 <HAL_RCC_OscConfig+0xcc>
 8003c5c:	4b6f      	ldr	r3, [pc, #444]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a6e      	ldr	r2, [pc, #440]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c66:	6013      	str	r3, [r2, #0]
 8003c68:	4b6c      	ldr	r3, [pc, #432]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a6b      	ldr	r2, [pc, #428]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d013      	beq.n	8003ca4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c7c:	f7fd fd5e 	bl	800173c <HAL_GetTick>
 8003c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c82:	e008      	b.n	8003c96 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c84:	f7fd fd5a 	bl	800173c <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	2b64      	cmp	r3, #100	; 0x64
 8003c90:	d901      	bls.n	8003c96 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e21f      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c96:	4b61      	ldr	r3, [pc, #388]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d0f0      	beq.n	8003c84 <HAL_RCC_OscConfig+0xdc>
 8003ca2:	e014      	b.n	8003cce <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca4:	f7fd fd4a 	bl	800173c <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cac:	f7fd fd46 	bl	800173c <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b64      	cmp	r3, #100	; 0x64
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e20b      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cbe:	4b57      	ldr	r3, [pc, #348]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1f0      	bne.n	8003cac <HAL_RCC_OscConfig+0x104>
 8003cca:	e000      	b.n	8003cce <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ccc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d06f      	beq.n	8003dba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003cda:	4b50      	ldr	r3, [pc, #320]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f003 030c 	and.w	r3, r3, #12
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d017      	beq.n	8003d16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ce6:	4b4d      	ldr	r3, [pc, #308]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003cee:	2b08      	cmp	r3, #8
 8003cf0:	d105      	bne.n	8003cfe <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003cf2:	4b4a      	ldr	r3, [pc, #296]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00b      	beq.n	8003d16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cfe:	4b47      	ldr	r3, [pc, #284]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003d06:	2b0c      	cmp	r3, #12
 8003d08:	d11c      	bne.n	8003d44 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d0a:	4b44      	ldr	r3, [pc, #272]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d116      	bne.n	8003d44 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d16:	4b41      	ldr	r3, [pc, #260]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d005      	beq.n	8003d2e <HAL_RCC_OscConfig+0x186>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d001      	beq.n	8003d2e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e1d3      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d2e:	4b3b      	ldr	r3, [pc, #236]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	00db      	lsls	r3, r3, #3
 8003d3c:	4937      	ldr	r1, [pc, #220]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d42:	e03a      	b.n	8003dba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d020      	beq.n	8003d8e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d4c:	4b34      	ldr	r3, [pc, #208]	; (8003e20 <HAL_RCC_OscConfig+0x278>)
 8003d4e:	2201      	movs	r2, #1
 8003d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d52:	f7fd fcf3 	bl	800173c <HAL_GetTick>
 8003d56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d58:	e008      	b.n	8003d6c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d5a:	f7fd fcef 	bl	800173c <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d901      	bls.n	8003d6c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e1b4      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d6c:	4b2b      	ldr	r3, [pc, #172]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0302 	and.w	r3, r3, #2
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d0f0      	beq.n	8003d5a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d78:	4b28      	ldr	r3, [pc, #160]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	691b      	ldr	r3, [r3, #16]
 8003d84:	00db      	lsls	r3, r3, #3
 8003d86:	4925      	ldr	r1, [pc, #148]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	600b      	str	r3, [r1, #0]
 8003d8c:	e015      	b.n	8003dba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d8e:	4b24      	ldr	r3, [pc, #144]	; (8003e20 <HAL_RCC_OscConfig+0x278>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d94:	f7fd fcd2 	bl	800173c <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d9a:	e008      	b.n	8003dae <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d9c:	f7fd fcce 	bl	800173c <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e193      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dae:	4b1b      	ldr	r3, [pc, #108]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 0302 	and.w	r3, r3, #2
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d1f0      	bne.n	8003d9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0308 	and.w	r3, r3, #8
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d036      	beq.n	8003e34 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d016      	beq.n	8003dfc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dce:	4b15      	ldr	r3, [pc, #84]	; (8003e24 <HAL_RCC_OscConfig+0x27c>)
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dd4:	f7fd fcb2 	bl	800173c <HAL_GetTick>
 8003dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dda:	e008      	b.n	8003dee <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ddc:	f7fd fcae 	bl	800173c <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d901      	bls.n	8003dee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e173      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dee:	4b0b      	ldr	r3, [pc, #44]	; (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003df0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003df2:	f003 0302 	and.w	r3, r3, #2
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d0f0      	beq.n	8003ddc <HAL_RCC_OscConfig+0x234>
 8003dfa:	e01b      	b.n	8003e34 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dfc:	4b09      	ldr	r3, [pc, #36]	; (8003e24 <HAL_RCC_OscConfig+0x27c>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e02:	f7fd fc9b 	bl	800173c <HAL_GetTick>
 8003e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e08:	e00e      	b.n	8003e28 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e0a:	f7fd fc97 	bl	800173c <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d907      	bls.n	8003e28 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e15c      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
 8003e1c:	40023800 	.word	0x40023800
 8003e20:	42470000 	.word	0x42470000
 8003e24:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e28:	4b8a      	ldr	r3, [pc, #552]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003e2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e2c:	f003 0302 	and.w	r3, r3, #2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d1ea      	bne.n	8003e0a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0304 	and.w	r3, r3, #4
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f000 8097 	beq.w	8003f70 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e42:	2300      	movs	r3, #0
 8003e44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e46:	4b83      	ldr	r3, [pc, #524]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d10f      	bne.n	8003e72 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e52:	2300      	movs	r3, #0
 8003e54:	60bb      	str	r3, [r7, #8]
 8003e56:	4b7f      	ldr	r3, [pc, #508]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5a:	4a7e      	ldr	r2, [pc, #504]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003e5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e60:	6413      	str	r3, [r2, #64]	; 0x40
 8003e62:	4b7c      	ldr	r3, [pc, #496]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e6a:	60bb      	str	r3, [r7, #8]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e72:	4b79      	ldr	r3, [pc, #484]	; (8004058 <HAL_RCC_OscConfig+0x4b0>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d118      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e7e:	4b76      	ldr	r3, [pc, #472]	; (8004058 <HAL_RCC_OscConfig+0x4b0>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a75      	ldr	r2, [pc, #468]	; (8004058 <HAL_RCC_OscConfig+0x4b0>)
 8003e84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e8a:	f7fd fc57 	bl	800173c <HAL_GetTick>
 8003e8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e90:	e008      	b.n	8003ea4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e92:	f7fd fc53 	bl	800173c <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d901      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e118      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ea4:	4b6c      	ldr	r3, [pc, #432]	; (8004058 <HAL_RCC_OscConfig+0x4b0>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d0f0      	beq.n	8003e92 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d106      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x31e>
 8003eb8:	4b66      	ldr	r3, [pc, #408]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003eba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ebc:	4a65      	ldr	r2, [pc, #404]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003ebe:	f043 0301 	orr.w	r3, r3, #1
 8003ec2:	6713      	str	r3, [r2, #112]	; 0x70
 8003ec4:	e01c      	b.n	8003f00 <HAL_RCC_OscConfig+0x358>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	2b05      	cmp	r3, #5
 8003ecc:	d10c      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x340>
 8003ece:	4b61      	ldr	r3, [pc, #388]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ed2:	4a60      	ldr	r2, [pc, #384]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003ed4:	f043 0304 	orr.w	r3, r3, #4
 8003ed8:	6713      	str	r3, [r2, #112]	; 0x70
 8003eda:	4b5e      	ldr	r3, [pc, #376]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ede:	4a5d      	ldr	r2, [pc, #372]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003ee0:	f043 0301 	orr.w	r3, r3, #1
 8003ee4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ee6:	e00b      	b.n	8003f00 <HAL_RCC_OscConfig+0x358>
 8003ee8:	4b5a      	ldr	r3, [pc, #360]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eec:	4a59      	ldr	r2, [pc, #356]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003eee:	f023 0301 	bic.w	r3, r3, #1
 8003ef2:	6713      	str	r3, [r2, #112]	; 0x70
 8003ef4:	4b57      	ldr	r3, [pc, #348]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003ef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef8:	4a56      	ldr	r2, [pc, #344]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003efa:	f023 0304 	bic.w	r3, r3, #4
 8003efe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d015      	beq.n	8003f34 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f08:	f7fd fc18 	bl	800173c <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f0e:	e00a      	b.n	8003f26 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f10:	f7fd fc14 	bl	800173c <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e0d7      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f26:	4b4b      	ldr	r3, [pc, #300]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003f28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d0ee      	beq.n	8003f10 <HAL_RCC_OscConfig+0x368>
 8003f32:	e014      	b.n	8003f5e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f34:	f7fd fc02 	bl	800173c <HAL_GetTick>
 8003f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f3a:	e00a      	b.n	8003f52 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f3c:	f7fd fbfe 	bl	800173c <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e0c1      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f52:	4b40      	ldr	r3, [pc, #256]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1ee      	bne.n	8003f3c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f5e:	7dfb      	ldrb	r3, [r7, #23]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d105      	bne.n	8003f70 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f64:	4b3b      	ldr	r3, [pc, #236]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f68:	4a3a      	ldr	r2, [pc, #232]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003f6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f6e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	f000 80ad 	beq.w	80040d4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f7a:	4b36      	ldr	r3, [pc, #216]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f003 030c 	and.w	r3, r3, #12
 8003f82:	2b08      	cmp	r3, #8
 8003f84:	d060      	beq.n	8004048 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d145      	bne.n	800401a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f8e:	4b33      	ldr	r3, [pc, #204]	; (800405c <HAL_RCC_OscConfig+0x4b4>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f94:	f7fd fbd2 	bl	800173c <HAL_GetTick>
 8003f98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f9a:	e008      	b.n	8003fae <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f9c:	f7fd fbce 	bl	800173c <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e093      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fae:	4b29      	ldr	r3, [pc, #164]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1f0      	bne.n	8003f9c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	69da      	ldr	r2, [r3, #28]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc8:	019b      	lsls	r3, r3, #6
 8003fca:	431a      	orrs	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd0:	085b      	lsrs	r3, r3, #1
 8003fd2:	3b01      	subs	r3, #1
 8003fd4:	041b      	lsls	r3, r3, #16
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fdc:	061b      	lsls	r3, r3, #24
 8003fde:	431a      	orrs	r2, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe4:	071b      	lsls	r3, r3, #28
 8003fe6:	491b      	ldr	r1, [pc, #108]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fec:	4b1b      	ldr	r3, [pc, #108]	; (800405c <HAL_RCC_OscConfig+0x4b4>)
 8003fee:	2201      	movs	r2, #1
 8003ff0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff2:	f7fd fba3 	bl	800173c <HAL_GetTick>
 8003ff6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ff8:	e008      	b.n	800400c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ffa:	f7fd fb9f 	bl	800173c <HAL_GetTick>
 8003ffe:	4602      	mov	r2, r0
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d901      	bls.n	800400c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e064      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800400c:	4b11      	ldr	r3, [pc, #68]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d0f0      	beq.n	8003ffa <HAL_RCC_OscConfig+0x452>
 8004018:	e05c      	b.n	80040d4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800401a:	4b10      	ldr	r3, [pc, #64]	; (800405c <HAL_RCC_OscConfig+0x4b4>)
 800401c:	2200      	movs	r2, #0
 800401e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004020:	f7fd fb8c 	bl	800173c <HAL_GetTick>
 8004024:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004026:	e008      	b.n	800403a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004028:	f7fd fb88 	bl	800173c <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	2b02      	cmp	r3, #2
 8004034:	d901      	bls.n	800403a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e04d      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800403a:	4b06      	ldr	r3, [pc, #24]	; (8004054 <HAL_RCC_OscConfig+0x4ac>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1f0      	bne.n	8004028 <HAL_RCC_OscConfig+0x480>
 8004046:	e045      	b.n	80040d4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	699b      	ldr	r3, [r3, #24]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d107      	bne.n	8004060 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e040      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
 8004054:	40023800 	.word	0x40023800
 8004058:	40007000 	.word	0x40007000
 800405c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004060:	4b1f      	ldr	r3, [pc, #124]	; (80040e0 <HAL_RCC_OscConfig+0x538>)
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d030      	beq.n	80040d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004078:	429a      	cmp	r2, r3
 800407a:	d129      	bne.n	80040d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004086:	429a      	cmp	r2, r3
 8004088:	d122      	bne.n	80040d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004090:	4013      	ands	r3, r2
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004096:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004098:	4293      	cmp	r3, r2
 800409a:	d119      	bne.n	80040d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040a6:	085b      	lsrs	r3, r3, #1
 80040a8:	3b01      	subs	r3, #1
 80040aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d10f      	bne.n	80040d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040bc:	429a      	cmp	r2, r3
 80040be:	d107      	bne.n	80040d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d001      	beq.n	80040d4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e000      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3718      	adds	r7, #24
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	40023800 	.word	0x40023800

080040e4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e066      	b.n	80041c8 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	7f5b      	ldrb	r3, [r3, #29]
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2b00      	cmp	r3, #0
 8004102:	d105      	bne.n	8004110 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f7fd f88c 	bl	8001228 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2202      	movs	r2, #2
 8004114:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	22ca      	movs	r2, #202	; 0xca
 800411c:	625a      	str	r2, [r3, #36]	; 0x24
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2253      	movs	r2, #83	; 0x53
 8004124:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 f998 	bl	800445c <RTC_EnterInitMode>
 800412c:	4603      	mov	r3, r0
 800412e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004130:	7bfb      	ldrb	r3, [r7, #15]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d12c      	bne.n	8004190 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	6812      	ldr	r2, [r2, #0]
 8004140:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004144:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004148:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	6899      	ldr	r1, [r3, #8]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	685a      	ldr	r2, [r3, #4]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	691b      	ldr	r3, [r3, #16]
 8004158:	431a      	orrs	r2, r3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	695b      	ldr	r3, [r3, #20]
 800415e:	431a      	orrs	r2, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	430a      	orrs	r2, r1
 8004166:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	68d2      	ldr	r2, [r2, #12]
 8004170:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	6919      	ldr	r1, [r3, #16]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	041a      	lsls	r2, r3, #16
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	430a      	orrs	r2, r1
 8004184:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 f99f 	bl	80044ca <RTC_ExitInitMode>
 800418c:	4603      	mov	r3, r0
 800418e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004190:	7bfb      	ldrb	r3, [r7, #15]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d113      	bne.n	80041be <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80041a4:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	699a      	ldr	r2, [r3, #24]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	430a      	orrs	r2, r1
 80041b6:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	22ff      	movs	r2, #255	; 0xff
 80041c4:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80041c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3710      	adds	r7, #16
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80041d0:	b590      	push	{r4, r7, lr}
 80041d2:	b087      	sub	sp, #28
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80041dc:	2300      	movs	r3, #0
 80041de:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	7f1b      	ldrb	r3, [r3, #28]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d101      	bne.n	80041ec <HAL_RTC_SetTime+0x1c>
 80041e8:	2302      	movs	r3, #2
 80041ea:	e087      	b.n	80042fc <HAL_RTC_SetTime+0x12c>
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2201      	movs	r2, #1
 80041f0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2202      	movs	r2, #2
 80041f6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d126      	bne.n	800424c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004208:	2b00      	cmp	r3, #0
 800420a:	d102      	bne.n	8004212 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	2200      	movs	r2, #0
 8004210:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	4618      	mov	r0, r3
 8004218:	f000 f97c 	bl	8004514 <RTC_ByteToBcd2>
 800421c:	4603      	mov	r3, r0
 800421e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	785b      	ldrb	r3, [r3, #1]
 8004224:	4618      	mov	r0, r3
 8004226:	f000 f975 	bl	8004514 <RTC_ByteToBcd2>
 800422a:	4603      	mov	r3, r0
 800422c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800422e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	789b      	ldrb	r3, [r3, #2]
 8004234:	4618      	mov	r0, r3
 8004236:	f000 f96d 	bl	8004514 <RTC_ByteToBcd2>
 800423a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800423c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	78db      	ldrb	r3, [r3, #3]
 8004244:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004246:	4313      	orrs	r3, r2
 8004248:	617b      	str	r3, [r7, #20]
 800424a:	e018      	b.n	800427e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004256:	2b00      	cmp	r3, #0
 8004258:	d102      	bne.n	8004260 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	2200      	movs	r2, #0
 800425e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	785b      	ldrb	r3, [r3, #1]
 800426a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800426c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800426e:	68ba      	ldr	r2, [r7, #8]
 8004270:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004272:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	78db      	ldrb	r3, [r3, #3]
 8004278:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800427a:	4313      	orrs	r3, r2
 800427c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	22ca      	movs	r2, #202	; 0xca
 8004284:	625a      	str	r2, [r3, #36]	; 0x24
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2253      	movs	r2, #83	; 0x53
 800428c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800428e:	68f8      	ldr	r0, [r7, #12]
 8004290:	f000 f8e4 	bl	800445c <RTC_EnterInitMode>
 8004294:	4603      	mov	r3, r0
 8004296:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004298:	7cfb      	ldrb	r3, [r7, #19]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d120      	bne.n	80042e0 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80042a8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80042ac:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	689a      	ldr	r2, [r3, #8]
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80042bc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	6899      	ldr	r1, [r3, #8]
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	68da      	ldr	r2, [r3, #12]
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	691b      	ldr	r3, [r3, #16]
 80042cc:	431a      	orrs	r2, r3
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	430a      	orrs	r2, r1
 80042d4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80042d6:	68f8      	ldr	r0, [r7, #12]
 80042d8:	f000 f8f7 	bl	80044ca <RTC_ExitInitMode>
 80042dc:	4603      	mov	r3, r0
 80042de:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80042e0:	7cfb      	ldrb	r3, [r7, #19]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d102      	bne.n	80042ec <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2201      	movs	r2, #1
 80042ea:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	22ff      	movs	r2, #255	; 0xff
 80042f2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	771a      	strb	r2, [r3, #28]

  return status;
 80042fa:	7cfb      	ldrb	r3, [r7, #19]
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	371c      	adds	r7, #28
 8004300:	46bd      	mov	sp, r7
 8004302:	bd90      	pop	{r4, r7, pc}

08004304 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004304:	b590      	push	{r4, r7, lr}
 8004306:	b087      	sub	sp, #28
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004310:	2300      	movs	r3, #0
 8004312:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	7f1b      	ldrb	r3, [r3, #28]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d101      	bne.n	8004320 <HAL_RTC_SetDate+0x1c>
 800431c:	2302      	movs	r3, #2
 800431e:	e071      	b.n	8004404 <HAL_RTC_SetDate+0x100>
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2201      	movs	r2, #1
 8004324:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2202      	movs	r2, #2
 800432a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10e      	bne.n	8004350 <HAL_RTC_SetDate+0x4c>
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	785b      	ldrb	r3, [r3, #1]
 8004336:	f003 0310 	and.w	r3, r3, #16
 800433a:	2b00      	cmp	r3, #0
 800433c:	d008      	beq.n	8004350 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	785b      	ldrb	r3, [r3, #1]
 8004342:	f023 0310 	bic.w	r3, r3, #16
 8004346:	b2db      	uxtb	r3, r3
 8004348:	330a      	adds	r3, #10
 800434a:	b2da      	uxtb	r2, r3
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d11c      	bne.n	8004390 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	78db      	ldrb	r3, [r3, #3]
 800435a:	4618      	mov	r0, r3
 800435c:	f000 f8da 	bl	8004514 <RTC_ByteToBcd2>
 8004360:	4603      	mov	r3, r0
 8004362:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	785b      	ldrb	r3, [r3, #1]
 8004368:	4618      	mov	r0, r3
 800436a:	f000 f8d3 	bl	8004514 <RTC_ByteToBcd2>
 800436e:	4603      	mov	r3, r0
 8004370:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004372:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	789b      	ldrb	r3, [r3, #2]
 8004378:	4618      	mov	r0, r3
 800437a:	f000 f8cb 	bl	8004514 <RTC_ByteToBcd2>
 800437e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004380:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800438a:	4313      	orrs	r3, r2
 800438c:	617b      	str	r3, [r7, #20]
 800438e:	e00e      	b.n	80043ae <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	78db      	ldrb	r3, [r3, #3]
 8004394:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	785b      	ldrb	r3, [r3, #1]
 800439a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800439c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800439e:	68ba      	ldr	r2, [r7, #8]
 80043a0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80043a2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80043aa:	4313      	orrs	r3, r2
 80043ac:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	22ca      	movs	r2, #202	; 0xca
 80043b4:	625a      	str	r2, [r3, #36]	; 0x24
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2253      	movs	r2, #83	; 0x53
 80043bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80043be:	68f8      	ldr	r0, [r7, #12]
 80043c0:	f000 f84c 	bl	800445c <RTC_EnterInitMode>
 80043c4:	4603      	mov	r3, r0
 80043c6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80043c8:	7cfb      	ldrb	r3, [r7, #19]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d10c      	bne.n	80043e8 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80043d8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80043dc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	f000 f873 	bl	80044ca <RTC_ExitInitMode>
 80043e4:	4603      	mov	r3, r0
 80043e6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80043e8:	7cfb      	ldrb	r3, [r7, #19]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d102      	bne.n	80043f4 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2201      	movs	r2, #1
 80043f2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	22ff      	movs	r2, #255	; 0xff
 80043fa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2200      	movs	r2, #0
 8004400:	771a      	strb	r2, [r3, #28]

  return status;
 8004402:	7cfb      	ldrb	r3, [r7, #19]
}
 8004404:	4618      	mov	r0, r3
 8004406:	371c      	adds	r7, #28
 8004408:	46bd      	mov	sp, r7
 800440a:	bd90      	pop	{r4, r7, pc}

0800440c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004414:	2300      	movs	r3, #0
 8004416:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68da      	ldr	r2, [r3, #12]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004426:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004428:	f7fd f988 	bl	800173c <HAL_GetTick>
 800442c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800442e:	e009      	b.n	8004444 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004430:	f7fd f984 	bl	800173c <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800443e:	d901      	bls.n	8004444 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e007      	b.n	8004454 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	f003 0320 	and.w	r3, r3, #32
 800444e:	2b00      	cmp	r3, #0
 8004450:	d0ee      	beq.n	8004430 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3710      	adds	r7, #16
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004464:	2300      	movs	r3, #0
 8004466:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004468:	2300      	movs	r3, #0
 800446a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004476:	2b00      	cmp	r3, #0
 8004478:	d122      	bne.n	80044c0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	68da      	ldr	r2, [r3, #12]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004488:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800448a:	f7fd f957 	bl	800173c <HAL_GetTick>
 800448e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004490:	e00c      	b.n	80044ac <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004492:	f7fd f953 	bl	800173c <HAL_GetTick>
 8004496:	4602      	mov	r2, r0
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044a0:	d904      	bls.n	80044ac <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2204      	movs	r2, #4
 80044a6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d102      	bne.n	80044c0 <RTC_EnterInitMode+0x64>
 80044ba:	7bfb      	ldrb	r3, [r7, #15]
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d1e8      	bne.n	8004492 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80044c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80044ca:	b580      	push	{r7, lr}
 80044cc:	b084      	sub	sp, #16
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044d2:	2300      	movs	r3, #0
 80044d4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	68da      	ldr	r2, [r3, #12]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044e4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f003 0320 	and.w	r3, r3, #32
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d10a      	bne.n	800450a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f7ff ff89 	bl	800440c <HAL_RTC_WaitForSynchro>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d004      	beq.n	800450a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2204      	movs	r2, #4
 8004504:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800450a:	7bfb      	ldrb	r3, [r7, #15]
}
 800450c:	4618      	mov	r0, r3
 800450e:	3710      	adds	r7, #16
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}

08004514 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8004514:	b480      	push	{r7}
 8004516:	b085      	sub	sp, #20
 8004518:	af00      	add	r7, sp, #0
 800451a:	4603      	mov	r3, r0
 800451c:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 800451e:	2300      	movs	r3, #0
 8004520:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8004522:	e005      	b.n	8004530 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004524:	7bfb      	ldrb	r3, [r7, #15]
 8004526:	3301      	adds	r3, #1
 8004528:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 800452a:	79fb      	ldrb	r3, [r7, #7]
 800452c:	3b0a      	subs	r3, #10
 800452e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8004530:	79fb      	ldrb	r3, [r7, #7]
 8004532:	2b09      	cmp	r3, #9
 8004534:	d8f6      	bhi.n	8004524 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8004536:	7bfb      	ldrb	r3, [r7, #15]
 8004538:	011b      	lsls	r3, r3, #4
 800453a:	b2da      	uxtb	r2, r3
 800453c:	79fb      	ldrb	r3, [r7, #7]
 800453e:	4313      	orrs	r3, r2
 8004540:	b2db      	uxtb	r3, r3
}
 8004542:	4618      	mov	r0, r3
 8004544:	3714      	adds	r7, #20
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr

0800454e <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800454e:	b580      	push	{r7, lr}
 8004550:	b082      	sub	sp, #8
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d101      	bne.n	8004560 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e022      	b.n	80045a6 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004566:	b2db      	uxtb	r3, r3
 8004568:	2b00      	cmp	r3, #0
 800456a:	d105      	bne.n	8004578 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f7fc fe82 	bl	800127c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2203      	movs	r2, #3
 800457c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 f815 	bl	80045b0 <HAL_SD_InitCard>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d001      	beq.n	8004590 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e00a      	b.n	80045a6 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80045a4:	2300      	movs	r3, #0
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3708      	adds	r7, #8
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
	...

080045b0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80045b0:	b5b0      	push	{r4, r5, r7, lr}
 80045b2:	b08e      	sub	sp, #56	; 0x38
 80045b4:	af04      	add	r7, sp, #16
 80045b6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80045b8:	2300      	movs	r3, #0
 80045ba:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80045bc:	2300      	movs	r3, #0
 80045be:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80045c0:	2300      	movs	r3, #0
 80045c2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80045c4:	2300      	movs	r3, #0
 80045c6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80045c8:	2300      	movs	r3, #0
 80045ca:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80045cc:	2376      	movs	r3, #118	; 0x76
 80045ce:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681d      	ldr	r5, [r3, #0]
 80045d4:	466c      	mov	r4, sp
 80045d6:	f107 0314 	add.w	r3, r7, #20
 80045da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80045de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80045e2:	f107 0308 	add.w	r3, r7, #8
 80045e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045e8:	4628      	mov	r0, r5
 80045ea:	f001 fc8f 	bl	8005f0c <SDIO_Init>
 80045ee:	4603      	mov	r3, r0
 80045f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80045f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d001      	beq.n	8004600 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e04f      	b.n	80046a0 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004600:	4b29      	ldr	r3, [pc, #164]	; (80046a8 <HAL_SD_InitCard+0xf8>)
 8004602:	2200      	movs	r2, #0
 8004604:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4618      	mov	r0, r3
 800460c:	f001 fcc7 	bl	8005f9e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004610:	4b25      	ldr	r3, [pc, #148]	; (80046a8 <HAL_SD_InitCard+0xf8>)
 8004612:	2201      	movs	r2, #1
 8004614:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8004616:	2002      	movs	r0, #2
 8004618:	f7fd f89c 	bl	8001754 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f001 f857 	bl	80056d0 <SD_PowerON>
 8004622:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004624:	6a3b      	ldr	r3, [r7, #32]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00b      	beq.n	8004642 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2201      	movs	r2, #1
 800462e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004636:	6a3b      	ldr	r3, [r7, #32]
 8004638:	431a      	orrs	r2, r3
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e02e      	b.n	80046a0 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 ff76 	bl	8005534 <SD_InitCard>
 8004648:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800464a:	6a3b      	ldr	r3, [r7, #32]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00b      	beq.n	8004668 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800465c:	6a3b      	ldr	r3, [r7, #32]
 800465e:	431a      	orrs	r2, r3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e01b      	b.n	80046a0 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004670:	4618      	mov	r0, r3
 8004672:	f001 fd26 	bl	80060c2 <SDMMC_CmdBlockLength>
 8004676:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004678:	6a3b      	ldr	r3, [r7, #32]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d00f      	beq.n	800469e <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a0a      	ldr	r2, [pc, #40]	; (80046ac <HAL_SD_InitCard+0xfc>)
 8004684:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800468a:	6a3b      	ldr	r3, [r7, #32]
 800468c:	431a      	orrs	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2201      	movs	r2, #1
 8004696:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e000      	b.n	80046a0 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 800469e:	2300      	movs	r3, #0
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3728      	adds	r7, #40	; 0x28
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bdb0      	pop	{r4, r5, r7, pc}
 80046a8:	422580a0 	.word	0x422580a0
 80046ac:	004005ff 	.word	0x004005ff

080046b0 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b092      	sub	sp, #72	; 0x48
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	60b9      	str	r1, [r7, #8]
 80046ba:	607a      	str	r2, [r7, #4]
 80046bc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80046be:	f7fd f83d 	bl	800173c <HAL_GetTick>
 80046c2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d107      	bne.n	80046e2 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e1bd      	b.n	8004a5e <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	f040 81b0 	bne.w	8004a50 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2200      	movs	r2, #0
 80046f4:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80046f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	441a      	add	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004700:	429a      	cmp	r2, r3
 8004702:	d907      	bls.n	8004714 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004708:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e1a4      	b.n	8004a5e <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2203      	movs	r2, #3
 8004718:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2200      	movs	r2, #0
 8004722:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004728:	2b01      	cmp	r3, #1
 800472a:	d002      	beq.n	8004732 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800472c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800472e:	025b      	lsls	r3, r3, #9
 8004730:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004732:	f04f 33ff 	mov.w	r3, #4294967295
 8004736:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	025b      	lsls	r3, r3, #9
 800473c:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800473e:	2390      	movs	r3, #144	; 0x90
 8004740:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004742:	2302      	movs	r3, #2
 8004744:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004746:	2300      	movs	r3, #0
 8004748:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 800474a:	2301      	movs	r3, #1
 800474c:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f107 0214 	add.w	r2, r7, #20
 8004756:	4611      	mov	r1, r2
 8004758:	4618      	mov	r0, r3
 800475a:	f001 fc86 	bl	800606a <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	2b01      	cmp	r3, #1
 8004762:	d90a      	bls.n	800477a <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2202      	movs	r2, #2
 8004768:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004770:	4618      	mov	r0, r3
 8004772:	f001 fcea 	bl	800614a <SDMMC_CmdReadMultiBlock>
 8004776:	6478      	str	r0, [r7, #68]	; 0x44
 8004778:	e009      	b.n	800478e <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2201      	movs	r2, #1
 800477e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004786:	4618      	mov	r0, r3
 8004788:	f001 fcbd 	bl	8006106 <SDMMC_CmdReadSingleBlock>
 800478c:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800478e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004790:	2b00      	cmp	r3, #0
 8004792:	d012      	beq.n	80047ba <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a7a      	ldr	r2, [pc, #488]	; (8004984 <HAL_SD_ReadBlocks+0x2d4>)
 800479a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047a2:	431a      	orrs	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e151      	b.n	8004a5e <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80047be:	e061      	b.n	8004884 <HAL_SD_ReadBlocks+0x1d4>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d03c      	beq.n	8004848 <HAL_SD_ReadBlocks+0x198>
 80047ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d039      	beq.n	8004848 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80047d4:	2300      	movs	r3, #0
 80047d6:	643b      	str	r3, [r7, #64]	; 0x40
 80047d8:	e033      	b.n	8004842 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4618      	mov	r0, r3
 80047e0:	f001 fbbf 	bl	8005f62 <SDIO_ReadFIFO>
 80047e4:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80047e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047e8:	b2da      	uxtb	r2, r3
 80047ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047ec:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80047ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047f0:	3301      	adds	r3, #1
 80047f2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80047f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047f6:	3b01      	subs	r3, #1
 80047f8:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80047fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047fc:	0a1b      	lsrs	r3, r3, #8
 80047fe:	b2da      	uxtb	r2, r3
 8004800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004802:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004806:	3301      	adds	r3, #1
 8004808:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800480a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800480c:	3b01      	subs	r3, #1
 800480e:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8004810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004812:	0c1b      	lsrs	r3, r3, #16
 8004814:	b2da      	uxtb	r2, r3
 8004816:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004818:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800481a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800481c:	3301      	adds	r3, #1
 800481e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004820:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004822:	3b01      	subs	r3, #1
 8004824:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8004826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004828:	0e1b      	lsrs	r3, r3, #24
 800482a:	b2da      	uxtb	r2, r3
 800482c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800482e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004832:	3301      	adds	r3, #1
 8004834:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004836:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004838:	3b01      	subs	r3, #1
 800483a:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 800483c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800483e:	3301      	adds	r3, #1
 8004840:	643b      	str	r3, [r7, #64]	; 0x40
 8004842:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004844:	2b07      	cmp	r3, #7
 8004846:	d9c8      	bls.n	80047da <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004848:	f7fc ff78 	bl	800173c <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004854:	429a      	cmp	r2, r3
 8004856:	d902      	bls.n	800485e <HAL_SD_ReadBlocks+0x1ae>
 8004858:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800485a:	2b00      	cmp	r3, #0
 800485c:	d112      	bne.n	8004884 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a48      	ldr	r2, [pc, #288]	; (8004984 <HAL_SD_ReadBlocks+0x2d4>)
 8004864:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800486a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8004880:	2303      	movs	r3, #3
 8004882:	e0ec      	b.n	8004a5e <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800488a:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800488e:	2b00      	cmp	r3, #0
 8004890:	d096      	beq.n	80047c0 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800489c:	2b00      	cmp	r3, #0
 800489e:	d022      	beq.n	80048e6 <HAL_SD_ReadBlocks+0x236>
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d91f      	bls.n	80048e6 <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048aa:	2b03      	cmp	r3, #3
 80048ac:	d01b      	beq.n	80048e6 <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4618      	mov	r0, r3
 80048b4:	f001 fcb0 	bl	8006218 <SDMMC_CmdStopTransfer>
 80048b8:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80048ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d012      	beq.n	80048e6 <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a2f      	ldr	r2, [pc, #188]	; (8004984 <HAL_SD_ReadBlocks+0x2d4>)
 80048c6:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048ce:	431a      	orrs	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e0bb      	b.n	8004a5e <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ec:	f003 0308 	and.w	r3, r3, #8
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d012      	beq.n	800491a <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a22      	ldr	r2, [pc, #136]	; (8004984 <HAL_SD_ReadBlocks+0x2d4>)
 80048fa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004900:	f043 0208 	orr.w	r2, r3, #8
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e0a1      	b.n	8004a5e <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004920:	f003 0302 	and.w	r3, r3, #2
 8004924:	2b00      	cmp	r3, #0
 8004926:	d012      	beq.n	800494e <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a15      	ldr	r2, [pc, #84]	; (8004984 <HAL_SD_ReadBlocks+0x2d4>)
 800492e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004934:	f043 0202 	orr.w	r2, r3, #2
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2200      	movs	r2, #0
 8004948:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e087      	b.n	8004a5e <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004954:	f003 0320 	and.w	r3, r3, #32
 8004958:	2b00      	cmp	r3, #0
 800495a:	d064      	beq.n	8004a26 <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a08      	ldr	r2, [pc, #32]	; (8004984 <HAL_SD_ReadBlocks+0x2d4>)
 8004962:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004968:	f043 0220 	orr.w	r2, r3, #32
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e06d      	b.n	8004a5e <HAL_SD_ReadBlocks+0x3ae>
 8004982:	bf00      	nop
 8004984:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4618      	mov	r0, r3
 800498e:	f001 fae8 	bl	8005f62 <SDIO_ReadFIFO>
 8004992:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8004994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004996:	b2da      	uxtb	r2, r3
 8004998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800499a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800499c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800499e:	3301      	adds	r3, #1
 80049a0:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80049a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049a4:	3b01      	subs	r3, #1
 80049a6:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80049a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049aa:	0a1b      	lsrs	r3, r3, #8
 80049ac:	b2da      	uxtb	r2, r3
 80049ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049b0:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80049b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049b4:	3301      	adds	r3, #1
 80049b6:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80049b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049ba:	3b01      	subs	r3, #1
 80049bc:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80049be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c0:	0c1b      	lsrs	r3, r3, #16
 80049c2:	b2da      	uxtb	r2, r3
 80049c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049c6:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80049c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049ca:	3301      	adds	r3, #1
 80049cc:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80049ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049d0:	3b01      	subs	r3, #1
 80049d2:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80049d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049d6:	0e1b      	lsrs	r3, r3, #24
 80049d8:	b2da      	uxtb	r2, r3
 80049da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049dc:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80049de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049e0:	3301      	adds	r3, #1
 80049e2:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80049e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049e6:	3b01      	subs	r3, #1
 80049e8:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80049ea:	f7fc fea7 	bl	800173c <HAL_GetTick>
 80049ee:	4602      	mov	r2, r0
 80049f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f2:	1ad3      	subs	r3, r2, r3
 80049f4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d902      	bls.n	8004a00 <HAL_SD_ReadBlocks+0x350>
 80049fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d112      	bne.n	8004a26 <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a18      	ldr	r2, [pc, #96]	; (8004a68 <HAL_SD_ReadBlocks+0x3b8>)
 8004a06:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e01b      	b.n	8004a5e <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d002      	beq.n	8004a3a <HAL_SD_ReadBlocks+0x38a>
 8004a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1a6      	bne.n	8004988 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f240 523a 	movw	r2, #1338	; 0x53a
 8004a42:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	e006      	b.n	8004a5e <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a54:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
  }
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3748      	adds	r7, #72	; 0x48
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	004005ff 	.word	0x004005ff

08004a6c <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b092      	sub	sp, #72	; 0x48
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
 8004a78:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004a7a:	f7fc fe5f 	bl	800173c <HAL_GetTick>
 8004a7e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d107      	bne.n	8004a9e <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a92:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e165      	b.n	8004d6a <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	f040 8158 	bne.w	8004d5c <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004ab2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	441a      	add	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d907      	bls.n	8004ad0 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e14c      	b.n	8004d6a <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2203      	movs	r2, #3
 8004ad4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2200      	movs	r2, #0
 8004ade:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d002      	beq.n	8004aee <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8004ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aea:	025b      	lsls	r3, r3, #9
 8004aec:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004aee:	f04f 33ff 	mov.w	r3, #4294967295
 8004af2:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	025b      	lsls	r3, r3, #9
 8004af8:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004afa:	2390      	movs	r3, #144	; 0x90
 8004afc:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8004afe:	2300      	movs	r3, #0
 8004b00:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004b02:	2300      	movs	r3, #0
 8004b04:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8004b06:	2301      	movs	r3, #1
 8004b08:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f107 0218 	add.w	r2, r7, #24
 8004b12:	4611      	mov	r1, r2
 8004b14:	4618      	mov	r0, r3
 8004b16:	f001 faa8 	bl	800606a <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d90a      	bls.n	8004b36 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2220      	movs	r2, #32
 8004b24:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f001 fb50 	bl	80061d2 <SDMMC_CmdWriteMultiBlock>
 8004b32:	6478      	str	r0, [r7, #68]	; 0x44
 8004b34:	e009      	b.n	8004b4a <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2210      	movs	r2, #16
 8004b3a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b42:	4618      	mov	r0, r3
 8004b44:	f001 fb23 	bl	800618e <SDMMC_CmdWriteSingleBlock>
 8004b48:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8004b4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d012      	beq.n	8004b76 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a87      	ldr	r2, [pc, #540]	; (8004d74 <HAL_SD_WriteBlocks+0x308>)
 8004b56:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b5e:	431a      	orrs	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e0f9      	b.n	8004d6a <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8004b76:	69fb      	ldr	r3, [r7, #28]
 8004b78:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8004b7a:	e065      	b.n	8004c48 <HAL_SD_WriteBlocks+0x1dc>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d040      	beq.n	8004c0c <HAL_SD_WriteBlocks+0x1a0>
 8004b8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d03d      	beq.n	8004c0c <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8004b90:	2300      	movs	r3, #0
 8004b92:	643b      	str	r3, [r7, #64]	; 0x40
 8004b94:	e037      	b.n	8004c06 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8004b96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004b9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b9e:	3301      	adds	r3, #1
 8004ba0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004ba2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ba4:	3b01      	subs	r3, #1
 8004ba6:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8004ba8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004baa:	781b      	ldrb	r3, [r3, #0]
 8004bac:	021a      	lsls	r2, r3, #8
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bb6:	3301      	adds	r3, #1
 8004bb8:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004bba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8004bc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	041a      	lsls	r2, r3, #16
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004bcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bce:	3301      	adds	r3, #1
 8004bd0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004bd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bd4:	3b01      	subs	r3, #1
 8004bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8004bd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bda:	781b      	ldrb	r3, [r3, #0]
 8004bdc:	061a      	lsls	r2, r3, #24
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004be4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004be6:	3301      	adds	r3, #1
 8004be8:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004bea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bec:	3b01      	subs	r3, #1
 8004bee:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f107 0214 	add.w	r2, r7, #20
 8004bf8:	4611      	mov	r1, r2
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f001 f9be 	bl	8005f7c <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8004c00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c02:	3301      	adds	r3, #1
 8004c04:	643b      	str	r3, [r7, #64]	; 0x40
 8004c06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c08:	2b07      	cmp	r3, #7
 8004c0a:	d9c4      	bls.n	8004b96 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004c0c:	f7fc fd96 	bl	800173c <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d902      	bls.n	8004c22 <HAL_SD_WriteBlocks+0x1b6>
 8004c1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d112      	bne.n	8004c48 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a53      	ldr	r2, [pc, #332]	; (8004d74 <HAL_SD_WriteBlocks+0x308>)
 8004c28:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c30:	431a      	orrs	r2, r3
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	e090      	b.n	8004d6a <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c4e:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d092      	beq.n	8004b7c <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d022      	beq.n	8004caa <HAL_SD_WriteBlocks+0x23e>
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d91f      	bls.n	8004caa <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c6e:	2b03      	cmp	r3, #3
 8004c70:	d01b      	beq.n	8004caa <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4618      	mov	r0, r3
 8004c78:	f001 face 	bl	8006218 <SDMMC_CmdStopTransfer>
 8004c7c:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8004c7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d012      	beq.n	8004caa <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a3a      	ldr	r2, [pc, #232]	; (8004d74 <HAL_SD_WriteBlocks+0x308>)
 8004c8a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c92:	431a      	orrs	r2, r3
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e05f      	b.n	8004d6a <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cb0:	f003 0308 	and.w	r3, r3, #8
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d012      	beq.n	8004cde <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a2d      	ldr	r2, [pc, #180]	; (8004d74 <HAL_SD_WriteBlocks+0x308>)
 8004cbe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc4:	f043 0208 	orr.w	r2, r3, #8
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e045      	b.n	8004d6a <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ce4:	f003 0302 	and.w	r3, r3, #2
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d012      	beq.n	8004d12 <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a20      	ldr	r2, [pc, #128]	; (8004d74 <HAL_SD_WriteBlocks+0x308>)
 8004cf2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf8:	f043 0202 	orr.w	r2, r3, #2
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e02b      	b.n	8004d6a <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d18:	f003 0310 	and.w	r3, r3, #16
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d012      	beq.n	8004d46 <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a13      	ldr	r2, [pc, #76]	; (8004d74 <HAL_SD_WriteBlocks+0x308>)
 8004d26:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d2c:	f043 0210 	orr.w	r2, r3, #16
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e011      	b.n	8004d6a <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f240 523a 	movw	r2, #1338	; 0x53a
 8004d4e:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	e006      	b.n	8004d6a <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d60:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
  }
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3748      	adds	r7, #72	; 0x48
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	004005ff 	.word	0x004005ff

08004d78 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d84:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d008      	beq.n	8004da6 <HAL_SD_IRQHandler+0x2e>
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f003 0308 	and.w	r3, r3, #8
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d003      	beq.n	8004da6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f000 fd4c 	bl	800583c <SD_Read_IT>
 8004da4:	e155      	b.n	8005052 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	f000 808f 	beq.w	8004ed4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004dbe:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	6812      	ldr	r2, [r2, #0]
 8004dca:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8004dce:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8004dd2:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f022 0201 	bic.w	r2, r2, #1
 8004de2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f003 0308 	and.w	r3, r3, #8
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d039      	beq.n	8004e62 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f003 0302 	and.w	r3, r3, #2
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d104      	bne.n	8004e02 <HAL_SD_IRQHandler+0x8a>
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f003 0320 	and.w	r3, r3, #32
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d011      	beq.n	8004e26 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4618      	mov	r0, r3
 8004e08:	f001 fa06 	bl	8006218 <SDMMC_CmdStopTransfer>
 8004e0c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d008      	beq.n	8004e26 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f000 f91f 	bl	8005064 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f240 523a 	movw	r2, #1338	; 0x53a
 8004e2e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f003 0301 	and.w	r3, r3, #1
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d104      	bne.n	8004e52 <HAL_SD_IRQHandler+0xda>
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f003 0302 	and.w	r3, r3, #2
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d003      	beq.n	8004e5a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f001 fe2c 	bl	8006ab0 <HAL_SD_RxCpltCallback>
 8004e58:	e0fb      	b.n	8005052 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f001 fe1e 	bl	8006a9c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004e60:	e0f7      	b.n	8005052 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	f000 80f2 	beq.w	8005052 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f003 0320 	and.w	r3, r3, #32
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d011      	beq.n	8004e9c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f001 f9cb 	bl	8006218 <SDMMC_CmdStopTransfer>
 8004e82:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d008      	beq.n	8004e9c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	431a      	orrs	r2, r3
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 f8e4 	bl	8005064 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	f040 80d5 	bne.w	8005052 <HAL_SD_IRQHandler+0x2da>
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f003 0302 	and.w	r3, r3, #2
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	f040 80cf 	bne.w	8005052 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f022 0208 	bic.w	r2, r2, #8
 8004ec2:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f001 fde5 	bl	8006a9c <HAL_SD_TxCpltCallback>
}
 8004ed2:	e0be      	b.n	8005052 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d008      	beq.n	8004ef4 <HAL_SD_IRQHandler+0x17c>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f003 0308 	and.w	r3, r3, #8
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d003      	beq.n	8004ef4 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 fcf6 	bl	80058de <SD_Write_IT>
 8004ef2:	e0ae      	b.n	8005052 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004efa:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	f000 80a7 	beq.w	8005052 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f0a:	f003 0302 	and.w	r3, r3, #2
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d005      	beq.n	8004f1e <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f16:	f043 0202 	orr.w	r2, r3, #2
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f24:	f003 0308 	and.w	r3, r3, #8
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d005      	beq.n	8004f38 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f30:	f043 0208 	orr.w	r2, r3, #8
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f3e:	f003 0320 	and.w	r3, r3, #32
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d005      	beq.n	8004f52 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f4a:	f043 0220 	orr.w	r2, r3, #32
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f58:	f003 0310 	and.w	r3, r3, #16
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d005      	beq.n	8004f6c <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f64:	f043 0210 	orr.w	r2, r3, #16
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f240 523a 	movw	r2, #1338	; 0x53a
 8004f74:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8004f84:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f001 f944 	bl	8006218 <SDMMC_CmdStopTransfer>
 8004f90:	4602      	mov	r2, r0
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f96:	431a      	orrs	r2, r3
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f003 0308 	and.w	r3, r3, #8
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00a      	beq.n	8004fbc <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2201      	movs	r2, #1
 8004faa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f000 f855 	bl	8005064 <HAL_SD_ErrorCallback>
}
 8004fba:	e04a      	b.n	8005052 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d045      	beq.n	8005052 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f003 0310 	and.w	r3, r3, #16
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d104      	bne.n	8004fda <HAL_SD_IRQHandler+0x262>
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f003 0320 	and.w	r3, r3, #32
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d011      	beq.n	8004ffe <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fde:	4a1f      	ldr	r2, [pc, #124]	; (800505c <HAL_SD_IRQHandler+0x2e4>)
 8004fe0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7fd fac8 	bl	800257c <HAL_DMA_Abort_IT>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d02f      	beq.n	8005052 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f000 fa2e 	bl	8005458 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004ffc:	e029      	b.n	8005052 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f003 0301 	and.w	r3, r3, #1
 8005004:	2b00      	cmp	r3, #0
 8005006:	d104      	bne.n	8005012 <HAL_SD_IRQHandler+0x29a>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f003 0302 	and.w	r3, r3, #2
 800500e:	2b00      	cmp	r3, #0
 8005010:	d011      	beq.n	8005036 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005016:	4a12      	ldr	r2, [pc, #72]	; (8005060 <HAL_SD_IRQHandler+0x2e8>)
 8005018:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501e:	4618      	mov	r0, r3
 8005020:	f7fd faac 	bl	800257c <HAL_DMA_Abort_IT>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d013      	beq.n	8005052 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502e:	4618      	mov	r0, r3
 8005030:	f000 fa49 	bl	80054c6 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005034:	e00d      	b.n	8005052 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f001 fd1c 	bl	8006a88 <HAL_SD_AbortCallback>
}
 8005050:	e7ff      	b.n	8005052 <HAL_SD_IRQHandler+0x2da>
 8005052:	bf00      	nop
 8005054:	3710      	adds	r7, #16
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	08005459 	.word	0x08005459
 8005060:	080054c7 	.word	0x080054c7

08005064 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800506c:	bf00      	nop
 800506e:	370c      	adds	r7, #12
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr

08005078 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005086:	0f9b      	lsrs	r3, r3, #30
 8005088:	b2da      	uxtb	r2, r3
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005092:	0e9b      	lsrs	r3, r3, #26
 8005094:	b2db      	uxtb	r3, r3
 8005096:	f003 030f 	and.w	r3, r3, #15
 800509a:	b2da      	uxtb	r2, r3
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050a4:	0e1b      	lsrs	r3, r3, #24
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	f003 0303 	and.w	r3, r3, #3
 80050ac:	b2da      	uxtb	r2, r3
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050b6:	0c1b      	lsrs	r3, r3, #16
 80050b8:	b2da      	uxtb	r2, r3
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050c2:	0a1b      	lsrs	r3, r3, #8
 80050c4:	b2da      	uxtb	r2, r3
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050ce:	b2da      	uxtb	r2, r3
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80050d8:	0d1b      	lsrs	r3, r3, #20
 80050da:	b29a      	uxth	r2, r3
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80050e4:	0c1b      	lsrs	r3, r3, #16
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	f003 030f 	and.w	r3, r3, #15
 80050ec:	b2da      	uxtb	r2, r3
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80050f6:	0bdb      	lsrs	r3, r3, #15
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	f003 0301 	and.w	r3, r3, #1
 80050fe:	b2da      	uxtb	r2, r3
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005108:	0b9b      	lsrs	r3, r3, #14
 800510a:	b2db      	uxtb	r3, r3
 800510c:	f003 0301 	and.w	r3, r3, #1
 8005110:	b2da      	uxtb	r2, r3
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800511a:	0b5b      	lsrs	r3, r3, #13
 800511c:	b2db      	uxtb	r3, r3
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	b2da      	uxtb	r2, r3
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800512c:	0b1b      	lsrs	r3, r3, #12
 800512e:	b2db      	uxtb	r3, r3
 8005130:	f003 0301 	and.w	r3, r3, #1
 8005134:	b2da      	uxtb	r2, r3
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	2200      	movs	r2, #0
 800513e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005144:	2b00      	cmp	r3, #0
 8005146:	d163      	bne.n	8005210 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800514c:	009a      	lsls	r2, r3, #2
 800514e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005152:	4013      	ands	r3, r2
 8005154:	687a      	ldr	r2, [r7, #4]
 8005156:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005158:	0f92      	lsrs	r2, r2, #30
 800515a:	431a      	orrs	r2, r3
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005164:	0edb      	lsrs	r3, r3, #27
 8005166:	b2db      	uxtb	r3, r3
 8005168:	f003 0307 	and.w	r3, r3, #7
 800516c:	b2da      	uxtb	r2, r3
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005176:	0e1b      	lsrs	r3, r3, #24
 8005178:	b2db      	uxtb	r3, r3
 800517a:	f003 0307 	and.w	r3, r3, #7
 800517e:	b2da      	uxtb	r2, r3
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005188:	0d5b      	lsrs	r3, r3, #21
 800518a:	b2db      	uxtb	r3, r3
 800518c:	f003 0307 	and.w	r3, r3, #7
 8005190:	b2da      	uxtb	r2, r3
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800519a:	0c9b      	lsrs	r3, r3, #18
 800519c:	b2db      	uxtb	r3, r3
 800519e:	f003 0307 	and.w	r3, r3, #7
 80051a2:	b2da      	uxtb	r2, r3
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051ac:	0bdb      	lsrs	r3, r3, #15
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	f003 0307 	and.w	r3, r3, #7
 80051b4:	b2da      	uxtb	r2, r3
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	691b      	ldr	r3, [r3, #16]
 80051be:	1c5a      	adds	r2, r3, #1
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	7e1b      	ldrb	r3, [r3, #24]
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	f003 0307 	and.w	r3, r3, #7
 80051ce:	3302      	adds	r3, #2
 80051d0:	2201      	movs	r2, #1
 80051d2:	fa02 f303 	lsl.w	r3, r2, r3
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80051da:	fb03 f202 	mul.w	r2, r3, r2
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	7a1b      	ldrb	r3, [r3, #8]
 80051e6:	b2db      	uxtb	r3, r3
 80051e8:	f003 030f 	and.w	r3, r3, #15
 80051ec:	2201      	movs	r2, #1
 80051ee:	409a      	lsls	r2, r3
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051f8:	687a      	ldr	r2, [r7, #4]
 80051fa:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80051fc:	0a52      	lsrs	r2, r2, #9
 80051fe:	fb03 f202 	mul.w	r2, r3, r2
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f44f 7200 	mov.w	r2, #512	; 0x200
 800520c:	661a      	str	r2, [r3, #96]	; 0x60
 800520e:	e031      	b.n	8005274 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005214:	2b01      	cmp	r3, #1
 8005216:	d11d      	bne.n	8005254 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800521c:	041b      	lsls	r3, r3, #16
 800521e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005226:	0c1b      	lsrs	r3, r3, #16
 8005228:	431a      	orrs	r2, r3
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	691b      	ldr	r3, [r3, #16]
 8005232:	3301      	adds	r3, #1
 8005234:	029a      	lsls	r2, r3, #10
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005248:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	661a      	str	r2, [r3, #96]	; 0x60
 8005252:	e00f      	b.n	8005274 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a58      	ldr	r2, [pc, #352]	; (80053bc <HAL_SD_GetCardCSD+0x344>)
 800525a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005260:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e09d      	b.n	80053b0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005278:	0b9b      	lsrs	r3, r3, #14
 800527a:	b2db      	uxtb	r3, r3
 800527c:	f003 0301 	and.w	r3, r3, #1
 8005280:	b2da      	uxtb	r2, r3
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800528a:	09db      	lsrs	r3, r3, #7
 800528c:	b2db      	uxtb	r3, r3
 800528e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005292:	b2da      	uxtb	r2, r3
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800529c:	b2db      	uxtb	r3, r3
 800529e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80052a2:	b2da      	uxtb	r2, r3
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ac:	0fdb      	lsrs	r3, r3, #31
 80052ae:	b2da      	uxtb	r2, r3
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052b8:	0f5b      	lsrs	r3, r3, #29
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	f003 0303 	and.w	r3, r3, #3
 80052c0:	b2da      	uxtb	r2, r3
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ca:	0e9b      	lsrs	r3, r3, #26
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	f003 0307 	and.w	r3, r3, #7
 80052d2:	b2da      	uxtb	r2, r3
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052dc:	0d9b      	lsrs	r3, r3, #22
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	f003 030f 	and.w	r3, r3, #15
 80052e4:	b2da      	uxtb	r2, r3
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ee:	0d5b      	lsrs	r3, r3, #21
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	f003 0301 	and.w	r3, r3, #1
 80052f6:	b2da      	uxtb	r2, r3
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	2200      	movs	r2, #0
 8005302:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800530a:	0c1b      	lsrs	r3, r3, #16
 800530c:	b2db      	uxtb	r3, r3
 800530e:	f003 0301 	and.w	r3, r3, #1
 8005312:	b2da      	uxtb	r2, r3
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800531e:	0bdb      	lsrs	r3, r3, #15
 8005320:	b2db      	uxtb	r3, r3
 8005322:	f003 0301 	and.w	r3, r3, #1
 8005326:	b2da      	uxtb	r2, r3
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005332:	0b9b      	lsrs	r3, r3, #14
 8005334:	b2db      	uxtb	r3, r3
 8005336:	f003 0301 	and.w	r3, r3, #1
 800533a:	b2da      	uxtb	r2, r3
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005346:	0b5b      	lsrs	r3, r3, #13
 8005348:	b2db      	uxtb	r3, r3
 800534a:	f003 0301 	and.w	r3, r3, #1
 800534e:	b2da      	uxtb	r2, r3
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800535a:	0b1b      	lsrs	r3, r3, #12
 800535c:	b2db      	uxtb	r3, r3
 800535e:	f003 0301 	and.w	r3, r3, #1
 8005362:	b2da      	uxtb	r2, r3
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800536e:	0a9b      	lsrs	r3, r3, #10
 8005370:	b2db      	uxtb	r3, r3
 8005372:	f003 0303 	and.w	r3, r3, #3
 8005376:	b2da      	uxtb	r2, r3
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005382:	0a1b      	lsrs	r3, r3, #8
 8005384:	b2db      	uxtb	r3, r3
 8005386:	f003 0303 	and.w	r3, r3, #3
 800538a:	b2da      	uxtb	r2, r3
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005396:	085b      	lsrs	r3, r3, #1
 8005398:	b2db      	uxtb	r3, r3
 800539a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800539e:	b2da      	uxtb	r2, r3
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	2201      	movs	r2, #1
 80053aa:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80053ae:	2300      	movs	r3, #0
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr
 80053bc:	004005ff 	.word	0x004005ff

080053c0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b086      	sub	sp, #24
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8005420:	2300      	movs	r3, #0
 8005422:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005424:	f107 030c 	add.w	r3, r7, #12
 8005428:	4619      	mov	r1, r3
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 f9de 	bl	80057ec <SD_SendStatus>
 8005430:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d005      	beq.n	8005444 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	431a      	orrs	r2, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	0a5b      	lsrs	r3, r3, #9
 8005448:	f003 030f 	and.w	r3, r3, #15
 800544c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800544e:	693b      	ldr	r3, [r7, #16]
}
 8005450:	4618      	mov	r0, r3
 8005452:	3718      	adds	r7, #24
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005464:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f240 523a 	movw	r2, #1338	; 0x53a
 800546e:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005470:	68f8      	ldr	r0, [r7, #12]
 8005472:	f7ff ffd1 	bl	8005418 <HAL_SD_GetCardState>
 8005476:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2200      	movs	r2, #0
 8005484:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	2b06      	cmp	r3, #6
 800548a:	d002      	beq.n	8005492 <SD_DMATxAbort+0x3a>
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	2b05      	cmp	r3, #5
 8005490:	d10a      	bne.n	80054a8 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4618      	mov	r0, r3
 8005498:	f000 febe 	bl	8006218 <SDMMC_CmdStopTransfer>
 800549c:	4602      	mov	r2, r0
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a2:	431a      	orrs	r2, r3
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d103      	bne.n	80054b8 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f001 fae9 	bl	8006a88 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80054b6:	e002      	b.n	80054be <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f7ff fdd3 	bl	8005064 <HAL_SD_ErrorCallback>
}
 80054be:	bf00      	nop
 80054c0:	3710      	adds	r7, #16
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}

080054c6 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b084      	sub	sp, #16
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d2:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f240 523a 	movw	r2, #1338	; 0x53a
 80054dc:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80054de:	68f8      	ldr	r0, [r7, #12]
 80054e0:	f7ff ff9a 	bl	8005418 <HAL_SD_GetCardState>
 80054e4:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	2b06      	cmp	r3, #6
 80054f8:	d002      	beq.n	8005500 <SD_DMARxAbort+0x3a>
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	2b05      	cmp	r3, #5
 80054fe:	d10a      	bne.n	8005516 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4618      	mov	r0, r3
 8005506:	f000 fe87 	bl	8006218 <SDMMC_CmdStopTransfer>
 800550a:	4602      	mov	r2, r0
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005510:	431a      	orrs	r2, r3
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551a:	2b00      	cmp	r3, #0
 800551c:	d103      	bne.n	8005526 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800551e:	68f8      	ldr	r0, [r7, #12]
 8005520:	f001 fab2 	bl	8006a88 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005524:	e002      	b.n	800552c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005526:	68f8      	ldr	r0, [r7, #12]
 8005528:	f7ff fd9c 	bl	8005064 <HAL_SD_ErrorCallback>
}
 800552c:	bf00      	nop
 800552e:	3710      	adds	r7, #16
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}

08005534 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005534:	b5b0      	push	{r4, r5, r7, lr}
 8005536:	b094      	sub	sp, #80	; 0x50
 8005538:	af04      	add	r7, sp, #16
 800553a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800553c:	2301      	movs	r3, #1
 800553e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4618      	mov	r0, r3
 8005546:	f000 fd38 	bl	8005fba <SDIO_GetPowerState>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d102      	bne.n	8005556 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005550:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005554:	e0b8      	b.n	80056c8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800555a:	2b03      	cmp	r3, #3
 800555c:	d02f      	beq.n	80055be <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4618      	mov	r0, r3
 8005564:	f000 ff1f 	bl	80063a6 <SDMMC_CmdSendCID>
 8005568:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800556a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800556c:	2b00      	cmp	r3, #0
 800556e:	d001      	beq.n	8005574 <SD_InitCard+0x40>
    {
      return errorstate;
 8005570:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005572:	e0a9      	b.n	80056c8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2100      	movs	r1, #0
 800557a:	4618      	mov	r0, r3
 800557c:	f000 fd62 	bl	8006044 <SDIO_GetResponse>
 8005580:	4602      	mov	r2, r0
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	2104      	movs	r1, #4
 800558c:	4618      	mov	r0, r3
 800558e:	f000 fd59 	bl	8006044 <SDIO_GetResponse>
 8005592:	4602      	mov	r2, r0
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2108      	movs	r1, #8
 800559e:	4618      	mov	r0, r3
 80055a0:	f000 fd50 	bl	8006044 <SDIO_GetResponse>
 80055a4:	4602      	mov	r2, r0
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	210c      	movs	r1, #12
 80055b0:	4618      	mov	r0, r3
 80055b2:	f000 fd47 	bl	8006044 <SDIO_GetResponse>
 80055b6:	4602      	mov	r2, r0
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055c2:	2b03      	cmp	r3, #3
 80055c4:	d00d      	beq.n	80055e2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f107 020e 	add.w	r2, r7, #14
 80055ce:	4611      	mov	r1, r2
 80055d0:	4618      	mov	r0, r3
 80055d2:	f000 ff25 	bl	8006420 <SDMMC_CmdSetRelAdd>
 80055d6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80055d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d001      	beq.n	80055e2 <SD_InitCard+0xae>
    {
      return errorstate;
 80055de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055e0:	e072      	b.n	80056c8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055e6:	2b03      	cmp	r3, #3
 80055e8:	d036      	beq.n	8005658 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80055ea:	89fb      	ldrh	r3, [r7, #14]
 80055ec:	461a      	mov	r2, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055fa:	041b      	lsls	r3, r3, #16
 80055fc:	4619      	mov	r1, r3
 80055fe:	4610      	mov	r0, r2
 8005600:	f000 feef 	bl	80063e2 <SDMMC_CmdSendCSD>
 8005604:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005606:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005608:	2b00      	cmp	r3, #0
 800560a:	d001      	beq.n	8005610 <SD_InitCard+0xdc>
    {
      return errorstate;
 800560c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800560e:	e05b      	b.n	80056c8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	2100      	movs	r1, #0
 8005616:	4618      	mov	r0, r3
 8005618:	f000 fd14 	bl	8006044 <SDIO_GetResponse>
 800561c:	4602      	mov	r2, r0
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	2104      	movs	r1, #4
 8005628:	4618      	mov	r0, r3
 800562a:	f000 fd0b 	bl	8006044 <SDIO_GetResponse>
 800562e:	4602      	mov	r2, r0
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	2108      	movs	r1, #8
 800563a:	4618      	mov	r0, r3
 800563c:	f000 fd02 	bl	8006044 <SDIO_GetResponse>
 8005640:	4602      	mov	r2, r0
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	210c      	movs	r1, #12
 800564c:	4618      	mov	r0, r3
 800564e:	f000 fcf9 	bl	8006044 <SDIO_GetResponse>
 8005652:	4602      	mov	r2, r0
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2104      	movs	r1, #4
 800565e:	4618      	mov	r0, r3
 8005660:	f000 fcf0 	bl	8006044 <SDIO_GetResponse>
 8005664:	4603      	mov	r3, r0
 8005666:	0d1a      	lsrs	r2, r3, #20
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800566c:	f107 0310 	add.w	r3, r7, #16
 8005670:	4619      	mov	r1, r3
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f7ff fd00 	bl	8005078 <HAL_SD_GetCardCSD>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d002      	beq.n	8005684 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800567e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005682:	e021      	b.n	80056c8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6819      	ldr	r1, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800568c:	041b      	lsls	r3, r3, #16
 800568e:	2200      	movs	r2, #0
 8005690:	461c      	mov	r4, r3
 8005692:	4615      	mov	r5, r2
 8005694:	4622      	mov	r2, r4
 8005696:	462b      	mov	r3, r5
 8005698:	4608      	mov	r0, r1
 800569a:	f000 fddf 	bl	800625c <SDMMC_CmdSelDesel>
 800569e:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80056a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d001      	beq.n	80056aa <SD_InitCard+0x176>
  {
    return errorstate;
 80056a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056a8:	e00e      	b.n	80056c8 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681d      	ldr	r5, [r3, #0]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	466c      	mov	r4, sp
 80056b2:	f103 0210 	add.w	r2, r3, #16
 80056b6:	ca07      	ldmia	r2, {r0, r1, r2}
 80056b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80056bc:	3304      	adds	r3, #4
 80056be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80056c0:	4628      	mov	r0, r5
 80056c2:	f000 fc23 	bl	8005f0c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80056c6:	2300      	movs	r3, #0
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3740      	adds	r7, #64	; 0x40
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bdb0      	pop	{r4, r5, r7, pc}

080056d0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b086      	sub	sp, #24
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80056d8:	2300      	movs	r3, #0
 80056da:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80056dc:	2300      	movs	r3, #0
 80056de:	617b      	str	r3, [r7, #20]
 80056e0:	2300      	movs	r3, #0
 80056e2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4618      	mov	r0, r3
 80056ea:	f000 fdda 	bl	80062a2 <SDMMC_CmdGoIdleState>
 80056ee:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d001      	beq.n	80056fa <SD_PowerON+0x2a>
  {
    return errorstate;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	e072      	b.n	80057e0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4618      	mov	r0, r3
 8005700:	f000 fded 	bl	80062de <SDMMC_CmdOperCond>
 8005704:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d00d      	beq.n	8005728 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4618      	mov	r0, r3
 8005718:	f000 fdc3 	bl	80062a2 <SDMMC_CmdGoIdleState>
 800571c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d004      	beq.n	800572e <SD_PowerON+0x5e>
    {
      return errorstate;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	e05b      	b.n	80057e0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005732:	2b01      	cmp	r3, #1
 8005734:	d137      	bne.n	80057a6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	2100      	movs	r1, #0
 800573c:	4618      	mov	r0, r3
 800573e:	f000 fded 	bl	800631c <SDMMC_CmdAppCommand>
 8005742:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d02d      	beq.n	80057a6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800574a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800574e:	e047      	b.n	80057e0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2100      	movs	r1, #0
 8005756:	4618      	mov	r0, r3
 8005758:	f000 fde0 	bl	800631c <SDMMC_CmdAppCommand>
 800575c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d001      	beq.n	8005768 <SD_PowerON+0x98>
    {
      return errorstate;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	e03b      	b.n	80057e0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	491e      	ldr	r1, [pc, #120]	; (80057e8 <SD_PowerON+0x118>)
 800576e:	4618      	mov	r0, r3
 8005770:	f000 fdf6 	bl	8006360 <SDMMC_CmdAppOperCommand>
 8005774:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d002      	beq.n	8005782 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800577c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005780:	e02e      	b.n	80057e0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2100      	movs	r1, #0
 8005788:	4618      	mov	r0, r3
 800578a:	f000 fc5b 	bl	8006044 <SDIO_GetResponse>
 800578e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	0fdb      	lsrs	r3, r3, #31
 8005794:	2b01      	cmp	r3, #1
 8005796:	d101      	bne.n	800579c <SD_PowerON+0xcc>
 8005798:	2301      	movs	r3, #1
 800579a:	e000      	b.n	800579e <SD_PowerON+0xce>
 800579c:	2300      	movs	r3, #0
 800579e:	613b      	str	r3, [r7, #16]

    count++;
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	3301      	adds	r3, #1
 80057a4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d802      	bhi.n	80057b6 <SD_PowerON+0xe6>
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d0cc      	beq.n	8005750 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80057bc:	4293      	cmp	r3, r2
 80057be:	d902      	bls.n	80057c6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80057c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80057c4:	e00c      	b.n	80057e0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d003      	beq.n	80057d8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2201      	movs	r2, #1
 80057d4:	645a      	str	r2, [r3, #68]	; 0x44
 80057d6:	e002      	b.n	80057de <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3718      	adds	r7, #24
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	c1100000 	.word	0xc1100000

080057ec <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b084      	sub	sp, #16
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d102      	bne.n	8005802 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80057fc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005800:	e018      	b.n	8005834 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800580a:	041b      	lsls	r3, r3, #16
 800580c:	4619      	mov	r1, r3
 800580e:	4610      	mov	r0, r2
 8005810:	f000 fe27 	bl	8006462 <SDMMC_CmdSendStatus>
 8005814:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d001      	beq.n	8005820 <SD_SendStatus+0x34>
  {
    return errorstate;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	e009      	b.n	8005834 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	2100      	movs	r1, #0
 8005826:	4618      	mov	r0, r3
 8005828:	f000 fc0c 	bl	8006044 <SDIO_GetResponse>
 800582c:	4602      	mov	r2, r0
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8005832:	2300      	movs	r3, #0
}
 8005834:	4618      	mov	r0, r3
 8005836:	3710      	adds	r7, #16
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b086      	sub	sp, #24
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005848:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800584e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d03f      	beq.n	80058d6 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8005856:	2300      	movs	r3, #0
 8005858:	617b      	str	r3, [r7, #20]
 800585a:	e033      	b.n	80058c4 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4618      	mov	r0, r3
 8005862:	f000 fb7e 	bl	8005f62 <SDIO_ReadFIFO>
 8005866:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	b2da      	uxtb	r2, r3
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	3301      	adds	r3, #1
 8005874:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	3b01      	subs	r3, #1
 800587a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	0a1b      	lsrs	r3, r3, #8
 8005880:	b2da      	uxtb	r2, r3
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	3301      	adds	r3, #1
 800588a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	3b01      	subs	r3, #1
 8005890:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	0c1b      	lsrs	r3, r3, #16
 8005896:	b2da      	uxtb	r2, r3
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	3301      	adds	r3, #1
 80058a0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	3b01      	subs	r3, #1
 80058a6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	0e1b      	lsrs	r3, r3, #24
 80058ac:	b2da      	uxtb	r2, r3
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	701a      	strb	r2, [r3, #0]
      tmp++;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	3301      	adds	r3, #1
 80058b6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	3b01      	subs	r3, #1
 80058bc:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	3301      	adds	r3, #1
 80058c2:	617b      	str	r3, [r7, #20]
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	2b07      	cmp	r3, #7
 80058c8:	d9c8      	bls.n	800585c <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	68fa      	ldr	r2, [r7, #12]
 80058ce:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	693a      	ldr	r2, [r7, #16]
 80058d4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80058d6:	bf00      	nop
 80058d8:	3718      	adds	r7, #24
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}

080058de <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80058de:	b580      	push	{r7, lr}
 80058e0:	b086      	sub	sp, #24
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a1b      	ldr	r3, [r3, #32]
 80058ea:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f0:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d043      	beq.n	8005980 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80058f8:	2300      	movs	r3, #0
 80058fa:	617b      	str	r3, [r7, #20]
 80058fc:	e037      	b.n	800596e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	781b      	ldrb	r3, [r3, #0]
 8005902:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	3301      	adds	r3, #1
 8005908:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	3b01      	subs	r3, #1
 800590e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	781b      	ldrb	r3, [r3, #0]
 8005914:	021a      	lsls	r2, r3, #8
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	4313      	orrs	r3, r2
 800591a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	3301      	adds	r3, #1
 8005920:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	3b01      	subs	r3, #1
 8005926:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	041a      	lsls	r2, r3, #16
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	4313      	orrs	r3, r2
 8005932:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	3301      	adds	r3, #1
 8005938:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	3b01      	subs	r3, #1
 800593e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	061a      	lsls	r2, r3, #24
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	4313      	orrs	r3, r2
 800594a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	3301      	adds	r3, #1
 8005950:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	3b01      	subs	r3, #1
 8005956:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f107 0208 	add.w	r2, r7, #8
 8005960:	4611      	mov	r1, r2
 8005962:	4618      	mov	r0, r3
 8005964:	f000 fb0a 	bl	8005f7c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	3301      	adds	r3, #1
 800596c:	617b      	str	r3, [r7, #20]
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	2b07      	cmp	r3, #7
 8005972:	d9c4      	bls.n	80058fe <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	68fa      	ldr	r2, [r7, #12]
 8005978:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8005980:	bf00      	nop
 8005982:	3718      	adds	r7, #24
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b082      	sub	sp, #8
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d101      	bne.n	800599a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e03f      	b.n	8005a1a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d106      	bne.n	80059b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f7fb fd14 	bl	80013dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2224      	movs	r2, #36	; 0x24
 80059b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68da      	ldr	r2, [r3, #12]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80059ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f000 f829 	bl	8005a24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	691a      	ldr	r2, [r3, #16]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80059e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	695a      	ldr	r2, [r3, #20]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80059f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	68da      	ldr	r2, [r3, #12]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2220      	movs	r2, #32
 8005a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2220      	movs	r2, #32
 8005a14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3708      	adds	r7, #8
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}
	...

08005a24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a28:	b0c0      	sub	sp, #256	; 0x100
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a40:	68d9      	ldr	r1, [r3, #12]
 8005a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	ea40 0301 	orr.w	r3, r0, r1
 8005a4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a52:	689a      	ldr	r2, [r3, #8]
 8005a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	431a      	orrs	r2, r3
 8005a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	431a      	orrs	r2, r3
 8005a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a68:	69db      	ldr	r3, [r3, #28]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005a7c:	f021 010c 	bic.w	r1, r1, #12
 8005a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005a8a:	430b      	orrs	r3, r1
 8005a8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	695b      	ldr	r3, [r3, #20]
 8005a96:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a9e:	6999      	ldr	r1, [r3, #24]
 8005aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	ea40 0301 	orr.w	r3, r0, r1
 8005aaa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	4b8f      	ldr	r3, [pc, #572]	; (8005cf0 <UART_SetConfig+0x2cc>)
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d005      	beq.n	8005ac4 <UART_SetConfig+0xa0>
 8005ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	4b8d      	ldr	r3, [pc, #564]	; (8005cf4 <UART_SetConfig+0x2d0>)
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d104      	bne.n	8005ace <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ac4:	f7fd fb02 	bl	80030cc <HAL_RCC_GetPCLK2Freq>
 8005ac8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005acc:	e003      	b.n	8005ad6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ace:	f7fd fae9 	bl	80030a4 <HAL_RCC_GetPCLK1Freq>
 8005ad2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ada:	69db      	ldr	r3, [r3, #28]
 8005adc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ae0:	f040 810c 	bne.w	8005cfc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ae4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005aee:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005af2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005af6:	4622      	mov	r2, r4
 8005af8:	462b      	mov	r3, r5
 8005afa:	1891      	adds	r1, r2, r2
 8005afc:	65b9      	str	r1, [r7, #88]	; 0x58
 8005afe:	415b      	adcs	r3, r3
 8005b00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005b02:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005b06:	4621      	mov	r1, r4
 8005b08:	eb12 0801 	adds.w	r8, r2, r1
 8005b0c:	4629      	mov	r1, r5
 8005b0e:	eb43 0901 	adc.w	r9, r3, r1
 8005b12:	f04f 0200 	mov.w	r2, #0
 8005b16:	f04f 0300 	mov.w	r3, #0
 8005b1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b26:	4690      	mov	r8, r2
 8005b28:	4699      	mov	r9, r3
 8005b2a:	4623      	mov	r3, r4
 8005b2c:	eb18 0303 	adds.w	r3, r8, r3
 8005b30:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005b34:	462b      	mov	r3, r5
 8005b36:	eb49 0303 	adc.w	r3, r9, r3
 8005b3a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005b3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005b4a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005b4e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005b52:	460b      	mov	r3, r1
 8005b54:	18db      	adds	r3, r3, r3
 8005b56:	653b      	str	r3, [r7, #80]	; 0x50
 8005b58:	4613      	mov	r3, r2
 8005b5a:	eb42 0303 	adc.w	r3, r2, r3
 8005b5e:	657b      	str	r3, [r7, #84]	; 0x54
 8005b60:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005b64:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005b68:	f7fa fbaa 	bl	80002c0 <__aeabi_uldivmod>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	460b      	mov	r3, r1
 8005b70:	4b61      	ldr	r3, [pc, #388]	; (8005cf8 <UART_SetConfig+0x2d4>)
 8005b72:	fba3 2302 	umull	r2, r3, r3, r2
 8005b76:	095b      	lsrs	r3, r3, #5
 8005b78:	011c      	lsls	r4, r3, #4
 8005b7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b84:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005b88:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005b8c:	4642      	mov	r2, r8
 8005b8e:	464b      	mov	r3, r9
 8005b90:	1891      	adds	r1, r2, r2
 8005b92:	64b9      	str	r1, [r7, #72]	; 0x48
 8005b94:	415b      	adcs	r3, r3
 8005b96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b98:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005b9c:	4641      	mov	r1, r8
 8005b9e:	eb12 0a01 	adds.w	sl, r2, r1
 8005ba2:	4649      	mov	r1, r9
 8005ba4:	eb43 0b01 	adc.w	fp, r3, r1
 8005ba8:	f04f 0200 	mov.w	r2, #0
 8005bac:	f04f 0300 	mov.w	r3, #0
 8005bb0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005bb4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005bb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bbc:	4692      	mov	sl, r2
 8005bbe:	469b      	mov	fp, r3
 8005bc0:	4643      	mov	r3, r8
 8005bc2:	eb1a 0303 	adds.w	r3, sl, r3
 8005bc6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005bca:	464b      	mov	r3, r9
 8005bcc:	eb4b 0303 	adc.w	r3, fp, r3
 8005bd0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005be0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005be4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005be8:	460b      	mov	r3, r1
 8005bea:	18db      	adds	r3, r3, r3
 8005bec:	643b      	str	r3, [r7, #64]	; 0x40
 8005bee:	4613      	mov	r3, r2
 8005bf0:	eb42 0303 	adc.w	r3, r2, r3
 8005bf4:	647b      	str	r3, [r7, #68]	; 0x44
 8005bf6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005bfa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005bfe:	f7fa fb5f 	bl	80002c0 <__aeabi_uldivmod>
 8005c02:	4602      	mov	r2, r0
 8005c04:	460b      	mov	r3, r1
 8005c06:	4611      	mov	r1, r2
 8005c08:	4b3b      	ldr	r3, [pc, #236]	; (8005cf8 <UART_SetConfig+0x2d4>)
 8005c0a:	fba3 2301 	umull	r2, r3, r3, r1
 8005c0e:	095b      	lsrs	r3, r3, #5
 8005c10:	2264      	movs	r2, #100	; 0x64
 8005c12:	fb02 f303 	mul.w	r3, r2, r3
 8005c16:	1acb      	subs	r3, r1, r3
 8005c18:	00db      	lsls	r3, r3, #3
 8005c1a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005c1e:	4b36      	ldr	r3, [pc, #216]	; (8005cf8 <UART_SetConfig+0x2d4>)
 8005c20:	fba3 2302 	umull	r2, r3, r3, r2
 8005c24:	095b      	lsrs	r3, r3, #5
 8005c26:	005b      	lsls	r3, r3, #1
 8005c28:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c2c:	441c      	add	r4, r3
 8005c2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c32:	2200      	movs	r2, #0
 8005c34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c38:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005c3c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005c40:	4642      	mov	r2, r8
 8005c42:	464b      	mov	r3, r9
 8005c44:	1891      	adds	r1, r2, r2
 8005c46:	63b9      	str	r1, [r7, #56]	; 0x38
 8005c48:	415b      	adcs	r3, r3
 8005c4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c4c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005c50:	4641      	mov	r1, r8
 8005c52:	1851      	adds	r1, r2, r1
 8005c54:	6339      	str	r1, [r7, #48]	; 0x30
 8005c56:	4649      	mov	r1, r9
 8005c58:	414b      	adcs	r3, r1
 8005c5a:	637b      	str	r3, [r7, #52]	; 0x34
 8005c5c:	f04f 0200 	mov.w	r2, #0
 8005c60:	f04f 0300 	mov.w	r3, #0
 8005c64:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005c68:	4659      	mov	r1, fp
 8005c6a:	00cb      	lsls	r3, r1, #3
 8005c6c:	4651      	mov	r1, sl
 8005c6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c72:	4651      	mov	r1, sl
 8005c74:	00ca      	lsls	r2, r1, #3
 8005c76:	4610      	mov	r0, r2
 8005c78:	4619      	mov	r1, r3
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	4642      	mov	r2, r8
 8005c7e:	189b      	adds	r3, r3, r2
 8005c80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c84:	464b      	mov	r3, r9
 8005c86:	460a      	mov	r2, r1
 8005c88:	eb42 0303 	adc.w	r3, r2, r3
 8005c8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005c9c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005ca0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005ca4:	460b      	mov	r3, r1
 8005ca6:	18db      	adds	r3, r3, r3
 8005ca8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005caa:	4613      	mov	r3, r2
 8005cac:	eb42 0303 	adc.w	r3, r2, r3
 8005cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005cb6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005cba:	f7fa fb01 	bl	80002c0 <__aeabi_uldivmod>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	460b      	mov	r3, r1
 8005cc2:	4b0d      	ldr	r3, [pc, #52]	; (8005cf8 <UART_SetConfig+0x2d4>)
 8005cc4:	fba3 1302 	umull	r1, r3, r3, r2
 8005cc8:	095b      	lsrs	r3, r3, #5
 8005cca:	2164      	movs	r1, #100	; 0x64
 8005ccc:	fb01 f303 	mul.w	r3, r1, r3
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	00db      	lsls	r3, r3, #3
 8005cd4:	3332      	adds	r3, #50	; 0x32
 8005cd6:	4a08      	ldr	r2, [pc, #32]	; (8005cf8 <UART_SetConfig+0x2d4>)
 8005cd8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cdc:	095b      	lsrs	r3, r3, #5
 8005cde:	f003 0207 	and.w	r2, r3, #7
 8005ce2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4422      	add	r2, r4
 8005cea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005cec:	e105      	b.n	8005efa <UART_SetConfig+0x4d6>
 8005cee:	bf00      	nop
 8005cf0:	40011000 	.word	0x40011000
 8005cf4:	40011400 	.word	0x40011400
 8005cf8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cfc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d00:	2200      	movs	r2, #0
 8005d02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005d06:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005d0a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005d0e:	4642      	mov	r2, r8
 8005d10:	464b      	mov	r3, r9
 8005d12:	1891      	adds	r1, r2, r2
 8005d14:	6239      	str	r1, [r7, #32]
 8005d16:	415b      	adcs	r3, r3
 8005d18:	627b      	str	r3, [r7, #36]	; 0x24
 8005d1a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d1e:	4641      	mov	r1, r8
 8005d20:	1854      	adds	r4, r2, r1
 8005d22:	4649      	mov	r1, r9
 8005d24:	eb43 0501 	adc.w	r5, r3, r1
 8005d28:	f04f 0200 	mov.w	r2, #0
 8005d2c:	f04f 0300 	mov.w	r3, #0
 8005d30:	00eb      	lsls	r3, r5, #3
 8005d32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d36:	00e2      	lsls	r2, r4, #3
 8005d38:	4614      	mov	r4, r2
 8005d3a:	461d      	mov	r5, r3
 8005d3c:	4643      	mov	r3, r8
 8005d3e:	18e3      	adds	r3, r4, r3
 8005d40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005d44:	464b      	mov	r3, r9
 8005d46:	eb45 0303 	adc.w	r3, r5, r3
 8005d4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005d5a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005d5e:	f04f 0200 	mov.w	r2, #0
 8005d62:	f04f 0300 	mov.w	r3, #0
 8005d66:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005d6a:	4629      	mov	r1, r5
 8005d6c:	008b      	lsls	r3, r1, #2
 8005d6e:	4621      	mov	r1, r4
 8005d70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d74:	4621      	mov	r1, r4
 8005d76:	008a      	lsls	r2, r1, #2
 8005d78:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005d7c:	f7fa faa0 	bl	80002c0 <__aeabi_uldivmod>
 8005d80:	4602      	mov	r2, r0
 8005d82:	460b      	mov	r3, r1
 8005d84:	4b60      	ldr	r3, [pc, #384]	; (8005f08 <UART_SetConfig+0x4e4>)
 8005d86:	fba3 2302 	umull	r2, r3, r3, r2
 8005d8a:	095b      	lsrs	r3, r3, #5
 8005d8c:	011c      	lsls	r4, r3, #4
 8005d8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d92:	2200      	movs	r2, #0
 8005d94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005d98:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005d9c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005da0:	4642      	mov	r2, r8
 8005da2:	464b      	mov	r3, r9
 8005da4:	1891      	adds	r1, r2, r2
 8005da6:	61b9      	str	r1, [r7, #24]
 8005da8:	415b      	adcs	r3, r3
 8005daa:	61fb      	str	r3, [r7, #28]
 8005dac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005db0:	4641      	mov	r1, r8
 8005db2:	1851      	adds	r1, r2, r1
 8005db4:	6139      	str	r1, [r7, #16]
 8005db6:	4649      	mov	r1, r9
 8005db8:	414b      	adcs	r3, r1
 8005dba:	617b      	str	r3, [r7, #20]
 8005dbc:	f04f 0200 	mov.w	r2, #0
 8005dc0:	f04f 0300 	mov.w	r3, #0
 8005dc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005dc8:	4659      	mov	r1, fp
 8005dca:	00cb      	lsls	r3, r1, #3
 8005dcc:	4651      	mov	r1, sl
 8005dce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dd2:	4651      	mov	r1, sl
 8005dd4:	00ca      	lsls	r2, r1, #3
 8005dd6:	4610      	mov	r0, r2
 8005dd8:	4619      	mov	r1, r3
 8005dda:	4603      	mov	r3, r0
 8005ddc:	4642      	mov	r2, r8
 8005dde:	189b      	adds	r3, r3, r2
 8005de0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005de4:	464b      	mov	r3, r9
 8005de6:	460a      	mov	r2, r1
 8005de8:	eb42 0303 	adc.w	r3, r2, r3
 8005dec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	67bb      	str	r3, [r7, #120]	; 0x78
 8005dfa:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005dfc:	f04f 0200 	mov.w	r2, #0
 8005e00:	f04f 0300 	mov.w	r3, #0
 8005e04:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005e08:	4649      	mov	r1, r9
 8005e0a:	008b      	lsls	r3, r1, #2
 8005e0c:	4641      	mov	r1, r8
 8005e0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e12:	4641      	mov	r1, r8
 8005e14:	008a      	lsls	r2, r1, #2
 8005e16:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005e1a:	f7fa fa51 	bl	80002c0 <__aeabi_uldivmod>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	460b      	mov	r3, r1
 8005e22:	4b39      	ldr	r3, [pc, #228]	; (8005f08 <UART_SetConfig+0x4e4>)
 8005e24:	fba3 1302 	umull	r1, r3, r3, r2
 8005e28:	095b      	lsrs	r3, r3, #5
 8005e2a:	2164      	movs	r1, #100	; 0x64
 8005e2c:	fb01 f303 	mul.w	r3, r1, r3
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	011b      	lsls	r3, r3, #4
 8005e34:	3332      	adds	r3, #50	; 0x32
 8005e36:	4a34      	ldr	r2, [pc, #208]	; (8005f08 <UART_SetConfig+0x4e4>)
 8005e38:	fba2 2303 	umull	r2, r3, r2, r3
 8005e3c:	095b      	lsrs	r3, r3, #5
 8005e3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e42:	441c      	add	r4, r3
 8005e44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e48:	2200      	movs	r2, #0
 8005e4a:	673b      	str	r3, [r7, #112]	; 0x70
 8005e4c:	677a      	str	r2, [r7, #116]	; 0x74
 8005e4e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005e52:	4642      	mov	r2, r8
 8005e54:	464b      	mov	r3, r9
 8005e56:	1891      	adds	r1, r2, r2
 8005e58:	60b9      	str	r1, [r7, #8]
 8005e5a:	415b      	adcs	r3, r3
 8005e5c:	60fb      	str	r3, [r7, #12]
 8005e5e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e62:	4641      	mov	r1, r8
 8005e64:	1851      	adds	r1, r2, r1
 8005e66:	6039      	str	r1, [r7, #0]
 8005e68:	4649      	mov	r1, r9
 8005e6a:	414b      	adcs	r3, r1
 8005e6c:	607b      	str	r3, [r7, #4]
 8005e6e:	f04f 0200 	mov.w	r2, #0
 8005e72:	f04f 0300 	mov.w	r3, #0
 8005e76:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e7a:	4659      	mov	r1, fp
 8005e7c:	00cb      	lsls	r3, r1, #3
 8005e7e:	4651      	mov	r1, sl
 8005e80:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e84:	4651      	mov	r1, sl
 8005e86:	00ca      	lsls	r2, r1, #3
 8005e88:	4610      	mov	r0, r2
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	4642      	mov	r2, r8
 8005e90:	189b      	adds	r3, r3, r2
 8005e92:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e94:	464b      	mov	r3, r9
 8005e96:	460a      	mov	r2, r1
 8005e98:	eb42 0303 	adc.w	r3, r2, r3
 8005e9c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	663b      	str	r3, [r7, #96]	; 0x60
 8005ea8:	667a      	str	r2, [r7, #100]	; 0x64
 8005eaa:	f04f 0200 	mov.w	r2, #0
 8005eae:	f04f 0300 	mov.w	r3, #0
 8005eb2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005eb6:	4649      	mov	r1, r9
 8005eb8:	008b      	lsls	r3, r1, #2
 8005eba:	4641      	mov	r1, r8
 8005ebc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ec0:	4641      	mov	r1, r8
 8005ec2:	008a      	lsls	r2, r1, #2
 8005ec4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005ec8:	f7fa f9fa 	bl	80002c0 <__aeabi_uldivmod>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	460b      	mov	r3, r1
 8005ed0:	4b0d      	ldr	r3, [pc, #52]	; (8005f08 <UART_SetConfig+0x4e4>)
 8005ed2:	fba3 1302 	umull	r1, r3, r3, r2
 8005ed6:	095b      	lsrs	r3, r3, #5
 8005ed8:	2164      	movs	r1, #100	; 0x64
 8005eda:	fb01 f303 	mul.w	r3, r1, r3
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	011b      	lsls	r3, r3, #4
 8005ee2:	3332      	adds	r3, #50	; 0x32
 8005ee4:	4a08      	ldr	r2, [pc, #32]	; (8005f08 <UART_SetConfig+0x4e4>)
 8005ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eea:	095b      	lsrs	r3, r3, #5
 8005eec:	f003 020f 	and.w	r2, r3, #15
 8005ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4422      	add	r2, r4
 8005ef8:	609a      	str	r2, [r3, #8]
}
 8005efa:	bf00      	nop
 8005efc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005f00:	46bd      	mov	sp, r7
 8005f02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f06:	bf00      	nop
 8005f08:	51eb851f 	.word	0x51eb851f

08005f0c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8005f0c:	b084      	sub	sp, #16
 8005f0e:	b480      	push	{r7}
 8005f10:	b085      	sub	sp, #20
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
 8005f16:	f107 001c 	add.w	r0, r7, #28
 8005f1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8005f22:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8005f24:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8005f26:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8005f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8005f2a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8005f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8005f2e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8005f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8005f32:	431a      	orrs	r2, r3
             Init.ClockDiv
 8005f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8005f36:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8005f46:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	431a      	orrs	r2, r3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005f52:	2300      	movs	r3, #0
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	3714      	adds	r7, #20
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	b004      	add	sp, #16
 8005f60:	4770      	bx	lr

08005f62 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8005f62:	b480      	push	{r7}
 8005f64:	b083      	sub	sp, #12
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	370c      	adds	r7, #12
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	370c      	adds	r7, #12
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr

08005f9e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8005f9e:	b480      	push	{r7}
 8005fa0:	b083      	sub	sp, #12
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2203      	movs	r2, #3
 8005faa:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005fac:	2300      	movs	r3, #0
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	370c      	adds	r7, #12
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr

08005fba <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8005fba:	b480      	push	{r7}
 8005fbc:	b083      	sub	sp, #12
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f003 0303 	and.w	r3, r3, #3
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	370c      	adds	r7, #12
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr

08005fd6 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8005fd6:	b480      	push	{r7}
 8005fd8:	b085      	sub	sp, #20
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
 8005fde:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	681a      	ldr	r2, [r3, #0]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005ff4:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8005ffa:	431a      	orrs	r2, r3
                       Command->CPSM);
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006000:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006002:	68fa      	ldr	r2, [r7, #12]
 8006004:	4313      	orrs	r3, r2
 8006006:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006010:	f023 030f 	bic.w	r3, r3, #15
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	431a      	orrs	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3714      	adds	r7, #20
 8006022:	46bd      	mov	sp, r7
 8006024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006028:	4770      	bx	lr

0800602a <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800602a:	b480      	push	{r7}
 800602c:	b083      	sub	sp, #12
 800602e:	af00      	add	r7, sp, #0
 8006030:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	691b      	ldr	r3, [r3, #16]
 8006036:	b2db      	uxtb	r3, r3
}
 8006038:	4618      	mov	r0, r3
 800603a:	370c      	adds	r7, #12
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr

08006044 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8006044:	b480      	push	{r7}
 8006046:	b085      	sub	sp, #20
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	3314      	adds	r3, #20
 8006052:	461a      	mov	r2, r3
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	4413      	add	r3, r2
 8006058:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
}  
 800605e:	4618      	mov	r0, r3
 8006060:	3714      	adds	r7, #20
 8006062:	46bd      	mov	sp, r7
 8006064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006068:	4770      	bx	lr

0800606a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800606a:	b480      	push	{r7}
 800606c:	b085      	sub	sp, #20
 800606e:	af00      	add	r7, sp, #0
 8006070:	6078      	str	r0, [r7, #4]
 8006072:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006074:	2300      	movs	r3, #0
 8006076:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	685a      	ldr	r2, [r3, #4]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006090:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8006096:	431a      	orrs	r2, r3
                       Data->DPSM);
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800609c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800609e:	68fa      	ldr	r2, [r7, #12]
 80060a0:	4313      	orrs	r3, r2
 80060a2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a8:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	431a      	orrs	r2, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80060b4:	2300      	movs	r3, #0

}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3714      	adds	r7, #20
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr

080060c2 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80060c2:	b580      	push	{r7, lr}
 80060c4:	b088      	sub	sp, #32
 80060c6:	af00      	add	r7, sp, #0
 80060c8:	6078      	str	r0, [r7, #4]
 80060ca:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80060d0:	2310      	movs	r3, #16
 80060d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80060d4:	2340      	movs	r3, #64	; 0x40
 80060d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80060d8:	2300      	movs	r3, #0
 80060da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80060dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80060e0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80060e2:	f107 0308 	add.w	r3, r7, #8
 80060e6:	4619      	mov	r1, r3
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f7ff ff74 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80060ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80060f2:	2110      	movs	r1, #16
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 f9d7 	bl	80064a8 <SDMMC_GetCmdResp1>
 80060fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80060fc:	69fb      	ldr	r3, [r7, #28]
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3720      	adds	r7, #32
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}

08006106 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006106:	b580      	push	{r7, lr}
 8006108:	b088      	sub	sp, #32
 800610a:	af00      	add	r7, sp, #0
 800610c:	6078      	str	r0, [r7, #4]
 800610e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006114:	2311      	movs	r3, #17
 8006116:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006118:	2340      	movs	r3, #64	; 0x40
 800611a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800611c:	2300      	movs	r3, #0
 800611e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006120:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006124:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006126:	f107 0308 	add.w	r3, r7, #8
 800612a:	4619      	mov	r1, r3
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f7ff ff52 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006132:	f241 3288 	movw	r2, #5000	; 0x1388
 8006136:	2111      	movs	r1, #17
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f000 f9b5 	bl	80064a8 <SDMMC_GetCmdResp1>
 800613e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006140:	69fb      	ldr	r3, [r7, #28]
}
 8006142:	4618      	mov	r0, r3
 8006144:	3720      	adds	r7, #32
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}

0800614a <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800614a:	b580      	push	{r7, lr}
 800614c:	b088      	sub	sp, #32
 800614e:	af00      	add	r7, sp, #0
 8006150:	6078      	str	r0, [r7, #4]
 8006152:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006158:	2312      	movs	r3, #18
 800615a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800615c:	2340      	movs	r3, #64	; 0x40
 800615e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006160:	2300      	movs	r3, #0
 8006162:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006164:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006168:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800616a:	f107 0308 	add.w	r3, r7, #8
 800616e:	4619      	mov	r1, r3
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f7ff ff30 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006176:	f241 3288 	movw	r2, #5000	; 0x1388
 800617a:	2112      	movs	r1, #18
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f000 f993 	bl	80064a8 <SDMMC_GetCmdResp1>
 8006182:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006184:	69fb      	ldr	r3, [r7, #28]
}
 8006186:	4618      	mov	r0, r3
 8006188:	3720      	adds	r7, #32
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}

0800618e <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800618e:	b580      	push	{r7, lr}
 8006190:	b088      	sub	sp, #32
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
 8006196:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800619c:	2318      	movs	r3, #24
 800619e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80061a0:	2340      	movs	r3, #64	; 0x40
 80061a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80061a4:	2300      	movs	r3, #0
 80061a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80061a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80061ae:	f107 0308 	add.w	r3, r7, #8
 80061b2:	4619      	mov	r1, r3
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f7ff ff0e 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80061ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80061be:	2118      	movs	r1, #24
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f000 f971 	bl	80064a8 <SDMMC_GetCmdResp1>
 80061c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80061c8:	69fb      	ldr	r3, [r7, #28]
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3720      	adds	r7, #32
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}

080061d2 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80061d2:	b580      	push	{r7, lr}
 80061d4:	b088      	sub	sp, #32
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]
 80061da:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80061e0:	2319      	movs	r3, #25
 80061e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80061e4:	2340      	movs	r3, #64	; 0x40
 80061e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80061e8:	2300      	movs	r3, #0
 80061ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80061ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061f0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80061f2:	f107 0308 	add.w	r3, r7, #8
 80061f6:	4619      	mov	r1, r3
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f7ff feec 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80061fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006202:	2119      	movs	r1, #25
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f000 f94f 	bl	80064a8 <SDMMC_GetCmdResp1>
 800620a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800620c:	69fb      	ldr	r3, [r7, #28]
}
 800620e:	4618      	mov	r0, r3
 8006210:	3720      	adds	r7, #32
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
	...

08006218 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b088      	sub	sp, #32
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006220:	2300      	movs	r3, #0
 8006222:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006224:	230c      	movs	r3, #12
 8006226:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006228:	2340      	movs	r3, #64	; 0x40
 800622a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800622c:	2300      	movs	r3, #0
 800622e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006230:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006234:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006236:	f107 0308 	add.w	r3, r7, #8
 800623a:	4619      	mov	r1, r3
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f7ff feca 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8006242:	4a05      	ldr	r2, [pc, #20]	; (8006258 <SDMMC_CmdStopTransfer+0x40>)
 8006244:	210c      	movs	r1, #12
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f000 f92e 	bl	80064a8 <SDMMC_GetCmdResp1>
 800624c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800624e:	69fb      	ldr	r3, [r7, #28]
}
 8006250:	4618      	mov	r0, r3
 8006252:	3720      	adds	r7, #32
 8006254:	46bd      	mov	sp, r7
 8006256:	bd80      	pop	{r7, pc}
 8006258:	05f5e100 	.word	0x05f5e100

0800625c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b08a      	sub	sp, #40	; 0x28
 8006260:	af00      	add	r7, sp, #0
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800626c:	2307      	movs	r3, #7
 800626e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006270:	2340      	movs	r3, #64	; 0x40
 8006272:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006274:	2300      	movs	r3, #0
 8006276:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006278:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800627c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800627e:	f107 0310 	add.w	r3, r7, #16
 8006282:	4619      	mov	r1, r3
 8006284:	68f8      	ldr	r0, [r7, #12]
 8006286:	f7ff fea6 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800628a:	f241 3288 	movw	r2, #5000	; 0x1388
 800628e:	2107      	movs	r1, #7
 8006290:	68f8      	ldr	r0, [r7, #12]
 8006292:	f000 f909 	bl	80064a8 <SDMMC_GetCmdResp1>
 8006296:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800629a:	4618      	mov	r0, r3
 800629c:	3728      	adds	r7, #40	; 0x28
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}

080062a2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80062a2:	b580      	push	{r7, lr}
 80062a4:	b088      	sub	sp, #32
 80062a6:	af00      	add	r7, sp, #0
 80062a8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80062aa:	2300      	movs	r3, #0
 80062ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80062ae:	2300      	movs	r3, #0
 80062b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80062b2:	2300      	movs	r3, #0
 80062b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80062b6:	2300      	movs	r3, #0
 80062b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80062ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062be:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80062c0:	f107 0308 	add.w	r3, r7, #8
 80062c4:	4619      	mov	r1, r3
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f7ff fe85 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f000 fb23 	bl	8006918 <SDMMC_GetCmdError>
 80062d2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80062d4:	69fb      	ldr	r3, [r7, #28]
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3720      	adds	r7, #32
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}

080062de <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80062de:	b580      	push	{r7, lr}
 80062e0:	b088      	sub	sp, #32
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80062e6:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80062ea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80062ec:	2308      	movs	r3, #8
 80062ee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80062f0:	2340      	movs	r3, #64	; 0x40
 80062f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80062f4:	2300      	movs	r3, #0
 80062f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80062f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062fc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80062fe:	f107 0308 	add.w	r3, r7, #8
 8006302:	4619      	mov	r1, r3
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f7ff fe66 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 fab6 	bl	800687c <SDMMC_GetCmdResp7>
 8006310:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006312:	69fb      	ldr	r3, [r7, #28]
}
 8006314:	4618      	mov	r0, r3
 8006316:	3720      	adds	r7, #32
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}

0800631c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b088      	sub	sp, #32
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800632a:	2337      	movs	r3, #55	; 0x37
 800632c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800632e:	2340      	movs	r3, #64	; 0x40
 8006330:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006332:	2300      	movs	r3, #0
 8006334:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006336:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800633a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800633c:	f107 0308 	add.w	r3, r7, #8
 8006340:	4619      	mov	r1, r3
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f7ff fe47 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006348:	f241 3288 	movw	r2, #5000	; 0x1388
 800634c:	2137      	movs	r1, #55	; 0x37
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f000 f8aa 	bl	80064a8 <SDMMC_GetCmdResp1>
 8006354:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006356:	69fb      	ldr	r3, [r7, #28]
}
 8006358:	4618      	mov	r0, r3
 800635a:	3720      	adds	r7, #32
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}

08006360 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b088      	sub	sp, #32
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006370:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006374:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006376:	2329      	movs	r3, #41	; 0x29
 8006378:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800637a:	2340      	movs	r3, #64	; 0x40
 800637c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800637e:	2300      	movs	r3, #0
 8006380:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006382:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006386:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006388:	f107 0308 	add.w	r3, r7, #8
 800638c:	4619      	mov	r1, r3
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f7ff fe21 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f000 f9bd 	bl	8006714 <SDMMC_GetCmdResp3>
 800639a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800639c:	69fb      	ldr	r3, [r7, #28]
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3720      	adds	r7, #32
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}

080063a6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80063a6:	b580      	push	{r7, lr}
 80063a8:	b088      	sub	sp, #32
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80063ae:	2300      	movs	r3, #0
 80063b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80063b2:	2302      	movs	r3, #2
 80063b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80063b6:	23c0      	movs	r3, #192	; 0xc0
 80063b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80063ba:	2300      	movs	r3, #0
 80063bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80063be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80063c4:	f107 0308 	add.w	r3, r7, #8
 80063c8:	4619      	mov	r1, r3
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f7ff fe03 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f000 f957 	bl	8006684 <SDMMC_GetCmdResp2>
 80063d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80063d8:	69fb      	ldr	r3, [r7, #28]
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3720      	adds	r7, #32
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}

080063e2 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80063e2:	b580      	push	{r7, lr}
 80063e4:	b088      	sub	sp, #32
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	6078      	str	r0, [r7, #4]
 80063ea:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80063f0:	2309      	movs	r3, #9
 80063f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80063f4:	23c0      	movs	r3, #192	; 0xc0
 80063f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80063f8:	2300      	movs	r3, #0
 80063fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80063fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006400:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006402:	f107 0308 	add.w	r3, r7, #8
 8006406:	4619      	mov	r1, r3
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f7ff fde4 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 f938 	bl	8006684 <SDMMC_GetCmdResp2>
 8006414:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006416:	69fb      	ldr	r3, [r7, #28]
}
 8006418:	4618      	mov	r0, r3
 800641a:	3720      	adds	r7, #32
 800641c:	46bd      	mov	sp, r7
 800641e:	bd80      	pop	{r7, pc}

08006420 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b088      	sub	sp, #32
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800642a:	2300      	movs	r3, #0
 800642c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800642e:	2303      	movs	r3, #3
 8006430:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006432:	2340      	movs	r3, #64	; 0x40
 8006434:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006436:	2300      	movs	r3, #0
 8006438:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800643a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800643e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006440:	f107 0308 	add.w	r3, r7, #8
 8006444:	4619      	mov	r1, r3
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f7ff fdc5 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800644c:	683a      	ldr	r2, [r7, #0]
 800644e:	2103      	movs	r1, #3
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 f99d 	bl	8006790 <SDMMC_GetCmdResp6>
 8006456:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006458:	69fb      	ldr	r3, [r7, #28]
}
 800645a:	4618      	mov	r0, r3
 800645c:	3720      	adds	r7, #32
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}

08006462 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006462:	b580      	push	{r7, lr}
 8006464:	b088      	sub	sp, #32
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
 800646a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006470:	230d      	movs	r3, #13
 8006472:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006474:	2340      	movs	r3, #64	; 0x40
 8006476:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006478:	2300      	movs	r3, #0
 800647a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800647c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006480:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006482:	f107 0308 	add.w	r3, r7, #8
 8006486:	4619      	mov	r1, r3
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f7ff fda4 	bl	8005fd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800648e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006492:	210d      	movs	r1, #13
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f000 f807 	bl	80064a8 <SDMMC_GetCmdResp1>
 800649a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800649c:	69fb      	ldr	r3, [r7, #28]
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3720      	adds	r7, #32
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
	...

080064a8 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b088      	sub	sp, #32
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	460b      	mov	r3, r1
 80064b2:	607a      	str	r2, [r7, #4]
 80064b4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80064b6:	4b70      	ldr	r3, [pc, #448]	; (8006678 <SDMMC_GetCmdResp1+0x1d0>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a70      	ldr	r2, [pc, #448]	; (800667c <SDMMC_GetCmdResp1+0x1d4>)
 80064bc:	fba2 2303 	umull	r2, r3, r2, r3
 80064c0:	0a5a      	lsrs	r2, r3, #9
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	fb02 f303 	mul.w	r3, r2, r3
 80064c8:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80064ca:	69fb      	ldr	r3, [r7, #28]
 80064cc:	1e5a      	subs	r2, r3, #1
 80064ce:	61fa      	str	r2, [r7, #28]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d102      	bne.n	80064da <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80064d4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80064d8:	e0c9      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064de:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d0ef      	beq.n	80064ca <SDMMC_GetCmdResp1+0x22>
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d1ea      	bne.n	80064ca <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064f8:	f003 0304 	and.w	r3, r3, #4
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d004      	beq.n	800650a <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2204      	movs	r2, #4
 8006504:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006506:	2304      	movs	r3, #4
 8006508:	e0b1      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800650e:	f003 0301 	and.w	r3, r3, #1
 8006512:	2b00      	cmp	r3, #0
 8006514:	d004      	beq.n	8006520 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2201      	movs	r2, #1
 800651a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800651c:	2301      	movs	r3, #1
 800651e:	e0a6      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	22c5      	movs	r2, #197	; 0xc5
 8006524:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006526:	68f8      	ldr	r0, [r7, #12]
 8006528:	f7ff fd7f 	bl	800602a <SDIO_GetCommandResponse>
 800652c:	4603      	mov	r3, r0
 800652e:	461a      	mov	r2, r3
 8006530:	7afb      	ldrb	r3, [r7, #11]
 8006532:	4293      	cmp	r3, r2
 8006534:	d001      	beq.n	800653a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006536:	2301      	movs	r3, #1
 8006538:	e099      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800653a:	2100      	movs	r1, #0
 800653c:	68f8      	ldr	r0, [r7, #12]
 800653e:	f7ff fd81 	bl	8006044 <SDIO_GetResponse>
 8006542:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006544:	697a      	ldr	r2, [r7, #20]
 8006546:	4b4e      	ldr	r3, [pc, #312]	; (8006680 <SDMMC_GetCmdResp1+0x1d8>)
 8006548:	4013      	ands	r3, r2
 800654a:	2b00      	cmp	r3, #0
 800654c:	d101      	bne.n	8006552 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800654e:	2300      	movs	r3, #0
 8006550:	e08d      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	2b00      	cmp	r3, #0
 8006556:	da02      	bge.n	800655e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006558:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800655c:	e087      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006564:	2b00      	cmp	r3, #0
 8006566:	d001      	beq.n	800656c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006568:	2340      	movs	r3, #64	; 0x40
 800656a:	e080      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006572:	2b00      	cmp	r3, #0
 8006574:	d001      	beq.n	800657a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006576:	2380      	movs	r3, #128	; 0x80
 8006578:	e079      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006580:	2b00      	cmp	r3, #0
 8006582:	d002      	beq.n	800658a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006584:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006588:	e071      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d002      	beq.n	800659a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006594:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006598:	e069      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d002      	beq.n	80065aa <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80065a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065a8:	e061      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d002      	beq.n	80065ba <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80065b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80065b8:	e059      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d002      	beq.n	80065ca <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80065c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80065c8:	e051      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d002      	beq.n	80065da <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80065d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80065d8:	e049      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d002      	beq.n	80065ea <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80065e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80065e8:	e041      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d002      	beq.n	80065fa <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80065f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065f8:	e039      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006600:	2b00      	cmp	r3, #0
 8006602:	d002      	beq.n	800660a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006604:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006608:	e031      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006610:	2b00      	cmp	r3, #0
 8006612:	d002      	beq.n	800661a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006614:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006618:	e029      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006620:	2b00      	cmp	r3, #0
 8006622:	d002      	beq.n	800662a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006624:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006628:	e021      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006630:	2b00      	cmp	r3, #0
 8006632:	d002      	beq.n	800663a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006634:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006638:	e019      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006640:	2b00      	cmp	r3, #0
 8006642:	d002      	beq.n	800664a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006644:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006648:	e011      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006650:	2b00      	cmp	r3, #0
 8006652:	d002      	beq.n	800665a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8006654:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006658:	e009      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	f003 0308 	and.w	r3, r3, #8
 8006660:	2b00      	cmp	r3, #0
 8006662:	d002      	beq.n	800666a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006664:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8006668:	e001      	b.n	800666e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800666a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800666e:	4618      	mov	r0, r3
 8006670:	3720      	adds	r7, #32
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	20000004 	.word	0x20000004
 800667c:	10624dd3 	.word	0x10624dd3
 8006680:	fdffe008 	.word	0xfdffe008

08006684 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8006684:	b480      	push	{r7}
 8006686:	b085      	sub	sp, #20
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800668c:	4b1f      	ldr	r3, [pc, #124]	; (800670c <SDMMC_GetCmdResp2+0x88>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a1f      	ldr	r2, [pc, #124]	; (8006710 <SDMMC_GetCmdResp2+0x8c>)
 8006692:	fba2 2303 	umull	r2, r3, r2, r3
 8006696:	0a5b      	lsrs	r3, r3, #9
 8006698:	f241 3288 	movw	r2, #5000	; 0x1388
 800669c:	fb02 f303 	mul.w	r3, r2, r3
 80066a0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	1e5a      	subs	r2, r3, #1
 80066a6:	60fa      	str	r2, [r7, #12]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d102      	bne.n	80066b2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80066ac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80066b0:	e026      	b.n	8006700 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066b6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d0ef      	beq.n	80066a2 <SDMMC_GetCmdResp2+0x1e>
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d1ea      	bne.n	80066a2 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066d0:	f003 0304 	and.w	r3, r3, #4
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d004      	beq.n	80066e2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2204      	movs	r2, #4
 80066dc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80066de:	2304      	movs	r3, #4
 80066e0:	e00e      	b.n	8006700 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066e6:	f003 0301 	and.w	r3, r3, #1
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d004      	beq.n	80066f8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2201      	movs	r2, #1
 80066f2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80066f4:	2301      	movs	r3, #1
 80066f6:	e003      	b.n	8006700 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	22c5      	movs	r2, #197	; 0xc5
 80066fc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80066fe:	2300      	movs	r3, #0
}
 8006700:	4618      	mov	r0, r3
 8006702:	3714      	adds	r7, #20
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr
 800670c:	20000004 	.word	0x20000004
 8006710:	10624dd3 	.word	0x10624dd3

08006714 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8006714:	b480      	push	{r7}
 8006716:	b085      	sub	sp, #20
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800671c:	4b1a      	ldr	r3, [pc, #104]	; (8006788 <SDMMC_GetCmdResp3+0x74>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a1a      	ldr	r2, [pc, #104]	; (800678c <SDMMC_GetCmdResp3+0x78>)
 8006722:	fba2 2303 	umull	r2, r3, r2, r3
 8006726:	0a5b      	lsrs	r3, r3, #9
 8006728:	f241 3288 	movw	r2, #5000	; 0x1388
 800672c:	fb02 f303 	mul.w	r3, r2, r3
 8006730:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	1e5a      	subs	r2, r3, #1
 8006736:	60fa      	str	r2, [r7, #12]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d102      	bne.n	8006742 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800673c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006740:	e01b      	b.n	800677a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006746:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800674e:	2b00      	cmp	r3, #0
 8006750:	d0ef      	beq.n	8006732 <SDMMC_GetCmdResp3+0x1e>
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1ea      	bne.n	8006732 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006760:	f003 0304 	and.w	r3, r3, #4
 8006764:	2b00      	cmp	r3, #0
 8006766:	d004      	beq.n	8006772 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2204      	movs	r2, #4
 800676c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800676e:	2304      	movs	r3, #4
 8006770:	e003      	b.n	800677a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	22c5      	movs	r2, #197	; 0xc5
 8006776:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006778:	2300      	movs	r3, #0
}
 800677a:	4618      	mov	r0, r3
 800677c:	3714      	adds	r7, #20
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr
 8006786:	bf00      	nop
 8006788:	20000004 	.word	0x20000004
 800678c:	10624dd3 	.word	0x10624dd3

08006790 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b088      	sub	sp, #32
 8006794:	af00      	add	r7, sp, #0
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	460b      	mov	r3, r1
 800679a:	607a      	str	r2, [r7, #4]
 800679c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800679e:	4b35      	ldr	r3, [pc, #212]	; (8006874 <SDMMC_GetCmdResp6+0xe4>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a35      	ldr	r2, [pc, #212]	; (8006878 <SDMMC_GetCmdResp6+0xe8>)
 80067a4:	fba2 2303 	umull	r2, r3, r2, r3
 80067a8:	0a5b      	lsrs	r3, r3, #9
 80067aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80067ae:	fb02 f303 	mul.w	r3, r2, r3
 80067b2:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80067b4:	69fb      	ldr	r3, [r7, #28]
 80067b6:	1e5a      	subs	r2, r3, #1
 80067b8:	61fa      	str	r2, [r7, #28]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d102      	bne.n	80067c4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80067be:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80067c2:	e052      	b.n	800686a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067c8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d0ef      	beq.n	80067b4 <SDMMC_GetCmdResp6+0x24>
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d1ea      	bne.n	80067b4 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067e2:	f003 0304 	and.w	r3, r3, #4
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d004      	beq.n	80067f4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2204      	movs	r2, #4
 80067ee:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80067f0:	2304      	movs	r3, #4
 80067f2:	e03a      	b.n	800686a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067f8:	f003 0301 	and.w	r3, r3, #1
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d004      	beq.n	800680a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2201      	movs	r2, #1
 8006804:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006806:	2301      	movs	r3, #1
 8006808:	e02f      	b.n	800686a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800680a:	68f8      	ldr	r0, [r7, #12]
 800680c:	f7ff fc0d 	bl	800602a <SDIO_GetCommandResponse>
 8006810:	4603      	mov	r3, r0
 8006812:	461a      	mov	r2, r3
 8006814:	7afb      	ldrb	r3, [r7, #11]
 8006816:	4293      	cmp	r3, r2
 8006818:	d001      	beq.n	800681e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800681a:	2301      	movs	r3, #1
 800681c:	e025      	b.n	800686a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	22c5      	movs	r2, #197	; 0xc5
 8006822:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006824:	2100      	movs	r1, #0
 8006826:	68f8      	ldr	r0, [r7, #12]
 8006828:	f7ff fc0c 	bl	8006044 <SDIO_GetResponse>
 800682c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006834:	2b00      	cmp	r3, #0
 8006836:	d106      	bne.n	8006846 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	0c1b      	lsrs	r3, r3, #16
 800683c:	b29a      	uxth	r2, r3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8006842:	2300      	movs	r3, #0
 8006844:	e011      	b.n	800686a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800684c:	2b00      	cmp	r3, #0
 800684e:	d002      	beq.n	8006856 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006850:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006854:	e009      	b.n	800686a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800685c:	2b00      	cmp	r3, #0
 800685e:	d002      	beq.n	8006866 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006860:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006864:	e001      	b.n	800686a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006866:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800686a:	4618      	mov	r0, r3
 800686c:	3720      	adds	r7, #32
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	20000004 	.word	0x20000004
 8006878:	10624dd3 	.word	0x10624dd3

0800687c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800687c:	b480      	push	{r7}
 800687e:	b085      	sub	sp, #20
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006884:	4b22      	ldr	r3, [pc, #136]	; (8006910 <SDMMC_GetCmdResp7+0x94>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a22      	ldr	r2, [pc, #136]	; (8006914 <SDMMC_GetCmdResp7+0x98>)
 800688a:	fba2 2303 	umull	r2, r3, r2, r3
 800688e:	0a5b      	lsrs	r3, r3, #9
 8006890:	f241 3288 	movw	r2, #5000	; 0x1388
 8006894:	fb02 f303 	mul.w	r3, r2, r3
 8006898:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	1e5a      	subs	r2, r3, #1
 800689e:	60fa      	str	r2, [r7, #12]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d102      	bne.n	80068aa <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80068a4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80068a8:	e02c      	b.n	8006904 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068ae:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d0ef      	beq.n	800689a <SDMMC_GetCmdResp7+0x1e>
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d1ea      	bne.n	800689a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068c8:	f003 0304 	and.w	r3, r3, #4
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d004      	beq.n	80068da <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2204      	movs	r2, #4
 80068d4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80068d6:	2304      	movs	r3, #4
 80068d8:	e014      	b.n	8006904 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068de:	f003 0301 	and.w	r3, r3, #1
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d004      	beq.n	80068f0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2201      	movs	r2, #1
 80068ea:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80068ec:	2301      	movs	r3, #1
 80068ee:	e009      	b.n	8006904 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d002      	beq.n	8006902 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2240      	movs	r2, #64	; 0x40
 8006900:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006902:	2300      	movs	r3, #0
  
}
 8006904:	4618      	mov	r0, r3
 8006906:	3714      	adds	r7, #20
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr
 8006910:	20000004 	.word	0x20000004
 8006914:	10624dd3 	.word	0x10624dd3

08006918 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8006918:	b480      	push	{r7}
 800691a:	b085      	sub	sp, #20
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006920:	4b11      	ldr	r3, [pc, #68]	; (8006968 <SDMMC_GetCmdError+0x50>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a11      	ldr	r2, [pc, #68]	; (800696c <SDMMC_GetCmdError+0x54>)
 8006926:	fba2 2303 	umull	r2, r3, r2, r3
 800692a:	0a5b      	lsrs	r3, r3, #9
 800692c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006930:	fb02 f303 	mul.w	r3, r2, r3
 8006934:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	1e5a      	subs	r2, r3, #1
 800693a:	60fa      	str	r2, [r7, #12]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d102      	bne.n	8006946 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006940:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006944:	e009      	b.n	800695a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800694a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800694e:	2b00      	cmp	r3, #0
 8006950:	d0f1      	beq.n	8006936 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	22c5      	movs	r2, #197	; 0xc5
 8006956:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8006958:	2300      	movs	r3, #0
}
 800695a:	4618      	mov	r0, r3
 800695c:	3714      	adds	r7, #20
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr
 8006966:	bf00      	nop
 8006968:	20000004 	.word	0x20000004
 800696c:	10624dd3 	.word	0x10624dd3

08006970 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8006974:	4904      	ldr	r1, [pc, #16]	; (8006988 <MX_FATFS_Init+0x18>)
 8006976:	4805      	ldr	r0, [pc, #20]	; (800698c <MX_FATFS_Init+0x1c>)
 8006978:	f003 f9a8 	bl	8009ccc <FATFS_LinkDriver>
 800697c:	4603      	mov	r3, r0
 800697e:	461a      	mov	r2, r3
 8006980:	4b03      	ldr	r3, [pc, #12]	; (8006990 <MX_FATFS_Init+0x20>)
 8006982:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006984:	bf00      	nop
 8006986:	bd80      	pop	{r7, pc}
 8006988:	20003294 	.word	0x20003294
 800698c:	0800b374 	.word	0x0800b374
 8006990:	20003290 	.word	0x20003290

08006994 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006994:	b480      	push	{r7}
 8006996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006998:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800699a:	4618      	mov	r0, r3
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr

080069a4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b082      	sub	sp, #8
 80069a8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80069aa:	2300      	movs	r3, #0
 80069ac:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80069ae:	f000 f89e 	bl	8006aee <BSP_SD_IsDetected>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d001      	beq.n	80069bc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80069b8:	2301      	movs	r3, #1
 80069ba:	e005      	b.n	80069c8 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80069bc:	4804      	ldr	r0, [pc, #16]	; (80069d0 <BSP_SD_Init+0x2c>)
 80069be:	f7fd fdc6 	bl	800454e <HAL_SD_Init>
 80069c2:	4603      	mov	r3, r0
 80069c4:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 80069c6:	79fb      	ldrb	r3, [r7, #7]
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3708      	adds	r7, #8
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}
 80069d0:	20000158 	.word	0x20000158

080069d4 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b088      	sub	sp, #32
 80069d8:	af02      	add	r7, sp, #8
 80069da:	60f8      	str	r0, [r7, #12]
 80069dc:	60b9      	str	r1, [r7, #8]
 80069de:	607a      	str	r2, [r7, #4]
 80069e0:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80069e2:	2300      	movs	r3, #0
 80069e4:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	9300      	str	r3, [sp, #0]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	68ba      	ldr	r2, [r7, #8]
 80069ee:	68f9      	ldr	r1, [r7, #12]
 80069f0:	4806      	ldr	r0, [pc, #24]	; (8006a0c <BSP_SD_ReadBlocks+0x38>)
 80069f2:	f7fd fe5d 	bl	80046b0 <HAL_SD_ReadBlocks>
 80069f6:	4603      	mov	r3, r0
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d001      	beq.n	8006a00 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8006a00:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3718      	adds	r7, #24
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop
 8006a0c:	20000158 	.word	0x20000158

08006a10 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b088      	sub	sp, #32
 8006a14:	af02      	add	r7, sp, #8
 8006a16:	60f8      	str	r0, [r7, #12]
 8006a18:	60b9      	str	r1, [r7, #8]
 8006a1a:	607a      	str	r2, [r7, #4]
 8006a1c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	9300      	str	r3, [sp, #0]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	68ba      	ldr	r2, [r7, #8]
 8006a2a:	68f9      	ldr	r1, [r7, #12]
 8006a2c:	4806      	ldr	r0, [pc, #24]	; (8006a48 <BSP_SD_WriteBlocks+0x38>)
 8006a2e:	f7fe f81d 	bl	8004a6c <HAL_SD_WriteBlocks>
 8006a32:	4603      	mov	r3, r0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d001      	beq.n	8006a3c <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8006a3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3718      	adds	r7, #24
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
 8006a46:	bf00      	nop
 8006a48:	20000158 	.word	0x20000158

08006a4c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8006a50:	4805      	ldr	r0, [pc, #20]	; (8006a68 <BSP_SD_GetCardState+0x1c>)
 8006a52:	f7fe fce1 	bl	8005418 <HAL_SD_GetCardState>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b04      	cmp	r3, #4
 8006a5a:	bf14      	ite	ne
 8006a5c:	2301      	movne	r3, #1
 8006a5e:	2300      	moveq	r3, #0
 8006a60:	b2db      	uxtb	r3, r3
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	20000158 	.word	0x20000158

08006a6c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b082      	sub	sp, #8
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8006a74:	6879      	ldr	r1, [r7, #4]
 8006a76:	4803      	ldr	r0, [pc, #12]	; (8006a84 <BSP_SD_GetCardInfo+0x18>)
 8006a78:	f7fe fca2 	bl	80053c0 <HAL_SD_GetCardInfo>
}
 8006a7c:	bf00      	nop
 8006a7e:	3708      	adds	r7, #8
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	20000158 	.word	0x20000158

08006a88 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8006a90:	f000 f818 	bl	8006ac4 <BSP_SD_AbortCallback>
}
 8006a94:	bf00      	nop
 8006a96:	3708      	adds	r7, #8
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b082      	sub	sp, #8
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8006aa4:	f000 f815 	bl	8006ad2 <BSP_SD_WriteCpltCallback>
}
 8006aa8:	bf00      	nop
 8006aaa:	3708      	adds	r7, #8
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b082      	sub	sp, #8
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8006ab8:	f000 f812 	bl	8006ae0 <BSP_SD_ReadCpltCallback>
}
 8006abc:	bf00      	nop
 8006abe:	3708      	adds	r7, #8
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}

08006ac4 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	af00      	add	r7, sp, #0

}
 8006ac8:	bf00      	nop
 8006aca:	46bd      	mov	sp, r7
 8006acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad0:	4770      	bx	lr

08006ad2 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 8006ad2:	b480      	push	{r7}
 8006ad4:	af00      	add	r7, sp, #0

}
 8006ad6:	bf00      	nop
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr

08006ae0 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	af00      	add	r7, sp, #0

}
 8006ae4:	bf00      	nop
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr

08006aee <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b082      	sub	sp, #8
 8006af2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8006af4:	2301      	movs	r3, #1
 8006af6:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8006af8:	f000 f80c 	bl	8006b14 <BSP_PlatformIsDetected>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d101      	bne.n	8006b06 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8006b02:	2300      	movs	r3, #0
 8006b04:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8006b06:	79fb      	ldrb	r3, [r7, #7]
 8006b08:	b2db      	uxtb	r3, r3
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3708      	adds	r7, #8
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
	...

08006b14 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b082      	sub	sp, #8
 8006b18:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8006b1e:	2102      	movs	r1, #2
 8006b20:	4806      	ldr	r0, [pc, #24]	; (8006b3c <BSP_PlatformIsDetected+0x28>)
 8006b22:	f7fc f94b 	bl	8002dbc <HAL_GPIO_ReadPin>
 8006b26:	4603      	mov	r3, r0
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d001      	beq.n	8006b30 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8006b30:	79fb      	ldrb	r3, [r7, #7]
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3708      	adds	r7, #8
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	bf00      	nop
 8006b3c:	40020800 	.word	0x40020800

08006b40 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b082      	sub	sp, #8
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	4603      	mov	r3, r0
 8006b48:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8006b4a:	4b0b      	ldr	r3, [pc, #44]	; (8006b78 <SD_CheckStatus+0x38>)
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8006b50:	f7ff ff7c 	bl	8006a4c <BSP_SD_GetCardState>
 8006b54:	4603      	mov	r3, r0
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d107      	bne.n	8006b6a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8006b5a:	4b07      	ldr	r3, [pc, #28]	; (8006b78 <SD_CheckStatus+0x38>)
 8006b5c:	781b      	ldrb	r3, [r3, #0]
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	f023 0301 	bic.w	r3, r3, #1
 8006b64:	b2da      	uxtb	r2, r3
 8006b66:	4b04      	ldr	r3, [pc, #16]	; (8006b78 <SD_CheckStatus+0x38>)
 8006b68:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8006b6a:	4b03      	ldr	r3, [pc, #12]	; (8006b78 <SD_CheckStatus+0x38>)
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	b2db      	uxtb	r3, r3
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3708      	adds	r7, #8
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}
 8006b78:	2000000d 	.word	0x2000000d

08006b7c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b082      	sub	sp, #8
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	4603      	mov	r3, r0
 8006b84:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8006b86:	4b0b      	ldr	r3, [pc, #44]	; (8006bb4 <SD_initialize+0x38>)
 8006b88:	2201      	movs	r2, #1
 8006b8a:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8006b8c:	f7ff ff0a 	bl	80069a4 <BSP_SD_Init>
 8006b90:	4603      	mov	r3, r0
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d107      	bne.n	8006ba6 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8006b96:	79fb      	ldrb	r3, [r7, #7]
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f7ff ffd1 	bl	8006b40 <SD_CheckStatus>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	4b04      	ldr	r3, [pc, #16]	; (8006bb4 <SD_initialize+0x38>)
 8006ba4:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8006ba6:	4b03      	ldr	r3, [pc, #12]	; (8006bb4 <SD_initialize+0x38>)
 8006ba8:	781b      	ldrb	r3, [r3, #0]
 8006baa:	b2db      	uxtb	r3, r3
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3708      	adds	r7, #8
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}
 8006bb4:	2000000d 	.word	0x2000000d

08006bb8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b082      	sub	sp, #8
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8006bc2:	79fb      	ldrb	r3, [r7, #7]
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f7ff ffbb 	bl	8006b40 <SD_CheckStatus>
 8006bca:	4603      	mov	r3, r0
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3708      	adds	r7, #8
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}

08006bd4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b086      	sub	sp, #24
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	60b9      	str	r1, [r7, #8]
 8006bdc:	607a      	str	r2, [r7, #4]
 8006bde:	603b      	str	r3, [r7, #0]
 8006be0:	4603      	mov	r3, r0
 8006be2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8006be8:	f04f 33ff 	mov.w	r3, #4294967295
 8006bec:	683a      	ldr	r2, [r7, #0]
 8006bee:	6879      	ldr	r1, [r7, #4]
 8006bf0:	68b8      	ldr	r0, [r7, #8]
 8006bf2:	f7ff feef 	bl	80069d4 <BSP_SD_ReadBlocks>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d107      	bne.n	8006c0c <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8006bfc:	bf00      	nop
 8006bfe:	f7ff ff25 	bl	8006a4c <BSP_SD_GetCardState>
 8006c02:	4603      	mov	r3, r0
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1fa      	bne.n	8006bfe <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8006c0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3718      	adds	r7, #24
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}

08006c16 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8006c16:	b580      	push	{r7, lr}
 8006c18:	b086      	sub	sp, #24
 8006c1a:	af00      	add	r7, sp, #0
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	607a      	str	r2, [r7, #4]
 8006c20:	603b      	str	r3, [r7, #0]
 8006c22:	4603      	mov	r3, r0
 8006c24:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8006c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c2e:	683a      	ldr	r2, [r7, #0]
 8006c30:	6879      	ldr	r1, [r7, #4]
 8006c32:	68b8      	ldr	r0, [r7, #8]
 8006c34:	f7ff feec 	bl	8006a10 <BSP_SD_WriteBlocks>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d107      	bne.n	8006c4e <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8006c3e:	bf00      	nop
 8006c40:	f7ff ff04 	bl	8006a4c <BSP_SD_GetCardState>
 8006c44:	4603      	mov	r3, r0
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d1fa      	bne.n	8006c40 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8006c4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3718      	adds	r7, #24
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b08c      	sub	sp, #48	; 0x30
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	4603      	mov	r3, r0
 8006c60:	603a      	str	r2, [r7, #0]
 8006c62:	71fb      	strb	r3, [r7, #7]
 8006c64:	460b      	mov	r3, r1
 8006c66:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006c6e:	4b25      	ldr	r3, [pc, #148]	; (8006d04 <SD_ioctl+0xac>)
 8006c70:	781b      	ldrb	r3, [r3, #0]
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	f003 0301 	and.w	r3, r3, #1
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d001      	beq.n	8006c80 <SD_ioctl+0x28>
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e03c      	b.n	8006cfa <SD_ioctl+0xa2>

  switch (cmd)
 8006c80:	79bb      	ldrb	r3, [r7, #6]
 8006c82:	2b03      	cmp	r3, #3
 8006c84:	d834      	bhi.n	8006cf0 <SD_ioctl+0x98>
 8006c86:	a201      	add	r2, pc, #4	; (adr r2, 8006c8c <SD_ioctl+0x34>)
 8006c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c8c:	08006c9d 	.word	0x08006c9d
 8006c90:	08006ca5 	.word	0x08006ca5
 8006c94:	08006cbd 	.word	0x08006cbd
 8006c98:	08006cd7 	.word	0x08006cd7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006ca2:	e028      	b.n	8006cf6 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8006ca4:	f107 030c 	add.w	r3, r7, #12
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f7ff fedf 	bl	8006a6c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8006cae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006cba:	e01c      	b.n	8006cf6 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8006cbc:	f107 030c 	add.w	r3, r7, #12
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f7ff fed3 	bl	8006a6c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8006cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cc8:	b29a      	uxth	r2, r3
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006cd4:	e00f      	b.n	8006cf6 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8006cd6:	f107 030c 	add.w	r3, r7, #12
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7ff fec6 	bl	8006a6c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8006ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ce2:	0a5a      	lsrs	r2, r3, #9
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006cee:	e002      	b.n	8006cf6 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8006cf0:	2304      	movs	r3, #4
 8006cf2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8006cf6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3730      	adds	r7, #48	; 0x30
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}
 8006d02:	bf00      	nop
 8006d04:	2000000d 	.word	0x2000000d

08006d08 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b084      	sub	sp, #16
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	4603      	mov	r3, r0
 8006d10:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006d12:	79fb      	ldrb	r3, [r7, #7]
 8006d14:	4a08      	ldr	r2, [pc, #32]	; (8006d38 <disk_status+0x30>)
 8006d16:	009b      	lsls	r3, r3, #2
 8006d18:	4413      	add	r3, r2
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	79fa      	ldrb	r2, [r7, #7]
 8006d20:	4905      	ldr	r1, [pc, #20]	; (8006d38 <disk_status+0x30>)
 8006d22:	440a      	add	r2, r1
 8006d24:	7a12      	ldrb	r2, [r2, #8]
 8006d26:	4610      	mov	r0, r2
 8006d28:	4798      	blx	r3
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3710      	adds	r7, #16
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	200032c0 	.word	0x200032c0

08006d3c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b084      	sub	sp, #16
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	4603      	mov	r3, r0
 8006d44:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006d46:	2300      	movs	r3, #0
 8006d48:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006d4a:	79fb      	ldrb	r3, [r7, #7]
 8006d4c:	4a0d      	ldr	r2, [pc, #52]	; (8006d84 <disk_initialize+0x48>)
 8006d4e:	5cd3      	ldrb	r3, [r2, r3]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d111      	bne.n	8006d78 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006d54:	79fb      	ldrb	r3, [r7, #7]
 8006d56:	4a0b      	ldr	r2, [pc, #44]	; (8006d84 <disk_initialize+0x48>)
 8006d58:	2101      	movs	r1, #1
 8006d5a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006d5c:	79fb      	ldrb	r3, [r7, #7]
 8006d5e:	4a09      	ldr	r2, [pc, #36]	; (8006d84 <disk_initialize+0x48>)
 8006d60:	009b      	lsls	r3, r3, #2
 8006d62:	4413      	add	r3, r2
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	79fa      	ldrb	r2, [r7, #7]
 8006d6a:	4906      	ldr	r1, [pc, #24]	; (8006d84 <disk_initialize+0x48>)
 8006d6c:	440a      	add	r2, r1
 8006d6e:	7a12      	ldrb	r2, [r2, #8]
 8006d70:	4610      	mov	r0, r2
 8006d72:	4798      	blx	r3
 8006d74:	4603      	mov	r3, r0
 8006d76:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	3710      	adds	r7, #16
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}
 8006d82:	bf00      	nop
 8006d84:	200032c0 	.word	0x200032c0

08006d88 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006d88:	b590      	push	{r4, r7, lr}
 8006d8a:	b087      	sub	sp, #28
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60b9      	str	r1, [r7, #8]
 8006d90:	607a      	str	r2, [r7, #4]
 8006d92:	603b      	str	r3, [r7, #0]
 8006d94:	4603      	mov	r3, r0
 8006d96:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006d98:	7bfb      	ldrb	r3, [r7, #15]
 8006d9a:	4a0a      	ldr	r2, [pc, #40]	; (8006dc4 <disk_read+0x3c>)
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	4413      	add	r3, r2
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	689c      	ldr	r4, [r3, #8]
 8006da4:	7bfb      	ldrb	r3, [r7, #15]
 8006da6:	4a07      	ldr	r2, [pc, #28]	; (8006dc4 <disk_read+0x3c>)
 8006da8:	4413      	add	r3, r2
 8006daa:	7a18      	ldrb	r0, [r3, #8]
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	68b9      	ldr	r1, [r7, #8]
 8006db2:	47a0      	blx	r4
 8006db4:	4603      	mov	r3, r0
 8006db6:	75fb      	strb	r3, [r7, #23]
  return res;
 8006db8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	371c      	adds	r7, #28
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd90      	pop	{r4, r7, pc}
 8006dc2:	bf00      	nop
 8006dc4:	200032c0 	.word	0x200032c0

08006dc8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006dc8:	b590      	push	{r4, r7, lr}
 8006dca:	b087      	sub	sp, #28
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	60b9      	str	r1, [r7, #8]
 8006dd0:	607a      	str	r2, [r7, #4]
 8006dd2:	603b      	str	r3, [r7, #0]
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006dd8:	7bfb      	ldrb	r3, [r7, #15]
 8006dda:	4a0a      	ldr	r2, [pc, #40]	; (8006e04 <disk_write+0x3c>)
 8006ddc:	009b      	lsls	r3, r3, #2
 8006dde:	4413      	add	r3, r2
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	68dc      	ldr	r4, [r3, #12]
 8006de4:	7bfb      	ldrb	r3, [r7, #15]
 8006de6:	4a07      	ldr	r2, [pc, #28]	; (8006e04 <disk_write+0x3c>)
 8006de8:	4413      	add	r3, r2
 8006dea:	7a18      	ldrb	r0, [r3, #8]
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	68b9      	ldr	r1, [r7, #8]
 8006df2:	47a0      	blx	r4
 8006df4:	4603      	mov	r3, r0
 8006df6:	75fb      	strb	r3, [r7, #23]
  return res;
 8006df8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	371c      	adds	r7, #28
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd90      	pop	{r4, r7, pc}
 8006e02:	bf00      	nop
 8006e04:	200032c0 	.word	0x200032c0

08006e08 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b084      	sub	sp, #16
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	4603      	mov	r3, r0
 8006e10:	603a      	str	r2, [r7, #0]
 8006e12:	71fb      	strb	r3, [r7, #7]
 8006e14:	460b      	mov	r3, r1
 8006e16:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006e18:	79fb      	ldrb	r3, [r7, #7]
 8006e1a:	4a09      	ldr	r2, [pc, #36]	; (8006e40 <disk_ioctl+0x38>)
 8006e1c:	009b      	lsls	r3, r3, #2
 8006e1e:	4413      	add	r3, r2
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	691b      	ldr	r3, [r3, #16]
 8006e24:	79fa      	ldrb	r2, [r7, #7]
 8006e26:	4906      	ldr	r1, [pc, #24]	; (8006e40 <disk_ioctl+0x38>)
 8006e28:	440a      	add	r2, r1
 8006e2a:	7a10      	ldrb	r0, [r2, #8]
 8006e2c:	79b9      	ldrb	r1, [r7, #6]
 8006e2e:	683a      	ldr	r2, [r7, #0]
 8006e30:	4798      	blx	r3
 8006e32:	4603      	mov	r3, r0
 8006e34:	73fb      	strb	r3, [r7, #15]
  return res;
 8006e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3710      	adds	r7, #16
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}
 8006e40:	200032c0 	.word	0x200032c0

08006e44 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006e44:	b480      	push	{r7}
 8006e46:	b085      	sub	sp, #20
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	3301      	adds	r3, #1
 8006e50:	781b      	ldrb	r3, [r3, #0]
 8006e52:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006e54:	89fb      	ldrh	r3, [r7, #14]
 8006e56:	021b      	lsls	r3, r3, #8
 8006e58:	b21a      	sxth	r2, r3
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	b21b      	sxth	r3, r3
 8006e60:	4313      	orrs	r3, r2
 8006e62:	b21b      	sxth	r3, r3
 8006e64:	81fb      	strh	r3, [r7, #14]
	return rv;
 8006e66:	89fb      	ldrh	r3, [r7, #14]
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3714      	adds	r7, #20
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	3303      	adds	r3, #3
 8006e80:	781b      	ldrb	r3, [r3, #0]
 8006e82:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	021b      	lsls	r3, r3, #8
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	3202      	adds	r2, #2
 8006e8c:	7812      	ldrb	r2, [r2, #0]
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	021b      	lsls	r3, r3, #8
 8006e96:	687a      	ldr	r2, [r7, #4]
 8006e98:	3201      	adds	r2, #1
 8006e9a:	7812      	ldrb	r2, [r2, #0]
 8006e9c:	4313      	orrs	r3, r2
 8006e9e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	021b      	lsls	r3, r3, #8
 8006ea4:	687a      	ldr	r2, [r7, #4]
 8006ea6:	7812      	ldrb	r2, [r2, #0]
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	60fb      	str	r3, [r7, #12]
	return rv;
 8006eac:	68fb      	ldr	r3, [r7, #12]
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3714      	adds	r7, #20
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr

08006eba <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8006eba:	b480      	push	{r7}
 8006ebc:	b083      	sub	sp, #12
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
 8006ec2:	460b      	mov	r3, r1
 8006ec4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	1c5a      	adds	r2, r3, #1
 8006eca:	607a      	str	r2, [r7, #4]
 8006ecc:	887a      	ldrh	r2, [r7, #2]
 8006ece:	b2d2      	uxtb	r2, r2
 8006ed0:	701a      	strb	r2, [r3, #0]
 8006ed2:	887b      	ldrh	r3, [r7, #2]
 8006ed4:	0a1b      	lsrs	r3, r3, #8
 8006ed6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	1c5a      	adds	r2, r3, #1
 8006edc:	607a      	str	r2, [r7, #4]
 8006ede:	887a      	ldrh	r2, [r7, #2]
 8006ee0:	b2d2      	uxtb	r2, r2
 8006ee2:	701a      	strb	r2, [r3, #0]
}
 8006ee4:	bf00      	nop
 8006ee6:	370c      	adds	r7, #12
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr

08006ef0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b083      	sub	sp, #12
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	1c5a      	adds	r2, r3, #1
 8006efe:	607a      	str	r2, [r7, #4]
 8006f00:	683a      	ldr	r2, [r7, #0]
 8006f02:	b2d2      	uxtb	r2, r2
 8006f04:	701a      	strb	r2, [r3, #0]
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	0a1b      	lsrs	r3, r3, #8
 8006f0a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	1c5a      	adds	r2, r3, #1
 8006f10:	607a      	str	r2, [r7, #4]
 8006f12:	683a      	ldr	r2, [r7, #0]
 8006f14:	b2d2      	uxtb	r2, r2
 8006f16:	701a      	strb	r2, [r3, #0]
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	0a1b      	lsrs	r3, r3, #8
 8006f1c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	1c5a      	adds	r2, r3, #1
 8006f22:	607a      	str	r2, [r7, #4]
 8006f24:	683a      	ldr	r2, [r7, #0]
 8006f26:	b2d2      	uxtb	r2, r2
 8006f28:	701a      	strb	r2, [r3, #0]
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	0a1b      	lsrs	r3, r3, #8
 8006f2e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	1c5a      	adds	r2, r3, #1
 8006f34:	607a      	str	r2, [r7, #4]
 8006f36:	683a      	ldr	r2, [r7, #0]
 8006f38:	b2d2      	uxtb	r2, r2
 8006f3a:	701a      	strb	r2, [r3, #0]
}
 8006f3c:	bf00      	nop
 8006f3e:	370c      	adds	r7, #12
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006f48:	b480      	push	{r7}
 8006f4a:	b087      	sub	sp, #28
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	60f8      	str	r0, [r7, #12]
 8006f50:	60b9      	str	r1, [r7, #8]
 8006f52:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00d      	beq.n	8006f7e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8006f62:	693a      	ldr	r2, [r7, #16]
 8006f64:	1c53      	adds	r3, r2, #1
 8006f66:	613b      	str	r3, [r7, #16]
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	1c59      	adds	r1, r3, #1
 8006f6c:	6179      	str	r1, [r7, #20]
 8006f6e:	7812      	ldrb	r2, [r2, #0]
 8006f70:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	3b01      	subs	r3, #1
 8006f76:	607b      	str	r3, [r7, #4]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d1f1      	bne.n	8006f62 <mem_cpy+0x1a>
	}
}
 8006f7e:	bf00      	nop
 8006f80:	371c      	adds	r7, #28
 8006f82:	46bd      	mov	sp, r7
 8006f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f88:	4770      	bx	lr

08006f8a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006f8a:	b480      	push	{r7}
 8006f8c:	b087      	sub	sp, #28
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	60f8      	str	r0, [r7, #12]
 8006f92:	60b9      	str	r1, [r7, #8]
 8006f94:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	1c5a      	adds	r2, r3, #1
 8006f9e:	617a      	str	r2, [r7, #20]
 8006fa0:	68ba      	ldr	r2, [r7, #8]
 8006fa2:	b2d2      	uxtb	r2, r2
 8006fa4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	3b01      	subs	r3, #1
 8006faa:	607b      	str	r3, [r7, #4]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1f3      	bne.n	8006f9a <mem_set+0x10>
}
 8006fb2:	bf00      	nop
 8006fb4:	bf00      	nop
 8006fb6:	371c      	adds	r7, #28
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006fc0:	b480      	push	{r7}
 8006fc2:	b089      	sub	sp, #36	; 0x24
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	61fb      	str	r3, [r7, #28]
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	1c5a      	adds	r2, r3, #1
 8006fdc:	61fa      	str	r2, [r7, #28]
 8006fde:	781b      	ldrb	r3, [r3, #0]
 8006fe0:	4619      	mov	r1, r3
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	1c5a      	adds	r2, r3, #1
 8006fe6:	61ba      	str	r2, [r7, #24]
 8006fe8:	781b      	ldrb	r3, [r3, #0]
 8006fea:	1acb      	subs	r3, r1, r3
 8006fec:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	3b01      	subs	r3, #1
 8006ff2:	607b      	str	r3, [r7, #4]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d002      	beq.n	8007000 <mem_cmp+0x40>
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d0eb      	beq.n	8006fd8 <mem_cmp+0x18>

	return r;
 8007000:	697b      	ldr	r3, [r7, #20]
}
 8007002:	4618      	mov	r0, r3
 8007004:	3724      	adds	r7, #36	; 0x24
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr

0800700e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800700e:	b480      	push	{r7}
 8007010:	b083      	sub	sp, #12
 8007012:	af00      	add	r7, sp, #0
 8007014:	6078      	str	r0, [r7, #4]
 8007016:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007018:	e002      	b.n	8007020 <chk_chr+0x12>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	3301      	adds	r3, #1
 800701e:	607b      	str	r3, [r7, #4]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	781b      	ldrb	r3, [r3, #0]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d005      	beq.n	8007034 <chk_chr+0x26>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	461a      	mov	r2, r3
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	4293      	cmp	r3, r2
 8007032:	d1f2      	bne.n	800701a <chk_chr+0xc>
	return *str;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	781b      	ldrb	r3, [r3, #0]
}
 8007038:	4618      	mov	r0, r3
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr

08007044 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007044:	b480      	push	{r7}
 8007046:	b085      	sub	sp, #20
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800704e:	2300      	movs	r3, #0
 8007050:	60bb      	str	r3, [r7, #8]
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	60fb      	str	r3, [r7, #12]
 8007056:	e029      	b.n	80070ac <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007058:	4a27      	ldr	r2, [pc, #156]	; (80070f8 <chk_lock+0xb4>)
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	011b      	lsls	r3, r3, #4
 800705e:	4413      	add	r3, r2
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d01d      	beq.n	80070a2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007066:	4a24      	ldr	r2, [pc, #144]	; (80070f8 <chk_lock+0xb4>)
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	011b      	lsls	r3, r3, #4
 800706c:	4413      	add	r3, r2
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	429a      	cmp	r2, r3
 8007076:	d116      	bne.n	80070a6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007078:	4a1f      	ldr	r2, [pc, #124]	; (80070f8 <chk_lock+0xb4>)
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	011b      	lsls	r3, r3, #4
 800707e:	4413      	add	r3, r2
 8007080:	3304      	adds	r3, #4
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007088:	429a      	cmp	r2, r3
 800708a:	d10c      	bne.n	80070a6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800708c:	4a1a      	ldr	r2, [pc, #104]	; (80070f8 <chk_lock+0xb4>)
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	011b      	lsls	r3, r3, #4
 8007092:	4413      	add	r3, r2
 8007094:	3308      	adds	r3, #8
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800709c:	429a      	cmp	r2, r3
 800709e:	d102      	bne.n	80070a6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80070a0:	e007      	b.n	80070b2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80070a2:	2301      	movs	r3, #1
 80070a4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	3301      	adds	r3, #1
 80070aa:	60fb      	str	r3, [r7, #12]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2b01      	cmp	r3, #1
 80070b0:	d9d2      	bls.n	8007058 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2b02      	cmp	r3, #2
 80070b6:	d109      	bne.n	80070cc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d102      	bne.n	80070c4 <chk_lock+0x80>
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	2b02      	cmp	r3, #2
 80070c2:	d101      	bne.n	80070c8 <chk_lock+0x84>
 80070c4:	2300      	movs	r3, #0
 80070c6:	e010      	b.n	80070ea <chk_lock+0xa6>
 80070c8:	2312      	movs	r3, #18
 80070ca:	e00e      	b.n	80070ea <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d108      	bne.n	80070e4 <chk_lock+0xa0>
 80070d2:	4a09      	ldr	r2, [pc, #36]	; (80070f8 <chk_lock+0xb4>)
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	011b      	lsls	r3, r3, #4
 80070d8:	4413      	add	r3, r2
 80070da:	330c      	adds	r3, #12
 80070dc:	881b      	ldrh	r3, [r3, #0]
 80070de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070e2:	d101      	bne.n	80070e8 <chk_lock+0xa4>
 80070e4:	2310      	movs	r3, #16
 80070e6:	e000      	b.n	80070ea <chk_lock+0xa6>
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3714      	adds	r7, #20
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop
 80070f8:	200032a0 	.word	0x200032a0

080070fc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80070fc:	b480      	push	{r7}
 80070fe:	b083      	sub	sp, #12
 8007100:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007102:	2300      	movs	r3, #0
 8007104:	607b      	str	r3, [r7, #4]
 8007106:	e002      	b.n	800710e <enq_lock+0x12>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	3301      	adds	r3, #1
 800710c:	607b      	str	r3, [r7, #4]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2b01      	cmp	r3, #1
 8007112:	d806      	bhi.n	8007122 <enq_lock+0x26>
 8007114:	4a09      	ldr	r2, [pc, #36]	; (800713c <enq_lock+0x40>)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	011b      	lsls	r3, r3, #4
 800711a:	4413      	add	r3, r2
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d1f2      	bne.n	8007108 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2b02      	cmp	r3, #2
 8007126:	bf14      	ite	ne
 8007128:	2301      	movne	r3, #1
 800712a:	2300      	moveq	r3, #0
 800712c:	b2db      	uxtb	r3, r3
}
 800712e:	4618      	mov	r0, r3
 8007130:	370c      	adds	r7, #12
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr
 800713a:	bf00      	nop
 800713c:	200032a0 	.word	0x200032a0

08007140 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007140:	b480      	push	{r7}
 8007142:	b085      	sub	sp, #20
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800714a:	2300      	movs	r3, #0
 800714c:	60fb      	str	r3, [r7, #12]
 800714e:	e01f      	b.n	8007190 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007150:	4a41      	ldr	r2, [pc, #260]	; (8007258 <inc_lock+0x118>)
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	011b      	lsls	r3, r3, #4
 8007156:	4413      	add	r3, r2
 8007158:	681a      	ldr	r2, [r3, #0]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	429a      	cmp	r2, r3
 8007160:	d113      	bne.n	800718a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007162:	4a3d      	ldr	r2, [pc, #244]	; (8007258 <inc_lock+0x118>)
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	011b      	lsls	r3, r3, #4
 8007168:	4413      	add	r3, r2
 800716a:	3304      	adds	r3, #4
 800716c:	681a      	ldr	r2, [r3, #0]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007172:	429a      	cmp	r2, r3
 8007174:	d109      	bne.n	800718a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007176:	4a38      	ldr	r2, [pc, #224]	; (8007258 <inc_lock+0x118>)
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	011b      	lsls	r3, r3, #4
 800717c:	4413      	add	r3, r2
 800717e:	3308      	adds	r3, #8
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007186:	429a      	cmp	r2, r3
 8007188:	d006      	beq.n	8007198 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	3301      	adds	r3, #1
 800718e:	60fb      	str	r3, [r7, #12]
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2b01      	cmp	r3, #1
 8007194:	d9dc      	bls.n	8007150 <inc_lock+0x10>
 8007196:	e000      	b.n	800719a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007198:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2b02      	cmp	r3, #2
 800719e:	d132      	bne.n	8007206 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80071a0:	2300      	movs	r3, #0
 80071a2:	60fb      	str	r3, [r7, #12]
 80071a4:	e002      	b.n	80071ac <inc_lock+0x6c>
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	3301      	adds	r3, #1
 80071aa:	60fb      	str	r3, [r7, #12]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2b01      	cmp	r3, #1
 80071b0:	d806      	bhi.n	80071c0 <inc_lock+0x80>
 80071b2:	4a29      	ldr	r2, [pc, #164]	; (8007258 <inc_lock+0x118>)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	011b      	lsls	r3, r3, #4
 80071b8:	4413      	add	r3, r2
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d1f2      	bne.n	80071a6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2b02      	cmp	r3, #2
 80071c4:	d101      	bne.n	80071ca <inc_lock+0x8a>
 80071c6:	2300      	movs	r3, #0
 80071c8:	e040      	b.n	800724c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	4922      	ldr	r1, [pc, #136]	; (8007258 <inc_lock+0x118>)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	011b      	lsls	r3, r3, #4
 80071d4:	440b      	add	r3, r1
 80071d6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	689a      	ldr	r2, [r3, #8]
 80071dc:	491e      	ldr	r1, [pc, #120]	; (8007258 <inc_lock+0x118>)
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	011b      	lsls	r3, r3, #4
 80071e2:	440b      	add	r3, r1
 80071e4:	3304      	adds	r3, #4
 80071e6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	695a      	ldr	r2, [r3, #20]
 80071ec:	491a      	ldr	r1, [pc, #104]	; (8007258 <inc_lock+0x118>)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	011b      	lsls	r3, r3, #4
 80071f2:	440b      	add	r3, r1
 80071f4:	3308      	adds	r3, #8
 80071f6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80071f8:	4a17      	ldr	r2, [pc, #92]	; (8007258 <inc_lock+0x118>)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	011b      	lsls	r3, r3, #4
 80071fe:	4413      	add	r3, r2
 8007200:	330c      	adds	r3, #12
 8007202:	2200      	movs	r2, #0
 8007204:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d009      	beq.n	8007220 <inc_lock+0xe0>
 800720c:	4a12      	ldr	r2, [pc, #72]	; (8007258 <inc_lock+0x118>)
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	011b      	lsls	r3, r3, #4
 8007212:	4413      	add	r3, r2
 8007214:	330c      	adds	r3, #12
 8007216:	881b      	ldrh	r3, [r3, #0]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d001      	beq.n	8007220 <inc_lock+0xe0>
 800721c:	2300      	movs	r3, #0
 800721e:	e015      	b.n	800724c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d108      	bne.n	8007238 <inc_lock+0xf8>
 8007226:	4a0c      	ldr	r2, [pc, #48]	; (8007258 <inc_lock+0x118>)
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	011b      	lsls	r3, r3, #4
 800722c:	4413      	add	r3, r2
 800722e:	330c      	adds	r3, #12
 8007230:	881b      	ldrh	r3, [r3, #0]
 8007232:	3301      	adds	r3, #1
 8007234:	b29a      	uxth	r2, r3
 8007236:	e001      	b.n	800723c <inc_lock+0xfc>
 8007238:	f44f 7280 	mov.w	r2, #256	; 0x100
 800723c:	4906      	ldr	r1, [pc, #24]	; (8007258 <inc_lock+0x118>)
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	011b      	lsls	r3, r3, #4
 8007242:	440b      	add	r3, r1
 8007244:	330c      	adds	r3, #12
 8007246:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	3301      	adds	r3, #1
}
 800724c:	4618      	mov	r0, r3
 800724e:	3714      	adds	r7, #20
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr
 8007258:	200032a0 	.word	0x200032a0

0800725c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800725c:	b480      	push	{r7}
 800725e:	b085      	sub	sp, #20
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	3b01      	subs	r3, #1
 8007268:	607b      	str	r3, [r7, #4]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2b01      	cmp	r3, #1
 800726e:	d825      	bhi.n	80072bc <dec_lock+0x60>
		n = Files[i].ctr;
 8007270:	4a17      	ldr	r2, [pc, #92]	; (80072d0 <dec_lock+0x74>)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	011b      	lsls	r3, r3, #4
 8007276:	4413      	add	r3, r2
 8007278:	330c      	adds	r3, #12
 800727a:	881b      	ldrh	r3, [r3, #0]
 800727c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800727e:	89fb      	ldrh	r3, [r7, #14]
 8007280:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007284:	d101      	bne.n	800728a <dec_lock+0x2e>
 8007286:	2300      	movs	r3, #0
 8007288:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800728a:	89fb      	ldrh	r3, [r7, #14]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d002      	beq.n	8007296 <dec_lock+0x3a>
 8007290:	89fb      	ldrh	r3, [r7, #14]
 8007292:	3b01      	subs	r3, #1
 8007294:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007296:	4a0e      	ldr	r2, [pc, #56]	; (80072d0 <dec_lock+0x74>)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	011b      	lsls	r3, r3, #4
 800729c:	4413      	add	r3, r2
 800729e:	330c      	adds	r3, #12
 80072a0:	89fa      	ldrh	r2, [r7, #14]
 80072a2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80072a4:	89fb      	ldrh	r3, [r7, #14]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d105      	bne.n	80072b6 <dec_lock+0x5a>
 80072aa:	4a09      	ldr	r2, [pc, #36]	; (80072d0 <dec_lock+0x74>)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	011b      	lsls	r3, r3, #4
 80072b0:	4413      	add	r3, r2
 80072b2:	2200      	movs	r2, #0
 80072b4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80072b6:	2300      	movs	r3, #0
 80072b8:	737b      	strb	r3, [r7, #13]
 80072ba:	e001      	b.n	80072c0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80072bc:	2302      	movs	r3, #2
 80072be:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80072c0:	7b7b      	ldrb	r3, [r7, #13]
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3714      	adds	r7, #20
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	200032a0 	.word	0x200032a0

080072d4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b085      	sub	sp, #20
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80072dc:	2300      	movs	r3, #0
 80072de:	60fb      	str	r3, [r7, #12]
 80072e0:	e010      	b.n	8007304 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80072e2:	4a0d      	ldr	r2, [pc, #52]	; (8007318 <clear_lock+0x44>)
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	011b      	lsls	r3, r3, #4
 80072e8:	4413      	add	r3, r2
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	687a      	ldr	r2, [r7, #4]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d105      	bne.n	80072fe <clear_lock+0x2a>
 80072f2:	4a09      	ldr	r2, [pc, #36]	; (8007318 <clear_lock+0x44>)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	011b      	lsls	r3, r3, #4
 80072f8:	4413      	add	r3, r2
 80072fa:	2200      	movs	r2, #0
 80072fc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	3301      	adds	r3, #1
 8007302:	60fb      	str	r3, [r7, #12]
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2b01      	cmp	r3, #1
 8007308:	d9eb      	bls.n	80072e2 <clear_lock+0xe>
	}
}
 800730a:	bf00      	nop
 800730c:	bf00      	nop
 800730e:	3714      	adds	r7, #20
 8007310:	46bd      	mov	sp, r7
 8007312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007316:	4770      	bx	lr
 8007318:	200032a0 	.word	0x200032a0

0800731c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b086      	sub	sp, #24
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007324:	2300      	movs	r3, #0
 8007326:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	78db      	ldrb	r3, [r3, #3]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d034      	beq.n	800739a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007334:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	7858      	ldrb	r0, [r3, #1]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007340:	2301      	movs	r3, #1
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	f7ff fd40 	bl	8006dc8 <disk_write>
 8007348:	4603      	mov	r3, r0
 800734a:	2b00      	cmp	r3, #0
 800734c:	d002      	beq.n	8007354 <sync_window+0x38>
			res = FR_DISK_ERR;
 800734e:	2301      	movs	r3, #1
 8007350:	73fb      	strb	r3, [r7, #15]
 8007352:	e022      	b.n	800739a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800735e:	697a      	ldr	r2, [r7, #20]
 8007360:	1ad2      	subs	r2, r2, r3
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	69db      	ldr	r3, [r3, #28]
 8007366:	429a      	cmp	r2, r3
 8007368:	d217      	bcs.n	800739a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	789b      	ldrb	r3, [r3, #2]
 800736e:	613b      	str	r3, [r7, #16]
 8007370:	e010      	b.n	8007394 <sync_window+0x78>
					wsect += fs->fsize;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	69db      	ldr	r3, [r3, #28]
 8007376:	697a      	ldr	r2, [r7, #20]
 8007378:	4413      	add	r3, r2
 800737a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	7858      	ldrb	r0, [r3, #1]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007386:	2301      	movs	r3, #1
 8007388:	697a      	ldr	r2, [r7, #20]
 800738a:	f7ff fd1d 	bl	8006dc8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	3b01      	subs	r3, #1
 8007392:	613b      	str	r3, [r7, #16]
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	2b01      	cmp	r3, #1
 8007398:	d8eb      	bhi.n	8007372 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800739a:	7bfb      	ldrb	r3, [r7, #15]
}
 800739c:	4618      	mov	r0, r3
 800739e:	3718      	adds	r7, #24
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80073ae:	2300      	movs	r3, #0
 80073b0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073b6:	683a      	ldr	r2, [r7, #0]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d01b      	beq.n	80073f4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f7ff ffad 	bl	800731c <sync_window>
 80073c2:	4603      	mov	r3, r0
 80073c4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80073c6:	7bfb      	ldrb	r3, [r7, #15]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d113      	bne.n	80073f4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	7858      	ldrb	r0, [r3, #1]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80073d6:	2301      	movs	r3, #1
 80073d8:	683a      	ldr	r2, [r7, #0]
 80073da:	f7ff fcd5 	bl	8006d88 <disk_read>
 80073de:	4603      	mov	r3, r0
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d004      	beq.n	80073ee <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80073e4:	f04f 33ff 	mov.w	r3, #4294967295
 80073e8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	683a      	ldr	r2, [r7, #0]
 80073f2:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 80073f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3710      	adds	r7, #16
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}
	...

08007400 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b084      	sub	sp, #16
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f7ff ff87 	bl	800731c <sync_window>
 800740e:	4603      	mov	r3, r0
 8007410:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007412:	7bfb      	ldrb	r3, [r7, #15]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d159      	bne.n	80074cc <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	781b      	ldrb	r3, [r3, #0]
 800741c:	2b03      	cmp	r3, #3
 800741e:	d149      	bne.n	80074b4 <sync_fs+0xb4>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	791b      	ldrb	r3, [r3, #4]
 8007424:	2b01      	cmp	r3, #1
 8007426:	d145      	bne.n	80074b4 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	899b      	ldrh	r3, [r3, #12]
 8007432:	461a      	mov	r2, r3
 8007434:	2100      	movs	r1, #0
 8007436:	f7ff fda8 	bl	8006f8a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	3334      	adds	r3, #52	; 0x34
 800743e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007442:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007446:	4618      	mov	r0, r3
 8007448:	f7ff fd37 	bl	8006eba <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	3334      	adds	r3, #52	; 0x34
 8007450:	4921      	ldr	r1, [pc, #132]	; (80074d8 <sync_fs+0xd8>)
 8007452:	4618      	mov	r0, r3
 8007454:	f7ff fd4c 	bl	8006ef0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	3334      	adds	r3, #52	; 0x34
 800745c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007460:	491e      	ldr	r1, [pc, #120]	; (80074dc <sync_fs+0xdc>)
 8007462:	4618      	mov	r0, r3
 8007464:	f7ff fd44 	bl	8006ef0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	3334      	adds	r3, #52	; 0x34
 800746c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	695b      	ldr	r3, [r3, #20]
 8007474:	4619      	mov	r1, r3
 8007476:	4610      	mov	r0, r2
 8007478:	f7ff fd3a 	bl	8006ef0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	3334      	adds	r3, #52	; 0x34
 8007480:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	691b      	ldr	r3, [r3, #16]
 8007488:	4619      	mov	r1, r3
 800748a:	4610      	mov	r0, r2
 800748c:	f7ff fd30 	bl	8006ef0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6a1b      	ldr	r3, [r3, #32]
 8007494:	1c5a      	adds	r2, r3, #1
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	7858      	ldrb	r0, [r3, #1]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074a8:	2301      	movs	r3, #1
 80074aa:	f7ff fc8d 	bl	8006dc8 <disk_write>
			fs->fsi_flag = 0;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2200      	movs	r2, #0
 80074b2:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	785b      	ldrb	r3, [r3, #1]
 80074b8:	2200      	movs	r2, #0
 80074ba:	2100      	movs	r1, #0
 80074bc:	4618      	mov	r0, r3
 80074be:	f7ff fca3 	bl	8006e08 <disk_ioctl>
 80074c2:	4603      	mov	r3, r0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d001      	beq.n	80074cc <sync_fs+0xcc>
 80074c8:	2301      	movs	r3, #1
 80074ca:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80074cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3710      	adds	r7, #16
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop
 80074d8:	41615252 	.word	0x41615252
 80074dc:	61417272 	.word	0x61417272

080074e0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	3b02      	subs	r3, #2
 80074ee:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	699b      	ldr	r3, [r3, #24]
 80074f4:	3b02      	subs	r3, #2
 80074f6:	683a      	ldr	r2, [r7, #0]
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d301      	bcc.n	8007500 <clust2sect+0x20>
 80074fc:	2300      	movs	r3, #0
 80074fe:	e008      	b.n	8007512 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	895b      	ldrh	r3, [r3, #10]
 8007504:	461a      	mov	r2, r3
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	fb03 f202 	mul.w	r2, r3, r2
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007510:	4413      	add	r3, r2
}
 8007512:	4618      	mov	r0, r3
 8007514:	370c      	adds	r7, #12
 8007516:	46bd      	mov	sp, r7
 8007518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751c:	4770      	bx	lr

0800751e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800751e:	b580      	push	{r7, lr}
 8007520:	b086      	sub	sp, #24
 8007522:	af00      	add	r7, sp, #0
 8007524:	6078      	str	r0, [r7, #4]
 8007526:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	2b01      	cmp	r3, #1
 8007532:	d904      	bls.n	800753e <get_fat+0x20>
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	699b      	ldr	r3, [r3, #24]
 8007538:	683a      	ldr	r2, [r7, #0]
 800753a:	429a      	cmp	r2, r3
 800753c:	d302      	bcc.n	8007544 <get_fat+0x26>
		val = 1;	/* Internal error */
 800753e:	2301      	movs	r3, #1
 8007540:	617b      	str	r3, [r7, #20]
 8007542:	e0bb      	b.n	80076bc <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007544:	f04f 33ff 	mov.w	r3, #4294967295
 8007548:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	781b      	ldrb	r3, [r3, #0]
 800754e:	2b03      	cmp	r3, #3
 8007550:	f000 8083 	beq.w	800765a <get_fat+0x13c>
 8007554:	2b03      	cmp	r3, #3
 8007556:	f300 80a7 	bgt.w	80076a8 <get_fat+0x18a>
 800755a:	2b01      	cmp	r3, #1
 800755c:	d002      	beq.n	8007564 <get_fat+0x46>
 800755e:	2b02      	cmp	r3, #2
 8007560:	d056      	beq.n	8007610 <get_fat+0xf2>
 8007562:	e0a1      	b.n	80076a8 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	60fb      	str	r3, [r7, #12]
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	085b      	lsrs	r3, r3, #1
 800756c:	68fa      	ldr	r2, [r7, #12]
 800756e:	4413      	add	r3, r2
 8007570:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007572:	693b      	ldr	r3, [r7, #16]
 8007574:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	899b      	ldrh	r3, [r3, #12]
 800757a:	4619      	mov	r1, r3
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007582:	4413      	add	r3, r2
 8007584:	4619      	mov	r1, r3
 8007586:	6938      	ldr	r0, [r7, #16]
 8007588:	f7ff ff0c 	bl	80073a4 <move_window>
 800758c:	4603      	mov	r3, r0
 800758e:	2b00      	cmp	r3, #0
 8007590:	f040 808d 	bne.w	80076ae <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	1c5a      	adds	r2, r3, #1
 8007598:	60fa      	str	r2, [r7, #12]
 800759a:	693a      	ldr	r2, [r7, #16]
 800759c:	8992      	ldrh	r2, [r2, #12]
 800759e:	fbb3 f1f2 	udiv	r1, r3, r2
 80075a2:	fb01 f202 	mul.w	r2, r1, r2
 80075a6:	1a9b      	subs	r3, r3, r2
 80075a8:	693a      	ldr	r2, [r7, #16]
 80075aa:	4413      	add	r3, r2
 80075ac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80075b0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	899b      	ldrh	r3, [r3, #12]
 80075ba:	4619      	mov	r1, r3
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	fbb3 f3f1 	udiv	r3, r3, r1
 80075c2:	4413      	add	r3, r2
 80075c4:	4619      	mov	r1, r3
 80075c6:	6938      	ldr	r0, [r7, #16]
 80075c8:	f7ff feec 	bl	80073a4 <move_window>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d16f      	bne.n	80076b2 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	899b      	ldrh	r3, [r3, #12]
 80075d6:	461a      	mov	r2, r3
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	fbb3 f1f2 	udiv	r1, r3, r2
 80075de:	fb01 f202 	mul.w	r2, r1, r2
 80075e2:	1a9b      	subs	r3, r3, r2
 80075e4:	693a      	ldr	r2, [r7, #16]
 80075e6:	4413      	add	r3, r2
 80075e8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80075ec:	021b      	lsls	r3, r3, #8
 80075ee:	461a      	mov	r2, r3
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	4313      	orrs	r3, r2
 80075f4:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	f003 0301 	and.w	r3, r3, #1
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d002      	beq.n	8007606 <get_fat+0xe8>
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	091b      	lsrs	r3, r3, #4
 8007604:	e002      	b.n	800760c <get_fat+0xee>
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800760c:	617b      	str	r3, [r7, #20]
			break;
 800760e:	e055      	b.n	80076bc <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	899b      	ldrh	r3, [r3, #12]
 8007618:	085b      	lsrs	r3, r3, #1
 800761a:	b29b      	uxth	r3, r3
 800761c:	4619      	mov	r1, r3
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	fbb3 f3f1 	udiv	r3, r3, r1
 8007624:	4413      	add	r3, r2
 8007626:	4619      	mov	r1, r3
 8007628:	6938      	ldr	r0, [r7, #16]
 800762a:	f7ff febb 	bl	80073a4 <move_window>
 800762e:	4603      	mov	r3, r0
 8007630:	2b00      	cmp	r3, #0
 8007632:	d140      	bne.n	80076b6 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	005b      	lsls	r3, r3, #1
 800763e:	693a      	ldr	r2, [r7, #16]
 8007640:	8992      	ldrh	r2, [r2, #12]
 8007642:	fbb3 f0f2 	udiv	r0, r3, r2
 8007646:	fb00 f202 	mul.w	r2, r0, r2
 800764a:	1a9b      	subs	r3, r3, r2
 800764c:	440b      	add	r3, r1
 800764e:	4618      	mov	r0, r3
 8007650:	f7ff fbf8 	bl	8006e44 <ld_word>
 8007654:	4603      	mov	r3, r0
 8007656:	617b      	str	r3, [r7, #20]
			break;
 8007658:	e030      	b.n	80076bc <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	899b      	ldrh	r3, [r3, #12]
 8007662:	089b      	lsrs	r3, r3, #2
 8007664:	b29b      	uxth	r3, r3
 8007666:	4619      	mov	r1, r3
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	fbb3 f3f1 	udiv	r3, r3, r1
 800766e:	4413      	add	r3, r2
 8007670:	4619      	mov	r1, r3
 8007672:	6938      	ldr	r0, [r7, #16]
 8007674:	f7ff fe96 	bl	80073a4 <move_window>
 8007678:	4603      	mov	r3, r0
 800767a:	2b00      	cmp	r3, #0
 800767c:	d11d      	bne.n	80076ba <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	693a      	ldr	r2, [r7, #16]
 800768a:	8992      	ldrh	r2, [r2, #12]
 800768c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007690:	fb00 f202 	mul.w	r2, r0, r2
 8007694:	1a9b      	subs	r3, r3, r2
 8007696:	440b      	add	r3, r1
 8007698:	4618      	mov	r0, r3
 800769a:	f7ff fbeb 	bl	8006e74 <ld_dword>
 800769e:	4603      	mov	r3, r0
 80076a0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80076a4:	617b      	str	r3, [r7, #20]
			break;
 80076a6:	e009      	b.n	80076bc <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80076a8:	2301      	movs	r3, #1
 80076aa:	617b      	str	r3, [r7, #20]
 80076ac:	e006      	b.n	80076bc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80076ae:	bf00      	nop
 80076b0:	e004      	b.n	80076bc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80076b2:	bf00      	nop
 80076b4:	e002      	b.n	80076bc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80076b6:	bf00      	nop
 80076b8:	e000      	b.n	80076bc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80076ba:	bf00      	nop
		}
	}

	return val;
 80076bc:	697b      	ldr	r3, [r7, #20]
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3718      	adds	r7, #24
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80076c6:	b590      	push	{r4, r7, lr}
 80076c8:	b089      	sub	sp, #36	; 0x24
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	60f8      	str	r0, [r7, #12]
 80076ce:	60b9      	str	r1, [r7, #8]
 80076d0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80076d2:	2302      	movs	r3, #2
 80076d4:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	2b01      	cmp	r3, #1
 80076da:	f240 8102 	bls.w	80078e2 <put_fat+0x21c>
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	699b      	ldr	r3, [r3, #24]
 80076e2:	68ba      	ldr	r2, [r7, #8]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	f080 80fc 	bcs.w	80078e2 <put_fat+0x21c>
		switch (fs->fs_type) {
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	781b      	ldrb	r3, [r3, #0]
 80076ee:	2b03      	cmp	r3, #3
 80076f0:	f000 80b6 	beq.w	8007860 <put_fat+0x19a>
 80076f4:	2b03      	cmp	r3, #3
 80076f6:	f300 80fd 	bgt.w	80078f4 <put_fat+0x22e>
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d003      	beq.n	8007706 <put_fat+0x40>
 80076fe:	2b02      	cmp	r3, #2
 8007700:	f000 8083 	beq.w	800780a <put_fat+0x144>
 8007704:	e0f6      	b.n	80078f4 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	61bb      	str	r3, [r7, #24]
 800770a:	69bb      	ldr	r3, [r7, #24]
 800770c:	085b      	lsrs	r3, r3, #1
 800770e:	69ba      	ldr	r2, [r7, #24]
 8007710:	4413      	add	r3, r2
 8007712:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	899b      	ldrh	r3, [r3, #12]
 800771c:	4619      	mov	r1, r3
 800771e:	69bb      	ldr	r3, [r7, #24]
 8007720:	fbb3 f3f1 	udiv	r3, r3, r1
 8007724:	4413      	add	r3, r2
 8007726:	4619      	mov	r1, r3
 8007728:	68f8      	ldr	r0, [r7, #12]
 800772a:	f7ff fe3b 	bl	80073a4 <move_window>
 800772e:	4603      	mov	r3, r0
 8007730:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007732:	7ffb      	ldrb	r3, [r7, #31]
 8007734:	2b00      	cmp	r3, #0
 8007736:	f040 80d6 	bne.w	80078e6 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007740:	69bb      	ldr	r3, [r7, #24]
 8007742:	1c5a      	adds	r2, r3, #1
 8007744:	61ba      	str	r2, [r7, #24]
 8007746:	68fa      	ldr	r2, [r7, #12]
 8007748:	8992      	ldrh	r2, [r2, #12]
 800774a:	fbb3 f0f2 	udiv	r0, r3, r2
 800774e:	fb00 f202 	mul.w	r2, r0, r2
 8007752:	1a9b      	subs	r3, r3, r2
 8007754:	440b      	add	r3, r1
 8007756:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	f003 0301 	and.w	r3, r3, #1
 800775e:	2b00      	cmp	r3, #0
 8007760:	d00d      	beq.n	800777e <put_fat+0xb8>
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	b25b      	sxtb	r3, r3
 8007768:	f003 030f 	and.w	r3, r3, #15
 800776c:	b25a      	sxtb	r2, r3
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	b2db      	uxtb	r3, r3
 8007772:	011b      	lsls	r3, r3, #4
 8007774:	b25b      	sxtb	r3, r3
 8007776:	4313      	orrs	r3, r2
 8007778:	b25b      	sxtb	r3, r3
 800777a:	b2db      	uxtb	r3, r3
 800777c:	e001      	b.n	8007782 <put_fat+0xbc>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	b2db      	uxtb	r3, r3
 8007782:	697a      	ldr	r2, [r7, #20]
 8007784:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2201      	movs	r2, #1
 800778a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	899b      	ldrh	r3, [r3, #12]
 8007794:	4619      	mov	r1, r3
 8007796:	69bb      	ldr	r3, [r7, #24]
 8007798:	fbb3 f3f1 	udiv	r3, r3, r1
 800779c:	4413      	add	r3, r2
 800779e:	4619      	mov	r1, r3
 80077a0:	68f8      	ldr	r0, [r7, #12]
 80077a2:	f7ff fdff 	bl	80073a4 <move_window>
 80077a6:	4603      	mov	r3, r0
 80077a8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80077aa:	7ffb      	ldrb	r3, [r7, #31]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	f040 809c 	bne.w	80078ea <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	899b      	ldrh	r3, [r3, #12]
 80077bc:	461a      	mov	r2, r3
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	fbb3 f0f2 	udiv	r0, r3, r2
 80077c4:	fb00 f202 	mul.w	r2, r0, r2
 80077c8:	1a9b      	subs	r3, r3, r2
 80077ca:	440b      	add	r3, r1
 80077cc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	f003 0301 	and.w	r3, r3, #1
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d003      	beq.n	80077e0 <put_fat+0x11a>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	091b      	lsrs	r3, r3, #4
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	e00e      	b.n	80077fe <put_fat+0x138>
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	781b      	ldrb	r3, [r3, #0]
 80077e4:	b25b      	sxtb	r3, r3
 80077e6:	f023 030f 	bic.w	r3, r3, #15
 80077ea:	b25a      	sxtb	r2, r3
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	0a1b      	lsrs	r3, r3, #8
 80077f0:	b25b      	sxtb	r3, r3
 80077f2:	f003 030f 	and.w	r3, r3, #15
 80077f6:	b25b      	sxtb	r3, r3
 80077f8:	4313      	orrs	r3, r2
 80077fa:	b25b      	sxtb	r3, r3
 80077fc:	b2db      	uxtb	r3, r3
 80077fe:	697a      	ldr	r2, [r7, #20]
 8007800:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2201      	movs	r2, #1
 8007806:	70da      	strb	r2, [r3, #3]
			break;
 8007808:	e074      	b.n	80078f4 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	899b      	ldrh	r3, [r3, #12]
 8007812:	085b      	lsrs	r3, r3, #1
 8007814:	b29b      	uxth	r3, r3
 8007816:	4619      	mov	r1, r3
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	fbb3 f3f1 	udiv	r3, r3, r1
 800781e:	4413      	add	r3, r2
 8007820:	4619      	mov	r1, r3
 8007822:	68f8      	ldr	r0, [r7, #12]
 8007824:	f7ff fdbe 	bl	80073a4 <move_window>
 8007828:	4603      	mov	r3, r0
 800782a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800782c:	7ffb      	ldrb	r3, [r7, #31]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d15d      	bne.n	80078ee <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	005b      	lsls	r3, r3, #1
 800783c:	68fa      	ldr	r2, [r7, #12]
 800783e:	8992      	ldrh	r2, [r2, #12]
 8007840:	fbb3 f0f2 	udiv	r0, r3, r2
 8007844:	fb00 f202 	mul.w	r2, r0, r2
 8007848:	1a9b      	subs	r3, r3, r2
 800784a:	440b      	add	r3, r1
 800784c:	687a      	ldr	r2, [r7, #4]
 800784e:	b292      	uxth	r2, r2
 8007850:	4611      	mov	r1, r2
 8007852:	4618      	mov	r0, r3
 8007854:	f7ff fb31 	bl	8006eba <st_word>
			fs->wflag = 1;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2201      	movs	r2, #1
 800785c:	70da      	strb	r2, [r3, #3]
			break;
 800785e:	e049      	b.n	80078f4 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	899b      	ldrh	r3, [r3, #12]
 8007868:	089b      	lsrs	r3, r3, #2
 800786a:	b29b      	uxth	r3, r3
 800786c:	4619      	mov	r1, r3
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	fbb3 f3f1 	udiv	r3, r3, r1
 8007874:	4413      	add	r3, r2
 8007876:	4619      	mov	r1, r3
 8007878:	68f8      	ldr	r0, [r7, #12]
 800787a:	f7ff fd93 	bl	80073a4 <move_window>
 800787e:	4603      	mov	r3, r0
 8007880:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007882:	7ffb      	ldrb	r3, [r7, #31]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d134      	bne.n	80078f2 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	009b      	lsls	r3, r3, #2
 8007898:	68fa      	ldr	r2, [r7, #12]
 800789a:	8992      	ldrh	r2, [r2, #12]
 800789c:	fbb3 f0f2 	udiv	r0, r3, r2
 80078a0:	fb00 f202 	mul.w	r2, r0, r2
 80078a4:	1a9b      	subs	r3, r3, r2
 80078a6:	440b      	add	r3, r1
 80078a8:	4618      	mov	r0, r3
 80078aa:	f7ff fae3 	bl	8006e74 <ld_dword>
 80078ae:	4603      	mov	r3, r0
 80078b0:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80078b4:	4323      	orrs	r3, r4
 80078b6:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	68fa      	ldr	r2, [r7, #12]
 80078c4:	8992      	ldrh	r2, [r2, #12]
 80078c6:	fbb3 f0f2 	udiv	r0, r3, r2
 80078ca:	fb00 f202 	mul.w	r2, r0, r2
 80078ce:	1a9b      	subs	r3, r3, r2
 80078d0:	440b      	add	r3, r1
 80078d2:	6879      	ldr	r1, [r7, #4]
 80078d4:	4618      	mov	r0, r3
 80078d6:	f7ff fb0b 	bl	8006ef0 <st_dword>
			fs->wflag = 1;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	2201      	movs	r2, #1
 80078de:	70da      	strb	r2, [r3, #3]
			break;
 80078e0:	e008      	b.n	80078f4 <put_fat+0x22e>
		}
	}
 80078e2:	bf00      	nop
 80078e4:	e006      	b.n	80078f4 <put_fat+0x22e>
			if (res != FR_OK) break;
 80078e6:	bf00      	nop
 80078e8:	e004      	b.n	80078f4 <put_fat+0x22e>
			if (res != FR_OK) break;
 80078ea:	bf00      	nop
 80078ec:	e002      	b.n	80078f4 <put_fat+0x22e>
			if (res != FR_OK) break;
 80078ee:	bf00      	nop
 80078f0:	e000      	b.n	80078f4 <put_fat+0x22e>
			if (res != FR_OK) break;
 80078f2:	bf00      	nop
	return res;
 80078f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3724      	adds	r7, #36	; 0x24
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd90      	pop	{r4, r7, pc}

080078fe <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80078fe:	b580      	push	{r7, lr}
 8007900:	b088      	sub	sp, #32
 8007902:	af00      	add	r7, sp, #0
 8007904:	60f8      	str	r0, [r7, #12]
 8007906:	60b9      	str	r1, [r7, #8]
 8007908:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800790a:	2300      	movs	r3, #0
 800790c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	2b01      	cmp	r3, #1
 8007918:	d904      	bls.n	8007924 <remove_chain+0x26>
 800791a:	69bb      	ldr	r3, [r7, #24]
 800791c:	699b      	ldr	r3, [r3, #24]
 800791e:	68ba      	ldr	r2, [r7, #8]
 8007920:	429a      	cmp	r2, r3
 8007922:	d301      	bcc.n	8007928 <remove_chain+0x2a>
 8007924:	2302      	movs	r3, #2
 8007926:	e04b      	b.n	80079c0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d00c      	beq.n	8007948 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800792e:	f04f 32ff 	mov.w	r2, #4294967295
 8007932:	6879      	ldr	r1, [r7, #4]
 8007934:	69b8      	ldr	r0, [r7, #24]
 8007936:	f7ff fec6 	bl	80076c6 <put_fat>
 800793a:	4603      	mov	r3, r0
 800793c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800793e:	7ffb      	ldrb	r3, [r7, #31]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d001      	beq.n	8007948 <remove_chain+0x4a>
 8007944:	7ffb      	ldrb	r3, [r7, #31]
 8007946:	e03b      	b.n	80079c0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007948:	68b9      	ldr	r1, [r7, #8]
 800794a:	68f8      	ldr	r0, [r7, #12]
 800794c:	f7ff fde7 	bl	800751e <get_fat>
 8007950:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d031      	beq.n	80079bc <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	2b01      	cmp	r3, #1
 800795c:	d101      	bne.n	8007962 <remove_chain+0x64>
 800795e:	2302      	movs	r3, #2
 8007960:	e02e      	b.n	80079c0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007968:	d101      	bne.n	800796e <remove_chain+0x70>
 800796a:	2301      	movs	r3, #1
 800796c:	e028      	b.n	80079c0 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800796e:	2200      	movs	r2, #0
 8007970:	68b9      	ldr	r1, [r7, #8]
 8007972:	69b8      	ldr	r0, [r7, #24]
 8007974:	f7ff fea7 	bl	80076c6 <put_fat>
 8007978:	4603      	mov	r3, r0
 800797a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800797c:	7ffb      	ldrb	r3, [r7, #31]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d001      	beq.n	8007986 <remove_chain+0x88>
 8007982:	7ffb      	ldrb	r3, [r7, #31]
 8007984:	e01c      	b.n	80079c0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007986:	69bb      	ldr	r3, [r7, #24]
 8007988:	695a      	ldr	r2, [r3, #20]
 800798a:	69bb      	ldr	r3, [r7, #24]
 800798c:	699b      	ldr	r3, [r3, #24]
 800798e:	3b02      	subs	r3, #2
 8007990:	429a      	cmp	r2, r3
 8007992:	d20b      	bcs.n	80079ac <remove_chain+0xae>
			fs->free_clst++;
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	695b      	ldr	r3, [r3, #20]
 8007998:	1c5a      	adds	r2, r3, #1
 800799a:	69bb      	ldr	r3, [r7, #24]
 800799c:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800799e:	69bb      	ldr	r3, [r7, #24]
 80079a0:	791b      	ldrb	r3, [r3, #4]
 80079a2:	f043 0301 	orr.w	r3, r3, #1
 80079a6:	b2da      	uxtb	r2, r3
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80079b0:	69bb      	ldr	r3, [r7, #24]
 80079b2:	699b      	ldr	r3, [r3, #24]
 80079b4:	68ba      	ldr	r2, [r7, #8]
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d3c6      	bcc.n	8007948 <remove_chain+0x4a>
 80079ba:	e000      	b.n	80079be <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80079bc:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80079be:	2300      	movs	r3, #0
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3720      	adds	r7, #32
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b088      	sub	sp, #32
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
 80079d0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d10d      	bne.n	80079fa <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	691b      	ldr	r3, [r3, #16]
 80079e2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80079e4:	69bb      	ldr	r3, [r7, #24]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d004      	beq.n	80079f4 <create_chain+0x2c>
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	699b      	ldr	r3, [r3, #24]
 80079ee:	69ba      	ldr	r2, [r7, #24]
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d31b      	bcc.n	8007a2c <create_chain+0x64>
 80079f4:	2301      	movs	r3, #1
 80079f6:	61bb      	str	r3, [r7, #24]
 80079f8:	e018      	b.n	8007a2c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80079fa:	6839      	ldr	r1, [r7, #0]
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	f7ff fd8e 	bl	800751e <get_fat>
 8007a02:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2b01      	cmp	r3, #1
 8007a08:	d801      	bhi.n	8007a0e <create_chain+0x46>
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	e070      	b.n	8007af0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a14:	d101      	bne.n	8007a1a <create_chain+0x52>
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	e06a      	b.n	8007af0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	699b      	ldr	r3, [r3, #24]
 8007a1e:	68fa      	ldr	r2, [r7, #12]
 8007a20:	429a      	cmp	r2, r3
 8007a22:	d201      	bcs.n	8007a28 <create_chain+0x60>
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	e063      	b.n	8007af0 <create_chain+0x128>
		scl = clst;
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007a30:	69fb      	ldr	r3, [r7, #28]
 8007a32:	3301      	adds	r3, #1
 8007a34:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	699b      	ldr	r3, [r3, #24]
 8007a3a:	69fa      	ldr	r2, [r7, #28]
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d307      	bcc.n	8007a50 <create_chain+0x88>
				ncl = 2;
 8007a40:	2302      	movs	r3, #2
 8007a42:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007a44:	69fa      	ldr	r2, [r7, #28]
 8007a46:	69bb      	ldr	r3, [r7, #24]
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d901      	bls.n	8007a50 <create_chain+0x88>
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	e04f      	b.n	8007af0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007a50:	69f9      	ldr	r1, [r7, #28]
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f7ff fd63 	bl	800751e <get_fat>
 8007a58:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d00e      	beq.n	8007a7e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	d003      	beq.n	8007a6e <create_chain+0xa6>
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a6c:	d101      	bne.n	8007a72 <create_chain+0xaa>
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	e03e      	b.n	8007af0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007a72:	69fa      	ldr	r2, [r7, #28]
 8007a74:	69bb      	ldr	r3, [r7, #24]
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d1da      	bne.n	8007a30 <create_chain+0x68>
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	e038      	b.n	8007af0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007a7e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007a80:	f04f 32ff 	mov.w	r2, #4294967295
 8007a84:	69f9      	ldr	r1, [r7, #28]
 8007a86:	6938      	ldr	r0, [r7, #16]
 8007a88:	f7ff fe1d 	bl	80076c6 <put_fat>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007a90:	7dfb      	ldrb	r3, [r7, #23]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d109      	bne.n	8007aaa <create_chain+0xe2>
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d006      	beq.n	8007aaa <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007a9c:	69fa      	ldr	r2, [r7, #28]
 8007a9e:	6839      	ldr	r1, [r7, #0]
 8007aa0:	6938      	ldr	r0, [r7, #16]
 8007aa2:	f7ff fe10 	bl	80076c6 <put_fat>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007aaa:	7dfb      	ldrb	r3, [r7, #23]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d116      	bne.n	8007ade <create_chain+0x116>
		fs->last_clst = ncl;
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	69fa      	ldr	r2, [r7, #28]
 8007ab4:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	695a      	ldr	r2, [r3, #20]
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	699b      	ldr	r3, [r3, #24]
 8007abe:	3b02      	subs	r3, #2
 8007ac0:	429a      	cmp	r2, r3
 8007ac2:	d804      	bhi.n	8007ace <create_chain+0x106>
 8007ac4:	693b      	ldr	r3, [r7, #16]
 8007ac6:	695b      	ldr	r3, [r3, #20]
 8007ac8:	1e5a      	subs	r2, r3, #1
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	791b      	ldrb	r3, [r3, #4]
 8007ad2:	f043 0301 	orr.w	r3, r3, #1
 8007ad6:	b2da      	uxtb	r2, r3
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	711a      	strb	r2, [r3, #4]
 8007adc:	e007      	b.n	8007aee <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007ade:	7dfb      	ldrb	r3, [r7, #23]
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	d102      	bne.n	8007aea <create_chain+0x122>
 8007ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8007ae8:	e000      	b.n	8007aec <create_chain+0x124>
 8007aea:	2301      	movs	r3, #1
 8007aec:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007aee:	69fb      	ldr	r3, [r7, #28]
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3720      	adds	r7, #32
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bd80      	pop	{r7, pc}

08007af8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b087      	sub	sp, #28
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b0c:	3304      	adds	r3, #4
 8007b0e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	899b      	ldrh	r3, [r3, #12]
 8007b14:	461a      	mov	r2, r3
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b1c:	68fa      	ldr	r2, [r7, #12]
 8007b1e:	8952      	ldrh	r2, [r2, #10]
 8007b20:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b24:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	1d1a      	adds	r2, r3, #4
 8007b2a:	613a      	str	r2, [r7, #16]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d101      	bne.n	8007b3a <clmt_clust+0x42>
 8007b36:	2300      	movs	r3, #0
 8007b38:	e010      	b.n	8007b5c <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8007b3a:	697a      	ldr	r2, [r7, #20]
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d307      	bcc.n	8007b52 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8007b42:	697a      	ldr	r2, [r7, #20]
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	1ad3      	subs	r3, r2, r3
 8007b48:	617b      	str	r3, [r7, #20]
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	3304      	adds	r3, #4
 8007b4e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007b50:	e7e9      	b.n	8007b26 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8007b52:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	681a      	ldr	r2, [r3, #0]
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	4413      	add	r3, r2
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	371c      	adds	r7, #28
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b086      	sub	sp, #24
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007b7e:	d204      	bcs.n	8007b8a <dir_sdi+0x22>
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	f003 031f 	and.w	r3, r3, #31
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d001      	beq.n	8007b8e <dir_sdi+0x26>
		return FR_INT_ERR;
 8007b8a:	2302      	movs	r3, #2
 8007b8c:	e071      	b.n	8007c72 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	683a      	ldr	r2, [r7, #0]
 8007b92:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	689b      	ldr	r3, [r3, #8]
 8007b98:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007b9a:	697b      	ldr	r3, [r7, #20]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d106      	bne.n	8007bae <dir_sdi+0x46>
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	781b      	ldrb	r3, [r3, #0]
 8007ba4:	2b02      	cmp	r3, #2
 8007ba6:	d902      	bls.n	8007bae <dir_sdi+0x46>
		clst = fs->dirbase;
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bac:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d10c      	bne.n	8007bce <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	095b      	lsrs	r3, r3, #5
 8007bb8:	693a      	ldr	r2, [r7, #16]
 8007bba:	8912      	ldrh	r2, [r2, #8]
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d301      	bcc.n	8007bc4 <dir_sdi+0x5c>
 8007bc0:	2302      	movs	r3, #2
 8007bc2:	e056      	b.n	8007c72 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	61da      	str	r2, [r3, #28]
 8007bcc:	e02d      	b.n	8007c2a <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	895b      	ldrh	r3, [r3, #10]
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	899b      	ldrh	r3, [r3, #12]
 8007bd8:	fb02 f303 	mul.w	r3, r2, r3
 8007bdc:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007bde:	e019      	b.n	8007c14 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6979      	ldr	r1, [r7, #20]
 8007be4:	4618      	mov	r0, r3
 8007be6:	f7ff fc9a 	bl	800751e <get_fat>
 8007bea:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007bec:	697b      	ldr	r3, [r7, #20]
 8007bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bf2:	d101      	bne.n	8007bf8 <dir_sdi+0x90>
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	e03c      	b.n	8007c72 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d904      	bls.n	8007c08 <dir_sdi+0xa0>
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	699b      	ldr	r3, [r3, #24]
 8007c02:	697a      	ldr	r2, [r7, #20]
 8007c04:	429a      	cmp	r2, r3
 8007c06:	d301      	bcc.n	8007c0c <dir_sdi+0xa4>
 8007c08:	2302      	movs	r3, #2
 8007c0a:	e032      	b.n	8007c72 <dir_sdi+0x10a>
			ofs -= csz;
 8007c0c:	683a      	ldr	r2, [r7, #0]
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	1ad3      	subs	r3, r2, r3
 8007c12:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007c14:	683a      	ldr	r2, [r7, #0]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	d2e1      	bcs.n	8007be0 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8007c1c:	6979      	ldr	r1, [r7, #20]
 8007c1e:	6938      	ldr	r0, [r7, #16]
 8007c20:	f7ff fc5e 	bl	80074e0 <clust2sect>
 8007c24:	4602      	mov	r2, r0
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	697a      	ldr	r2, [r7, #20]
 8007c2e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	69db      	ldr	r3, [r3, #28]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d101      	bne.n	8007c3c <dir_sdi+0xd4>
 8007c38:	2302      	movs	r3, #2
 8007c3a:	e01a      	b.n	8007c72 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	69da      	ldr	r2, [r3, #28]
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	899b      	ldrh	r3, [r3, #12]
 8007c44:	4619      	mov	r1, r3
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c4c:	441a      	add	r2, r3
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	899b      	ldrh	r3, [r3, #12]
 8007c5c:	461a      	mov	r2, r3
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	fbb3 f0f2 	udiv	r0, r3, r2
 8007c64:	fb00 f202 	mul.w	r2, r0, r2
 8007c68:	1a9b      	subs	r3, r3, r2
 8007c6a:	18ca      	adds	r2, r1, r3
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007c70:	2300      	movs	r3, #0
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	3718      	adds	r7, #24
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}

08007c7a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007c7a:	b580      	push	{r7, lr}
 8007c7c:	b086      	sub	sp, #24
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	6078      	str	r0, [r7, #4]
 8007c82:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	695b      	ldr	r3, [r3, #20]
 8007c8e:	3320      	adds	r3, #32
 8007c90:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	69db      	ldr	r3, [r3, #28]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d003      	beq.n	8007ca2 <dir_next+0x28>
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007ca0:	d301      	bcc.n	8007ca6 <dir_next+0x2c>
 8007ca2:	2304      	movs	r3, #4
 8007ca4:	e0bb      	b.n	8007e1e <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	899b      	ldrh	r3, [r3, #12]
 8007caa:	461a      	mov	r2, r3
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	fbb3 f1f2 	udiv	r1, r3, r2
 8007cb2:	fb01 f202 	mul.w	r2, r1, r2
 8007cb6:	1a9b      	subs	r3, r3, r2
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	f040 809d 	bne.w	8007df8 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	69db      	ldr	r3, [r3, #28]
 8007cc2:	1c5a      	adds	r2, r3, #1
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	699b      	ldr	r3, [r3, #24]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d10b      	bne.n	8007ce8 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	095b      	lsrs	r3, r3, #5
 8007cd4:	68fa      	ldr	r2, [r7, #12]
 8007cd6:	8912      	ldrh	r2, [r2, #8]
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	f0c0 808d 	bcc.w	8007df8 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	61da      	str	r2, [r3, #28]
 8007ce4:	2304      	movs	r3, #4
 8007ce6:	e09a      	b.n	8007e1e <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	899b      	ldrh	r3, [r3, #12]
 8007cec:	461a      	mov	r2, r3
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	fbb3 f3f2 	udiv	r3, r3, r2
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	8952      	ldrh	r2, [r2, #10]
 8007cf8:	3a01      	subs	r2, #1
 8007cfa:	4013      	ands	r3, r2
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d17b      	bne.n	8007df8 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007d00:	687a      	ldr	r2, [r7, #4]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	699b      	ldr	r3, [r3, #24]
 8007d06:	4619      	mov	r1, r3
 8007d08:	4610      	mov	r0, r2
 8007d0a:	f7ff fc08 	bl	800751e <get_fat>
 8007d0e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d801      	bhi.n	8007d1a <dir_next+0xa0>
 8007d16:	2302      	movs	r3, #2
 8007d18:	e081      	b.n	8007e1e <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d20:	d101      	bne.n	8007d26 <dir_next+0xac>
 8007d22:	2301      	movs	r3, #1
 8007d24:	e07b      	b.n	8007e1e <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	699b      	ldr	r3, [r3, #24]
 8007d2a:	697a      	ldr	r2, [r7, #20]
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d359      	bcc.n	8007de4 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d104      	bne.n	8007d40 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	61da      	str	r2, [r3, #28]
 8007d3c:	2304      	movs	r3, #4
 8007d3e:	e06e      	b.n	8007e1e <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	699b      	ldr	r3, [r3, #24]
 8007d46:	4619      	mov	r1, r3
 8007d48:	4610      	mov	r0, r2
 8007d4a:	f7ff fe3d 	bl	80079c8 <create_chain>
 8007d4e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d101      	bne.n	8007d5a <dir_next+0xe0>
 8007d56:	2307      	movs	r3, #7
 8007d58:	e061      	b.n	8007e1e <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	2b01      	cmp	r3, #1
 8007d5e:	d101      	bne.n	8007d64 <dir_next+0xea>
 8007d60:	2302      	movs	r3, #2
 8007d62:	e05c      	b.n	8007e1e <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d6a:	d101      	bne.n	8007d70 <dir_next+0xf6>
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	e056      	b.n	8007e1e <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007d70:	68f8      	ldr	r0, [r7, #12]
 8007d72:	f7ff fad3 	bl	800731c <sync_window>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d001      	beq.n	8007d80 <dir_next+0x106>
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	e04e      	b.n	8007e1e <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	899b      	ldrh	r3, [r3, #12]
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	2100      	movs	r1, #0
 8007d8e:	f7ff f8fc 	bl	8006f8a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007d92:	2300      	movs	r3, #0
 8007d94:	613b      	str	r3, [r7, #16]
 8007d96:	6979      	ldr	r1, [r7, #20]
 8007d98:	68f8      	ldr	r0, [r7, #12]
 8007d9a:	f7ff fba1 	bl	80074e0 <clust2sect>
 8007d9e:	4602      	mov	r2, r0
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	631a      	str	r2, [r3, #48]	; 0x30
 8007da4:	e012      	b.n	8007dcc <dir_next+0x152>
						fs->wflag = 1;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2201      	movs	r2, #1
 8007daa:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007dac:	68f8      	ldr	r0, [r7, #12]
 8007dae:	f7ff fab5 	bl	800731c <sync_window>
 8007db2:	4603      	mov	r3, r0
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d001      	beq.n	8007dbc <dir_next+0x142>
 8007db8:	2301      	movs	r3, #1
 8007dba:	e030      	b.n	8007e1e <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	613b      	str	r3, [r7, #16]
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dc6:	1c5a      	adds	r2, r3, #1
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	631a      	str	r2, [r3, #48]	; 0x30
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	895b      	ldrh	r3, [r3, #10]
 8007dd0:	461a      	mov	r2, r3
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d3e6      	bcc.n	8007da6 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ddc:	693b      	ldr	r3, [r7, #16]
 8007dde:	1ad2      	subs	r2, r2, r3
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	697a      	ldr	r2, [r7, #20]
 8007de8:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8007dea:	6979      	ldr	r1, [r7, #20]
 8007dec:	68f8      	ldr	r0, [r7, #12]
 8007dee:	f7ff fb77 	bl	80074e0 <clust2sect>
 8007df2:	4602      	mov	r2, r0
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	68ba      	ldr	r2, [r7, #8]
 8007dfc:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	899b      	ldrh	r3, [r3, #12]
 8007e08:	461a      	mov	r2, r3
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007e10:	fb00 f202 	mul.w	r2, r0, r2
 8007e14:	1a9b      	subs	r3, r3, r2
 8007e16:	18ca      	adds	r2, r1, r3
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3718      	adds	r7, #24
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}

08007e26 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007e26:	b580      	push	{r7, lr}
 8007e28:	b086      	sub	sp, #24
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	6078      	str	r0, [r7, #4]
 8007e2e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007e36:	2100      	movs	r1, #0
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	f7ff fe95 	bl	8007b68 <dir_sdi>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007e42:	7dfb      	ldrb	r3, [r7, #23]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d12b      	bne.n	8007ea0 <dir_alloc+0x7a>
		n = 0;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	69db      	ldr	r3, [r3, #28]
 8007e50:	4619      	mov	r1, r3
 8007e52:	68f8      	ldr	r0, [r7, #12]
 8007e54:	f7ff faa6 	bl	80073a4 <move_window>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007e5c:	7dfb      	ldrb	r3, [r7, #23]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d11d      	bne.n	8007e9e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6a1b      	ldr	r3, [r3, #32]
 8007e66:	781b      	ldrb	r3, [r3, #0]
 8007e68:	2be5      	cmp	r3, #229	; 0xe5
 8007e6a:	d004      	beq.n	8007e76 <dir_alloc+0x50>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6a1b      	ldr	r3, [r3, #32]
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d107      	bne.n	8007e86 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	3301      	adds	r3, #1
 8007e7a:	613b      	str	r3, [r7, #16]
 8007e7c:	693a      	ldr	r2, [r7, #16]
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d102      	bne.n	8007e8a <dir_alloc+0x64>
 8007e84:	e00c      	b.n	8007ea0 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007e86:	2300      	movs	r3, #0
 8007e88:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8007e8a:	2101      	movs	r1, #1
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f7ff fef4 	bl	8007c7a <dir_next>
 8007e92:	4603      	mov	r3, r0
 8007e94:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8007e96:	7dfb      	ldrb	r3, [r7, #23]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d0d7      	beq.n	8007e4c <dir_alloc+0x26>
 8007e9c:	e000      	b.n	8007ea0 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007e9e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007ea0:	7dfb      	ldrb	r3, [r7, #23]
 8007ea2:	2b04      	cmp	r3, #4
 8007ea4:	d101      	bne.n	8007eaa <dir_alloc+0x84>
 8007ea6:	2307      	movs	r3, #7
 8007ea8:	75fb      	strb	r3, [r7, #23]
	return res;
 8007eaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3718      	adds	r7, #24
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
 8007ebc:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	331a      	adds	r3, #26
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	f7fe ffbe 	bl	8006e44 <ld_word>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	781b      	ldrb	r3, [r3, #0]
 8007ed0:	2b03      	cmp	r3, #3
 8007ed2:	d109      	bne.n	8007ee8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	3314      	adds	r3, #20
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f7fe ffb3 	bl	8006e44 <ld_word>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	041b      	lsls	r3, r3, #16
 8007ee2:	68fa      	ldr	r2, [r7, #12]
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3710      	adds	r7, #16
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}

08007ef2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8007ef2:	b580      	push	{r7, lr}
 8007ef4:	b084      	sub	sp, #16
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	60f8      	str	r0, [r7, #12]
 8007efa:	60b9      	str	r1, [r7, #8]
 8007efc:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	331a      	adds	r3, #26
 8007f02:	687a      	ldr	r2, [r7, #4]
 8007f04:	b292      	uxth	r2, r2
 8007f06:	4611      	mov	r1, r2
 8007f08:	4618      	mov	r0, r3
 8007f0a:	f7fe ffd6 	bl	8006eba <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	781b      	ldrb	r3, [r3, #0]
 8007f12:	2b03      	cmp	r3, #3
 8007f14:	d109      	bne.n	8007f2a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	f103 0214 	add.w	r2, r3, #20
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	0c1b      	lsrs	r3, r3, #16
 8007f20:	b29b      	uxth	r3, r3
 8007f22:	4619      	mov	r1, r3
 8007f24:	4610      	mov	r0, r2
 8007f26:	f7fe ffc8 	bl	8006eba <st_word>
	}
}
 8007f2a:	bf00      	nop
 8007f2c:	3710      	adds	r7, #16
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	bd80      	pop	{r7, pc}

08007f32 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8007f32:	b580      	push	{r7, lr}
 8007f34:	b086      	sub	sp, #24
 8007f36:	af00      	add	r7, sp, #0
 8007f38:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007f40:	2100      	movs	r1, #0
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f7ff fe10 	bl	8007b68 <dir_sdi>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007f4c:	7dfb      	ldrb	r3, [r7, #23]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d001      	beq.n	8007f56 <dir_find+0x24>
 8007f52:	7dfb      	ldrb	r3, [r7, #23]
 8007f54:	e03e      	b.n	8007fd4 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	69db      	ldr	r3, [r3, #28]
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	6938      	ldr	r0, [r7, #16]
 8007f5e:	f7ff fa21 	bl	80073a4 <move_window>
 8007f62:	4603      	mov	r3, r0
 8007f64:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007f66:	7dfb      	ldrb	r3, [r7, #23]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d12f      	bne.n	8007fcc <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6a1b      	ldr	r3, [r3, #32]
 8007f70:	781b      	ldrb	r3, [r3, #0]
 8007f72:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007f74:	7bfb      	ldrb	r3, [r7, #15]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d102      	bne.n	8007f80 <dir_find+0x4e>
 8007f7a:	2304      	movs	r3, #4
 8007f7c:	75fb      	strb	r3, [r7, #23]
 8007f7e:	e028      	b.n	8007fd2 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6a1b      	ldr	r3, [r3, #32]
 8007f84:	330b      	adds	r3, #11
 8007f86:	781b      	ldrb	r3, [r3, #0]
 8007f88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007f8c:	b2da      	uxtb	r2, r3
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6a1b      	ldr	r3, [r3, #32]
 8007f96:	330b      	adds	r3, #11
 8007f98:	781b      	ldrb	r3, [r3, #0]
 8007f9a:	f003 0308 	and.w	r3, r3, #8
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d10a      	bne.n	8007fb8 <dir_find+0x86>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6a18      	ldr	r0, [r3, #32]
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	3324      	adds	r3, #36	; 0x24
 8007faa:	220b      	movs	r2, #11
 8007fac:	4619      	mov	r1, r3
 8007fae:	f7ff f807 	bl	8006fc0 <mem_cmp>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d00b      	beq.n	8007fd0 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8007fb8:	2100      	movs	r1, #0
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f7ff fe5d 	bl	8007c7a <dir_next>
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8007fc4:	7dfb      	ldrb	r3, [r7, #23]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d0c5      	beq.n	8007f56 <dir_find+0x24>
 8007fca:	e002      	b.n	8007fd2 <dir_find+0xa0>
		if (res != FR_OK) break;
 8007fcc:	bf00      	nop
 8007fce:	e000      	b.n	8007fd2 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007fd0:	bf00      	nop

	return res;
 8007fd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3718      	adds	r7, #24
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8007fea:	2101      	movs	r1, #1
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f7ff ff1a 	bl	8007e26 <dir_alloc>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8007ff6:	7bfb      	ldrb	r3, [r7, #15]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d11c      	bne.n	8008036 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	69db      	ldr	r3, [r3, #28]
 8008000:	4619      	mov	r1, r3
 8008002:	68b8      	ldr	r0, [r7, #8]
 8008004:	f7ff f9ce 	bl	80073a4 <move_window>
 8008008:	4603      	mov	r3, r0
 800800a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800800c:	7bfb      	ldrb	r3, [r7, #15]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d111      	bne.n	8008036 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6a1b      	ldr	r3, [r3, #32]
 8008016:	2220      	movs	r2, #32
 8008018:	2100      	movs	r1, #0
 800801a:	4618      	mov	r0, r3
 800801c:	f7fe ffb5 	bl	8006f8a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6a18      	ldr	r0, [r3, #32]
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	3324      	adds	r3, #36	; 0x24
 8008028:	220b      	movs	r2, #11
 800802a:	4619      	mov	r1, r3
 800802c:	f7fe ff8c 	bl	8006f48 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	2201      	movs	r2, #1
 8008034:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008036:	7bfb      	ldrb	r3, [r7, #15]
}
 8008038:	4618      	mov	r0, r3
 800803a:	3710      	adds	r7, #16
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}

08008040 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b086      	sub	sp, #24
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
 8008048:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	2200      	movs	r2, #0
 800804e:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	69db      	ldr	r3, [r3, #28]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d04e      	beq.n	80080f6 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8008058:	2300      	movs	r3, #0
 800805a:	613b      	str	r3, [r7, #16]
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8008060:	e021      	b.n	80080a6 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6a1a      	ldr	r2, [r3, #32]
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	1c59      	adds	r1, r3, #1
 800806a:	6179      	str	r1, [r7, #20]
 800806c:	4413      	add	r3, r2
 800806e:	781b      	ldrb	r3, [r3, #0]
 8008070:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 8008072:	7bfb      	ldrb	r3, [r7, #15]
 8008074:	2b20      	cmp	r3, #32
 8008076:	d100      	bne.n	800807a <get_fileinfo+0x3a>
 8008078:	e015      	b.n	80080a6 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800807a:	7bfb      	ldrb	r3, [r7, #15]
 800807c:	2b05      	cmp	r3, #5
 800807e:	d101      	bne.n	8008084 <get_fileinfo+0x44>
 8008080:	23e5      	movs	r3, #229	; 0xe5
 8008082:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	2b09      	cmp	r3, #9
 8008088:	d106      	bne.n	8008098 <get_fileinfo+0x58>
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	1c5a      	adds	r2, r3, #1
 800808e:	613a      	str	r2, [r7, #16]
 8008090:	683a      	ldr	r2, [r7, #0]
 8008092:	4413      	add	r3, r2
 8008094:	222e      	movs	r2, #46	; 0x2e
 8008096:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	1c5a      	adds	r2, r3, #1
 800809c:	613a      	str	r2, [r7, #16]
 800809e:	683a      	ldr	r2, [r7, #0]
 80080a0:	4413      	add	r3, r2
 80080a2:	7bfa      	ldrb	r2, [r7, #15]
 80080a4:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	2b0a      	cmp	r3, #10
 80080aa:	d9da      	bls.n	8008062 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 80080ac:	683a      	ldr	r2, [r7, #0]
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	4413      	add	r3, r2
 80080b2:	3309      	adds	r3, #9
 80080b4:	2200      	movs	r2, #0
 80080b6:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6a1b      	ldr	r3, [r3, #32]
 80080bc:	7ada      	ldrb	r2, [r3, #11]
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6a1b      	ldr	r3, [r3, #32]
 80080c6:	331c      	adds	r3, #28
 80080c8:	4618      	mov	r0, r3
 80080ca:	f7fe fed3 	bl	8006e74 <ld_dword>
 80080ce:	4602      	mov	r2, r0
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6a1b      	ldr	r3, [r3, #32]
 80080d8:	3316      	adds	r3, #22
 80080da:	4618      	mov	r0, r3
 80080dc:	f7fe feca 	bl	8006e74 <ld_dword>
 80080e0:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	b29a      	uxth	r2, r3
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	80da      	strh	r2, [r3, #6]
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	0c1b      	lsrs	r3, r3, #16
 80080ee:	b29a      	uxth	r2, r3
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	809a      	strh	r2, [r3, #4]
 80080f4:	e000      	b.n	80080f8 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80080f6:	bf00      	nop
}
 80080f8:	3718      	adds	r7, #24
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
	...

08008100 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b088      	sub	sp, #32
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
 8008108:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	60fb      	str	r3, [r7, #12]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	3324      	adds	r3, #36	; 0x24
 8008114:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8008116:	220b      	movs	r2, #11
 8008118:	2120      	movs	r1, #32
 800811a:	68b8      	ldr	r0, [r7, #8]
 800811c:	f7fe ff35 	bl	8006f8a <mem_set>
	si = i = 0; ni = 8;
 8008120:	2300      	movs	r3, #0
 8008122:	613b      	str	r3, [r7, #16]
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	61fb      	str	r3, [r7, #28]
 8008128:	2308      	movs	r3, #8
 800812a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800812c:	69fb      	ldr	r3, [r7, #28]
 800812e:	1c5a      	adds	r2, r3, #1
 8008130:	61fa      	str	r2, [r7, #28]
 8008132:	68fa      	ldr	r2, [r7, #12]
 8008134:	4413      	add	r3, r2
 8008136:	781b      	ldrb	r3, [r3, #0]
 8008138:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800813a:	7efb      	ldrb	r3, [r7, #27]
 800813c:	2b20      	cmp	r3, #32
 800813e:	d94e      	bls.n	80081de <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008140:	7efb      	ldrb	r3, [r7, #27]
 8008142:	2b2f      	cmp	r3, #47	; 0x2f
 8008144:	d006      	beq.n	8008154 <create_name+0x54>
 8008146:	7efb      	ldrb	r3, [r7, #27]
 8008148:	2b5c      	cmp	r3, #92	; 0x5c
 800814a:	d110      	bne.n	800816e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800814c:	e002      	b.n	8008154 <create_name+0x54>
 800814e:	69fb      	ldr	r3, [r7, #28]
 8008150:	3301      	adds	r3, #1
 8008152:	61fb      	str	r3, [r7, #28]
 8008154:	68fa      	ldr	r2, [r7, #12]
 8008156:	69fb      	ldr	r3, [r7, #28]
 8008158:	4413      	add	r3, r2
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	2b2f      	cmp	r3, #47	; 0x2f
 800815e:	d0f6      	beq.n	800814e <create_name+0x4e>
 8008160:	68fa      	ldr	r2, [r7, #12]
 8008162:	69fb      	ldr	r3, [r7, #28]
 8008164:	4413      	add	r3, r2
 8008166:	781b      	ldrb	r3, [r3, #0]
 8008168:	2b5c      	cmp	r3, #92	; 0x5c
 800816a:	d0f0      	beq.n	800814e <create_name+0x4e>
			break;
 800816c:	e038      	b.n	80081e0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800816e:	7efb      	ldrb	r3, [r7, #27]
 8008170:	2b2e      	cmp	r3, #46	; 0x2e
 8008172:	d003      	beq.n	800817c <create_name+0x7c>
 8008174:	693a      	ldr	r2, [r7, #16]
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	429a      	cmp	r2, r3
 800817a:	d30c      	bcc.n	8008196 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	2b0b      	cmp	r3, #11
 8008180:	d002      	beq.n	8008188 <create_name+0x88>
 8008182:	7efb      	ldrb	r3, [r7, #27]
 8008184:	2b2e      	cmp	r3, #46	; 0x2e
 8008186:	d001      	beq.n	800818c <create_name+0x8c>
 8008188:	2306      	movs	r3, #6
 800818a:	e044      	b.n	8008216 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800818c:	2308      	movs	r3, #8
 800818e:	613b      	str	r3, [r7, #16]
 8008190:	230b      	movs	r3, #11
 8008192:	617b      	str	r3, [r7, #20]
			continue;
 8008194:	e022      	b.n	80081dc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8008196:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800819a:	2b00      	cmp	r3, #0
 800819c:	da04      	bge.n	80081a8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800819e:	7efb      	ldrb	r3, [r7, #27]
 80081a0:	3b80      	subs	r3, #128	; 0x80
 80081a2:	4a1f      	ldr	r2, [pc, #124]	; (8008220 <create_name+0x120>)
 80081a4:	5cd3      	ldrb	r3, [r2, r3]
 80081a6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80081a8:	7efb      	ldrb	r3, [r7, #27]
 80081aa:	4619      	mov	r1, r3
 80081ac:	481d      	ldr	r0, [pc, #116]	; (8008224 <create_name+0x124>)
 80081ae:	f7fe ff2e 	bl	800700e <chk_chr>
 80081b2:	4603      	mov	r3, r0
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d001      	beq.n	80081bc <create_name+0xbc>
 80081b8:	2306      	movs	r3, #6
 80081ba:	e02c      	b.n	8008216 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80081bc:	7efb      	ldrb	r3, [r7, #27]
 80081be:	2b60      	cmp	r3, #96	; 0x60
 80081c0:	d905      	bls.n	80081ce <create_name+0xce>
 80081c2:	7efb      	ldrb	r3, [r7, #27]
 80081c4:	2b7a      	cmp	r3, #122	; 0x7a
 80081c6:	d802      	bhi.n	80081ce <create_name+0xce>
 80081c8:	7efb      	ldrb	r3, [r7, #27]
 80081ca:	3b20      	subs	r3, #32
 80081cc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	1c5a      	adds	r2, r3, #1
 80081d2:	613a      	str	r2, [r7, #16]
 80081d4:	68ba      	ldr	r2, [r7, #8]
 80081d6:	4413      	add	r3, r2
 80081d8:	7efa      	ldrb	r2, [r7, #27]
 80081da:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80081dc:	e7a6      	b.n	800812c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80081de:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80081e0:	68fa      	ldr	r2, [r7, #12]
 80081e2:	69fb      	ldr	r3, [r7, #28]
 80081e4:	441a      	add	r2, r3
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80081ea:	693b      	ldr	r3, [r7, #16]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d101      	bne.n	80081f4 <create_name+0xf4>
 80081f0:	2306      	movs	r3, #6
 80081f2:	e010      	b.n	8008216 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	781b      	ldrb	r3, [r3, #0]
 80081f8:	2be5      	cmp	r3, #229	; 0xe5
 80081fa:	d102      	bne.n	8008202 <create_name+0x102>
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	2205      	movs	r2, #5
 8008200:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008202:	7efb      	ldrb	r3, [r7, #27]
 8008204:	2b20      	cmp	r3, #32
 8008206:	d801      	bhi.n	800820c <create_name+0x10c>
 8008208:	2204      	movs	r2, #4
 800820a:	e000      	b.n	800820e <create_name+0x10e>
 800820c:	2200      	movs	r2, #0
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	330b      	adds	r3, #11
 8008212:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8008214:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8008216:	4618      	mov	r0, r3
 8008218:	3720      	adds	r7, #32
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}
 800821e:	bf00      	nop
 8008220:	0800b388 	.word	0x0800b388
 8008224:	0800b310 	.word	0x0800b310

08008228 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b086      	sub	sp, #24
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
 8008230:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800823c:	e002      	b.n	8008244 <follow_path+0x1c>
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	3301      	adds	r3, #1
 8008242:	603b      	str	r3, [r7, #0]
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	781b      	ldrb	r3, [r3, #0]
 8008248:	2b2f      	cmp	r3, #47	; 0x2f
 800824a:	d0f8      	beq.n	800823e <follow_path+0x16>
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	2b5c      	cmp	r3, #92	; 0x5c
 8008252:	d0f4      	beq.n	800823e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	2200      	movs	r2, #0
 8008258:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	781b      	ldrb	r3, [r3, #0]
 800825e:	2b1f      	cmp	r3, #31
 8008260:	d80a      	bhi.n	8008278 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2280      	movs	r2, #128	; 0x80
 8008266:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800826a:	2100      	movs	r1, #0
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f7ff fc7b 	bl	8007b68 <dir_sdi>
 8008272:	4603      	mov	r3, r0
 8008274:	75fb      	strb	r3, [r7, #23]
 8008276:	e048      	b.n	800830a <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008278:	463b      	mov	r3, r7
 800827a:	4619      	mov	r1, r3
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f7ff ff3f 	bl	8008100 <create_name>
 8008282:	4603      	mov	r3, r0
 8008284:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008286:	7dfb      	ldrb	r3, [r7, #23]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d139      	bne.n	8008300 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f7ff fe50 	bl	8007f32 <dir_find>
 8008292:	4603      	mov	r3, r0
 8008294:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800829c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800829e:	7dfb      	ldrb	r3, [r7, #23]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d00a      	beq.n	80082ba <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80082a4:	7dfb      	ldrb	r3, [r7, #23]
 80082a6:	2b04      	cmp	r3, #4
 80082a8:	d12c      	bne.n	8008304 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80082aa:	7afb      	ldrb	r3, [r7, #11]
 80082ac:	f003 0304 	and.w	r3, r3, #4
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d127      	bne.n	8008304 <follow_path+0xdc>
 80082b4:	2305      	movs	r3, #5
 80082b6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80082b8:	e024      	b.n	8008304 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80082ba:	7afb      	ldrb	r3, [r7, #11]
 80082bc:	f003 0304 	and.w	r3, r3, #4
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d121      	bne.n	8008308 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80082c4:	693b      	ldr	r3, [r7, #16]
 80082c6:	799b      	ldrb	r3, [r3, #6]
 80082c8:	f003 0310 	and.w	r3, r3, #16
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d102      	bne.n	80082d6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80082d0:	2305      	movs	r3, #5
 80082d2:	75fb      	strb	r3, [r7, #23]
 80082d4:	e019      	b.n	800830a <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	695b      	ldr	r3, [r3, #20]
 80082e0:	68fa      	ldr	r2, [r7, #12]
 80082e2:	8992      	ldrh	r2, [r2, #12]
 80082e4:	fbb3 f0f2 	udiv	r0, r3, r2
 80082e8:	fb00 f202 	mul.w	r2, r0, r2
 80082ec:	1a9b      	subs	r3, r3, r2
 80082ee:	440b      	add	r3, r1
 80082f0:	4619      	mov	r1, r3
 80082f2:	68f8      	ldr	r0, [r7, #12]
 80082f4:	f7ff fdde 	bl	8007eb4 <ld_clust>
 80082f8:	4602      	mov	r2, r0
 80082fa:	693b      	ldr	r3, [r7, #16]
 80082fc:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80082fe:	e7bb      	b.n	8008278 <follow_path+0x50>
			if (res != FR_OK) break;
 8008300:	bf00      	nop
 8008302:	e002      	b.n	800830a <follow_path+0xe2>
				break;
 8008304:	bf00      	nop
 8008306:	e000      	b.n	800830a <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008308:	bf00      	nop
			}
		}
	}

	return res;
 800830a:	7dfb      	ldrb	r3, [r7, #23]
}
 800830c:	4618      	mov	r0, r3
 800830e:	3718      	adds	r7, #24
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}

08008314 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008314:	b480      	push	{r7}
 8008316:	b087      	sub	sp, #28
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800831c:	f04f 33ff 	mov.w	r3, #4294967295
 8008320:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d031      	beq.n	800838e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	617b      	str	r3, [r7, #20]
 8008330:	e002      	b.n	8008338 <get_ldnumber+0x24>
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	3301      	adds	r3, #1
 8008336:	617b      	str	r3, [r7, #20]
 8008338:	697b      	ldr	r3, [r7, #20]
 800833a:	781b      	ldrb	r3, [r3, #0]
 800833c:	2b20      	cmp	r3, #32
 800833e:	d903      	bls.n	8008348 <get_ldnumber+0x34>
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	2b3a      	cmp	r3, #58	; 0x3a
 8008346:	d1f4      	bne.n	8008332 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	781b      	ldrb	r3, [r3, #0]
 800834c:	2b3a      	cmp	r3, #58	; 0x3a
 800834e:	d11c      	bne.n	800838a <get_ldnumber+0x76>
			tp = *path;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	1c5a      	adds	r2, r3, #1
 800835a:	60fa      	str	r2, [r7, #12]
 800835c:	781b      	ldrb	r3, [r3, #0]
 800835e:	3b30      	subs	r3, #48	; 0x30
 8008360:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	2b09      	cmp	r3, #9
 8008366:	d80e      	bhi.n	8008386 <get_ldnumber+0x72>
 8008368:	68fa      	ldr	r2, [r7, #12]
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	429a      	cmp	r2, r3
 800836e:	d10a      	bne.n	8008386 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d107      	bne.n	8008386 <get_ldnumber+0x72>
					vol = (int)i;
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	3301      	adds	r3, #1
 800837e:	617b      	str	r3, [r7, #20]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	697a      	ldr	r2, [r7, #20]
 8008384:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	e002      	b.n	8008390 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800838a:	2300      	movs	r3, #0
 800838c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800838e:	693b      	ldr	r3, [r7, #16]
}
 8008390:	4618      	mov	r0, r3
 8008392:	371c      	adds	r7, #28
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr

0800839c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b082      	sub	sp, #8
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	70da      	strb	r2, [r3, #3]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f04f 32ff 	mov.w	r2, #4294967295
 80083b2:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80083b4:	6839      	ldr	r1, [r7, #0]
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f7fe fff4 	bl	80073a4 <move_window>
 80083bc:	4603      	mov	r3, r0
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d001      	beq.n	80083c6 <check_fs+0x2a>
 80083c2:	2304      	movs	r3, #4
 80083c4:	e038      	b.n	8008438 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	3334      	adds	r3, #52	; 0x34
 80083ca:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80083ce:	4618      	mov	r0, r3
 80083d0:	f7fe fd38 	bl	8006e44 <ld_word>
 80083d4:	4603      	mov	r3, r0
 80083d6:	461a      	mov	r2, r3
 80083d8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80083dc:	429a      	cmp	r2, r3
 80083de:	d001      	beq.n	80083e4 <check_fs+0x48>
 80083e0:	2303      	movs	r3, #3
 80083e2:	e029      	b.n	8008438 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80083ea:	2be9      	cmp	r3, #233	; 0xe9
 80083ec:	d009      	beq.n	8008402 <check_fs+0x66>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80083f4:	2beb      	cmp	r3, #235	; 0xeb
 80083f6:	d11e      	bne.n	8008436 <check_fs+0x9a>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80083fe:	2b90      	cmp	r3, #144	; 0x90
 8008400:	d119      	bne.n	8008436 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	3334      	adds	r3, #52	; 0x34
 8008406:	3336      	adds	r3, #54	; 0x36
 8008408:	4618      	mov	r0, r3
 800840a:	f7fe fd33 	bl	8006e74 <ld_dword>
 800840e:	4603      	mov	r3, r0
 8008410:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008414:	4a0a      	ldr	r2, [pc, #40]	; (8008440 <check_fs+0xa4>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d101      	bne.n	800841e <check_fs+0x82>
 800841a:	2300      	movs	r3, #0
 800841c:	e00c      	b.n	8008438 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	3334      	adds	r3, #52	; 0x34
 8008422:	3352      	adds	r3, #82	; 0x52
 8008424:	4618      	mov	r0, r3
 8008426:	f7fe fd25 	bl	8006e74 <ld_dword>
 800842a:	4603      	mov	r3, r0
 800842c:	4a05      	ldr	r2, [pc, #20]	; (8008444 <check_fs+0xa8>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d101      	bne.n	8008436 <check_fs+0x9a>
 8008432:	2300      	movs	r3, #0
 8008434:	e000      	b.n	8008438 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008436:	2302      	movs	r3, #2
}
 8008438:	4618      	mov	r0, r3
 800843a:	3708      	adds	r7, #8
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}
 8008440:	00544146 	.word	0x00544146
 8008444:	33544146 	.word	0x33544146

08008448 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b096      	sub	sp, #88	; 0x58
 800844c:	af00      	add	r7, sp, #0
 800844e:	60f8      	str	r0, [r7, #12]
 8008450:	60b9      	str	r1, [r7, #8]
 8008452:	4613      	mov	r3, r2
 8008454:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	2200      	movs	r2, #0
 800845a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800845c:	68f8      	ldr	r0, [r7, #12]
 800845e:	f7ff ff59 	bl	8008314 <get_ldnumber>
 8008462:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008464:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008466:	2b00      	cmp	r3, #0
 8008468:	da01      	bge.n	800846e <find_volume+0x26>
 800846a:	230b      	movs	r3, #11
 800846c:	e262      	b.n	8008934 <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800846e:	4a9f      	ldr	r2, [pc, #636]	; (80086ec <find_volume+0x2a4>)
 8008470:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008472:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008476:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800847a:	2b00      	cmp	r3, #0
 800847c:	d101      	bne.n	8008482 <find_volume+0x3a>
 800847e:	230c      	movs	r3, #12
 8008480:	e258      	b.n	8008934 <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008486:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008488:	79fb      	ldrb	r3, [r7, #7]
 800848a:	f023 0301 	bic.w	r3, r3, #1
 800848e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008490:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008492:	781b      	ldrb	r3, [r3, #0]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d01a      	beq.n	80084ce <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800849a:	785b      	ldrb	r3, [r3, #1]
 800849c:	4618      	mov	r0, r3
 800849e:	f7fe fc33 	bl	8006d08 <disk_status>
 80084a2:	4603      	mov	r3, r0
 80084a4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80084a8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80084ac:	f003 0301 	and.w	r3, r3, #1
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d10c      	bne.n	80084ce <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80084b4:	79fb      	ldrb	r3, [r7, #7]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d007      	beq.n	80084ca <find_volume+0x82>
 80084ba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80084be:	f003 0304 	and.w	r3, r3, #4
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d001      	beq.n	80084ca <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80084c6:	230a      	movs	r3, #10
 80084c8:	e234      	b.n	8008934 <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 80084ca:	2300      	movs	r3, #0
 80084cc:	e232      	b.n	8008934 <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80084ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084d0:	2200      	movs	r2, #0
 80084d2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80084d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084d6:	b2da      	uxtb	r2, r3
 80084d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084da:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80084dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084de:	785b      	ldrb	r3, [r3, #1]
 80084e0:	4618      	mov	r0, r3
 80084e2:	f7fe fc2b 	bl	8006d3c <disk_initialize>
 80084e6:	4603      	mov	r3, r0
 80084e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80084ec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80084f0:	f003 0301 	and.w	r3, r3, #1
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d001      	beq.n	80084fc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80084f8:	2303      	movs	r3, #3
 80084fa:	e21b      	b.n	8008934 <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80084fc:	79fb      	ldrb	r3, [r7, #7]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d007      	beq.n	8008512 <find_volume+0xca>
 8008502:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008506:	f003 0304 	and.w	r3, r3, #4
 800850a:	2b00      	cmp	r3, #0
 800850c:	d001      	beq.n	8008512 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800850e:	230a      	movs	r3, #10
 8008510:	e210      	b.n	8008934 <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8008512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008514:	7858      	ldrb	r0, [r3, #1]
 8008516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008518:	330c      	adds	r3, #12
 800851a:	461a      	mov	r2, r3
 800851c:	2102      	movs	r1, #2
 800851e:	f7fe fc73 	bl	8006e08 <disk_ioctl>
 8008522:	4603      	mov	r3, r0
 8008524:	2b00      	cmp	r3, #0
 8008526:	d001      	beq.n	800852c <find_volume+0xe4>
 8008528:	2301      	movs	r3, #1
 800852a:	e203      	b.n	8008934 <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800852c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800852e:	899b      	ldrh	r3, [r3, #12]
 8008530:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008534:	d80d      	bhi.n	8008552 <find_volume+0x10a>
 8008536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008538:	899b      	ldrh	r3, [r3, #12]
 800853a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800853e:	d308      	bcc.n	8008552 <find_volume+0x10a>
 8008540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008542:	899b      	ldrh	r3, [r3, #12]
 8008544:	461a      	mov	r2, r3
 8008546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008548:	899b      	ldrh	r3, [r3, #12]
 800854a:	3b01      	subs	r3, #1
 800854c:	4013      	ands	r3, r2
 800854e:	2b00      	cmp	r3, #0
 8008550:	d001      	beq.n	8008556 <find_volume+0x10e>
 8008552:	2301      	movs	r3, #1
 8008554:	e1ee      	b.n	8008934 <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008556:	2300      	movs	r3, #0
 8008558:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800855a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800855c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800855e:	f7ff ff1d 	bl	800839c <check_fs>
 8008562:	4603      	mov	r3, r0
 8008564:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008568:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800856c:	2b02      	cmp	r3, #2
 800856e:	d149      	bne.n	8008604 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008570:	2300      	movs	r3, #0
 8008572:	643b      	str	r3, [r7, #64]	; 0x40
 8008574:	e01e      	b.n	80085b4 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008578:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800857c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800857e:	011b      	lsls	r3, r3, #4
 8008580:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008584:	4413      	add	r3, r2
 8008586:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800858a:	3304      	adds	r3, #4
 800858c:	781b      	ldrb	r3, [r3, #0]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d006      	beq.n	80085a0 <find_volume+0x158>
 8008592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008594:	3308      	adds	r3, #8
 8008596:	4618      	mov	r0, r3
 8008598:	f7fe fc6c 	bl	8006e74 <ld_dword>
 800859c:	4602      	mov	r2, r0
 800859e:	e000      	b.n	80085a2 <find_volume+0x15a>
 80085a0:	2200      	movs	r2, #0
 80085a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	3358      	adds	r3, #88	; 0x58
 80085a8:	443b      	add	r3, r7
 80085aa:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80085ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085b0:	3301      	adds	r3, #1
 80085b2:	643b      	str	r3, [r7, #64]	; 0x40
 80085b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085b6:	2b03      	cmp	r3, #3
 80085b8:	d9dd      	bls.n	8008576 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80085ba:	2300      	movs	r3, #0
 80085bc:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80085be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d002      	beq.n	80085ca <find_volume+0x182>
 80085c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085c6:	3b01      	subs	r3, #1
 80085c8:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80085ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085cc:	009b      	lsls	r3, r3, #2
 80085ce:	3358      	adds	r3, #88	; 0x58
 80085d0:	443b      	add	r3, r7
 80085d2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80085d6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80085d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d005      	beq.n	80085ea <find_volume+0x1a2>
 80085de:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80085e0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80085e2:	f7ff fedb 	bl	800839c <check_fs>
 80085e6:	4603      	mov	r3, r0
 80085e8:	e000      	b.n	80085ec <find_volume+0x1a4>
 80085ea:	2303      	movs	r3, #3
 80085ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80085f0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d905      	bls.n	8008604 <find_volume+0x1bc>
 80085f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085fa:	3301      	adds	r3, #1
 80085fc:	643b      	str	r3, [r7, #64]	; 0x40
 80085fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008600:	2b03      	cmp	r3, #3
 8008602:	d9e2      	bls.n	80085ca <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008604:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008608:	2b04      	cmp	r3, #4
 800860a:	d101      	bne.n	8008610 <find_volume+0x1c8>
 800860c:	2301      	movs	r3, #1
 800860e:	e191      	b.n	8008934 <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008610:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008614:	2b01      	cmp	r3, #1
 8008616:	d901      	bls.n	800861c <find_volume+0x1d4>
 8008618:	230d      	movs	r3, #13
 800861a:	e18b      	b.n	8008934 <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800861c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800861e:	3334      	adds	r3, #52	; 0x34
 8008620:	330b      	adds	r3, #11
 8008622:	4618      	mov	r0, r3
 8008624:	f7fe fc0e 	bl	8006e44 <ld_word>
 8008628:	4603      	mov	r3, r0
 800862a:	461a      	mov	r2, r3
 800862c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800862e:	899b      	ldrh	r3, [r3, #12]
 8008630:	429a      	cmp	r2, r3
 8008632:	d001      	beq.n	8008638 <find_volume+0x1f0>
 8008634:	230d      	movs	r3, #13
 8008636:	e17d      	b.n	8008934 <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800863a:	3334      	adds	r3, #52	; 0x34
 800863c:	3316      	adds	r3, #22
 800863e:	4618      	mov	r0, r3
 8008640:	f7fe fc00 	bl	8006e44 <ld_word>
 8008644:	4603      	mov	r3, r0
 8008646:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008648:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800864a:	2b00      	cmp	r3, #0
 800864c:	d106      	bne.n	800865c <find_volume+0x214>
 800864e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008650:	3334      	adds	r3, #52	; 0x34
 8008652:	3324      	adds	r3, #36	; 0x24
 8008654:	4618      	mov	r0, r3
 8008656:	f7fe fc0d 	bl	8006e74 <ld_dword>
 800865a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800865c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800865e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008660:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008664:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800866a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800866c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800866e:	789b      	ldrb	r3, [r3, #2]
 8008670:	2b01      	cmp	r3, #1
 8008672:	d005      	beq.n	8008680 <find_volume+0x238>
 8008674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008676:	789b      	ldrb	r3, [r3, #2]
 8008678:	2b02      	cmp	r3, #2
 800867a:	d001      	beq.n	8008680 <find_volume+0x238>
 800867c:	230d      	movs	r3, #13
 800867e:	e159      	b.n	8008934 <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008682:	789b      	ldrb	r3, [r3, #2]
 8008684:	461a      	mov	r2, r3
 8008686:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008688:	fb02 f303 	mul.w	r3, r2, r3
 800868c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800868e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008690:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008694:	b29a      	uxth	r2, r3
 8008696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008698:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800869a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800869c:	895b      	ldrh	r3, [r3, #10]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d008      	beq.n	80086b4 <find_volume+0x26c>
 80086a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086a4:	895b      	ldrh	r3, [r3, #10]
 80086a6:	461a      	mov	r2, r3
 80086a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086aa:	895b      	ldrh	r3, [r3, #10]
 80086ac:	3b01      	subs	r3, #1
 80086ae:	4013      	ands	r3, r2
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d001      	beq.n	80086b8 <find_volume+0x270>
 80086b4:	230d      	movs	r3, #13
 80086b6:	e13d      	b.n	8008934 <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80086b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ba:	3334      	adds	r3, #52	; 0x34
 80086bc:	3311      	adds	r3, #17
 80086be:	4618      	mov	r0, r3
 80086c0:	f7fe fbc0 	bl	8006e44 <ld_word>
 80086c4:	4603      	mov	r3, r0
 80086c6:	461a      	mov	r2, r3
 80086c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ca:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80086cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ce:	891b      	ldrh	r3, [r3, #8]
 80086d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80086d2:	8992      	ldrh	r2, [r2, #12]
 80086d4:	0952      	lsrs	r2, r2, #5
 80086d6:	b292      	uxth	r2, r2
 80086d8:	fbb3 f1f2 	udiv	r1, r3, r2
 80086dc:	fb01 f202 	mul.w	r2, r1, r2
 80086e0:	1a9b      	subs	r3, r3, r2
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d003      	beq.n	80086f0 <find_volume+0x2a8>
 80086e8:	230d      	movs	r3, #13
 80086ea:	e123      	b.n	8008934 <find_volume+0x4ec>
 80086ec:	20003298 	.word	0x20003298

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80086f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086f2:	3334      	adds	r3, #52	; 0x34
 80086f4:	3313      	adds	r3, #19
 80086f6:	4618      	mov	r0, r3
 80086f8:	f7fe fba4 	bl	8006e44 <ld_word>
 80086fc:	4603      	mov	r3, r0
 80086fe:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008700:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008702:	2b00      	cmp	r3, #0
 8008704:	d106      	bne.n	8008714 <find_volume+0x2cc>
 8008706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008708:	3334      	adds	r3, #52	; 0x34
 800870a:	3320      	adds	r3, #32
 800870c:	4618      	mov	r0, r3
 800870e:	f7fe fbb1 	bl	8006e74 <ld_dword>
 8008712:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008716:	3334      	adds	r3, #52	; 0x34
 8008718:	330e      	adds	r3, #14
 800871a:	4618      	mov	r0, r3
 800871c:	f7fe fb92 	bl	8006e44 <ld_word>
 8008720:	4603      	mov	r3, r0
 8008722:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008724:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008726:	2b00      	cmp	r3, #0
 8008728:	d101      	bne.n	800872e <find_volume+0x2e6>
 800872a:	230d      	movs	r3, #13
 800872c:	e102      	b.n	8008934 <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800872e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008730:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008732:	4413      	add	r3, r2
 8008734:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008736:	8911      	ldrh	r1, [r2, #8]
 8008738:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800873a:	8992      	ldrh	r2, [r2, #12]
 800873c:	0952      	lsrs	r2, r2, #5
 800873e:	b292      	uxth	r2, r2
 8008740:	fbb1 f2f2 	udiv	r2, r1, r2
 8008744:	b292      	uxth	r2, r2
 8008746:	4413      	add	r3, r2
 8008748:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800874a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800874c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800874e:	429a      	cmp	r2, r3
 8008750:	d201      	bcs.n	8008756 <find_volume+0x30e>
 8008752:	230d      	movs	r3, #13
 8008754:	e0ee      	b.n	8008934 <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008756:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800875a:	1ad3      	subs	r3, r2, r3
 800875c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800875e:	8952      	ldrh	r2, [r2, #10]
 8008760:	fbb3 f3f2 	udiv	r3, r3, r2
 8008764:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008768:	2b00      	cmp	r3, #0
 800876a:	d101      	bne.n	8008770 <find_volume+0x328>
 800876c:	230d      	movs	r3, #13
 800876e:	e0e1      	b.n	8008934 <find_volume+0x4ec>
		fmt = FS_FAT32;
 8008770:	2303      	movs	r3, #3
 8008772:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008778:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800877c:	4293      	cmp	r3, r2
 800877e:	d802      	bhi.n	8008786 <find_volume+0x33e>
 8008780:	2302      	movs	r3, #2
 8008782:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008788:	f640 72f5 	movw	r2, #4085	; 0xff5
 800878c:	4293      	cmp	r3, r2
 800878e:	d802      	bhi.n	8008796 <find_volume+0x34e>
 8008790:	2301      	movs	r3, #1
 8008792:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008798:	1c9a      	adds	r2, r3, #2
 800879a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800879c:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800879e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80087a2:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80087a4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80087a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087a8:	441a      	add	r2, r3
 80087aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ac:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 80087ae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80087b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087b2:	441a      	add	r2, r3
 80087b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087b6:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 80087b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80087bc:	2b03      	cmp	r3, #3
 80087be:	d11e      	bne.n	80087fe <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80087c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087c2:	3334      	adds	r3, #52	; 0x34
 80087c4:	332a      	adds	r3, #42	; 0x2a
 80087c6:	4618      	mov	r0, r3
 80087c8:	f7fe fb3c 	bl	8006e44 <ld_word>
 80087cc:	4603      	mov	r3, r0
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d001      	beq.n	80087d6 <find_volume+0x38e>
 80087d2:	230d      	movs	r3, #13
 80087d4:	e0ae      	b.n	8008934 <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80087d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087d8:	891b      	ldrh	r3, [r3, #8]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d001      	beq.n	80087e2 <find_volume+0x39a>
 80087de:	230d      	movs	r3, #13
 80087e0:	e0a8      	b.n	8008934 <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80087e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087e4:	3334      	adds	r3, #52	; 0x34
 80087e6:	332c      	adds	r3, #44	; 0x2c
 80087e8:	4618      	mov	r0, r3
 80087ea:	f7fe fb43 	bl	8006e74 <ld_dword>
 80087ee:	4602      	mov	r2, r0
 80087f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087f2:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80087f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087f6:	699b      	ldr	r3, [r3, #24]
 80087f8:	009b      	lsls	r3, r3, #2
 80087fa:	647b      	str	r3, [r7, #68]	; 0x44
 80087fc:	e01f      	b.n	800883e <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80087fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008800:	891b      	ldrh	r3, [r3, #8]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d101      	bne.n	800880a <find_volume+0x3c2>
 8008806:	230d      	movs	r3, #13
 8008808:	e094      	b.n	8008934 <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800880a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800880c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800880e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008810:	441a      	add	r2, r3
 8008812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008814:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008816:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800881a:	2b02      	cmp	r3, #2
 800881c:	d103      	bne.n	8008826 <find_volume+0x3de>
 800881e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008820:	699b      	ldr	r3, [r3, #24]
 8008822:	005b      	lsls	r3, r3, #1
 8008824:	e00a      	b.n	800883c <find_volume+0x3f4>
 8008826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008828:	699a      	ldr	r2, [r3, #24]
 800882a:	4613      	mov	r3, r2
 800882c:	005b      	lsls	r3, r3, #1
 800882e:	4413      	add	r3, r2
 8008830:	085a      	lsrs	r2, r3, #1
 8008832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008834:	699b      	ldr	r3, [r3, #24]
 8008836:	f003 0301 	and.w	r3, r3, #1
 800883a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800883c:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800883e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008840:	69da      	ldr	r2, [r3, #28]
 8008842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008844:	899b      	ldrh	r3, [r3, #12]
 8008846:	4619      	mov	r1, r3
 8008848:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800884a:	440b      	add	r3, r1
 800884c:	3b01      	subs	r3, #1
 800884e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008850:	8989      	ldrh	r1, [r1, #12]
 8008852:	fbb3 f3f1 	udiv	r3, r3, r1
 8008856:	429a      	cmp	r2, r3
 8008858:	d201      	bcs.n	800885e <find_volume+0x416>
 800885a:	230d      	movs	r3, #13
 800885c:	e06a      	b.n	8008934 <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800885e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008860:	f04f 32ff 	mov.w	r2, #4294967295
 8008864:	615a      	str	r2, [r3, #20]
 8008866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008868:	695a      	ldr	r2, [r3, #20]
 800886a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800886c:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800886e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008870:	2280      	movs	r2, #128	; 0x80
 8008872:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008874:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008878:	2b03      	cmp	r3, #3
 800887a:	d149      	bne.n	8008910 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800887c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800887e:	3334      	adds	r3, #52	; 0x34
 8008880:	3330      	adds	r3, #48	; 0x30
 8008882:	4618      	mov	r0, r3
 8008884:	f7fe fade 	bl	8006e44 <ld_word>
 8008888:	4603      	mov	r3, r0
 800888a:	2b01      	cmp	r3, #1
 800888c:	d140      	bne.n	8008910 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800888e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008890:	3301      	adds	r3, #1
 8008892:	4619      	mov	r1, r3
 8008894:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008896:	f7fe fd85 	bl	80073a4 <move_window>
 800889a:	4603      	mov	r3, r0
 800889c:	2b00      	cmp	r3, #0
 800889e:	d137      	bne.n	8008910 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 80088a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088a2:	2200      	movs	r2, #0
 80088a4:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80088a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088a8:	3334      	adds	r3, #52	; 0x34
 80088aa:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80088ae:	4618      	mov	r0, r3
 80088b0:	f7fe fac8 	bl	8006e44 <ld_word>
 80088b4:	4603      	mov	r3, r0
 80088b6:	461a      	mov	r2, r3
 80088b8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80088bc:	429a      	cmp	r2, r3
 80088be:	d127      	bne.n	8008910 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80088c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088c2:	3334      	adds	r3, #52	; 0x34
 80088c4:	4618      	mov	r0, r3
 80088c6:	f7fe fad5 	bl	8006e74 <ld_dword>
 80088ca:	4603      	mov	r3, r0
 80088cc:	4a1b      	ldr	r2, [pc, #108]	; (800893c <find_volume+0x4f4>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d11e      	bne.n	8008910 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80088d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088d4:	3334      	adds	r3, #52	; 0x34
 80088d6:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80088da:	4618      	mov	r0, r3
 80088dc:	f7fe faca 	bl	8006e74 <ld_dword>
 80088e0:	4603      	mov	r3, r0
 80088e2:	4a17      	ldr	r2, [pc, #92]	; (8008940 <find_volume+0x4f8>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d113      	bne.n	8008910 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80088e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088ea:	3334      	adds	r3, #52	; 0x34
 80088ec:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80088f0:	4618      	mov	r0, r3
 80088f2:	f7fe fabf 	bl	8006e74 <ld_dword>
 80088f6:	4602      	mov	r2, r0
 80088f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088fa:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80088fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088fe:	3334      	adds	r3, #52	; 0x34
 8008900:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8008904:	4618      	mov	r0, r3
 8008906:	f7fe fab5 	bl	8006e74 <ld_dword>
 800890a:	4602      	mov	r2, r0
 800890c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800890e:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008912:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008916:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008918:	4b0a      	ldr	r3, [pc, #40]	; (8008944 <find_volume+0x4fc>)
 800891a:	881b      	ldrh	r3, [r3, #0]
 800891c:	3301      	adds	r3, #1
 800891e:	b29a      	uxth	r2, r3
 8008920:	4b08      	ldr	r3, [pc, #32]	; (8008944 <find_volume+0x4fc>)
 8008922:	801a      	strh	r2, [r3, #0]
 8008924:	4b07      	ldr	r3, [pc, #28]	; (8008944 <find_volume+0x4fc>)
 8008926:	881a      	ldrh	r2, [r3, #0]
 8008928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800892a:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800892c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800892e:	f7fe fcd1 	bl	80072d4 <clear_lock>
#endif
	return FR_OK;
 8008932:	2300      	movs	r3, #0
}
 8008934:	4618      	mov	r0, r3
 8008936:	3758      	adds	r7, #88	; 0x58
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}
 800893c:	41615252 	.word	0x41615252
 8008940:	61417272 	.word	0x61417272
 8008944:	2000329c 	.word	0x2000329c

08008948 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008952:	2309      	movs	r3, #9
 8008954:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d01c      	beq.n	8008996 <validate+0x4e>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d018      	beq.n	8008996 <validate+0x4e>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	781b      	ldrb	r3, [r3, #0]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d013      	beq.n	8008996 <validate+0x4e>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	889a      	ldrh	r2, [r3, #4]
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	88db      	ldrh	r3, [r3, #6]
 8008978:	429a      	cmp	r2, r3
 800897a:	d10c      	bne.n	8008996 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	785b      	ldrb	r3, [r3, #1]
 8008982:	4618      	mov	r0, r3
 8008984:	f7fe f9c0 	bl	8006d08 <disk_status>
 8008988:	4603      	mov	r3, r0
 800898a:	f003 0301 	and.w	r3, r3, #1
 800898e:	2b00      	cmp	r3, #0
 8008990:	d101      	bne.n	8008996 <validate+0x4e>
			res = FR_OK;
 8008992:	2300      	movs	r3, #0
 8008994:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008996:	7bfb      	ldrb	r3, [r7, #15]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d102      	bne.n	80089a2 <validate+0x5a>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	e000      	b.n	80089a4 <validate+0x5c>
 80089a2:	2300      	movs	r3, #0
 80089a4:	683a      	ldr	r2, [r7, #0]
 80089a6:	6013      	str	r3, [r2, #0]
	return res;
 80089a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
	...

080089b4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b088      	sub	sp, #32
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	60f8      	str	r0, [r7, #12]
 80089bc:	60b9      	str	r1, [r7, #8]
 80089be:	4613      	mov	r3, r2
 80089c0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80089c6:	f107 0310 	add.w	r3, r7, #16
 80089ca:	4618      	mov	r0, r3
 80089cc:	f7ff fca2 	bl	8008314 <get_ldnumber>
 80089d0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80089d2:	69fb      	ldr	r3, [r7, #28]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	da01      	bge.n	80089dc <f_mount+0x28>
 80089d8:	230b      	movs	r3, #11
 80089da:	e02b      	b.n	8008a34 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80089dc:	4a17      	ldr	r2, [pc, #92]	; (8008a3c <f_mount+0x88>)
 80089de:	69fb      	ldr	r3, [r7, #28]
 80089e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089e4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80089e6:	69bb      	ldr	r3, [r7, #24]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d005      	beq.n	80089f8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80089ec:	69b8      	ldr	r0, [r7, #24]
 80089ee:	f7fe fc71 	bl	80072d4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80089f2:	69bb      	ldr	r3, [r7, #24]
 80089f4:	2200      	movs	r2, #0
 80089f6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d002      	beq.n	8008a04 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	2200      	movs	r2, #0
 8008a02:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008a04:	68fa      	ldr	r2, [r7, #12]
 8008a06:	490d      	ldr	r1, [pc, #52]	; (8008a3c <f_mount+0x88>)
 8008a08:	69fb      	ldr	r3, [r7, #28]
 8008a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d002      	beq.n	8008a1a <f_mount+0x66>
 8008a14:	79fb      	ldrb	r3, [r7, #7]
 8008a16:	2b01      	cmp	r3, #1
 8008a18:	d001      	beq.n	8008a1e <f_mount+0x6a>
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	e00a      	b.n	8008a34 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008a1e:	f107 010c 	add.w	r1, r7, #12
 8008a22:	f107 0308 	add.w	r3, r7, #8
 8008a26:	2200      	movs	r2, #0
 8008a28:	4618      	mov	r0, r3
 8008a2a:	f7ff fd0d 	bl	8008448 <find_volume>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008a32:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a34:	4618      	mov	r0, r3
 8008a36:	3720      	adds	r7, #32
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bd80      	pop	{r7, pc}
 8008a3c:	20003298 	.word	0x20003298

08008a40 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b098      	sub	sp, #96	; 0x60
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	60b9      	str	r1, [r7, #8]
 8008a4a:	4613      	mov	r3, r2
 8008a4c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d101      	bne.n	8008a58 <f_open+0x18>
 8008a54:	2309      	movs	r3, #9
 8008a56:	e1bb      	b.n	8008dd0 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008a58:	79fb      	ldrb	r3, [r7, #7]
 8008a5a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008a5e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008a60:	79fa      	ldrb	r2, [r7, #7]
 8008a62:	f107 0110 	add.w	r1, r7, #16
 8008a66:	f107 0308 	add.w	r3, r7, #8
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	f7ff fcec 	bl	8008448 <find_volume>
 8008a70:	4603      	mov	r3, r0
 8008a72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8008a76:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	f040 819f 	bne.w	8008dbe <f_open+0x37e>
		dj.obj.fs = fs;
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008a84:	68ba      	ldr	r2, [r7, #8]
 8008a86:	f107 0314 	add.w	r3, r7, #20
 8008a8a:	4611      	mov	r1, r2
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f7ff fbcb 	bl	8008228 <follow_path>
 8008a92:	4603      	mov	r3, r0
 8008a94:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008a98:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d11a      	bne.n	8008ad6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008aa0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008aa4:	b25b      	sxtb	r3, r3
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	da03      	bge.n	8008ab2 <f_open+0x72>
				res = FR_INVALID_NAME;
 8008aaa:	2306      	movs	r3, #6
 8008aac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008ab0:	e011      	b.n	8008ad6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008ab2:	79fb      	ldrb	r3, [r7, #7]
 8008ab4:	f023 0301 	bic.w	r3, r3, #1
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	bf14      	ite	ne
 8008abc:	2301      	movne	r3, #1
 8008abe:	2300      	moveq	r3, #0
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	f107 0314 	add.w	r3, r7, #20
 8008ac8:	4611      	mov	r1, r2
 8008aca:	4618      	mov	r0, r3
 8008acc:	f7fe faba 	bl	8007044 <chk_lock>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008ad6:	79fb      	ldrb	r3, [r7, #7]
 8008ad8:	f003 031c 	and.w	r3, r3, #28
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d07f      	beq.n	8008be0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8008ae0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d017      	beq.n	8008b18 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008ae8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008aec:	2b04      	cmp	r3, #4
 8008aee:	d10e      	bne.n	8008b0e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008af0:	f7fe fb04 	bl	80070fc <enq_lock>
 8008af4:	4603      	mov	r3, r0
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d006      	beq.n	8008b08 <f_open+0xc8>
 8008afa:	f107 0314 	add.w	r3, r7, #20
 8008afe:	4618      	mov	r0, r3
 8008b00:	f7ff fa6c 	bl	8007fdc <dir_register>
 8008b04:	4603      	mov	r3, r0
 8008b06:	e000      	b.n	8008b0a <f_open+0xca>
 8008b08:	2312      	movs	r3, #18
 8008b0a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008b0e:	79fb      	ldrb	r3, [r7, #7]
 8008b10:	f043 0308 	orr.w	r3, r3, #8
 8008b14:	71fb      	strb	r3, [r7, #7]
 8008b16:	e010      	b.n	8008b3a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008b18:	7ebb      	ldrb	r3, [r7, #26]
 8008b1a:	f003 0311 	and.w	r3, r3, #17
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d003      	beq.n	8008b2a <f_open+0xea>
					res = FR_DENIED;
 8008b22:	2307      	movs	r3, #7
 8008b24:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008b28:	e007      	b.n	8008b3a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008b2a:	79fb      	ldrb	r3, [r7, #7]
 8008b2c:	f003 0304 	and.w	r3, r3, #4
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d002      	beq.n	8008b3a <f_open+0xfa>
 8008b34:	2308      	movs	r3, #8
 8008b36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008b3a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d168      	bne.n	8008c14 <f_open+0x1d4>
 8008b42:	79fb      	ldrb	r3, [r7, #7]
 8008b44:	f003 0308 	and.w	r3, r3, #8
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d063      	beq.n	8008c14 <f_open+0x1d4>
				dw = GET_FATTIME();
 8008b4c:	f7fd ff22 	bl	8006994 <get_fattime>
 8008b50:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008b52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b54:	330e      	adds	r3, #14
 8008b56:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f7fe f9c9 	bl	8006ef0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b60:	3316      	adds	r3, #22
 8008b62:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008b64:	4618      	mov	r0, r3
 8008b66:	f7fe f9c3 	bl	8006ef0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008b6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b6c:	330b      	adds	r3, #11
 8008b6e:	2220      	movs	r2, #32
 8008b70:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008b72:	693b      	ldr	r3, [r7, #16]
 8008b74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b76:	4611      	mov	r1, r2
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f7ff f99b 	bl	8007eb4 <ld_clust>
 8008b7e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008b84:	2200      	movs	r2, #0
 8008b86:	4618      	mov	r0, r3
 8008b88:	f7ff f9b3 	bl	8007ef2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008b8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b8e:	331c      	adds	r3, #28
 8008b90:	2100      	movs	r1, #0
 8008b92:	4618      	mov	r0, r3
 8008b94:	f7fe f9ac 	bl	8006ef0 <st_dword>
					fs->wflag = 1;
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008b9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d037      	beq.n	8008c14 <f_open+0x1d4>
						dw = fs->winsect;
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ba8:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008baa:	f107 0314 	add.w	r3, r7, #20
 8008bae:	2200      	movs	r2, #0
 8008bb0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f7fe fea3 	bl	80078fe <remove_chain>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8008bbe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d126      	bne.n	8008c14 <f_open+0x1d4>
							res = move_window(fs, dw);
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008bca:	4618      	mov	r0, r3
 8008bcc:	f7fe fbea 	bl	80073a4 <move_window>
 8008bd0:	4603      	mov	r3, r0
 8008bd2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008bda:	3a01      	subs	r2, #1
 8008bdc:	611a      	str	r2, [r3, #16]
 8008bde:	e019      	b.n	8008c14 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008be0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d115      	bne.n	8008c14 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008be8:	7ebb      	ldrb	r3, [r7, #26]
 8008bea:	f003 0310 	and.w	r3, r3, #16
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d003      	beq.n	8008bfa <f_open+0x1ba>
					res = FR_NO_FILE;
 8008bf2:	2304      	movs	r3, #4
 8008bf4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008bf8:	e00c      	b.n	8008c14 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008bfa:	79fb      	ldrb	r3, [r7, #7]
 8008bfc:	f003 0302 	and.w	r3, r3, #2
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d007      	beq.n	8008c14 <f_open+0x1d4>
 8008c04:	7ebb      	ldrb	r3, [r7, #26]
 8008c06:	f003 0301 	and.w	r3, r3, #1
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d002      	beq.n	8008c14 <f_open+0x1d4>
						res = FR_DENIED;
 8008c0e:	2307      	movs	r3, #7
 8008c10:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8008c14:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d128      	bne.n	8008c6e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008c1c:	79fb      	ldrb	r3, [r7, #7]
 8008c1e:	f003 0308 	and.w	r3, r3, #8
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d003      	beq.n	8008c2e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8008c26:	79fb      	ldrb	r3, [r7, #7]
 8008c28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c2c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8008c36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008c3c:	79fb      	ldrb	r3, [r7, #7]
 8008c3e:	f023 0301 	bic.w	r3, r3, #1
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	bf14      	ite	ne
 8008c46:	2301      	movne	r3, #1
 8008c48:	2300      	moveq	r3, #0
 8008c4a:	b2db      	uxtb	r3, r3
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	f107 0314 	add.w	r3, r7, #20
 8008c52:	4611      	mov	r1, r2
 8008c54:	4618      	mov	r0, r3
 8008c56:	f7fe fa73 	bl	8007140 <inc_lock>
 8008c5a:	4602      	mov	r2, r0
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	691b      	ldr	r3, [r3, #16]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d102      	bne.n	8008c6e <f_open+0x22e>
 8008c68:	2302      	movs	r3, #2
 8008c6a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8008c6e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	f040 80a3 	bne.w	8008dbe <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c7c:	4611      	mov	r1, r2
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f7ff f918 	bl	8007eb4 <ld_clust>
 8008c84:	4602      	mov	r2, r0
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8008c8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c8c:	331c      	adds	r3, #28
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f7fe f8f0 	bl	8006e74 <ld_dword>
 8008c94:	4602      	mov	r2, r0
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008ca0:	693a      	ldr	r2, [r7, #16]
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	88da      	ldrh	r2, [r3, #6]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	79fa      	ldrb	r2, [r7, #7]
 8008cb2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	3330      	adds	r3, #48	; 0x30
 8008cca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008cce:	2100      	movs	r1, #0
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f7fe f95a 	bl	8006f8a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008cd6:	79fb      	ldrb	r3, [r7, #7]
 8008cd8:	f003 0320 	and.w	r3, r3, #32
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d06e      	beq.n	8008dbe <f_open+0x37e>
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	68db      	ldr	r3, [r3, #12]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d06a      	beq.n	8008dbe <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	68da      	ldr	r2, [r3, #12]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	895b      	ldrh	r3, [r3, #10]
 8008cf4:	461a      	mov	r2, r3
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	899b      	ldrh	r3, [r3, #12]
 8008cfa:	fb02 f303 	mul.w	r3, r2, r3
 8008cfe:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	689b      	ldr	r3, [r3, #8]
 8008d04:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	68db      	ldr	r3, [r3, #12]
 8008d0a:	657b      	str	r3, [r7, #84]	; 0x54
 8008d0c:	e016      	b.n	8008d3c <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008d12:	4618      	mov	r0, r3
 8008d14:	f7fe fc03 	bl	800751e <get_fat>
 8008d18:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8008d1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d802      	bhi.n	8008d26 <f_open+0x2e6>
 8008d20:	2302      	movs	r3, #2
 8008d22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8008d26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d2c:	d102      	bne.n	8008d34 <f_open+0x2f4>
 8008d2e:	2301      	movs	r3, #1
 8008d30:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008d34:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008d36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d38:	1ad3      	subs	r3, r2, r3
 8008d3a:	657b      	str	r3, [r7, #84]	; 0x54
 8008d3c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d103      	bne.n	8008d4c <f_open+0x30c>
 8008d44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008d46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d8e0      	bhi.n	8008d0e <f_open+0x2ce>
				}
				fp->clust = clst;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008d50:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8008d52:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d131      	bne.n	8008dbe <f_open+0x37e>
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	899b      	ldrh	r3, [r3, #12]
 8008d5e:	461a      	mov	r2, r3
 8008d60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d62:	fbb3 f1f2 	udiv	r1, r3, r2
 8008d66:	fb01 f202 	mul.w	r2, r1, r2
 8008d6a:	1a9b      	subs	r3, r3, r2
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d026      	beq.n	8008dbe <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008d74:	4618      	mov	r0, r3
 8008d76:	f7fe fbb3 	bl	80074e0 <clust2sect>
 8008d7a:	6478      	str	r0, [r7, #68]	; 0x44
 8008d7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d103      	bne.n	8008d8a <f_open+0x34a>
						res = FR_INT_ERR;
 8008d82:	2302      	movs	r3, #2
 8008d84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008d88:	e019      	b.n	8008dbe <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8008d8a:	693b      	ldr	r3, [r7, #16]
 8008d8c:	899b      	ldrh	r3, [r3, #12]
 8008d8e:	461a      	mov	r2, r3
 8008d90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d92:	fbb3 f2f2 	udiv	r2, r3, r2
 8008d96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d98:	441a      	add	r2, r3
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	7858      	ldrb	r0, [r3, #1]
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	6a1a      	ldr	r2, [r3, #32]
 8008dac:	2301      	movs	r3, #1
 8008dae:	f7fd ffeb 	bl	8006d88 <disk_read>
 8008db2:	4603      	mov	r3, r0
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d002      	beq.n	8008dbe <f_open+0x37e>
 8008db8:	2301      	movs	r3, #1
 8008dba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008dbe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d002      	beq.n	8008dcc <f_open+0x38c>
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008dcc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	3760      	adds	r7, #96	; 0x60
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}

08008dd8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b08c      	sub	sp, #48	; 0x30
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	60f8      	str	r0, [r7, #12]
 8008de0:	60b9      	str	r1, [r7, #8]
 8008de2:	607a      	str	r2, [r7, #4]
 8008de4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	2200      	movs	r2, #0
 8008dee:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f107 0210 	add.w	r2, r7, #16
 8008df6:	4611      	mov	r1, r2
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f7ff fda5 	bl	8008948 <validate>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008e04:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d107      	bne.n	8008e1c <f_write+0x44>
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	7d5b      	ldrb	r3, [r3, #21]
 8008e10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008e14:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d002      	beq.n	8008e22 <f_write+0x4a>
 8008e1c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e20:	e16a      	b.n	80090f8 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	7d1b      	ldrb	r3, [r3, #20]
 8008e26:	f003 0302 	and.w	r3, r3, #2
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d101      	bne.n	8008e32 <f_write+0x5a>
 8008e2e:	2307      	movs	r3, #7
 8008e30:	e162      	b.n	80090f8 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	699a      	ldr	r2, [r3, #24]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	441a      	add	r2, r3
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	699b      	ldr	r3, [r3, #24]
 8008e3e:	429a      	cmp	r2, r3
 8008e40:	f080 814c 	bcs.w	80090dc <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	699b      	ldr	r3, [r3, #24]
 8008e48:	43db      	mvns	r3, r3
 8008e4a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8008e4c:	e146      	b.n	80090dc <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	699b      	ldr	r3, [r3, #24]
 8008e52:	693a      	ldr	r2, [r7, #16]
 8008e54:	8992      	ldrh	r2, [r2, #12]
 8008e56:	fbb3 f1f2 	udiv	r1, r3, r2
 8008e5a:	fb01 f202 	mul.w	r2, r1, r2
 8008e5e:	1a9b      	subs	r3, r3, r2
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	f040 80f1 	bne.w	8009048 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	699b      	ldr	r3, [r3, #24]
 8008e6a:	693a      	ldr	r2, [r7, #16]
 8008e6c:	8992      	ldrh	r2, [r2, #12]
 8008e6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e72:	693a      	ldr	r2, [r7, #16]
 8008e74:	8952      	ldrh	r2, [r2, #10]
 8008e76:	3a01      	subs	r2, #1
 8008e78:	4013      	ands	r3, r2
 8008e7a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8008e7c:	69bb      	ldr	r3, [r7, #24]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d143      	bne.n	8008f0a <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	699b      	ldr	r3, [r3, #24]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d10c      	bne.n	8008ea4 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	689b      	ldr	r3, [r3, #8]
 8008e8e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8008e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d11a      	bne.n	8008ecc <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	2100      	movs	r1, #0
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	f7fe fd94 	bl	80079c8 <create_chain>
 8008ea0:	62b8      	str	r0, [r7, #40]	; 0x28
 8008ea2:	e013      	b.n	8008ecc <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d007      	beq.n	8008ebc <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	699b      	ldr	r3, [r3, #24]
 8008eb0:	4619      	mov	r1, r3
 8008eb2:	68f8      	ldr	r0, [r7, #12]
 8008eb4:	f7fe fe20 	bl	8007af8 <clmt_clust>
 8008eb8:	62b8      	str	r0, [r7, #40]	; 0x28
 8008eba:	e007      	b.n	8008ecc <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8008ebc:	68fa      	ldr	r2, [r7, #12]
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	69db      	ldr	r3, [r3, #28]
 8008ec2:	4619      	mov	r1, r3
 8008ec4:	4610      	mov	r0, r2
 8008ec6:	f7fe fd7f 	bl	80079c8 <create_chain>
 8008eca:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	f000 8109 	beq.w	80090e6 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ed6:	2b01      	cmp	r3, #1
 8008ed8:	d104      	bne.n	8008ee4 <f_write+0x10c>
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	2202      	movs	r2, #2
 8008ede:	755a      	strb	r2, [r3, #21]
 8008ee0:	2302      	movs	r3, #2
 8008ee2:	e109      	b.n	80090f8 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eea:	d104      	bne.n	8008ef6 <f_write+0x11e>
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2201      	movs	r2, #1
 8008ef0:	755a      	strb	r2, [r3, #21]
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	e100      	b.n	80090f8 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008efa:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d102      	bne.n	8008f0a <f_write+0x132>
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f08:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	7d1b      	ldrb	r3, [r3, #20]
 8008f0e:	b25b      	sxtb	r3, r3
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	da18      	bge.n	8008f46 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008f14:	693b      	ldr	r3, [r7, #16]
 8008f16:	7858      	ldrb	r0, [r3, #1]
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	6a1a      	ldr	r2, [r3, #32]
 8008f22:	2301      	movs	r3, #1
 8008f24:	f7fd ff50 	bl	8006dc8 <disk_write>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d004      	beq.n	8008f38 <f_write+0x160>
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2201      	movs	r2, #1
 8008f32:	755a      	strb	r2, [r3, #21]
 8008f34:	2301      	movs	r3, #1
 8008f36:	e0df      	b.n	80090f8 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	7d1b      	ldrb	r3, [r3, #20]
 8008f3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f40:	b2da      	uxtb	r2, r3
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008f46:	693a      	ldr	r2, [r7, #16]
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	69db      	ldr	r3, [r3, #28]
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	4610      	mov	r0, r2
 8008f50:	f7fe fac6 	bl	80074e0 <clust2sect>
 8008f54:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d104      	bne.n	8008f66 <f_write+0x18e>
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2202      	movs	r2, #2
 8008f60:	755a      	strb	r2, [r3, #21]
 8008f62:	2302      	movs	r3, #2
 8008f64:	e0c8      	b.n	80090f8 <f_write+0x320>
			sect += csect;
 8008f66:	697a      	ldr	r2, [r7, #20]
 8008f68:	69bb      	ldr	r3, [r7, #24]
 8008f6a:	4413      	add	r3, r2
 8008f6c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	899b      	ldrh	r3, [r3, #12]
 8008f72:	461a      	mov	r2, r3
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f7a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8008f7c:	6a3b      	ldr	r3, [r7, #32]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d043      	beq.n	800900a <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008f82:	69ba      	ldr	r2, [r7, #24]
 8008f84:	6a3b      	ldr	r3, [r7, #32]
 8008f86:	4413      	add	r3, r2
 8008f88:	693a      	ldr	r2, [r7, #16]
 8008f8a:	8952      	ldrh	r2, [r2, #10]
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d905      	bls.n	8008f9c <f_write+0x1c4>
					cc = fs->csize - csect;
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	895b      	ldrh	r3, [r3, #10]
 8008f94:	461a      	mov	r2, r3
 8008f96:	69bb      	ldr	r3, [r7, #24]
 8008f98:	1ad3      	subs	r3, r2, r3
 8008f9a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	7858      	ldrb	r0, [r3, #1]
 8008fa0:	6a3b      	ldr	r3, [r7, #32]
 8008fa2:	697a      	ldr	r2, [r7, #20]
 8008fa4:	69f9      	ldr	r1, [r7, #28]
 8008fa6:	f7fd ff0f 	bl	8006dc8 <disk_write>
 8008faa:	4603      	mov	r3, r0
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d004      	beq.n	8008fba <f_write+0x1e2>
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	755a      	strb	r2, [r3, #21]
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	e09e      	b.n	80090f8 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	6a1a      	ldr	r2, [r3, #32]
 8008fbe:	697b      	ldr	r3, [r7, #20]
 8008fc0:	1ad3      	subs	r3, r2, r3
 8008fc2:	6a3a      	ldr	r2, [r7, #32]
 8008fc4:	429a      	cmp	r2, r3
 8008fc6:	d918      	bls.n	8008ffa <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6a1a      	ldr	r2, [r3, #32]
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	1ad3      	subs	r3, r2, r3
 8008fd6:	693a      	ldr	r2, [r7, #16]
 8008fd8:	8992      	ldrh	r2, [r2, #12]
 8008fda:	fb02 f303 	mul.w	r3, r2, r3
 8008fde:	69fa      	ldr	r2, [r7, #28]
 8008fe0:	18d1      	adds	r1, r2, r3
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	899b      	ldrh	r3, [r3, #12]
 8008fe6:	461a      	mov	r2, r3
 8008fe8:	f7fd ffae 	bl	8006f48 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	7d1b      	ldrb	r3, [r3, #20]
 8008ff0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ff4:	b2da      	uxtb	r2, r3
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	899b      	ldrh	r3, [r3, #12]
 8008ffe:	461a      	mov	r2, r3
 8009000:	6a3b      	ldr	r3, [r7, #32]
 8009002:	fb02 f303 	mul.w	r3, r2, r3
 8009006:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8009008:	e04b      	b.n	80090a2 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	6a1b      	ldr	r3, [r3, #32]
 800900e:	697a      	ldr	r2, [r7, #20]
 8009010:	429a      	cmp	r2, r3
 8009012:	d016      	beq.n	8009042 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	699a      	ldr	r2, [r3, #24]
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800901c:	429a      	cmp	r2, r3
 800901e:	d210      	bcs.n	8009042 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	7858      	ldrb	r0, [r3, #1]
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800902a:	2301      	movs	r3, #1
 800902c:	697a      	ldr	r2, [r7, #20]
 800902e:	f7fd feab 	bl	8006d88 <disk_read>
 8009032:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8009034:	2b00      	cmp	r3, #0
 8009036:	d004      	beq.n	8009042 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	2201      	movs	r2, #1
 800903c:	755a      	strb	r2, [r3, #21]
 800903e:	2301      	movs	r3, #1
 8009040:	e05a      	b.n	80090f8 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	697a      	ldr	r2, [r7, #20]
 8009046:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	899b      	ldrh	r3, [r3, #12]
 800904c:	4618      	mov	r0, r3
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	699b      	ldr	r3, [r3, #24]
 8009052:	693a      	ldr	r2, [r7, #16]
 8009054:	8992      	ldrh	r2, [r2, #12]
 8009056:	fbb3 f1f2 	udiv	r1, r3, r2
 800905a:	fb01 f202 	mul.w	r2, r1, r2
 800905e:	1a9b      	subs	r3, r3, r2
 8009060:	1ac3      	subs	r3, r0, r3
 8009062:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009064:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	429a      	cmp	r2, r3
 800906a:	d901      	bls.n	8009070 <f_write+0x298>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	699b      	ldr	r3, [r3, #24]
 800907a:	693a      	ldr	r2, [r7, #16]
 800907c:	8992      	ldrh	r2, [r2, #12]
 800907e:	fbb3 f0f2 	udiv	r0, r3, r2
 8009082:	fb00 f202 	mul.w	r2, r0, r2
 8009086:	1a9b      	subs	r3, r3, r2
 8009088:	440b      	add	r3, r1
 800908a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800908c:	69f9      	ldr	r1, [r7, #28]
 800908e:	4618      	mov	r0, r3
 8009090:	f7fd ff5a 	bl	8006f48 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	7d1b      	ldrb	r3, [r3, #20]
 8009098:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800909c:	b2da      	uxtb	r2, r3
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80090a2:	69fa      	ldr	r2, [r7, #28]
 80090a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090a6:	4413      	add	r3, r2
 80090a8:	61fb      	str	r3, [r7, #28]
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	699a      	ldr	r2, [r3, #24]
 80090ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090b0:	441a      	add	r2, r3
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	619a      	str	r2, [r3, #24]
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	68da      	ldr	r2, [r3, #12]
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	699b      	ldr	r3, [r3, #24]
 80090be:	429a      	cmp	r2, r3
 80090c0:	bf38      	it	cc
 80090c2:	461a      	movcc	r2, r3
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	60da      	str	r2, [r3, #12]
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ce:	441a      	add	r2, r3
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	601a      	str	r2, [r3, #0]
 80090d4:	687a      	ldr	r2, [r7, #4]
 80090d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d8:	1ad3      	subs	r3, r2, r3
 80090da:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	f47f aeb5 	bne.w	8008e4e <f_write+0x76>
 80090e4:	e000      	b.n	80090e8 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80090e6:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	7d1b      	ldrb	r3, [r3, #20]
 80090ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090f0:	b2da      	uxtb	r2, r3
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80090f6:	2300      	movs	r3, #0
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	3730      	adds	r7, #48	; 0x30
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}

08009100 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b086      	sub	sp, #24
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f107 0208 	add.w	r2, r7, #8
 800910e:	4611      	mov	r1, r2
 8009110:	4618      	mov	r0, r3
 8009112:	f7ff fc19 	bl	8008948 <validate>
 8009116:	4603      	mov	r3, r0
 8009118:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800911a:	7dfb      	ldrb	r3, [r7, #23]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d168      	bne.n	80091f2 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	7d1b      	ldrb	r3, [r3, #20]
 8009124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009128:	2b00      	cmp	r3, #0
 800912a:	d062      	beq.n	80091f2 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	7d1b      	ldrb	r3, [r3, #20]
 8009130:	b25b      	sxtb	r3, r3
 8009132:	2b00      	cmp	r3, #0
 8009134:	da15      	bge.n	8009162 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	7858      	ldrb	r0, [r3, #1]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6a1a      	ldr	r2, [r3, #32]
 8009144:	2301      	movs	r3, #1
 8009146:	f7fd fe3f 	bl	8006dc8 <disk_write>
 800914a:	4603      	mov	r3, r0
 800914c:	2b00      	cmp	r3, #0
 800914e:	d001      	beq.n	8009154 <f_sync+0x54>
 8009150:	2301      	movs	r3, #1
 8009152:	e04f      	b.n	80091f4 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	7d1b      	ldrb	r3, [r3, #20]
 8009158:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800915c:	b2da      	uxtb	r2, r3
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009162:	f7fd fc17 	bl	8006994 <get_fattime>
 8009166:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009168:	68ba      	ldr	r2, [r7, #8]
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800916e:	4619      	mov	r1, r3
 8009170:	4610      	mov	r0, r2
 8009172:	f7fe f917 	bl	80073a4 <move_window>
 8009176:	4603      	mov	r3, r0
 8009178:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800917a:	7dfb      	ldrb	r3, [r7, #23]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d138      	bne.n	80091f2 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009184:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	330b      	adds	r3, #11
 800918a:	781a      	ldrb	r2, [r3, #0]
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	330b      	adds	r3, #11
 8009190:	f042 0220 	orr.w	r2, r2, #32
 8009194:	b2d2      	uxtb	r2, r2
 8009196:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6818      	ldr	r0, [r3, #0]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	689b      	ldr	r3, [r3, #8]
 80091a0:	461a      	mov	r2, r3
 80091a2:	68f9      	ldr	r1, [r7, #12]
 80091a4:	f7fe fea5 	bl	8007ef2 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	f103 021c 	add.w	r2, r3, #28
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	68db      	ldr	r3, [r3, #12]
 80091b2:	4619      	mov	r1, r3
 80091b4:	4610      	mov	r0, r2
 80091b6:	f7fd fe9b 	bl	8006ef0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	3316      	adds	r3, #22
 80091be:	6939      	ldr	r1, [r7, #16]
 80091c0:	4618      	mov	r0, r3
 80091c2:	f7fd fe95 	bl	8006ef0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	3312      	adds	r3, #18
 80091ca:	2100      	movs	r1, #0
 80091cc:	4618      	mov	r0, r3
 80091ce:	f7fd fe74 	bl	8006eba <st_word>
					fs->wflag = 1;
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	2201      	movs	r2, #1
 80091d6:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	4618      	mov	r0, r3
 80091dc:	f7fe f910 	bl	8007400 <sync_fs>
 80091e0:	4603      	mov	r3, r0
 80091e2:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	7d1b      	ldrb	r3, [r3, #20]
 80091e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80091ec:	b2da      	uxtb	r2, r3
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80091f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	3718      	adds	r7, #24
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}

080091fc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b084      	sub	sp, #16
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f7ff ff7b 	bl	8009100 <f_sync>
 800920a:	4603      	mov	r3, r0
 800920c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800920e:	7bfb      	ldrb	r3, [r7, #15]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d118      	bne.n	8009246 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f107 0208 	add.w	r2, r7, #8
 800921a:	4611      	mov	r1, r2
 800921c:	4618      	mov	r0, r3
 800921e:	f7ff fb93 	bl	8008948 <validate>
 8009222:	4603      	mov	r3, r0
 8009224:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009226:	7bfb      	ldrb	r3, [r7, #15]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d10c      	bne.n	8009246 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	691b      	ldr	r3, [r3, #16]
 8009230:	4618      	mov	r0, r3
 8009232:	f7fe f813 	bl	800725c <dec_lock>
 8009236:	4603      	mov	r3, r0
 8009238:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800923a:	7bfb      	ldrb	r3, [r7, #15]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d102      	bne.n	8009246 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2200      	movs	r2, #0
 8009244:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009246:	7bfb      	ldrb	r3, [r7, #15]
}
 8009248:	4618      	mov	r0, r3
 800924a:	3710      	adds	r7, #16
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}

08009250 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b090      	sub	sp, #64	; 0x40
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f107 0208 	add.w	r2, r7, #8
 8009260:	4611      	mov	r1, r2
 8009262:	4618      	mov	r0, r3
 8009264:	f7ff fb70 	bl	8008948 <validate>
 8009268:	4603      	mov	r3, r0
 800926a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800926e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009272:	2b00      	cmp	r3, #0
 8009274:	d103      	bne.n	800927e <f_lseek+0x2e>
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	7d5b      	ldrb	r3, [r3, #21]
 800927a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800927e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009282:	2b00      	cmp	r3, #0
 8009284:	d002      	beq.n	800928c <f_lseek+0x3c>
 8009286:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800928a:	e201      	b.n	8009690 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009290:	2b00      	cmp	r3, #0
 8009292:	f000 80d9 	beq.w	8009448 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800929c:	d15a      	bne.n	8009354 <f_lseek+0x104>
			tbl = fp->cltbl;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092a2:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80092a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092a6:	1d1a      	adds	r2, r3, #4
 80092a8:	627a      	str	r2, [r7, #36]	; 0x24
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	617b      	str	r3, [r7, #20]
 80092ae:	2302      	movs	r3, #2
 80092b0:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	689b      	ldr	r3, [r3, #8]
 80092b6:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 80092b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d03a      	beq.n	8009334 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80092be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092c0:	613b      	str	r3, [r7, #16]
 80092c2:	2300      	movs	r3, #0
 80092c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80092c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092c8:	3302      	adds	r3, #2
 80092ca:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 80092cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ce:	60fb      	str	r3, [r7, #12]
 80092d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092d2:	3301      	adds	r3, #1
 80092d4:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80092da:	4618      	mov	r0, r3
 80092dc:	f7fe f91f 	bl	800751e <get_fat>
 80092e0:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80092e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e4:	2b01      	cmp	r3, #1
 80092e6:	d804      	bhi.n	80092f2 <f_lseek+0xa2>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2202      	movs	r2, #2
 80092ec:	755a      	strb	r2, [r3, #21]
 80092ee:	2302      	movs	r3, #2
 80092f0:	e1ce      	b.n	8009690 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80092f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092f8:	d104      	bne.n	8009304 <f_lseek+0xb4>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2201      	movs	r2, #1
 80092fe:	755a      	strb	r2, [r3, #21]
 8009300:	2301      	movs	r3, #1
 8009302:	e1c5      	b.n	8009690 <f_lseek+0x440>
					} while (cl == pcl + 1);
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	3301      	adds	r3, #1
 8009308:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800930a:	429a      	cmp	r2, r3
 800930c:	d0de      	beq.n	80092cc <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800930e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	429a      	cmp	r2, r3
 8009314:	d809      	bhi.n	800932a <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8009316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009318:	1d1a      	adds	r2, r3, #4
 800931a:	627a      	str	r2, [r7, #36]	; 0x24
 800931c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800931e:	601a      	str	r2, [r3, #0]
 8009320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009322:	1d1a      	adds	r2, r3, #4
 8009324:	627a      	str	r2, [r7, #36]	; 0x24
 8009326:	693a      	ldr	r2, [r7, #16]
 8009328:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	699b      	ldr	r3, [r3, #24]
 800932e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009330:	429a      	cmp	r2, r3
 8009332:	d3c4      	bcc.n	80092be <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009338:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800933a:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800933c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	429a      	cmp	r2, r3
 8009342:	d803      	bhi.n	800934c <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8009344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009346:	2200      	movs	r2, #0
 8009348:	601a      	str	r2, [r3, #0]
 800934a:	e19f      	b.n	800968c <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800934c:	2311      	movs	r3, #17
 800934e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8009352:	e19b      	b.n	800968c <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	68db      	ldr	r3, [r3, #12]
 8009358:	683a      	ldr	r2, [r7, #0]
 800935a:	429a      	cmp	r2, r3
 800935c:	d902      	bls.n	8009364 <f_lseek+0x114>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	68db      	ldr	r3, [r3, #12]
 8009362:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	683a      	ldr	r2, [r7, #0]
 8009368:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	2b00      	cmp	r3, #0
 800936e:	f000 818d 	beq.w	800968c <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	3b01      	subs	r3, #1
 8009376:	4619      	mov	r1, r3
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f7fe fbbd 	bl	8007af8 <clmt_clust>
 800937e:	4602      	mov	r2, r0
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8009384:	68ba      	ldr	r2, [r7, #8]
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	69db      	ldr	r3, [r3, #28]
 800938a:	4619      	mov	r1, r3
 800938c:	4610      	mov	r0, r2
 800938e:	f7fe f8a7 	bl	80074e0 <clust2sect>
 8009392:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8009394:	69bb      	ldr	r3, [r7, #24]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d104      	bne.n	80093a4 <f_lseek+0x154>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2202      	movs	r2, #2
 800939e:	755a      	strb	r2, [r3, #21]
 80093a0:	2302      	movs	r3, #2
 80093a2:	e175      	b.n	8009690 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	3b01      	subs	r3, #1
 80093a8:	68ba      	ldr	r2, [r7, #8]
 80093aa:	8992      	ldrh	r2, [r2, #12]
 80093ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80093b0:	68ba      	ldr	r2, [r7, #8]
 80093b2:	8952      	ldrh	r2, [r2, #10]
 80093b4:	3a01      	subs	r2, #1
 80093b6:	4013      	ands	r3, r2
 80093b8:	69ba      	ldr	r2, [r7, #24]
 80093ba:	4413      	add	r3, r2
 80093bc:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	699b      	ldr	r3, [r3, #24]
 80093c2:	68ba      	ldr	r2, [r7, #8]
 80093c4:	8992      	ldrh	r2, [r2, #12]
 80093c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80093ca:	fb01 f202 	mul.w	r2, r1, r2
 80093ce:	1a9b      	subs	r3, r3, r2
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	f000 815b 	beq.w	800968c <f_lseek+0x43c>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6a1b      	ldr	r3, [r3, #32]
 80093da:	69ba      	ldr	r2, [r7, #24]
 80093dc:	429a      	cmp	r2, r3
 80093de:	f000 8155 	beq.w	800968c <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	7d1b      	ldrb	r3, [r3, #20]
 80093e6:	b25b      	sxtb	r3, r3
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	da18      	bge.n	800941e <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	7858      	ldrb	r0, [r3, #1]
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6a1a      	ldr	r2, [r3, #32]
 80093fa:	2301      	movs	r3, #1
 80093fc:	f7fd fce4 	bl	8006dc8 <disk_write>
 8009400:	4603      	mov	r3, r0
 8009402:	2b00      	cmp	r3, #0
 8009404:	d004      	beq.n	8009410 <f_lseek+0x1c0>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2201      	movs	r2, #1
 800940a:	755a      	strb	r2, [r3, #21]
 800940c:	2301      	movs	r3, #1
 800940e:	e13f      	b.n	8009690 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	7d1b      	ldrb	r3, [r3, #20]
 8009414:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009418:	b2da      	uxtb	r2, r3
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	7858      	ldrb	r0, [r3, #1]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009428:	2301      	movs	r3, #1
 800942a:	69ba      	ldr	r2, [r7, #24]
 800942c:	f7fd fcac 	bl	8006d88 <disk_read>
 8009430:	4603      	mov	r3, r0
 8009432:	2b00      	cmp	r3, #0
 8009434:	d004      	beq.n	8009440 <f_lseek+0x1f0>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	2201      	movs	r2, #1
 800943a:	755a      	strb	r2, [r3, #21]
 800943c:	2301      	movs	r3, #1
 800943e:	e127      	b.n	8009690 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	69ba      	ldr	r2, [r7, #24]
 8009444:	621a      	str	r2, [r3, #32]
 8009446:	e121      	b.n	800968c <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	68db      	ldr	r3, [r3, #12]
 800944c:	683a      	ldr	r2, [r7, #0]
 800944e:	429a      	cmp	r2, r3
 8009450:	d908      	bls.n	8009464 <f_lseek+0x214>
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	7d1b      	ldrb	r3, [r3, #20]
 8009456:	f003 0302 	and.w	r3, r3, #2
 800945a:	2b00      	cmp	r3, #0
 800945c:	d102      	bne.n	8009464 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	68db      	ldr	r3, [r3, #12]
 8009462:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	699b      	ldr	r3, [r3, #24]
 8009468:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800946a:	2300      	movs	r3, #0
 800946c:	637b      	str	r3, [r7, #52]	; 0x34
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009472:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	2b00      	cmp	r3, #0
 8009478:	f000 80b5 	beq.w	80095e6 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	895b      	ldrh	r3, [r3, #10]
 8009480:	461a      	mov	r2, r3
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	899b      	ldrh	r3, [r3, #12]
 8009486:	fb02 f303 	mul.w	r3, r2, r3
 800948a:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800948c:	6a3b      	ldr	r3, [r7, #32]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d01b      	beq.n	80094ca <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	1e5a      	subs	r2, r3, #1
 8009496:	69fb      	ldr	r3, [r7, #28]
 8009498:	fbb2 f2f3 	udiv	r2, r2, r3
 800949c:	6a3b      	ldr	r3, [r7, #32]
 800949e:	1e59      	subs	r1, r3, #1
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80094a6:	429a      	cmp	r2, r3
 80094a8:	d30f      	bcc.n	80094ca <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80094aa:	6a3b      	ldr	r3, [r7, #32]
 80094ac:	1e5a      	subs	r2, r3, #1
 80094ae:	69fb      	ldr	r3, [r7, #28]
 80094b0:	425b      	negs	r3, r3
 80094b2:	401a      	ands	r2, r3
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	699b      	ldr	r3, [r3, #24]
 80094bc:	683a      	ldr	r2, [r7, #0]
 80094be:	1ad3      	subs	r3, r2, r3
 80094c0:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	69db      	ldr	r3, [r3, #28]
 80094c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80094c8:	e022      	b.n	8009510 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	689b      	ldr	r3, [r3, #8]
 80094ce:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80094d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d119      	bne.n	800950a <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2100      	movs	r1, #0
 80094da:	4618      	mov	r0, r3
 80094dc:	f7fe fa74 	bl	80079c8 <create_chain>
 80094e0:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80094e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	d104      	bne.n	80094f2 <f_lseek+0x2a2>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2202      	movs	r2, #2
 80094ec:	755a      	strb	r2, [r3, #21]
 80094ee:	2302      	movs	r3, #2
 80094f0:	e0ce      	b.n	8009690 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80094f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094f8:	d104      	bne.n	8009504 <f_lseek+0x2b4>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2201      	movs	r2, #1
 80094fe:	755a      	strb	r2, [r3, #21]
 8009500:	2301      	movs	r3, #1
 8009502:	e0c5      	b.n	8009690 <f_lseek+0x440>
					fp->obj.sclust = clst;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009508:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800950e:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8009510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009512:	2b00      	cmp	r3, #0
 8009514:	d067      	beq.n	80095e6 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8009516:	e03a      	b.n	800958e <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8009518:	683a      	ldr	r2, [r7, #0]
 800951a:	69fb      	ldr	r3, [r7, #28]
 800951c:	1ad3      	subs	r3, r2, r3
 800951e:	603b      	str	r3, [r7, #0]
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	699a      	ldr	r2, [r3, #24]
 8009524:	69fb      	ldr	r3, [r7, #28]
 8009526:	441a      	add	r2, r3
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	7d1b      	ldrb	r3, [r3, #20]
 8009530:	f003 0302 	and.w	r3, r3, #2
 8009534:	2b00      	cmp	r3, #0
 8009536:	d00b      	beq.n	8009550 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800953c:	4618      	mov	r0, r3
 800953e:	f7fe fa43 	bl	80079c8 <create_chain>
 8009542:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8009544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009546:	2b00      	cmp	r3, #0
 8009548:	d108      	bne.n	800955c <f_lseek+0x30c>
							ofs = 0; break;
 800954a:	2300      	movs	r3, #0
 800954c:	603b      	str	r3, [r7, #0]
 800954e:	e022      	b.n	8009596 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009554:	4618      	mov	r0, r3
 8009556:	f7fd ffe2 	bl	800751e <get_fat>
 800955a:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800955c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800955e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009562:	d104      	bne.n	800956e <f_lseek+0x31e>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2201      	movs	r2, #1
 8009568:	755a      	strb	r2, [r3, #21]
 800956a:	2301      	movs	r3, #1
 800956c:	e090      	b.n	8009690 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800956e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009570:	2b01      	cmp	r3, #1
 8009572:	d904      	bls.n	800957e <f_lseek+0x32e>
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	699b      	ldr	r3, [r3, #24]
 8009578:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800957a:	429a      	cmp	r2, r3
 800957c:	d304      	bcc.n	8009588 <f_lseek+0x338>
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2202      	movs	r2, #2
 8009582:	755a      	strb	r2, [r3, #21]
 8009584:	2302      	movs	r3, #2
 8009586:	e083      	b.n	8009690 <f_lseek+0x440>
					fp->clust = clst;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800958c:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800958e:	683a      	ldr	r2, [r7, #0]
 8009590:	69fb      	ldr	r3, [r7, #28]
 8009592:	429a      	cmp	r2, r3
 8009594:	d8c0      	bhi.n	8009518 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	699a      	ldr	r2, [r3, #24]
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	441a      	add	r2, r3
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	899b      	ldrh	r3, [r3, #12]
 80095a6:	461a      	mov	r2, r3
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	fbb3 f1f2 	udiv	r1, r3, r2
 80095ae:	fb01 f202 	mul.w	r2, r1, r2
 80095b2:	1a9b      	subs	r3, r3, r2
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d016      	beq.n	80095e6 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80095bc:	4618      	mov	r0, r3
 80095be:	f7fd ff8f 	bl	80074e0 <clust2sect>
 80095c2:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80095c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d104      	bne.n	80095d4 <f_lseek+0x384>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2202      	movs	r2, #2
 80095ce:	755a      	strb	r2, [r3, #21]
 80095d0:	2302      	movs	r3, #2
 80095d2:	e05d      	b.n	8009690 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	899b      	ldrh	r3, [r3, #12]
 80095d8:	461a      	mov	r2, r3
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80095e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80095e2:	4413      	add	r3, r2
 80095e4:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	699a      	ldr	r2, [r3, #24]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	68db      	ldr	r3, [r3, #12]
 80095ee:	429a      	cmp	r2, r3
 80095f0:	d90a      	bls.n	8009608 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	699a      	ldr	r2, [r3, #24]
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	7d1b      	ldrb	r3, [r3, #20]
 80095fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009602:	b2da      	uxtb	r2, r3
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	699b      	ldr	r3, [r3, #24]
 800960c:	68ba      	ldr	r2, [r7, #8]
 800960e:	8992      	ldrh	r2, [r2, #12]
 8009610:	fbb3 f1f2 	udiv	r1, r3, r2
 8009614:	fb01 f202 	mul.w	r2, r1, r2
 8009618:	1a9b      	subs	r3, r3, r2
 800961a:	2b00      	cmp	r3, #0
 800961c:	d036      	beq.n	800968c <f_lseek+0x43c>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6a1b      	ldr	r3, [r3, #32]
 8009622:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009624:	429a      	cmp	r2, r3
 8009626:	d031      	beq.n	800968c <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	7d1b      	ldrb	r3, [r3, #20]
 800962c:	b25b      	sxtb	r3, r3
 800962e:	2b00      	cmp	r3, #0
 8009630:	da18      	bge.n	8009664 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009632:	68bb      	ldr	r3, [r7, #8]
 8009634:	7858      	ldrb	r0, [r3, #1]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6a1a      	ldr	r2, [r3, #32]
 8009640:	2301      	movs	r3, #1
 8009642:	f7fd fbc1 	bl	8006dc8 <disk_write>
 8009646:	4603      	mov	r3, r0
 8009648:	2b00      	cmp	r3, #0
 800964a:	d004      	beq.n	8009656 <f_lseek+0x406>
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2201      	movs	r2, #1
 8009650:	755a      	strb	r2, [r3, #21]
 8009652:	2301      	movs	r3, #1
 8009654:	e01c      	b.n	8009690 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	7d1b      	ldrb	r3, [r3, #20]
 800965a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800965e:	b2da      	uxtb	r2, r3
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	7858      	ldrb	r0, [r3, #1]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800966e:	2301      	movs	r3, #1
 8009670:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009672:	f7fd fb89 	bl	8006d88 <disk_read>
 8009676:	4603      	mov	r3, r0
 8009678:	2b00      	cmp	r3, #0
 800967a:	d004      	beq.n	8009686 <f_lseek+0x436>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2201      	movs	r2, #1
 8009680:	755a      	strb	r2, [r3, #21]
 8009682:	2301      	movs	r3, #1
 8009684:	e004      	b.n	8009690 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800968a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800968c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8009690:	4618      	mov	r0, r3
 8009692:	3740      	adds	r7, #64	; 0x40
 8009694:	46bd      	mov	sp, r7
 8009696:	bd80      	pop	{r7, pc}

08009698 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b090      	sub	sp, #64	; 0x40
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
 80096a0:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 80096a2:	f107 010c 	add.w	r1, r7, #12
 80096a6:	1d3b      	adds	r3, r7, #4
 80096a8:	2200      	movs	r2, #0
 80096aa:	4618      	mov	r0, r3
 80096ac:	f7fe fecc 	bl	8008448 <find_volume>
 80096b0:	4603      	mov	r3, r0
 80096b2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 80096b6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d11f      	bne.n	80096fe <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80096be:	687a      	ldr	r2, [r7, #4]
 80096c0:	f107 030c 	add.w	r3, r7, #12
 80096c4:	4611      	mov	r1, r2
 80096c6:	4618      	mov	r0, r3
 80096c8:	f7fe fdae 	bl	8008228 <follow_path>
 80096cc:	4603      	mov	r3, r0
 80096ce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {				/* Follow completed */
 80096d2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d111      	bne.n	80096fe <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 80096da:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80096de:	b25b      	sxtb	r3, r3
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	da03      	bge.n	80096ec <f_stat+0x54>
				res = FR_INVALID_NAME;
 80096e4:	2306      	movs	r3, #6
 80096e6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80096ea:	e008      	b.n	80096fe <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d005      	beq.n	80096fe <f_stat+0x66>
 80096f2:	f107 030c 	add.w	r3, r7, #12
 80096f6:	6839      	ldr	r1, [r7, #0]
 80096f8:	4618      	mov	r0, r3
 80096fa:	f7fe fca1 	bl	8008040 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 80096fe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8009702:	4618      	mov	r0, r3
 8009704:	3740      	adds	r7, #64	; 0x40
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}

0800970a <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800970a:	b580      	push	{r7, lr}
 800970c:	b084      	sub	sp, #16
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
 8009712:	460b      	mov	r3, r1
 8009714:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8009716:	78fb      	ldrb	r3, [r7, #3]
 8009718:	2b0a      	cmp	r3, #10
 800971a:	d103      	bne.n	8009724 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800971c:	210d      	movs	r1, #13
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f7ff fff3 	bl	800970a <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	2b00      	cmp	r3, #0
 800972e:	db25      	blt.n	800977c <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	1c5a      	adds	r2, r3, #1
 8009734:	60fa      	str	r2, [r7, #12]
 8009736:	687a      	ldr	r2, [r7, #4]
 8009738:	4413      	add	r3, r2
 800973a:	78fa      	ldrb	r2, [r7, #3]
 800973c:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	2b3c      	cmp	r3, #60	; 0x3c
 8009742:	dd12      	ble.n	800976a <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6818      	ldr	r0, [r3, #0]
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f103 010c 	add.w	r1, r3, #12
 800974e:	68fa      	ldr	r2, [r7, #12]
 8009750:	f107 0308 	add.w	r3, r7, #8
 8009754:	f7ff fb40 	bl	8008dd8 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8009758:	68ba      	ldr	r2, [r7, #8]
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	429a      	cmp	r2, r3
 800975e:	d101      	bne.n	8009764 <putc_bfd+0x5a>
 8009760:	2300      	movs	r3, #0
 8009762:	e001      	b.n	8009768 <putc_bfd+0x5e>
 8009764:	f04f 33ff 	mov.w	r3, #4294967295
 8009768:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	68fa      	ldr	r2, [r7, #12]
 800976e:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	689b      	ldr	r3, [r3, #8]
 8009774:	1c5a      	adds	r2, r3, #1
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	609a      	str	r2, [r3, #8]
 800977a:	e000      	b.n	800977e <putc_bfd+0x74>
	if (i < 0) return;
 800977c:	bf00      	nop
}
 800977e:	3710      	adds	r7, #16
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}

08009784 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b084      	sub	sp, #16
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	685b      	ldr	r3, [r3, #4]
 8009790:	2b00      	cmp	r3, #0
 8009792:	db16      	blt.n	80097c2 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6818      	ldr	r0, [r3, #0]
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f103 010c 	add.w	r1, r3, #12
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	461a      	mov	r2, r3
 80097a4:	f107 030c 	add.w	r3, r7, #12
 80097a8:	f7ff fb16 	bl	8008dd8 <f_write>
 80097ac:	4603      	mov	r3, r0
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d107      	bne.n	80097c2 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	68fa      	ldr	r2, [r7, #12]
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d102      	bne.n	80097c2 <putc_flush+0x3e>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	689b      	ldr	r3, [r3, #8]
 80097c0:	e001      	b.n	80097c6 <putc_flush+0x42>
	return EOF;
 80097c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3710      	adds	r7, #16
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}

080097ce <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 80097ce:	b480      	push	{r7}
 80097d0:	b083      	sub	sp, #12
 80097d2:	af00      	add	r7, sp, #0
 80097d4:	6078      	str	r0, [r7, #4]
 80097d6:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	683a      	ldr	r2, [r7, #0]
 80097dc:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2200      	movs	r2, #0
 80097e2:	605a      	str	r2, [r3, #4]
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	685a      	ldr	r2, [r3, #4]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	609a      	str	r2, [r3, #8]
}
 80097ec:	bf00      	nop
 80097ee:	370c      	adds	r7, #12
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr

080097f8 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 80097f8:	b40e      	push	{r1, r2, r3}
 80097fa:	b580      	push	{r7, lr}
 80097fc:	b0a7      	sub	sp, #156	; 0x9c
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 8009802:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009806:	6879      	ldr	r1, [r7, #4]
 8009808:	4618      	mov	r0, r3
 800980a:	f7ff ffe0 	bl	80097ce <putc_init>

	va_start(arp, fmt);
 800980e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8009812:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 8009814:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009818:	1c5a      	adds	r2, r3, #1
 800981a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800981e:	781b      	ldrb	r3, [r3, #0]
 8009820:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 8009824:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009828:	2b00      	cmp	r3, #0
 800982a:	f000 81f2 	beq.w	8009c12 <f_printf+0x41a>
		if (c != '%') {				/* Non escape character */
 800982e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009832:	2b25      	cmp	r3, #37	; 0x25
 8009834:	d008      	beq.n	8009848 <f_printf+0x50>
			putc_bfd(&pb, c);
 8009836:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800983a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800983e:	4611      	mov	r1, r2
 8009840:	4618      	mov	r0, r3
 8009842:	f7ff ff62 	bl	800970a <putc_bfd>
			continue;
 8009846:	e1e3      	b.n	8009c10 <f_printf+0x418>
		}
		w = f = 0;
 8009848:	2300      	movs	r3, #0
 800984a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800984e:	2300      	movs	r3, #0
 8009850:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 8009854:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009858:	1c5a      	adds	r2, r3, #1
 800985a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800985e:	781b      	ldrb	r3, [r3, #0]
 8009860:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 8009864:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009868:	2b30      	cmp	r3, #48	; 0x30
 800986a:	d10b      	bne.n	8009884 <f_printf+0x8c>
			f = 1; c = *fmt++;
 800986c:	2301      	movs	r3, #1
 800986e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8009872:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009876:	1c5a      	adds	r2, r3, #1
 8009878:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800987c:	781b      	ldrb	r3, [r3, #0]
 800987e:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 8009882:	e024      	b.n	80098ce <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 8009884:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009888:	2b2d      	cmp	r3, #45	; 0x2d
 800988a:	d120      	bne.n	80098ce <f_printf+0xd6>
				f = 2; c = *fmt++;
 800988c:	2302      	movs	r3, #2
 800988e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8009892:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009896:	1c5a      	adds	r2, r3, #1
 8009898:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800989c:	781b      	ldrb	r3, [r3, #0]
 800989e:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 80098a2:	e014      	b.n	80098ce <f_printf+0xd6>
			w = w * 10 + c - '0';
 80098a4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80098a8:	4613      	mov	r3, r2
 80098aa:	009b      	lsls	r3, r3, #2
 80098ac:	4413      	add	r3, r2
 80098ae:	005b      	lsls	r3, r3, #1
 80098b0:	461a      	mov	r2, r3
 80098b2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80098b6:	4413      	add	r3, r2
 80098b8:	3b30      	subs	r3, #48	; 0x30
 80098ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 80098be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80098c2:	1c5a      	adds	r2, r3, #1
 80098c4:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80098c8:	781b      	ldrb	r3, [r3, #0]
 80098ca:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 80098ce:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80098d2:	2b2f      	cmp	r3, #47	; 0x2f
 80098d4:	d903      	bls.n	80098de <f_printf+0xe6>
 80098d6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80098da:	2b39      	cmp	r3, #57	; 0x39
 80098dc:	d9e2      	bls.n	80098a4 <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 80098de:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80098e2:	2b6c      	cmp	r3, #108	; 0x6c
 80098e4:	d003      	beq.n	80098ee <f_printf+0xf6>
 80098e6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80098ea:	2b4c      	cmp	r3, #76	; 0x4c
 80098ec:	d10d      	bne.n	800990a <f_printf+0x112>
			f |= 4; c = *fmt++;
 80098ee:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80098f2:	f043 0304 	orr.w	r3, r3, #4
 80098f6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 80098fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80098fe:	1c5a      	adds	r2, r3, #1
 8009900:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009904:	781b      	ldrb	r3, [r3, #0]
 8009906:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 800990a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800990e:	2b00      	cmp	r3, #0
 8009910:	f000 8181 	beq.w	8009c16 <f_printf+0x41e>
		d = c;
 8009914:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009918:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 800991c:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8009920:	2b60      	cmp	r3, #96	; 0x60
 8009922:	d908      	bls.n	8009936 <f_printf+0x13e>
 8009924:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8009928:	2b7a      	cmp	r3, #122	; 0x7a
 800992a:	d804      	bhi.n	8009936 <f_printf+0x13e>
 800992c:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8009930:	3b20      	subs	r3, #32
 8009932:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 8009936:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800993a:	3b42      	subs	r3, #66	; 0x42
 800993c:	2b16      	cmp	r3, #22
 800993e:	f200 8098 	bhi.w	8009a72 <f_printf+0x27a>
 8009942:	a201      	add	r2, pc, #4	; (adr r2, 8009948 <f_printf+0x150>)
 8009944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009948:	08009a53 	.word	0x08009a53
 800994c:	08009a3b 	.word	0x08009a3b
 8009950:	08009a63 	.word	0x08009a63
 8009954:	08009a73 	.word	0x08009a73
 8009958:	08009a73 	.word	0x08009a73
 800995c:	08009a73 	.word	0x08009a73
 8009960:	08009a73 	.word	0x08009a73
 8009964:	08009a73 	.word	0x08009a73
 8009968:	08009a73 	.word	0x08009a73
 800996c:	08009a73 	.word	0x08009a73
 8009970:	08009a73 	.word	0x08009a73
 8009974:	08009a73 	.word	0x08009a73
 8009978:	08009a73 	.word	0x08009a73
 800997c:	08009a5b 	.word	0x08009a5b
 8009980:	08009a73 	.word	0x08009a73
 8009984:	08009a73 	.word	0x08009a73
 8009988:	08009a73 	.word	0x08009a73
 800998c:	080099a5 	.word	0x080099a5
 8009990:	08009a73 	.word	0x08009a73
 8009994:	08009a63 	.word	0x08009a63
 8009998:	08009a73 	.word	0x08009a73
 800999c:	08009a73 	.word	0x08009a73
 80099a0:	08009a6b 	.word	0x08009a6b
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 80099a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80099a6:	1d1a      	adds	r2, r3, #4
 80099a8:	67ba      	str	r2, [r7, #120]	; 0x78
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 80099ae:	2300      	movs	r3, #0
 80099b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80099b4:	e004      	b.n	80099c0 <f_printf+0x1c8>
 80099b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80099ba:	3301      	adds	r3, #1
 80099bc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80099c0:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80099c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80099c6:	4413      	add	r3, r2
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d1f3      	bne.n	80099b6 <f_printf+0x1be>
			if (!(f & 2)) {
 80099ce:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80099d2:	f003 0302 	and.w	r3, r3, #2
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d11a      	bne.n	8009a10 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 80099da:	e005      	b.n	80099e8 <f_printf+0x1f0>
 80099dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80099e0:	2120      	movs	r1, #32
 80099e2:	4618      	mov	r0, r3
 80099e4:	f7ff fe91 	bl	800970a <putc_bfd>
 80099e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80099ec:	1c5a      	adds	r2, r3, #1
 80099ee:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80099f2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80099f6:	429a      	cmp	r2, r3
 80099f8:	d8f0      	bhi.n	80099dc <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 80099fa:	e009      	b.n	8009a10 <f_printf+0x218>
 80099fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80099fe:	1c5a      	adds	r2, r3, #1
 8009a00:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009a02:	781a      	ldrb	r2, [r3, #0]
 8009a04:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009a08:	4611      	mov	r1, r2
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f7ff fe7d 	bl	800970a <putc_bfd>
 8009a10:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009a12:	781b      	ldrb	r3, [r3, #0]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d1f1      	bne.n	80099fc <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 8009a18:	e005      	b.n	8009a26 <f_printf+0x22e>
 8009a1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009a1e:	2120      	movs	r1, #32
 8009a20:	4618      	mov	r0, r3
 8009a22:	f7ff fe72 	bl	800970a <putc_bfd>
 8009a26:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009a2a:	1c5a      	adds	r2, r3, #1
 8009a2c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009a30:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8009a34:	429a      	cmp	r2, r3
 8009a36:	d8f0      	bhi.n	8009a1a <f_printf+0x222>
			continue;
 8009a38:	e0ea      	b.n	8009c10 <f_printf+0x418>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 8009a3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009a3c:	1d1a      	adds	r2, r3, #4
 8009a3e:	67ba      	str	r2, [r7, #120]	; 0x78
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	b2da      	uxtb	r2, r3
 8009a44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009a48:	4611      	mov	r1, r2
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f7ff fe5d 	bl	800970a <putc_bfd>
 8009a50:	e0de      	b.n	8009c10 <f_printf+0x418>

		case 'B' :					/* Binary */
			r = 2; break;
 8009a52:	2302      	movs	r3, #2
 8009a54:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8009a58:	e014      	b.n	8009a84 <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 8009a5a:	2308      	movs	r3, #8
 8009a5c:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8009a60:	e010      	b.n	8009a84 <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 8009a62:	230a      	movs	r3, #10
 8009a64:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8009a68:	e00c      	b.n	8009a84 <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 8009a6a:	2310      	movs	r3, #16
 8009a6c:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8009a70:	e008      	b.n	8009a84 <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 8009a72:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 8009a76:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009a7a:	4611      	mov	r1, r2
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f7ff fe44 	bl	800970a <putc_bfd>
 8009a82:	e0c5      	b.n	8009c10 <f_printf+0x418>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 8009a84:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8009a88:	f003 0304 	and.w	r3, r3, #4
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d004      	beq.n	8009a9a <f_printf+0x2a2>
 8009a90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009a92:	1d1a      	adds	r2, r3, #4
 8009a94:	67ba      	str	r2, [r7, #120]	; 0x78
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	e00c      	b.n	8009ab4 <f_printf+0x2bc>
 8009a9a:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8009a9e:	2b44      	cmp	r3, #68	; 0x44
 8009aa0:	d104      	bne.n	8009aac <f_printf+0x2b4>
 8009aa2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009aa4:	1d1a      	adds	r2, r3, #4
 8009aa6:	67ba      	str	r2, [r7, #120]	; 0x78
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	e003      	b.n	8009ab4 <f_printf+0x2bc>
 8009aac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009aae:	1d1a      	adds	r2, r3, #4
 8009ab0:	67ba      	str	r2, [r7, #120]	; 0x78
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 8009ab8:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8009abc:	2b44      	cmp	r3, #68	; 0x44
 8009abe:	d10e      	bne.n	8009ade <f_printf+0x2e6>
 8009ac0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	da0a      	bge.n	8009ade <f_printf+0x2e6>
			v = 0 - v;
 8009ac8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009acc:	425b      	negs	r3, r3
 8009ace:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 8009ad2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8009ad6:	f043 0308 	orr.w	r3, r3, #8
 8009ada:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 8009ade:	2300      	movs	r3, #0
 8009ae0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 8009ae4:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 8009ae8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009aec:	fbb3 f1f2 	udiv	r1, r3, r2
 8009af0:	fb01 f202 	mul.w	r2, r1, r2
 8009af4:	1a9b      	subs	r3, r3, r2
 8009af6:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 8009afa:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8009afe:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b06:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8009b0a:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8009b0e:	2b09      	cmp	r3, #9
 8009b10:	d90b      	bls.n	8009b2a <f_printf+0x332>
 8009b12:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009b16:	2b78      	cmp	r3, #120	; 0x78
 8009b18:	d101      	bne.n	8009b1e <f_printf+0x326>
 8009b1a:	2227      	movs	r2, #39	; 0x27
 8009b1c:	e000      	b.n	8009b20 <f_printf+0x328>
 8009b1e:	2207      	movs	r2, #7
 8009b20:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8009b24:	4413      	add	r3, r2
 8009b26:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 8009b2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009b2e:	1c5a      	adds	r2, r3, #1
 8009b30:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8009b34:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 8009b38:	3230      	adds	r2, #48	; 0x30
 8009b3a:	b2d2      	uxtb	r2, r2
 8009b3c:	3398      	adds	r3, #152	; 0x98
 8009b3e:	443b      	add	r3, r7
 8009b40:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 8009b44:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d003      	beq.n	8009b54 <f_printf+0x35c>
 8009b4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009b50:	2b1f      	cmp	r3, #31
 8009b52:	d9c7      	bls.n	8009ae4 <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 8009b54:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8009b58:	f003 0308 	and.w	r3, r3, #8
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d009      	beq.n	8009b74 <f_printf+0x37c>
 8009b60:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009b64:	1c5a      	adds	r2, r3, #1
 8009b66:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8009b6a:	3398      	adds	r3, #152	; 0x98
 8009b6c:	443b      	add	r3, r7
 8009b6e:	222d      	movs	r2, #45	; 0x2d
 8009b70:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 8009b74:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009b78:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8009b7c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8009b80:	f003 0301 	and.w	r3, r3, #1
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d001      	beq.n	8009b8c <f_printf+0x394>
 8009b88:	2330      	movs	r3, #48	; 0x30
 8009b8a:	e000      	b.n	8009b8e <f_printf+0x396>
 8009b8c:	2320      	movs	r3, #32
 8009b8e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 8009b92:	e007      	b.n	8009ba4 <f_printf+0x3ac>
 8009b94:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 8009b98:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009b9c:	4611      	mov	r1, r2
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f7ff fdb3 	bl	800970a <putc_bfd>
 8009ba4:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8009ba8:	f003 0302 	and.w	r3, r3, #2
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d108      	bne.n	8009bc2 <f_printf+0x3ca>
 8009bb0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009bb4:	1c5a      	adds	r2, r3, #1
 8009bb6:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009bba:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	d8e8      	bhi.n	8009b94 <f_printf+0x39c>
		do {
			putc_bfd(&pb, str[--i]);
 8009bc2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009bc6:	3b01      	subs	r3, #1
 8009bc8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009bcc:	f107 020c 	add.w	r2, r7, #12
 8009bd0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009bd4:	4413      	add	r3, r2
 8009bd6:	781a      	ldrb	r2, [r3, #0]
 8009bd8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009bdc:	4611      	mov	r1, r2
 8009bde:	4618      	mov	r0, r3
 8009be0:	f7ff fd93 	bl	800970a <putc_bfd>
		} while (i);
 8009be4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d1ea      	bne.n	8009bc2 <f_printf+0x3ca>
		while (j++ < w) putc_bfd(&pb, d);
 8009bec:	e007      	b.n	8009bfe <f_printf+0x406>
 8009bee:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 8009bf2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009bf6:	4611      	mov	r1, r2
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	f7ff fd86 	bl	800970a <putc_bfd>
 8009bfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009c02:	1c5a      	adds	r2, r3, #1
 8009c04:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009c08:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8009c0c:	429a      	cmp	r2, r3
 8009c0e:	d8ee      	bhi.n	8009bee <f_printf+0x3f6>
		c = *fmt++;
 8009c10:	e600      	b.n	8009814 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 8009c12:	bf00      	nop
 8009c14:	e000      	b.n	8009c18 <f_printf+0x420>
		if (!c) break;
 8009c16:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 8009c18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	f7ff fdb1 	bl	8009784 <putc_flush>
 8009c22:	4603      	mov	r3, r0
}
 8009c24:	4618      	mov	r0, r3
 8009c26:	379c      	adds	r7, #156	; 0x9c
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009c2e:	b003      	add	sp, #12
 8009c30:	4770      	bx	lr
 8009c32:	bf00      	nop

08009c34 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b087      	sub	sp, #28
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	60f8      	str	r0, [r7, #12]
 8009c3c:	60b9      	str	r1, [r7, #8]
 8009c3e:	4613      	mov	r3, r2
 8009c40:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009c42:	2301      	movs	r3, #1
 8009c44:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009c46:	2300      	movs	r3, #0
 8009c48:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009c4a:	4b1f      	ldr	r3, [pc, #124]	; (8009cc8 <FATFS_LinkDriverEx+0x94>)
 8009c4c:	7a5b      	ldrb	r3, [r3, #9]
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d131      	bne.n	8009cb8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009c54:	4b1c      	ldr	r3, [pc, #112]	; (8009cc8 <FATFS_LinkDriverEx+0x94>)
 8009c56:	7a5b      	ldrb	r3, [r3, #9]
 8009c58:	b2db      	uxtb	r3, r3
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	4b1a      	ldr	r3, [pc, #104]	; (8009cc8 <FATFS_LinkDriverEx+0x94>)
 8009c5e:	2100      	movs	r1, #0
 8009c60:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009c62:	4b19      	ldr	r3, [pc, #100]	; (8009cc8 <FATFS_LinkDriverEx+0x94>)
 8009c64:	7a5b      	ldrb	r3, [r3, #9]
 8009c66:	b2db      	uxtb	r3, r3
 8009c68:	4a17      	ldr	r2, [pc, #92]	; (8009cc8 <FATFS_LinkDriverEx+0x94>)
 8009c6a:	009b      	lsls	r3, r3, #2
 8009c6c:	4413      	add	r3, r2
 8009c6e:	68fa      	ldr	r2, [r7, #12]
 8009c70:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009c72:	4b15      	ldr	r3, [pc, #84]	; (8009cc8 <FATFS_LinkDriverEx+0x94>)
 8009c74:	7a5b      	ldrb	r3, [r3, #9]
 8009c76:	b2db      	uxtb	r3, r3
 8009c78:	461a      	mov	r2, r3
 8009c7a:	4b13      	ldr	r3, [pc, #76]	; (8009cc8 <FATFS_LinkDriverEx+0x94>)
 8009c7c:	4413      	add	r3, r2
 8009c7e:	79fa      	ldrb	r2, [r7, #7]
 8009c80:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009c82:	4b11      	ldr	r3, [pc, #68]	; (8009cc8 <FATFS_LinkDriverEx+0x94>)
 8009c84:	7a5b      	ldrb	r3, [r3, #9]
 8009c86:	b2db      	uxtb	r3, r3
 8009c88:	1c5a      	adds	r2, r3, #1
 8009c8a:	b2d1      	uxtb	r1, r2
 8009c8c:	4a0e      	ldr	r2, [pc, #56]	; (8009cc8 <FATFS_LinkDriverEx+0x94>)
 8009c8e:	7251      	strb	r1, [r2, #9]
 8009c90:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009c92:	7dbb      	ldrb	r3, [r7, #22]
 8009c94:	3330      	adds	r3, #48	; 0x30
 8009c96:	b2da      	uxtb	r2, r3
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	3301      	adds	r3, #1
 8009ca0:	223a      	movs	r2, #58	; 0x3a
 8009ca2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	3302      	adds	r3, #2
 8009ca8:	222f      	movs	r2, #47	; 0x2f
 8009caa:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009cac:	68bb      	ldr	r3, [r7, #8]
 8009cae:	3303      	adds	r3, #3
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009cb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	371c      	adds	r7, #28
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc4:	4770      	bx	lr
 8009cc6:	bf00      	nop
 8009cc8:	200032c0 	.word	0x200032c0

08009ccc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b082      	sub	sp, #8
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
 8009cd4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	6839      	ldr	r1, [r7, #0]
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f7ff ffaa 	bl	8009c34 <FATFS_LinkDriverEx>
 8009ce0:	4603      	mov	r3, r0
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	3708      	adds	r7, #8
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}
	...

08009cec <__errno>:
 8009cec:	4b01      	ldr	r3, [pc, #4]	; (8009cf4 <__errno+0x8>)
 8009cee:	6818      	ldr	r0, [r3, #0]
 8009cf0:	4770      	bx	lr
 8009cf2:	bf00      	nop
 8009cf4:	20000010 	.word	0x20000010

08009cf8 <__libc_init_array>:
 8009cf8:	b570      	push	{r4, r5, r6, lr}
 8009cfa:	4d0d      	ldr	r5, [pc, #52]	; (8009d30 <__libc_init_array+0x38>)
 8009cfc:	4c0d      	ldr	r4, [pc, #52]	; (8009d34 <__libc_init_array+0x3c>)
 8009cfe:	1b64      	subs	r4, r4, r5
 8009d00:	10a4      	asrs	r4, r4, #2
 8009d02:	2600      	movs	r6, #0
 8009d04:	42a6      	cmp	r6, r4
 8009d06:	d109      	bne.n	8009d1c <__libc_init_array+0x24>
 8009d08:	4d0b      	ldr	r5, [pc, #44]	; (8009d38 <__libc_init_array+0x40>)
 8009d0a:	4c0c      	ldr	r4, [pc, #48]	; (8009d3c <__libc_init_array+0x44>)
 8009d0c:	f001 fa14 	bl	800b138 <_init>
 8009d10:	1b64      	subs	r4, r4, r5
 8009d12:	10a4      	asrs	r4, r4, #2
 8009d14:	2600      	movs	r6, #0
 8009d16:	42a6      	cmp	r6, r4
 8009d18:	d105      	bne.n	8009d26 <__libc_init_array+0x2e>
 8009d1a:	bd70      	pop	{r4, r5, r6, pc}
 8009d1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d20:	4798      	blx	r3
 8009d22:	3601      	adds	r6, #1
 8009d24:	e7ee      	b.n	8009d04 <__libc_init_array+0xc>
 8009d26:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d2a:	4798      	blx	r3
 8009d2c:	3601      	adds	r6, #1
 8009d2e:	e7f2      	b.n	8009d16 <__libc_init_array+0x1e>
 8009d30:	0800b4a8 	.word	0x0800b4a8
 8009d34:	0800b4a8 	.word	0x0800b4a8
 8009d38:	0800b4a8 	.word	0x0800b4a8
 8009d3c:	0800b4ac 	.word	0x0800b4ac

08009d40 <memset>:
 8009d40:	4402      	add	r2, r0
 8009d42:	4603      	mov	r3, r0
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d100      	bne.n	8009d4a <memset+0xa>
 8009d48:	4770      	bx	lr
 8009d4a:	f803 1b01 	strb.w	r1, [r3], #1
 8009d4e:	e7f9      	b.n	8009d44 <memset+0x4>

08009d50 <iprintf>:
 8009d50:	b40f      	push	{r0, r1, r2, r3}
 8009d52:	4b0a      	ldr	r3, [pc, #40]	; (8009d7c <iprintf+0x2c>)
 8009d54:	b513      	push	{r0, r1, r4, lr}
 8009d56:	681c      	ldr	r4, [r3, #0]
 8009d58:	b124      	cbz	r4, 8009d64 <iprintf+0x14>
 8009d5a:	69a3      	ldr	r3, [r4, #24]
 8009d5c:	b913      	cbnz	r3, 8009d64 <iprintf+0x14>
 8009d5e:	4620      	mov	r0, r4
 8009d60:	f000 fa92 	bl	800a288 <__sinit>
 8009d64:	ab05      	add	r3, sp, #20
 8009d66:	9a04      	ldr	r2, [sp, #16]
 8009d68:	68a1      	ldr	r1, [r4, #8]
 8009d6a:	9301      	str	r3, [sp, #4]
 8009d6c:	4620      	mov	r0, r4
 8009d6e:	f000 fdf7 	bl	800a960 <_vfiprintf_r>
 8009d72:	b002      	add	sp, #8
 8009d74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d78:	b004      	add	sp, #16
 8009d7a:	4770      	bx	lr
 8009d7c:	20000010 	.word	0x20000010

08009d80 <_puts_r>:
 8009d80:	b570      	push	{r4, r5, r6, lr}
 8009d82:	460e      	mov	r6, r1
 8009d84:	4605      	mov	r5, r0
 8009d86:	b118      	cbz	r0, 8009d90 <_puts_r+0x10>
 8009d88:	6983      	ldr	r3, [r0, #24]
 8009d8a:	b90b      	cbnz	r3, 8009d90 <_puts_r+0x10>
 8009d8c:	f000 fa7c 	bl	800a288 <__sinit>
 8009d90:	69ab      	ldr	r3, [r5, #24]
 8009d92:	68ac      	ldr	r4, [r5, #8]
 8009d94:	b913      	cbnz	r3, 8009d9c <_puts_r+0x1c>
 8009d96:	4628      	mov	r0, r5
 8009d98:	f000 fa76 	bl	800a288 <__sinit>
 8009d9c:	4b2c      	ldr	r3, [pc, #176]	; (8009e50 <_puts_r+0xd0>)
 8009d9e:	429c      	cmp	r4, r3
 8009da0:	d120      	bne.n	8009de4 <_puts_r+0x64>
 8009da2:	686c      	ldr	r4, [r5, #4]
 8009da4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009da6:	07db      	lsls	r3, r3, #31
 8009da8:	d405      	bmi.n	8009db6 <_puts_r+0x36>
 8009daa:	89a3      	ldrh	r3, [r4, #12]
 8009dac:	0598      	lsls	r0, r3, #22
 8009dae:	d402      	bmi.n	8009db6 <_puts_r+0x36>
 8009db0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009db2:	f000 fb07 	bl	800a3c4 <__retarget_lock_acquire_recursive>
 8009db6:	89a3      	ldrh	r3, [r4, #12]
 8009db8:	0719      	lsls	r1, r3, #28
 8009dba:	d51d      	bpl.n	8009df8 <_puts_r+0x78>
 8009dbc:	6923      	ldr	r3, [r4, #16]
 8009dbe:	b1db      	cbz	r3, 8009df8 <_puts_r+0x78>
 8009dc0:	3e01      	subs	r6, #1
 8009dc2:	68a3      	ldr	r3, [r4, #8]
 8009dc4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009dc8:	3b01      	subs	r3, #1
 8009dca:	60a3      	str	r3, [r4, #8]
 8009dcc:	bb39      	cbnz	r1, 8009e1e <_puts_r+0x9e>
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	da38      	bge.n	8009e44 <_puts_r+0xc4>
 8009dd2:	4622      	mov	r2, r4
 8009dd4:	210a      	movs	r1, #10
 8009dd6:	4628      	mov	r0, r5
 8009dd8:	f000 f87c 	bl	8009ed4 <__swbuf_r>
 8009ddc:	3001      	adds	r0, #1
 8009dde:	d011      	beq.n	8009e04 <_puts_r+0x84>
 8009de0:	250a      	movs	r5, #10
 8009de2:	e011      	b.n	8009e08 <_puts_r+0x88>
 8009de4:	4b1b      	ldr	r3, [pc, #108]	; (8009e54 <_puts_r+0xd4>)
 8009de6:	429c      	cmp	r4, r3
 8009de8:	d101      	bne.n	8009dee <_puts_r+0x6e>
 8009dea:	68ac      	ldr	r4, [r5, #8]
 8009dec:	e7da      	b.n	8009da4 <_puts_r+0x24>
 8009dee:	4b1a      	ldr	r3, [pc, #104]	; (8009e58 <_puts_r+0xd8>)
 8009df0:	429c      	cmp	r4, r3
 8009df2:	bf08      	it	eq
 8009df4:	68ec      	ldreq	r4, [r5, #12]
 8009df6:	e7d5      	b.n	8009da4 <_puts_r+0x24>
 8009df8:	4621      	mov	r1, r4
 8009dfa:	4628      	mov	r0, r5
 8009dfc:	f000 f8bc 	bl	8009f78 <__swsetup_r>
 8009e00:	2800      	cmp	r0, #0
 8009e02:	d0dd      	beq.n	8009dc0 <_puts_r+0x40>
 8009e04:	f04f 35ff 	mov.w	r5, #4294967295
 8009e08:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e0a:	07da      	lsls	r2, r3, #31
 8009e0c:	d405      	bmi.n	8009e1a <_puts_r+0x9a>
 8009e0e:	89a3      	ldrh	r3, [r4, #12]
 8009e10:	059b      	lsls	r3, r3, #22
 8009e12:	d402      	bmi.n	8009e1a <_puts_r+0x9a>
 8009e14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e16:	f000 fad6 	bl	800a3c6 <__retarget_lock_release_recursive>
 8009e1a:	4628      	mov	r0, r5
 8009e1c:	bd70      	pop	{r4, r5, r6, pc}
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	da04      	bge.n	8009e2c <_puts_r+0xac>
 8009e22:	69a2      	ldr	r2, [r4, #24]
 8009e24:	429a      	cmp	r2, r3
 8009e26:	dc06      	bgt.n	8009e36 <_puts_r+0xb6>
 8009e28:	290a      	cmp	r1, #10
 8009e2a:	d004      	beq.n	8009e36 <_puts_r+0xb6>
 8009e2c:	6823      	ldr	r3, [r4, #0]
 8009e2e:	1c5a      	adds	r2, r3, #1
 8009e30:	6022      	str	r2, [r4, #0]
 8009e32:	7019      	strb	r1, [r3, #0]
 8009e34:	e7c5      	b.n	8009dc2 <_puts_r+0x42>
 8009e36:	4622      	mov	r2, r4
 8009e38:	4628      	mov	r0, r5
 8009e3a:	f000 f84b 	bl	8009ed4 <__swbuf_r>
 8009e3e:	3001      	adds	r0, #1
 8009e40:	d1bf      	bne.n	8009dc2 <_puts_r+0x42>
 8009e42:	e7df      	b.n	8009e04 <_puts_r+0x84>
 8009e44:	6823      	ldr	r3, [r4, #0]
 8009e46:	250a      	movs	r5, #10
 8009e48:	1c5a      	adds	r2, r3, #1
 8009e4a:	6022      	str	r2, [r4, #0]
 8009e4c:	701d      	strb	r5, [r3, #0]
 8009e4e:	e7db      	b.n	8009e08 <_puts_r+0x88>
 8009e50:	0800b42c 	.word	0x0800b42c
 8009e54:	0800b44c 	.word	0x0800b44c
 8009e58:	0800b40c 	.word	0x0800b40c

08009e5c <puts>:
 8009e5c:	4b02      	ldr	r3, [pc, #8]	; (8009e68 <puts+0xc>)
 8009e5e:	4601      	mov	r1, r0
 8009e60:	6818      	ldr	r0, [r3, #0]
 8009e62:	f7ff bf8d 	b.w	8009d80 <_puts_r>
 8009e66:	bf00      	nop
 8009e68:	20000010 	.word	0x20000010

08009e6c <sniprintf>:
 8009e6c:	b40c      	push	{r2, r3}
 8009e6e:	b530      	push	{r4, r5, lr}
 8009e70:	4b17      	ldr	r3, [pc, #92]	; (8009ed0 <sniprintf+0x64>)
 8009e72:	1e0c      	subs	r4, r1, #0
 8009e74:	681d      	ldr	r5, [r3, #0]
 8009e76:	b09d      	sub	sp, #116	; 0x74
 8009e78:	da08      	bge.n	8009e8c <sniprintf+0x20>
 8009e7a:	238b      	movs	r3, #139	; 0x8b
 8009e7c:	602b      	str	r3, [r5, #0]
 8009e7e:	f04f 30ff 	mov.w	r0, #4294967295
 8009e82:	b01d      	add	sp, #116	; 0x74
 8009e84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e88:	b002      	add	sp, #8
 8009e8a:	4770      	bx	lr
 8009e8c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009e90:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009e94:	bf14      	ite	ne
 8009e96:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009e9a:	4623      	moveq	r3, r4
 8009e9c:	9304      	str	r3, [sp, #16]
 8009e9e:	9307      	str	r3, [sp, #28]
 8009ea0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009ea4:	9002      	str	r0, [sp, #8]
 8009ea6:	9006      	str	r0, [sp, #24]
 8009ea8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009eac:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009eae:	ab21      	add	r3, sp, #132	; 0x84
 8009eb0:	a902      	add	r1, sp, #8
 8009eb2:	4628      	mov	r0, r5
 8009eb4:	9301      	str	r3, [sp, #4]
 8009eb6:	f000 fc29 	bl	800a70c <_svfiprintf_r>
 8009eba:	1c43      	adds	r3, r0, #1
 8009ebc:	bfbc      	itt	lt
 8009ebe:	238b      	movlt	r3, #139	; 0x8b
 8009ec0:	602b      	strlt	r3, [r5, #0]
 8009ec2:	2c00      	cmp	r4, #0
 8009ec4:	d0dd      	beq.n	8009e82 <sniprintf+0x16>
 8009ec6:	9b02      	ldr	r3, [sp, #8]
 8009ec8:	2200      	movs	r2, #0
 8009eca:	701a      	strb	r2, [r3, #0]
 8009ecc:	e7d9      	b.n	8009e82 <sniprintf+0x16>
 8009ece:	bf00      	nop
 8009ed0:	20000010 	.word	0x20000010

08009ed4 <__swbuf_r>:
 8009ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ed6:	460e      	mov	r6, r1
 8009ed8:	4614      	mov	r4, r2
 8009eda:	4605      	mov	r5, r0
 8009edc:	b118      	cbz	r0, 8009ee6 <__swbuf_r+0x12>
 8009ede:	6983      	ldr	r3, [r0, #24]
 8009ee0:	b90b      	cbnz	r3, 8009ee6 <__swbuf_r+0x12>
 8009ee2:	f000 f9d1 	bl	800a288 <__sinit>
 8009ee6:	4b21      	ldr	r3, [pc, #132]	; (8009f6c <__swbuf_r+0x98>)
 8009ee8:	429c      	cmp	r4, r3
 8009eea:	d12b      	bne.n	8009f44 <__swbuf_r+0x70>
 8009eec:	686c      	ldr	r4, [r5, #4]
 8009eee:	69a3      	ldr	r3, [r4, #24]
 8009ef0:	60a3      	str	r3, [r4, #8]
 8009ef2:	89a3      	ldrh	r3, [r4, #12]
 8009ef4:	071a      	lsls	r2, r3, #28
 8009ef6:	d52f      	bpl.n	8009f58 <__swbuf_r+0x84>
 8009ef8:	6923      	ldr	r3, [r4, #16]
 8009efa:	b36b      	cbz	r3, 8009f58 <__swbuf_r+0x84>
 8009efc:	6923      	ldr	r3, [r4, #16]
 8009efe:	6820      	ldr	r0, [r4, #0]
 8009f00:	1ac0      	subs	r0, r0, r3
 8009f02:	6963      	ldr	r3, [r4, #20]
 8009f04:	b2f6      	uxtb	r6, r6
 8009f06:	4283      	cmp	r3, r0
 8009f08:	4637      	mov	r7, r6
 8009f0a:	dc04      	bgt.n	8009f16 <__swbuf_r+0x42>
 8009f0c:	4621      	mov	r1, r4
 8009f0e:	4628      	mov	r0, r5
 8009f10:	f000 f926 	bl	800a160 <_fflush_r>
 8009f14:	bb30      	cbnz	r0, 8009f64 <__swbuf_r+0x90>
 8009f16:	68a3      	ldr	r3, [r4, #8]
 8009f18:	3b01      	subs	r3, #1
 8009f1a:	60a3      	str	r3, [r4, #8]
 8009f1c:	6823      	ldr	r3, [r4, #0]
 8009f1e:	1c5a      	adds	r2, r3, #1
 8009f20:	6022      	str	r2, [r4, #0]
 8009f22:	701e      	strb	r6, [r3, #0]
 8009f24:	6963      	ldr	r3, [r4, #20]
 8009f26:	3001      	adds	r0, #1
 8009f28:	4283      	cmp	r3, r0
 8009f2a:	d004      	beq.n	8009f36 <__swbuf_r+0x62>
 8009f2c:	89a3      	ldrh	r3, [r4, #12]
 8009f2e:	07db      	lsls	r3, r3, #31
 8009f30:	d506      	bpl.n	8009f40 <__swbuf_r+0x6c>
 8009f32:	2e0a      	cmp	r6, #10
 8009f34:	d104      	bne.n	8009f40 <__swbuf_r+0x6c>
 8009f36:	4621      	mov	r1, r4
 8009f38:	4628      	mov	r0, r5
 8009f3a:	f000 f911 	bl	800a160 <_fflush_r>
 8009f3e:	b988      	cbnz	r0, 8009f64 <__swbuf_r+0x90>
 8009f40:	4638      	mov	r0, r7
 8009f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f44:	4b0a      	ldr	r3, [pc, #40]	; (8009f70 <__swbuf_r+0x9c>)
 8009f46:	429c      	cmp	r4, r3
 8009f48:	d101      	bne.n	8009f4e <__swbuf_r+0x7a>
 8009f4a:	68ac      	ldr	r4, [r5, #8]
 8009f4c:	e7cf      	b.n	8009eee <__swbuf_r+0x1a>
 8009f4e:	4b09      	ldr	r3, [pc, #36]	; (8009f74 <__swbuf_r+0xa0>)
 8009f50:	429c      	cmp	r4, r3
 8009f52:	bf08      	it	eq
 8009f54:	68ec      	ldreq	r4, [r5, #12]
 8009f56:	e7ca      	b.n	8009eee <__swbuf_r+0x1a>
 8009f58:	4621      	mov	r1, r4
 8009f5a:	4628      	mov	r0, r5
 8009f5c:	f000 f80c 	bl	8009f78 <__swsetup_r>
 8009f60:	2800      	cmp	r0, #0
 8009f62:	d0cb      	beq.n	8009efc <__swbuf_r+0x28>
 8009f64:	f04f 37ff 	mov.w	r7, #4294967295
 8009f68:	e7ea      	b.n	8009f40 <__swbuf_r+0x6c>
 8009f6a:	bf00      	nop
 8009f6c:	0800b42c 	.word	0x0800b42c
 8009f70:	0800b44c 	.word	0x0800b44c
 8009f74:	0800b40c 	.word	0x0800b40c

08009f78 <__swsetup_r>:
 8009f78:	4b32      	ldr	r3, [pc, #200]	; (800a044 <__swsetup_r+0xcc>)
 8009f7a:	b570      	push	{r4, r5, r6, lr}
 8009f7c:	681d      	ldr	r5, [r3, #0]
 8009f7e:	4606      	mov	r6, r0
 8009f80:	460c      	mov	r4, r1
 8009f82:	b125      	cbz	r5, 8009f8e <__swsetup_r+0x16>
 8009f84:	69ab      	ldr	r3, [r5, #24]
 8009f86:	b913      	cbnz	r3, 8009f8e <__swsetup_r+0x16>
 8009f88:	4628      	mov	r0, r5
 8009f8a:	f000 f97d 	bl	800a288 <__sinit>
 8009f8e:	4b2e      	ldr	r3, [pc, #184]	; (800a048 <__swsetup_r+0xd0>)
 8009f90:	429c      	cmp	r4, r3
 8009f92:	d10f      	bne.n	8009fb4 <__swsetup_r+0x3c>
 8009f94:	686c      	ldr	r4, [r5, #4]
 8009f96:	89a3      	ldrh	r3, [r4, #12]
 8009f98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f9c:	0719      	lsls	r1, r3, #28
 8009f9e:	d42c      	bmi.n	8009ffa <__swsetup_r+0x82>
 8009fa0:	06dd      	lsls	r5, r3, #27
 8009fa2:	d411      	bmi.n	8009fc8 <__swsetup_r+0x50>
 8009fa4:	2309      	movs	r3, #9
 8009fa6:	6033      	str	r3, [r6, #0]
 8009fa8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009fac:	81a3      	strh	r3, [r4, #12]
 8009fae:	f04f 30ff 	mov.w	r0, #4294967295
 8009fb2:	e03e      	b.n	800a032 <__swsetup_r+0xba>
 8009fb4:	4b25      	ldr	r3, [pc, #148]	; (800a04c <__swsetup_r+0xd4>)
 8009fb6:	429c      	cmp	r4, r3
 8009fb8:	d101      	bne.n	8009fbe <__swsetup_r+0x46>
 8009fba:	68ac      	ldr	r4, [r5, #8]
 8009fbc:	e7eb      	b.n	8009f96 <__swsetup_r+0x1e>
 8009fbe:	4b24      	ldr	r3, [pc, #144]	; (800a050 <__swsetup_r+0xd8>)
 8009fc0:	429c      	cmp	r4, r3
 8009fc2:	bf08      	it	eq
 8009fc4:	68ec      	ldreq	r4, [r5, #12]
 8009fc6:	e7e6      	b.n	8009f96 <__swsetup_r+0x1e>
 8009fc8:	0758      	lsls	r0, r3, #29
 8009fca:	d512      	bpl.n	8009ff2 <__swsetup_r+0x7a>
 8009fcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fce:	b141      	cbz	r1, 8009fe2 <__swsetup_r+0x6a>
 8009fd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009fd4:	4299      	cmp	r1, r3
 8009fd6:	d002      	beq.n	8009fde <__swsetup_r+0x66>
 8009fd8:	4630      	mov	r0, r6
 8009fda:	f000 fa5b 	bl	800a494 <_free_r>
 8009fde:	2300      	movs	r3, #0
 8009fe0:	6363      	str	r3, [r4, #52]	; 0x34
 8009fe2:	89a3      	ldrh	r3, [r4, #12]
 8009fe4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009fe8:	81a3      	strh	r3, [r4, #12]
 8009fea:	2300      	movs	r3, #0
 8009fec:	6063      	str	r3, [r4, #4]
 8009fee:	6923      	ldr	r3, [r4, #16]
 8009ff0:	6023      	str	r3, [r4, #0]
 8009ff2:	89a3      	ldrh	r3, [r4, #12]
 8009ff4:	f043 0308 	orr.w	r3, r3, #8
 8009ff8:	81a3      	strh	r3, [r4, #12]
 8009ffa:	6923      	ldr	r3, [r4, #16]
 8009ffc:	b94b      	cbnz	r3, 800a012 <__swsetup_r+0x9a>
 8009ffe:	89a3      	ldrh	r3, [r4, #12]
 800a000:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a004:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a008:	d003      	beq.n	800a012 <__swsetup_r+0x9a>
 800a00a:	4621      	mov	r1, r4
 800a00c:	4630      	mov	r0, r6
 800a00e:	f000 fa01 	bl	800a414 <__smakebuf_r>
 800a012:	89a0      	ldrh	r0, [r4, #12]
 800a014:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a018:	f010 0301 	ands.w	r3, r0, #1
 800a01c:	d00a      	beq.n	800a034 <__swsetup_r+0xbc>
 800a01e:	2300      	movs	r3, #0
 800a020:	60a3      	str	r3, [r4, #8]
 800a022:	6963      	ldr	r3, [r4, #20]
 800a024:	425b      	negs	r3, r3
 800a026:	61a3      	str	r3, [r4, #24]
 800a028:	6923      	ldr	r3, [r4, #16]
 800a02a:	b943      	cbnz	r3, 800a03e <__swsetup_r+0xc6>
 800a02c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a030:	d1ba      	bne.n	8009fa8 <__swsetup_r+0x30>
 800a032:	bd70      	pop	{r4, r5, r6, pc}
 800a034:	0781      	lsls	r1, r0, #30
 800a036:	bf58      	it	pl
 800a038:	6963      	ldrpl	r3, [r4, #20]
 800a03a:	60a3      	str	r3, [r4, #8]
 800a03c:	e7f4      	b.n	800a028 <__swsetup_r+0xb0>
 800a03e:	2000      	movs	r0, #0
 800a040:	e7f7      	b.n	800a032 <__swsetup_r+0xba>
 800a042:	bf00      	nop
 800a044:	20000010 	.word	0x20000010
 800a048:	0800b42c 	.word	0x0800b42c
 800a04c:	0800b44c 	.word	0x0800b44c
 800a050:	0800b40c 	.word	0x0800b40c

0800a054 <__sflush_r>:
 800a054:	898a      	ldrh	r2, [r1, #12]
 800a056:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a05a:	4605      	mov	r5, r0
 800a05c:	0710      	lsls	r0, r2, #28
 800a05e:	460c      	mov	r4, r1
 800a060:	d458      	bmi.n	800a114 <__sflush_r+0xc0>
 800a062:	684b      	ldr	r3, [r1, #4]
 800a064:	2b00      	cmp	r3, #0
 800a066:	dc05      	bgt.n	800a074 <__sflush_r+0x20>
 800a068:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	dc02      	bgt.n	800a074 <__sflush_r+0x20>
 800a06e:	2000      	movs	r0, #0
 800a070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a074:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a076:	2e00      	cmp	r6, #0
 800a078:	d0f9      	beq.n	800a06e <__sflush_r+0x1a>
 800a07a:	2300      	movs	r3, #0
 800a07c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a080:	682f      	ldr	r7, [r5, #0]
 800a082:	602b      	str	r3, [r5, #0]
 800a084:	d032      	beq.n	800a0ec <__sflush_r+0x98>
 800a086:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a088:	89a3      	ldrh	r3, [r4, #12]
 800a08a:	075a      	lsls	r2, r3, #29
 800a08c:	d505      	bpl.n	800a09a <__sflush_r+0x46>
 800a08e:	6863      	ldr	r3, [r4, #4]
 800a090:	1ac0      	subs	r0, r0, r3
 800a092:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a094:	b10b      	cbz	r3, 800a09a <__sflush_r+0x46>
 800a096:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a098:	1ac0      	subs	r0, r0, r3
 800a09a:	2300      	movs	r3, #0
 800a09c:	4602      	mov	r2, r0
 800a09e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a0a0:	6a21      	ldr	r1, [r4, #32]
 800a0a2:	4628      	mov	r0, r5
 800a0a4:	47b0      	blx	r6
 800a0a6:	1c43      	adds	r3, r0, #1
 800a0a8:	89a3      	ldrh	r3, [r4, #12]
 800a0aa:	d106      	bne.n	800a0ba <__sflush_r+0x66>
 800a0ac:	6829      	ldr	r1, [r5, #0]
 800a0ae:	291d      	cmp	r1, #29
 800a0b0:	d82c      	bhi.n	800a10c <__sflush_r+0xb8>
 800a0b2:	4a2a      	ldr	r2, [pc, #168]	; (800a15c <__sflush_r+0x108>)
 800a0b4:	40ca      	lsrs	r2, r1
 800a0b6:	07d6      	lsls	r6, r2, #31
 800a0b8:	d528      	bpl.n	800a10c <__sflush_r+0xb8>
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	6062      	str	r2, [r4, #4]
 800a0be:	04d9      	lsls	r1, r3, #19
 800a0c0:	6922      	ldr	r2, [r4, #16]
 800a0c2:	6022      	str	r2, [r4, #0]
 800a0c4:	d504      	bpl.n	800a0d0 <__sflush_r+0x7c>
 800a0c6:	1c42      	adds	r2, r0, #1
 800a0c8:	d101      	bne.n	800a0ce <__sflush_r+0x7a>
 800a0ca:	682b      	ldr	r3, [r5, #0]
 800a0cc:	b903      	cbnz	r3, 800a0d0 <__sflush_r+0x7c>
 800a0ce:	6560      	str	r0, [r4, #84]	; 0x54
 800a0d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0d2:	602f      	str	r7, [r5, #0]
 800a0d4:	2900      	cmp	r1, #0
 800a0d6:	d0ca      	beq.n	800a06e <__sflush_r+0x1a>
 800a0d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0dc:	4299      	cmp	r1, r3
 800a0de:	d002      	beq.n	800a0e6 <__sflush_r+0x92>
 800a0e0:	4628      	mov	r0, r5
 800a0e2:	f000 f9d7 	bl	800a494 <_free_r>
 800a0e6:	2000      	movs	r0, #0
 800a0e8:	6360      	str	r0, [r4, #52]	; 0x34
 800a0ea:	e7c1      	b.n	800a070 <__sflush_r+0x1c>
 800a0ec:	6a21      	ldr	r1, [r4, #32]
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	4628      	mov	r0, r5
 800a0f2:	47b0      	blx	r6
 800a0f4:	1c41      	adds	r1, r0, #1
 800a0f6:	d1c7      	bne.n	800a088 <__sflush_r+0x34>
 800a0f8:	682b      	ldr	r3, [r5, #0]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d0c4      	beq.n	800a088 <__sflush_r+0x34>
 800a0fe:	2b1d      	cmp	r3, #29
 800a100:	d001      	beq.n	800a106 <__sflush_r+0xb2>
 800a102:	2b16      	cmp	r3, #22
 800a104:	d101      	bne.n	800a10a <__sflush_r+0xb6>
 800a106:	602f      	str	r7, [r5, #0]
 800a108:	e7b1      	b.n	800a06e <__sflush_r+0x1a>
 800a10a:	89a3      	ldrh	r3, [r4, #12]
 800a10c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a110:	81a3      	strh	r3, [r4, #12]
 800a112:	e7ad      	b.n	800a070 <__sflush_r+0x1c>
 800a114:	690f      	ldr	r7, [r1, #16]
 800a116:	2f00      	cmp	r7, #0
 800a118:	d0a9      	beq.n	800a06e <__sflush_r+0x1a>
 800a11a:	0793      	lsls	r3, r2, #30
 800a11c:	680e      	ldr	r6, [r1, #0]
 800a11e:	bf08      	it	eq
 800a120:	694b      	ldreq	r3, [r1, #20]
 800a122:	600f      	str	r7, [r1, #0]
 800a124:	bf18      	it	ne
 800a126:	2300      	movne	r3, #0
 800a128:	eba6 0807 	sub.w	r8, r6, r7
 800a12c:	608b      	str	r3, [r1, #8]
 800a12e:	f1b8 0f00 	cmp.w	r8, #0
 800a132:	dd9c      	ble.n	800a06e <__sflush_r+0x1a>
 800a134:	6a21      	ldr	r1, [r4, #32]
 800a136:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a138:	4643      	mov	r3, r8
 800a13a:	463a      	mov	r2, r7
 800a13c:	4628      	mov	r0, r5
 800a13e:	47b0      	blx	r6
 800a140:	2800      	cmp	r0, #0
 800a142:	dc06      	bgt.n	800a152 <__sflush_r+0xfe>
 800a144:	89a3      	ldrh	r3, [r4, #12]
 800a146:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a14a:	81a3      	strh	r3, [r4, #12]
 800a14c:	f04f 30ff 	mov.w	r0, #4294967295
 800a150:	e78e      	b.n	800a070 <__sflush_r+0x1c>
 800a152:	4407      	add	r7, r0
 800a154:	eba8 0800 	sub.w	r8, r8, r0
 800a158:	e7e9      	b.n	800a12e <__sflush_r+0xda>
 800a15a:	bf00      	nop
 800a15c:	20400001 	.word	0x20400001

0800a160 <_fflush_r>:
 800a160:	b538      	push	{r3, r4, r5, lr}
 800a162:	690b      	ldr	r3, [r1, #16]
 800a164:	4605      	mov	r5, r0
 800a166:	460c      	mov	r4, r1
 800a168:	b913      	cbnz	r3, 800a170 <_fflush_r+0x10>
 800a16a:	2500      	movs	r5, #0
 800a16c:	4628      	mov	r0, r5
 800a16e:	bd38      	pop	{r3, r4, r5, pc}
 800a170:	b118      	cbz	r0, 800a17a <_fflush_r+0x1a>
 800a172:	6983      	ldr	r3, [r0, #24]
 800a174:	b90b      	cbnz	r3, 800a17a <_fflush_r+0x1a>
 800a176:	f000 f887 	bl	800a288 <__sinit>
 800a17a:	4b14      	ldr	r3, [pc, #80]	; (800a1cc <_fflush_r+0x6c>)
 800a17c:	429c      	cmp	r4, r3
 800a17e:	d11b      	bne.n	800a1b8 <_fflush_r+0x58>
 800a180:	686c      	ldr	r4, [r5, #4]
 800a182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d0ef      	beq.n	800a16a <_fflush_r+0xa>
 800a18a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a18c:	07d0      	lsls	r0, r2, #31
 800a18e:	d404      	bmi.n	800a19a <_fflush_r+0x3a>
 800a190:	0599      	lsls	r1, r3, #22
 800a192:	d402      	bmi.n	800a19a <_fflush_r+0x3a>
 800a194:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a196:	f000 f915 	bl	800a3c4 <__retarget_lock_acquire_recursive>
 800a19a:	4628      	mov	r0, r5
 800a19c:	4621      	mov	r1, r4
 800a19e:	f7ff ff59 	bl	800a054 <__sflush_r>
 800a1a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a1a4:	07da      	lsls	r2, r3, #31
 800a1a6:	4605      	mov	r5, r0
 800a1a8:	d4e0      	bmi.n	800a16c <_fflush_r+0xc>
 800a1aa:	89a3      	ldrh	r3, [r4, #12]
 800a1ac:	059b      	lsls	r3, r3, #22
 800a1ae:	d4dd      	bmi.n	800a16c <_fflush_r+0xc>
 800a1b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1b2:	f000 f908 	bl	800a3c6 <__retarget_lock_release_recursive>
 800a1b6:	e7d9      	b.n	800a16c <_fflush_r+0xc>
 800a1b8:	4b05      	ldr	r3, [pc, #20]	; (800a1d0 <_fflush_r+0x70>)
 800a1ba:	429c      	cmp	r4, r3
 800a1bc:	d101      	bne.n	800a1c2 <_fflush_r+0x62>
 800a1be:	68ac      	ldr	r4, [r5, #8]
 800a1c0:	e7df      	b.n	800a182 <_fflush_r+0x22>
 800a1c2:	4b04      	ldr	r3, [pc, #16]	; (800a1d4 <_fflush_r+0x74>)
 800a1c4:	429c      	cmp	r4, r3
 800a1c6:	bf08      	it	eq
 800a1c8:	68ec      	ldreq	r4, [r5, #12]
 800a1ca:	e7da      	b.n	800a182 <_fflush_r+0x22>
 800a1cc:	0800b42c 	.word	0x0800b42c
 800a1d0:	0800b44c 	.word	0x0800b44c
 800a1d4:	0800b40c 	.word	0x0800b40c

0800a1d8 <std>:
 800a1d8:	2300      	movs	r3, #0
 800a1da:	b510      	push	{r4, lr}
 800a1dc:	4604      	mov	r4, r0
 800a1de:	e9c0 3300 	strd	r3, r3, [r0]
 800a1e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a1e6:	6083      	str	r3, [r0, #8]
 800a1e8:	8181      	strh	r1, [r0, #12]
 800a1ea:	6643      	str	r3, [r0, #100]	; 0x64
 800a1ec:	81c2      	strh	r2, [r0, #14]
 800a1ee:	6183      	str	r3, [r0, #24]
 800a1f0:	4619      	mov	r1, r3
 800a1f2:	2208      	movs	r2, #8
 800a1f4:	305c      	adds	r0, #92	; 0x5c
 800a1f6:	f7ff fda3 	bl	8009d40 <memset>
 800a1fa:	4b05      	ldr	r3, [pc, #20]	; (800a210 <std+0x38>)
 800a1fc:	6263      	str	r3, [r4, #36]	; 0x24
 800a1fe:	4b05      	ldr	r3, [pc, #20]	; (800a214 <std+0x3c>)
 800a200:	62a3      	str	r3, [r4, #40]	; 0x28
 800a202:	4b05      	ldr	r3, [pc, #20]	; (800a218 <std+0x40>)
 800a204:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a206:	4b05      	ldr	r3, [pc, #20]	; (800a21c <std+0x44>)
 800a208:	6224      	str	r4, [r4, #32]
 800a20a:	6323      	str	r3, [r4, #48]	; 0x30
 800a20c:	bd10      	pop	{r4, pc}
 800a20e:	bf00      	nop
 800a210:	0800af09 	.word	0x0800af09
 800a214:	0800af2b 	.word	0x0800af2b
 800a218:	0800af63 	.word	0x0800af63
 800a21c:	0800af87 	.word	0x0800af87

0800a220 <_cleanup_r>:
 800a220:	4901      	ldr	r1, [pc, #4]	; (800a228 <_cleanup_r+0x8>)
 800a222:	f000 b8af 	b.w	800a384 <_fwalk_reent>
 800a226:	bf00      	nop
 800a228:	0800a161 	.word	0x0800a161

0800a22c <__sfmoreglue>:
 800a22c:	b570      	push	{r4, r5, r6, lr}
 800a22e:	2268      	movs	r2, #104	; 0x68
 800a230:	1e4d      	subs	r5, r1, #1
 800a232:	4355      	muls	r5, r2
 800a234:	460e      	mov	r6, r1
 800a236:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a23a:	f000 f997 	bl	800a56c <_malloc_r>
 800a23e:	4604      	mov	r4, r0
 800a240:	b140      	cbz	r0, 800a254 <__sfmoreglue+0x28>
 800a242:	2100      	movs	r1, #0
 800a244:	e9c0 1600 	strd	r1, r6, [r0]
 800a248:	300c      	adds	r0, #12
 800a24a:	60a0      	str	r0, [r4, #8]
 800a24c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a250:	f7ff fd76 	bl	8009d40 <memset>
 800a254:	4620      	mov	r0, r4
 800a256:	bd70      	pop	{r4, r5, r6, pc}

0800a258 <__sfp_lock_acquire>:
 800a258:	4801      	ldr	r0, [pc, #4]	; (800a260 <__sfp_lock_acquire+0x8>)
 800a25a:	f000 b8b3 	b.w	800a3c4 <__retarget_lock_acquire_recursive>
 800a25e:	bf00      	nop
 800a260:	200032cd 	.word	0x200032cd

0800a264 <__sfp_lock_release>:
 800a264:	4801      	ldr	r0, [pc, #4]	; (800a26c <__sfp_lock_release+0x8>)
 800a266:	f000 b8ae 	b.w	800a3c6 <__retarget_lock_release_recursive>
 800a26a:	bf00      	nop
 800a26c:	200032cd 	.word	0x200032cd

0800a270 <__sinit_lock_acquire>:
 800a270:	4801      	ldr	r0, [pc, #4]	; (800a278 <__sinit_lock_acquire+0x8>)
 800a272:	f000 b8a7 	b.w	800a3c4 <__retarget_lock_acquire_recursive>
 800a276:	bf00      	nop
 800a278:	200032ce 	.word	0x200032ce

0800a27c <__sinit_lock_release>:
 800a27c:	4801      	ldr	r0, [pc, #4]	; (800a284 <__sinit_lock_release+0x8>)
 800a27e:	f000 b8a2 	b.w	800a3c6 <__retarget_lock_release_recursive>
 800a282:	bf00      	nop
 800a284:	200032ce 	.word	0x200032ce

0800a288 <__sinit>:
 800a288:	b510      	push	{r4, lr}
 800a28a:	4604      	mov	r4, r0
 800a28c:	f7ff fff0 	bl	800a270 <__sinit_lock_acquire>
 800a290:	69a3      	ldr	r3, [r4, #24]
 800a292:	b11b      	cbz	r3, 800a29c <__sinit+0x14>
 800a294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a298:	f7ff bff0 	b.w	800a27c <__sinit_lock_release>
 800a29c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a2a0:	6523      	str	r3, [r4, #80]	; 0x50
 800a2a2:	4b13      	ldr	r3, [pc, #76]	; (800a2f0 <__sinit+0x68>)
 800a2a4:	4a13      	ldr	r2, [pc, #76]	; (800a2f4 <__sinit+0x6c>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	62a2      	str	r2, [r4, #40]	; 0x28
 800a2aa:	42a3      	cmp	r3, r4
 800a2ac:	bf04      	itt	eq
 800a2ae:	2301      	moveq	r3, #1
 800a2b0:	61a3      	streq	r3, [r4, #24]
 800a2b2:	4620      	mov	r0, r4
 800a2b4:	f000 f820 	bl	800a2f8 <__sfp>
 800a2b8:	6060      	str	r0, [r4, #4]
 800a2ba:	4620      	mov	r0, r4
 800a2bc:	f000 f81c 	bl	800a2f8 <__sfp>
 800a2c0:	60a0      	str	r0, [r4, #8]
 800a2c2:	4620      	mov	r0, r4
 800a2c4:	f000 f818 	bl	800a2f8 <__sfp>
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	60e0      	str	r0, [r4, #12]
 800a2cc:	2104      	movs	r1, #4
 800a2ce:	6860      	ldr	r0, [r4, #4]
 800a2d0:	f7ff ff82 	bl	800a1d8 <std>
 800a2d4:	68a0      	ldr	r0, [r4, #8]
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	2109      	movs	r1, #9
 800a2da:	f7ff ff7d 	bl	800a1d8 <std>
 800a2de:	68e0      	ldr	r0, [r4, #12]
 800a2e0:	2202      	movs	r2, #2
 800a2e2:	2112      	movs	r1, #18
 800a2e4:	f7ff ff78 	bl	800a1d8 <std>
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	61a3      	str	r3, [r4, #24]
 800a2ec:	e7d2      	b.n	800a294 <__sinit+0xc>
 800a2ee:	bf00      	nop
 800a2f0:	0800b408 	.word	0x0800b408
 800a2f4:	0800a221 	.word	0x0800a221

0800a2f8 <__sfp>:
 800a2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2fa:	4607      	mov	r7, r0
 800a2fc:	f7ff ffac 	bl	800a258 <__sfp_lock_acquire>
 800a300:	4b1e      	ldr	r3, [pc, #120]	; (800a37c <__sfp+0x84>)
 800a302:	681e      	ldr	r6, [r3, #0]
 800a304:	69b3      	ldr	r3, [r6, #24]
 800a306:	b913      	cbnz	r3, 800a30e <__sfp+0x16>
 800a308:	4630      	mov	r0, r6
 800a30a:	f7ff ffbd 	bl	800a288 <__sinit>
 800a30e:	3648      	adds	r6, #72	; 0x48
 800a310:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a314:	3b01      	subs	r3, #1
 800a316:	d503      	bpl.n	800a320 <__sfp+0x28>
 800a318:	6833      	ldr	r3, [r6, #0]
 800a31a:	b30b      	cbz	r3, 800a360 <__sfp+0x68>
 800a31c:	6836      	ldr	r6, [r6, #0]
 800a31e:	e7f7      	b.n	800a310 <__sfp+0x18>
 800a320:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a324:	b9d5      	cbnz	r5, 800a35c <__sfp+0x64>
 800a326:	4b16      	ldr	r3, [pc, #88]	; (800a380 <__sfp+0x88>)
 800a328:	60e3      	str	r3, [r4, #12]
 800a32a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a32e:	6665      	str	r5, [r4, #100]	; 0x64
 800a330:	f000 f847 	bl	800a3c2 <__retarget_lock_init_recursive>
 800a334:	f7ff ff96 	bl	800a264 <__sfp_lock_release>
 800a338:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a33c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a340:	6025      	str	r5, [r4, #0]
 800a342:	61a5      	str	r5, [r4, #24]
 800a344:	2208      	movs	r2, #8
 800a346:	4629      	mov	r1, r5
 800a348:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a34c:	f7ff fcf8 	bl	8009d40 <memset>
 800a350:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a354:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a358:	4620      	mov	r0, r4
 800a35a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a35c:	3468      	adds	r4, #104	; 0x68
 800a35e:	e7d9      	b.n	800a314 <__sfp+0x1c>
 800a360:	2104      	movs	r1, #4
 800a362:	4638      	mov	r0, r7
 800a364:	f7ff ff62 	bl	800a22c <__sfmoreglue>
 800a368:	4604      	mov	r4, r0
 800a36a:	6030      	str	r0, [r6, #0]
 800a36c:	2800      	cmp	r0, #0
 800a36e:	d1d5      	bne.n	800a31c <__sfp+0x24>
 800a370:	f7ff ff78 	bl	800a264 <__sfp_lock_release>
 800a374:	230c      	movs	r3, #12
 800a376:	603b      	str	r3, [r7, #0]
 800a378:	e7ee      	b.n	800a358 <__sfp+0x60>
 800a37a:	bf00      	nop
 800a37c:	0800b408 	.word	0x0800b408
 800a380:	ffff0001 	.word	0xffff0001

0800a384 <_fwalk_reent>:
 800a384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a388:	4606      	mov	r6, r0
 800a38a:	4688      	mov	r8, r1
 800a38c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a390:	2700      	movs	r7, #0
 800a392:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a396:	f1b9 0901 	subs.w	r9, r9, #1
 800a39a:	d505      	bpl.n	800a3a8 <_fwalk_reent+0x24>
 800a39c:	6824      	ldr	r4, [r4, #0]
 800a39e:	2c00      	cmp	r4, #0
 800a3a0:	d1f7      	bne.n	800a392 <_fwalk_reent+0xe>
 800a3a2:	4638      	mov	r0, r7
 800a3a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3a8:	89ab      	ldrh	r3, [r5, #12]
 800a3aa:	2b01      	cmp	r3, #1
 800a3ac:	d907      	bls.n	800a3be <_fwalk_reent+0x3a>
 800a3ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a3b2:	3301      	adds	r3, #1
 800a3b4:	d003      	beq.n	800a3be <_fwalk_reent+0x3a>
 800a3b6:	4629      	mov	r1, r5
 800a3b8:	4630      	mov	r0, r6
 800a3ba:	47c0      	blx	r8
 800a3bc:	4307      	orrs	r7, r0
 800a3be:	3568      	adds	r5, #104	; 0x68
 800a3c0:	e7e9      	b.n	800a396 <_fwalk_reent+0x12>

0800a3c2 <__retarget_lock_init_recursive>:
 800a3c2:	4770      	bx	lr

0800a3c4 <__retarget_lock_acquire_recursive>:
 800a3c4:	4770      	bx	lr

0800a3c6 <__retarget_lock_release_recursive>:
 800a3c6:	4770      	bx	lr

0800a3c8 <__swhatbuf_r>:
 800a3c8:	b570      	push	{r4, r5, r6, lr}
 800a3ca:	460e      	mov	r6, r1
 800a3cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3d0:	2900      	cmp	r1, #0
 800a3d2:	b096      	sub	sp, #88	; 0x58
 800a3d4:	4614      	mov	r4, r2
 800a3d6:	461d      	mov	r5, r3
 800a3d8:	da08      	bge.n	800a3ec <__swhatbuf_r+0x24>
 800a3da:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	602a      	str	r2, [r5, #0]
 800a3e2:	061a      	lsls	r2, r3, #24
 800a3e4:	d410      	bmi.n	800a408 <__swhatbuf_r+0x40>
 800a3e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a3ea:	e00e      	b.n	800a40a <__swhatbuf_r+0x42>
 800a3ec:	466a      	mov	r2, sp
 800a3ee:	f000 fdf1 	bl	800afd4 <_fstat_r>
 800a3f2:	2800      	cmp	r0, #0
 800a3f4:	dbf1      	blt.n	800a3da <__swhatbuf_r+0x12>
 800a3f6:	9a01      	ldr	r2, [sp, #4]
 800a3f8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a3fc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a400:	425a      	negs	r2, r3
 800a402:	415a      	adcs	r2, r3
 800a404:	602a      	str	r2, [r5, #0]
 800a406:	e7ee      	b.n	800a3e6 <__swhatbuf_r+0x1e>
 800a408:	2340      	movs	r3, #64	; 0x40
 800a40a:	2000      	movs	r0, #0
 800a40c:	6023      	str	r3, [r4, #0]
 800a40e:	b016      	add	sp, #88	; 0x58
 800a410:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a414 <__smakebuf_r>:
 800a414:	898b      	ldrh	r3, [r1, #12]
 800a416:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a418:	079d      	lsls	r5, r3, #30
 800a41a:	4606      	mov	r6, r0
 800a41c:	460c      	mov	r4, r1
 800a41e:	d507      	bpl.n	800a430 <__smakebuf_r+0x1c>
 800a420:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a424:	6023      	str	r3, [r4, #0]
 800a426:	6123      	str	r3, [r4, #16]
 800a428:	2301      	movs	r3, #1
 800a42a:	6163      	str	r3, [r4, #20]
 800a42c:	b002      	add	sp, #8
 800a42e:	bd70      	pop	{r4, r5, r6, pc}
 800a430:	ab01      	add	r3, sp, #4
 800a432:	466a      	mov	r2, sp
 800a434:	f7ff ffc8 	bl	800a3c8 <__swhatbuf_r>
 800a438:	9900      	ldr	r1, [sp, #0]
 800a43a:	4605      	mov	r5, r0
 800a43c:	4630      	mov	r0, r6
 800a43e:	f000 f895 	bl	800a56c <_malloc_r>
 800a442:	b948      	cbnz	r0, 800a458 <__smakebuf_r+0x44>
 800a444:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a448:	059a      	lsls	r2, r3, #22
 800a44a:	d4ef      	bmi.n	800a42c <__smakebuf_r+0x18>
 800a44c:	f023 0303 	bic.w	r3, r3, #3
 800a450:	f043 0302 	orr.w	r3, r3, #2
 800a454:	81a3      	strh	r3, [r4, #12]
 800a456:	e7e3      	b.n	800a420 <__smakebuf_r+0xc>
 800a458:	4b0d      	ldr	r3, [pc, #52]	; (800a490 <__smakebuf_r+0x7c>)
 800a45a:	62b3      	str	r3, [r6, #40]	; 0x28
 800a45c:	89a3      	ldrh	r3, [r4, #12]
 800a45e:	6020      	str	r0, [r4, #0]
 800a460:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a464:	81a3      	strh	r3, [r4, #12]
 800a466:	9b00      	ldr	r3, [sp, #0]
 800a468:	6163      	str	r3, [r4, #20]
 800a46a:	9b01      	ldr	r3, [sp, #4]
 800a46c:	6120      	str	r0, [r4, #16]
 800a46e:	b15b      	cbz	r3, 800a488 <__smakebuf_r+0x74>
 800a470:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a474:	4630      	mov	r0, r6
 800a476:	f000 fdbf 	bl	800aff8 <_isatty_r>
 800a47a:	b128      	cbz	r0, 800a488 <__smakebuf_r+0x74>
 800a47c:	89a3      	ldrh	r3, [r4, #12]
 800a47e:	f023 0303 	bic.w	r3, r3, #3
 800a482:	f043 0301 	orr.w	r3, r3, #1
 800a486:	81a3      	strh	r3, [r4, #12]
 800a488:	89a0      	ldrh	r0, [r4, #12]
 800a48a:	4305      	orrs	r5, r0
 800a48c:	81a5      	strh	r5, [r4, #12]
 800a48e:	e7cd      	b.n	800a42c <__smakebuf_r+0x18>
 800a490:	0800a221 	.word	0x0800a221

0800a494 <_free_r>:
 800a494:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a496:	2900      	cmp	r1, #0
 800a498:	d044      	beq.n	800a524 <_free_r+0x90>
 800a49a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a49e:	9001      	str	r0, [sp, #4]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	f1a1 0404 	sub.w	r4, r1, #4
 800a4a6:	bfb8      	it	lt
 800a4a8:	18e4      	addlt	r4, r4, r3
 800a4aa:	f000 fdef 	bl	800b08c <__malloc_lock>
 800a4ae:	4a1e      	ldr	r2, [pc, #120]	; (800a528 <_free_r+0x94>)
 800a4b0:	9801      	ldr	r0, [sp, #4]
 800a4b2:	6813      	ldr	r3, [r2, #0]
 800a4b4:	b933      	cbnz	r3, 800a4c4 <_free_r+0x30>
 800a4b6:	6063      	str	r3, [r4, #4]
 800a4b8:	6014      	str	r4, [r2, #0]
 800a4ba:	b003      	add	sp, #12
 800a4bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a4c0:	f000 bdea 	b.w	800b098 <__malloc_unlock>
 800a4c4:	42a3      	cmp	r3, r4
 800a4c6:	d908      	bls.n	800a4da <_free_r+0x46>
 800a4c8:	6825      	ldr	r5, [r4, #0]
 800a4ca:	1961      	adds	r1, r4, r5
 800a4cc:	428b      	cmp	r3, r1
 800a4ce:	bf01      	itttt	eq
 800a4d0:	6819      	ldreq	r1, [r3, #0]
 800a4d2:	685b      	ldreq	r3, [r3, #4]
 800a4d4:	1949      	addeq	r1, r1, r5
 800a4d6:	6021      	streq	r1, [r4, #0]
 800a4d8:	e7ed      	b.n	800a4b6 <_free_r+0x22>
 800a4da:	461a      	mov	r2, r3
 800a4dc:	685b      	ldr	r3, [r3, #4]
 800a4de:	b10b      	cbz	r3, 800a4e4 <_free_r+0x50>
 800a4e0:	42a3      	cmp	r3, r4
 800a4e2:	d9fa      	bls.n	800a4da <_free_r+0x46>
 800a4e4:	6811      	ldr	r1, [r2, #0]
 800a4e6:	1855      	adds	r5, r2, r1
 800a4e8:	42a5      	cmp	r5, r4
 800a4ea:	d10b      	bne.n	800a504 <_free_r+0x70>
 800a4ec:	6824      	ldr	r4, [r4, #0]
 800a4ee:	4421      	add	r1, r4
 800a4f0:	1854      	adds	r4, r2, r1
 800a4f2:	42a3      	cmp	r3, r4
 800a4f4:	6011      	str	r1, [r2, #0]
 800a4f6:	d1e0      	bne.n	800a4ba <_free_r+0x26>
 800a4f8:	681c      	ldr	r4, [r3, #0]
 800a4fa:	685b      	ldr	r3, [r3, #4]
 800a4fc:	6053      	str	r3, [r2, #4]
 800a4fe:	4421      	add	r1, r4
 800a500:	6011      	str	r1, [r2, #0]
 800a502:	e7da      	b.n	800a4ba <_free_r+0x26>
 800a504:	d902      	bls.n	800a50c <_free_r+0x78>
 800a506:	230c      	movs	r3, #12
 800a508:	6003      	str	r3, [r0, #0]
 800a50a:	e7d6      	b.n	800a4ba <_free_r+0x26>
 800a50c:	6825      	ldr	r5, [r4, #0]
 800a50e:	1961      	adds	r1, r4, r5
 800a510:	428b      	cmp	r3, r1
 800a512:	bf04      	itt	eq
 800a514:	6819      	ldreq	r1, [r3, #0]
 800a516:	685b      	ldreq	r3, [r3, #4]
 800a518:	6063      	str	r3, [r4, #4]
 800a51a:	bf04      	itt	eq
 800a51c:	1949      	addeq	r1, r1, r5
 800a51e:	6021      	streq	r1, [r4, #0]
 800a520:	6054      	str	r4, [r2, #4]
 800a522:	e7ca      	b.n	800a4ba <_free_r+0x26>
 800a524:	b003      	add	sp, #12
 800a526:	bd30      	pop	{r4, r5, pc}
 800a528:	200032d0 	.word	0x200032d0

0800a52c <sbrk_aligned>:
 800a52c:	b570      	push	{r4, r5, r6, lr}
 800a52e:	4e0e      	ldr	r6, [pc, #56]	; (800a568 <sbrk_aligned+0x3c>)
 800a530:	460c      	mov	r4, r1
 800a532:	6831      	ldr	r1, [r6, #0]
 800a534:	4605      	mov	r5, r0
 800a536:	b911      	cbnz	r1, 800a53e <sbrk_aligned+0x12>
 800a538:	f000 fcd6 	bl	800aee8 <_sbrk_r>
 800a53c:	6030      	str	r0, [r6, #0]
 800a53e:	4621      	mov	r1, r4
 800a540:	4628      	mov	r0, r5
 800a542:	f000 fcd1 	bl	800aee8 <_sbrk_r>
 800a546:	1c43      	adds	r3, r0, #1
 800a548:	d00a      	beq.n	800a560 <sbrk_aligned+0x34>
 800a54a:	1cc4      	adds	r4, r0, #3
 800a54c:	f024 0403 	bic.w	r4, r4, #3
 800a550:	42a0      	cmp	r0, r4
 800a552:	d007      	beq.n	800a564 <sbrk_aligned+0x38>
 800a554:	1a21      	subs	r1, r4, r0
 800a556:	4628      	mov	r0, r5
 800a558:	f000 fcc6 	bl	800aee8 <_sbrk_r>
 800a55c:	3001      	adds	r0, #1
 800a55e:	d101      	bne.n	800a564 <sbrk_aligned+0x38>
 800a560:	f04f 34ff 	mov.w	r4, #4294967295
 800a564:	4620      	mov	r0, r4
 800a566:	bd70      	pop	{r4, r5, r6, pc}
 800a568:	200032d4 	.word	0x200032d4

0800a56c <_malloc_r>:
 800a56c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a570:	1ccd      	adds	r5, r1, #3
 800a572:	f025 0503 	bic.w	r5, r5, #3
 800a576:	3508      	adds	r5, #8
 800a578:	2d0c      	cmp	r5, #12
 800a57a:	bf38      	it	cc
 800a57c:	250c      	movcc	r5, #12
 800a57e:	2d00      	cmp	r5, #0
 800a580:	4607      	mov	r7, r0
 800a582:	db01      	blt.n	800a588 <_malloc_r+0x1c>
 800a584:	42a9      	cmp	r1, r5
 800a586:	d905      	bls.n	800a594 <_malloc_r+0x28>
 800a588:	230c      	movs	r3, #12
 800a58a:	603b      	str	r3, [r7, #0]
 800a58c:	2600      	movs	r6, #0
 800a58e:	4630      	mov	r0, r6
 800a590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a594:	4e2e      	ldr	r6, [pc, #184]	; (800a650 <_malloc_r+0xe4>)
 800a596:	f000 fd79 	bl	800b08c <__malloc_lock>
 800a59a:	6833      	ldr	r3, [r6, #0]
 800a59c:	461c      	mov	r4, r3
 800a59e:	bb34      	cbnz	r4, 800a5ee <_malloc_r+0x82>
 800a5a0:	4629      	mov	r1, r5
 800a5a2:	4638      	mov	r0, r7
 800a5a4:	f7ff ffc2 	bl	800a52c <sbrk_aligned>
 800a5a8:	1c43      	adds	r3, r0, #1
 800a5aa:	4604      	mov	r4, r0
 800a5ac:	d14d      	bne.n	800a64a <_malloc_r+0xde>
 800a5ae:	6834      	ldr	r4, [r6, #0]
 800a5b0:	4626      	mov	r6, r4
 800a5b2:	2e00      	cmp	r6, #0
 800a5b4:	d140      	bne.n	800a638 <_malloc_r+0xcc>
 800a5b6:	6823      	ldr	r3, [r4, #0]
 800a5b8:	4631      	mov	r1, r6
 800a5ba:	4638      	mov	r0, r7
 800a5bc:	eb04 0803 	add.w	r8, r4, r3
 800a5c0:	f000 fc92 	bl	800aee8 <_sbrk_r>
 800a5c4:	4580      	cmp	r8, r0
 800a5c6:	d13a      	bne.n	800a63e <_malloc_r+0xd2>
 800a5c8:	6821      	ldr	r1, [r4, #0]
 800a5ca:	3503      	adds	r5, #3
 800a5cc:	1a6d      	subs	r5, r5, r1
 800a5ce:	f025 0503 	bic.w	r5, r5, #3
 800a5d2:	3508      	adds	r5, #8
 800a5d4:	2d0c      	cmp	r5, #12
 800a5d6:	bf38      	it	cc
 800a5d8:	250c      	movcc	r5, #12
 800a5da:	4629      	mov	r1, r5
 800a5dc:	4638      	mov	r0, r7
 800a5de:	f7ff ffa5 	bl	800a52c <sbrk_aligned>
 800a5e2:	3001      	adds	r0, #1
 800a5e4:	d02b      	beq.n	800a63e <_malloc_r+0xd2>
 800a5e6:	6823      	ldr	r3, [r4, #0]
 800a5e8:	442b      	add	r3, r5
 800a5ea:	6023      	str	r3, [r4, #0]
 800a5ec:	e00e      	b.n	800a60c <_malloc_r+0xa0>
 800a5ee:	6822      	ldr	r2, [r4, #0]
 800a5f0:	1b52      	subs	r2, r2, r5
 800a5f2:	d41e      	bmi.n	800a632 <_malloc_r+0xc6>
 800a5f4:	2a0b      	cmp	r2, #11
 800a5f6:	d916      	bls.n	800a626 <_malloc_r+0xba>
 800a5f8:	1961      	adds	r1, r4, r5
 800a5fa:	42a3      	cmp	r3, r4
 800a5fc:	6025      	str	r5, [r4, #0]
 800a5fe:	bf18      	it	ne
 800a600:	6059      	strne	r1, [r3, #4]
 800a602:	6863      	ldr	r3, [r4, #4]
 800a604:	bf08      	it	eq
 800a606:	6031      	streq	r1, [r6, #0]
 800a608:	5162      	str	r2, [r4, r5]
 800a60a:	604b      	str	r3, [r1, #4]
 800a60c:	4638      	mov	r0, r7
 800a60e:	f104 060b 	add.w	r6, r4, #11
 800a612:	f000 fd41 	bl	800b098 <__malloc_unlock>
 800a616:	f026 0607 	bic.w	r6, r6, #7
 800a61a:	1d23      	adds	r3, r4, #4
 800a61c:	1af2      	subs	r2, r6, r3
 800a61e:	d0b6      	beq.n	800a58e <_malloc_r+0x22>
 800a620:	1b9b      	subs	r3, r3, r6
 800a622:	50a3      	str	r3, [r4, r2]
 800a624:	e7b3      	b.n	800a58e <_malloc_r+0x22>
 800a626:	6862      	ldr	r2, [r4, #4]
 800a628:	42a3      	cmp	r3, r4
 800a62a:	bf0c      	ite	eq
 800a62c:	6032      	streq	r2, [r6, #0]
 800a62e:	605a      	strne	r2, [r3, #4]
 800a630:	e7ec      	b.n	800a60c <_malloc_r+0xa0>
 800a632:	4623      	mov	r3, r4
 800a634:	6864      	ldr	r4, [r4, #4]
 800a636:	e7b2      	b.n	800a59e <_malloc_r+0x32>
 800a638:	4634      	mov	r4, r6
 800a63a:	6876      	ldr	r6, [r6, #4]
 800a63c:	e7b9      	b.n	800a5b2 <_malloc_r+0x46>
 800a63e:	230c      	movs	r3, #12
 800a640:	603b      	str	r3, [r7, #0]
 800a642:	4638      	mov	r0, r7
 800a644:	f000 fd28 	bl	800b098 <__malloc_unlock>
 800a648:	e7a1      	b.n	800a58e <_malloc_r+0x22>
 800a64a:	6025      	str	r5, [r4, #0]
 800a64c:	e7de      	b.n	800a60c <_malloc_r+0xa0>
 800a64e:	bf00      	nop
 800a650:	200032d0 	.word	0x200032d0

0800a654 <__ssputs_r>:
 800a654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a658:	688e      	ldr	r6, [r1, #8]
 800a65a:	429e      	cmp	r6, r3
 800a65c:	4682      	mov	sl, r0
 800a65e:	460c      	mov	r4, r1
 800a660:	4690      	mov	r8, r2
 800a662:	461f      	mov	r7, r3
 800a664:	d838      	bhi.n	800a6d8 <__ssputs_r+0x84>
 800a666:	898a      	ldrh	r2, [r1, #12]
 800a668:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a66c:	d032      	beq.n	800a6d4 <__ssputs_r+0x80>
 800a66e:	6825      	ldr	r5, [r4, #0]
 800a670:	6909      	ldr	r1, [r1, #16]
 800a672:	eba5 0901 	sub.w	r9, r5, r1
 800a676:	6965      	ldr	r5, [r4, #20]
 800a678:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a67c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a680:	3301      	adds	r3, #1
 800a682:	444b      	add	r3, r9
 800a684:	106d      	asrs	r5, r5, #1
 800a686:	429d      	cmp	r5, r3
 800a688:	bf38      	it	cc
 800a68a:	461d      	movcc	r5, r3
 800a68c:	0553      	lsls	r3, r2, #21
 800a68e:	d531      	bpl.n	800a6f4 <__ssputs_r+0xa0>
 800a690:	4629      	mov	r1, r5
 800a692:	f7ff ff6b 	bl	800a56c <_malloc_r>
 800a696:	4606      	mov	r6, r0
 800a698:	b950      	cbnz	r0, 800a6b0 <__ssputs_r+0x5c>
 800a69a:	230c      	movs	r3, #12
 800a69c:	f8ca 3000 	str.w	r3, [sl]
 800a6a0:	89a3      	ldrh	r3, [r4, #12]
 800a6a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6a6:	81a3      	strh	r3, [r4, #12]
 800a6a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a6ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6b0:	6921      	ldr	r1, [r4, #16]
 800a6b2:	464a      	mov	r2, r9
 800a6b4:	f000 fcc2 	bl	800b03c <memcpy>
 800a6b8:	89a3      	ldrh	r3, [r4, #12]
 800a6ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a6be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a6c2:	81a3      	strh	r3, [r4, #12]
 800a6c4:	6126      	str	r6, [r4, #16]
 800a6c6:	6165      	str	r5, [r4, #20]
 800a6c8:	444e      	add	r6, r9
 800a6ca:	eba5 0509 	sub.w	r5, r5, r9
 800a6ce:	6026      	str	r6, [r4, #0]
 800a6d0:	60a5      	str	r5, [r4, #8]
 800a6d2:	463e      	mov	r6, r7
 800a6d4:	42be      	cmp	r6, r7
 800a6d6:	d900      	bls.n	800a6da <__ssputs_r+0x86>
 800a6d8:	463e      	mov	r6, r7
 800a6da:	6820      	ldr	r0, [r4, #0]
 800a6dc:	4632      	mov	r2, r6
 800a6de:	4641      	mov	r1, r8
 800a6e0:	f000 fcba 	bl	800b058 <memmove>
 800a6e4:	68a3      	ldr	r3, [r4, #8]
 800a6e6:	1b9b      	subs	r3, r3, r6
 800a6e8:	60a3      	str	r3, [r4, #8]
 800a6ea:	6823      	ldr	r3, [r4, #0]
 800a6ec:	4433      	add	r3, r6
 800a6ee:	6023      	str	r3, [r4, #0]
 800a6f0:	2000      	movs	r0, #0
 800a6f2:	e7db      	b.n	800a6ac <__ssputs_r+0x58>
 800a6f4:	462a      	mov	r2, r5
 800a6f6:	f000 fcd5 	bl	800b0a4 <_realloc_r>
 800a6fa:	4606      	mov	r6, r0
 800a6fc:	2800      	cmp	r0, #0
 800a6fe:	d1e1      	bne.n	800a6c4 <__ssputs_r+0x70>
 800a700:	6921      	ldr	r1, [r4, #16]
 800a702:	4650      	mov	r0, sl
 800a704:	f7ff fec6 	bl	800a494 <_free_r>
 800a708:	e7c7      	b.n	800a69a <__ssputs_r+0x46>
	...

0800a70c <_svfiprintf_r>:
 800a70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a710:	4698      	mov	r8, r3
 800a712:	898b      	ldrh	r3, [r1, #12]
 800a714:	061b      	lsls	r3, r3, #24
 800a716:	b09d      	sub	sp, #116	; 0x74
 800a718:	4607      	mov	r7, r0
 800a71a:	460d      	mov	r5, r1
 800a71c:	4614      	mov	r4, r2
 800a71e:	d50e      	bpl.n	800a73e <_svfiprintf_r+0x32>
 800a720:	690b      	ldr	r3, [r1, #16]
 800a722:	b963      	cbnz	r3, 800a73e <_svfiprintf_r+0x32>
 800a724:	2140      	movs	r1, #64	; 0x40
 800a726:	f7ff ff21 	bl	800a56c <_malloc_r>
 800a72a:	6028      	str	r0, [r5, #0]
 800a72c:	6128      	str	r0, [r5, #16]
 800a72e:	b920      	cbnz	r0, 800a73a <_svfiprintf_r+0x2e>
 800a730:	230c      	movs	r3, #12
 800a732:	603b      	str	r3, [r7, #0]
 800a734:	f04f 30ff 	mov.w	r0, #4294967295
 800a738:	e0d1      	b.n	800a8de <_svfiprintf_r+0x1d2>
 800a73a:	2340      	movs	r3, #64	; 0x40
 800a73c:	616b      	str	r3, [r5, #20]
 800a73e:	2300      	movs	r3, #0
 800a740:	9309      	str	r3, [sp, #36]	; 0x24
 800a742:	2320      	movs	r3, #32
 800a744:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a748:	f8cd 800c 	str.w	r8, [sp, #12]
 800a74c:	2330      	movs	r3, #48	; 0x30
 800a74e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a8f8 <_svfiprintf_r+0x1ec>
 800a752:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a756:	f04f 0901 	mov.w	r9, #1
 800a75a:	4623      	mov	r3, r4
 800a75c:	469a      	mov	sl, r3
 800a75e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a762:	b10a      	cbz	r2, 800a768 <_svfiprintf_r+0x5c>
 800a764:	2a25      	cmp	r2, #37	; 0x25
 800a766:	d1f9      	bne.n	800a75c <_svfiprintf_r+0x50>
 800a768:	ebba 0b04 	subs.w	fp, sl, r4
 800a76c:	d00b      	beq.n	800a786 <_svfiprintf_r+0x7a>
 800a76e:	465b      	mov	r3, fp
 800a770:	4622      	mov	r2, r4
 800a772:	4629      	mov	r1, r5
 800a774:	4638      	mov	r0, r7
 800a776:	f7ff ff6d 	bl	800a654 <__ssputs_r>
 800a77a:	3001      	adds	r0, #1
 800a77c:	f000 80aa 	beq.w	800a8d4 <_svfiprintf_r+0x1c8>
 800a780:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a782:	445a      	add	r2, fp
 800a784:	9209      	str	r2, [sp, #36]	; 0x24
 800a786:	f89a 3000 	ldrb.w	r3, [sl]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	f000 80a2 	beq.w	800a8d4 <_svfiprintf_r+0x1c8>
 800a790:	2300      	movs	r3, #0
 800a792:	f04f 32ff 	mov.w	r2, #4294967295
 800a796:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a79a:	f10a 0a01 	add.w	sl, sl, #1
 800a79e:	9304      	str	r3, [sp, #16]
 800a7a0:	9307      	str	r3, [sp, #28]
 800a7a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a7a6:	931a      	str	r3, [sp, #104]	; 0x68
 800a7a8:	4654      	mov	r4, sl
 800a7aa:	2205      	movs	r2, #5
 800a7ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7b0:	4851      	ldr	r0, [pc, #324]	; (800a8f8 <_svfiprintf_r+0x1ec>)
 800a7b2:	f7f5 fd35 	bl	8000220 <memchr>
 800a7b6:	9a04      	ldr	r2, [sp, #16]
 800a7b8:	b9d8      	cbnz	r0, 800a7f2 <_svfiprintf_r+0xe6>
 800a7ba:	06d0      	lsls	r0, r2, #27
 800a7bc:	bf44      	itt	mi
 800a7be:	2320      	movmi	r3, #32
 800a7c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7c4:	0711      	lsls	r1, r2, #28
 800a7c6:	bf44      	itt	mi
 800a7c8:	232b      	movmi	r3, #43	; 0x2b
 800a7ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7ce:	f89a 3000 	ldrb.w	r3, [sl]
 800a7d2:	2b2a      	cmp	r3, #42	; 0x2a
 800a7d4:	d015      	beq.n	800a802 <_svfiprintf_r+0xf6>
 800a7d6:	9a07      	ldr	r2, [sp, #28]
 800a7d8:	4654      	mov	r4, sl
 800a7da:	2000      	movs	r0, #0
 800a7dc:	f04f 0c0a 	mov.w	ip, #10
 800a7e0:	4621      	mov	r1, r4
 800a7e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a7e6:	3b30      	subs	r3, #48	; 0x30
 800a7e8:	2b09      	cmp	r3, #9
 800a7ea:	d94e      	bls.n	800a88a <_svfiprintf_r+0x17e>
 800a7ec:	b1b0      	cbz	r0, 800a81c <_svfiprintf_r+0x110>
 800a7ee:	9207      	str	r2, [sp, #28]
 800a7f0:	e014      	b.n	800a81c <_svfiprintf_r+0x110>
 800a7f2:	eba0 0308 	sub.w	r3, r0, r8
 800a7f6:	fa09 f303 	lsl.w	r3, r9, r3
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	9304      	str	r3, [sp, #16]
 800a7fe:	46a2      	mov	sl, r4
 800a800:	e7d2      	b.n	800a7a8 <_svfiprintf_r+0x9c>
 800a802:	9b03      	ldr	r3, [sp, #12]
 800a804:	1d19      	adds	r1, r3, #4
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	9103      	str	r1, [sp, #12]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	bfbb      	ittet	lt
 800a80e:	425b      	neglt	r3, r3
 800a810:	f042 0202 	orrlt.w	r2, r2, #2
 800a814:	9307      	strge	r3, [sp, #28]
 800a816:	9307      	strlt	r3, [sp, #28]
 800a818:	bfb8      	it	lt
 800a81a:	9204      	strlt	r2, [sp, #16]
 800a81c:	7823      	ldrb	r3, [r4, #0]
 800a81e:	2b2e      	cmp	r3, #46	; 0x2e
 800a820:	d10c      	bne.n	800a83c <_svfiprintf_r+0x130>
 800a822:	7863      	ldrb	r3, [r4, #1]
 800a824:	2b2a      	cmp	r3, #42	; 0x2a
 800a826:	d135      	bne.n	800a894 <_svfiprintf_r+0x188>
 800a828:	9b03      	ldr	r3, [sp, #12]
 800a82a:	1d1a      	adds	r2, r3, #4
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	9203      	str	r2, [sp, #12]
 800a830:	2b00      	cmp	r3, #0
 800a832:	bfb8      	it	lt
 800a834:	f04f 33ff 	movlt.w	r3, #4294967295
 800a838:	3402      	adds	r4, #2
 800a83a:	9305      	str	r3, [sp, #20]
 800a83c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a908 <_svfiprintf_r+0x1fc>
 800a840:	7821      	ldrb	r1, [r4, #0]
 800a842:	2203      	movs	r2, #3
 800a844:	4650      	mov	r0, sl
 800a846:	f7f5 fceb 	bl	8000220 <memchr>
 800a84a:	b140      	cbz	r0, 800a85e <_svfiprintf_r+0x152>
 800a84c:	2340      	movs	r3, #64	; 0x40
 800a84e:	eba0 000a 	sub.w	r0, r0, sl
 800a852:	fa03 f000 	lsl.w	r0, r3, r0
 800a856:	9b04      	ldr	r3, [sp, #16]
 800a858:	4303      	orrs	r3, r0
 800a85a:	3401      	adds	r4, #1
 800a85c:	9304      	str	r3, [sp, #16]
 800a85e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a862:	4826      	ldr	r0, [pc, #152]	; (800a8fc <_svfiprintf_r+0x1f0>)
 800a864:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a868:	2206      	movs	r2, #6
 800a86a:	f7f5 fcd9 	bl	8000220 <memchr>
 800a86e:	2800      	cmp	r0, #0
 800a870:	d038      	beq.n	800a8e4 <_svfiprintf_r+0x1d8>
 800a872:	4b23      	ldr	r3, [pc, #140]	; (800a900 <_svfiprintf_r+0x1f4>)
 800a874:	bb1b      	cbnz	r3, 800a8be <_svfiprintf_r+0x1b2>
 800a876:	9b03      	ldr	r3, [sp, #12]
 800a878:	3307      	adds	r3, #7
 800a87a:	f023 0307 	bic.w	r3, r3, #7
 800a87e:	3308      	adds	r3, #8
 800a880:	9303      	str	r3, [sp, #12]
 800a882:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a884:	4433      	add	r3, r6
 800a886:	9309      	str	r3, [sp, #36]	; 0x24
 800a888:	e767      	b.n	800a75a <_svfiprintf_r+0x4e>
 800a88a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a88e:	460c      	mov	r4, r1
 800a890:	2001      	movs	r0, #1
 800a892:	e7a5      	b.n	800a7e0 <_svfiprintf_r+0xd4>
 800a894:	2300      	movs	r3, #0
 800a896:	3401      	adds	r4, #1
 800a898:	9305      	str	r3, [sp, #20]
 800a89a:	4619      	mov	r1, r3
 800a89c:	f04f 0c0a 	mov.w	ip, #10
 800a8a0:	4620      	mov	r0, r4
 800a8a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a8a6:	3a30      	subs	r2, #48	; 0x30
 800a8a8:	2a09      	cmp	r2, #9
 800a8aa:	d903      	bls.n	800a8b4 <_svfiprintf_r+0x1a8>
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d0c5      	beq.n	800a83c <_svfiprintf_r+0x130>
 800a8b0:	9105      	str	r1, [sp, #20]
 800a8b2:	e7c3      	b.n	800a83c <_svfiprintf_r+0x130>
 800a8b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a8b8:	4604      	mov	r4, r0
 800a8ba:	2301      	movs	r3, #1
 800a8bc:	e7f0      	b.n	800a8a0 <_svfiprintf_r+0x194>
 800a8be:	ab03      	add	r3, sp, #12
 800a8c0:	9300      	str	r3, [sp, #0]
 800a8c2:	462a      	mov	r2, r5
 800a8c4:	4b0f      	ldr	r3, [pc, #60]	; (800a904 <_svfiprintf_r+0x1f8>)
 800a8c6:	a904      	add	r1, sp, #16
 800a8c8:	4638      	mov	r0, r7
 800a8ca:	f3af 8000 	nop.w
 800a8ce:	1c42      	adds	r2, r0, #1
 800a8d0:	4606      	mov	r6, r0
 800a8d2:	d1d6      	bne.n	800a882 <_svfiprintf_r+0x176>
 800a8d4:	89ab      	ldrh	r3, [r5, #12]
 800a8d6:	065b      	lsls	r3, r3, #25
 800a8d8:	f53f af2c 	bmi.w	800a734 <_svfiprintf_r+0x28>
 800a8dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a8de:	b01d      	add	sp, #116	; 0x74
 800a8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8e4:	ab03      	add	r3, sp, #12
 800a8e6:	9300      	str	r3, [sp, #0]
 800a8e8:	462a      	mov	r2, r5
 800a8ea:	4b06      	ldr	r3, [pc, #24]	; (800a904 <_svfiprintf_r+0x1f8>)
 800a8ec:	a904      	add	r1, sp, #16
 800a8ee:	4638      	mov	r0, r7
 800a8f0:	f000 f9d4 	bl	800ac9c <_printf_i>
 800a8f4:	e7eb      	b.n	800a8ce <_svfiprintf_r+0x1c2>
 800a8f6:	bf00      	nop
 800a8f8:	0800b46c 	.word	0x0800b46c
 800a8fc:	0800b476 	.word	0x0800b476
 800a900:	00000000 	.word	0x00000000
 800a904:	0800a655 	.word	0x0800a655
 800a908:	0800b472 	.word	0x0800b472

0800a90c <__sfputc_r>:
 800a90c:	6893      	ldr	r3, [r2, #8]
 800a90e:	3b01      	subs	r3, #1
 800a910:	2b00      	cmp	r3, #0
 800a912:	b410      	push	{r4}
 800a914:	6093      	str	r3, [r2, #8]
 800a916:	da08      	bge.n	800a92a <__sfputc_r+0x1e>
 800a918:	6994      	ldr	r4, [r2, #24]
 800a91a:	42a3      	cmp	r3, r4
 800a91c:	db01      	blt.n	800a922 <__sfputc_r+0x16>
 800a91e:	290a      	cmp	r1, #10
 800a920:	d103      	bne.n	800a92a <__sfputc_r+0x1e>
 800a922:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a926:	f7ff bad5 	b.w	8009ed4 <__swbuf_r>
 800a92a:	6813      	ldr	r3, [r2, #0]
 800a92c:	1c58      	adds	r0, r3, #1
 800a92e:	6010      	str	r0, [r2, #0]
 800a930:	7019      	strb	r1, [r3, #0]
 800a932:	4608      	mov	r0, r1
 800a934:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a938:	4770      	bx	lr

0800a93a <__sfputs_r>:
 800a93a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a93c:	4606      	mov	r6, r0
 800a93e:	460f      	mov	r7, r1
 800a940:	4614      	mov	r4, r2
 800a942:	18d5      	adds	r5, r2, r3
 800a944:	42ac      	cmp	r4, r5
 800a946:	d101      	bne.n	800a94c <__sfputs_r+0x12>
 800a948:	2000      	movs	r0, #0
 800a94a:	e007      	b.n	800a95c <__sfputs_r+0x22>
 800a94c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a950:	463a      	mov	r2, r7
 800a952:	4630      	mov	r0, r6
 800a954:	f7ff ffda 	bl	800a90c <__sfputc_r>
 800a958:	1c43      	adds	r3, r0, #1
 800a95a:	d1f3      	bne.n	800a944 <__sfputs_r+0xa>
 800a95c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a960 <_vfiprintf_r>:
 800a960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a964:	460d      	mov	r5, r1
 800a966:	b09d      	sub	sp, #116	; 0x74
 800a968:	4614      	mov	r4, r2
 800a96a:	4698      	mov	r8, r3
 800a96c:	4606      	mov	r6, r0
 800a96e:	b118      	cbz	r0, 800a978 <_vfiprintf_r+0x18>
 800a970:	6983      	ldr	r3, [r0, #24]
 800a972:	b90b      	cbnz	r3, 800a978 <_vfiprintf_r+0x18>
 800a974:	f7ff fc88 	bl	800a288 <__sinit>
 800a978:	4b89      	ldr	r3, [pc, #548]	; (800aba0 <_vfiprintf_r+0x240>)
 800a97a:	429d      	cmp	r5, r3
 800a97c:	d11b      	bne.n	800a9b6 <_vfiprintf_r+0x56>
 800a97e:	6875      	ldr	r5, [r6, #4]
 800a980:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a982:	07d9      	lsls	r1, r3, #31
 800a984:	d405      	bmi.n	800a992 <_vfiprintf_r+0x32>
 800a986:	89ab      	ldrh	r3, [r5, #12]
 800a988:	059a      	lsls	r2, r3, #22
 800a98a:	d402      	bmi.n	800a992 <_vfiprintf_r+0x32>
 800a98c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a98e:	f7ff fd19 	bl	800a3c4 <__retarget_lock_acquire_recursive>
 800a992:	89ab      	ldrh	r3, [r5, #12]
 800a994:	071b      	lsls	r3, r3, #28
 800a996:	d501      	bpl.n	800a99c <_vfiprintf_r+0x3c>
 800a998:	692b      	ldr	r3, [r5, #16]
 800a99a:	b9eb      	cbnz	r3, 800a9d8 <_vfiprintf_r+0x78>
 800a99c:	4629      	mov	r1, r5
 800a99e:	4630      	mov	r0, r6
 800a9a0:	f7ff faea 	bl	8009f78 <__swsetup_r>
 800a9a4:	b1c0      	cbz	r0, 800a9d8 <_vfiprintf_r+0x78>
 800a9a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a9a8:	07dc      	lsls	r4, r3, #31
 800a9aa:	d50e      	bpl.n	800a9ca <_vfiprintf_r+0x6a>
 800a9ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a9b0:	b01d      	add	sp, #116	; 0x74
 800a9b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9b6:	4b7b      	ldr	r3, [pc, #492]	; (800aba4 <_vfiprintf_r+0x244>)
 800a9b8:	429d      	cmp	r5, r3
 800a9ba:	d101      	bne.n	800a9c0 <_vfiprintf_r+0x60>
 800a9bc:	68b5      	ldr	r5, [r6, #8]
 800a9be:	e7df      	b.n	800a980 <_vfiprintf_r+0x20>
 800a9c0:	4b79      	ldr	r3, [pc, #484]	; (800aba8 <_vfiprintf_r+0x248>)
 800a9c2:	429d      	cmp	r5, r3
 800a9c4:	bf08      	it	eq
 800a9c6:	68f5      	ldreq	r5, [r6, #12]
 800a9c8:	e7da      	b.n	800a980 <_vfiprintf_r+0x20>
 800a9ca:	89ab      	ldrh	r3, [r5, #12]
 800a9cc:	0598      	lsls	r0, r3, #22
 800a9ce:	d4ed      	bmi.n	800a9ac <_vfiprintf_r+0x4c>
 800a9d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9d2:	f7ff fcf8 	bl	800a3c6 <__retarget_lock_release_recursive>
 800a9d6:	e7e9      	b.n	800a9ac <_vfiprintf_r+0x4c>
 800a9d8:	2300      	movs	r3, #0
 800a9da:	9309      	str	r3, [sp, #36]	; 0x24
 800a9dc:	2320      	movs	r3, #32
 800a9de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a9e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9e6:	2330      	movs	r3, #48	; 0x30
 800a9e8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800abac <_vfiprintf_r+0x24c>
 800a9ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a9f0:	f04f 0901 	mov.w	r9, #1
 800a9f4:	4623      	mov	r3, r4
 800a9f6:	469a      	mov	sl, r3
 800a9f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9fc:	b10a      	cbz	r2, 800aa02 <_vfiprintf_r+0xa2>
 800a9fe:	2a25      	cmp	r2, #37	; 0x25
 800aa00:	d1f9      	bne.n	800a9f6 <_vfiprintf_r+0x96>
 800aa02:	ebba 0b04 	subs.w	fp, sl, r4
 800aa06:	d00b      	beq.n	800aa20 <_vfiprintf_r+0xc0>
 800aa08:	465b      	mov	r3, fp
 800aa0a:	4622      	mov	r2, r4
 800aa0c:	4629      	mov	r1, r5
 800aa0e:	4630      	mov	r0, r6
 800aa10:	f7ff ff93 	bl	800a93a <__sfputs_r>
 800aa14:	3001      	adds	r0, #1
 800aa16:	f000 80aa 	beq.w	800ab6e <_vfiprintf_r+0x20e>
 800aa1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa1c:	445a      	add	r2, fp
 800aa1e:	9209      	str	r2, [sp, #36]	; 0x24
 800aa20:	f89a 3000 	ldrb.w	r3, [sl]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	f000 80a2 	beq.w	800ab6e <_vfiprintf_r+0x20e>
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	f04f 32ff 	mov.w	r2, #4294967295
 800aa30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa34:	f10a 0a01 	add.w	sl, sl, #1
 800aa38:	9304      	str	r3, [sp, #16]
 800aa3a:	9307      	str	r3, [sp, #28]
 800aa3c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aa40:	931a      	str	r3, [sp, #104]	; 0x68
 800aa42:	4654      	mov	r4, sl
 800aa44:	2205      	movs	r2, #5
 800aa46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa4a:	4858      	ldr	r0, [pc, #352]	; (800abac <_vfiprintf_r+0x24c>)
 800aa4c:	f7f5 fbe8 	bl	8000220 <memchr>
 800aa50:	9a04      	ldr	r2, [sp, #16]
 800aa52:	b9d8      	cbnz	r0, 800aa8c <_vfiprintf_r+0x12c>
 800aa54:	06d1      	lsls	r1, r2, #27
 800aa56:	bf44      	itt	mi
 800aa58:	2320      	movmi	r3, #32
 800aa5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa5e:	0713      	lsls	r3, r2, #28
 800aa60:	bf44      	itt	mi
 800aa62:	232b      	movmi	r3, #43	; 0x2b
 800aa64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa68:	f89a 3000 	ldrb.w	r3, [sl]
 800aa6c:	2b2a      	cmp	r3, #42	; 0x2a
 800aa6e:	d015      	beq.n	800aa9c <_vfiprintf_r+0x13c>
 800aa70:	9a07      	ldr	r2, [sp, #28]
 800aa72:	4654      	mov	r4, sl
 800aa74:	2000      	movs	r0, #0
 800aa76:	f04f 0c0a 	mov.w	ip, #10
 800aa7a:	4621      	mov	r1, r4
 800aa7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa80:	3b30      	subs	r3, #48	; 0x30
 800aa82:	2b09      	cmp	r3, #9
 800aa84:	d94e      	bls.n	800ab24 <_vfiprintf_r+0x1c4>
 800aa86:	b1b0      	cbz	r0, 800aab6 <_vfiprintf_r+0x156>
 800aa88:	9207      	str	r2, [sp, #28]
 800aa8a:	e014      	b.n	800aab6 <_vfiprintf_r+0x156>
 800aa8c:	eba0 0308 	sub.w	r3, r0, r8
 800aa90:	fa09 f303 	lsl.w	r3, r9, r3
 800aa94:	4313      	orrs	r3, r2
 800aa96:	9304      	str	r3, [sp, #16]
 800aa98:	46a2      	mov	sl, r4
 800aa9a:	e7d2      	b.n	800aa42 <_vfiprintf_r+0xe2>
 800aa9c:	9b03      	ldr	r3, [sp, #12]
 800aa9e:	1d19      	adds	r1, r3, #4
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	9103      	str	r1, [sp, #12]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	bfbb      	ittet	lt
 800aaa8:	425b      	neglt	r3, r3
 800aaaa:	f042 0202 	orrlt.w	r2, r2, #2
 800aaae:	9307      	strge	r3, [sp, #28]
 800aab0:	9307      	strlt	r3, [sp, #28]
 800aab2:	bfb8      	it	lt
 800aab4:	9204      	strlt	r2, [sp, #16]
 800aab6:	7823      	ldrb	r3, [r4, #0]
 800aab8:	2b2e      	cmp	r3, #46	; 0x2e
 800aaba:	d10c      	bne.n	800aad6 <_vfiprintf_r+0x176>
 800aabc:	7863      	ldrb	r3, [r4, #1]
 800aabe:	2b2a      	cmp	r3, #42	; 0x2a
 800aac0:	d135      	bne.n	800ab2e <_vfiprintf_r+0x1ce>
 800aac2:	9b03      	ldr	r3, [sp, #12]
 800aac4:	1d1a      	adds	r2, r3, #4
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	9203      	str	r2, [sp, #12]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	bfb8      	it	lt
 800aace:	f04f 33ff 	movlt.w	r3, #4294967295
 800aad2:	3402      	adds	r4, #2
 800aad4:	9305      	str	r3, [sp, #20]
 800aad6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800abbc <_vfiprintf_r+0x25c>
 800aada:	7821      	ldrb	r1, [r4, #0]
 800aadc:	2203      	movs	r2, #3
 800aade:	4650      	mov	r0, sl
 800aae0:	f7f5 fb9e 	bl	8000220 <memchr>
 800aae4:	b140      	cbz	r0, 800aaf8 <_vfiprintf_r+0x198>
 800aae6:	2340      	movs	r3, #64	; 0x40
 800aae8:	eba0 000a 	sub.w	r0, r0, sl
 800aaec:	fa03 f000 	lsl.w	r0, r3, r0
 800aaf0:	9b04      	ldr	r3, [sp, #16]
 800aaf2:	4303      	orrs	r3, r0
 800aaf4:	3401      	adds	r4, #1
 800aaf6:	9304      	str	r3, [sp, #16]
 800aaf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aafc:	482c      	ldr	r0, [pc, #176]	; (800abb0 <_vfiprintf_r+0x250>)
 800aafe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ab02:	2206      	movs	r2, #6
 800ab04:	f7f5 fb8c 	bl	8000220 <memchr>
 800ab08:	2800      	cmp	r0, #0
 800ab0a:	d03f      	beq.n	800ab8c <_vfiprintf_r+0x22c>
 800ab0c:	4b29      	ldr	r3, [pc, #164]	; (800abb4 <_vfiprintf_r+0x254>)
 800ab0e:	bb1b      	cbnz	r3, 800ab58 <_vfiprintf_r+0x1f8>
 800ab10:	9b03      	ldr	r3, [sp, #12]
 800ab12:	3307      	adds	r3, #7
 800ab14:	f023 0307 	bic.w	r3, r3, #7
 800ab18:	3308      	adds	r3, #8
 800ab1a:	9303      	str	r3, [sp, #12]
 800ab1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab1e:	443b      	add	r3, r7
 800ab20:	9309      	str	r3, [sp, #36]	; 0x24
 800ab22:	e767      	b.n	800a9f4 <_vfiprintf_r+0x94>
 800ab24:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab28:	460c      	mov	r4, r1
 800ab2a:	2001      	movs	r0, #1
 800ab2c:	e7a5      	b.n	800aa7a <_vfiprintf_r+0x11a>
 800ab2e:	2300      	movs	r3, #0
 800ab30:	3401      	adds	r4, #1
 800ab32:	9305      	str	r3, [sp, #20]
 800ab34:	4619      	mov	r1, r3
 800ab36:	f04f 0c0a 	mov.w	ip, #10
 800ab3a:	4620      	mov	r0, r4
 800ab3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab40:	3a30      	subs	r2, #48	; 0x30
 800ab42:	2a09      	cmp	r2, #9
 800ab44:	d903      	bls.n	800ab4e <_vfiprintf_r+0x1ee>
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d0c5      	beq.n	800aad6 <_vfiprintf_r+0x176>
 800ab4a:	9105      	str	r1, [sp, #20]
 800ab4c:	e7c3      	b.n	800aad6 <_vfiprintf_r+0x176>
 800ab4e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab52:	4604      	mov	r4, r0
 800ab54:	2301      	movs	r3, #1
 800ab56:	e7f0      	b.n	800ab3a <_vfiprintf_r+0x1da>
 800ab58:	ab03      	add	r3, sp, #12
 800ab5a:	9300      	str	r3, [sp, #0]
 800ab5c:	462a      	mov	r2, r5
 800ab5e:	4b16      	ldr	r3, [pc, #88]	; (800abb8 <_vfiprintf_r+0x258>)
 800ab60:	a904      	add	r1, sp, #16
 800ab62:	4630      	mov	r0, r6
 800ab64:	f3af 8000 	nop.w
 800ab68:	4607      	mov	r7, r0
 800ab6a:	1c78      	adds	r0, r7, #1
 800ab6c:	d1d6      	bne.n	800ab1c <_vfiprintf_r+0x1bc>
 800ab6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab70:	07d9      	lsls	r1, r3, #31
 800ab72:	d405      	bmi.n	800ab80 <_vfiprintf_r+0x220>
 800ab74:	89ab      	ldrh	r3, [r5, #12]
 800ab76:	059a      	lsls	r2, r3, #22
 800ab78:	d402      	bmi.n	800ab80 <_vfiprintf_r+0x220>
 800ab7a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab7c:	f7ff fc23 	bl	800a3c6 <__retarget_lock_release_recursive>
 800ab80:	89ab      	ldrh	r3, [r5, #12]
 800ab82:	065b      	lsls	r3, r3, #25
 800ab84:	f53f af12 	bmi.w	800a9ac <_vfiprintf_r+0x4c>
 800ab88:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab8a:	e711      	b.n	800a9b0 <_vfiprintf_r+0x50>
 800ab8c:	ab03      	add	r3, sp, #12
 800ab8e:	9300      	str	r3, [sp, #0]
 800ab90:	462a      	mov	r2, r5
 800ab92:	4b09      	ldr	r3, [pc, #36]	; (800abb8 <_vfiprintf_r+0x258>)
 800ab94:	a904      	add	r1, sp, #16
 800ab96:	4630      	mov	r0, r6
 800ab98:	f000 f880 	bl	800ac9c <_printf_i>
 800ab9c:	e7e4      	b.n	800ab68 <_vfiprintf_r+0x208>
 800ab9e:	bf00      	nop
 800aba0:	0800b42c 	.word	0x0800b42c
 800aba4:	0800b44c 	.word	0x0800b44c
 800aba8:	0800b40c 	.word	0x0800b40c
 800abac:	0800b46c 	.word	0x0800b46c
 800abb0:	0800b476 	.word	0x0800b476
 800abb4:	00000000 	.word	0x00000000
 800abb8:	0800a93b 	.word	0x0800a93b
 800abbc:	0800b472 	.word	0x0800b472

0800abc0 <_printf_common>:
 800abc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abc4:	4616      	mov	r6, r2
 800abc6:	4699      	mov	r9, r3
 800abc8:	688a      	ldr	r2, [r1, #8]
 800abca:	690b      	ldr	r3, [r1, #16]
 800abcc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800abd0:	4293      	cmp	r3, r2
 800abd2:	bfb8      	it	lt
 800abd4:	4613      	movlt	r3, r2
 800abd6:	6033      	str	r3, [r6, #0]
 800abd8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800abdc:	4607      	mov	r7, r0
 800abde:	460c      	mov	r4, r1
 800abe0:	b10a      	cbz	r2, 800abe6 <_printf_common+0x26>
 800abe2:	3301      	adds	r3, #1
 800abe4:	6033      	str	r3, [r6, #0]
 800abe6:	6823      	ldr	r3, [r4, #0]
 800abe8:	0699      	lsls	r1, r3, #26
 800abea:	bf42      	ittt	mi
 800abec:	6833      	ldrmi	r3, [r6, #0]
 800abee:	3302      	addmi	r3, #2
 800abf0:	6033      	strmi	r3, [r6, #0]
 800abf2:	6825      	ldr	r5, [r4, #0]
 800abf4:	f015 0506 	ands.w	r5, r5, #6
 800abf8:	d106      	bne.n	800ac08 <_printf_common+0x48>
 800abfa:	f104 0a19 	add.w	sl, r4, #25
 800abfe:	68e3      	ldr	r3, [r4, #12]
 800ac00:	6832      	ldr	r2, [r6, #0]
 800ac02:	1a9b      	subs	r3, r3, r2
 800ac04:	42ab      	cmp	r3, r5
 800ac06:	dc26      	bgt.n	800ac56 <_printf_common+0x96>
 800ac08:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ac0c:	1e13      	subs	r3, r2, #0
 800ac0e:	6822      	ldr	r2, [r4, #0]
 800ac10:	bf18      	it	ne
 800ac12:	2301      	movne	r3, #1
 800ac14:	0692      	lsls	r2, r2, #26
 800ac16:	d42b      	bmi.n	800ac70 <_printf_common+0xb0>
 800ac18:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ac1c:	4649      	mov	r1, r9
 800ac1e:	4638      	mov	r0, r7
 800ac20:	47c0      	blx	r8
 800ac22:	3001      	adds	r0, #1
 800ac24:	d01e      	beq.n	800ac64 <_printf_common+0xa4>
 800ac26:	6823      	ldr	r3, [r4, #0]
 800ac28:	68e5      	ldr	r5, [r4, #12]
 800ac2a:	6832      	ldr	r2, [r6, #0]
 800ac2c:	f003 0306 	and.w	r3, r3, #6
 800ac30:	2b04      	cmp	r3, #4
 800ac32:	bf08      	it	eq
 800ac34:	1aad      	subeq	r5, r5, r2
 800ac36:	68a3      	ldr	r3, [r4, #8]
 800ac38:	6922      	ldr	r2, [r4, #16]
 800ac3a:	bf0c      	ite	eq
 800ac3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac40:	2500      	movne	r5, #0
 800ac42:	4293      	cmp	r3, r2
 800ac44:	bfc4      	itt	gt
 800ac46:	1a9b      	subgt	r3, r3, r2
 800ac48:	18ed      	addgt	r5, r5, r3
 800ac4a:	2600      	movs	r6, #0
 800ac4c:	341a      	adds	r4, #26
 800ac4e:	42b5      	cmp	r5, r6
 800ac50:	d11a      	bne.n	800ac88 <_printf_common+0xc8>
 800ac52:	2000      	movs	r0, #0
 800ac54:	e008      	b.n	800ac68 <_printf_common+0xa8>
 800ac56:	2301      	movs	r3, #1
 800ac58:	4652      	mov	r2, sl
 800ac5a:	4649      	mov	r1, r9
 800ac5c:	4638      	mov	r0, r7
 800ac5e:	47c0      	blx	r8
 800ac60:	3001      	adds	r0, #1
 800ac62:	d103      	bne.n	800ac6c <_printf_common+0xac>
 800ac64:	f04f 30ff 	mov.w	r0, #4294967295
 800ac68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac6c:	3501      	adds	r5, #1
 800ac6e:	e7c6      	b.n	800abfe <_printf_common+0x3e>
 800ac70:	18e1      	adds	r1, r4, r3
 800ac72:	1c5a      	adds	r2, r3, #1
 800ac74:	2030      	movs	r0, #48	; 0x30
 800ac76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ac7a:	4422      	add	r2, r4
 800ac7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ac80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ac84:	3302      	adds	r3, #2
 800ac86:	e7c7      	b.n	800ac18 <_printf_common+0x58>
 800ac88:	2301      	movs	r3, #1
 800ac8a:	4622      	mov	r2, r4
 800ac8c:	4649      	mov	r1, r9
 800ac8e:	4638      	mov	r0, r7
 800ac90:	47c0      	blx	r8
 800ac92:	3001      	adds	r0, #1
 800ac94:	d0e6      	beq.n	800ac64 <_printf_common+0xa4>
 800ac96:	3601      	adds	r6, #1
 800ac98:	e7d9      	b.n	800ac4e <_printf_common+0x8e>
	...

0800ac9c <_printf_i>:
 800ac9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aca0:	7e0f      	ldrb	r7, [r1, #24]
 800aca2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800aca4:	2f78      	cmp	r7, #120	; 0x78
 800aca6:	4691      	mov	r9, r2
 800aca8:	4680      	mov	r8, r0
 800acaa:	460c      	mov	r4, r1
 800acac:	469a      	mov	sl, r3
 800acae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800acb2:	d807      	bhi.n	800acc4 <_printf_i+0x28>
 800acb4:	2f62      	cmp	r7, #98	; 0x62
 800acb6:	d80a      	bhi.n	800acce <_printf_i+0x32>
 800acb8:	2f00      	cmp	r7, #0
 800acba:	f000 80d8 	beq.w	800ae6e <_printf_i+0x1d2>
 800acbe:	2f58      	cmp	r7, #88	; 0x58
 800acc0:	f000 80a3 	beq.w	800ae0a <_printf_i+0x16e>
 800acc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800acc8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800accc:	e03a      	b.n	800ad44 <_printf_i+0xa8>
 800acce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800acd2:	2b15      	cmp	r3, #21
 800acd4:	d8f6      	bhi.n	800acc4 <_printf_i+0x28>
 800acd6:	a101      	add	r1, pc, #4	; (adr r1, 800acdc <_printf_i+0x40>)
 800acd8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800acdc:	0800ad35 	.word	0x0800ad35
 800ace0:	0800ad49 	.word	0x0800ad49
 800ace4:	0800acc5 	.word	0x0800acc5
 800ace8:	0800acc5 	.word	0x0800acc5
 800acec:	0800acc5 	.word	0x0800acc5
 800acf0:	0800acc5 	.word	0x0800acc5
 800acf4:	0800ad49 	.word	0x0800ad49
 800acf8:	0800acc5 	.word	0x0800acc5
 800acfc:	0800acc5 	.word	0x0800acc5
 800ad00:	0800acc5 	.word	0x0800acc5
 800ad04:	0800acc5 	.word	0x0800acc5
 800ad08:	0800ae55 	.word	0x0800ae55
 800ad0c:	0800ad79 	.word	0x0800ad79
 800ad10:	0800ae37 	.word	0x0800ae37
 800ad14:	0800acc5 	.word	0x0800acc5
 800ad18:	0800acc5 	.word	0x0800acc5
 800ad1c:	0800ae77 	.word	0x0800ae77
 800ad20:	0800acc5 	.word	0x0800acc5
 800ad24:	0800ad79 	.word	0x0800ad79
 800ad28:	0800acc5 	.word	0x0800acc5
 800ad2c:	0800acc5 	.word	0x0800acc5
 800ad30:	0800ae3f 	.word	0x0800ae3f
 800ad34:	682b      	ldr	r3, [r5, #0]
 800ad36:	1d1a      	adds	r2, r3, #4
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	602a      	str	r2, [r5, #0]
 800ad3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ad40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ad44:	2301      	movs	r3, #1
 800ad46:	e0a3      	b.n	800ae90 <_printf_i+0x1f4>
 800ad48:	6820      	ldr	r0, [r4, #0]
 800ad4a:	6829      	ldr	r1, [r5, #0]
 800ad4c:	0606      	lsls	r6, r0, #24
 800ad4e:	f101 0304 	add.w	r3, r1, #4
 800ad52:	d50a      	bpl.n	800ad6a <_printf_i+0xce>
 800ad54:	680e      	ldr	r6, [r1, #0]
 800ad56:	602b      	str	r3, [r5, #0]
 800ad58:	2e00      	cmp	r6, #0
 800ad5a:	da03      	bge.n	800ad64 <_printf_i+0xc8>
 800ad5c:	232d      	movs	r3, #45	; 0x2d
 800ad5e:	4276      	negs	r6, r6
 800ad60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad64:	485e      	ldr	r0, [pc, #376]	; (800aee0 <_printf_i+0x244>)
 800ad66:	230a      	movs	r3, #10
 800ad68:	e019      	b.n	800ad9e <_printf_i+0x102>
 800ad6a:	680e      	ldr	r6, [r1, #0]
 800ad6c:	602b      	str	r3, [r5, #0]
 800ad6e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ad72:	bf18      	it	ne
 800ad74:	b236      	sxthne	r6, r6
 800ad76:	e7ef      	b.n	800ad58 <_printf_i+0xbc>
 800ad78:	682b      	ldr	r3, [r5, #0]
 800ad7a:	6820      	ldr	r0, [r4, #0]
 800ad7c:	1d19      	adds	r1, r3, #4
 800ad7e:	6029      	str	r1, [r5, #0]
 800ad80:	0601      	lsls	r1, r0, #24
 800ad82:	d501      	bpl.n	800ad88 <_printf_i+0xec>
 800ad84:	681e      	ldr	r6, [r3, #0]
 800ad86:	e002      	b.n	800ad8e <_printf_i+0xf2>
 800ad88:	0646      	lsls	r6, r0, #25
 800ad8a:	d5fb      	bpl.n	800ad84 <_printf_i+0xe8>
 800ad8c:	881e      	ldrh	r6, [r3, #0]
 800ad8e:	4854      	ldr	r0, [pc, #336]	; (800aee0 <_printf_i+0x244>)
 800ad90:	2f6f      	cmp	r7, #111	; 0x6f
 800ad92:	bf0c      	ite	eq
 800ad94:	2308      	moveq	r3, #8
 800ad96:	230a      	movne	r3, #10
 800ad98:	2100      	movs	r1, #0
 800ad9a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ad9e:	6865      	ldr	r5, [r4, #4]
 800ada0:	60a5      	str	r5, [r4, #8]
 800ada2:	2d00      	cmp	r5, #0
 800ada4:	bfa2      	ittt	ge
 800ada6:	6821      	ldrge	r1, [r4, #0]
 800ada8:	f021 0104 	bicge.w	r1, r1, #4
 800adac:	6021      	strge	r1, [r4, #0]
 800adae:	b90e      	cbnz	r6, 800adb4 <_printf_i+0x118>
 800adb0:	2d00      	cmp	r5, #0
 800adb2:	d04d      	beq.n	800ae50 <_printf_i+0x1b4>
 800adb4:	4615      	mov	r5, r2
 800adb6:	fbb6 f1f3 	udiv	r1, r6, r3
 800adba:	fb03 6711 	mls	r7, r3, r1, r6
 800adbe:	5dc7      	ldrb	r7, [r0, r7]
 800adc0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800adc4:	4637      	mov	r7, r6
 800adc6:	42bb      	cmp	r3, r7
 800adc8:	460e      	mov	r6, r1
 800adca:	d9f4      	bls.n	800adb6 <_printf_i+0x11a>
 800adcc:	2b08      	cmp	r3, #8
 800adce:	d10b      	bne.n	800ade8 <_printf_i+0x14c>
 800add0:	6823      	ldr	r3, [r4, #0]
 800add2:	07de      	lsls	r6, r3, #31
 800add4:	d508      	bpl.n	800ade8 <_printf_i+0x14c>
 800add6:	6923      	ldr	r3, [r4, #16]
 800add8:	6861      	ldr	r1, [r4, #4]
 800adda:	4299      	cmp	r1, r3
 800addc:	bfde      	ittt	le
 800adde:	2330      	movle	r3, #48	; 0x30
 800ade0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ade4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ade8:	1b52      	subs	r2, r2, r5
 800adea:	6122      	str	r2, [r4, #16]
 800adec:	f8cd a000 	str.w	sl, [sp]
 800adf0:	464b      	mov	r3, r9
 800adf2:	aa03      	add	r2, sp, #12
 800adf4:	4621      	mov	r1, r4
 800adf6:	4640      	mov	r0, r8
 800adf8:	f7ff fee2 	bl	800abc0 <_printf_common>
 800adfc:	3001      	adds	r0, #1
 800adfe:	d14c      	bne.n	800ae9a <_printf_i+0x1fe>
 800ae00:	f04f 30ff 	mov.w	r0, #4294967295
 800ae04:	b004      	add	sp, #16
 800ae06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae0a:	4835      	ldr	r0, [pc, #212]	; (800aee0 <_printf_i+0x244>)
 800ae0c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ae10:	6829      	ldr	r1, [r5, #0]
 800ae12:	6823      	ldr	r3, [r4, #0]
 800ae14:	f851 6b04 	ldr.w	r6, [r1], #4
 800ae18:	6029      	str	r1, [r5, #0]
 800ae1a:	061d      	lsls	r5, r3, #24
 800ae1c:	d514      	bpl.n	800ae48 <_printf_i+0x1ac>
 800ae1e:	07df      	lsls	r7, r3, #31
 800ae20:	bf44      	itt	mi
 800ae22:	f043 0320 	orrmi.w	r3, r3, #32
 800ae26:	6023      	strmi	r3, [r4, #0]
 800ae28:	b91e      	cbnz	r6, 800ae32 <_printf_i+0x196>
 800ae2a:	6823      	ldr	r3, [r4, #0]
 800ae2c:	f023 0320 	bic.w	r3, r3, #32
 800ae30:	6023      	str	r3, [r4, #0]
 800ae32:	2310      	movs	r3, #16
 800ae34:	e7b0      	b.n	800ad98 <_printf_i+0xfc>
 800ae36:	6823      	ldr	r3, [r4, #0]
 800ae38:	f043 0320 	orr.w	r3, r3, #32
 800ae3c:	6023      	str	r3, [r4, #0]
 800ae3e:	2378      	movs	r3, #120	; 0x78
 800ae40:	4828      	ldr	r0, [pc, #160]	; (800aee4 <_printf_i+0x248>)
 800ae42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ae46:	e7e3      	b.n	800ae10 <_printf_i+0x174>
 800ae48:	0659      	lsls	r1, r3, #25
 800ae4a:	bf48      	it	mi
 800ae4c:	b2b6      	uxthmi	r6, r6
 800ae4e:	e7e6      	b.n	800ae1e <_printf_i+0x182>
 800ae50:	4615      	mov	r5, r2
 800ae52:	e7bb      	b.n	800adcc <_printf_i+0x130>
 800ae54:	682b      	ldr	r3, [r5, #0]
 800ae56:	6826      	ldr	r6, [r4, #0]
 800ae58:	6961      	ldr	r1, [r4, #20]
 800ae5a:	1d18      	adds	r0, r3, #4
 800ae5c:	6028      	str	r0, [r5, #0]
 800ae5e:	0635      	lsls	r5, r6, #24
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	d501      	bpl.n	800ae68 <_printf_i+0x1cc>
 800ae64:	6019      	str	r1, [r3, #0]
 800ae66:	e002      	b.n	800ae6e <_printf_i+0x1d2>
 800ae68:	0670      	lsls	r0, r6, #25
 800ae6a:	d5fb      	bpl.n	800ae64 <_printf_i+0x1c8>
 800ae6c:	8019      	strh	r1, [r3, #0]
 800ae6e:	2300      	movs	r3, #0
 800ae70:	6123      	str	r3, [r4, #16]
 800ae72:	4615      	mov	r5, r2
 800ae74:	e7ba      	b.n	800adec <_printf_i+0x150>
 800ae76:	682b      	ldr	r3, [r5, #0]
 800ae78:	1d1a      	adds	r2, r3, #4
 800ae7a:	602a      	str	r2, [r5, #0]
 800ae7c:	681d      	ldr	r5, [r3, #0]
 800ae7e:	6862      	ldr	r2, [r4, #4]
 800ae80:	2100      	movs	r1, #0
 800ae82:	4628      	mov	r0, r5
 800ae84:	f7f5 f9cc 	bl	8000220 <memchr>
 800ae88:	b108      	cbz	r0, 800ae8e <_printf_i+0x1f2>
 800ae8a:	1b40      	subs	r0, r0, r5
 800ae8c:	6060      	str	r0, [r4, #4]
 800ae8e:	6863      	ldr	r3, [r4, #4]
 800ae90:	6123      	str	r3, [r4, #16]
 800ae92:	2300      	movs	r3, #0
 800ae94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae98:	e7a8      	b.n	800adec <_printf_i+0x150>
 800ae9a:	6923      	ldr	r3, [r4, #16]
 800ae9c:	462a      	mov	r2, r5
 800ae9e:	4649      	mov	r1, r9
 800aea0:	4640      	mov	r0, r8
 800aea2:	47d0      	blx	sl
 800aea4:	3001      	adds	r0, #1
 800aea6:	d0ab      	beq.n	800ae00 <_printf_i+0x164>
 800aea8:	6823      	ldr	r3, [r4, #0]
 800aeaa:	079b      	lsls	r3, r3, #30
 800aeac:	d413      	bmi.n	800aed6 <_printf_i+0x23a>
 800aeae:	68e0      	ldr	r0, [r4, #12]
 800aeb0:	9b03      	ldr	r3, [sp, #12]
 800aeb2:	4298      	cmp	r0, r3
 800aeb4:	bfb8      	it	lt
 800aeb6:	4618      	movlt	r0, r3
 800aeb8:	e7a4      	b.n	800ae04 <_printf_i+0x168>
 800aeba:	2301      	movs	r3, #1
 800aebc:	4632      	mov	r2, r6
 800aebe:	4649      	mov	r1, r9
 800aec0:	4640      	mov	r0, r8
 800aec2:	47d0      	blx	sl
 800aec4:	3001      	adds	r0, #1
 800aec6:	d09b      	beq.n	800ae00 <_printf_i+0x164>
 800aec8:	3501      	adds	r5, #1
 800aeca:	68e3      	ldr	r3, [r4, #12]
 800aecc:	9903      	ldr	r1, [sp, #12]
 800aece:	1a5b      	subs	r3, r3, r1
 800aed0:	42ab      	cmp	r3, r5
 800aed2:	dcf2      	bgt.n	800aeba <_printf_i+0x21e>
 800aed4:	e7eb      	b.n	800aeae <_printf_i+0x212>
 800aed6:	2500      	movs	r5, #0
 800aed8:	f104 0619 	add.w	r6, r4, #25
 800aedc:	e7f5      	b.n	800aeca <_printf_i+0x22e>
 800aede:	bf00      	nop
 800aee0:	0800b47d 	.word	0x0800b47d
 800aee4:	0800b48e 	.word	0x0800b48e

0800aee8 <_sbrk_r>:
 800aee8:	b538      	push	{r3, r4, r5, lr}
 800aeea:	4d06      	ldr	r5, [pc, #24]	; (800af04 <_sbrk_r+0x1c>)
 800aeec:	2300      	movs	r3, #0
 800aeee:	4604      	mov	r4, r0
 800aef0:	4608      	mov	r0, r1
 800aef2:	602b      	str	r3, [r5, #0]
 800aef4:	f7f6 fb4a 	bl	800158c <_sbrk>
 800aef8:	1c43      	adds	r3, r0, #1
 800aefa:	d102      	bne.n	800af02 <_sbrk_r+0x1a>
 800aefc:	682b      	ldr	r3, [r5, #0]
 800aefe:	b103      	cbz	r3, 800af02 <_sbrk_r+0x1a>
 800af00:	6023      	str	r3, [r4, #0]
 800af02:	bd38      	pop	{r3, r4, r5, pc}
 800af04:	200032d8 	.word	0x200032d8

0800af08 <__sread>:
 800af08:	b510      	push	{r4, lr}
 800af0a:	460c      	mov	r4, r1
 800af0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af10:	f000 f8f8 	bl	800b104 <_read_r>
 800af14:	2800      	cmp	r0, #0
 800af16:	bfab      	itete	ge
 800af18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800af1a:	89a3      	ldrhlt	r3, [r4, #12]
 800af1c:	181b      	addge	r3, r3, r0
 800af1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800af22:	bfac      	ite	ge
 800af24:	6563      	strge	r3, [r4, #84]	; 0x54
 800af26:	81a3      	strhlt	r3, [r4, #12]
 800af28:	bd10      	pop	{r4, pc}

0800af2a <__swrite>:
 800af2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af2e:	461f      	mov	r7, r3
 800af30:	898b      	ldrh	r3, [r1, #12]
 800af32:	05db      	lsls	r3, r3, #23
 800af34:	4605      	mov	r5, r0
 800af36:	460c      	mov	r4, r1
 800af38:	4616      	mov	r6, r2
 800af3a:	d505      	bpl.n	800af48 <__swrite+0x1e>
 800af3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af40:	2302      	movs	r3, #2
 800af42:	2200      	movs	r2, #0
 800af44:	f000 f868 	bl	800b018 <_lseek_r>
 800af48:	89a3      	ldrh	r3, [r4, #12]
 800af4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800af52:	81a3      	strh	r3, [r4, #12]
 800af54:	4632      	mov	r2, r6
 800af56:	463b      	mov	r3, r7
 800af58:	4628      	mov	r0, r5
 800af5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af5e:	f000 b817 	b.w	800af90 <_write_r>

0800af62 <__sseek>:
 800af62:	b510      	push	{r4, lr}
 800af64:	460c      	mov	r4, r1
 800af66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af6a:	f000 f855 	bl	800b018 <_lseek_r>
 800af6e:	1c43      	adds	r3, r0, #1
 800af70:	89a3      	ldrh	r3, [r4, #12]
 800af72:	bf15      	itete	ne
 800af74:	6560      	strne	r0, [r4, #84]	; 0x54
 800af76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800af7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800af7e:	81a3      	strheq	r3, [r4, #12]
 800af80:	bf18      	it	ne
 800af82:	81a3      	strhne	r3, [r4, #12]
 800af84:	bd10      	pop	{r4, pc}

0800af86 <__sclose>:
 800af86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af8a:	f000 b813 	b.w	800afb4 <_close_r>
	...

0800af90 <_write_r>:
 800af90:	b538      	push	{r3, r4, r5, lr}
 800af92:	4d07      	ldr	r5, [pc, #28]	; (800afb0 <_write_r+0x20>)
 800af94:	4604      	mov	r4, r0
 800af96:	4608      	mov	r0, r1
 800af98:	4611      	mov	r1, r2
 800af9a:	2200      	movs	r2, #0
 800af9c:	602a      	str	r2, [r5, #0]
 800af9e:	461a      	mov	r2, r3
 800afa0:	f7f5 fb37 	bl	8000612 <_write>
 800afa4:	1c43      	adds	r3, r0, #1
 800afa6:	d102      	bne.n	800afae <_write_r+0x1e>
 800afa8:	682b      	ldr	r3, [r5, #0]
 800afaa:	b103      	cbz	r3, 800afae <_write_r+0x1e>
 800afac:	6023      	str	r3, [r4, #0]
 800afae:	bd38      	pop	{r3, r4, r5, pc}
 800afb0:	200032d8 	.word	0x200032d8

0800afb4 <_close_r>:
 800afb4:	b538      	push	{r3, r4, r5, lr}
 800afb6:	4d06      	ldr	r5, [pc, #24]	; (800afd0 <_close_r+0x1c>)
 800afb8:	2300      	movs	r3, #0
 800afba:	4604      	mov	r4, r0
 800afbc:	4608      	mov	r0, r1
 800afbe:	602b      	str	r3, [r5, #0]
 800afc0:	f7f6 faaf 	bl	8001522 <_close>
 800afc4:	1c43      	adds	r3, r0, #1
 800afc6:	d102      	bne.n	800afce <_close_r+0x1a>
 800afc8:	682b      	ldr	r3, [r5, #0]
 800afca:	b103      	cbz	r3, 800afce <_close_r+0x1a>
 800afcc:	6023      	str	r3, [r4, #0]
 800afce:	bd38      	pop	{r3, r4, r5, pc}
 800afd0:	200032d8 	.word	0x200032d8

0800afd4 <_fstat_r>:
 800afd4:	b538      	push	{r3, r4, r5, lr}
 800afd6:	4d07      	ldr	r5, [pc, #28]	; (800aff4 <_fstat_r+0x20>)
 800afd8:	2300      	movs	r3, #0
 800afda:	4604      	mov	r4, r0
 800afdc:	4608      	mov	r0, r1
 800afde:	4611      	mov	r1, r2
 800afe0:	602b      	str	r3, [r5, #0]
 800afe2:	f7f6 faaa 	bl	800153a <_fstat>
 800afe6:	1c43      	adds	r3, r0, #1
 800afe8:	d102      	bne.n	800aff0 <_fstat_r+0x1c>
 800afea:	682b      	ldr	r3, [r5, #0]
 800afec:	b103      	cbz	r3, 800aff0 <_fstat_r+0x1c>
 800afee:	6023      	str	r3, [r4, #0]
 800aff0:	bd38      	pop	{r3, r4, r5, pc}
 800aff2:	bf00      	nop
 800aff4:	200032d8 	.word	0x200032d8

0800aff8 <_isatty_r>:
 800aff8:	b538      	push	{r3, r4, r5, lr}
 800affa:	4d06      	ldr	r5, [pc, #24]	; (800b014 <_isatty_r+0x1c>)
 800affc:	2300      	movs	r3, #0
 800affe:	4604      	mov	r4, r0
 800b000:	4608      	mov	r0, r1
 800b002:	602b      	str	r3, [r5, #0]
 800b004:	f7f6 faa9 	bl	800155a <_isatty>
 800b008:	1c43      	adds	r3, r0, #1
 800b00a:	d102      	bne.n	800b012 <_isatty_r+0x1a>
 800b00c:	682b      	ldr	r3, [r5, #0]
 800b00e:	b103      	cbz	r3, 800b012 <_isatty_r+0x1a>
 800b010:	6023      	str	r3, [r4, #0]
 800b012:	bd38      	pop	{r3, r4, r5, pc}
 800b014:	200032d8 	.word	0x200032d8

0800b018 <_lseek_r>:
 800b018:	b538      	push	{r3, r4, r5, lr}
 800b01a:	4d07      	ldr	r5, [pc, #28]	; (800b038 <_lseek_r+0x20>)
 800b01c:	4604      	mov	r4, r0
 800b01e:	4608      	mov	r0, r1
 800b020:	4611      	mov	r1, r2
 800b022:	2200      	movs	r2, #0
 800b024:	602a      	str	r2, [r5, #0]
 800b026:	461a      	mov	r2, r3
 800b028:	f7f6 faa2 	bl	8001570 <_lseek>
 800b02c:	1c43      	adds	r3, r0, #1
 800b02e:	d102      	bne.n	800b036 <_lseek_r+0x1e>
 800b030:	682b      	ldr	r3, [r5, #0]
 800b032:	b103      	cbz	r3, 800b036 <_lseek_r+0x1e>
 800b034:	6023      	str	r3, [r4, #0]
 800b036:	bd38      	pop	{r3, r4, r5, pc}
 800b038:	200032d8 	.word	0x200032d8

0800b03c <memcpy>:
 800b03c:	440a      	add	r2, r1
 800b03e:	4291      	cmp	r1, r2
 800b040:	f100 33ff 	add.w	r3, r0, #4294967295
 800b044:	d100      	bne.n	800b048 <memcpy+0xc>
 800b046:	4770      	bx	lr
 800b048:	b510      	push	{r4, lr}
 800b04a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b04e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b052:	4291      	cmp	r1, r2
 800b054:	d1f9      	bne.n	800b04a <memcpy+0xe>
 800b056:	bd10      	pop	{r4, pc}

0800b058 <memmove>:
 800b058:	4288      	cmp	r0, r1
 800b05a:	b510      	push	{r4, lr}
 800b05c:	eb01 0402 	add.w	r4, r1, r2
 800b060:	d902      	bls.n	800b068 <memmove+0x10>
 800b062:	4284      	cmp	r4, r0
 800b064:	4623      	mov	r3, r4
 800b066:	d807      	bhi.n	800b078 <memmove+0x20>
 800b068:	1e43      	subs	r3, r0, #1
 800b06a:	42a1      	cmp	r1, r4
 800b06c:	d008      	beq.n	800b080 <memmove+0x28>
 800b06e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b072:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b076:	e7f8      	b.n	800b06a <memmove+0x12>
 800b078:	4402      	add	r2, r0
 800b07a:	4601      	mov	r1, r0
 800b07c:	428a      	cmp	r2, r1
 800b07e:	d100      	bne.n	800b082 <memmove+0x2a>
 800b080:	bd10      	pop	{r4, pc}
 800b082:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b086:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b08a:	e7f7      	b.n	800b07c <memmove+0x24>

0800b08c <__malloc_lock>:
 800b08c:	4801      	ldr	r0, [pc, #4]	; (800b094 <__malloc_lock+0x8>)
 800b08e:	f7ff b999 	b.w	800a3c4 <__retarget_lock_acquire_recursive>
 800b092:	bf00      	nop
 800b094:	200032cc 	.word	0x200032cc

0800b098 <__malloc_unlock>:
 800b098:	4801      	ldr	r0, [pc, #4]	; (800b0a0 <__malloc_unlock+0x8>)
 800b09a:	f7ff b994 	b.w	800a3c6 <__retarget_lock_release_recursive>
 800b09e:	bf00      	nop
 800b0a0:	200032cc 	.word	0x200032cc

0800b0a4 <_realloc_r>:
 800b0a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0a8:	4680      	mov	r8, r0
 800b0aa:	4614      	mov	r4, r2
 800b0ac:	460e      	mov	r6, r1
 800b0ae:	b921      	cbnz	r1, 800b0ba <_realloc_r+0x16>
 800b0b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0b4:	4611      	mov	r1, r2
 800b0b6:	f7ff ba59 	b.w	800a56c <_malloc_r>
 800b0ba:	b92a      	cbnz	r2, 800b0c8 <_realloc_r+0x24>
 800b0bc:	f7ff f9ea 	bl	800a494 <_free_r>
 800b0c0:	4625      	mov	r5, r4
 800b0c2:	4628      	mov	r0, r5
 800b0c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0c8:	f000 f82e 	bl	800b128 <_malloc_usable_size_r>
 800b0cc:	4284      	cmp	r4, r0
 800b0ce:	4607      	mov	r7, r0
 800b0d0:	d802      	bhi.n	800b0d8 <_realloc_r+0x34>
 800b0d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b0d6:	d812      	bhi.n	800b0fe <_realloc_r+0x5a>
 800b0d8:	4621      	mov	r1, r4
 800b0da:	4640      	mov	r0, r8
 800b0dc:	f7ff fa46 	bl	800a56c <_malloc_r>
 800b0e0:	4605      	mov	r5, r0
 800b0e2:	2800      	cmp	r0, #0
 800b0e4:	d0ed      	beq.n	800b0c2 <_realloc_r+0x1e>
 800b0e6:	42bc      	cmp	r4, r7
 800b0e8:	4622      	mov	r2, r4
 800b0ea:	4631      	mov	r1, r6
 800b0ec:	bf28      	it	cs
 800b0ee:	463a      	movcs	r2, r7
 800b0f0:	f7ff ffa4 	bl	800b03c <memcpy>
 800b0f4:	4631      	mov	r1, r6
 800b0f6:	4640      	mov	r0, r8
 800b0f8:	f7ff f9cc 	bl	800a494 <_free_r>
 800b0fc:	e7e1      	b.n	800b0c2 <_realloc_r+0x1e>
 800b0fe:	4635      	mov	r5, r6
 800b100:	e7df      	b.n	800b0c2 <_realloc_r+0x1e>
	...

0800b104 <_read_r>:
 800b104:	b538      	push	{r3, r4, r5, lr}
 800b106:	4d07      	ldr	r5, [pc, #28]	; (800b124 <_read_r+0x20>)
 800b108:	4604      	mov	r4, r0
 800b10a:	4608      	mov	r0, r1
 800b10c:	4611      	mov	r1, r2
 800b10e:	2200      	movs	r2, #0
 800b110:	602a      	str	r2, [r5, #0]
 800b112:	461a      	mov	r2, r3
 800b114:	f7f6 f9e8 	bl	80014e8 <_read>
 800b118:	1c43      	adds	r3, r0, #1
 800b11a:	d102      	bne.n	800b122 <_read_r+0x1e>
 800b11c:	682b      	ldr	r3, [r5, #0]
 800b11e:	b103      	cbz	r3, 800b122 <_read_r+0x1e>
 800b120:	6023      	str	r3, [r4, #0]
 800b122:	bd38      	pop	{r3, r4, r5, pc}
 800b124:	200032d8 	.word	0x200032d8

0800b128 <_malloc_usable_size_r>:
 800b128:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b12c:	1f18      	subs	r0, r3, #4
 800b12e:	2b00      	cmp	r3, #0
 800b130:	bfbc      	itt	lt
 800b132:	580b      	ldrlt	r3, [r1, r0]
 800b134:	18c0      	addlt	r0, r0, r3
 800b136:	4770      	bx	lr

0800b138 <_init>:
 800b138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b13a:	bf00      	nop
 800b13c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b13e:	bc08      	pop	{r3}
 800b140:	469e      	mov	lr, r3
 800b142:	4770      	bx	lr

0800b144 <_fini>:
 800b144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b146:	bf00      	nop
 800b148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b14a:	bc08      	pop	{r3}
 800b14c:	469e      	mov	lr, r3
 800b14e:	4770      	bx	lr
