
---------- Begin Simulation Statistics ----------
final_tick                               342638616735                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 607284                       # Simulator instruction rate (inst/s)
host_mem_usage                                9836956                       # Number of bytes of host memory used
host_op_rate                                   958865                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   262.45                       # Real time elapsed on the host
host_tick_rate                             1305516659                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   159383571                       # Number of instructions simulated
sim_ops                                     251658274                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.342639                       # Number of seconds simulated
sim_ticks                                342638616735                       # Number of ticks simulated
system.cpu.Branches                           8388611                       # Number of branches fetched
system.cpu.committedInsts                   159383571                       # Number of instructions committed
system.cpu.committedOps                     251658274                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    92274691                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       8388608                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    33554439                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   243269658                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                       1028944795                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               1028944794.996997                       # Number of busy cycles
system.cpu.num_cc_register_reads             58720261                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            92274692                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      8388609                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.003003                       # Number of idle cycles
system.cpu.num_int_alu_accesses             251658273                       # Number of integer alu accesses
system.cpu.num_int_insts                    251658273                       # number of integer instructions
system.cpu.num_int_register_reads           603979841                       # number of times the integer registers were read
system.cpu.num_int_register_writes          218103831                       # number of times the integer registers were written
system.cpu.num_load_insts                    92274691                       # Number of load instructions
system.cpu.num_mem_refs                     125829130                       # number of memory refs
system.cpu.num_store_insts                   33554439                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 117440536     46.67%     46.67% # Class of executed instruction
system.cpu.op_class::IntMult                  8388608      3.33%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                 92274691     36.67%     86.67% # Class of executed instruction
system.cpu.op_class::MemWrite                33554439     13.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  251658274                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        144875                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8388602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16777216                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             137921                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6952                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 2                       # Transaction distribution
system.membus.trans_dist::ReadExResp                2                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        137921                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       282798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       282798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 282798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9272000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9272000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9272000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            137923                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  137923    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              137923                       # Request fanout histogram
system.membus.reqLayer2.occupancy           249111636                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          737200858                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8388612                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8395554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             4                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8388608                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25165822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25165830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1073741568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1073741824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6952                       # Total snoops (count)
system.tol2bus.snoopTraffic                    444928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8395566                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8395566    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8395566                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11173621860                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8380221390                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.data              8250691                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8250691                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data             8250691                       # number of overall hits
system.l2.overall_hits::total                 8250691                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             137919                       # number of demand (read+write) misses
system.l2.demand_misses::total                 137923                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data            137919                       # number of overall misses
system.l2.overall_misses::total                137923                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       318681                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11508836976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11509155657                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       318681                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11508836976                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11509155657                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          8388610                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8388614                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         8388610                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8388614                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.016441                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016442                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.016441                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016442                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79670.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83446.348770                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83446.239257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79670.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83446.348770                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83446.239257                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6952                       # number of writebacks
system.l2.writebacks::total                      6952                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        137919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            137923                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       137919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           137923                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       291342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10567408890                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10567700232                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       291342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10567408890                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10567700232                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.016441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016442                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.016441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.016442                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72835.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76620.399582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76620.289814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72835.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76620.399582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76620.289814                       # average overall mshr miss latency
system.l2.replacements                           6952                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8388602                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8388602                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8388602                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8388602                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data       157176                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        157176                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data        78588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        78588                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data       143665                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       143665                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71832.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71832.500000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       318681                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       318681                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79670.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79670.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       291342                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       291342                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72835.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72835.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       8250691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8250691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       137917                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          137917                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11508679800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11508679800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      8388608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8388608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.016441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.016441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83446.419223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83446.419223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       137917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       137917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  10567265225                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10567265225                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016441                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016441                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76620.469014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76620.469014                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 127199.882207                       # Cycle average of tags in use
system.l2.tags.total_refs                    16777216                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    137923                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    121.641902                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.999998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     127196.882209                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.485218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.485229                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        130971                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       130776                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.499615                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 268573379                       # Number of tag accesses
system.l2.tags.data_accesses                268573379                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8826816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8827072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       444928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          444928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          137919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              137923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6952                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25761299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25762047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1298534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1298534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1298534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25761299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             27060581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    135530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.024552539900                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          376                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          376                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              366018                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6387                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      137923                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6952                       # Number of write requests accepted
system.mem_ctrls.readBursts                    137923                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2389                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   129                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16             4238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17             4280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18             4261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19             4235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20             4254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21             4219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22             4261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23             4241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24             4253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25             4260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26             4248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27             4232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28             4202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29             4273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30             4219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31             4241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16              205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17              282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18              242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19              187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20              237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21              187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22              228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23              209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24              220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25              244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26              222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27              205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28              180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29              326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30              187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31              199                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      53.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2678799414                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  451599288                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5049560142                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19764.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37256.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                137923                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6952                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       142294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71       142294    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       142294                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     360.428191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     12.765960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6254.887695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          372     98.94%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            3      0.80%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120832-122879            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           376                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.978723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.977460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.205457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4      1.06%      1.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              372     98.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           376                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8674176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  152896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  432640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8827072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               444928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        25.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  342638528157                       # Total gap between requests
system.mem_ctrls.avgGap                    2365063.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      8673920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       432640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 747.142871516998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25315068.344174683094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1262671.452863726532                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       137919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6952                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst       130778                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5049429364                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17929416243367                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32694.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36611.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 2579029954.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         111459518.352006                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         196768918.936818                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        186289702.300768                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       8398239.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29742375171.228546                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     8047617276.961202                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     106281529176.499695                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       144574438003.556244                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        421.944378                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 324057676587                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  15402450000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3178490148                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         110430330.192004                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         194952005.992816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        185466831.580772                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       7548979.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29742375171.228546                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     8041283109.642031                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     106285902002.669601                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       144567958430.422150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        421.925467                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 324075387681                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  15402450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3160779054                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    342638616735                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    243269654                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        243269654                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    243269654                       # number of overall hits
system.cpu.icache.overall_hits::total       243269654                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              4                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::total             4                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       325341                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       325341                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       325341                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       325341                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    243269658                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    243269658                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    243269658                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    243269658                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81335.250000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81335.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81335.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81335.250000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       322677                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       322677                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       322677                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       322677                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80669.250000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80669.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80669.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80669.250000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    243269654                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       243269654                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             4                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       325341                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       325341                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    243269658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    243269658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81335.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81335.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       322677                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       322677                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80669.250000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80669.250000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             2.999998                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           243269658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 4                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          60817414.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.007812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1946157268                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1946157268                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    117440520                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        117440520                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    117440520                       # number of overall hits
system.cpu.dcache.overall_hits::total       117440520                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8388610                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8388610                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8388610                       # number of overall misses
system.cpu.dcache.overall_misses::total       8388610                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 102405315510                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 102405315510                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 102405315510                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 102405315510                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    125829130                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    125829130                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    125829130                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    125829130                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.066667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.066667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066667                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12207.661998                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12207.661998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12207.661998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12207.661998                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8388602                       # number of writebacks
system.cpu.dcache.writebacks::total           8388602                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      8388610                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8388610                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8388610                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8388610                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  96818501250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  96818501250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  96818501250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  96818501250                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.066667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.066667                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.066667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.066667                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 11541.661998                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11541.661998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 11541.661998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11541.661998                       # average overall mshr miss latency
system.cpu.dcache.replacements                8388602                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     83886083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        83886083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      8388608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8388608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 102405155004                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 102405155004                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92274691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92274691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.090909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.090909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12207.645774                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12207.645774                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      8388608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8388608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  96818342076                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  96818342076                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.090909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11541.645774                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11541.645774                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     33554437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       33554437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       160506                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       160506                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     33554439                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     33554439                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        80253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        80253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       159174                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       159174                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        79587                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        79587                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 342638616735                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.999985                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           125829130                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8388610                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.999998                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163170                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.999985                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1015021650                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1015021650                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements

---------- End Simulation Statistics   ----------
