// Seed: 3341400751
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input tri id_2,
    output wor id_3,
    output uwire id_4
);
  wire id_6;
  assign module_1.id_2 = 0;
  assign id_3 = id_2;
  logic id_7 = id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd94,
    parameter id_3 = 32'd99,
    parameter id_8 = 32'd34
) (
    output wand id_0,
    input wand id_1,
    input uwire _id_2,
    input wand _id_3,
    output uwire id_4,
    output supply1 id_5
);
  logic [7:0][id_2 : id_3] id_7;
  logic _id_8;
  ;
  logic id_9 = id_2;
  wire [-1 : 1] id_10;
  assign id_7[id_8] = -1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_0,
      id_4
  );
endmodule
