
MrCongWashingMachine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006368  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000224  08006478  08006478  00016478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800669c  0800669c  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  0800669c  0800669c  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800669c  0800669c  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800669c  0800669c  0001669c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080066a0  080066a0  000166a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080066a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  2000008c  08006730  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000280  08006730  00020280  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e667  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022f4  00000000  00000000  0002e71c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e70  00000000  00000000  00030a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d70  00000000  00000000  00031880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018c4b  00000000  00000000  000325f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ff7  00000000  00000000  0004b23b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009002c  00000000  00000000  0005c232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ec25e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004138  00000000  00000000  000ec2b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000008c 	.word	0x2000008c
 800012c:	00000000 	.word	0x00000000
 8000130:	08006460 	.word	0x08006460

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000090 	.word	0x20000090
 800014c:	08006460 	.word	0x08006460

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <__aeabi_d2uiz>:
 800093c:	004a      	lsls	r2, r1, #1
 800093e:	d211      	bcs.n	8000964 <__aeabi_d2uiz+0x28>
 8000940:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000944:	d211      	bcs.n	800096a <__aeabi_d2uiz+0x2e>
 8000946:	d50d      	bpl.n	8000964 <__aeabi_d2uiz+0x28>
 8000948:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800094c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000950:	d40e      	bmi.n	8000970 <__aeabi_d2uiz+0x34>
 8000952:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000956:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800095a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800095e:	fa23 f002 	lsr.w	r0, r3, r2
 8000962:	4770      	bx	lr
 8000964:	f04f 0000 	mov.w	r0, #0
 8000968:	4770      	bx	lr
 800096a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800096e:	d102      	bne.n	8000976 <__aeabi_d2uiz+0x3a>
 8000970:	f04f 30ff 	mov.w	r0, #4294967295
 8000974:	4770      	bx	lr
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	4770      	bx	lr

0800097c <at24_isConnected>:
 * @brief  Checks if memory device is ready for communication.
 * @param  none
 * @retval bool status
 */
bool at24_isConnected(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
	if (HAL_I2C_IsDeviceReady(&hi2c2, _EEPROM_ADDRESS, 2, 100) == HAL_OK)
 8000980:	2364      	movs	r3, #100	; 0x64
 8000982:	2202      	movs	r2, #2
 8000984:	21a0      	movs	r1, #160	; 0xa0
 8000986:	4805      	ldr	r0, [pc, #20]	; (800099c <at24_isConnected+0x20>)
 8000988:	f002 feb4 	bl	80036f4 <HAL_I2C_IsDeviceReady>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d101      	bne.n	8000996 <at24_isConnected+0x1a>
		return true;
 8000992:	2301      	movs	r3, #1
 8000994:	e000      	b.n	8000998 <at24_isConnected+0x1c>
	else
		return false;
 8000996:	2300      	movs	r3, #0
}
 8000998:	4618      	mov	r0, r3
 800099a:	bd80      	pop	{r7, pc}
 800099c:	20000130 	.word	0x20000130

080009a0 <at24_write>:
 * @param  len Amount of data to be sent
 * @param  timeout Timeout duration
 * @retval bool status
 */
bool at24_write(uint16_t address, uint8_t *data, size_t len, uint32_t timeout)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b08a      	sub	sp, #40	; 0x28
 80009a4:	af04      	add	r7, sp, #16
 80009a6:	60b9      	str	r1, [r7, #8]
 80009a8:	607a      	str	r2, [r7, #4]
 80009aa:	603b      	str	r3, [r7, #0]
 80009ac:	4603      	mov	r3, r0
 80009ae:	81fb      	strh	r3, [r7, #14]
	if (at24_lock == 1)
 80009b0:	4b29      	ldr	r3, [pc, #164]	; (8000a58 <at24_write+0xb8>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d101      	bne.n	80009bc <at24_write+0x1c>
		return false;
 80009b8:	2300      	movs	r3, #0
 80009ba:	e049      	b.n	8000a50 <at24_write+0xb0>

	at24_lock = 1;
 80009bc:	4b26      	ldr	r3, [pc, #152]	; (8000a58 <at24_write+0xb8>)
 80009be:	2201      	movs	r2, #1
 80009c0:	701a      	strb	r2, [r3, #0]
	uint16_t w;
	uint32_t startTime = HAL_GetTick();
 80009c2:	f001 fbcd 	bl	8002160 <HAL_GetTick>
 80009c6:	6138      	str	r0, [r7, #16]

	while (1)
	{
		w = _EEPROM_PSIZE - (address % _EEPROM_PSIZE);
 80009c8:	89fb      	ldrh	r3, [r7, #14]
 80009ca:	f003 031f 	and.w	r3, r3, #31
 80009ce:	b29b      	uxth	r3, r3
 80009d0:	f1c3 0320 	rsb	r3, r3, #32
 80009d4:	82fb      	strh	r3, [r7, #22]
		if (w > len)
 80009d6:	8afb      	ldrh	r3, [r7, #22]
 80009d8:	687a      	ldr	r2, [r7, #4]
 80009da:	429a      	cmp	r2, r3
 80009dc:	d201      	bcs.n	80009e2 <at24_write+0x42>
			w = len;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	82fb      	strh	r3, [r7, #22]
#elif (_EEPROM_SIZE_KBIT == 8)
		if (HAL_I2C_Mem_Write(&hi2c2, _EEPROM_ADDRESS | ((address & 0x0300) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, w, 100) == HAL_OK)
#elif (_EEPROM_SIZE_KBIT == 16)
		if (HAL_I2C_Mem_Write(&hi2c2, _EEPROM_ADDRESS | ((address & 0x0700) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, w, 100) == HAL_OK)
#else
		if (HAL_I2C_Mem_Write(&hi2c2, _EEPROM_ADDRESS, address, I2C_MEMADD_SIZE_16BIT, data, w, 100) == HAL_OK)
 80009e2:	89fa      	ldrh	r2, [r7, #14]
 80009e4:	2364      	movs	r3, #100	; 0x64
 80009e6:	9302      	str	r3, [sp, #8]
 80009e8:	8afb      	ldrh	r3, [r7, #22]
 80009ea:	9301      	str	r3, [sp, #4]
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	9300      	str	r3, [sp, #0]
 80009f0:	2310      	movs	r3, #16
 80009f2:	21a0      	movs	r1, #160	; 0xa0
 80009f4:	4819      	ldr	r0, [pc, #100]	; (8000a5c <at24_write+0xbc>)
 80009f6:	f002 fb0f 	bl	8003018 <HAL_I2C_Mem_Write>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d123      	bne.n	8000a48 <at24_write+0xa8>
#endif
		{
			at24_delay(10);
 8000a00:	200a      	movs	r0, #10
 8000a02:	f001 fbb7 	bl	8002174 <HAL_Delay>
			len -= w;
 8000a06:	8afb      	ldrh	r3, [r7, #22]
 8000a08:	687a      	ldr	r2, [r7, #4]
 8000a0a:	1ad3      	subs	r3, r2, r3
 8000a0c:	607b      	str	r3, [r7, #4]
			data += w;
 8000a0e:	8afb      	ldrh	r3, [r7, #22]
 8000a10:	68ba      	ldr	r2, [r7, #8]
 8000a12:	4413      	add	r3, r2
 8000a14:	60bb      	str	r3, [r7, #8]
			address += w;
 8000a16:	89fa      	ldrh	r2, [r7, #14]
 8000a18:	8afb      	ldrh	r3, [r7, #22]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	81fb      	strh	r3, [r7, #14]
			if (len == 0)
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d104      	bne.n	8000a2e <at24_write+0x8e>
			{
				at24_lock = 0;
 8000a24:	4b0c      	ldr	r3, [pc, #48]	; (8000a58 <at24_write+0xb8>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	701a      	strb	r2, [r3, #0]
				return true;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e010      	b.n	8000a50 <at24_write+0xb0>
			}
			if (HAL_GetTick() - startTime >= timeout)
 8000a2e:	f001 fb97 	bl	8002160 <HAL_GetTick>
 8000a32:	4602      	mov	r2, r0
 8000a34:	693b      	ldr	r3, [r7, #16]
 8000a36:	1ad3      	subs	r3, r2, r3
 8000a38:	683a      	ldr	r2, [r7, #0]
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	d8c4      	bhi.n	80009c8 <at24_write+0x28>
			{
				at24_lock = 0;
 8000a3e:	4b06      	ldr	r3, [pc, #24]	; (8000a58 <at24_write+0xb8>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	701a      	strb	r2, [r3, #0]
				return false;
 8000a44:	2300      	movs	r3, #0
 8000a46:	e003      	b.n	8000a50 <at24_write+0xb0>
			}
		}
		else
		{
			at24_lock = 0;
 8000a48:	4b03      	ldr	r3, [pc, #12]	; (8000a58 <at24_write+0xb8>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	701a      	strb	r2, [r3, #0]
			return false;
 8000a4e:	2300      	movs	r3, #0
		}
	}
}
 8000a50:	4618      	mov	r0, r3
 8000a52:	3718      	adds	r7, #24
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	200000a8 	.word	0x200000a8
 8000a5c:	20000130 	.word	0x20000130

08000a60 <at24_read>:
 * @param  len Amount of data to be sent
 * @param  timeout Timeout duration
 * @retval bool status
 */
bool at24_read(uint16_t address, uint8_t *data, size_t len, uint32_t timeout)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b088      	sub	sp, #32
 8000a64:	af04      	add	r7, sp, #16
 8000a66:	60b9      	str	r1, [r7, #8]
 8000a68:	607a      	str	r2, [r7, #4]
 8000a6a:	603b      	str	r3, [r7, #0]
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	81fb      	strh	r3, [r7, #14]
	if (at24_lock == 1)
 8000a70:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <at24_read+0x58>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d101      	bne.n	8000a7c <at24_read+0x1c>
		return false;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	e019      	b.n	8000ab0 <at24_read+0x50>
#elif (_EEPROM_SIZE_KBIT == 8)
	if (HAL_I2C_Mem_Read(&hi2c2, _EEPROM_ADDRESS | ((address & 0x0300) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, len, 100) == HAL_OK)
#elif (_EEPROM_SIZE_KBIT == 16)
	if (HAL_I2C_Mem_Read(&hi2c2, _EEPROM_ADDRESS | ((address & 0x0700) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, len, 100) == HAL_OK)
#else
	if (HAL_I2C_Mem_Read(&hi2c2, _EEPROM_ADDRESS, address, I2C_MEMADD_SIZE_16BIT, data, len, timeout) == HAL_OK)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	b29b      	uxth	r3, r3
 8000a80:	89f9      	ldrh	r1, [r7, #14]
 8000a82:	683a      	ldr	r2, [r7, #0]
 8000a84:	9202      	str	r2, [sp, #8]
 8000a86:	9301      	str	r3, [sp, #4]
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	9300      	str	r3, [sp, #0]
 8000a8c:	2310      	movs	r3, #16
 8000a8e:	460a      	mov	r2, r1
 8000a90:	21a0      	movs	r1, #160	; 0xa0
 8000a92:	480a      	ldr	r0, [pc, #40]	; (8000abc <at24_read+0x5c>)
 8000a94:	f002 fbba 	bl	800320c <HAL_I2C_Mem_Read>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d104      	bne.n	8000aa8 <at24_read+0x48>
#endif
	{
		at24_lock = 0;
 8000a9e:	4b06      	ldr	r3, [pc, #24]	; (8000ab8 <at24_read+0x58>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	701a      	strb	r2, [r3, #0]
		return true;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	e003      	b.n	8000ab0 <at24_read+0x50>
	}
	else
	{
		at24_lock = 0;
 8000aa8:	4b03      	ldr	r3, [pc, #12]	; (8000ab8 <at24_read+0x58>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	701a      	strb	r2, [r3, #0]
		return false;
 8000aae:	2300      	movs	r3, #0
	}
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	3710      	adds	r7, #16
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	200000a8 	.word	0x200000a8
 8000abc:	20000130 	.word	0x20000130

08000ac0 <check_eeprom>:
	}
	return true;
}

int8_t check_eeprom(uint8_t backupData_eeprom[])
{
 8000ac0:	b5b0      	push	{r4, r5, r7, lr}
 8000ac2:	b08c      	sub	sp, #48	; 0x30
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
	/**
	 * @brief  This function is executed in case of error occurrence.
	 * @retval -1: no eeprom found, 0: no backup data saved, 1: have backup data
	 */

	if (at24_isConnected())
 8000ac8:	f7ff ff58 	bl	800097c <at24_isConnected>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d02a      	beq.n	8000b28 <check_eeprom+0x68>
	{
		at24_read(0, backupData_eeprom, 5, 500);
 8000ad2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000ad6:	2205      	movs	r2, #5
 8000ad8:	6879      	ldr	r1, [r7, #4]
 8000ada:	2000      	movs	r0, #0
 8000adc:	f7ff ffc0 	bl	8000a60 <at24_read>
		for (int i = 0; i < 5; i++)
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ae4:	e01b      	b.n	8000b1e <check_eeprom+0x5e>
		{
			if (backupData_eeprom[i] != 0xFF)
 8000ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ae8:	687a      	ldr	r2, [r7, #4]
 8000aea:	4413      	add	r3, r2
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	2bff      	cmp	r3, #255	; 0xff
 8000af0:	d012      	beq.n	8000b18 <check_eeprom+0x58>
			{
				const uint8_t eraseData[32] = {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF};
 8000af2:	4b10      	ldr	r3, [pc, #64]	; (8000b34 <check_eeprom+0x74>)
 8000af4:	f107 040c 	add.w	r4, r7, #12
 8000af8:	461d      	mov	r5, r3
 8000afa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000afc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000afe:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000b02:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				at24_write(0, (uint8_t *)eraseData, sizeof(eraseData), 100);
 8000b06:	f107 010c 	add.w	r1, r7, #12
 8000b0a:	2364      	movs	r3, #100	; 0x64
 8000b0c:	2220      	movs	r2, #32
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f7ff ff46 	bl	80009a0 <at24_write>
				return 1; // return 1 if any of data_read == 0xFF ( has backup data )
 8000b14:	2301      	movs	r3, #1
 8000b16:	e009      	b.n	8000b2c <check_eeprom+0x6c>
		for (int i = 0; i < 5; i++)
 8000b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b20:	2b04      	cmp	r3, #4
 8000b22:	dde0      	ble.n	8000ae6 <check_eeprom+0x26>
			}
		}
		return 0; // return 0 if all data_read == 0xFF ( no backup data )
 8000b24:	2300      	movs	r3, #0
 8000b26:	e001      	b.n	8000b2c <check_eeprom+0x6c>
	}
	else
	{
		return -1;
 8000b28:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	3730      	adds	r7, #48	; 0x30
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bdb0      	pop	{r4, r5, r7, pc}
 8000b34:	08006478 	.word	0x08006478

08000b38 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x7E // some lcd 0x3F

void lcd_send_cmd (char cmd)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af02      	add	r7, sp, #8
 8000b3e:	4603      	mov	r3, r0
 8000b40:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	f023 030f 	bic.w	r3, r3, #15
 8000b48:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	011b      	lsls	r3, r3, #4
 8000b4e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000b50:	7bfb      	ldrb	r3, [r7, #15]
 8000b52:	f043 030c 	orr.w	r3, r3, #12
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000b5a:	7bfb      	ldrb	r3, [r7, #15]
 8000b5c:	f043 0308 	orr.w	r3, r3, #8
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000b64:	7bbb      	ldrb	r3, [r7, #14]
 8000b66:	f043 030c 	orr.w	r3, r3, #12
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000b6e:	7bbb      	ldrb	r3, [r7, #14]
 8000b70:	f043 0308 	orr.w	r3, r3, #8
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000b78:	f107 0208 	add.w	r2, r7, #8
 8000b7c:	2364      	movs	r3, #100	; 0x64
 8000b7e:	9300      	str	r3, [sp, #0]
 8000b80:	2304      	movs	r3, #4
 8000b82:	217e      	movs	r1, #126	; 0x7e
 8000b84:	4803      	ldr	r0, [pc, #12]	; (8000b94 <lcd_send_cmd+0x5c>)
 8000b86:	f002 f949 	bl	8002e1c <HAL_I2C_Master_Transmit>
}
 8000b8a:	bf00      	nop
 8000b8c:	3710      	adds	r7, #16
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	200000dc 	.word	0x200000dc

08000b98 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b086      	sub	sp, #24
 8000b9c:	af02      	add	r7, sp, #8
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000ba2:	79fb      	ldrb	r3, [r7, #7]
 8000ba4:	f023 030f 	bic.w	r3, r3, #15
 8000ba8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	011b      	lsls	r3, r3, #4
 8000bae:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000bb0:	7bfb      	ldrb	r3, [r7, #15]
 8000bb2:	f043 030d 	orr.w	r3, r3, #13
 8000bb6:	b2db      	uxtb	r3, r3
 8000bb8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000bba:	7bfb      	ldrb	r3, [r7, #15]
 8000bbc:	f043 0309 	orr.w	r3, r3, #9
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000bc4:	7bbb      	ldrb	r3, [r7, #14]
 8000bc6:	f043 030d 	orr.w	r3, r3, #13
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000bce:	7bbb      	ldrb	r3, [r7, #14]
 8000bd0:	f043 0309 	orr.w	r3, r3, #9
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000bd8:	f107 0208 	add.w	r2, r7, #8
 8000bdc:	2364      	movs	r3, #100	; 0x64
 8000bde:	9300      	str	r3, [sp, #0]
 8000be0:	2304      	movs	r3, #4
 8000be2:	217e      	movs	r1, #126	; 0x7e
 8000be4:	4803      	ldr	r0, [pc, #12]	; (8000bf4 <lcd_send_data+0x5c>)
 8000be6:	f002 f919 	bl	8002e1c <HAL_I2C_Master_Transmit>
}
 8000bea:	bf00      	nop
 8000bec:	3710      	adds	r7, #16
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	200000dc 	.word	0x200000dc

08000bf8 <lcd_init>:

void lcd_init (void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8000bfc:	2033      	movs	r0, #51	; 0x33
 8000bfe:	f7ff ff9b 	bl	8000b38 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 8000c02:	2032      	movs	r0, #50	; 0x32
 8000c04:	f7ff ff98 	bl	8000b38 <lcd_send_cmd>
	HAL_Delay(50);
 8000c08:	2032      	movs	r0, #50	; 0x32
 8000c0a:	f001 fab3 	bl	8002174 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 8000c0e:	2028      	movs	r0, #40	; 0x28
 8000c10:	f7ff ff92 	bl	8000b38 <lcd_send_cmd>
	HAL_Delay(50);
 8000c14:	2032      	movs	r0, #50	; 0x32
 8000c16:	f001 faad 	bl	8002174 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8000c1a:	2001      	movs	r0, #1
 8000c1c:	f7ff ff8c 	bl	8000b38 <lcd_send_cmd>
	HAL_Delay(50);
 8000c20:	2032      	movs	r0, #50	; 0x32
 8000c22:	f001 faa7 	bl	8002174 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 8000c26:	2006      	movs	r0, #6
 8000c28:	f7ff ff86 	bl	8000b38 <lcd_send_cmd>
	HAL_Delay(50);
 8000c2c:	2032      	movs	r0, #50	; 0x32
 8000c2e:	f001 faa1 	bl	8002174 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */	
 8000c32:	200c      	movs	r0, #12
 8000c34:	f7ff ff80 	bl	8000b38 <lcd_send_cmd>
	HAL_Delay(50);
 8000c38:	2032      	movs	r0, #50	; 0x32
 8000c3a:	f001 fa9b 	bl	8002174 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8000c3e:	2002      	movs	r0, #2
 8000c40:	f7ff ff7a 	bl	8000b38 <lcd_send_cmd>
	HAL_Delay(50);
 8000c44:	2032      	movs	r0, #50	; 0x32
 8000c46:	f001 fa95 	bl	8002174 <HAL_Delay>
	lcd_send_cmd (0x80);
 8000c4a:	2080      	movs	r0, #128	; 0x80
 8000c4c:	f7ff ff74 	bl	8000b38 <lcd_send_cmd>
}
 8000c50:	bf00      	nop
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000c5c:	e006      	b.n	8000c6c <lcd_send_string+0x18>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	1c5a      	adds	r2, r3, #1
 8000c62:	607a      	str	r2, [r7, #4]
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	4618      	mov	r0, r3
 8000c68:	f7ff ff96 	bl	8000b98 <lcd_send_data>
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d1f4      	bne.n	8000c5e <lcd_send_string+0xa>
}
 8000c74:	bf00      	nop
 8000c76:	bf00      	nop
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}

08000c7e <lcd_clear_display>:
	for (int i; i < sizeof(str_data); i++) {
		lcd_send_data(str_data[i]);
	}
}
void lcd_clear_display (void)
{
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 8000c82:	2001      	movs	r0, #1
 8000c84:	f7ff ff58 	bl	8000b38 <lcd_send_cmd>
}
 8000c88:	bf00      	nop
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1) 
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d108      	bne.n	8000cae <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	b2da      	uxtb	r2, r3
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	4413      	add	r3, r2
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	337f      	adds	r3, #127	; 0x7f
 8000caa:	73fb      	strb	r3, [r7, #15]
 8000cac:	e008      	b.n	8000cc0 <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	3340      	adds	r3, #64	; 0x40
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	b25b      	sxtb	r3, r3
 8000cb8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cbc:	b25b      	sxtb	r3, r3
 8000cbe:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff ff38 	bl	8000b38 <lcd_send_cmd>
}
 8000cc8:	bf00      	nop
 8000cca:	3710      	adds	r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}

08000cd0 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == watersensor_input_Pin)
 8000cda:	88fb      	ldrh	r3, [r7, #6]
 8000cdc:	2b40      	cmp	r3, #64	; 0x40
 8000cde:	d104      	bne.n	8000cea <HAL_GPIO_EXTI_Callback+0x1a>
	{
		freq_count++;
 8000ce0:	4b50      	ldr	r3, [pc, #320]	; (8000e24 <HAL_GPIO_EXTI_Callback+0x154>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	4a4f      	ldr	r2, [pc, #316]	; (8000e24 <HAL_GPIO_EXTI_Callback+0x154>)
 8000ce8:	6013      	str	r3, [r2, #0]
	}
	if (GPIO_Pin == pulse_input_Pin)
 8000cea:	88fb      	ldrh	r3, [r7, #6]
 8000cec:	2b80      	cmp	r3, #128	; 0x80
 8000cee:	d11a      	bne.n	8000d26 <HAL_GPIO_EXTI_Callback+0x56>
	{
		ZC = true;
 8000cf0:	4b4d      	ldr	r3, [pc, #308]	; (8000e28 <HAL_GPIO_EXTI_Callback+0x158>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	701a      	strb	r2, [r3, #0]
		// turn on triac and start timer 2
		if (motorRun)
 8000cf6:	4b4d      	ldr	r3, [pc, #308]	; (8000e2c <HAL_GPIO_EXTI_Callback+0x15c>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d013      	beq.n	8000d26 <HAL_GPIO_EXTI_Callback+0x56>
		{
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, alpha); // Change CCR1 value dynamically
 8000cfe:	4b4c      	ldr	r3, [pc, #304]	; (8000e30 <HAL_GPIO_EXTI_Callback+0x160>)
 8000d00:	881a      	ldrh	r2, [r3, #0]
 8000d02:	4b4c      	ldr	r3, [pc, #304]	; (8000e34 <HAL_GPIO_EXTI_Callback+0x164>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);			 // Starts the timer
 8000d08:	2100      	movs	r1, #0
 8000d0a:	484a      	ldr	r0, [pc, #296]	; (8000e34 <HAL_GPIO_EXTI_Callback+0x164>)
 8000d0c:	f004 f802 	bl	8004d14 <HAL_TIM_OC_Start_IT>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000d10:	2201      	movs	r2, #1
 8000d12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d16:	4848      	ldr	r0, [pc, #288]	; (8000e38 <HAL_GPIO_EXTI_Callback+0x168>)
 8000d18:	f001 ff0b 	bl	8002b32 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(triac_gate_GPIO_Port, triac_gate_Pin, GPIO_PIN_SET);
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	2108      	movs	r1, #8
 8000d20:	4846      	ldr	r0, [pc, #280]	; (8000e3c <HAL_GPIO_EXTI_Callback+0x16c>)
 8000d22:	f001 ff06 	bl	8002b32 <HAL_GPIO_WritePin>
		}
	}
	if (GPIO_Pin == button1_Pin)
 8000d26:	88fb      	ldrh	r3, [r7, #6]
 8000d28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000d2c:	d142      	bne.n	8000db4 <HAL_GPIO_EXTI_Callback+0xe4>
	{
		relayOn = !relayOn;
 8000d2e:	4b44      	ldr	r3, [pc, #272]	; (8000e40 <HAL_GPIO_EXTI_Callback+0x170>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	bf14      	ite	ne
 8000d36:	2301      	movne	r3, #1
 8000d38:	2300      	moveq	r3, #0
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	f083 0301 	eor.w	r3, r3, #1
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	f003 0301 	and.w	r3, r3, #1
 8000d46:	b2da      	uxtb	r2, r3
 8000d48:	4b3d      	ldr	r3, [pc, #244]	; (8000e40 <HAL_GPIO_EXTI_Callback+0x170>)
 8000d4a:	701a      	strb	r2, [r3, #0]
		if (onStart)
 8000d4c:	4b3d      	ldr	r3, [pc, #244]	; (8000e44 <HAL_GPIO_EXTI_Callback+0x174>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d003      	beq.n	8000d5c <HAL_GPIO_EXTI_Callback+0x8c>
		{
			continue_backup_run = true; // fix hêrre
 8000d54:	4b3c      	ldr	r3, [pc, #240]	; (8000e48 <HAL_GPIO_EXTI_Callback+0x178>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	701a      	strb	r2, [r3, #0]
 8000d5a:	e02b      	b.n	8000db4 <HAL_GPIO_EXTI_Callback+0xe4>
		}
		else
		{
			if (!HAL_GPIO_ReadPin(door_sensor_GPIO_Port, door_sensor_Pin))
 8000d5c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d60:	483a      	ldr	r0, [pc, #232]	; (8000e4c <HAL_GPIO_EXTI_Callback+0x17c>)
 8000d62:	f001 fecf 	bl	8002b04 <HAL_GPIO_ReadPin>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d11d      	bne.n	8000da8 <HAL_GPIO_EXTI_Callback+0xd8>
			{
				if ((mode_select[0] != 0 && mode_select[1] != 0 && mode_select[2] != 0) || (mode_select[0] == 5))
 8000d6c:	4b38      	ldr	r3, [pc, #224]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d007      	beq.n	8000d84 <HAL_GPIO_EXTI_Callback+0xb4>
 8000d74:	4b36      	ldr	r3, [pc, #216]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000d76:	785b      	ldrb	r3, [r3, #1]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d003      	beq.n	8000d84 <HAL_GPIO_EXTI_Callback+0xb4>
 8000d7c:	4b34      	ldr	r3, [pc, #208]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000d7e:	789b      	ldrb	r3, [r3, #2]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d103      	bne.n	8000d8c <HAL_GPIO_EXTI_Callback+0xbc>
 8000d84:	4b32      	ldr	r3, [pc, #200]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b05      	cmp	r3, #5
 8000d8a:	d106      	bne.n	8000d9a <HAL_GPIO_EXTI_Callback+0xca>
				{
					flag = true;
 8000d8c:	4b31      	ldr	r3, [pc, #196]	; (8000e54 <HAL_GPIO_EXTI_Callback+0x184>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	701a      	strb	r2, [r3, #0]
					procedure_run_flag = 1;
 8000d92:	4b31      	ldr	r3, [pc, #196]	; (8000e58 <HAL_GPIO_EXTI_Callback+0x188>)
 8000d94:	2201      	movs	r2, #1
 8000d96:	701a      	strb	r2, [r3, #0]
 8000d98:	e00c      	b.n	8000db4 <HAL_GPIO_EXTI_Callback+0xe4>
				}
				else
				{
					flag = true;
 8000d9a:	4b2e      	ldr	r3, [pc, #184]	; (8000e54 <HAL_GPIO_EXTI_Callback+0x184>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	701a      	strb	r2, [r3, #0]
					procedure_run_flag = -1;
 8000da0:	4b2d      	ldr	r3, [pc, #180]	; (8000e58 <HAL_GPIO_EXTI_Callback+0x188>)
 8000da2:	22ff      	movs	r2, #255	; 0xff
 8000da4:	701a      	strb	r2, [r3, #0]
 8000da6:	e005      	b.n	8000db4 <HAL_GPIO_EXTI_Callback+0xe4>
				}
			}
			else
			{
				flag = true;
 8000da8:	4b2a      	ldr	r3, [pc, #168]	; (8000e54 <HAL_GPIO_EXTI_Callback+0x184>)
 8000daa:	2201      	movs	r2, #1
 8000dac:	701a      	strb	r2, [r3, #0]
				procedure_run_flag = -2;
 8000dae:	4b2a      	ldr	r3, [pc, #168]	; (8000e58 <HAL_GPIO_EXTI_Callback+0x188>)
 8000db0:	22fe      	movs	r2, #254	; 0xfe
 8000db2:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if (GPIO_Pin == button2_Pin)
 8000db4:	88fb      	ldrh	r3, [r7, #6]
 8000db6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000dba:	d10c      	bne.n	8000dd6 <HAL_GPIO_EXTI_Callback+0x106>
		== 2 : giat ngam (giat lau lau lau)
		== 3 : giat nhanh (giat nhe)
		== 4 : vat va xa
		== 5 : chi xa
		*/
		mode_select[0]++;
 8000dbc:	4b24      	ldr	r3, [pc, #144]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	b2da      	uxtb	r2, r3
 8000dc4:	4b22      	ldr	r3, [pc, #136]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000dc6:	701a      	strb	r2, [r3, #0]
		if (mode_select[0] > 5)
 8000dc8:	4b21      	ldr	r3, [pc, #132]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	2b05      	cmp	r3, #5
 8000dce:	d902      	bls.n	8000dd6 <HAL_GPIO_EXTI_Callback+0x106>
		{
			mode_select[0] = 1;
 8000dd0:	4b1f      	ldr	r3, [pc, #124]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	701a      	strb	r2, [r3, #0]
		}
	}
	if (GPIO_Pin == button3_Pin)
 8000dd6:	88fb      	ldrh	r3, [r7, #6]
 8000dd8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000ddc:	d10c      	bne.n	8000df8 <HAL_GPIO_EXTI_Callback+0x128>
	{
		/*
		mode_select[1] - bien luu muc nuoc
		== i : muc nuoc = (i*10)%
		*/
		mode_select[1]++;
 8000dde:	4b1c      	ldr	r3, [pc, #112]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000de0:	785b      	ldrb	r3, [r3, #1]
 8000de2:	3301      	adds	r3, #1
 8000de4:	b2da      	uxtb	r2, r3
 8000de6:	4b1a      	ldr	r3, [pc, #104]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000de8:	705a      	strb	r2, [r3, #1]
		if (mode_select[1] > 10)
 8000dea:	4b19      	ldr	r3, [pc, #100]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000dec:	785b      	ldrb	r3, [r3, #1]
 8000dee:	2b0a      	cmp	r3, #10
 8000df0:	d902      	bls.n	8000df8 <HAL_GPIO_EXTI_Callback+0x128>
		{
			mode_select[1] = 1;
 8000df2:	4b17      	ldr	r3, [pc, #92]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000df4:	2201      	movs	r2, #1
 8000df6:	705a      	strb	r2, [r3, #1]
		}
	}
	if (GPIO_Pin == button4_Pin)
 8000df8:	88fb      	ldrh	r3, [r7, #6]
 8000dfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000dfe:	d10c      	bne.n	8000e1a <HAL_GPIO_EXTI_Callback+0x14a>
	{
		/*
		mode_select[2] - bien luu so lan xa
		== i : so lan xa = i (i <= 3)
		*/
		mode_select[2]++;
 8000e00:	4b13      	ldr	r3, [pc, #76]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000e02:	789b      	ldrb	r3, [r3, #2]
 8000e04:	3301      	adds	r3, #1
 8000e06:	b2da      	uxtb	r2, r3
 8000e08:	4b11      	ldr	r3, [pc, #68]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000e0a:	709a      	strb	r2, [r3, #2]
		if (mode_select[2] > 3)
 8000e0c:	4b10      	ldr	r3, [pc, #64]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000e0e:	789b      	ldrb	r3, [r3, #2]
 8000e10:	2b03      	cmp	r3, #3
 8000e12:	d902      	bls.n	8000e1a <HAL_GPIO_EXTI_Callback+0x14a>
		{
			mode_select[2] = 1;
 8000e14:	4b0e      	ldr	r3, [pc, #56]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x180>)
 8000e16:	2201      	movs	r2, #1
 8000e18:	709a      	strb	r2, [r3, #2]
		}
	}
}
 8000e1a:	bf00      	nop
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	2000021c 	.word	0x2000021c
 8000e28:	20000218 	.word	0x20000218
 8000e2c:	20000217 	.word	0x20000217
 8000e30:	20000222 	.word	0x20000222
 8000e34:	20000184 	.word	0x20000184
 8000e38:	40011000 	.word	0x40011000
 8000e3c:	40010c00 	.word	0x40010c00
 8000e40:	20000216 	.word	0x20000216
 8000e44:	20000000 	.word	0x20000000
 8000e48:	20000214 	.word	0x20000214
 8000e4c:	40010800 	.word	0x40010800
 8000e50:	20000224 	.word	0x20000224
 8000e54:	2000022d 	.word	0x2000022d
 8000e58:	20000215 	.word	0x20000215
 8000e5c:	00000000 	.word	0x00000000

08000e60 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a1e      	ldr	r2, [pc, #120]	; (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d12e      	bne.n	8000ed0 <HAL_TIM_PeriodElapsedCallback+0x70>
		// frequency = freq_count
		/*
		 * Water level: 0% ~ f = 11300Hz; 100% ~ f = 9000Hz
		 * Need to make a graph for this, temporarily use Linear
		 */
		water_level = (int)(freq_count - 9000.0) / (11300.0 - 9000.0) * 100.0; // convert into 0-100%
 8000e72:	4b1e      	ldr	r3, [pc, #120]	; (8000eec <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff faac 	bl	80003d4 <__aeabi_ui2d>
 8000e7c:	a316      	add	r3, pc, #88	; (adr r3, 8000ed8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e82:	f7ff f969 	bl	8000158 <__aeabi_dsub>
 8000e86:	4602      	mov	r2, r0
 8000e88:	460b      	mov	r3, r1
 8000e8a:	4610      	mov	r0, r2
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	f7ff fd2d 	bl	80008ec <__aeabi_d2iz>
 8000e92:	4603      	mov	r3, r0
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff faad 	bl	80003f4 <__aeabi_i2d>
 8000e9a:	a311      	add	r3, pc, #68	; (adr r3, 8000ee0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ea0:	f7ff fc3c 	bl	800071c <__aeabi_ddiv>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	460b      	mov	r3, r1
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	4619      	mov	r1, r3
 8000eac:	f04f 0200 	mov.w	r2, #0
 8000eb0:	4b0f      	ldr	r3, [pc, #60]	; (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000eb2:	f7ff fb09 	bl	80004c8 <__aeabi_dmul>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	460b      	mov	r3, r1
 8000eba:	4610      	mov	r0, r2
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	f7ff fd3d 	bl	800093c <__aeabi_d2uiz>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	b2da      	uxtb	r2, r3
 8000ec6:	4b0b      	ldr	r3, [pc, #44]	; (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000ec8:	701a      	strb	r2, [r3, #0]
		freq_count = 0;
 8000eca:	4b08      	ldr	r3, [pc, #32]	; (8000eec <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
	}
}
 8000ed0:	bf00      	nop
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	00000000 	.word	0x00000000
 8000edc:	40c19400 	.word	0x40c19400
 8000ee0:	00000000 	.word	0x00000000
 8000ee4:	40a1f800 	.word	0x40a1f800
 8000ee8:	40000800 	.word	0x40000800
 8000eec:	2000021c 	.word	0x2000021c
 8000ef0:	40590000 	.word	0x40590000
 8000ef4:	20000220 	.word	0x20000220

08000ef8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000efc:	f001 f8d8 	bl	80020b0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000f00:	f000 f832 	bl	8000f68 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f04:	f000 f9e4 	bl	80012d0 <MX_GPIO_Init>
	MX_ADC1_Init();
 8000f08:	f000 f880 	bl	800100c <MX_ADC1_Init>
	MX_TIM2_Init();
 8000f0c:	f000 f918 	bl	8001140 <MX_TIM2_Init>
	MX_I2C1_Init();
 8000f10:	f000 f8ba 	bl	8001088 <MX_I2C1_Init>
	MX_I2C2_Init();
 8000f14:	f000 f8e6 	bl	80010e4 <MX_I2C2_Init>
	MX_TIM4_Init();
 8000f18:	f000 f988 	bl	800122c <MX_TIM4_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(1000); // delay 1000ms to wait for everything
 8000f1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f20:	f001 f928 	bl	8002174 <HAL_Delay>
	// if (ZC)
	// {
	// 	onStart = true;
	// }
	lcd_init();
 8000f24:	f7ff fe68 	bl	8000bf8 <lcd_init>
	updateLCD(100);
 8000f28:	2064      	movs	r0, #100	; 0x64
 8000f2a:	f000 fa99 	bl	8001460 <updateLCD>
	onStart = false;
 8000f2e:	4b0a      	ldr	r3, [pc, #40]	; (8000f58 <main+0x60>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	701a      	strb	r2, [r3, #0]
	procedure_init();
 8000f34:	f000 fe42 	bl	8001bbc <procedure_init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		updateLCD(100);
 8000f38:	2064      	movs	r0, #100	; 0x64
 8000f3a:	f000 fa91 	bl	8001460 <updateLCD>
		// power_observer();
		if (procedure_run_flag)
 8000f3e:	4b07      	ldr	r3, [pc, #28]	; (8000f5c <main+0x64>)
 8000f40:	f993 3000 	ldrsb.w	r3, [r3]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d0f7      	beq.n	8000f38 <main+0x40>
		{
			run_procedure(mode_select, water_level, &procedure_run_flag);
 8000f48:	4b05      	ldr	r3, [pc, #20]	; (8000f60 <main+0x68>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	4a03      	ldr	r2, [pc, #12]	; (8000f5c <main+0x64>)
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4804      	ldr	r0, [pc, #16]	; (8000f64 <main+0x6c>)
 8000f52:	f000 fe41 	bl	8001bd8 <run_procedure>
		updateLCD(100);
 8000f56:	e7ef      	b.n	8000f38 <main+0x40>
 8000f58:	20000000 	.word	0x20000000
 8000f5c:	20000215 	.word	0x20000215
 8000f60:	20000220 	.word	0x20000220
 8000f64:	20000224 	.word	0x20000224

08000f68 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b094      	sub	sp, #80	; 0x50
 8000f6c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f72:	2228      	movs	r2, #40	; 0x28
 8000f74:	2100      	movs	r1, #0
 8000f76:	4618      	mov	r0, r3
 8000f78:	f004 fdf0 	bl	8005b5c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f7c:	f107 0314 	add.w	r3, r7, #20
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
 8000f8a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	605a      	str	r2, [r3, #4]
 8000f94:	609a      	str	r2, [r3, #8]
 8000f96:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f98:	2302      	movs	r3, #2
 8000f9a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fa0:	2310      	movs	r3, #16
 8000fa2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fa8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fac:	4618      	mov	r0, r3
 8000fae:	f003 f905 	bl	80041bc <HAL_RCC_OscConfig>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <SystemClock_Config+0x54>
	{
		Error_Handler();
 8000fb8:	f000 fbec 	bl	8001794 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000fbc:	230f      	movs	r3, #15
 8000fbe:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fcc:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fd2:	f107 0314 	add.w	r3, r7, #20
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f003 fb71 	bl	80046c0 <HAL_RCC_ClockConfig>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <SystemClock_Config+0x80>
	{
		Error_Handler();
 8000fe4:	f000 fbd6 	bl	8001794 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000fec:	2300      	movs	r3, #0
 8000fee:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ff0:	1d3b      	adds	r3, r7, #4
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f003 fcde 	bl	80049b4 <HAL_RCCEx_PeriphCLKConfig>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8000ffe:	f000 fbc9 	bl	8001794 <Error_Handler>
	}
}
 8001002:	bf00      	nop
 8001004:	3750      	adds	r7, #80	; 0x50
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 8001012:	1d3b      	adds	r3, r7, #4
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 800101c:	4b18      	ldr	r3, [pc, #96]	; (8001080 <MX_ADC1_Init+0x74>)
 800101e:	4a19      	ldr	r2, [pc, #100]	; (8001084 <MX_ADC1_Init+0x78>)
 8001020:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001022:	4b17      	ldr	r3, [pc, #92]	; (8001080 <MX_ADC1_Init+0x74>)
 8001024:	2200      	movs	r2, #0
 8001026:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001028:	4b15      	ldr	r3, [pc, #84]	; (8001080 <MX_ADC1_Init+0x74>)
 800102a:	2200      	movs	r2, #0
 800102c:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 800102e:	4b14      	ldr	r3, [pc, #80]	; (8001080 <MX_ADC1_Init+0x74>)
 8001030:	2200      	movs	r2, #0
 8001032:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001034:	4b12      	ldr	r3, [pc, #72]	; (8001080 <MX_ADC1_Init+0x74>)
 8001036:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800103a:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800103c:	4b10      	ldr	r3, [pc, #64]	; (8001080 <MX_ADC1_Init+0x74>)
 800103e:	2200      	movs	r2, #0
 8001040:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 8001042:	4b0f      	ldr	r3, [pc, #60]	; (8001080 <MX_ADC1_Init+0x74>)
 8001044:	2201      	movs	r2, #1
 8001046:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001048:	480d      	ldr	r0, [pc, #52]	; (8001080 <MX_ADC1_Init+0x74>)
 800104a:	f001 f8b7 	bl	80021bc <HAL_ADC_Init>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_ADC1_Init+0x4c>
	{
		Error_Handler();
 8001054:	f000 fb9e 	bl	8001794 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_2;
 8001058:	2302      	movs	r3, #2
 800105a:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800105c:	2301      	movs	r3, #1
 800105e:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001060:	2300      	movs	r3, #0
 8001062:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001064:	1d3b      	adds	r3, r7, #4
 8001066:	4619      	mov	r1, r3
 8001068:	4805      	ldr	r0, [pc, #20]	; (8001080 <MX_ADC1_Init+0x74>)
 800106a:	f001 f97f 	bl	800236c <HAL_ADC_ConfigChannel>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_ADC1_Init+0x6c>
	{
		Error_Handler();
 8001074:	f000 fb8e 	bl	8001794 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */
}
 8001078:	bf00      	nop
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	200000ac 	.word	0x200000ac
 8001084:	40012400 	.word	0x40012400

08001088 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800108c:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <MX_I2C1_Init+0x50>)
 800108e:	4a13      	ldr	r2, [pc, #76]	; (80010dc <MX_I2C1_Init+0x54>)
 8001090:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001092:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <MX_I2C1_Init+0x50>)
 8001094:	4a12      	ldr	r2, [pc, #72]	; (80010e0 <MX_I2C1_Init+0x58>)
 8001096:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001098:	4b0f      	ldr	r3, [pc, #60]	; (80010d8 <MX_I2C1_Init+0x50>)
 800109a:	2200      	movs	r2, #0
 800109c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800109e:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <MX_I2C1_Init+0x50>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010a4:	4b0c      	ldr	r3, [pc, #48]	; (80010d8 <MX_I2C1_Init+0x50>)
 80010a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010aa:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010ac:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <MX_I2C1_Init+0x50>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80010b2:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <MX_I2C1_Init+0x50>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010b8:	4b07      	ldr	r3, [pc, #28]	; (80010d8 <MX_I2C1_Init+0x50>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010be:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <MX_I2C1_Init+0x50>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010c4:	4804      	ldr	r0, [pc, #16]	; (80010d8 <MX_I2C1_Init+0x50>)
 80010c6:	f001 fd65 	bl	8002b94 <HAL_I2C_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 80010d0:	f000 fb60 	bl	8001794 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */
}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	200000dc 	.word	0x200000dc
 80010dc:	40005400 	.word	0x40005400
 80010e0:	000186a0 	.word	0x000186a0

080010e4 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80010e8:	4b12      	ldr	r3, [pc, #72]	; (8001134 <MX_I2C2_Init+0x50>)
 80010ea:	4a13      	ldr	r2, [pc, #76]	; (8001138 <MX_I2C2_Init+0x54>)
 80010ec:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 100000;
 80010ee:	4b11      	ldr	r3, [pc, #68]	; (8001134 <MX_I2C2_Init+0x50>)
 80010f0:	4a12      	ldr	r2, [pc, #72]	; (800113c <MX_I2C2_Init+0x58>)
 80010f2:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010f4:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <MX_I2C2_Init+0x50>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 80010fa:	4b0e      	ldr	r3, [pc, #56]	; (8001134 <MX_I2C2_Init+0x50>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001100:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <MX_I2C2_Init+0x50>)
 8001102:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001106:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001108:	4b0a      	ldr	r3, [pc, #40]	; (8001134 <MX_I2C2_Init+0x50>)
 800110a:	2200      	movs	r2, #0
 800110c:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <MX_I2C2_Init+0x50>)
 8001110:	2200      	movs	r2, #0
 8001112:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <MX_I2C2_Init+0x50>)
 8001116:	2200      	movs	r2, #0
 8001118:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800111a:	4b06      	ldr	r3, [pc, #24]	; (8001134 <MX_I2C2_Init+0x50>)
 800111c:	2200      	movs	r2, #0
 800111e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001120:	4804      	ldr	r0, [pc, #16]	; (8001134 <MX_I2C2_Init+0x50>)
 8001122:	f001 fd37 	bl	8002b94 <HAL_I2C_Init>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_I2C2_Init+0x4c>
	{
		Error_Handler();
 800112c:	f000 fb32 	bl	8001794 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000130 	.word	0x20000130
 8001138:	40005800 	.word	0x40005800
 800113c:	000186a0 	.word	0x000186a0

08001140 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b08e      	sub	sp, #56	; 0x38
 8001144:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001146:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001154:	f107 0320 	add.w	r3, r7, #32
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
 800116c:	615a      	str	r2, [r3, #20]
 800116e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001170:	4b2d      	ldr	r3, [pc, #180]	; (8001228 <MX_TIM2_Init+0xe8>)
 8001172:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001176:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 16 - 1;
 8001178:	4b2b      	ldr	r3, [pc, #172]	; (8001228 <MX_TIM2_Init+0xe8>)
 800117a:	220f      	movs	r2, #15
 800117c:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800117e:	4b2a      	ldr	r3, [pc, #168]	; (8001228 <MX_TIM2_Init+0xe8>)
 8001180:	2200      	movs	r2, #0
 8001182:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 0xFFFF - 1;
 8001184:	4b28      	ldr	r3, [pc, #160]	; (8001228 <MX_TIM2_Init+0xe8>)
 8001186:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800118a:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800118c:	4b26      	ldr	r3, [pc, #152]	; (8001228 <MX_TIM2_Init+0xe8>)
 800118e:	2200      	movs	r2, #0
 8001190:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001192:	4b25      	ldr	r3, [pc, #148]	; (8001228 <MX_TIM2_Init+0xe8>)
 8001194:	2280      	movs	r2, #128	; 0x80
 8001196:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001198:	4823      	ldr	r0, [pc, #140]	; (8001228 <MX_TIM2_Init+0xe8>)
 800119a:	f003 fcc1 	bl	8004b20 <HAL_TIM_Base_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_TIM2_Init+0x68>
	{
		Error_Handler();
 80011a4:	f000 faf6 	bl	8001794 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ac:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011b2:	4619      	mov	r1, r3
 80011b4:	481c      	ldr	r0, [pc, #112]	; (8001228 <MX_TIM2_Init+0xe8>)
 80011b6:	f004 f89b 	bl	80052f0 <HAL_TIM_ConfigClockSource>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_TIM2_Init+0x84>
	{
		Error_Handler();
 80011c0:	f000 fae8 	bl	8001794 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80011c4:	4818      	ldr	r0, [pc, #96]	; (8001228 <MX_TIM2_Init+0xe8>)
 80011c6:	f003 fd4d 	bl	8004c64 <HAL_TIM_OC_Init>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_TIM2_Init+0x94>
	{
		Error_Handler();
 80011d0:	f000 fae0 	bl	8001794 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011d4:	2300      	movs	r3, #0
 80011d6:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011dc:	f107 0320 	add.w	r3, r7, #32
 80011e0:	4619      	mov	r1, r3
 80011e2:	4811      	ldr	r0, [pc, #68]	; (8001228 <MX_TIM2_Init+0xe8>)
 80011e4:	f004 fc20 	bl	8005a28 <HAL_TIMEx_MasterConfigSynchronization>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_TIM2_Init+0xb2>
	{
		Error_Handler();
 80011ee:	f000 fad1 	bl	8001794 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80011f2:	2300      	movs	r3, #0
 80011f4:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011fa:	2300      	movs	r3, #0
 80011fc:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011fe:	2300      	movs	r3, #0
 8001200:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001202:	1d3b      	adds	r3, r7, #4
 8001204:	2200      	movs	r2, #0
 8001206:	4619      	mov	r1, r3
 8001208:	4807      	ldr	r0, [pc, #28]	; (8001228 <MX_TIM2_Init+0xe8>)
 800120a:	f004 f815 	bl	8005238 <HAL_TIM_OC_ConfigChannel>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_TIM2_Init+0xd8>
	{
		Error_Handler();
 8001214:	f000 fabe 	bl	8001794 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8001218:	4803      	ldr	r0, [pc, #12]	; (8001228 <MX_TIM2_Init+0xe8>)
 800121a:	f000 fbeb 	bl	80019f4 <HAL_TIM_MspPostInit>
}
 800121e:	bf00      	nop
 8001220:	3738      	adds	r7, #56	; 0x38
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	20000184 	.word	0x20000184

0800122c <MX_TIM4_Init>:
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001232:	f107 0308 	add.w	r3, r7, #8
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001240:	463b      	mov	r3, r7
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8001248:	4b1f      	ldr	r3, [pc, #124]	; (80012c8 <MX_TIM4_Init+0x9c>)
 800124a:	4a20      	ldr	r2, [pc, #128]	; (80012cc <MX_TIM4_Init+0xa0>)
 800124c:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 8000 - 1;
 800124e:	4b1e      	ldr	r3, [pc, #120]	; (80012c8 <MX_TIM4_Init+0x9c>)
 8001250:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001254:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001256:	4b1c      	ldr	r3, [pc, #112]	; (80012c8 <MX_TIM4_Init+0x9c>)
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 1000 - 1;
 800125c:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <MX_TIM4_Init+0x9c>)
 800125e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001262:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001264:	4b18      	ldr	r3, [pc, #96]	; (80012c8 <MX_TIM4_Init+0x9c>)
 8001266:	2200      	movs	r2, #0
 8001268:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800126a:	4b17      	ldr	r3, [pc, #92]	; (80012c8 <MX_TIM4_Init+0x9c>)
 800126c:	2280      	movs	r2, #128	; 0x80
 800126e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001270:	4815      	ldr	r0, [pc, #84]	; (80012c8 <MX_TIM4_Init+0x9c>)
 8001272:	f003 fc55 	bl	8004b20 <HAL_TIM_Base_Init>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM4_Init+0x54>
	{
		Error_Handler();
 800127c:	f000 fa8a 	bl	8001794 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001280:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001284:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001286:	f107 0308 	add.w	r3, r7, #8
 800128a:	4619      	mov	r1, r3
 800128c:	480e      	ldr	r0, [pc, #56]	; (80012c8 <MX_TIM4_Init+0x9c>)
 800128e:	f004 f82f 	bl	80052f0 <HAL_TIM_ConfigClockSource>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_TIM4_Init+0x70>
	{
		Error_Handler();
 8001298:	f000 fa7c 	bl	8001794 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800129c:	2300      	movs	r3, #0
 800129e:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012a0:	2300      	movs	r3, #0
 80012a2:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80012a4:	463b      	mov	r3, r7
 80012a6:	4619      	mov	r1, r3
 80012a8:	4807      	ldr	r0, [pc, #28]	; (80012c8 <MX_TIM4_Init+0x9c>)
 80012aa:	f004 fbbd 	bl	8005a28 <HAL_TIMEx_MasterConfigSynchronization>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_TIM4_Init+0x8c>
	{
		Error_Handler();
 80012b4:	f000 fa6e 	bl	8001794 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */
	HAL_TIM_Base_Start_IT(&htim4);
 80012b8:	4803      	ldr	r0, [pc, #12]	; (80012c8 <MX_TIM4_Init+0x9c>)
 80012ba:	f003 fc81 	bl	8004bc0 <HAL_TIM_Base_Start_IT>
	/* USER CODE END TIM4_Init 2 */
}
 80012be:	bf00      	nop
 80012c0:	3718      	adds	r7, #24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	200001cc 	.word	0x200001cc
 80012cc:	40000800 	.word	0x40000800

080012d0 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d6:	f107 0310 	add.w	r3, r7, #16
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80012e4:	4b59      	ldr	r3, [pc, #356]	; (800144c <MX_GPIO_Init+0x17c>)
 80012e6:	699b      	ldr	r3, [r3, #24]
 80012e8:	4a58      	ldr	r2, [pc, #352]	; (800144c <MX_GPIO_Init+0x17c>)
 80012ea:	f043 0310 	orr.w	r3, r3, #16
 80012ee:	6193      	str	r3, [r2, #24]
 80012f0:	4b56      	ldr	r3, [pc, #344]	; (800144c <MX_GPIO_Init+0x17c>)
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	f003 0310 	and.w	r3, r3, #16
 80012f8:	60fb      	str	r3, [r7, #12]
 80012fa:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80012fc:	4b53      	ldr	r3, [pc, #332]	; (800144c <MX_GPIO_Init+0x17c>)
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	4a52      	ldr	r2, [pc, #328]	; (800144c <MX_GPIO_Init+0x17c>)
 8001302:	f043 0320 	orr.w	r3, r3, #32
 8001306:	6193      	str	r3, [r2, #24]
 8001308:	4b50      	ldr	r3, [pc, #320]	; (800144c <MX_GPIO_Init+0x17c>)
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	f003 0320 	and.w	r3, r3, #32
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001314:	4b4d      	ldr	r3, [pc, #308]	; (800144c <MX_GPIO_Init+0x17c>)
 8001316:	699b      	ldr	r3, [r3, #24]
 8001318:	4a4c      	ldr	r2, [pc, #304]	; (800144c <MX_GPIO_Init+0x17c>)
 800131a:	f043 0304 	orr.w	r3, r3, #4
 800131e:	6193      	str	r3, [r2, #24]
 8001320:	4b4a      	ldr	r3, [pc, #296]	; (800144c <MX_GPIO_Init+0x17c>)
 8001322:	699b      	ldr	r3, [r3, #24]
 8001324:	f003 0304 	and.w	r3, r3, #4
 8001328:	607b      	str	r3, [r7, #4]
 800132a:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800132c:	4b47      	ldr	r3, [pc, #284]	; (800144c <MX_GPIO_Init+0x17c>)
 800132e:	699b      	ldr	r3, [r3, #24]
 8001330:	4a46      	ldr	r2, [pc, #280]	; (800144c <MX_GPIO_Init+0x17c>)
 8001332:	f043 0308 	orr.w	r3, r3, #8
 8001336:	6193      	str	r3, [r2, #24]
 8001338:	4b44      	ldr	r3, [pc, #272]	; (800144c <MX_GPIO_Init+0x17c>)
 800133a:	699b      	ldr	r3, [r3, #24]
 800133c:	f003 0308 	and.w	r3, r3, #8
 8001340:	603b      	str	r3, [r7, #0]
 8001342:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001344:	2200      	movs	r2, #0
 8001346:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800134a:	4841      	ldr	r0, [pc, #260]	; (8001450 <MX_GPIO_Init+0x180>)
 800134c:	f001 fbf1 	bl	8002b32 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1 | GPIO_PIN_12, GPIO_PIN_RESET);
 8001350:	2200      	movs	r2, #0
 8001352:	f241 0102 	movw	r1, #4098	; 0x1002
 8001356:	483f      	ldr	r0, [pc, #252]	; (8001454 <MX_GPIO_Init+0x184>)
 8001358:	f001 fbeb 	bl	8002b32 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5, GPIO_PIN_RESET);
 800135c:	2200      	movs	r2, #0
 800135e:	2138      	movs	r1, #56	; 0x38
 8001360:	483d      	ldr	r0, [pc, #244]	; (8001458 <MX_GPIO_Init+0x188>)
 8001362:	f001 fbe6 	bl	8002b32 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001366:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800136a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136c:	2301      	movs	r3, #1
 800136e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001374:	2302      	movs	r3, #2
 8001376:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001378:	f107 0310 	add.w	r3, r7, #16
 800137c:	4619      	mov	r1, r3
 800137e:	4834      	ldr	r0, [pc, #208]	; (8001450 <MX_GPIO_Init+0x180>)
 8001380:	f001 fa3c 	bl	80027fc <HAL_GPIO_Init>

	/*Configure GPIO pins : PA1 PA12 */
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_12;
 8001384:	f241 0302 	movw	r3, #4098	; 0x1002
 8001388:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138a:	2301      	movs	r3, #1
 800138c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001392:	2302      	movs	r3, #2
 8001394:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001396:	f107 0310 	add.w	r3, r7, #16
 800139a:	4619      	mov	r1, r3
 800139c:	482d      	ldr	r0, [pc, #180]	; (8001454 <MX_GPIO_Init+0x184>)
 800139e:	f001 fa2d 	bl	80027fc <HAL_GPIO_Init>

	/*Configure GPIO pins : PB12 PB13 PB14 PB15 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 80013a2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80013a6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013a8:	4b2c      	ldr	r3, [pc, #176]	; (800145c <MX_GPIO_Init+0x18c>)
 80013aa:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b0:	f107 0310 	add.w	r3, r7, #16
 80013b4:	4619      	mov	r1, r3
 80013b6:	4828      	ldr	r0, [pc, #160]	; (8001458 <MX_GPIO_Init+0x188>)
 80013b8:	f001 fa20 	bl	80027fc <HAL_GPIO_Init>

	/*Configure GPIO pin : PA15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 80013bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80013c0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c2:	2300      	movs	r3, #0
 80013c4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c6:	2300      	movs	r3, #0
 80013c8:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ca:	f107 0310 	add.w	r3, r7, #16
 80013ce:	4619      	mov	r1, r3
 80013d0:	4820      	ldr	r0, [pc, #128]	; (8001454 <MX_GPIO_Init+0x184>)
 80013d2:	f001 fa13 	bl	80027fc <HAL_GPIO_Init>

	/*Configure GPIO pins : PB3 PB4 PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5;
 80013d6:	2338      	movs	r3, #56	; 0x38
 80013d8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013da:	2301      	movs	r3, #1
 80013dc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e2:	2302      	movs	r3, #2
 80013e4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e6:	f107 0310 	add.w	r3, r7, #16
 80013ea:	4619      	mov	r1, r3
 80013ec:	481a      	ldr	r0, [pc, #104]	; (8001458 <MX_GPIO_Init+0x188>)
 80013ee:	f001 fa05 	bl	80027fc <HAL_GPIO_Init>

	/*Configure GPIO pin : PB6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 80013f2:	2340      	movs	r3, #64	; 0x40
 80013f4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013f6:	4b19      	ldr	r3, [pc, #100]	; (800145c <MX_GPIO_Init+0x18c>)
 80013f8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013fa:	2302      	movs	r3, #2
 80013fc:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fe:	f107 0310 	add.w	r3, r7, #16
 8001402:	4619      	mov	r1, r3
 8001404:	4814      	ldr	r0, [pc, #80]	; (8001458 <MX_GPIO_Init+0x188>)
 8001406:	f001 f9f9 	bl	80027fc <HAL_GPIO_Init>

	/*Configure GPIO pin : PB7 */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800140a:	2380      	movs	r3, #128	; 0x80
 800140c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800140e:	4b13      	ldr	r3, [pc, #76]	; (800145c <MX_GPIO_Init+0x18c>)
 8001410:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001412:	2301      	movs	r3, #1
 8001414:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001416:	f107 0310 	add.w	r3, r7, #16
 800141a:	4619      	mov	r1, r3
 800141c:	480e      	ldr	r0, [pc, #56]	; (8001458 <MX_GPIO_Init+0x188>)
 800141e:	f001 f9ed 	bl	80027fc <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001422:	2200      	movs	r2, #0
 8001424:	2100      	movs	r1, #0
 8001426:	2017      	movs	r0, #23
 8001428:	f001 f9b1 	bl	800278e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800142c:	2017      	movs	r0, #23
 800142e:	f001 f9ca 	bl	80027c6 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001432:	2200      	movs	r2, #0
 8001434:	2100      	movs	r1, #0
 8001436:	2028      	movs	r0, #40	; 0x28
 8001438:	f001 f9a9 	bl	800278e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800143c:	2028      	movs	r0, #40	; 0x28
 800143e:	f001 f9c2 	bl	80027c6 <HAL_NVIC_EnableIRQ>
}
 8001442:	bf00      	nop
 8001444:	3720      	adds	r7, #32
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40021000 	.word	0x40021000
 8001450:	40011000 	.word	0x40011000
 8001454:	40010800 	.word	0x40010800
 8001458:	40010c00 	.word	0x40010c00
 800145c:	10110000 	.word	0x10110000

08001460 <updateLCD>:

/* USER CODE BEGIN 4 */
void updateLCD(int index)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b094      	sub	sp, #80	; 0x50
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
	/*
	Updating LCD if index is different from current index;
	*/
	static uint32_t previous_tick = 0;		 // variable to store previous time
	static int previous_mode[3] = {0, 0, 0}; // make sure initial current == mode_select to display first message
	if (onStart)
 8001468:	4bae      	ldr	r3, [pc, #696]	; (8001724 <updateLCD+0x2c4>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d038      	beq.n	80014e2 <updateLCD+0x82>
	{
		lcd_goto_XY(1, 0);
 8001470:	2100      	movs	r1, #0
 8001472:	2001      	movs	r0, #1
 8001474:	f7ff fc0a 	bl	8000c8c <lcd_goto_XY>
		lcd_send_string("MyWashingMachine");
 8001478:	48ab      	ldr	r0, [pc, #684]	; (8001728 <updateLCD+0x2c8>)
 800147a:	f7ff fbeb 	bl	8000c54 <lcd_send_string>
		int8_t retval = check_eeprom(backupData_eeprom);
 800147e:	48ab      	ldr	r0, [pc, #684]	; (800172c <updateLCD+0x2cc>)
 8001480:	f7ff fb1e 	bl	8000ac0 <check_eeprom>
 8001484:	4603      	mov	r3, r0
 8001486:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
		switch (retval)
 800148a:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 800148e:	2b01      	cmp	r3, #1
 8001490:	d018      	beq.n	80014c4 <updateLCD+0x64>
 8001492:	2b01      	cmp	r3, #1
 8001494:	f300 8142 	bgt.w	800171c <updateLCD+0x2bc>
 8001498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800149c:	d002      	beq.n	80014a4 <updateLCD+0x44>
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d008      	beq.n	80014b4 <updateLCD+0x54>
 80014a2:	e13b      	b.n	800171c <updateLCD+0x2bc>
		{
		case -1: // eeprom error code
			lcd_goto_XY(2, 0);
 80014a4:	2100      	movs	r1, #0
 80014a6:	2002      	movs	r0, #2
 80014a8:	f7ff fbf0 	bl	8000c8c <lcd_goto_XY>
			lcd_send_string("Eeprom failed!");
 80014ac:	48a0      	ldr	r0, [pc, #640]	; (8001730 <updateLCD+0x2d0>)
 80014ae:	f7ff fbd1 	bl	8000c54 <lcd_send_string>
			return;
 80014b2:	e133      	b.n	800171c <updateLCD+0x2bc>
		case 0: // eeprom ok, no recovery data
			lcd_goto_XY(2, 0);
 80014b4:	2100      	movs	r1, #0
 80014b6:	2002      	movs	r0, #2
 80014b8:	f7ff fbe8 	bl	8000c8c <lcd_goto_XY>
			lcd_send_string("Eeprom OK!");
 80014bc:	489d      	ldr	r0, [pc, #628]	; (8001734 <updateLCD+0x2d4>)
 80014be:	f7ff fbc9 	bl	8000c54 <lcd_send_string>
			return;
 80014c2:	e12b      	b.n	800171c <updateLCD+0x2bc>
		case 1:
			lcd_goto_XY(1, 0);
 80014c4:	2100      	movs	r1, #0
 80014c6:	2001      	movs	r0, #1
 80014c8:	f7ff fbe0 	bl	8000c8c <lcd_goto_XY>
			lcd_send_string("Bkup available! ");
 80014cc:	489a      	ldr	r0, [pc, #616]	; (8001738 <updateLCD+0x2d8>)
 80014ce:	f7ff fbc1 	bl	8000c54 <lcd_send_string>
			lcd_goto_XY(2, 0);
 80014d2:	2100      	movs	r1, #0
 80014d4:	2002      	movs	r0, #2
 80014d6:	f7ff fbd9 	bl	8000c8c <lcd_goto_XY>
			lcd_send_string("START to resume ");
 80014da:	4898      	ldr	r0, [pc, #608]	; (800173c <updateLCD+0x2dc>)
 80014dc:	f7ff fbba 	bl	8000c54 <lcd_send_string>
			return;
 80014e0:	e11c      	b.n	800171c <updateLCD+0x2bc>
		}
	}
	else
	{
		for (int i = 0; i < 3; i++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80014e6:	e07e      	b.n	80015e6 <updateLCD+0x186>
		{
			if (previous_mode[i] != mode_select[i])
 80014e8:	4a95      	ldr	r2, [pc, #596]	; (8001740 <updateLCD+0x2e0>)
 80014ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f0:	4994      	ldr	r1, [pc, #592]	; (8001744 <updateLCD+0x2e4>)
 80014f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80014f4:	440a      	add	r2, r1
 80014f6:	7812      	ldrb	r2, [r2, #0]
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d071      	beq.n	80015e0 <updateLCD+0x180>
			{
				flag = true;
 80014fc:	4b92      	ldr	r3, [pc, #584]	; (8001748 <updateLCD+0x2e8>)
 80014fe:	2201      	movs	r2, #1
 8001500:	701a      	strb	r2, [r3, #0]
				previous_tick = HAL_GetTick();
 8001502:	f000 fe2d 	bl	8002160 <HAL_GetTick>
 8001506:	4603      	mov	r3, r0
 8001508:	4a90      	ldr	r2, [pc, #576]	; (800174c <updateLCD+0x2ec>)
 800150a:	6013      	str	r3, [r2, #0]
				previous_mode[i] = mode_select[i];
 800150c:	4a8d      	ldr	r2, [pc, #564]	; (8001744 <updateLCD+0x2e4>)
 800150e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001510:	4413      	add	r3, r2
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	4619      	mov	r1, r3
 8001516:	4a8a      	ldr	r2, [pc, #552]	; (8001740 <updateLCD+0x2e0>)
 8001518:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800151a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				if (i == 0)
 800151e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001520:	2b00      	cmp	r3, #0
 8001522:	d11c      	bne.n	800155e <updateLCD+0xfe>
				{
					/*
					 * che do giat changed
					 */
					lcd_goto_XY(1, 0);
 8001524:	2100      	movs	r1, #0
 8001526:	2001      	movs	r0, #1
 8001528:	f7ff fbb0 	bl	8000c8c <lcd_goto_XY>
					lcd_send_string("CHON MODE GIAT: ");
 800152c:	4888      	ldr	r0, [pc, #544]	; (8001750 <updateLCD+0x2f0>)
 800152e:	f7ff fb91 	bl	8000c54 <lcd_send_string>
					lcd_goto_XY(2, 0);
 8001532:	2100      	movs	r1, #0
 8001534:	2002      	movs	r0, #2
 8001536:	f7ff fba9 	bl	8000c8c <lcd_goto_XY>
					char data[16];
					sprintf(data, "%s             ", mode_names[previous_mode[0] - 1]);
 800153a:	4b81      	ldr	r3, [pc, #516]	; (8001740 <updateLCD+0x2e0>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	3b01      	subs	r3, #1
 8001540:	4a84      	ldr	r2, [pc, #528]	; (8001754 <updateLCD+0x2f4>)
 8001542:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001546:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800154a:	4983      	ldr	r1, [pc, #524]	; (8001758 <updateLCD+0x2f8>)
 800154c:	4618      	mov	r0, r3
 800154e:	f004 fb0d 	bl	8005b6c <siprintf>
					lcd_send_string(data);
 8001552:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fb7c 	bl	8000c54 <lcd_send_string>
 800155c:	e0de      	b.n	800171c <updateLCD+0x2bc>
					return;
				}
				if (i == 1)
 800155e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001560:	2b01      	cmp	r3, #1
 8001562:	d11f      	bne.n	80015a4 <updateLCD+0x144>
				{
					/*
					 * Muc nuoc changed
					 */
					lcd_goto_XY(1, 0);
 8001564:	2100      	movs	r1, #0
 8001566:	2001      	movs	r0, #1
 8001568:	f7ff fb90 	bl	8000c8c <lcd_goto_XY>
					lcd_send_string("CHON MUC NUOC:  ");
 800156c:	487b      	ldr	r0, [pc, #492]	; (800175c <updateLCD+0x2fc>)
 800156e:	f7ff fb71 	bl	8000c54 <lcd_send_string>
					char data[16];
					sprintf(data, "%d %%           ", previous_mode[i] * 10);
 8001572:	4a73      	ldr	r2, [pc, #460]	; (8001740 <updateLCD+0x2e0>)
 8001574:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001576:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800157a:	4613      	mov	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	461a      	mov	r2, r3
 8001584:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001588:	4975      	ldr	r1, [pc, #468]	; (8001760 <updateLCD+0x300>)
 800158a:	4618      	mov	r0, r3
 800158c:	f004 faee 	bl	8005b6c <siprintf>
					lcd_goto_XY(2, 0);
 8001590:	2100      	movs	r1, #0
 8001592:	2002      	movs	r0, #2
 8001594:	f7ff fb7a 	bl	8000c8c <lcd_goto_XY>
					lcd_send_string(data);
 8001598:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff fb59 	bl	8000c54 <lcd_send_string>
 80015a2:	e0bb      	b.n	800171c <updateLCD+0x2bc>
					return;
				}
				if (i == 2)
 80015a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d11a      	bne.n	80015e0 <updateLCD+0x180>
				{
					/*
					 * Chu ky xa changed
					 */
					lcd_goto_XY(1, 0);
 80015aa:	2100      	movs	r1, #0
 80015ac:	2001      	movs	r0, #1
 80015ae:	f7ff fb6d 	bl	8000c8c <lcd_goto_XY>
					lcd_send_string("CHON SO LAN XA: ");
 80015b2:	486c      	ldr	r0, [pc, #432]	; (8001764 <updateLCD+0x304>)
 80015b4:	f7ff fb4e 	bl	8000c54 <lcd_send_string>
					char data[16];
					sprintf(data, "Xa %d lan nuoc   ", previous_mode[i]);
 80015b8:	4a61      	ldr	r2, [pc, #388]	; (8001740 <updateLCD+0x2e0>)
 80015ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80015bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80015c0:	f107 0318 	add.w	r3, r7, #24
 80015c4:	4968      	ldr	r1, [pc, #416]	; (8001768 <updateLCD+0x308>)
 80015c6:	4618      	mov	r0, r3
 80015c8:	f004 fad0 	bl	8005b6c <siprintf>
					lcd_goto_XY(2, 0);
 80015cc:	2100      	movs	r1, #0
 80015ce:	2002      	movs	r0, #2
 80015d0:	f7ff fb5c 	bl	8000c8c <lcd_goto_XY>
					lcd_send_string(data);
 80015d4:	f107 0318 	add.w	r3, r7, #24
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff fb3b 	bl	8000c54 <lcd_send_string>
 80015de:	e09d      	b.n	800171c <updateLCD+0x2bc>
		for (int i = 0; i < 3; i++)
 80015e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80015e2:	3301      	adds	r3, #1
 80015e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80015e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	f77f af7d 	ble.w	80014e8 <updateLCD+0x88>
					return;
				}
			}
		}
		if (procedure_run_flag == 1 && flag)
 80015ee:	4b5f      	ldr	r3, [pc, #380]	; (800176c <updateLCD+0x30c>)
 80015f0:	f993 3000 	ldrsb.w	r3, [r3]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d115      	bne.n	8001624 <updateLCD+0x1c4>
 80015f8:	4b53      	ldr	r3, [pc, #332]	; (8001748 <updateLCD+0x2e8>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d011      	beq.n	8001624 <updateLCD+0x1c4>
		{
			flag = false;
 8001600:	4b51      	ldr	r3, [pc, #324]	; (8001748 <updateLCD+0x2e8>)
 8001602:	2200      	movs	r2, #0
 8001604:	701a      	strb	r2, [r3, #0]
			lcd_goto_XY(1, 0);
 8001606:	2100      	movs	r1, #0
 8001608:	2001      	movs	r0, #1
 800160a:	f7ff fb3f 	bl	8000c8c <lcd_goto_XY>
			lcd_send_string("    Running...  ");
 800160e:	4858      	ldr	r0, [pc, #352]	; (8001770 <updateLCD+0x310>)
 8001610:	f7ff fb20 	bl	8000c54 <lcd_send_string>
			lcd_goto_XY(2, 0);
 8001614:	2100      	movs	r1, #0
 8001616:	2002      	movs	r0, #2
 8001618:	f7ff fb38 	bl	8000c8c <lcd_goto_XY>
			lcd_send_string("Remains: 1h45m");
 800161c:	4855      	ldr	r0, [pc, #340]	; (8001774 <updateLCD+0x314>)
 800161e:	f7ff fb19 	bl	8000c54 <lcd_send_string>
			return;
 8001622:	e07b      	b.n	800171c <updateLCD+0x2bc>
		}
		else if (procedure_run_flag == -1 && flag)
 8001624:	4b51      	ldr	r3, [pc, #324]	; (800176c <updateLCD+0x30c>)
 8001626:	f993 3000 	ldrsb.w	r3, [r3]
 800162a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800162e:	d118      	bne.n	8001662 <updateLCD+0x202>
 8001630:	4b45      	ldr	r3, [pc, #276]	; (8001748 <updateLCD+0x2e8>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d014      	beq.n	8001662 <updateLCD+0x202>
		{
			flag = false;
 8001638:	4b43      	ldr	r3, [pc, #268]	; (8001748 <updateLCD+0x2e8>)
 800163a:	2200      	movs	r2, #0
 800163c:	701a      	strb	r2, [r3, #0]
			lcd_goto_XY(1, 0);
 800163e:	2100      	movs	r1, #0
 8001640:	2001      	movs	r0, #1
 8001642:	f7ff fb23 	bl	8000c8c <lcd_goto_XY>
			lcd_send_string("Select all input");
 8001646:	484c      	ldr	r0, [pc, #304]	; (8001778 <updateLCD+0x318>)
 8001648:	f7ff fb04 	bl	8000c54 <lcd_send_string>
			lcd_goto_XY(2, 0);
 800164c:	2100      	movs	r1, #0
 800164e:	2002      	movs	r0, #2
 8001650:	f7ff fb1c 	bl	8000c8c <lcd_goto_XY>
			lcd_send_string("to run!         ");
 8001654:	4849      	ldr	r0, [pc, #292]	; (800177c <updateLCD+0x31c>)
 8001656:	f7ff fafd 	bl	8000c54 <lcd_send_string>
			procedure_run_flag = 0; // set procedure_run_flag = 0 to display Home back
 800165a:	4b44      	ldr	r3, [pc, #272]	; (800176c <updateLCD+0x30c>)
 800165c:	2200      	movs	r2, #0
 800165e:	701a      	strb	r2, [r3, #0]
			return;
 8001660:	e05c      	b.n	800171c <updateLCD+0x2bc>
		}
		else if (procedure_run_flag == -2 && flag)
 8001662:	4b42      	ldr	r3, [pc, #264]	; (800176c <updateLCD+0x30c>)
 8001664:	f993 3000 	ldrsb.w	r3, [r3]
 8001668:	f113 0f02 	cmn.w	r3, #2
 800166c:	d118      	bne.n	80016a0 <updateLCD+0x240>
 800166e:	4b36      	ldr	r3, [pc, #216]	; (8001748 <updateLCD+0x2e8>)
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d014      	beq.n	80016a0 <updateLCD+0x240>
		{
			flag = false;
 8001676:	4b34      	ldr	r3, [pc, #208]	; (8001748 <updateLCD+0x2e8>)
 8001678:	2200      	movs	r2, #0
 800167a:	701a      	strb	r2, [r3, #0]
			lcd_goto_XY(1, 0);
 800167c:	2100      	movs	r1, #0
 800167e:	2001      	movs	r0, #1
 8001680:	f7ff fb04 	bl	8000c8c <lcd_goto_XY>
			lcd_send_string("Lid not closed, ");
 8001684:	483e      	ldr	r0, [pc, #248]	; (8001780 <updateLCD+0x320>)
 8001686:	f7ff fae5 	bl	8000c54 <lcd_send_string>
			lcd_goto_XY(2, 0);
 800168a:	2100      	movs	r1, #0
 800168c:	2002      	movs	r0, #2
 800168e:	f7ff fafd 	bl	8000c8c <lcd_goto_XY>
			lcd_send_string("close to run!   ");
 8001692:	483c      	ldr	r0, [pc, #240]	; (8001784 <updateLCD+0x324>)
 8001694:	f7ff fade 	bl	8000c54 <lcd_send_string>
			procedure_run_flag = 0; // set procedure_run_flag = 0 to display Home back
 8001698:	4b34      	ldr	r3, [pc, #208]	; (800176c <updateLCD+0x30c>)
 800169a:	2200      	movs	r2, #0
 800169c:	701a      	strb	r2, [r3, #0]
			return;
 800169e:	e03d      	b.n	800171c <updateLCD+0x2bc>
		}
		if ((HAL_GetTick() - previous_tick > 2000) && flag)
 80016a0:	f000 fd5e 	bl	8002160 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	4b29      	ldr	r3, [pc, #164]	; (800174c <updateLCD+0x2ec>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80016b0:	d934      	bls.n	800171c <updateLCD+0x2bc>
 80016b2:	4b25      	ldr	r3, [pc, #148]	; (8001748 <updateLCD+0x2e8>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d030      	beq.n	800171c <updateLCD+0x2bc>
		{
			// This is HOME SCREEN, get back to Home after 2000ms
			flag = false;
 80016ba:	4b23      	ldr	r3, [pc, #140]	; (8001748 <updateLCD+0x2e8>)
 80016bc:	2200      	movs	r2, #0
 80016be:	701a      	strb	r2, [r3, #0]
			lcd_clear_display();
 80016c0:	f7ff fadd 	bl	8000c7e <lcd_clear_display>
			char data[16];
			sprintf(data, " %s", mode_names[previous_mode[0] - 1]);
 80016c4:	4b1e      	ldr	r3, [pc, #120]	; (8001740 <updateLCD+0x2e0>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	3b01      	subs	r3, #1
 80016ca:	4a22      	ldr	r2, [pc, #136]	; (8001754 <updateLCD+0x2f4>)
 80016cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80016d0:	f107 0308 	add.w	r3, r7, #8
 80016d4:	492c      	ldr	r1, [pc, #176]	; (8001788 <updateLCD+0x328>)
 80016d6:	4618      	mov	r0, r3
 80016d8:	f004 fa48 	bl	8005b6c <siprintf>
			lcd_goto_XY(1, 0);
 80016dc:	2100      	movs	r1, #0
 80016de:	2001      	movs	r0, #1
 80016e0:	f7ff fad4 	bl	8000c8c <lcd_goto_XY>
			lcd_send_string(data);
 80016e4:	f107 0308 	add.w	r3, r7, #8
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff fab3 	bl	8000c54 <lcd_send_string>
			sprintf(data, "Nuoc: %d%% Xa: %d", previous_mode[1] * 10, water_level);
 80016ee:	4b14      	ldr	r3, [pc, #80]	; (8001740 <updateLCD+0x2e0>)
 80016f0:	685a      	ldr	r2, [r3, #4]
 80016f2:	4613      	mov	r3, r2
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4413      	add	r3, r2
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	461a      	mov	r2, r3
 80016fc:	4b23      	ldr	r3, [pc, #140]	; (800178c <updateLCD+0x32c>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	f107 0008 	add.w	r0, r7, #8
 8001704:	4922      	ldr	r1, [pc, #136]	; (8001790 <updateLCD+0x330>)
 8001706:	f004 fa31 	bl	8005b6c <siprintf>
			lcd_goto_XY(2, 0);
 800170a:	2100      	movs	r1, #0
 800170c:	2002      	movs	r0, #2
 800170e:	f7ff fabd 	bl	8000c8c <lcd_goto_XY>
			lcd_send_string(data);
 8001712:	f107 0308 	add.w	r3, r7, #8
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fa9c 	bl	8000c54 <lcd_send_string>
		}
	}
}
 800171c:	3750      	adds	r7, #80	; 0x50
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	20000000 	.word	0x20000000
 8001728:	080064d0 	.word	0x080064d0
 800172c:	20000228 	.word	0x20000228
 8001730:	080064e4 	.word	0x080064e4
 8001734:	080064f4 	.word	0x080064f4
 8001738:	08006500 	.word	0x08006500
 800173c:	08006514 	.word	0x08006514
 8001740:	20000230 	.word	0x20000230
 8001744:	20000224 	.word	0x20000224
 8001748:	2000022d 	.word	0x2000022d
 800174c:	2000023c 	.word	0x2000023c
 8001750:	08006528 	.word	0x08006528
 8001754:	20000004 	.word	0x20000004
 8001758:	0800653c 	.word	0x0800653c
 800175c:	0800654c 	.word	0x0800654c
 8001760:	08006560 	.word	0x08006560
 8001764:	08006574 	.word	0x08006574
 8001768:	08006588 	.word	0x08006588
 800176c:	20000215 	.word	0x20000215
 8001770:	0800659c 	.word	0x0800659c
 8001774:	080065b0 	.word	0x080065b0
 8001778:	080065c0 	.word	0x080065c0
 800177c:	080065d4 	.word	0x080065d4
 8001780:	080065e8 	.word	0x080065e8
 8001784:	080065fc 	.word	0x080065fc
 8001788:	08006610 	.word	0x08006610
 800178c:	20000220 	.word	0x20000220
 8001790:	08006614 	.word	0x08006614

08001794 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001798:	b672      	cpsid	i
}
 800179a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800179c:	e7fe      	b.n	800179c <Error_Handler+0x8>
	...

080017a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017a6:	4b15      	ldr	r3, [pc, #84]	; (80017fc <HAL_MspInit+0x5c>)
 80017a8:	699b      	ldr	r3, [r3, #24]
 80017aa:	4a14      	ldr	r2, [pc, #80]	; (80017fc <HAL_MspInit+0x5c>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6193      	str	r3, [r2, #24]
 80017b2:	4b12      	ldr	r3, [pc, #72]	; (80017fc <HAL_MspInit+0x5c>)
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017be:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <HAL_MspInit+0x5c>)
 80017c0:	69db      	ldr	r3, [r3, #28]
 80017c2:	4a0e      	ldr	r2, [pc, #56]	; (80017fc <HAL_MspInit+0x5c>)
 80017c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017c8:	61d3      	str	r3, [r2, #28]
 80017ca:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <HAL_MspInit+0x5c>)
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017d2:	607b      	str	r3, [r7, #4]
 80017d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80017d6:	4b0a      	ldr	r3, [pc, #40]	; (8001800 <HAL_MspInit+0x60>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	4a04      	ldr	r2, [pc, #16]	; (8001800 <HAL_MspInit+0x60>)
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017f2:	bf00      	nop
 80017f4:	3714      	adds	r7, #20
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr
 80017fc:	40021000 	.word	0x40021000
 8001800:	40010000 	.word	0x40010000

08001804 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b088      	sub	sp, #32
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800180c:	f107 0310 	add.w	r3, r7, #16
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]
 8001818:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a14      	ldr	r2, [pc, #80]	; (8001870 <HAL_ADC_MspInit+0x6c>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d121      	bne.n	8001868 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001824:	4b13      	ldr	r3, [pc, #76]	; (8001874 <HAL_ADC_MspInit+0x70>)
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	4a12      	ldr	r2, [pc, #72]	; (8001874 <HAL_ADC_MspInit+0x70>)
 800182a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800182e:	6193      	str	r3, [r2, #24]
 8001830:	4b10      	ldr	r3, [pc, #64]	; (8001874 <HAL_ADC_MspInit+0x70>)
 8001832:	699b      	ldr	r3, [r3, #24]
 8001834:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001838:	60fb      	str	r3, [r7, #12]
 800183a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800183c:	4b0d      	ldr	r3, [pc, #52]	; (8001874 <HAL_ADC_MspInit+0x70>)
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	4a0c      	ldr	r2, [pc, #48]	; (8001874 <HAL_ADC_MspInit+0x70>)
 8001842:	f043 0304 	orr.w	r3, r3, #4
 8001846:	6193      	str	r3, [r2, #24]
 8001848:	4b0a      	ldr	r3, [pc, #40]	; (8001874 <HAL_ADC_MspInit+0x70>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	60bb      	str	r3, [r7, #8]
 8001852:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001854:	2304      	movs	r3, #4
 8001856:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001858:	2303      	movs	r3, #3
 800185a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185c:	f107 0310 	add.w	r3, r7, #16
 8001860:	4619      	mov	r1, r3
 8001862:	4805      	ldr	r0, [pc, #20]	; (8001878 <HAL_ADC_MspInit+0x74>)
 8001864:	f000 ffca 	bl	80027fc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001868:	bf00      	nop
 800186a:	3720      	adds	r7, #32
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40012400 	.word	0x40012400
 8001874:	40021000 	.word	0x40021000
 8001878:	40010800 	.word	0x40010800

0800187c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08c      	sub	sp, #48	; 0x30
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	f107 031c 	add.w	r3, r7, #28
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a32      	ldr	r2, [pc, #200]	; (8001960 <HAL_I2C_MspInit+0xe4>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d133      	bne.n	8001904 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800189c:	4b31      	ldr	r3, [pc, #196]	; (8001964 <HAL_I2C_MspInit+0xe8>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	4a30      	ldr	r2, [pc, #192]	; (8001964 <HAL_I2C_MspInit+0xe8>)
 80018a2:	f043 0308 	orr.w	r3, r3, #8
 80018a6:	6193      	str	r3, [r2, #24]
 80018a8:	4b2e      	ldr	r3, [pc, #184]	; (8001964 <HAL_I2C_MspInit+0xe8>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	f003 0308 	and.w	r3, r3, #8
 80018b0:	61bb      	str	r3, [r7, #24]
 80018b2:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018b4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018ba:	2312      	movs	r3, #18
 80018bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018be:	2303      	movs	r3, #3
 80018c0:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c2:	f107 031c 	add.w	r3, r7, #28
 80018c6:	4619      	mov	r1, r3
 80018c8:	4827      	ldr	r0, [pc, #156]	; (8001968 <HAL_I2C_MspInit+0xec>)
 80018ca:	f000 ff97 	bl	80027fc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80018ce:	4b27      	ldr	r3, [pc, #156]	; (800196c <HAL_I2C_MspInit+0xf0>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018d6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80018da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018de:	f043 0302 	orr.w	r3, r3, #2
 80018e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018e4:	4a21      	ldr	r2, [pc, #132]	; (800196c <HAL_I2C_MspInit+0xf0>)
 80018e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018e8:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018ea:	4b1e      	ldr	r3, [pc, #120]	; (8001964 <HAL_I2C_MspInit+0xe8>)
 80018ec:	69db      	ldr	r3, [r3, #28]
 80018ee:	4a1d      	ldr	r2, [pc, #116]	; (8001964 <HAL_I2C_MspInit+0xe8>)
 80018f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018f4:	61d3      	str	r3, [r2, #28]
 80018f6:	4b1b      	ldr	r3, [pc, #108]	; (8001964 <HAL_I2C_MspInit+0xe8>)
 80018f8:	69db      	ldr	r3, [r3, #28]
 80018fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018fe:	617b      	str	r3, [r7, #20]
 8001900:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001902:	e029      	b.n	8001958 <HAL_I2C_MspInit+0xdc>
  else if(hi2c->Instance==I2C2)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a19      	ldr	r2, [pc, #100]	; (8001970 <HAL_I2C_MspInit+0xf4>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d124      	bne.n	8001958 <HAL_I2C_MspInit+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800190e:	4b15      	ldr	r3, [pc, #84]	; (8001964 <HAL_I2C_MspInit+0xe8>)
 8001910:	699b      	ldr	r3, [r3, #24]
 8001912:	4a14      	ldr	r2, [pc, #80]	; (8001964 <HAL_I2C_MspInit+0xe8>)
 8001914:	f043 0308 	orr.w	r3, r3, #8
 8001918:	6193      	str	r3, [r2, #24]
 800191a:	4b12      	ldr	r3, [pc, #72]	; (8001964 <HAL_I2C_MspInit+0xe8>)
 800191c:	699b      	ldr	r3, [r3, #24]
 800191e:	f003 0308 	and.w	r3, r3, #8
 8001922:	613b      	str	r3, [r7, #16]
 8001924:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001926:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800192a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800192c:	2312      	movs	r3, #18
 800192e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001930:	2303      	movs	r3, #3
 8001932:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001934:	f107 031c 	add.w	r3, r7, #28
 8001938:	4619      	mov	r1, r3
 800193a:	480b      	ldr	r0, [pc, #44]	; (8001968 <HAL_I2C_MspInit+0xec>)
 800193c:	f000 ff5e 	bl	80027fc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001940:	4b08      	ldr	r3, [pc, #32]	; (8001964 <HAL_I2C_MspInit+0xe8>)
 8001942:	69db      	ldr	r3, [r3, #28]
 8001944:	4a07      	ldr	r2, [pc, #28]	; (8001964 <HAL_I2C_MspInit+0xe8>)
 8001946:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800194a:	61d3      	str	r3, [r2, #28]
 800194c:	4b05      	ldr	r3, [pc, #20]	; (8001964 <HAL_I2C_MspInit+0xe8>)
 800194e:	69db      	ldr	r3, [r3, #28]
 8001950:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001954:	60fb      	str	r3, [r7, #12]
 8001956:	68fb      	ldr	r3, [r7, #12]
}
 8001958:	bf00      	nop
 800195a:	3730      	adds	r7, #48	; 0x30
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40005400 	.word	0x40005400
 8001964:	40021000 	.word	0x40021000
 8001968:	40010c00 	.word	0x40010c00
 800196c:	40010000 	.word	0x40010000
 8001970:	40005800 	.word	0x40005800

08001974 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001984:	d114      	bne.n	80019b0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001986:	4b19      	ldr	r3, [pc, #100]	; (80019ec <HAL_TIM_Base_MspInit+0x78>)
 8001988:	69db      	ldr	r3, [r3, #28]
 800198a:	4a18      	ldr	r2, [pc, #96]	; (80019ec <HAL_TIM_Base_MspInit+0x78>)
 800198c:	f043 0301 	orr.w	r3, r3, #1
 8001990:	61d3      	str	r3, [r2, #28]
 8001992:	4b16      	ldr	r3, [pc, #88]	; (80019ec <HAL_TIM_Base_MspInit+0x78>)
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	f003 0301 	and.w	r3, r3, #1
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800199e:	2200      	movs	r2, #0
 80019a0:	2100      	movs	r1, #0
 80019a2:	201c      	movs	r0, #28
 80019a4:	f000 fef3 	bl	800278e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80019a8:	201c      	movs	r0, #28
 80019aa:	f000 ff0c 	bl	80027c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80019ae:	e018      	b.n	80019e2 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM4)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a0e      	ldr	r2, [pc, #56]	; (80019f0 <HAL_TIM_Base_MspInit+0x7c>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d113      	bne.n	80019e2 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80019ba:	4b0c      	ldr	r3, [pc, #48]	; (80019ec <HAL_TIM_Base_MspInit+0x78>)
 80019bc:	69db      	ldr	r3, [r3, #28]
 80019be:	4a0b      	ldr	r2, [pc, #44]	; (80019ec <HAL_TIM_Base_MspInit+0x78>)
 80019c0:	f043 0304 	orr.w	r3, r3, #4
 80019c4:	61d3      	str	r3, [r2, #28]
 80019c6:	4b09      	ldr	r3, [pc, #36]	; (80019ec <HAL_TIM_Base_MspInit+0x78>)
 80019c8:	69db      	ldr	r3, [r3, #28]
 80019ca:	f003 0304 	and.w	r3, r3, #4
 80019ce:	60bb      	str	r3, [r7, #8]
 80019d0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80019d2:	2200      	movs	r2, #0
 80019d4:	2100      	movs	r1, #0
 80019d6:	201e      	movs	r0, #30
 80019d8:	f000 fed9 	bl	800278e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80019dc:	201e      	movs	r0, #30
 80019de:	f000 fef2 	bl	80027c6 <HAL_NVIC_EnableIRQ>
}
 80019e2:	bf00      	nop
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40021000 	.word	0x40021000
 80019f0:	40000800 	.word	0x40000800

080019f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b088      	sub	sp, #32
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fc:	f107 0310 	add.w	r3, r7, #16
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a12:	d117      	bne.n	8001a44 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a14:	4b0d      	ldr	r3, [pc, #52]	; (8001a4c <HAL_TIM_MspPostInit+0x58>)
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	4a0c      	ldr	r2, [pc, #48]	; (8001a4c <HAL_TIM_MspPostInit+0x58>)
 8001a1a:	f043 0304 	orr.w	r3, r3, #4
 8001a1e:	6193      	str	r3, [r2, #24]
 8001a20:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <HAL_TIM_MspPostInit+0x58>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	f003 0304 	and.w	r3, r3, #4
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a30:	2302      	movs	r3, #2
 8001a32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a34:	2302      	movs	r3, #2
 8001a36:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a38:	f107 0310 	add.w	r3, r7, #16
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4804      	ldr	r0, [pc, #16]	; (8001a50 <HAL_TIM_MspPostInit+0x5c>)
 8001a40:	f000 fedc 	bl	80027fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001a44:	bf00      	nop
 8001a46:	3720      	adds	r7, #32
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	40010800 	.word	0x40010800

08001a54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a58:	e7fe      	b.n	8001a58 <NMI_Handler+0x4>

08001a5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a5e:	e7fe      	b.n	8001a5e <HardFault_Handler+0x4>

08001a60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a64:	e7fe      	b.n	8001a64 <MemManage_Handler+0x4>

08001a66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a66:	b480      	push	{r7}
 8001a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a6a:	e7fe      	b.n	8001a6a <BusFault_Handler+0x4>

08001a6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a70:	e7fe      	b.n	8001a70 <UsageFault_Handler+0x4>

08001a72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a72:	b480      	push	{r7}
 8001a74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr

08001a7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr

08001a8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc80      	pop	{r7}
 8001a94:	4770      	bx	lr

08001a96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a9a:	f000 fb4f 	bl	800213c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001aa6:	2040      	movs	r0, #64	; 0x40
 8001aa8:	f001 f85c 	bl	8002b64 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001aac:	2080      	movs	r0, #128	; 0x80
 8001aae:	f001 f859 	bl	8002b64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
	...

08001ab8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
// Check if the interrupt was triggered by Output Compare match on Channel 1
	if (__HAL_TIM_GET_IT_SOURCE(&htim2, TIM_IT_CC1))
 8001abc:	4b0f      	ldr	r3, [pc, #60]	; (8001afc <TIM2_IRQHandler+0x44>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d113      	bne.n	8001af2 <TIM2_IRQHandler+0x3a>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); // Toggle an LED or perform action
 8001aca:	2200      	movs	r2, #0
 8001acc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ad0:	480b      	ldr	r0, [pc, #44]	; (8001b00 <TIM2_IRQHandler+0x48>)
 8001ad2:	f001 f82e 	bl	8002b32 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET); //Reset triac pin
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	2108      	movs	r1, #8
 8001ada:	480a      	ldr	r0, [pc, #40]	; (8001b04 <TIM2_IRQHandler+0x4c>)
 8001adc:	f001 f829 	bl	8002b32 <HAL_GPIO_WritePin>
		// Clear the interrupt flag
		__HAL_TIM_CLEAR_IT(&htim2, TIM_IT_CC1);
 8001ae0:	4b06      	ldr	r3, [pc, #24]	; (8001afc <TIM2_IRQHandler+0x44>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f06f 0202 	mvn.w	r2, #2
 8001ae8:	611a      	str	r2, [r3, #16]
		HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_1);  // Stops the timer and disables interrupt
 8001aea:	2100      	movs	r1, #0
 8001aec:	4803      	ldr	r0, [pc, #12]	; (8001afc <TIM2_IRQHandler+0x44>)
 8001aee:	f003 fa01 	bl	8004ef4 <HAL_TIM_OC_Stop_IT>
		// Handle the interrupt (e.g., toggle an LED, etc.)
	}
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001af2:	4802      	ldr	r0, [pc, #8]	; (8001afc <TIM2_IRQHandler+0x44>)
 8001af4:	f003 fab0 	bl	8005058 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20000184 	.word	0x20000184
 8001b00:	40011000 	.word	0x40011000
 8001b04:	40010c00 	.word	0x40010c00

08001b08 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001b0c:	4802      	ldr	r0, [pc, #8]	; (8001b18 <TIM4_IRQHandler+0x10>)
 8001b0e:	f003 faa3 	bl	8005058 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	200001cc 	.word	0x200001cc

08001b1c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001b20:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001b24:	f001 f81e 	bl	8002b64 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001b28:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001b2c:	f001 f81a 	bl	8002b64 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001b30:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001b34:	f001 f816 	bl	8002b64 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001b38:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001b3c:	f001 f812 	bl	8002b64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b40:	bf00      	nop
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b4c:	4a14      	ldr	r2, [pc, #80]	; (8001ba0 <_sbrk+0x5c>)
 8001b4e:	4b15      	ldr	r3, [pc, #84]	; (8001ba4 <_sbrk+0x60>)
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b58:	4b13      	ldr	r3, [pc, #76]	; (8001ba8 <_sbrk+0x64>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d102      	bne.n	8001b66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b60:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <_sbrk+0x64>)
 8001b62:	4a12      	ldr	r2, [pc, #72]	; (8001bac <_sbrk+0x68>)
 8001b64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b66:	4b10      	ldr	r3, [pc, #64]	; (8001ba8 <_sbrk+0x64>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d207      	bcs.n	8001b84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b74:	f003 ffc8 	bl	8005b08 <__errno>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	220c      	movs	r2, #12
 8001b7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b82:	e009      	b.n	8001b98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b84:	4b08      	ldr	r3, [pc, #32]	; (8001ba8 <_sbrk+0x64>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b8a:	4b07      	ldr	r3, [pc, #28]	; (8001ba8 <_sbrk+0x64>)
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4413      	add	r3, r2
 8001b92:	4a05      	ldr	r2, [pc, #20]	; (8001ba8 <_sbrk+0x64>)
 8001b94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b96:	68fb      	ldr	r3, [r7, #12]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20005000 	.word	0x20005000
 8001ba4:	00000400 	.word	0x00000400
 8001ba8:	20000240 	.word	0x20000240
 8001bac:	20000280 	.word	0x20000280

08001bb0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bb4:	bf00      	nop
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr

08001bbc <procedure_init>:
uint8_t rinsed_time; //so lan da xa
uint8_t current_step; // buoc giat hien tai: 1 - xa nuoc, 2 - giat, 3 - xa, 4 - vat

void (*runningFunc)();

void procedure_init( void ) {
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
    // run once just to reset the procedure sequence
    runningFunc = &start_procedure;
 8001bc0:	4b03      	ldr	r3, [pc, #12]	; (8001bd0 <procedure_init+0x14>)
 8001bc2:	4a04      	ldr	r2, [pc, #16]	; (8001bd4 <procedure_init+0x18>)
 8001bc4:	601a      	str	r2, [r3, #0]
}
 8001bc6:	bf00      	nop
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bc80      	pop	{r7}
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	20000258 	.word	0x20000258
 8001bd4:	08001ca9 	.word	0x08001ca9

08001bd8 <run_procedure>:
void run_procedure( uint8_t mode[], uint8_t water_level, bool *procedure_run_flag) {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	460b      	mov	r3, r1
 8001be2:	607a      	str	r2, [r7, #4]
 8001be4:	72fb      	strb	r3, [r7, #11]
    if (wash_done) {
 8001be6:	4b29      	ldr	r3, [pc, #164]	; (8001c8c <run_procedure+0xb4>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d002      	beq.n	8001bf4 <run_procedure+0x1c>
        /* after washing done, stop procedure*/
        *procedure_run_flag = false;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	701a      	strb	r2, [r3, #0]
    }
    m_current_water_level = water_level;
 8001bf4:	4a26      	ldr	r2, [pc, #152]	; (8001c90 <run_procedure+0xb8>)
 8001bf6:	7afb      	ldrb	r3, [r7, #11]
 8001bf8:	7013      	strb	r3, [r2, #0]
    if (runningFunc == &start_procedure) {
 8001bfa:	4b26      	ldr	r3, [pc, #152]	; (8001c94 <run_procedure+0xbc>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a26      	ldr	r2, [pc, #152]	; (8001c98 <run_procedure+0xc0>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d13b      	bne.n	8001c7c <run_procedure+0xa4>
        wash_done = false;
 8001c04:	4b21      	ldr	r3, [pc, #132]	; (8001c8c <run_procedure+0xb4>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	701a      	strb	r2, [r3, #0]
        m_mode_select[0] = mode[0];
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	781a      	ldrb	r2, [r3, #0]
 8001c0e:	4b23      	ldr	r3, [pc, #140]	; (8001c9c <run_procedure+0xc4>)
 8001c10:	701a      	strb	r2, [r3, #0]
        m_mode_select[1] = mode[1];
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	785a      	ldrb	r2, [r3, #1]
 8001c16:	4b21      	ldr	r3, [pc, #132]	; (8001c9c <run_procedure+0xc4>)
 8001c18:	705a      	strb	r2, [r3, #1]
        m_mode_select[2] = mode[2];
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	789a      	ldrb	r2, [r3, #2]
 8001c1e:	4b1f      	ldr	r3, [pc, #124]	; (8001c9c <run_procedure+0xc4>)
 8001c20:	709a      	strb	r2, [r3, #2]
        switch( m_mode_select[0]) {
 8001c22:	4b1e      	ldr	r3, [pc, #120]	; (8001c9c <run_procedure+0xc4>)
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	3b01      	subs	r3, #1
 8001c28:	2b04      	cmp	r3, #4
 8001c2a:	d823      	bhi.n	8001c74 <run_procedure+0x9c>
 8001c2c:	a201      	add	r2, pc, #4	; (adr r2, 8001c34 <run_procedure+0x5c>)
 8001c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c32:	bf00      	nop
 8001c34:	08001c49 	.word	0x08001c49
 8001c38:	08001c53 	.word	0x08001c53
 8001c3c:	08001c5d 	.word	0x08001c5d
 8001c40:	08001c67 	.word	0x08001c67
 8001c44:	08001c6f 	.word	0x08001c6f
            case 1: 
                m_wash_interval = 15000; //giat thuong, giat trong 15s
 8001c48:	4b15      	ldr	r3, [pc, #84]	; (8001ca0 <run_procedure+0xc8>)
 8001c4a:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001c4e:	601a      	str	r2, [r3, #0]
                break;
 8001c50:	e010      	b.n	8001c74 <run_procedure+0x9c>
            case 2:
                m_wash_interval = 25000; //giat ngam, giat trong 25s
 8001c52:	4b13      	ldr	r3, [pc, #76]	; (8001ca0 <run_procedure+0xc8>)
 8001c54:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8001c58:	601a      	str	r2, [r3, #0]
                break;
 8001c5a:	e00b      	b.n	8001c74 <run_procedure+0x9c>
            case 3: 
                m_wash_interval = 10000; //giat nhanh, giat trong 10s
 8001c5c:	4b10      	ldr	r3, [pc, #64]	; (8001ca0 <run_procedure+0xc8>)
 8001c5e:	f242 7210 	movw	r2, #10000	; 0x2710
 8001c62:	601a      	str	r2, [r3, #0]
                break;
 8001c64:	e006      	b.n	8001c74 <run_procedure+0x9c>
            case 4:
                m_wash_interval = 0; // vat va xa, k giat
 8001c66:	4b0e      	ldr	r3, [pc, #56]	; (8001ca0 <run_procedure+0xc8>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
                break;
 8001c6c:	e002      	b.n	8001c74 <run_procedure+0x9c>
            case 5: 
                m_wash_interval = 0; // chi vat, k giat
 8001c6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <run_procedure+0xc8>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
        }
        m_rinse_and_drain_times = m_mode_select[2];
 8001c74:	4b09      	ldr	r3, [pc, #36]	; (8001c9c <run_procedure+0xc4>)
 8001c76:	789a      	ldrb	r2, [r3, #2]
 8001c78:	4b0a      	ldr	r3, [pc, #40]	; (8001ca4 <run_procedure+0xcc>)
 8001c7a:	701a      	strb	r2, [r3, #0]
    }
    runningFunc();
 8001c7c:	4b05      	ldr	r3, [pc, #20]	; (8001c94 <run_procedure+0xbc>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4798      	blx	r3
}
 8001c82:	bf00      	nop
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	2000024d 	.word	0x2000024d
 8001c90:	20000247 	.word	0x20000247
 8001c94:	20000258 	.word	0x20000258
 8001c98:	08001ca9 	.word	0x08001ca9
 8001c9c:	20000244 	.word	0x20000244
 8001ca0:	20000248 	.word	0x20000248
 8001ca4:	2000024c 	.word	0x2000024c

08001ca8 <start_procedure>:

void start_procedure(uint8_t mode[]) {
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
    runningFunc = &m_fillWater;
 8001cb0:	4b03      	ldr	r3, [pc, #12]	; (8001cc0 <start_procedure+0x18>)
 8001cb2:	4a04      	ldr	r2, [pc, #16]	; (8001cc4 <start_procedure+0x1c>)
 8001cb4:	601a      	str	r2, [r3, #0]
}
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr
 8001cc0:	20000258 	.word	0x20000258
 8001cc4:	08001cc9 	.word	0x08001cc9

08001cc8 <m_fillWater>:

void m_fillWater( void ) {
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
    current_step = 1;
 8001ccc:	4b1d      	ldr	r3, [pc, #116]	; (8001d44 <m_fillWater+0x7c>)
 8001cce:	2201      	movs	r2, #1
 8001cd0:	701a      	strb	r2, [r3, #0]
    lcd_goto_XY(2, 0);
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	2002      	movs	r0, #2
 8001cd6:	f7fe ffd9 	bl	8000c8c <lcd_goto_XY>
    lcd_send_string("filling wota    ");
 8001cda:	481b      	ldr	r0, [pc, #108]	; (8001d48 <m_fillWater+0x80>)
 8001cdc:	f7fe ffba 	bl	8000c54 <lcd_send_string>
    if (m_mode_select[0] == 5) {
 8001ce0:	4b1a      	ldr	r3, [pc, #104]	; (8001d4c <m_fillWater+0x84>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	2b05      	cmp	r3, #5
 8001ce6:	d103      	bne.n	8001cf0 <m_fillWater+0x28>
        /* Neu chi xa, khong cap nuoc, goi xuong luon ham chi xa */
        runningFunc = &m_spin;
 8001ce8:	4b19      	ldr	r3, [pc, #100]	; (8001d50 <m_fillWater+0x88>)
 8001cea:	4a1a      	ldr	r2, [pc, #104]	; (8001d54 <m_fillWater+0x8c>)
 8001cec:	601a      	str	r2, [r3, #0]
                runningFunc = &m_rinse_and_drain;
            }
        }
    }
    
}
 8001cee:	e026      	b.n	8001d3e <m_fillWater+0x76>
        if ( m_current_water_level <= m_mode_select[1]*10 ) {
 8001cf0:	4b19      	ldr	r3, [pc, #100]	; (8001d58 <m_fillWater+0x90>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4b15      	ldr	r3, [pc, #84]	; (8001d4c <m_fillWater+0x84>)
 8001cf8:	785b      	ldrb	r3, [r3, #1]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	4413      	add	r3, r2
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	4299      	cmp	r1, r3
 8001d06:	dc06      	bgt.n	8001d16 <m_fillWater+0x4e>
            HAL_GPIO_WritePin(water_in_GPIO_Port, water_in_Pin, GPIO_PIN_SET);
 8001d08:	2201      	movs	r2, #1
 8001d0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d0e:	4813      	ldr	r0, [pc, #76]	; (8001d5c <m_fillWater+0x94>)
 8001d10:	f000 ff0f 	bl	8002b32 <HAL_GPIO_WritePin>
}
 8001d14:	e013      	b.n	8001d3e <m_fillWater+0x76>
            HAL_GPIO_WritePin(water_in_GPIO_Port, water_in_Pin, GPIO_PIN_RESET);
 8001d16:	2200      	movs	r2, #0
 8001d18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d1c:	480f      	ldr	r0, [pc, #60]	; (8001d5c <m_fillWater+0x94>)
 8001d1e:	f000 ff08 	bl	8002b32 <HAL_GPIO_WritePin>
            if (!wash_done) {
 8001d22:	4b0f      	ldr	r3, [pc, #60]	; (8001d60 <m_fillWater+0x98>)
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	f083 0301 	eor.w	r3, r3, #1
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d003      	beq.n	8001d38 <m_fillWater+0x70>
                runningFunc = &m_wash;
 8001d30:	4b07      	ldr	r3, [pc, #28]	; (8001d50 <m_fillWater+0x88>)
 8001d32:	4a0c      	ldr	r2, [pc, #48]	; (8001d64 <m_fillWater+0x9c>)
 8001d34:	601a      	str	r2, [r3, #0]
}
 8001d36:	e002      	b.n	8001d3e <m_fillWater+0x76>
                runningFunc = &m_rinse_and_drain;
 8001d38:	4b05      	ldr	r3, [pc, #20]	; (8001d50 <m_fillWater+0x88>)
 8001d3a:	4a0b      	ldr	r2, [pc, #44]	; (8001d68 <m_fillWater+0xa0>)
 8001d3c:	601a      	str	r2, [r3, #0]
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	20000255 	.word	0x20000255
 8001d48:	08006628 	.word	0x08006628
 8001d4c:	20000244 	.word	0x20000244
 8001d50:	20000258 	.word	0x20000258
 8001d54:	08001fbd 	.word	0x08001fbd
 8001d58:	20000247 	.word	0x20000247
 8001d5c:	40010800 	.word	0x40010800
 8001d60:	2000024d 	.word	0x2000024d
 8001d64:	08001d6d 	.word	0x08001d6d
 8001d68:	08001f1d 	.word	0x08001f1d

08001d6c <m_wash>:
void m_wash( void ) {
 8001d6c:	b598      	push	{r3, r4, r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
    /*
    * Ham chu trinh giat
    */
    static bool firstRun_wash = true, motor_dir;
    static uint32_t time_wash, change_direction_time;
    current_step = 2;
 8001d70:	4b5f      	ldr	r3, [pc, #380]	; (8001ef0 <m_wash+0x184>)
 8001d72:	2202      	movs	r2, #2
 8001d74:	701a      	strb	r2, [r3, #0]
    elapsed_time_per_mode = time_wash + m_wash_interval - HAL_GetTick();
 8001d76:	4b5f      	ldr	r3, [pc, #380]	; (8001ef4 <m_wash+0x188>)
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	4b5f      	ldr	r3, [pc, #380]	; (8001ef8 <m_wash+0x18c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	18d4      	adds	r4, r2, r3
 8001d80:	f000 f9ee 	bl	8002160 <HAL_GetTick>
 8001d84:	4603      	mov	r3, r0
 8001d86:	1ae3      	subs	r3, r4, r3
 8001d88:	4a5c      	ldr	r2, [pc, #368]	; (8001efc <m_wash+0x190>)
 8001d8a:	6013      	str	r3, [r2, #0]
    if ( firstRun_wash ) {
 8001d8c:	4b5c      	ldr	r3, [pc, #368]	; (8001f00 <m_wash+0x194>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d00b      	beq.n	8001dac <m_wash+0x40>
        time_wash = HAL_GetTick(); // thoi gian bat dau giat
 8001d94:	f000 f9e4 	bl	8002160 <HAL_GetTick>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	4a56      	ldr	r2, [pc, #344]	; (8001ef4 <m_wash+0x188>)
 8001d9c:	6013      	str	r3, [r2, #0]
        change_direction_time = time_wash; 
 8001d9e:	4b55      	ldr	r3, [pc, #340]	; (8001ef4 <m_wash+0x188>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a58      	ldr	r2, [pc, #352]	; (8001f04 <m_wash+0x198>)
 8001da4:	6013      	str	r3, [r2, #0]
        firstRun_wash = false;
 8001da6:	4b56      	ldr	r3, [pc, #344]	; (8001f00 <m_wash+0x194>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	701a      	strb	r2, [r3, #0]
    // lcd_goto_XY(1, 0);
    // lcd_send_string(data);
    // lcd_goto_XY(2, 0);
    // lcd_send_string(motor_dir? "washin -":"washin +");

    if (m_mode_select[0] != 2 ) { // giat ngam
 8001dac:	4b56      	ldr	r3, [pc, #344]	; (8001f08 <m_wash+0x19c>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d05a      	beq.n	8001e6a <m_wash+0xfe>
        /*
        * Giat ngam trong 25s:
        * giat 10s, ngam 5s, giat tiep 10s
        */
        if (HAL_GetTick() - time_wash < m_wash_interval) {
 8001db4:	f000 f9d4 	bl	8002160 <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	4b4e      	ldr	r3, [pc, #312]	; (8001ef4 <m_wash+0x188>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	1ad2      	subs	r2, r2, r3
 8001dc0:	4b4d      	ldr	r3, [pc, #308]	; (8001ef8 <m_wash+0x18c>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d244      	bcs.n	8001e52 <m_wash+0xe6>
            if ((HAL_GetTick() - time_wash < 10000) || (HAL_GetTick() - time_wash > 15000)) {
 8001dc8:	f000 f9ca 	bl	8002160 <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	4b49      	ldr	r3, [pc, #292]	; (8001ef4 <m_wash+0x188>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	f242 720f 	movw	r2, #9999	; 0x270f
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d909      	bls.n	8001df0 <m_wash+0x84>
 8001ddc:	f000 f9c0 	bl	8002160 <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	4b44      	ldr	r3, [pc, #272]	; (8001ef4 <m_wash+0x188>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d92a      	bls.n	8001e46 <m_wash+0xda>
                HAL_GPIO_WritePin(triac_gate_GPIO_Port, triac_gate_Pin, GPIO_PIN_SET);
 8001df0:	2201      	movs	r2, #1
 8001df2:	2108      	movs	r1, #8
 8001df4:	4845      	ldr	r0, [pc, #276]	; (8001f0c <m_wash+0x1a0>)
 8001df6:	f000 fe9c 	bl	8002b32 <HAL_GPIO_WritePin>
                if (HAL_GetTick() - change_direction_time > 3000) {
 8001dfa:	f000 f9b1 	bl	8002160 <HAL_GetTick>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	4b40      	ldr	r3, [pc, #256]	; (8001f04 <m_wash+0x198>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d913      	bls.n	8001e36 <m_wash+0xca>
                    // dao chieu moi 3s
                    motor_dir = !motor_dir;
 8001e0e:	4b40      	ldr	r3, [pc, #256]	; (8001f10 <m_wash+0x1a4>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	bf14      	ite	ne
 8001e16:	2301      	movne	r3, #1
 8001e18:	2300      	moveq	r3, #0
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	f083 0301 	eor.w	r3, r3, #1
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	b2da      	uxtb	r2, r3
 8001e28:	4b39      	ldr	r3, [pc, #228]	; (8001f10 <m_wash+0x1a4>)
 8001e2a:	701a      	strb	r2, [r3, #0]
                    change_direction_time = HAL_GetTick();
 8001e2c:	f000 f998 	bl	8002160 <HAL_GetTick>
 8001e30:	4603      	mov	r3, r0
 8001e32:	4a34      	ldr	r2, [pc, #208]	; (8001f04 <m_wash+0x198>)
 8001e34:	6013      	str	r3, [r2, #0]
                }
                HAL_GPIO_WritePin(relay_GPIO_Port, relay_Pin, motor_dir ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001e36:	4b36      	ldr	r3, [pc, #216]	; (8001f10 <m_wash+0x1a4>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	2120      	movs	r1, #32
 8001e3e:	4833      	ldr	r0, [pc, #204]	; (8001f0c <m_wash+0x1a0>)
 8001e40:	f000 fe77 	bl	8002b32 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(triac_gate_GPIO_Port, triac_gate_Pin, GPIO_PIN_RESET);
            firstRun_wash = true; //reset bit
            runningFunc = &m_rinse_and_drain; //giat xong, chuyen sang xa
        }
    }
}
 8001e44:	e051      	b.n	8001eea <m_wash+0x17e>
                HAL_GPIO_WritePin(triac_gate_GPIO_Port, triac_gate_Pin, GPIO_PIN_RESET);
 8001e46:	2200      	movs	r2, #0
 8001e48:	2108      	movs	r1, #8
 8001e4a:	4830      	ldr	r0, [pc, #192]	; (8001f0c <m_wash+0x1a0>)
 8001e4c:	f000 fe71 	bl	8002b32 <HAL_GPIO_WritePin>
}
 8001e50:	e04b      	b.n	8001eea <m_wash+0x17e>
            HAL_GPIO_WritePin(triac_gate_GPIO_Port, triac_gate_Pin, GPIO_PIN_RESET);
 8001e52:	2200      	movs	r2, #0
 8001e54:	2108      	movs	r1, #8
 8001e56:	482d      	ldr	r0, [pc, #180]	; (8001f0c <m_wash+0x1a0>)
 8001e58:	f000 fe6b 	bl	8002b32 <HAL_GPIO_WritePin>
            firstRun_wash = true; //reset bit
 8001e5c:	4b28      	ldr	r3, [pc, #160]	; (8001f00 <m_wash+0x194>)
 8001e5e:	2201      	movs	r2, #1
 8001e60:	701a      	strb	r2, [r3, #0]
            runningFunc = &m_rinse_and_drain; //giat xong, chuyen sang xa
 8001e62:	4b2c      	ldr	r3, [pc, #176]	; (8001f14 <m_wash+0x1a8>)
 8001e64:	4a2c      	ldr	r2, [pc, #176]	; (8001f18 <m_wash+0x1ac>)
 8001e66:	601a      	str	r2, [r3, #0]
}
 8001e68:	e03f      	b.n	8001eea <m_wash+0x17e>
        if (HAL_GetTick() - time_wash < m_wash_interval) {
 8001e6a:	f000 f979 	bl	8002160 <HAL_GetTick>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	4b20      	ldr	r3, [pc, #128]	; (8001ef4 <m_wash+0x188>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	1ad2      	subs	r2, r2, r3
 8001e76:	4b20      	ldr	r3, [pc, #128]	; (8001ef8 <m_wash+0x18c>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d22a      	bcs.n	8001ed4 <m_wash+0x168>
            HAL_GPIO_WritePin(triac_gate_GPIO_Port, triac_gate_Pin, GPIO_PIN_SET);
 8001e7e:	2201      	movs	r2, #1
 8001e80:	2108      	movs	r1, #8
 8001e82:	4822      	ldr	r0, [pc, #136]	; (8001f0c <m_wash+0x1a0>)
 8001e84:	f000 fe55 	bl	8002b32 <HAL_GPIO_WritePin>
            if (HAL_GetTick() - change_direction_time > 3000) {
 8001e88:	f000 f96a 	bl	8002160 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	4b1d      	ldr	r3, [pc, #116]	; (8001f04 <m_wash+0x198>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d913      	bls.n	8001ec4 <m_wash+0x158>
                motor_dir = !motor_dir;
 8001e9c:	4b1c      	ldr	r3, [pc, #112]	; (8001f10 <m_wash+0x1a4>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	bf14      	ite	ne
 8001ea4:	2301      	movne	r3, #1
 8001ea6:	2300      	moveq	r3, #0
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	f083 0301 	eor.w	r3, r3, #1
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	f003 0301 	and.w	r3, r3, #1
 8001eb4:	b2da      	uxtb	r2, r3
 8001eb6:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <m_wash+0x1a4>)
 8001eb8:	701a      	strb	r2, [r3, #0]
                change_direction_time = HAL_GetTick();
 8001eba:	f000 f951 	bl	8002160 <HAL_GetTick>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	4a10      	ldr	r2, [pc, #64]	; (8001f04 <m_wash+0x198>)
 8001ec2:	6013      	str	r3, [r2, #0]
            HAL_GPIO_WritePin(relay_GPIO_Port, relay_Pin, motor_dir ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001ec4:	4b12      	ldr	r3, [pc, #72]	; (8001f10 <m_wash+0x1a4>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	461a      	mov	r2, r3
 8001eca:	2120      	movs	r1, #32
 8001ecc:	480f      	ldr	r0, [pc, #60]	; (8001f0c <m_wash+0x1a0>)
 8001ece:	f000 fe30 	bl	8002b32 <HAL_GPIO_WritePin>
}
 8001ed2:	e00a      	b.n	8001eea <m_wash+0x17e>
            HAL_GPIO_WritePin(triac_gate_GPIO_Port, triac_gate_Pin, GPIO_PIN_RESET);
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	2108      	movs	r1, #8
 8001ed8:	480c      	ldr	r0, [pc, #48]	; (8001f0c <m_wash+0x1a0>)
 8001eda:	f000 fe2a 	bl	8002b32 <HAL_GPIO_WritePin>
            firstRun_wash = true; //reset bit
 8001ede:	4b08      	ldr	r3, [pc, #32]	; (8001f00 <m_wash+0x194>)
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	701a      	strb	r2, [r3, #0]
            runningFunc = &m_rinse_and_drain; //giat xong, chuyen sang xa
 8001ee4:	4b0b      	ldr	r3, [pc, #44]	; (8001f14 <m_wash+0x1a8>)
 8001ee6:	4a0c      	ldr	r2, [pc, #48]	; (8001f18 <m_wash+0x1ac>)
 8001ee8:	601a      	str	r2, [r3, #0]
}
 8001eea:	bf00      	nop
 8001eec:	bd98      	pop	{r3, r4, r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000255 	.word	0x20000255
 8001ef4:	2000025c 	.word	0x2000025c
 8001ef8:	20000248 	.word	0x20000248
 8001efc:	20000250 	.word	0x20000250
 8001f00:	2000001c 	.word	0x2000001c
 8001f04:	20000260 	.word	0x20000260
 8001f08:	20000244 	.word	0x20000244
 8001f0c:	40010c00 	.word	0x40010c00
 8001f10:	20000264 	.word	0x20000264
 8001f14:	20000258 	.word	0x20000258
 8001f18:	08001f1d 	.word	0x08001f1d

08001f1c <m_rinse_and_drain>:

void m_rinse_and_drain( void ) {
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
    /*
    * Ham chu trinh vat xa
    */
    static uint8_t rinse_times = 0; // so lan vat xa da thuc hien
    current_step = 3;
 8001f20:	4b1c      	ldr	r3, [pc, #112]	; (8001f94 <m_rinse_and_drain+0x78>)
 8001f22:	2203      	movs	r2, #3
 8001f24:	701a      	strb	r2, [r3, #0]
    rinsed_time = rinse_times;
 8001f26:	4b1c      	ldr	r3, [pc, #112]	; (8001f98 <m_rinse_and_drain+0x7c>)
 8001f28:	781a      	ldrb	r2, [r3, #0]
 8001f2a:	4b1c      	ldr	r3, [pc, #112]	; (8001f9c <m_rinse_and_drain+0x80>)
 8001f2c:	701a      	strb	r2, [r3, #0]
    // sprintf(data, "rnd:%d-  %d         ", m_current_water_level, rinse_times);
    // lcd_goto_XY(1, 0);
    // lcd_send_string(data);
    // lcd_goto_XY(2, 0);
    // lcd_send_string("rinse nad drain ");
    if (m_current_water_level >= 10) {
 8001f2e:	4b1c      	ldr	r3, [pc, #112]	; (8001fa0 <m_rinse_and_drain+0x84>)
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	2b09      	cmp	r3, #9
 8001f34:	d90b      	bls.n	8001f4e <m_rinse_and_drain+0x32>
        HAL_GPIO_WritePin(drain_gate_GPIO_Port, drain_gate_Pin, GPIO_PIN_SET);
 8001f36:	2201      	movs	r2, #1
 8001f38:	2110      	movs	r1, #16
 8001f3a:	481a      	ldr	r0, [pc, #104]	; (8001fa4 <m_rinse_and_drain+0x88>)
 8001f3c:	f000 fdf9 	bl	8002b32 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001f40:	2201      	movs	r2, #1
 8001f42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f46:	4818      	ldr	r0, [pc, #96]	; (8001fa8 <m_rinse_and_drain+0x8c>)
 8001f48:	f000 fdf3 	bl	8002b32 <HAL_GPIO_WritePin>
            rinse_times = 0;
            runningFunc = &m_spin;
        }
        
    }
}
 8001f4c:	e020      	b.n	8001f90 <m_rinse_and_drain+0x74>
        HAL_GPIO_WritePin(drain_gate_GPIO_Port, drain_gate_Pin, GPIO_PIN_RESET);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	2110      	movs	r1, #16
 8001f52:	4814      	ldr	r0, [pc, #80]	; (8001fa4 <m_rinse_and_drain+0x88>)
 8001f54:	f000 fded 	bl	8002b32 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f5e:	4812      	ldr	r0, [pc, #72]	; (8001fa8 <m_rinse_and_drain+0x8c>)
 8001f60:	f000 fde7 	bl	8002b32 <HAL_GPIO_WritePin>
        rinse_times++;
 8001f64:	4b0c      	ldr	r3, [pc, #48]	; (8001f98 <m_rinse_and_drain+0x7c>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	b2da      	uxtb	r2, r3
 8001f6c:	4b0a      	ldr	r3, [pc, #40]	; (8001f98 <m_rinse_and_drain+0x7c>)
 8001f6e:	701a      	strb	r2, [r3, #0]
        if (rinse_times != m_mode_select[2]) {
 8001f70:	4b0e      	ldr	r3, [pc, #56]	; (8001fac <m_rinse_and_drain+0x90>)
 8001f72:	789a      	ldrb	r2, [r3, #2]
 8001f74:	4b08      	ldr	r3, [pc, #32]	; (8001f98 <m_rinse_and_drain+0x7c>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d003      	beq.n	8001f84 <m_rinse_and_drain+0x68>
            runningFunc = &m_fillWater;
 8001f7c:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <m_rinse_and_drain+0x94>)
 8001f7e:	4a0d      	ldr	r2, [pc, #52]	; (8001fb4 <m_rinse_and_drain+0x98>)
 8001f80:	601a      	str	r2, [r3, #0]
}
 8001f82:	e005      	b.n	8001f90 <m_rinse_and_drain+0x74>
            rinse_times = 0;
 8001f84:	4b04      	ldr	r3, [pc, #16]	; (8001f98 <m_rinse_and_drain+0x7c>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	701a      	strb	r2, [r3, #0]
            runningFunc = &m_spin;
 8001f8a:	4b09      	ldr	r3, [pc, #36]	; (8001fb0 <m_rinse_and_drain+0x94>)
 8001f8c:	4a0a      	ldr	r2, [pc, #40]	; (8001fb8 <m_rinse_and_drain+0x9c>)
 8001f8e:	601a      	str	r2, [r3, #0]
}
 8001f90:	bf00      	nop
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	20000255 	.word	0x20000255
 8001f98:	20000265 	.word	0x20000265
 8001f9c:	20000254 	.word	0x20000254
 8001fa0:	20000247 	.word	0x20000247
 8001fa4:	40010c00 	.word	0x40010c00
 8001fa8:	40011000 	.word	0x40011000
 8001fac:	20000244 	.word	0x20000244
 8001fb0:	20000258 	.word	0x20000258
 8001fb4:	08001cc9 	.word	0x08001cc9
 8001fb8:	08001fbd 	.word	0x08001fbd

08001fbc <m_spin>:

void m_spin( void ) {
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
    /*
    * Ham chi xa, quay dong co max 10s
    */
    current_step = 4;
 8001fc0:	4b21      	ldr	r3, [pc, #132]	; (8002048 <m_spin+0x8c>)
 8001fc2:	2204      	movs	r2, #4
 8001fc4:	701a      	strb	r2, [r3, #0]
    //nao mat dien ma co dien lai thi cho quay lai tu dau luon cho roi =)))

    static bool firstRun_spin = true;
    static uint32_t time_spin;
    if ( firstRun_spin ) {
 8001fc6:	4b21      	ldr	r3, [pc, #132]	; (800204c <m_spin+0x90>)
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d007      	beq.n	8001fde <m_spin+0x22>
        time_spin = HAL_GetTick(); // thoi gian bat dau quay
 8001fce:	f000 f8c7 	bl	8002160 <HAL_GetTick>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	4a1e      	ldr	r2, [pc, #120]	; (8002050 <m_spin+0x94>)
 8001fd6:	6013      	str	r3, [r2, #0]
        firstRun_spin = false;
 8001fd8:	4b1c      	ldr	r3, [pc, #112]	; (800204c <m_spin+0x90>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	701a      	strb	r2, [r3, #0]
    // lcd_goto_XY(1, 0);
    // lcd_send_string(data);
    // lcd_goto_XY(2, 0);
    // lcd_send_string(wash_done? "spuin         ":"spinning        ");

    if (HAL_GetTick() - time_spin < 10000) {
 8001fde:	f000 f8bf 	bl	8002160 <HAL_GetTick>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	4b1a      	ldr	r3, [pc, #104]	; (8002050 <m_spin+0x94>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	f242 720f 	movw	r2, #9999	; 0x270f
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d80f      	bhi.n	8002012 <m_spin+0x56>
        HAL_GPIO_WritePin(drain_gate_GPIO_Port, drain_gate_Pin, GPIO_PIN_SET);
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	2110      	movs	r1, #16
 8001ff6:	4817      	ldr	r0, [pc, #92]	; (8002054 <m_spin+0x98>)
 8001ff8:	f000 fd9b 	bl	8002b32 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(triac_gate_GPIO_Port, triac_gate_Pin, GPIO_PIN_SET);
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	2108      	movs	r1, #8
 8002000:	4814      	ldr	r0, [pc, #80]	; (8002054 <m_spin+0x98>)
 8002002:	f000 fd96 	bl	8002b32 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(relay_GPIO_Port, relay_Pin, GPIO_PIN_SET);
 8002006:	2201      	movs	r2, #1
 8002008:	2120      	movs	r1, #32
 800200a:	4812      	ldr	r0, [pc, #72]	; (8002054 <m_spin+0x98>)
 800200c:	f000 fd91 	bl	8002b32 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(relay_GPIO_Port, relay_Pin, GPIO_PIN_RESET);
        wash_done = true;
        firstRun_spin = true; //reset bit
        runningFunc = &start_procedure; //return to start function
    }
}
 8002010:	e017      	b.n	8002042 <m_spin+0x86>
        HAL_GPIO_WritePin(drain_gate_GPIO_Port, drain_gate_Pin, GPIO_PIN_RESET);
 8002012:	2200      	movs	r2, #0
 8002014:	2110      	movs	r1, #16
 8002016:	480f      	ldr	r0, [pc, #60]	; (8002054 <m_spin+0x98>)
 8002018:	f000 fd8b 	bl	8002b32 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(triac_gate_GPIO_Port, triac_gate_Pin, GPIO_PIN_RESET);
 800201c:	2200      	movs	r2, #0
 800201e:	2108      	movs	r1, #8
 8002020:	480c      	ldr	r0, [pc, #48]	; (8002054 <m_spin+0x98>)
 8002022:	f000 fd86 	bl	8002b32 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(relay_GPIO_Port, relay_Pin, GPIO_PIN_RESET);
 8002026:	2200      	movs	r2, #0
 8002028:	2120      	movs	r1, #32
 800202a:	480a      	ldr	r0, [pc, #40]	; (8002054 <m_spin+0x98>)
 800202c:	f000 fd81 	bl	8002b32 <HAL_GPIO_WritePin>
        wash_done = true;
 8002030:	4b09      	ldr	r3, [pc, #36]	; (8002058 <m_spin+0x9c>)
 8002032:	2201      	movs	r2, #1
 8002034:	701a      	strb	r2, [r3, #0]
        firstRun_spin = true; //reset bit
 8002036:	4b05      	ldr	r3, [pc, #20]	; (800204c <m_spin+0x90>)
 8002038:	2201      	movs	r2, #1
 800203a:	701a      	strb	r2, [r3, #0]
        runningFunc = &start_procedure; //return to start function
 800203c:	4b07      	ldr	r3, [pc, #28]	; (800205c <m_spin+0xa0>)
 800203e:	4a08      	ldr	r2, [pc, #32]	; (8002060 <m_spin+0xa4>)
 8002040:	601a      	str	r2, [r3, #0]
}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	20000255 	.word	0x20000255
 800204c:	2000001d 	.word	0x2000001d
 8002050:	20000268 	.word	0x20000268
 8002054:	40010c00 	.word	0x40010c00
 8002058:	2000024d 	.word	0x2000024d
 800205c:	20000258 	.word	0x20000258
 8002060:	08001ca9 	.word	0x08001ca9

08002064 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002064:	f7ff fda4 	bl	8001bb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002068:	480b      	ldr	r0, [pc, #44]	; (8002098 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800206a:	490c      	ldr	r1, [pc, #48]	; (800209c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800206c:	4a0c      	ldr	r2, [pc, #48]	; (80020a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800206e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002070:	e002      	b.n	8002078 <LoopCopyDataInit>

08002072 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002072:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002074:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002076:	3304      	adds	r3, #4

08002078 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002078:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800207a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800207c:	d3f9      	bcc.n	8002072 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800207e:	4a09      	ldr	r2, [pc, #36]	; (80020a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002080:	4c09      	ldr	r4, [pc, #36]	; (80020a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002082:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002084:	e001      	b.n	800208a <LoopFillZerobss>

08002086 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002086:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002088:	3204      	adds	r2, #4

0800208a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800208a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800208c:	d3fb      	bcc.n	8002086 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800208e:	f003 fd41 	bl	8005b14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002092:	f7fe ff31 	bl	8000ef8 <main>
  bx lr
 8002096:	4770      	bx	lr
  ldr r0, =_sdata
 8002098:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800209c:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80020a0:	080066a4 	.word	0x080066a4
  ldr r2, =_sbss
 80020a4:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80020a8:	20000280 	.word	0x20000280

080020ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020ac:	e7fe      	b.n	80020ac <ADC1_2_IRQHandler>
	...

080020b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020b4:	4b08      	ldr	r3, [pc, #32]	; (80020d8 <HAL_Init+0x28>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a07      	ldr	r2, [pc, #28]	; (80020d8 <HAL_Init+0x28>)
 80020ba:	f043 0310 	orr.w	r3, r3, #16
 80020be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020c0:	2003      	movs	r0, #3
 80020c2:	f000 fb59 	bl	8002778 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020c6:	200f      	movs	r0, #15
 80020c8:	f000 f808 	bl	80020dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020cc:	f7ff fb68 	bl	80017a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40022000 	.word	0x40022000

080020dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020e4:	4b12      	ldr	r3, [pc, #72]	; (8002130 <HAL_InitTick+0x54>)
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	4b12      	ldr	r3, [pc, #72]	; (8002134 <HAL_InitTick+0x58>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	4619      	mov	r1, r3
 80020ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020fa:	4618      	mov	r0, r3
 80020fc:	f000 fb71 	bl	80027e2 <HAL_SYSTICK_Config>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e00e      	b.n	8002128 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b0f      	cmp	r3, #15
 800210e:	d80a      	bhi.n	8002126 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002110:	2200      	movs	r2, #0
 8002112:	6879      	ldr	r1, [r7, #4]
 8002114:	f04f 30ff 	mov.w	r0, #4294967295
 8002118:	f000 fb39 	bl	800278e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800211c:	4a06      	ldr	r2, [pc, #24]	; (8002138 <HAL_InitTick+0x5c>)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002122:	2300      	movs	r3, #0
 8002124:	e000      	b.n	8002128 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
}
 8002128:	4618      	mov	r0, r3
 800212a:	3708      	adds	r7, #8
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	20000018 	.word	0x20000018
 8002134:	20000024 	.word	0x20000024
 8002138:	20000020 	.word	0x20000020

0800213c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002140:	4b05      	ldr	r3, [pc, #20]	; (8002158 <HAL_IncTick+0x1c>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	461a      	mov	r2, r3
 8002146:	4b05      	ldr	r3, [pc, #20]	; (800215c <HAL_IncTick+0x20>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4413      	add	r3, r2
 800214c:	4a03      	ldr	r2, [pc, #12]	; (800215c <HAL_IncTick+0x20>)
 800214e:	6013      	str	r3, [r2, #0]
}
 8002150:	bf00      	nop
 8002152:	46bd      	mov	sp, r7
 8002154:	bc80      	pop	{r7}
 8002156:	4770      	bx	lr
 8002158:	20000024 	.word	0x20000024
 800215c:	2000026c 	.word	0x2000026c

08002160 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  return uwTick;
 8002164:	4b02      	ldr	r3, [pc, #8]	; (8002170 <HAL_GetTick+0x10>)
 8002166:	681b      	ldr	r3, [r3, #0]
}
 8002168:	4618      	mov	r0, r3
 800216a:	46bd      	mov	sp, r7
 800216c:	bc80      	pop	{r7}
 800216e:	4770      	bx	lr
 8002170:	2000026c 	.word	0x2000026c

08002174 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800217c:	f7ff fff0 	bl	8002160 <HAL_GetTick>
 8002180:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800218c:	d005      	beq.n	800219a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800218e:	4b0a      	ldr	r3, [pc, #40]	; (80021b8 <HAL_Delay+0x44>)
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	461a      	mov	r2, r3
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	4413      	add	r3, r2
 8002198:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800219a:	bf00      	nop
 800219c:	f7ff ffe0 	bl	8002160 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	68fa      	ldr	r2, [r7, #12]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d8f7      	bhi.n	800219c <HAL_Delay+0x28>
  {
  }
}
 80021ac:	bf00      	nop
 80021ae:	bf00      	nop
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20000024 	.word	0x20000024

080021bc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021c4:	2300      	movs	r3, #0
 80021c6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80021c8:	2300      	movs	r3, #0
 80021ca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80021cc:	2300      	movs	r3, #0
 80021ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80021d0:	2300      	movs	r3, #0
 80021d2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e0be      	b.n	800235c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d109      	bne.n	8002200 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f7ff fb02 	bl	8001804 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f000 f9ab 	bl	800255c <ADC_ConversionStop_Disable>
 8002206:	4603      	mov	r3, r0
 8002208:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800220e:	f003 0310 	and.w	r3, r3, #16
 8002212:	2b00      	cmp	r3, #0
 8002214:	f040 8099 	bne.w	800234a <HAL_ADC_Init+0x18e>
 8002218:	7dfb      	ldrb	r3, [r7, #23]
 800221a:	2b00      	cmp	r3, #0
 800221c:	f040 8095 	bne.w	800234a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002224:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002228:	f023 0302 	bic.w	r3, r3, #2
 800222c:	f043 0202 	orr.w	r2, r3, #2
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800223c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	7b1b      	ldrb	r3, [r3, #12]
 8002242:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002244:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	4313      	orrs	r3, r2
 800224a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002254:	d003      	beq.n	800225e <HAL_ADC_Init+0xa2>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d102      	bne.n	8002264 <HAL_ADC_Init+0xa8>
 800225e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002262:	e000      	b.n	8002266 <HAL_ADC_Init+0xaa>
 8002264:	2300      	movs	r3, #0
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	4313      	orrs	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	7d1b      	ldrb	r3, [r3, #20]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d119      	bne.n	80022a8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	7b1b      	ldrb	r3, [r3, #12]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d109      	bne.n	8002290 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	3b01      	subs	r3, #1
 8002282:	035a      	lsls	r2, r3, #13
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	4313      	orrs	r3, r2
 8002288:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800228c:	613b      	str	r3, [r7, #16]
 800228e:	e00b      	b.n	80022a8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002294:	f043 0220 	orr.w	r2, r3, #32
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a0:	f043 0201 	orr.w	r2, r3, #1
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	430a      	orrs	r2, r1
 80022ba:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	689a      	ldr	r2, [r3, #8]
 80022c2:	4b28      	ldr	r3, [pc, #160]	; (8002364 <HAL_ADC_Init+0x1a8>)
 80022c4:	4013      	ands	r3, r2
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	6812      	ldr	r2, [r2, #0]
 80022ca:	68b9      	ldr	r1, [r7, #8]
 80022cc:	430b      	orrs	r3, r1
 80022ce:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022d8:	d003      	beq.n	80022e2 <HAL_ADC_Init+0x126>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d104      	bne.n	80022ec <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	3b01      	subs	r3, #1
 80022e8:	051b      	lsls	r3, r3, #20
 80022ea:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	689a      	ldr	r2, [r3, #8]
 8002306:	4b18      	ldr	r3, [pc, #96]	; (8002368 <HAL_ADC_Init+0x1ac>)
 8002308:	4013      	ands	r3, r2
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	429a      	cmp	r2, r3
 800230e:	d10b      	bne.n	8002328 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800231a:	f023 0303 	bic.w	r3, r3, #3
 800231e:	f043 0201 	orr.w	r2, r3, #1
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002326:	e018      	b.n	800235a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800232c:	f023 0312 	bic.w	r3, r3, #18
 8002330:	f043 0210 	orr.w	r2, r3, #16
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800233c:	f043 0201 	orr.w	r2, r3, #1
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002348:	e007      	b.n	800235a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800234e:	f043 0210 	orr.w	r2, r3, #16
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800235a:	7dfb      	ldrb	r3, [r7, #23]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3718      	adds	r7, #24
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	ffe1f7fd 	.word	0xffe1f7fd
 8002368:	ff1f0efe 	.word	0xff1f0efe

0800236c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002376:	2300      	movs	r3, #0
 8002378:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800237a:	2300      	movs	r3, #0
 800237c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002384:	2b01      	cmp	r3, #1
 8002386:	d101      	bne.n	800238c <HAL_ADC_ConfigChannel+0x20>
 8002388:	2302      	movs	r3, #2
 800238a:	e0dc      	b.n	8002546 <HAL_ADC_ConfigChannel+0x1da>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	2b06      	cmp	r3, #6
 800239a:	d81c      	bhi.n	80023d6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685a      	ldr	r2, [r3, #4]
 80023a6:	4613      	mov	r3, r2
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	4413      	add	r3, r2
 80023ac:	3b05      	subs	r3, #5
 80023ae:	221f      	movs	r2, #31
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	43db      	mvns	r3, r3
 80023b6:	4019      	ands	r1, r3
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	6818      	ldr	r0, [r3, #0]
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685a      	ldr	r2, [r3, #4]
 80023c0:	4613      	mov	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	4413      	add	r3, r2
 80023c6:	3b05      	subs	r3, #5
 80023c8:	fa00 f203 	lsl.w	r2, r0, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	430a      	orrs	r2, r1
 80023d2:	635a      	str	r2, [r3, #52]	; 0x34
 80023d4:	e03c      	b.n	8002450 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	2b0c      	cmp	r3, #12
 80023dc:	d81c      	bhi.n	8002418 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685a      	ldr	r2, [r3, #4]
 80023e8:	4613      	mov	r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	4413      	add	r3, r2
 80023ee:	3b23      	subs	r3, #35	; 0x23
 80023f0:	221f      	movs	r2, #31
 80023f2:	fa02 f303 	lsl.w	r3, r2, r3
 80023f6:	43db      	mvns	r3, r3
 80023f8:	4019      	ands	r1, r3
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	6818      	ldr	r0, [r3, #0]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	685a      	ldr	r2, [r3, #4]
 8002402:	4613      	mov	r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	4413      	add	r3, r2
 8002408:	3b23      	subs	r3, #35	; 0x23
 800240a:	fa00 f203 	lsl.w	r2, r0, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	430a      	orrs	r2, r1
 8002414:	631a      	str	r2, [r3, #48]	; 0x30
 8002416:	e01b      	b.n	8002450 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685a      	ldr	r2, [r3, #4]
 8002422:	4613      	mov	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	4413      	add	r3, r2
 8002428:	3b41      	subs	r3, #65	; 0x41
 800242a:	221f      	movs	r2, #31
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	43db      	mvns	r3, r3
 8002432:	4019      	ands	r1, r3
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	6818      	ldr	r0, [r3, #0]
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685a      	ldr	r2, [r3, #4]
 800243c:	4613      	mov	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	4413      	add	r3, r2
 8002442:	3b41      	subs	r3, #65	; 0x41
 8002444:	fa00 f203 	lsl.w	r2, r0, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	430a      	orrs	r2, r1
 800244e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2b09      	cmp	r3, #9
 8002456:	d91c      	bls.n	8002492 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	68d9      	ldr	r1, [r3, #12]
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	4613      	mov	r3, r2
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	4413      	add	r3, r2
 8002468:	3b1e      	subs	r3, #30
 800246a:	2207      	movs	r2, #7
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	4019      	ands	r1, r3
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	6898      	ldr	r0, [r3, #8]
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	4613      	mov	r3, r2
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	4413      	add	r3, r2
 8002482:	3b1e      	subs	r3, #30
 8002484:	fa00 f203 	lsl.w	r2, r0, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	430a      	orrs	r2, r1
 800248e:	60da      	str	r2, [r3, #12]
 8002490:	e019      	b.n	80024c6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6919      	ldr	r1, [r3, #16]
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	4613      	mov	r3, r2
 800249e:	005b      	lsls	r3, r3, #1
 80024a0:	4413      	add	r3, r2
 80024a2:	2207      	movs	r2, #7
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	43db      	mvns	r3, r3
 80024aa:	4019      	ands	r1, r3
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	6898      	ldr	r0, [r3, #8]
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	4613      	mov	r3, r2
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	4413      	add	r3, r2
 80024ba:	fa00 f203 	lsl.w	r2, r0, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	430a      	orrs	r2, r1
 80024c4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2b10      	cmp	r3, #16
 80024cc:	d003      	beq.n	80024d6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80024d2:	2b11      	cmp	r3, #17
 80024d4:	d132      	bne.n	800253c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a1d      	ldr	r2, [pc, #116]	; (8002550 <HAL_ADC_ConfigChannel+0x1e4>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d125      	bne.n	800252c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d126      	bne.n	800253c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	689a      	ldr	r2, [r3, #8]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80024fc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2b10      	cmp	r3, #16
 8002504:	d11a      	bne.n	800253c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002506:	4b13      	ldr	r3, [pc, #76]	; (8002554 <HAL_ADC_ConfigChannel+0x1e8>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a13      	ldr	r2, [pc, #76]	; (8002558 <HAL_ADC_ConfigChannel+0x1ec>)
 800250c:	fba2 2303 	umull	r2, r3, r2, r3
 8002510:	0c9a      	lsrs	r2, r3, #18
 8002512:	4613      	mov	r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4413      	add	r3, r2
 8002518:	005b      	lsls	r3, r3, #1
 800251a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800251c:	e002      	b.n	8002524 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	3b01      	subs	r3, #1
 8002522:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d1f9      	bne.n	800251e <HAL_ADC_ConfigChannel+0x1b2>
 800252a:	e007      	b.n	800253c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002530:	f043 0220 	orr.w	r2, r3, #32
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002544:	7bfb      	ldrb	r3, [r7, #15]
}
 8002546:	4618      	mov	r0, r3
 8002548:	3714      	adds	r7, #20
 800254a:	46bd      	mov	sp, r7
 800254c:	bc80      	pop	{r7}
 800254e:	4770      	bx	lr
 8002550:	40012400 	.word	0x40012400
 8002554:	20000018 	.word	0x20000018
 8002558:	431bde83 	.word	0x431bde83

0800255c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002564:	2300      	movs	r3, #0
 8002566:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	2b01      	cmp	r3, #1
 8002574:	d12e      	bne.n	80025d4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	689a      	ldr	r2, [r3, #8]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 0201 	bic.w	r2, r2, #1
 8002584:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002586:	f7ff fdeb 	bl	8002160 <HAL_GetTick>
 800258a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800258c:	e01b      	b.n	80025c6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800258e:	f7ff fde7 	bl	8002160 <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	2b02      	cmp	r3, #2
 800259a:	d914      	bls.n	80025c6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	d10d      	bne.n	80025c6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ae:	f043 0210 	orr.w	r2, r3, #16
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ba:	f043 0201 	orr.w	r2, r3, #1
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e007      	b.n	80025d6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f003 0301 	and.w	r3, r3, #1
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d0dc      	beq.n	800258e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3710      	adds	r7, #16
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
	...

080025e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f003 0307 	and.w	r3, r3, #7
 80025ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025f0:	4b0c      	ldr	r3, [pc, #48]	; (8002624 <__NVIC_SetPriorityGrouping+0x44>)
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025f6:	68ba      	ldr	r2, [r7, #8]
 80025f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025fc:	4013      	ands	r3, r2
 80025fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002608:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800260c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002612:	4a04      	ldr	r2, [pc, #16]	; (8002624 <__NVIC_SetPriorityGrouping+0x44>)
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	60d3      	str	r3, [r2, #12]
}
 8002618:	bf00      	nop
 800261a:	3714      	adds	r7, #20
 800261c:	46bd      	mov	sp, r7
 800261e:	bc80      	pop	{r7}
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	e000ed00 	.word	0xe000ed00

08002628 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800262c:	4b04      	ldr	r3, [pc, #16]	; (8002640 <__NVIC_GetPriorityGrouping+0x18>)
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	0a1b      	lsrs	r3, r3, #8
 8002632:	f003 0307 	and.w	r3, r3, #7
}
 8002636:	4618      	mov	r0, r3
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	e000ed00 	.word	0xe000ed00

08002644 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800264e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002652:	2b00      	cmp	r3, #0
 8002654:	db0b      	blt.n	800266e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002656:	79fb      	ldrb	r3, [r7, #7]
 8002658:	f003 021f 	and.w	r2, r3, #31
 800265c:	4906      	ldr	r1, [pc, #24]	; (8002678 <__NVIC_EnableIRQ+0x34>)
 800265e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002662:	095b      	lsrs	r3, r3, #5
 8002664:	2001      	movs	r0, #1
 8002666:	fa00 f202 	lsl.w	r2, r0, r2
 800266a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800266e:	bf00      	nop
 8002670:	370c      	adds	r7, #12
 8002672:	46bd      	mov	sp, r7
 8002674:	bc80      	pop	{r7}
 8002676:	4770      	bx	lr
 8002678:	e000e100 	.word	0xe000e100

0800267c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	6039      	str	r1, [r7, #0]
 8002686:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268c:	2b00      	cmp	r3, #0
 800268e:	db0a      	blt.n	80026a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	b2da      	uxtb	r2, r3
 8002694:	490c      	ldr	r1, [pc, #48]	; (80026c8 <__NVIC_SetPriority+0x4c>)
 8002696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269a:	0112      	lsls	r2, r2, #4
 800269c:	b2d2      	uxtb	r2, r2
 800269e:	440b      	add	r3, r1
 80026a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026a4:	e00a      	b.n	80026bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	b2da      	uxtb	r2, r3
 80026aa:	4908      	ldr	r1, [pc, #32]	; (80026cc <__NVIC_SetPriority+0x50>)
 80026ac:	79fb      	ldrb	r3, [r7, #7]
 80026ae:	f003 030f 	and.w	r3, r3, #15
 80026b2:	3b04      	subs	r3, #4
 80026b4:	0112      	lsls	r2, r2, #4
 80026b6:	b2d2      	uxtb	r2, r2
 80026b8:	440b      	add	r3, r1
 80026ba:	761a      	strb	r2, [r3, #24]
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bc80      	pop	{r7}
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	e000e100 	.word	0xe000e100
 80026cc:	e000ed00 	.word	0xe000ed00

080026d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b089      	sub	sp, #36	; 0x24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f003 0307 	and.w	r3, r3, #7
 80026e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	f1c3 0307 	rsb	r3, r3, #7
 80026ea:	2b04      	cmp	r3, #4
 80026ec:	bf28      	it	cs
 80026ee:	2304      	movcs	r3, #4
 80026f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	3304      	adds	r3, #4
 80026f6:	2b06      	cmp	r3, #6
 80026f8:	d902      	bls.n	8002700 <NVIC_EncodePriority+0x30>
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	3b03      	subs	r3, #3
 80026fe:	e000      	b.n	8002702 <NVIC_EncodePriority+0x32>
 8002700:	2300      	movs	r3, #0
 8002702:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002704:	f04f 32ff 	mov.w	r2, #4294967295
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	43da      	mvns	r2, r3
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	401a      	ands	r2, r3
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002718:	f04f 31ff 	mov.w	r1, #4294967295
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	fa01 f303 	lsl.w	r3, r1, r3
 8002722:	43d9      	mvns	r1, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002728:	4313      	orrs	r3, r2
         );
}
 800272a:	4618      	mov	r0, r3
 800272c:	3724      	adds	r7, #36	; 0x24
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr

08002734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3b01      	subs	r3, #1
 8002740:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002744:	d301      	bcc.n	800274a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002746:	2301      	movs	r3, #1
 8002748:	e00f      	b.n	800276a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800274a:	4a0a      	ldr	r2, [pc, #40]	; (8002774 <SysTick_Config+0x40>)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	3b01      	subs	r3, #1
 8002750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002752:	210f      	movs	r1, #15
 8002754:	f04f 30ff 	mov.w	r0, #4294967295
 8002758:	f7ff ff90 	bl	800267c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800275c:	4b05      	ldr	r3, [pc, #20]	; (8002774 <SysTick_Config+0x40>)
 800275e:	2200      	movs	r2, #0
 8002760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002762:	4b04      	ldr	r3, [pc, #16]	; (8002774 <SysTick_Config+0x40>)
 8002764:	2207      	movs	r2, #7
 8002766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	e000e010 	.word	0xe000e010

08002778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f7ff ff2d 	bl	80025e0 <__NVIC_SetPriorityGrouping>
}
 8002786:	bf00      	nop
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800278e:	b580      	push	{r7, lr}
 8002790:	b086      	sub	sp, #24
 8002792:	af00      	add	r7, sp, #0
 8002794:	4603      	mov	r3, r0
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	607a      	str	r2, [r7, #4]
 800279a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027a0:	f7ff ff42 	bl	8002628 <__NVIC_GetPriorityGrouping>
 80027a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	68b9      	ldr	r1, [r7, #8]
 80027aa:	6978      	ldr	r0, [r7, #20]
 80027ac:	f7ff ff90 	bl	80026d0 <NVIC_EncodePriority>
 80027b0:	4602      	mov	r2, r0
 80027b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027b6:	4611      	mov	r1, r2
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff ff5f 	bl	800267c <__NVIC_SetPriority>
}
 80027be:	bf00      	nop
 80027c0:	3718      	adds	r7, #24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b082      	sub	sp, #8
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	4603      	mov	r3, r0
 80027ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff ff35 	bl	8002644 <__NVIC_EnableIRQ>
}
 80027da:	bf00      	nop
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b082      	sub	sp, #8
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7ff ffa2 	bl	8002734 <SysTick_Config>
 80027f0:	4603      	mov	r3, r0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
	...

080027fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b08b      	sub	sp, #44	; 0x2c
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002806:	2300      	movs	r3, #0
 8002808:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800280a:	2300      	movs	r3, #0
 800280c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800280e:	e169      	b.n	8002ae4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002810:	2201      	movs	r2, #1
 8002812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	69fa      	ldr	r2, [r7, #28]
 8002820:	4013      	ands	r3, r2
 8002822:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	429a      	cmp	r2, r3
 800282a:	f040 8158 	bne.w	8002ade <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	4a9a      	ldr	r2, [pc, #616]	; (8002a9c <HAL_GPIO_Init+0x2a0>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d05e      	beq.n	80028f6 <HAL_GPIO_Init+0xfa>
 8002838:	4a98      	ldr	r2, [pc, #608]	; (8002a9c <HAL_GPIO_Init+0x2a0>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d875      	bhi.n	800292a <HAL_GPIO_Init+0x12e>
 800283e:	4a98      	ldr	r2, [pc, #608]	; (8002aa0 <HAL_GPIO_Init+0x2a4>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d058      	beq.n	80028f6 <HAL_GPIO_Init+0xfa>
 8002844:	4a96      	ldr	r2, [pc, #600]	; (8002aa0 <HAL_GPIO_Init+0x2a4>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d86f      	bhi.n	800292a <HAL_GPIO_Init+0x12e>
 800284a:	4a96      	ldr	r2, [pc, #600]	; (8002aa4 <HAL_GPIO_Init+0x2a8>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d052      	beq.n	80028f6 <HAL_GPIO_Init+0xfa>
 8002850:	4a94      	ldr	r2, [pc, #592]	; (8002aa4 <HAL_GPIO_Init+0x2a8>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d869      	bhi.n	800292a <HAL_GPIO_Init+0x12e>
 8002856:	4a94      	ldr	r2, [pc, #592]	; (8002aa8 <HAL_GPIO_Init+0x2ac>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d04c      	beq.n	80028f6 <HAL_GPIO_Init+0xfa>
 800285c:	4a92      	ldr	r2, [pc, #584]	; (8002aa8 <HAL_GPIO_Init+0x2ac>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d863      	bhi.n	800292a <HAL_GPIO_Init+0x12e>
 8002862:	4a92      	ldr	r2, [pc, #584]	; (8002aac <HAL_GPIO_Init+0x2b0>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d046      	beq.n	80028f6 <HAL_GPIO_Init+0xfa>
 8002868:	4a90      	ldr	r2, [pc, #576]	; (8002aac <HAL_GPIO_Init+0x2b0>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d85d      	bhi.n	800292a <HAL_GPIO_Init+0x12e>
 800286e:	2b12      	cmp	r3, #18
 8002870:	d82a      	bhi.n	80028c8 <HAL_GPIO_Init+0xcc>
 8002872:	2b12      	cmp	r3, #18
 8002874:	d859      	bhi.n	800292a <HAL_GPIO_Init+0x12e>
 8002876:	a201      	add	r2, pc, #4	; (adr r2, 800287c <HAL_GPIO_Init+0x80>)
 8002878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800287c:	080028f7 	.word	0x080028f7
 8002880:	080028d1 	.word	0x080028d1
 8002884:	080028e3 	.word	0x080028e3
 8002888:	08002925 	.word	0x08002925
 800288c:	0800292b 	.word	0x0800292b
 8002890:	0800292b 	.word	0x0800292b
 8002894:	0800292b 	.word	0x0800292b
 8002898:	0800292b 	.word	0x0800292b
 800289c:	0800292b 	.word	0x0800292b
 80028a0:	0800292b 	.word	0x0800292b
 80028a4:	0800292b 	.word	0x0800292b
 80028a8:	0800292b 	.word	0x0800292b
 80028ac:	0800292b 	.word	0x0800292b
 80028b0:	0800292b 	.word	0x0800292b
 80028b4:	0800292b 	.word	0x0800292b
 80028b8:	0800292b 	.word	0x0800292b
 80028bc:	0800292b 	.word	0x0800292b
 80028c0:	080028d9 	.word	0x080028d9
 80028c4:	080028ed 	.word	0x080028ed
 80028c8:	4a79      	ldr	r2, [pc, #484]	; (8002ab0 <HAL_GPIO_Init+0x2b4>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d013      	beq.n	80028f6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80028ce:	e02c      	b.n	800292a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	623b      	str	r3, [r7, #32]
          break;
 80028d6:	e029      	b.n	800292c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	3304      	adds	r3, #4
 80028de:	623b      	str	r3, [r7, #32]
          break;
 80028e0:	e024      	b.n	800292c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	3308      	adds	r3, #8
 80028e8:	623b      	str	r3, [r7, #32]
          break;
 80028ea:	e01f      	b.n	800292c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	330c      	adds	r3, #12
 80028f2:	623b      	str	r3, [r7, #32]
          break;
 80028f4:	e01a      	b.n	800292c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d102      	bne.n	8002904 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028fe:	2304      	movs	r3, #4
 8002900:	623b      	str	r3, [r7, #32]
          break;
 8002902:	e013      	b.n	800292c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d105      	bne.n	8002918 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800290c:	2308      	movs	r3, #8
 800290e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	69fa      	ldr	r2, [r7, #28]
 8002914:	611a      	str	r2, [r3, #16]
          break;
 8002916:	e009      	b.n	800292c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002918:	2308      	movs	r3, #8
 800291a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	69fa      	ldr	r2, [r7, #28]
 8002920:	615a      	str	r2, [r3, #20]
          break;
 8002922:	e003      	b.n	800292c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002924:	2300      	movs	r3, #0
 8002926:	623b      	str	r3, [r7, #32]
          break;
 8002928:	e000      	b.n	800292c <HAL_GPIO_Init+0x130>
          break;
 800292a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	2bff      	cmp	r3, #255	; 0xff
 8002930:	d801      	bhi.n	8002936 <HAL_GPIO_Init+0x13a>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	e001      	b.n	800293a <HAL_GPIO_Init+0x13e>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	3304      	adds	r3, #4
 800293a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800293c:	69bb      	ldr	r3, [r7, #24]
 800293e:	2bff      	cmp	r3, #255	; 0xff
 8002940:	d802      	bhi.n	8002948 <HAL_GPIO_Init+0x14c>
 8002942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	e002      	b.n	800294e <HAL_GPIO_Init+0x152>
 8002948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294a:	3b08      	subs	r3, #8
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	210f      	movs	r1, #15
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	fa01 f303 	lsl.w	r3, r1, r3
 800295c:	43db      	mvns	r3, r3
 800295e:	401a      	ands	r2, r3
 8002960:	6a39      	ldr	r1, [r7, #32]
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	fa01 f303 	lsl.w	r3, r1, r3
 8002968:	431a      	orrs	r2, r3
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002976:	2b00      	cmp	r3, #0
 8002978:	f000 80b1 	beq.w	8002ade <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800297c:	4b4d      	ldr	r3, [pc, #308]	; (8002ab4 <HAL_GPIO_Init+0x2b8>)
 800297e:	699b      	ldr	r3, [r3, #24]
 8002980:	4a4c      	ldr	r2, [pc, #304]	; (8002ab4 <HAL_GPIO_Init+0x2b8>)
 8002982:	f043 0301 	orr.w	r3, r3, #1
 8002986:	6193      	str	r3, [r2, #24]
 8002988:	4b4a      	ldr	r3, [pc, #296]	; (8002ab4 <HAL_GPIO_Init+0x2b8>)
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	f003 0301 	and.w	r3, r3, #1
 8002990:	60bb      	str	r3, [r7, #8]
 8002992:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002994:	4a48      	ldr	r2, [pc, #288]	; (8002ab8 <HAL_GPIO_Init+0x2bc>)
 8002996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002998:	089b      	lsrs	r3, r3, #2
 800299a:	3302      	adds	r3, #2
 800299c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029a0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80029a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a4:	f003 0303 	and.w	r3, r3, #3
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	220f      	movs	r2, #15
 80029ac:	fa02 f303 	lsl.w	r3, r2, r3
 80029b0:	43db      	mvns	r3, r3
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	4013      	ands	r3, r2
 80029b6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a40      	ldr	r2, [pc, #256]	; (8002abc <HAL_GPIO_Init+0x2c0>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d013      	beq.n	80029e8 <HAL_GPIO_Init+0x1ec>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a3f      	ldr	r2, [pc, #252]	; (8002ac0 <HAL_GPIO_Init+0x2c4>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d00d      	beq.n	80029e4 <HAL_GPIO_Init+0x1e8>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a3e      	ldr	r2, [pc, #248]	; (8002ac4 <HAL_GPIO_Init+0x2c8>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d007      	beq.n	80029e0 <HAL_GPIO_Init+0x1e4>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4a3d      	ldr	r2, [pc, #244]	; (8002ac8 <HAL_GPIO_Init+0x2cc>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d101      	bne.n	80029dc <HAL_GPIO_Init+0x1e0>
 80029d8:	2303      	movs	r3, #3
 80029da:	e006      	b.n	80029ea <HAL_GPIO_Init+0x1ee>
 80029dc:	2304      	movs	r3, #4
 80029de:	e004      	b.n	80029ea <HAL_GPIO_Init+0x1ee>
 80029e0:	2302      	movs	r3, #2
 80029e2:	e002      	b.n	80029ea <HAL_GPIO_Init+0x1ee>
 80029e4:	2301      	movs	r3, #1
 80029e6:	e000      	b.n	80029ea <HAL_GPIO_Init+0x1ee>
 80029e8:	2300      	movs	r3, #0
 80029ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029ec:	f002 0203 	and.w	r2, r2, #3
 80029f0:	0092      	lsls	r2, r2, #2
 80029f2:	4093      	lsls	r3, r2
 80029f4:	68fa      	ldr	r2, [r7, #12]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80029fa:	492f      	ldr	r1, [pc, #188]	; (8002ab8 <HAL_GPIO_Init+0x2bc>)
 80029fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fe:	089b      	lsrs	r3, r3, #2
 8002a00:	3302      	adds	r3, #2
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d006      	beq.n	8002a22 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002a14:	4b2d      	ldr	r3, [pc, #180]	; (8002acc <HAL_GPIO_Init+0x2d0>)
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	492c      	ldr	r1, [pc, #176]	; (8002acc <HAL_GPIO_Init+0x2d0>)
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	608b      	str	r3, [r1, #8]
 8002a20:	e006      	b.n	8002a30 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002a22:	4b2a      	ldr	r3, [pc, #168]	; (8002acc <HAL_GPIO_Init+0x2d0>)
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	43db      	mvns	r3, r3
 8002a2a:	4928      	ldr	r1, [pc, #160]	; (8002acc <HAL_GPIO_Init+0x2d0>)
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d006      	beq.n	8002a4a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a3c:	4b23      	ldr	r3, [pc, #140]	; (8002acc <HAL_GPIO_Init+0x2d0>)
 8002a3e:	68da      	ldr	r2, [r3, #12]
 8002a40:	4922      	ldr	r1, [pc, #136]	; (8002acc <HAL_GPIO_Init+0x2d0>)
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	4313      	orrs	r3, r2
 8002a46:	60cb      	str	r3, [r1, #12]
 8002a48:	e006      	b.n	8002a58 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a4a:	4b20      	ldr	r3, [pc, #128]	; (8002acc <HAL_GPIO_Init+0x2d0>)
 8002a4c:	68da      	ldr	r2, [r3, #12]
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	43db      	mvns	r3, r3
 8002a52:	491e      	ldr	r1, [pc, #120]	; (8002acc <HAL_GPIO_Init+0x2d0>)
 8002a54:	4013      	ands	r3, r2
 8002a56:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d006      	beq.n	8002a72 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a64:	4b19      	ldr	r3, [pc, #100]	; (8002acc <HAL_GPIO_Init+0x2d0>)
 8002a66:	685a      	ldr	r2, [r3, #4]
 8002a68:	4918      	ldr	r1, [pc, #96]	; (8002acc <HAL_GPIO_Init+0x2d0>)
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	604b      	str	r3, [r1, #4]
 8002a70:	e006      	b.n	8002a80 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a72:	4b16      	ldr	r3, [pc, #88]	; (8002acc <HAL_GPIO_Init+0x2d0>)
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	43db      	mvns	r3, r3
 8002a7a:	4914      	ldr	r1, [pc, #80]	; (8002acc <HAL_GPIO_Init+0x2d0>)
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d021      	beq.n	8002ad0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a8c:	4b0f      	ldr	r3, [pc, #60]	; (8002acc <HAL_GPIO_Init+0x2d0>)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	490e      	ldr	r1, [pc, #56]	; (8002acc <HAL_GPIO_Init+0x2d0>)
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	600b      	str	r3, [r1, #0]
 8002a98:	e021      	b.n	8002ade <HAL_GPIO_Init+0x2e2>
 8002a9a:	bf00      	nop
 8002a9c:	10320000 	.word	0x10320000
 8002aa0:	10310000 	.word	0x10310000
 8002aa4:	10220000 	.word	0x10220000
 8002aa8:	10210000 	.word	0x10210000
 8002aac:	10120000 	.word	0x10120000
 8002ab0:	10110000 	.word	0x10110000
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	40010000 	.word	0x40010000
 8002abc:	40010800 	.word	0x40010800
 8002ac0:	40010c00 	.word	0x40010c00
 8002ac4:	40011000 	.word	0x40011000
 8002ac8:	40011400 	.word	0x40011400
 8002acc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ad0:	4b0b      	ldr	r3, [pc, #44]	; (8002b00 <HAL_GPIO_Init+0x304>)
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	43db      	mvns	r3, r3
 8002ad8:	4909      	ldr	r1, [pc, #36]	; (8002b00 <HAL_GPIO_Init+0x304>)
 8002ada:	4013      	ands	r3, r2
 8002adc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aea:	fa22 f303 	lsr.w	r3, r2, r3
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f47f ae8e 	bne.w	8002810 <HAL_GPIO_Init+0x14>
  }
}
 8002af4:	bf00      	nop
 8002af6:	bf00      	nop
 8002af8:	372c      	adds	r7, #44	; 0x2c
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr
 8002b00:	40010400 	.word	0x40010400

08002b04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	887b      	ldrh	r3, [r7, #2]
 8002b16:	4013      	ands	r3, r2
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d002      	beq.n	8002b22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	73fb      	strb	r3, [r7, #15]
 8002b20:	e001      	b.n	8002b26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b22:	2300      	movs	r3, #0
 8002b24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3714      	adds	r7, #20
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bc80      	pop	{r7}
 8002b30:	4770      	bx	lr

08002b32 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b32:	b480      	push	{r7}
 8002b34:	b083      	sub	sp, #12
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	807b      	strh	r3, [r7, #2]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b42:	787b      	ldrb	r3, [r7, #1]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d003      	beq.n	8002b50 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b48:	887a      	ldrh	r2, [r7, #2]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002b4e:	e003      	b.n	8002b58 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002b50:	887b      	ldrh	r3, [r7, #2]
 8002b52:	041a      	lsls	r2, r3, #16
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	611a      	str	r2, [r3, #16]
}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr
	...

08002b64 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002b6e:	4b08      	ldr	r3, [pc, #32]	; (8002b90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b70:	695a      	ldr	r2, [r3, #20]
 8002b72:	88fb      	ldrh	r3, [r7, #6]
 8002b74:	4013      	ands	r3, r2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d006      	beq.n	8002b88 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b7a:	4a05      	ldr	r2, [pc, #20]	; (8002b90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b7c:	88fb      	ldrh	r3, [r7, #6]
 8002b7e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b80:	88fb      	ldrh	r3, [r7, #6]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7fe f8a4 	bl	8000cd0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002b88:	bf00      	nop
 8002b8a:	3708      	adds	r7, #8
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	40010400 	.word	0x40010400

08002b94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d101      	bne.n	8002ba6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e12b      	b.n	8002dfe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d106      	bne.n	8002bc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f7fe fe5e 	bl	800187c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2224      	movs	r2, #36	; 0x24
 8002bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f022 0201 	bic.w	r2, r2, #1
 8002bd6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002be6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002bf6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002bf8:	f001 feaa 	bl	8004950 <HAL_RCC_GetPCLK1Freq>
 8002bfc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	4a81      	ldr	r2, [pc, #516]	; (8002e08 <HAL_I2C_Init+0x274>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d807      	bhi.n	8002c18 <HAL_I2C_Init+0x84>
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	4a80      	ldr	r2, [pc, #512]	; (8002e0c <HAL_I2C_Init+0x278>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	bf94      	ite	ls
 8002c10:	2301      	movls	r3, #1
 8002c12:	2300      	movhi	r3, #0
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	e006      	b.n	8002c26 <HAL_I2C_Init+0x92>
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	4a7d      	ldr	r2, [pc, #500]	; (8002e10 <HAL_I2C_Init+0x27c>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	bf94      	ite	ls
 8002c20:	2301      	movls	r3, #1
 8002c22:	2300      	movhi	r3, #0
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e0e7      	b.n	8002dfe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	4a78      	ldr	r2, [pc, #480]	; (8002e14 <HAL_I2C_Init+0x280>)
 8002c32:	fba2 2303 	umull	r2, r3, r2, r3
 8002c36:	0c9b      	lsrs	r3, r3, #18
 8002c38:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	68ba      	ldr	r2, [r7, #8]
 8002c4a:	430a      	orrs	r2, r1
 8002c4c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	6a1b      	ldr	r3, [r3, #32]
 8002c54:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	4a6a      	ldr	r2, [pc, #424]	; (8002e08 <HAL_I2C_Init+0x274>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d802      	bhi.n	8002c68 <HAL_I2C_Init+0xd4>
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	3301      	adds	r3, #1
 8002c66:	e009      	b.n	8002c7c <HAL_I2C_Init+0xe8>
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002c6e:	fb02 f303 	mul.w	r3, r2, r3
 8002c72:	4a69      	ldr	r2, [pc, #420]	; (8002e18 <HAL_I2C_Init+0x284>)
 8002c74:	fba2 2303 	umull	r2, r3, r2, r3
 8002c78:	099b      	lsrs	r3, r3, #6
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	6812      	ldr	r2, [r2, #0]
 8002c80:	430b      	orrs	r3, r1
 8002c82:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002c8e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	495c      	ldr	r1, [pc, #368]	; (8002e08 <HAL_I2C_Init+0x274>)
 8002c98:	428b      	cmp	r3, r1
 8002c9a:	d819      	bhi.n	8002cd0 <HAL_I2C_Init+0x13c>
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	1e59      	subs	r1, r3, #1
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	005b      	lsls	r3, r3, #1
 8002ca6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002caa:	1c59      	adds	r1, r3, #1
 8002cac:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002cb0:	400b      	ands	r3, r1
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00a      	beq.n	8002ccc <HAL_I2C_Init+0x138>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	1e59      	subs	r1, r3, #1
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	005b      	lsls	r3, r3, #1
 8002cc0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cca:	e051      	b.n	8002d70 <HAL_I2C_Init+0x1dc>
 8002ccc:	2304      	movs	r3, #4
 8002cce:	e04f      	b.n	8002d70 <HAL_I2C_Init+0x1dc>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d111      	bne.n	8002cfc <HAL_I2C_Init+0x168>
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	1e58      	subs	r0, r3, #1
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6859      	ldr	r1, [r3, #4]
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	005b      	lsls	r3, r3, #1
 8002ce4:	440b      	add	r3, r1
 8002ce6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cea:	3301      	adds	r3, #1
 8002cec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	bf0c      	ite	eq
 8002cf4:	2301      	moveq	r3, #1
 8002cf6:	2300      	movne	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	e012      	b.n	8002d22 <HAL_I2C_Init+0x18e>
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	1e58      	subs	r0, r3, #1
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6859      	ldr	r1, [r3, #4]
 8002d04:	460b      	mov	r3, r1
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	440b      	add	r3, r1
 8002d0a:	0099      	lsls	r1, r3, #2
 8002d0c:	440b      	add	r3, r1
 8002d0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d12:	3301      	adds	r3, #1
 8002d14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	bf0c      	ite	eq
 8002d1c:	2301      	moveq	r3, #1
 8002d1e:	2300      	movne	r3, #0
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d001      	beq.n	8002d2a <HAL_I2C_Init+0x196>
 8002d26:	2301      	movs	r3, #1
 8002d28:	e022      	b.n	8002d70 <HAL_I2C_Init+0x1dc>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10e      	bne.n	8002d50 <HAL_I2C_Init+0x1bc>
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	1e58      	subs	r0, r3, #1
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6859      	ldr	r1, [r3, #4]
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	005b      	lsls	r3, r3, #1
 8002d3e:	440b      	add	r3, r1
 8002d40:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d44:	3301      	adds	r3, #1
 8002d46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d4e:	e00f      	b.n	8002d70 <HAL_I2C_Init+0x1dc>
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	1e58      	subs	r0, r3, #1
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6859      	ldr	r1, [r3, #4]
 8002d58:	460b      	mov	r3, r1
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	440b      	add	r3, r1
 8002d5e:	0099      	lsls	r1, r3, #2
 8002d60:	440b      	add	r3, r1
 8002d62:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d66:	3301      	adds	r3, #1
 8002d68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d6c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d70:	6879      	ldr	r1, [r7, #4]
 8002d72:	6809      	ldr	r1, [r1, #0]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69da      	ldr	r2, [r3, #28]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a1b      	ldr	r3, [r3, #32]
 8002d8a:	431a      	orrs	r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002d9e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6911      	ldr	r1, [r2, #16]
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	68d2      	ldr	r2, [r2, #12]
 8002daa:	4311      	orrs	r1, r2
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	6812      	ldr	r2, [r2, #0]
 8002db0:	430b      	orrs	r3, r1
 8002db2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	695a      	ldr	r2, [r3, #20]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	699b      	ldr	r3, [r3, #24]
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f042 0201 	orr.w	r2, r2, #1
 8002dde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2220      	movs	r2, #32
 8002dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	000186a0 	.word	0x000186a0
 8002e0c:	001e847f 	.word	0x001e847f
 8002e10:	003d08ff 	.word	0x003d08ff
 8002e14:	431bde83 	.word	0x431bde83
 8002e18:	10624dd3 	.word	0x10624dd3

08002e1c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b088      	sub	sp, #32
 8002e20:	af02      	add	r7, sp, #8
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	607a      	str	r2, [r7, #4]
 8002e26:	461a      	mov	r2, r3
 8002e28:	460b      	mov	r3, r1
 8002e2a:	817b      	strh	r3, [r7, #10]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e30:	f7ff f996 	bl	8002160 <HAL_GetTick>
 8002e34:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b20      	cmp	r3, #32
 8002e40:	f040 80e0 	bne.w	8003004 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	2319      	movs	r3, #25
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	4970      	ldr	r1, [pc, #448]	; (8003010 <HAL_I2C_Master_Transmit+0x1f4>)
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 ff7e 	bl	8003d50 <I2C_WaitOnFlagUntilTimeout>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	e0d3      	b.n	8003006 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d101      	bne.n	8002e6c <HAL_I2C_Master_Transmit+0x50>
 8002e68:	2302      	movs	r3, #2
 8002e6a:	e0cc      	b.n	8003006 <HAL_I2C_Master_Transmit+0x1ea>
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d007      	beq.n	8002e92 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f042 0201 	orr.w	r2, r2, #1
 8002e90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ea0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2221      	movs	r2, #33	; 0x21
 8002ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2210      	movs	r2, #16
 8002eae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	893a      	ldrh	r2, [r7, #8]
 8002ec2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	4a50      	ldr	r2, [pc, #320]	; (8003014 <HAL_I2C_Master_Transmit+0x1f8>)
 8002ed2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002ed4:	8979      	ldrh	r1, [r7, #10]
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	6a3a      	ldr	r2, [r7, #32]
 8002eda:	68f8      	ldr	r0, [r7, #12]
 8002edc:	f000 fd38 	bl	8003950 <I2C_MasterRequestWrite>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e08d      	b.n	8003006 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002eea:	2300      	movs	r3, #0
 8002eec:	613b      	str	r3, [r7, #16]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	695b      	ldr	r3, [r3, #20]
 8002ef4:	613b      	str	r3, [r7, #16]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	699b      	ldr	r3, [r3, #24]
 8002efc:	613b      	str	r3, [r7, #16]
 8002efe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002f00:	e066      	b.n	8002fd0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	6a39      	ldr	r1, [r7, #32]
 8002f06:	68f8      	ldr	r0, [r7, #12]
 8002f08:	f001 f83c 	bl	8003f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00d      	beq.n	8002f2e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f16:	2b04      	cmp	r3, #4
 8002f18:	d107      	bne.n	8002f2a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f28:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e06b      	b.n	8003006 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f32:	781a      	ldrb	r2, [r3, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3e:	1c5a      	adds	r2, r3, #1
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f48:	b29b      	uxth	r3, r3
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	b29a      	uxth	r2, r3
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f56:	3b01      	subs	r3, #1
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	f003 0304 	and.w	r3, r3, #4
 8002f68:	2b04      	cmp	r3, #4
 8002f6a:	d11b      	bne.n	8002fa4 <HAL_I2C_Master_Transmit+0x188>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d017      	beq.n	8002fa4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f78:	781a      	ldrb	r2, [r3, #0]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f84:	1c5a      	adds	r2, r3, #1
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	3b01      	subs	r3, #1
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f9c:	3b01      	subs	r3, #1
 8002f9e:	b29a      	uxth	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fa4:	697a      	ldr	r2, [r7, #20]
 8002fa6:	6a39      	ldr	r1, [r7, #32]
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f001 f833 	bl	8004014 <I2C_WaitOnBTFFlagUntilTimeout>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00d      	beq.n	8002fd0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb8:	2b04      	cmp	r3, #4
 8002fba:	d107      	bne.n	8002fcc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fca:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e01a      	b.n	8003006 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d194      	bne.n	8002f02 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fe6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2220      	movs	r2, #32
 8002fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003000:	2300      	movs	r3, #0
 8003002:	e000      	b.n	8003006 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003004:	2302      	movs	r3, #2
  }
}
 8003006:	4618      	mov	r0, r3
 8003008:	3718      	adds	r7, #24
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	00100002 	.word	0x00100002
 8003014:	ffff0000 	.word	0xffff0000

08003018 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b088      	sub	sp, #32
 800301c:	af02      	add	r7, sp, #8
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	4608      	mov	r0, r1
 8003022:	4611      	mov	r1, r2
 8003024:	461a      	mov	r2, r3
 8003026:	4603      	mov	r3, r0
 8003028:	817b      	strh	r3, [r7, #10]
 800302a:	460b      	mov	r3, r1
 800302c:	813b      	strh	r3, [r7, #8]
 800302e:	4613      	mov	r3, r2
 8003030:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003032:	f7ff f895 	bl	8002160 <HAL_GetTick>
 8003036:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800303e:	b2db      	uxtb	r3, r3
 8003040:	2b20      	cmp	r3, #32
 8003042:	f040 80d9 	bne.w	80031f8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	9300      	str	r3, [sp, #0]
 800304a:	2319      	movs	r3, #25
 800304c:	2201      	movs	r2, #1
 800304e:	496d      	ldr	r1, [pc, #436]	; (8003204 <HAL_I2C_Mem_Write+0x1ec>)
 8003050:	68f8      	ldr	r0, [r7, #12]
 8003052:	f000 fe7d 	bl	8003d50 <I2C_WaitOnFlagUntilTimeout>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d001      	beq.n	8003060 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800305c:	2302      	movs	r3, #2
 800305e:	e0cc      	b.n	80031fa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003066:	2b01      	cmp	r3, #1
 8003068:	d101      	bne.n	800306e <HAL_I2C_Mem_Write+0x56>
 800306a:	2302      	movs	r3, #2
 800306c:	e0c5      	b.n	80031fa <HAL_I2C_Mem_Write+0x1e2>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2201      	movs	r2, #1
 8003072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0301 	and.w	r3, r3, #1
 8003080:	2b01      	cmp	r3, #1
 8003082:	d007      	beq.n	8003094 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f042 0201 	orr.w	r2, r2, #1
 8003092:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030a2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2221      	movs	r2, #33	; 0x21
 80030a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2240      	movs	r2, #64	; 0x40
 80030b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6a3a      	ldr	r2, [r7, #32]
 80030be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80030c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4a4d      	ldr	r2, [pc, #308]	; (8003208 <HAL_I2C_Mem_Write+0x1f0>)
 80030d4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030d6:	88f8      	ldrh	r0, [r7, #6]
 80030d8:	893a      	ldrh	r2, [r7, #8]
 80030da:	8979      	ldrh	r1, [r7, #10]
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	9301      	str	r3, [sp, #4]
 80030e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e2:	9300      	str	r3, [sp, #0]
 80030e4:	4603      	mov	r3, r0
 80030e6:	68f8      	ldr	r0, [r7, #12]
 80030e8:	f000 fcb4 	bl	8003a54 <I2C_RequestMemoryWrite>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d052      	beq.n	8003198 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e081      	b.n	80031fa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	f000 ff42 	bl	8003f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d00d      	beq.n	8003122 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	2b04      	cmp	r3, #4
 800310c:	d107      	bne.n	800311e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800311c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e06b      	b.n	80031fa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003126:	781a      	ldrb	r2, [r3, #0]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003132:	1c5a      	adds	r2, r3, #1
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800313c:	3b01      	subs	r3, #1
 800313e:	b29a      	uxth	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003148:	b29b      	uxth	r3, r3
 800314a:	3b01      	subs	r3, #1
 800314c:	b29a      	uxth	r2, r3
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	695b      	ldr	r3, [r3, #20]
 8003158:	f003 0304 	and.w	r3, r3, #4
 800315c:	2b04      	cmp	r3, #4
 800315e:	d11b      	bne.n	8003198 <HAL_I2C_Mem_Write+0x180>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003164:	2b00      	cmp	r3, #0
 8003166:	d017      	beq.n	8003198 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316c:	781a      	ldrb	r2, [r3, #0]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003178:	1c5a      	adds	r2, r3, #1
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003182:	3b01      	subs	r3, #1
 8003184:	b29a      	uxth	r2, r3
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800318e:	b29b      	uxth	r3, r3
 8003190:	3b01      	subs	r3, #1
 8003192:	b29a      	uxth	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800319c:	2b00      	cmp	r3, #0
 800319e:	d1aa      	bne.n	80030f6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031a0:	697a      	ldr	r2, [r7, #20]
 80031a2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f000 ff35 	bl	8004014 <I2C_WaitOnBTFFlagUntilTimeout>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d00d      	beq.n	80031cc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b4:	2b04      	cmp	r3, #4
 80031b6:	d107      	bne.n	80031c8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031c6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e016      	b.n	80031fa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2220      	movs	r2, #32
 80031e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80031f4:	2300      	movs	r3, #0
 80031f6:	e000      	b.n	80031fa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80031f8:	2302      	movs	r3, #2
  }
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3718      	adds	r7, #24
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	00100002 	.word	0x00100002
 8003208:	ffff0000 	.word	0xffff0000

0800320c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b08c      	sub	sp, #48	; 0x30
 8003210:	af02      	add	r7, sp, #8
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	4608      	mov	r0, r1
 8003216:	4611      	mov	r1, r2
 8003218:	461a      	mov	r2, r3
 800321a:	4603      	mov	r3, r0
 800321c:	817b      	strh	r3, [r7, #10]
 800321e:	460b      	mov	r3, r1
 8003220:	813b      	strh	r3, [r7, #8]
 8003222:	4613      	mov	r3, r2
 8003224:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003226:	2300      	movs	r3, #0
 8003228:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800322a:	f7fe ff99 	bl	8002160 <HAL_GetTick>
 800322e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003236:	b2db      	uxtb	r3, r3
 8003238:	2b20      	cmp	r3, #32
 800323a:	f040 8250 	bne.w	80036de <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800323e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003240:	9300      	str	r3, [sp, #0]
 8003242:	2319      	movs	r3, #25
 8003244:	2201      	movs	r2, #1
 8003246:	4982      	ldr	r1, [pc, #520]	; (8003450 <HAL_I2C_Mem_Read+0x244>)
 8003248:	68f8      	ldr	r0, [r7, #12]
 800324a:	f000 fd81 	bl	8003d50 <I2C_WaitOnFlagUntilTimeout>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d001      	beq.n	8003258 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003254:	2302      	movs	r3, #2
 8003256:	e243      	b.n	80036e0 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800325e:	2b01      	cmp	r3, #1
 8003260:	d101      	bne.n	8003266 <HAL_I2C_Mem_Read+0x5a>
 8003262:	2302      	movs	r3, #2
 8003264:	e23c      	b.n	80036e0 <HAL_I2C_Mem_Read+0x4d4>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0301 	and.w	r3, r3, #1
 8003278:	2b01      	cmp	r3, #1
 800327a:	d007      	beq.n	800328c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f042 0201 	orr.w	r2, r2, #1
 800328a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800329a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2222      	movs	r2, #34	; 0x22
 80032a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2240      	movs	r2, #64	; 0x40
 80032a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80032bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c2:	b29a      	uxth	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	4a62      	ldr	r2, [pc, #392]	; (8003454 <HAL_I2C_Mem_Read+0x248>)
 80032cc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80032ce:	88f8      	ldrh	r0, [r7, #6]
 80032d0:	893a      	ldrh	r2, [r7, #8]
 80032d2:	8979      	ldrh	r1, [r7, #10]
 80032d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d6:	9301      	str	r3, [sp, #4]
 80032d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032da:	9300      	str	r3, [sp, #0]
 80032dc:	4603      	mov	r3, r0
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f000 fc4e 	bl	8003b80 <I2C_RequestMemoryRead>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e1f8      	b.n	80036e0 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d113      	bne.n	800331e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032f6:	2300      	movs	r3, #0
 80032f8:	61fb      	str	r3, [r7, #28]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	695b      	ldr	r3, [r3, #20]
 8003300:	61fb      	str	r3, [r7, #28]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	61fb      	str	r3, [r7, #28]
 800330a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	e1cc      	b.n	80036b8 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003322:	2b01      	cmp	r3, #1
 8003324:	d11e      	bne.n	8003364 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003334:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003336:	b672      	cpsid	i
}
 8003338:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800333a:	2300      	movs	r3, #0
 800333c:	61bb      	str	r3, [r7, #24]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	695b      	ldr	r3, [r3, #20]
 8003344:	61bb      	str	r3, [r7, #24]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	61bb      	str	r3, [r7, #24]
 800334e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800335e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003360:	b662      	cpsie	i
}
 8003362:	e035      	b.n	80033d0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003368:	2b02      	cmp	r3, #2
 800336a:	d11e      	bne.n	80033aa <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800337a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800337c:	b672      	cpsid	i
}
 800337e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003380:	2300      	movs	r3, #0
 8003382:	617b      	str	r3, [r7, #20]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	617b      	str	r3, [r7, #20]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	617b      	str	r3, [r7, #20]
 8003394:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033a4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80033a6:	b662      	cpsie	i
}
 80033a8:	e012      	b.n	80033d0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80033b8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033ba:	2300      	movs	r3, #0
 80033bc:	613b      	str	r3, [r7, #16]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	695b      	ldr	r3, [r3, #20]
 80033c4:	613b      	str	r3, [r7, #16]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	699b      	ldr	r3, [r3, #24]
 80033cc:	613b      	str	r3, [r7, #16]
 80033ce:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80033d0:	e172      	b.n	80036b8 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033d6:	2b03      	cmp	r3, #3
 80033d8:	f200 811f 	bhi.w	800361a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d123      	bne.n	800342c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80033e8:	68f8      	ldr	r0, [r7, #12]
 80033ea:	f000 fe5b 	bl	80040a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80033ee:	4603      	mov	r3, r0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d001      	beq.n	80033f8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e173      	b.n	80036e0 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	691a      	ldr	r2, [r3, #16]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003402:	b2d2      	uxtb	r2, r2
 8003404:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340a:	1c5a      	adds	r2, r3, #1
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003414:	3b01      	subs	r3, #1
 8003416:	b29a      	uxth	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003420:	b29b      	uxth	r3, r3
 8003422:	3b01      	subs	r3, #1
 8003424:	b29a      	uxth	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	855a      	strh	r2, [r3, #42]	; 0x2a
 800342a:	e145      	b.n	80036b8 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003430:	2b02      	cmp	r3, #2
 8003432:	d152      	bne.n	80034da <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003436:	9300      	str	r3, [sp, #0]
 8003438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800343a:	2200      	movs	r2, #0
 800343c:	4906      	ldr	r1, [pc, #24]	; (8003458 <HAL_I2C_Mem_Read+0x24c>)
 800343e:	68f8      	ldr	r0, [r7, #12]
 8003440:	f000 fc86 	bl	8003d50 <I2C_WaitOnFlagUntilTimeout>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d008      	beq.n	800345c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e148      	b.n	80036e0 <HAL_I2C_Mem_Read+0x4d4>
 800344e:	bf00      	nop
 8003450:	00100002 	.word	0x00100002
 8003454:	ffff0000 	.word	0xffff0000
 8003458:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800345c:	b672      	cpsid	i
}
 800345e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800346e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	691a      	ldr	r2, [r3, #16]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347a:	b2d2      	uxtb	r2, r2
 800347c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003482:	1c5a      	adds	r2, r3, #1
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800348c:	3b01      	subs	r3, #1
 800348e:	b29a      	uxth	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003498:	b29b      	uxth	r3, r3
 800349a:	3b01      	subs	r3, #1
 800349c:	b29a      	uxth	r2, r3
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80034a2:	b662      	cpsie	i
}
 80034a4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	691a      	ldr	r2, [r3, #16]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b0:	b2d2      	uxtb	r2, r2
 80034b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b8:	1c5a      	adds	r2, r3, #1
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034c2:	3b01      	subs	r3, #1
 80034c4:	b29a      	uxth	r2, r3
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	3b01      	subs	r3, #1
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80034d8:	e0ee      	b.n	80036b8 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034dc:	9300      	str	r3, [sp, #0]
 80034de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034e0:	2200      	movs	r2, #0
 80034e2:	4981      	ldr	r1, [pc, #516]	; (80036e8 <HAL_I2C_Mem_Read+0x4dc>)
 80034e4:	68f8      	ldr	r0, [r7, #12]
 80034e6:	f000 fc33 	bl	8003d50 <I2C_WaitOnFlagUntilTimeout>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d001      	beq.n	80034f4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e0f5      	b.n	80036e0 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003502:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003504:	b672      	cpsid	i
}
 8003506:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	691a      	ldr	r2, [r3, #16]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003512:	b2d2      	uxtb	r2, r2
 8003514:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351a:	1c5a      	adds	r2, r3, #1
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003524:	3b01      	subs	r3, #1
 8003526:	b29a      	uxth	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003530:	b29b      	uxth	r3, r3
 8003532:	3b01      	subs	r3, #1
 8003534:	b29a      	uxth	r2, r3
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800353a:	4b6c      	ldr	r3, [pc, #432]	; (80036ec <HAL_I2C_Mem_Read+0x4e0>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	08db      	lsrs	r3, r3, #3
 8003540:	4a6b      	ldr	r2, [pc, #428]	; (80036f0 <HAL_I2C_Mem_Read+0x4e4>)
 8003542:	fba2 2303 	umull	r2, r3, r2, r3
 8003546:	0a1a      	lsrs	r2, r3, #8
 8003548:	4613      	mov	r3, r2
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	4413      	add	r3, r2
 800354e:	00da      	lsls	r2, r3, #3
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003554:	6a3b      	ldr	r3, [r7, #32]
 8003556:	3b01      	subs	r3, #1
 8003558:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800355a:	6a3b      	ldr	r3, [r7, #32]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d118      	bne.n	8003592 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2200      	movs	r2, #0
 8003564:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2220      	movs	r2, #32
 800356a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357a:	f043 0220 	orr.w	r2, r3, #32
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003582:	b662      	cpsie	i
}
 8003584:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e0a6      	b.n	80036e0 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	f003 0304 	and.w	r3, r3, #4
 800359c:	2b04      	cmp	r3, #4
 800359e:	d1d9      	bne.n	8003554 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	691a      	ldr	r2, [r3, #16]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ba:	b2d2      	uxtb	r2, r2
 80035bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c2:	1c5a      	adds	r2, r3, #1
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035cc:	3b01      	subs	r3, #1
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035d8:	b29b      	uxth	r3, r3
 80035da:	3b01      	subs	r3, #1
 80035dc:	b29a      	uxth	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80035e2:	b662      	cpsie	i
}
 80035e4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	691a      	ldr	r2, [r3, #16]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f0:	b2d2      	uxtb	r2, r2
 80035f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f8:	1c5a      	adds	r2, r3, #1
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003602:	3b01      	subs	r3, #1
 8003604:	b29a      	uxth	r2, r3
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800360e:	b29b      	uxth	r3, r3
 8003610:	3b01      	subs	r3, #1
 8003612:	b29a      	uxth	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003618:	e04e      	b.n	80036b8 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800361a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800361c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f000 fd40 	bl	80040a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e058      	b.n	80036e0 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	691a      	ldr	r2, [r3, #16]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	b2d2      	uxtb	r2, r2
 800363a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	1c5a      	adds	r2, r3, #1
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800364a:	3b01      	subs	r3, #1
 800364c:	b29a      	uxth	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003656:	b29b      	uxth	r3, r3
 8003658:	3b01      	subs	r3, #1
 800365a:	b29a      	uxth	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	695b      	ldr	r3, [r3, #20]
 8003666:	f003 0304 	and.w	r3, r3, #4
 800366a:	2b04      	cmp	r3, #4
 800366c:	d124      	bne.n	80036b8 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003672:	2b03      	cmp	r3, #3
 8003674:	d107      	bne.n	8003686 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003684:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	691a      	ldr	r2, [r3, #16]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003690:	b2d2      	uxtb	r2, r2
 8003692:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003698:	1c5a      	adds	r2, r3, #1
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036a2:	3b01      	subs	r3, #1
 80036a4:	b29a      	uxth	r2, r3
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	3b01      	subs	r3, #1
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f47f ae88 	bne.w	80033d2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2220      	movs	r2, #32
 80036c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80036da:	2300      	movs	r3, #0
 80036dc:	e000      	b.n	80036e0 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80036de:	2302      	movs	r3, #2
  }
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3728      	adds	r7, #40	; 0x28
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	00010004 	.word	0x00010004
 80036ec:	20000018 	.word	0x20000018
 80036f0:	14f8b589 	.word	0x14f8b589

080036f4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b08a      	sub	sp, #40	; 0x28
 80036f8:	af02      	add	r7, sp, #8
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	607a      	str	r2, [r7, #4]
 80036fe:	603b      	str	r3, [r7, #0]
 8003700:	460b      	mov	r3, r1
 8003702:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003704:	f7fe fd2c 	bl	8002160 <HAL_GetTick>
 8003708:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800370a:	2300      	movs	r3, #0
 800370c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2b20      	cmp	r3, #32
 8003718:	f040 8111 	bne.w	800393e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	9300      	str	r3, [sp, #0]
 8003720:	2319      	movs	r3, #25
 8003722:	2201      	movs	r2, #1
 8003724:	4988      	ldr	r1, [pc, #544]	; (8003948 <HAL_I2C_IsDeviceReady+0x254>)
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 fb12 	bl	8003d50 <I2C_WaitOnFlagUntilTimeout>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003732:	2302      	movs	r3, #2
 8003734:	e104      	b.n	8003940 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800373c:	2b01      	cmp	r3, #1
 800373e:	d101      	bne.n	8003744 <HAL_I2C_IsDeviceReady+0x50>
 8003740:	2302      	movs	r3, #2
 8003742:	e0fd      	b.n	8003940 <HAL_I2C_IsDeviceReady+0x24c>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0301 	and.w	r3, r3, #1
 8003756:	2b01      	cmp	r3, #1
 8003758:	d007      	beq.n	800376a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f042 0201 	orr.w	r2, r2, #1
 8003768:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003778:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2224      	movs	r2, #36	; 0x24
 800377e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	4a70      	ldr	r2, [pc, #448]	; (800394c <HAL_I2C_IsDeviceReady+0x258>)
 800378c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800379c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	9300      	str	r3, [sp, #0]
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037aa:	68f8      	ldr	r0, [r7, #12]
 80037ac:	f000 fad0 	bl	8003d50 <I2C_WaitOnFlagUntilTimeout>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00d      	beq.n	80037d2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037c4:	d103      	bne.n	80037ce <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037cc:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e0b6      	b.n	8003940 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037d2:	897b      	ldrh	r3, [r7, #10]
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	461a      	mov	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80037e0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80037e2:	f7fe fcbd 	bl	8002160 <HAL_GetTick>
 80037e6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	695b      	ldr	r3, [r3, #20]
 80037ee:	f003 0302 	and.w	r3, r3, #2
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	bf0c      	ite	eq
 80037f6:	2301      	moveq	r3, #1
 80037f8:	2300      	movne	r3, #0
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003808:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800380c:	bf0c      	ite	eq
 800380e:	2301      	moveq	r3, #1
 8003810:	2300      	movne	r3, #0
 8003812:	b2db      	uxtb	r3, r3
 8003814:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003816:	e025      	b.n	8003864 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003818:	f7fe fca2 	bl	8002160 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	683a      	ldr	r2, [r7, #0]
 8003824:	429a      	cmp	r2, r3
 8003826:	d302      	bcc.n	800382e <HAL_I2C_IsDeviceReady+0x13a>
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d103      	bne.n	8003836 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	22a0      	movs	r2, #160	; 0xa0
 8003832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	695b      	ldr	r3, [r3, #20]
 800383c:	f003 0302 	and.w	r3, r3, #2
 8003840:	2b02      	cmp	r3, #2
 8003842:	bf0c      	ite	eq
 8003844:	2301      	moveq	r3, #1
 8003846:	2300      	movne	r3, #0
 8003848:	b2db      	uxtb	r3, r3
 800384a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003856:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800385a:	bf0c      	ite	eq
 800385c:	2301      	moveq	r3, #1
 800385e:	2300      	movne	r3, #0
 8003860:	b2db      	uxtb	r3, r3
 8003862:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800386a:	b2db      	uxtb	r3, r3
 800386c:	2ba0      	cmp	r3, #160	; 0xa0
 800386e:	d005      	beq.n	800387c <HAL_I2C_IsDeviceReady+0x188>
 8003870:	7dfb      	ldrb	r3, [r7, #23]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d102      	bne.n	800387c <HAL_I2C_IsDeviceReady+0x188>
 8003876:	7dbb      	ldrb	r3, [r7, #22]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d0cd      	beq.n	8003818 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2220      	movs	r2, #32
 8003880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	695b      	ldr	r3, [r3, #20]
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b02      	cmp	r3, #2
 8003890:	d129      	bne.n	80038e6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038a0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038a2:	2300      	movs	r3, #0
 80038a4:	613b      	str	r3, [r7, #16]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	695b      	ldr	r3, [r3, #20]
 80038ac:	613b      	str	r3, [r7, #16]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	613b      	str	r3, [r7, #16]
 80038b6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	9300      	str	r3, [sp, #0]
 80038bc:	2319      	movs	r3, #25
 80038be:	2201      	movs	r2, #1
 80038c0:	4921      	ldr	r1, [pc, #132]	; (8003948 <HAL_I2C_IsDeviceReady+0x254>)
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 fa44 	bl	8003d50 <I2C_WaitOnFlagUntilTimeout>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d001      	beq.n	80038d2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e036      	b.n	8003940 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2220      	movs	r2, #32
 80038d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80038e2:	2300      	movs	r3, #0
 80038e4:	e02c      	b.n	8003940 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038f4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80038fe:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	9300      	str	r3, [sp, #0]
 8003904:	2319      	movs	r3, #25
 8003906:	2201      	movs	r2, #1
 8003908:	490f      	ldr	r1, [pc, #60]	; (8003948 <HAL_I2C_IsDeviceReady+0x254>)
 800390a:	68f8      	ldr	r0, [r7, #12]
 800390c:	f000 fa20 	bl	8003d50 <I2C_WaitOnFlagUntilTimeout>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d001      	beq.n	800391a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e012      	b.n	8003940 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	3301      	adds	r3, #1
 800391e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003920:	69ba      	ldr	r2, [r7, #24]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	429a      	cmp	r2, r3
 8003926:	f4ff af32 	bcc.w	800378e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2220      	movs	r2, #32
 800392e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e000      	b.n	8003940 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800393e:	2302      	movs	r3, #2
  }
}
 8003940:	4618      	mov	r0, r3
 8003942:	3720      	adds	r7, #32
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	00100002 	.word	0x00100002
 800394c:	ffff0000 	.word	0xffff0000

08003950 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b088      	sub	sp, #32
 8003954:	af02      	add	r7, sp, #8
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	607a      	str	r2, [r7, #4]
 800395a:	603b      	str	r3, [r7, #0]
 800395c:	460b      	mov	r3, r1
 800395e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003964:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	2b08      	cmp	r3, #8
 800396a:	d006      	beq.n	800397a <I2C_MasterRequestWrite+0x2a>
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	2b01      	cmp	r3, #1
 8003970:	d003      	beq.n	800397a <I2C_MasterRequestWrite+0x2a>
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003978:	d108      	bne.n	800398c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	e00b      	b.n	80039a4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003990:	2b12      	cmp	r3, #18
 8003992:	d107      	bne.n	80039a4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039a2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	9300      	str	r3, [sp, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039b0:	68f8      	ldr	r0, [r7, #12]
 80039b2:	f000 f9cd 	bl	8003d50 <I2C_WaitOnFlagUntilTimeout>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d00d      	beq.n	80039d8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039ca:	d103      	bne.n	80039d4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039d2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e035      	b.n	8003a44 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039e0:	d108      	bne.n	80039f4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039e2:	897b      	ldrh	r3, [r7, #10]
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	461a      	mov	r2, r3
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80039f0:	611a      	str	r2, [r3, #16]
 80039f2:	e01b      	b.n	8003a2c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80039f4:	897b      	ldrh	r3, [r7, #10]
 80039f6:	11db      	asrs	r3, r3, #7
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	f003 0306 	and.w	r3, r3, #6
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	f063 030f 	orn	r3, r3, #15
 8003a04:	b2da      	uxtb	r2, r3
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	490e      	ldr	r1, [pc, #56]	; (8003a4c <I2C_MasterRequestWrite+0xfc>)
 8003a12:	68f8      	ldr	r0, [r7, #12]
 8003a14:	f000 fa16 	bl	8003e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e010      	b.n	8003a44 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a22:	897b      	ldrh	r3, [r7, #10]
 8003a24:	b2da      	uxtb	r2, r3
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	4907      	ldr	r1, [pc, #28]	; (8003a50 <I2C_MasterRequestWrite+0x100>)
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 fa06 	bl	8003e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e000      	b.n	8003a44 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003a42:	2300      	movs	r3, #0
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3718      	adds	r7, #24
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	00010008 	.word	0x00010008
 8003a50:	00010002 	.word	0x00010002

08003a54 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b088      	sub	sp, #32
 8003a58:	af02      	add	r7, sp, #8
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	4608      	mov	r0, r1
 8003a5e:	4611      	mov	r1, r2
 8003a60:	461a      	mov	r2, r3
 8003a62:	4603      	mov	r3, r0
 8003a64:	817b      	strh	r3, [r7, #10]
 8003a66:	460b      	mov	r3, r1
 8003a68:	813b      	strh	r3, [r7, #8]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a80:	9300      	str	r3, [sp, #0]
 8003a82:	6a3b      	ldr	r3, [r7, #32]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a8a:	68f8      	ldr	r0, [r7, #12]
 8003a8c:	f000 f960 	bl	8003d50 <I2C_WaitOnFlagUntilTimeout>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00d      	beq.n	8003ab2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aa0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003aa4:	d103      	bne.n	8003aae <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003aac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e05f      	b.n	8003b72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ab2:	897b      	ldrh	r3, [r7, #10]
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003ac0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac4:	6a3a      	ldr	r2, [r7, #32]
 8003ac6:	492d      	ldr	r1, [pc, #180]	; (8003b7c <I2C_RequestMemoryWrite+0x128>)
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 f9bb 	bl	8003e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e04c      	b.n	8003b72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ad8:	2300      	movs	r3, #0
 8003ada:	617b      	str	r3, [r7, #20]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	617b      	str	r3, [r7, #20]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	617b      	str	r3, [r7, #20]
 8003aec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003aee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003af0:	6a39      	ldr	r1, [r7, #32]
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	f000 fa46 	bl	8003f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00d      	beq.n	8003b1a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b02:	2b04      	cmp	r3, #4
 8003b04:	d107      	bne.n	8003b16 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b14:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e02b      	b.n	8003b72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b1a:	88fb      	ldrh	r3, [r7, #6]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d105      	bne.n	8003b2c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b20:	893b      	ldrh	r3, [r7, #8]
 8003b22:	b2da      	uxtb	r2, r3
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	611a      	str	r2, [r3, #16]
 8003b2a:	e021      	b.n	8003b70 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003b2c:	893b      	ldrh	r3, [r7, #8]
 8003b2e:	0a1b      	lsrs	r3, r3, #8
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	b2da      	uxtb	r2, r3
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b3c:	6a39      	ldr	r1, [r7, #32]
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 fa20 	bl	8003f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00d      	beq.n	8003b66 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4e:	2b04      	cmp	r3, #4
 8003b50:	d107      	bne.n	8003b62 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b60:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e005      	b.n	8003b72 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b66:	893b      	ldrh	r3, [r7, #8]
 8003b68:	b2da      	uxtb	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3718      	adds	r7, #24
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	00010002 	.word	0x00010002

08003b80 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b088      	sub	sp, #32
 8003b84:	af02      	add	r7, sp, #8
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	4608      	mov	r0, r1
 8003b8a:	4611      	mov	r1, r2
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	4603      	mov	r3, r0
 8003b90:	817b      	strh	r3, [r7, #10]
 8003b92:	460b      	mov	r3, r1
 8003b94:	813b      	strh	r3, [r7, #8]
 8003b96:	4613      	mov	r3, r2
 8003b98:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ba8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bb8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bbc:	9300      	str	r3, [sp, #0]
 8003bbe:	6a3b      	ldr	r3, [r7, #32]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 f8c2 	bl	8003d50 <I2C_WaitOnFlagUntilTimeout>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00d      	beq.n	8003bee <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bdc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003be0:	d103      	bne.n	8003bea <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003be8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e0aa      	b.n	8003d44 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003bee:	897b      	ldrh	r3, [r7, #10]
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003bfc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c00:	6a3a      	ldr	r2, [r7, #32]
 8003c02:	4952      	ldr	r1, [pc, #328]	; (8003d4c <I2C_RequestMemoryRead+0x1cc>)
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	f000 f91d 	bl	8003e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e097      	b.n	8003d44 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c14:	2300      	movs	r3, #0
 8003c16:	617b      	str	r3, [r7, #20]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	617b      	str	r3, [r7, #20]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	617b      	str	r3, [r7, #20]
 8003c28:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c2c:	6a39      	ldr	r1, [r7, #32]
 8003c2e:	68f8      	ldr	r0, [r7, #12]
 8003c30:	f000 f9a8 	bl	8003f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00d      	beq.n	8003c56 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3e:	2b04      	cmp	r3, #4
 8003c40:	d107      	bne.n	8003c52 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c50:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e076      	b.n	8003d44 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c56:	88fb      	ldrh	r3, [r7, #6]
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d105      	bne.n	8003c68 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c5c:	893b      	ldrh	r3, [r7, #8]
 8003c5e:	b2da      	uxtb	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	611a      	str	r2, [r3, #16]
 8003c66:	e021      	b.n	8003cac <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003c68:	893b      	ldrh	r3, [r7, #8]
 8003c6a:	0a1b      	lsrs	r3, r3, #8
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	b2da      	uxtb	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c78:	6a39      	ldr	r1, [r7, #32]
 8003c7a:	68f8      	ldr	r0, [r7, #12]
 8003c7c:	f000 f982 	bl	8003f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00d      	beq.n	8003ca2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8a:	2b04      	cmp	r3, #4
 8003c8c:	d107      	bne.n	8003c9e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c9c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e050      	b.n	8003d44 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ca2:	893b      	ldrh	r3, [r7, #8]
 8003ca4:	b2da      	uxtb	r2, r3
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cae:	6a39      	ldr	r1, [r7, #32]
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f000 f967 	bl	8003f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d00d      	beq.n	8003cd8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc0:	2b04      	cmp	r3, #4
 8003cc2:	d107      	bne.n	8003cd4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cd2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e035      	b.n	8003d44 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ce6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cea:	9300      	str	r3, [sp, #0]
 8003cec:	6a3b      	ldr	r3, [r7, #32]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003cf4:	68f8      	ldr	r0, [r7, #12]
 8003cf6:	f000 f82b 	bl	8003d50 <I2C_WaitOnFlagUntilTimeout>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d00d      	beq.n	8003d1c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d0e:	d103      	bne.n	8003d18 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d16:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	e013      	b.n	8003d44 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003d1c:	897b      	ldrh	r3, [r7, #10]
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	f043 0301 	orr.w	r3, r3, #1
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2e:	6a3a      	ldr	r2, [r7, #32]
 8003d30:	4906      	ldr	r1, [pc, #24]	; (8003d4c <I2C_RequestMemoryRead+0x1cc>)
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	f000 f886 	bl	8003e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d001      	beq.n	8003d42 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e000      	b.n	8003d44 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3718      	adds	r7, #24
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	00010002 	.word	0x00010002

08003d50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	603b      	str	r3, [r7, #0]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d60:	e048      	b.n	8003df4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d68:	d044      	beq.n	8003df4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d6a:	f7fe f9f9 	bl	8002160 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d302      	bcc.n	8003d80 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d139      	bne.n	8003df4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	0c1b      	lsrs	r3, r3, #16
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d10d      	bne.n	8003da6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	695b      	ldr	r3, [r3, #20]
 8003d90:	43da      	mvns	r2, r3
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	4013      	ands	r3, r2
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	bf0c      	ite	eq
 8003d9c:	2301      	moveq	r3, #1
 8003d9e:	2300      	movne	r3, #0
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	461a      	mov	r2, r3
 8003da4:	e00c      	b.n	8003dc0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	699b      	ldr	r3, [r3, #24]
 8003dac:	43da      	mvns	r2, r3
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	4013      	ands	r3, r2
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	bf0c      	ite	eq
 8003db8:	2301      	moveq	r3, #1
 8003dba:	2300      	movne	r3, #0
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	79fb      	ldrb	r3, [r7, #7]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d116      	bne.n	8003df4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2220      	movs	r2, #32
 8003dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de0:	f043 0220 	orr.w	r2, r3, #32
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e023      	b.n	8003e3c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	0c1b      	lsrs	r3, r3, #16
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d10d      	bne.n	8003e1a <I2C_WaitOnFlagUntilTimeout+0xca>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	695b      	ldr	r3, [r3, #20]
 8003e04:	43da      	mvns	r2, r3
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	bf0c      	ite	eq
 8003e10:	2301      	moveq	r3, #1
 8003e12:	2300      	movne	r3, #0
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	461a      	mov	r2, r3
 8003e18:	e00c      	b.n	8003e34 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	43da      	mvns	r2, r3
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	4013      	ands	r3, r2
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	bf0c      	ite	eq
 8003e2c:	2301      	moveq	r3, #1
 8003e2e:	2300      	movne	r3, #0
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	461a      	mov	r2, r3
 8003e34:	79fb      	ldrb	r3, [r7, #7]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d093      	beq.n	8003d62 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3710      	adds	r7, #16
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	607a      	str	r2, [r7, #4]
 8003e50:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e52:	e071      	b.n	8003f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e62:	d123      	bne.n	8003eac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e72:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e7c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2220      	movs	r2, #32
 8003e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e98:	f043 0204 	orr.w	r2, r3, #4
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e067      	b.n	8003f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eb2:	d041      	beq.n	8003f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eb4:	f7fe f954 	bl	8002160 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d302      	bcc.n	8003eca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d136      	bne.n	8003f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	0c1b      	lsrs	r3, r3, #16
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d10c      	bne.n	8003eee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	695b      	ldr	r3, [r3, #20]
 8003eda:	43da      	mvns	r2, r3
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	4013      	ands	r3, r2
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	bf14      	ite	ne
 8003ee6:	2301      	movne	r3, #1
 8003ee8:	2300      	moveq	r3, #0
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	e00b      	b.n	8003f06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	699b      	ldr	r3, [r3, #24]
 8003ef4:	43da      	mvns	r2, r3
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	4013      	ands	r3, r2
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	bf14      	ite	ne
 8003f00:	2301      	movne	r3, #1
 8003f02:	2300      	moveq	r3, #0
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d016      	beq.n	8003f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2220      	movs	r2, #32
 8003f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f24:	f043 0220 	orr.w	r2, r3, #32
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e021      	b.n	8003f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	0c1b      	lsrs	r3, r3, #16
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d10c      	bne.n	8003f5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	695b      	ldr	r3, [r3, #20]
 8003f48:	43da      	mvns	r2, r3
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	bf14      	ite	ne
 8003f54:	2301      	movne	r3, #1
 8003f56:	2300      	moveq	r3, #0
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	e00b      	b.n	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	43da      	mvns	r2, r3
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	4013      	ands	r3, r2
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	bf14      	ite	ne
 8003f6e:	2301      	movne	r3, #1
 8003f70:	2300      	moveq	r3, #0
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	f47f af6d 	bne.w	8003e54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003f7a:	2300      	movs	r3, #0
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3710      	adds	r7, #16
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f90:	e034      	b.n	8003ffc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f92:	68f8      	ldr	r0, [r7, #12]
 8003f94:	f000 f8e3 	bl	800415e <I2C_IsAcknowledgeFailed>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e034      	b.n	800400c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa8:	d028      	beq.n	8003ffc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003faa:	f7fe f8d9 	bl	8002160 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	68ba      	ldr	r2, [r7, #8]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d302      	bcc.n	8003fc0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d11d      	bne.n	8003ffc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fca:	2b80      	cmp	r3, #128	; 0x80
 8003fcc:	d016      	beq.n	8003ffc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2220      	movs	r2, #32
 8003fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe8:	f043 0220 	orr.w	r2, r3, #32
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e007      	b.n	800400c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004006:	2b80      	cmp	r3, #128	; 0x80
 8004008:	d1c3      	bne.n	8003f92 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800400a:	2300      	movs	r3, #0
}
 800400c:	4618      	mov	r0, r3
 800400e:	3710      	adds	r7, #16
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004020:	e034      	b.n	800408c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f000 f89b 	bl	800415e <I2C_IsAcknowledgeFailed>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d001      	beq.n	8004032 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e034      	b.n	800409c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004038:	d028      	beq.n	800408c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800403a:	f7fe f891 	bl	8002160 <HAL_GetTick>
 800403e:	4602      	mov	r2, r0
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	68ba      	ldr	r2, [r7, #8]
 8004046:	429a      	cmp	r2, r3
 8004048:	d302      	bcc.n	8004050 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d11d      	bne.n	800408c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	695b      	ldr	r3, [r3, #20]
 8004056:	f003 0304 	and.w	r3, r3, #4
 800405a:	2b04      	cmp	r3, #4
 800405c:	d016      	beq.n	800408c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2200      	movs	r2, #0
 8004062:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2220      	movs	r2, #32
 8004068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004078:	f043 0220 	orr.w	r2, r3, #32
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e007      	b.n	800409c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	f003 0304 	and.w	r3, r3, #4
 8004096:	2b04      	cmp	r3, #4
 8004098:	d1c3      	bne.n	8004022 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	3710      	adds	r7, #16
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80040b0:	e049      	b.n	8004146 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	695b      	ldr	r3, [r3, #20]
 80040b8:	f003 0310 	and.w	r3, r3, #16
 80040bc:	2b10      	cmp	r3, #16
 80040be:	d119      	bne.n	80040f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f06f 0210 	mvn.w	r2, #16
 80040c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2200      	movs	r2, #0
 80040ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2220      	movs	r2, #32
 80040d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e030      	b.n	8004156 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040f4:	f7fe f834 	bl	8002160 <HAL_GetTick>
 80040f8:	4602      	mov	r2, r0
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	68ba      	ldr	r2, [r7, #8]
 8004100:	429a      	cmp	r2, r3
 8004102:	d302      	bcc.n	800410a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d11d      	bne.n	8004146 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	695b      	ldr	r3, [r3, #20]
 8004110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004114:	2b40      	cmp	r3, #64	; 0x40
 8004116:	d016      	beq.n	8004146 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2220      	movs	r2, #32
 8004122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004132:	f043 0220 	orr.w	r2, r3, #32
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e007      	b.n	8004156 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004150:	2b40      	cmp	r3, #64	; 0x40
 8004152:	d1ae      	bne.n	80040b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800415e:	b480      	push	{r7}
 8004160:	b083      	sub	sp, #12
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	695b      	ldr	r3, [r3, #20]
 800416c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004170:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004174:	d11b      	bne.n	80041ae <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800417e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2220      	movs	r2, #32
 800418a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419a:	f043 0204 	orr.w	r2, r3, #4
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e000      	b.n	80041b0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bc80      	pop	{r7}
 80041b8:	4770      	bx	lr
	...

080041bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b086      	sub	sp, #24
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d101      	bne.n	80041ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e272      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	f000 8087 	beq.w	80042ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041dc:	4b92      	ldr	r3, [pc, #584]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f003 030c 	and.w	r3, r3, #12
 80041e4:	2b04      	cmp	r3, #4
 80041e6:	d00c      	beq.n	8004202 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80041e8:	4b8f      	ldr	r3, [pc, #572]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f003 030c 	and.w	r3, r3, #12
 80041f0:	2b08      	cmp	r3, #8
 80041f2:	d112      	bne.n	800421a <HAL_RCC_OscConfig+0x5e>
 80041f4:	4b8c      	ldr	r3, [pc, #560]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004200:	d10b      	bne.n	800421a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004202:	4b89      	ldr	r3, [pc, #548]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d06c      	beq.n	80042e8 <HAL_RCC_OscConfig+0x12c>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d168      	bne.n	80042e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e24c      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004222:	d106      	bne.n	8004232 <HAL_RCC_OscConfig+0x76>
 8004224:	4b80      	ldr	r3, [pc, #512]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a7f      	ldr	r2, [pc, #508]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 800422a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800422e:	6013      	str	r3, [r2, #0]
 8004230:	e02e      	b.n	8004290 <HAL_RCC_OscConfig+0xd4>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d10c      	bne.n	8004254 <HAL_RCC_OscConfig+0x98>
 800423a:	4b7b      	ldr	r3, [pc, #492]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a7a      	ldr	r2, [pc, #488]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 8004240:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004244:	6013      	str	r3, [r2, #0]
 8004246:	4b78      	ldr	r3, [pc, #480]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a77      	ldr	r2, [pc, #476]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 800424c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004250:	6013      	str	r3, [r2, #0]
 8004252:	e01d      	b.n	8004290 <HAL_RCC_OscConfig+0xd4>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800425c:	d10c      	bne.n	8004278 <HAL_RCC_OscConfig+0xbc>
 800425e:	4b72      	ldr	r3, [pc, #456]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a71      	ldr	r2, [pc, #452]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 8004264:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004268:	6013      	str	r3, [r2, #0]
 800426a:	4b6f      	ldr	r3, [pc, #444]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a6e      	ldr	r2, [pc, #440]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 8004270:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004274:	6013      	str	r3, [r2, #0]
 8004276:	e00b      	b.n	8004290 <HAL_RCC_OscConfig+0xd4>
 8004278:	4b6b      	ldr	r3, [pc, #428]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a6a      	ldr	r2, [pc, #424]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 800427e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004282:	6013      	str	r3, [r2, #0]
 8004284:	4b68      	ldr	r3, [pc, #416]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a67      	ldr	r2, [pc, #412]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 800428a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800428e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d013      	beq.n	80042c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004298:	f7fd ff62 	bl	8002160 <HAL_GetTick>
 800429c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800429e:	e008      	b.n	80042b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042a0:	f7fd ff5e 	bl	8002160 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b64      	cmp	r3, #100	; 0x64
 80042ac:	d901      	bls.n	80042b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e200      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042b2:	4b5d      	ldr	r3, [pc, #372]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d0f0      	beq.n	80042a0 <HAL_RCC_OscConfig+0xe4>
 80042be:	e014      	b.n	80042ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c0:	f7fd ff4e 	bl	8002160 <HAL_GetTick>
 80042c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042c6:	e008      	b.n	80042da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042c8:	f7fd ff4a 	bl	8002160 <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	2b64      	cmp	r3, #100	; 0x64
 80042d4:	d901      	bls.n	80042da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e1ec      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042da:	4b53      	ldr	r3, [pc, #332]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d1f0      	bne.n	80042c8 <HAL_RCC_OscConfig+0x10c>
 80042e6:	e000      	b.n	80042ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0302 	and.w	r3, r3, #2
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d063      	beq.n	80043be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80042f6:	4b4c      	ldr	r3, [pc, #304]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f003 030c 	and.w	r3, r3, #12
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00b      	beq.n	800431a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004302:	4b49      	ldr	r3, [pc, #292]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	f003 030c 	and.w	r3, r3, #12
 800430a:	2b08      	cmp	r3, #8
 800430c:	d11c      	bne.n	8004348 <HAL_RCC_OscConfig+0x18c>
 800430e:	4b46      	ldr	r3, [pc, #280]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d116      	bne.n	8004348 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800431a:	4b43      	ldr	r3, [pc, #268]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0302 	and.w	r3, r3, #2
 8004322:	2b00      	cmp	r3, #0
 8004324:	d005      	beq.n	8004332 <HAL_RCC_OscConfig+0x176>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	691b      	ldr	r3, [r3, #16]
 800432a:	2b01      	cmp	r3, #1
 800432c:	d001      	beq.n	8004332 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e1c0      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004332:	4b3d      	ldr	r3, [pc, #244]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	00db      	lsls	r3, r3, #3
 8004340:	4939      	ldr	r1, [pc, #228]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 8004342:	4313      	orrs	r3, r2
 8004344:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004346:	e03a      	b.n	80043be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d020      	beq.n	8004392 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004350:	4b36      	ldr	r3, [pc, #216]	; (800442c <HAL_RCC_OscConfig+0x270>)
 8004352:	2201      	movs	r2, #1
 8004354:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004356:	f7fd ff03 	bl	8002160 <HAL_GetTick>
 800435a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800435c:	e008      	b.n	8004370 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800435e:	f7fd feff 	bl	8002160 <HAL_GetTick>
 8004362:	4602      	mov	r2, r0
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b02      	cmp	r3, #2
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e1a1      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004370:	4b2d      	ldr	r3, [pc, #180]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d0f0      	beq.n	800435e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800437c:	4b2a      	ldr	r3, [pc, #168]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	695b      	ldr	r3, [r3, #20]
 8004388:	00db      	lsls	r3, r3, #3
 800438a:	4927      	ldr	r1, [pc, #156]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 800438c:	4313      	orrs	r3, r2
 800438e:	600b      	str	r3, [r1, #0]
 8004390:	e015      	b.n	80043be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004392:	4b26      	ldr	r3, [pc, #152]	; (800442c <HAL_RCC_OscConfig+0x270>)
 8004394:	2200      	movs	r2, #0
 8004396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004398:	f7fd fee2 	bl	8002160 <HAL_GetTick>
 800439c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800439e:	e008      	b.n	80043b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043a0:	f7fd fede 	bl	8002160 <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d901      	bls.n	80043b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80043ae:	2303      	movs	r3, #3
 80043b0:	e180      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043b2:	4b1d      	ldr	r3, [pc, #116]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d1f0      	bne.n	80043a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0308 	and.w	r3, r3, #8
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d03a      	beq.n	8004440 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d019      	beq.n	8004406 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043d2:	4b17      	ldr	r3, [pc, #92]	; (8004430 <HAL_RCC_OscConfig+0x274>)
 80043d4:	2201      	movs	r2, #1
 80043d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043d8:	f7fd fec2 	bl	8002160 <HAL_GetTick>
 80043dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043de:	e008      	b.n	80043f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043e0:	f7fd febe 	bl	8002160 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e160      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043f2:	4b0d      	ldr	r3, [pc, #52]	; (8004428 <HAL_RCC_OscConfig+0x26c>)
 80043f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f6:	f003 0302 	and.w	r3, r3, #2
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d0f0      	beq.n	80043e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80043fe:	2001      	movs	r0, #1
 8004400:	f000 faba 	bl	8004978 <RCC_Delay>
 8004404:	e01c      	b.n	8004440 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004406:	4b0a      	ldr	r3, [pc, #40]	; (8004430 <HAL_RCC_OscConfig+0x274>)
 8004408:	2200      	movs	r2, #0
 800440a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800440c:	f7fd fea8 	bl	8002160 <HAL_GetTick>
 8004410:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004412:	e00f      	b.n	8004434 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004414:	f7fd fea4 	bl	8002160 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b02      	cmp	r3, #2
 8004420:	d908      	bls.n	8004434 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e146      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
 8004426:	bf00      	nop
 8004428:	40021000 	.word	0x40021000
 800442c:	42420000 	.word	0x42420000
 8004430:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004434:	4b92      	ldr	r3, [pc, #584]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004438:	f003 0302 	and.w	r3, r3, #2
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1e9      	bne.n	8004414 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0304 	and.w	r3, r3, #4
 8004448:	2b00      	cmp	r3, #0
 800444a:	f000 80a6 	beq.w	800459a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800444e:	2300      	movs	r3, #0
 8004450:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004452:	4b8b      	ldr	r3, [pc, #556]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004454:	69db      	ldr	r3, [r3, #28]
 8004456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10d      	bne.n	800447a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800445e:	4b88      	ldr	r3, [pc, #544]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004460:	69db      	ldr	r3, [r3, #28]
 8004462:	4a87      	ldr	r2, [pc, #540]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004464:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004468:	61d3      	str	r3, [r2, #28]
 800446a:	4b85      	ldr	r3, [pc, #532]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004472:	60bb      	str	r3, [r7, #8]
 8004474:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004476:	2301      	movs	r3, #1
 8004478:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800447a:	4b82      	ldr	r3, [pc, #520]	; (8004684 <HAL_RCC_OscConfig+0x4c8>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004482:	2b00      	cmp	r3, #0
 8004484:	d118      	bne.n	80044b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004486:	4b7f      	ldr	r3, [pc, #508]	; (8004684 <HAL_RCC_OscConfig+0x4c8>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a7e      	ldr	r2, [pc, #504]	; (8004684 <HAL_RCC_OscConfig+0x4c8>)
 800448c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004490:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004492:	f7fd fe65 	bl	8002160 <HAL_GetTick>
 8004496:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004498:	e008      	b.n	80044ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800449a:	f7fd fe61 	bl	8002160 <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	2b64      	cmp	r3, #100	; 0x64
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e103      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044ac:	4b75      	ldr	r3, [pc, #468]	; (8004684 <HAL_RCC_OscConfig+0x4c8>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d0f0      	beq.n	800449a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d106      	bne.n	80044ce <HAL_RCC_OscConfig+0x312>
 80044c0:	4b6f      	ldr	r3, [pc, #444]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 80044c2:	6a1b      	ldr	r3, [r3, #32]
 80044c4:	4a6e      	ldr	r2, [pc, #440]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 80044c6:	f043 0301 	orr.w	r3, r3, #1
 80044ca:	6213      	str	r3, [r2, #32]
 80044cc:	e02d      	b.n	800452a <HAL_RCC_OscConfig+0x36e>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d10c      	bne.n	80044f0 <HAL_RCC_OscConfig+0x334>
 80044d6:	4b6a      	ldr	r3, [pc, #424]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	4a69      	ldr	r2, [pc, #420]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 80044dc:	f023 0301 	bic.w	r3, r3, #1
 80044e0:	6213      	str	r3, [r2, #32]
 80044e2:	4b67      	ldr	r3, [pc, #412]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 80044e4:	6a1b      	ldr	r3, [r3, #32]
 80044e6:	4a66      	ldr	r2, [pc, #408]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 80044e8:	f023 0304 	bic.w	r3, r3, #4
 80044ec:	6213      	str	r3, [r2, #32]
 80044ee:	e01c      	b.n	800452a <HAL_RCC_OscConfig+0x36e>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	2b05      	cmp	r3, #5
 80044f6:	d10c      	bne.n	8004512 <HAL_RCC_OscConfig+0x356>
 80044f8:	4b61      	ldr	r3, [pc, #388]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 80044fa:	6a1b      	ldr	r3, [r3, #32]
 80044fc:	4a60      	ldr	r2, [pc, #384]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 80044fe:	f043 0304 	orr.w	r3, r3, #4
 8004502:	6213      	str	r3, [r2, #32]
 8004504:	4b5e      	ldr	r3, [pc, #376]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004506:	6a1b      	ldr	r3, [r3, #32]
 8004508:	4a5d      	ldr	r2, [pc, #372]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 800450a:	f043 0301 	orr.w	r3, r3, #1
 800450e:	6213      	str	r3, [r2, #32]
 8004510:	e00b      	b.n	800452a <HAL_RCC_OscConfig+0x36e>
 8004512:	4b5b      	ldr	r3, [pc, #364]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	4a5a      	ldr	r2, [pc, #360]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004518:	f023 0301 	bic.w	r3, r3, #1
 800451c:	6213      	str	r3, [r2, #32]
 800451e:	4b58      	ldr	r3, [pc, #352]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	4a57      	ldr	r2, [pc, #348]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004524:	f023 0304 	bic.w	r3, r3, #4
 8004528:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d015      	beq.n	800455e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004532:	f7fd fe15 	bl	8002160 <HAL_GetTick>
 8004536:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004538:	e00a      	b.n	8004550 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800453a:	f7fd fe11 	bl	8002160 <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	f241 3288 	movw	r2, #5000	; 0x1388
 8004548:	4293      	cmp	r3, r2
 800454a:	d901      	bls.n	8004550 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e0b1      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004550:	4b4b      	ldr	r3, [pc, #300]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004552:	6a1b      	ldr	r3, [r3, #32]
 8004554:	f003 0302 	and.w	r3, r3, #2
 8004558:	2b00      	cmp	r3, #0
 800455a:	d0ee      	beq.n	800453a <HAL_RCC_OscConfig+0x37e>
 800455c:	e014      	b.n	8004588 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800455e:	f7fd fdff 	bl	8002160 <HAL_GetTick>
 8004562:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004564:	e00a      	b.n	800457c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004566:	f7fd fdfb 	bl	8002160 <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	f241 3288 	movw	r2, #5000	; 0x1388
 8004574:	4293      	cmp	r3, r2
 8004576:	d901      	bls.n	800457c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	e09b      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800457c:	4b40      	ldr	r3, [pc, #256]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 800457e:	6a1b      	ldr	r3, [r3, #32]
 8004580:	f003 0302 	and.w	r3, r3, #2
 8004584:	2b00      	cmp	r3, #0
 8004586:	d1ee      	bne.n	8004566 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004588:	7dfb      	ldrb	r3, [r7, #23]
 800458a:	2b01      	cmp	r3, #1
 800458c:	d105      	bne.n	800459a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800458e:	4b3c      	ldr	r3, [pc, #240]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004590:	69db      	ldr	r3, [r3, #28]
 8004592:	4a3b      	ldr	r2, [pc, #236]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004594:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004598:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	69db      	ldr	r3, [r3, #28]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	f000 8087 	beq.w	80046b2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045a4:	4b36      	ldr	r3, [pc, #216]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	f003 030c 	and.w	r3, r3, #12
 80045ac:	2b08      	cmp	r3, #8
 80045ae:	d061      	beq.n	8004674 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	69db      	ldr	r3, [r3, #28]
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d146      	bne.n	8004646 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045b8:	4b33      	ldr	r3, [pc, #204]	; (8004688 <HAL_RCC_OscConfig+0x4cc>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045be:	f7fd fdcf 	bl	8002160 <HAL_GetTick>
 80045c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045c4:	e008      	b.n	80045d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045c6:	f7fd fdcb 	bl	8002160 <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d901      	bls.n	80045d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e06d      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045d8:	4b29      	ldr	r3, [pc, #164]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d1f0      	bne.n	80045c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a1b      	ldr	r3, [r3, #32]
 80045e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045ec:	d108      	bne.n	8004600 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80045ee:	4b24      	ldr	r3, [pc, #144]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	4921      	ldr	r1, [pc, #132]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 80045fc:	4313      	orrs	r3, r2
 80045fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004600:	4b1f      	ldr	r3, [pc, #124]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a19      	ldr	r1, [r3, #32]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004610:	430b      	orrs	r3, r1
 8004612:	491b      	ldr	r1, [pc, #108]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004614:	4313      	orrs	r3, r2
 8004616:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004618:	4b1b      	ldr	r3, [pc, #108]	; (8004688 <HAL_RCC_OscConfig+0x4cc>)
 800461a:	2201      	movs	r2, #1
 800461c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800461e:	f7fd fd9f 	bl	8002160 <HAL_GetTick>
 8004622:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004624:	e008      	b.n	8004638 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004626:	f7fd fd9b 	bl	8002160 <HAL_GetTick>
 800462a:	4602      	mov	r2, r0
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	2b02      	cmp	r3, #2
 8004632:	d901      	bls.n	8004638 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e03d      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004638:	4b11      	ldr	r3, [pc, #68]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004640:	2b00      	cmp	r3, #0
 8004642:	d0f0      	beq.n	8004626 <HAL_RCC_OscConfig+0x46a>
 8004644:	e035      	b.n	80046b2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004646:	4b10      	ldr	r3, [pc, #64]	; (8004688 <HAL_RCC_OscConfig+0x4cc>)
 8004648:	2200      	movs	r2, #0
 800464a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800464c:	f7fd fd88 	bl	8002160 <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004652:	e008      	b.n	8004666 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004654:	f7fd fd84 	bl	8002160 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b02      	cmp	r3, #2
 8004660:	d901      	bls.n	8004666 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e026      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004666:	4b06      	ldr	r3, [pc, #24]	; (8004680 <HAL_RCC_OscConfig+0x4c4>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1f0      	bne.n	8004654 <HAL_RCC_OscConfig+0x498>
 8004672:	e01e      	b.n	80046b2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	69db      	ldr	r3, [r3, #28]
 8004678:	2b01      	cmp	r3, #1
 800467a:	d107      	bne.n	800468c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e019      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
 8004680:	40021000 	.word	0x40021000
 8004684:	40007000 	.word	0x40007000
 8004688:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800468c:	4b0b      	ldr	r3, [pc, #44]	; (80046bc <HAL_RCC_OscConfig+0x500>)
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	429a      	cmp	r2, r3
 800469e:	d106      	bne.n	80046ae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d001      	beq.n	80046b2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e000      	b.n	80046b4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3718      	adds	r7, #24
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	40021000 	.word	0x40021000

080046c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d101      	bne.n	80046d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e0d0      	b.n	8004876 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046d4:	4b6a      	ldr	r3, [pc, #424]	; (8004880 <HAL_RCC_ClockConfig+0x1c0>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0307 	and.w	r3, r3, #7
 80046dc:	683a      	ldr	r2, [r7, #0]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d910      	bls.n	8004704 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046e2:	4b67      	ldr	r3, [pc, #412]	; (8004880 <HAL_RCC_ClockConfig+0x1c0>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f023 0207 	bic.w	r2, r3, #7
 80046ea:	4965      	ldr	r1, [pc, #404]	; (8004880 <HAL_RCC_ClockConfig+0x1c0>)
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046f2:	4b63      	ldr	r3, [pc, #396]	; (8004880 <HAL_RCC_ClockConfig+0x1c0>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 0307 	and.w	r3, r3, #7
 80046fa:	683a      	ldr	r2, [r7, #0]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d001      	beq.n	8004704 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e0b8      	b.n	8004876 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0302 	and.w	r3, r3, #2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d020      	beq.n	8004752 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0304 	and.w	r3, r3, #4
 8004718:	2b00      	cmp	r3, #0
 800471a:	d005      	beq.n	8004728 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800471c:	4b59      	ldr	r3, [pc, #356]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	4a58      	ldr	r2, [pc, #352]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 8004722:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004726:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 0308 	and.w	r3, r3, #8
 8004730:	2b00      	cmp	r3, #0
 8004732:	d005      	beq.n	8004740 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004734:	4b53      	ldr	r3, [pc, #332]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	4a52      	ldr	r2, [pc, #328]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 800473a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800473e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004740:	4b50      	ldr	r3, [pc, #320]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	494d      	ldr	r1, [pc, #308]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 800474e:	4313      	orrs	r3, r2
 8004750:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	2b00      	cmp	r3, #0
 800475c:	d040      	beq.n	80047e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	2b01      	cmp	r3, #1
 8004764:	d107      	bne.n	8004776 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004766:	4b47      	ldr	r3, [pc, #284]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800476e:	2b00      	cmp	r3, #0
 8004770:	d115      	bne.n	800479e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e07f      	b.n	8004876 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	2b02      	cmp	r3, #2
 800477c:	d107      	bne.n	800478e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800477e:	4b41      	ldr	r3, [pc, #260]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d109      	bne.n	800479e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e073      	b.n	8004876 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800478e:	4b3d      	ldr	r3, [pc, #244]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d101      	bne.n	800479e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e06b      	b.n	8004876 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800479e:	4b39      	ldr	r3, [pc, #228]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f023 0203 	bic.w	r2, r3, #3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	4936      	ldr	r1, [pc, #216]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 80047ac:	4313      	orrs	r3, r2
 80047ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047b0:	f7fd fcd6 	bl	8002160 <HAL_GetTick>
 80047b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047b6:	e00a      	b.n	80047ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047b8:	f7fd fcd2 	bl	8002160 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d901      	bls.n	80047ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047ca:	2303      	movs	r3, #3
 80047cc:	e053      	b.n	8004876 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ce:	4b2d      	ldr	r3, [pc, #180]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f003 020c 	and.w	r2, r3, #12
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	429a      	cmp	r2, r3
 80047de:	d1eb      	bne.n	80047b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047e0:	4b27      	ldr	r3, [pc, #156]	; (8004880 <HAL_RCC_ClockConfig+0x1c0>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 0307 	and.w	r3, r3, #7
 80047e8:	683a      	ldr	r2, [r7, #0]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d210      	bcs.n	8004810 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ee:	4b24      	ldr	r3, [pc, #144]	; (8004880 <HAL_RCC_ClockConfig+0x1c0>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f023 0207 	bic.w	r2, r3, #7
 80047f6:	4922      	ldr	r1, [pc, #136]	; (8004880 <HAL_RCC_ClockConfig+0x1c0>)
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047fe:	4b20      	ldr	r3, [pc, #128]	; (8004880 <HAL_RCC_ClockConfig+0x1c0>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	683a      	ldr	r2, [r7, #0]
 8004808:	429a      	cmp	r2, r3
 800480a:	d001      	beq.n	8004810 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e032      	b.n	8004876 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0304 	and.w	r3, r3, #4
 8004818:	2b00      	cmp	r3, #0
 800481a:	d008      	beq.n	800482e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800481c:	4b19      	ldr	r3, [pc, #100]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	4916      	ldr	r1, [pc, #88]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 800482a:	4313      	orrs	r3, r2
 800482c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0308 	and.w	r3, r3, #8
 8004836:	2b00      	cmp	r3, #0
 8004838:	d009      	beq.n	800484e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800483a:	4b12      	ldr	r3, [pc, #72]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	691b      	ldr	r3, [r3, #16]
 8004846:	00db      	lsls	r3, r3, #3
 8004848:	490e      	ldr	r1, [pc, #56]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 800484a:	4313      	orrs	r3, r2
 800484c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800484e:	f000 f821 	bl	8004894 <HAL_RCC_GetSysClockFreq>
 8004852:	4602      	mov	r2, r0
 8004854:	4b0b      	ldr	r3, [pc, #44]	; (8004884 <HAL_RCC_ClockConfig+0x1c4>)
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	091b      	lsrs	r3, r3, #4
 800485a:	f003 030f 	and.w	r3, r3, #15
 800485e:	490a      	ldr	r1, [pc, #40]	; (8004888 <HAL_RCC_ClockConfig+0x1c8>)
 8004860:	5ccb      	ldrb	r3, [r1, r3]
 8004862:	fa22 f303 	lsr.w	r3, r2, r3
 8004866:	4a09      	ldr	r2, [pc, #36]	; (800488c <HAL_RCC_ClockConfig+0x1cc>)
 8004868:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800486a:	4b09      	ldr	r3, [pc, #36]	; (8004890 <HAL_RCC_ClockConfig+0x1d0>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4618      	mov	r0, r3
 8004870:	f7fd fc34 	bl	80020dc <HAL_InitTick>

  return HAL_OK;
 8004874:	2300      	movs	r3, #0
}
 8004876:	4618      	mov	r0, r3
 8004878:	3710      	adds	r7, #16
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	40022000 	.word	0x40022000
 8004884:	40021000 	.word	0x40021000
 8004888:	0800663c 	.word	0x0800663c
 800488c:	20000018 	.word	0x20000018
 8004890:	20000020 	.word	0x20000020

08004894 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004894:	b480      	push	{r7}
 8004896:	b087      	sub	sp, #28
 8004898:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800489a:	2300      	movs	r3, #0
 800489c:	60fb      	str	r3, [r7, #12]
 800489e:	2300      	movs	r3, #0
 80048a0:	60bb      	str	r3, [r7, #8]
 80048a2:	2300      	movs	r3, #0
 80048a4:	617b      	str	r3, [r7, #20]
 80048a6:	2300      	movs	r3, #0
 80048a8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80048aa:	2300      	movs	r3, #0
 80048ac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80048ae:	4b1e      	ldr	r3, [pc, #120]	; (8004928 <HAL_RCC_GetSysClockFreq+0x94>)
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f003 030c 	and.w	r3, r3, #12
 80048ba:	2b04      	cmp	r3, #4
 80048bc:	d002      	beq.n	80048c4 <HAL_RCC_GetSysClockFreq+0x30>
 80048be:	2b08      	cmp	r3, #8
 80048c0:	d003      	beq.n	80048ca <HAL_RCC_GetSysClockFreq+0x36>
 80048c2:	e027      	b.n	8004914 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80048c4:	4b19      	ldr	r3, [pc, #100]	; (800492c <HAL_RCC_GetSysClockFreq+0x98>)
 80048c6:	613b      	str	r3, [r7, #16]
      break;
 80048c8:	e027      	b.n	800491a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	0c9b      	lsrs	r3, r3, #18
 80048ce:	f003 030f 	and.w	r3, r3, #15
 80048d2:	4a17      	ldr	r2, [pc, #92]	; (8004930 <HAL_RCC_GetSysClockFreq+0x9c>)
 80048d4:	5cd3      	ldrb	r3, [r2, r3]
 80048d6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d010      	beq.n	8004904 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80048e2:	4b11      	ldr	r3, [pc, #68]	; (8004928 <HAL_RCC_GetSysClockFreq+0x94>)
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	0c5b      	lsrs	r3, r3, #17
 80048e8:	f003 0301 	and.w	r3, r3, #1
 80048ec:	4a11      	ldr	r2, [pc, #68]	; (8004934 <HAL_RCC_GetSysClockFreq+0xa0>)
 80048ee:	5cd3      	ldrb	r3, [r2, r3]
 80048f0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a0d      	ldr	r2, [pc, #52]	; (800492c <HAL_RCC_GetSysClockFreq+0x98>)
 80048f6:	fb03 f202 	mul.w	r2, r3, r2
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004900:	617b      	str	r3, [r7, #20]
 8004902:	e004      	b.n	800490e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a0c      	ldr	r2, [pc, #48]	; (8004938 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004908:	fb02 f303 	mul.w	r3, r2, r3
 800490c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	613b      	str	r3, [r7, #16]
      break;
 8004912:	e002      	b.n	800491a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004914:	4b05      	ldr	r3, [pc, #20]	; (800492c <HAL_RCC_GetSysClockFreq+0x98>)
 8004916:	613b      	str	r3, [r7, #16]
      break;
 8004918:	bf00      	nop
    }
  }
  return sysclockfreq;
 800491a:	693b      	ldr	r3, [r7, #16]
}
 800491c:	4618      	mov	r0, r3
 800491e:	371c      	adds	r7, #28
 8004920:	46bd      	mov	sp, r7
 8004922:	bc80      	pop	{r7}
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	40021000 	.word	0x40021000
 800492c:	007a1200 	.word	0x007a1200
 8004930:	08006654 	.word	0x08006654
 8004934:	08006664 	.word	0x08006664
 8004938:	003d0900 	.word	0x003d0900

0800493c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800493c:	b480      	push	{r7}
 800493e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004940:	4b02      	ldr	r3, [pc, #8]	; (800494c <HAL_RCC_GetHCLKFreq+0x10>)
 8004942:	681b      	ldr	r3, [r3, #0]
}
 8004944:	4618      	mov	r0, r3
 8004946:	46bd      	mov	sp, r7
 8004948:	bc80      	pop	{r7}
 800494a:	4770      	bx	lr
 800494c:	20000018 	.word	0x20000018

08004950 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004954:	f7ff fff2 	bl	800493c <HAL_RCC_GetHCLKFreq>
 8004958:	4602      	mov	r2, r0
 800495a:	4b05      	ldr	r3, [pc, #20]	; (8004970 <HAL_RCC_GetPCLK1Freq+0x20>)
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	0a1b      	lsrs	r3, r3, #8
 8004960:	f003 0307 	and.w	r3, r3, #7
 8004964:	4903      	ldr	r1, [pc, #12]	; (8004974 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004966:	5ccb      	ldrb	r3, [r1, r3]
 8004968:	fa22 f303 	lsr.w	r3, r2, r3
}
 800496c:	4618      	mov	r0, r3
 800496e:	bd80      	pop	{r7, pc}
 8004970:	40021000 	.word	0x40021000
 8004974:	0800664c 	.word	0x0800664c

08004978 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004980:	4b0a      	ldr	r3, [pc, #40]	; (80049ac <RCC_Delay+0x34>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a0a      	ldr	r2, [pc, #40]	; (80049b0 <RCC_Delay+0x38>)
 8004986:	fba2 2303 	umull	r2, r3, r2, r3
 800498a:	0a5b      	lsrs	r3, r3, #9
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	fb02 f303 	mul.w	r3, r2, r3
 8004992:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004994:	bf00      	nop
  }
  while (Delay --);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	1e5a      	subs	r2, r3, #1
 800499a:	60fa      	str	r2, [r7, #12]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1f9      	bne.n	8004994 <RCC_Delay+0x1c>
}
 80049a0:	bf00      	nop
 80049a2:	bf00      	nop
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bc80      	pop	{r7}
 80049aa:	4770      	bx	lr
 80049ac:	20000018 	.word	0x20000018
 80049b0:	10624dd3 	.word	0x10624dd3

080049b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b086      	sub	sp, #24
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80049bc:	2300      	movs	r3, #0
 80049be:	613b      	str	r3, [r7, #16]
 80049c0:	2300      	movs	r3, #0
 80049c2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0301 	and.w	r3, r3, #1
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d07d      	beq.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80049d0:	2300      	movs	r3, #0
 80049d2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049d4:	4b4f      	ldr	r3, [pc, #316]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049d6:	69db      	ldr	r3, [r3, #28]
 80049d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d10d      	bne.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049e0:	4b4c      	ldr	r3, [pc, #304]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049e2:	69db      	ldr	r3, [r3, #28]
 80049e4:	4a4b      	ldr	r2, [pc, #300]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049ea:	61d3      	str	r3, [r2, #28]
 80049ec:	4b49      	ldr	r3, [pc, #292]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ee:	69db      	ldr	r3, [r3, #28]
 80049f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049f4:	60bb      	str	r3, [r7, #8]
 80049f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049f8:	2301      	movs	r3, #1
 80049fa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049fc:	4b46      	ldr	r3, [pc, #280]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d118      	bne.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a08:	4b43      	ldr	r3, [pc, #268]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a42      	ldr	r2, [pc, #264]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a12:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a14:	f7fd fba4 	bl	8002160 <HAL_GetTick>
 8004a18:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a1a:	e008      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a1c:	f7fd fba0 	bl	8002160 <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	2b64      	cmp	r3, #100	; 0x64
 8004a28:	d901      	bls.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	e06d      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a2e:	4b3a      	ldr	r3, [pc, #232]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d0f0      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a3a:	4b36      	ldr	r3, [pc, #216]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a3c:	6a1b      	ldr	r3, [r3, #32]
 8004a3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a42:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d02e      	beq.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d027      	beq.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a58:	4b2e      	ldr	r3, [pc, #184]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a5a:	6a1b      	ldr	r3, [r3, #32]
 8004a5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a60:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a62:	4b2e      	ldr	r3, [pc, #184]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004a64:	2201      	movs	r2, #1
 8004a66:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a68:	4b2c      	ldr	r3, [pc, #176]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004a6e:	4a29      	ldr	r2, [pc, #164]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f003 0301 	and.w	r3, r3, #1
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d014      	beq.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a7e:	f7fd fb6f 	bl	8002160 <HAL_GetTick>
 8004a82:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a84:	e00a      	b.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a86:	f7fd fb6b 	bl	8002160 <HAL_GetTick>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d901      	bls.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e036      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a9c:	4b1d      	ldr	r3, [pc, #116]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	f003 0302 	and.w	r3, r3, #2
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d0ee      	beq.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004aa8:	4b1a      	ldr	r3, [pc, #104]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004aaa:	6a1b      	ldr	r3, [r3, #32]
 8004aac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	4917      	ldr	r1, [pc, #92]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004aba:	7dfb      	ldrb	r3, [r7, #23]
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d105      	bne.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ac0:	4b14      	ldr	r3, [pc, #80]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ac2:	69db      	ldr	r3, [r3, #28]
 8004ac4:	4a13      	ldr	r2, [pc, #76]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ac6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004aca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0302 	and.w	r3, r3, #2
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d008      	beq.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ad8:	4b0e      	ldr	r3, [pc, #56]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	490b      	ldr	r1, [pc, #44]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0310 	and.w	r3, r3, #16
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d008      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004af6:	4b07      	ldr	r3, [pc, #28]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	4904      	ldr	r1, [pc, #16]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3718      	adds	r7, #24
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	40021000 	.word	0x40021000
 8004b18:	40007000 	.word	0x40007000
 8004b1c:	42420440 	.word	0x42420440

08004b20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b082      	sub	sp, #8
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d101      	bne.n	8004b32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e041      	b.n	8004bb6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d106      	bne.n	8004b4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7fc ff14 	bl	8001974 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	3304      	adds	r3, #4
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	4610      	mov	r0, r2
 8004b60:	f000 fcb2 	bl	80054c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3708      	adds	r7, #8
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
	...

08004bc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d001      	beq.n	8004bd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e03a      	b.n	8004c4e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2202      	movs	r2, #2
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68da      	ldr	r2, [r3, #12]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0201 	orr.w	r2, r2, #1
 8004bee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a18      	ldr	r2, [pc, #96]	; (8004c58 <HAL_TIM_Base_Start_IT+0x98>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d00e      	beq.n	8004c18 <HAL_TIM_Base_Start_IT+0x58>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c02:	d009      	beq.n	8004c18 <HAL_TIM_Base_Start_IT+0x58>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a14      	ldr	r2, [pc, #80]	; (8004c5c <HAL_TIM_Base_Start_IT+0x9c>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d004      	beq.n	8004c18 <HAL_TIM_Base_Start_IT+0x58>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a13      	ldr	r2, [pc, #76]	; (8004c60 <HAL_TIM_Base_Start_IT+0xa0>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d111      	bne.n	8004c3c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f003 0307 	and.w	r3, r3, #7
 8004c22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2b06      	cmp	r3, #6
 8004c28:	d010      	beq.n	8004c4c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f042 0201 	orr.w	r2, r2, #1
 8004c38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c3a:	e007      	b.n	8004c4c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f042 0201 	orr.w	r2, r2, #1
 8004c4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3714      	adds	r7, #20
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bc80      	pop	{r7}
 8004c56:	4770      	bx	lr
 8004c58:	40012c00 	.word	0x40012c00
 8004c5c:	40000400 	.word	0x40000400
 8004c60:	40000800 	.word	0x40000800

08004c64 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b082      	sub	sp, #8
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d101      	bne.n	8004c76 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e041      	b.n	8004cfa <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d106      	bne.n	8004c90 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2200      	movs	r2, #0
 8004c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 f839 	bl	8004d02 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	3304      	adds	r3, #4
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	4610      	mov	r0, r2
 8004ca4:	f000 fc10 	bl	80054c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cf8:	2300      	movs	r3, #0
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3708      	adds	r7, #8
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004d02:	b480      	push	{r7}
 8004d04:	b083      	sub	sp, #12
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004d0a:	bf00      	nop
 8004d0c:	370c      	adds	r7, #12
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bc80      	pop	{r7}
 8004d12:	4770      	bx	lr

08004d14 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d109      	bne.n	8004d3c <HAL_TIM_OC_Start_IT+0x28>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	bf14      	ite	ne
 8004d34:	2301      	movne	r3, #1
 8004d36:	2300      	moveq	r3, #0
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	e022      	b.n	8004d82 <HAL_TIM_OC_Start_IT+0x6e>
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	2b04      	cmp	r3, #4
 8004d40:	d109      	bne.n	8004d56 <HAL_TIM_OC_Start_IT+0x42>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	bf14      	ite	ne
 8004d4e:	2301      	movne	r3, #1
 8004d50:	2300      	moveq	r3, #0
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	e015      	b.n	8004d82 <HAL_TIM_OC_Start_IT+0x6e>
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	2b08      	cmp	r3, #8
 8004d5a:	d109      	bne.n	8004d70 <HAL_TIM_OC_Start_IT+0x5c>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	bf14      	ite	ne
 8004d68:	2301      	movne	r3, #1
 8004d6a:	2300      	moveq	r3, #0
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	e008      	b.n	8004d82 <HAL_TIM_OC_Start_IT+0x6e>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	bf14      	ite	ne
 8004d7c:	2301      	movne	r3, #1
 8004d7e:	2300      	moveq	r3, #0
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d001      	beq.n	8004d8a <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e0a9      	b.n	8004ede <HAL_TIM_OC_Start_IT+0x1ca>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d104      	bne.n	8004d9a <HAL_TIM_OC_Start_IT+0x86>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2202      	movs	r2, #2
 8004d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d98:	e013      	b.n	8004dc2 <HAL_TIM_OC_Start_IT+0xae>
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	2b04      	cmp	r3, #4
 8004d9e:	d104      	bne.n	8004daa <HAL_TIM_OC_Start_IT+0x96>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2202      	movs	r2, #2
 8004da4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004da8:	e00b      	b.n	8004dc2 <HAL_TIM_OC_Start_IT+0xae>
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	2b08      	cmp	r3, #8
 8004dae:	d104      	bne.n	8004dba <HAL_TIM_OC_Start_IT+0xa6>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2202      	movs	r2, #2
 8004db4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004db8:	e003      	b.n	8004dc2 <HAL_TIM_OC_Start_IT+0xae>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2202      	movs	r2, #2
 8004dbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	2b0c      	cmp	r3, #12
 8004dc6:	d841      	bhi.n	8004e4c <HAL_TIM_OC_Start_IT+0x138>
 8004dc8:	a201      	add	r2, pc, #4	; (adr r2, 8004dd0 <HAL_TIM_OC_Start_IT+0xbc>)
 8004dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dce:	bf00      	nop
 8004dd0:	08004e05 	.word	0x08004e05
 8004dd4:	08004e4d 	.word	0x08004e4d
 8004dd8:	08004e4d 	.word	0x08004e4d
 8004ddc:	08004e4d 	.word	0x08004e4d
 8004de0:	08004e17 	.word	0x08004e17
 8004de4:	08004e4d 	.word	0x08004e4d
 8004de8:	08004e4d 	.word	0x08004e4d
 8004dec:	08004e4d 	.word	0x08004e4d
 8004df0:	08004e29 	.word	0x08004e29
 8004df4:	08004e4d 	.word	0x08004e4d
 8004df8:	08004e4d 	.word	0x08004e4d
 8004dfc:	08004e4d 	.word	0x08004e4d
 8004e00:	08004e3b 	.word	0x08004e3b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	68da      	ldr	r2, [r3, #12]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f042 0202 	orr.w	r2, r2, #2
 8004e12:	60da      	str	r2, [r3, #12]
      break;
 8004e14:	e01d      	b.n	8004e52 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68da      	ldr	r2, [r3, #12]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f042 0204 	orr.w	r2, r2, #4
 8004e24:	60da      	str	r2, [r3, #12]
      break;
 8004e26:	e014      	b.n	8004e52 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68da      	ldr	r2, [r3, #12]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 0208 	orr.w	r2, r2, #8
 8004e36:	60da      	str	r2, [r3, #12]
      break;
 8004e38:	e00b      	b.n	8004e52 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68da      	ldr	r2, [r3, #12]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f042 0210 	orr.w	r2, r2, #16
 8004e48:	60da      	str	r2, [r3, #12]
      break;
 8004e4a:	e002      	b.n	8004e52 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004e50:	bf00      	nop
  }

  if (status == HAL_OK)
 8004e52:	7bfb      	ldrb	r3, [r7, #15]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d141      	bne.n	8004edc <HAL_TIM_OC_Start_IT+0x1c8>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	6839      	ldr	r1, [r7, #0]
 8004e60:	4618      	mov	r0, r3
 8004e62:	f000 fdbd 	bl	80059e0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a1f      	ldr	r2, [pc, #124]	; (8004ee8 <HAL_TIM_OC_Start_IT+0x1d4>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d107      	bne.n	8004e80 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e7e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a18      	ldr	r2, [pc, #96]	; (8004ee8 <HAL_TIM_OC_Start_IT+0x1d4>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d00e      	beq.n	8004ea8 <HAL_TIM_OC_Start_IT+0x194>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e92:	d009      	beq.n	8004ea8 <HAL_TIM_OC_Start_IT+0x194>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a14      	ldr	r2, [pc, #80]	; (8004eec <HAL_TIM_OC_Start_IT+0x1d8>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d004      	beq.n	8004ea8 <HAL_TIM_OC_Start_IT+0x194>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a13      	ldr	r2, [pc, #76]	; (8004ef0 <HAL_TIM_OC_Start_IT+0x1dc>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d111      	bne.n	8004ecc <HAL_TIM_OC_Start_IT+0x1b8>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	f003 0307 	and.w	r3, r3, #7
 8004eb2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	2b06      	cmp	r3, #6
 8004eb8:	d010      	beq.n	8004edc <HAL_TIM_OC_Start_IT+0x1c8>
      {
        __HAL_TIM_ENABLE(htim);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f042 0201 	orr.w	r2, r2, #1
 8004ec8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eca:	e007      	b.n	8004edc <HAL_TIM_OC_Start_IT+0x1c8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f042 0201 	orr.w	r2, r2, #1
 8004eda:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3710      	adds	r7, #16
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	bf00      	nop
 8004ee8:	40012c00 	.word	0x40012c00
 8004eec:	40000400 	.word	0x40000400
 8004ef0:	40000800 	.word	0x40000800

08004ef4 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004efe:	2300      	movs	r3, #0
 8004f00:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	2b0c      	cmp	r3, #12
 8004f06:	d841      	bhi.n	8004f8c <HAL_TIM_OC_Stop_IT+0x98>
 8004f08:	a201      	add	r2, pc, #4	; (adr r2, 8004f10 <HAL_TIM_OC_Stop_IT+0x1c>)
 8004f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f0e:	bf00      	nop
 8004f10:	08004f45 	.word	0x08004f45
 8004f14:	08004f8d 	.word	0x08004f8d
 8004f18:	08004f8d 	.word	0x08004f8d
 8004f1c:	08004f8d 	.word	0x08004f8d
 8004f20:	08004f57 	.word	0x08004f57
 8004f24:	08004f8d 	.word	0x08004f8d
 8004f28:	08004f8d 	.word	0x08004f8d
 8004f2c:	08004f8d 	.word	0x08004f8d
 8004f30:	08004f69 	.word	0x08004f69
 8004f34:	08004f8d 	.word	0x08004f8d
 8004f38:	08004f8d 	.word	0x08004f8d
 8004f3c:	08004f8d 	.word	0x08004f8d
 8004f40:	08004f7b 	.word	0x08004f7b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68da      	ldr	r2, [r3, #12]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f022 0202 	bic.w	r2, r2, #2
 8004f52:	60da      	str	r2, [r3, #12]
      break;
 8004f54:	e01d      	b.n	8004f92 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68da      	ldr	r2, [r3, #12]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f022 0204 	bic.w	r2, r2, #4
 8004f64:	60da      	str	r2, [r3, #12]
      break;
 8004f66:	e014      	b.n	8004f92 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68da      	ldr	r2, [r3, #12]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f022 0208 	bic.w	r2, r2, #8
 8004f76:	60da      	str	r2, [r3, #12]
      break;
 8004f78:	e00b      	b.n	8004f92 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68da      	ldr	r2, [r3, #12]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 0210 	bic.w	r2, r2, #16
 8004f88:	60da      	str	r2, [r3, #12]
      break;
 8004f8a:	e002      	b.n	8004f92 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f90:	bf00      	nop
  }

  if (status == HAL_OK)
 8004f92:	7bfb      	ldrb	r3, [r7, #15]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d157      	bne.n	8005048 <HAL_TIM_OC_Stop_IT+0x154>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	6839      	ldr	r1, [r7, #0]
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f000 fd1d 	bl	80059e0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a2a      	ldr	r2, [pc, #168]	; (8005054 <HAL_TIM_OC_Stop_IT+0x160>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d117      	bne.n	8004fe0 <HAL_TIM_OC_Stop_IT+0xec>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	6a1a      	ldr	r2, [r3, #32]
 8004fb6:	f241 1311 	movw	r3, #4369	; 0x1111
 8004fba:	4013      	ands	r3, r2
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d10f      	bne.n	8004fe0 <HAL_TIM_OC_Stop_IT+0xec>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6a1a      	ldr	r2, [r3, #32]
 8004fc6:	f240 4344 	movw	r3, #1092	; 0x444
 8004fca:	4013      	ands	r3, r2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d107      	bne.n	8004fe0 <HAL_TIM_OC_Stop_IT+0xec>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004fde:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6a1a      	ldr	r2, [r3, #32]
 8004fe6:	f241 1311 	movw	r3, #4369	; 0x1111
 8004fea:	4013      	ands	r3, r2
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10f      	bne.n	8005010 <HAL_TIM_OC_Stop_IT+0x11c>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	6a1a      	ldr	r2, [r3, #32]
 8004ff6:	f240 4344 	movw	r3, #1092	; 0x444
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d107      	bne.n	8005010 <HAL_TIM_OC_Stop_IT+0x11c>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f022 0201 	bic.w	r2, r2, #1
 800500e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d104      	bne.n	8005020 <HAL_TIM_OC_Stop_IT+0x12c>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2201      	movs	r2, #1
 800501a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800501e:	e013      	b.n	8005048 <HAL_TIM_OC_Stop_IT+0x154>
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	2b04      	cmp	r3, #4
 8005024:	d104      	bne.n	8005030 <HAL_TIM_OC_Stop_IT+0x13c>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2201      	movs	r2, #1
 800502a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800502e:	e00b      	b.n	8005048 <HAL_TIM_OC_Stop_IT+0x154>
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	2b08      	cmp	r3, #8
 8005034:	d104      	bne.n	8005040 <HAL_TIM_OC_Stop_IT+0x14c>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2201      	movs	r2, #1
 800503a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800503e:	e003      	b.n	8005048 <HAL_TIM_OC_Stop_IT+0x154>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8005048:	7bfb      	ldrb	r3, [r7, #15]
}
 800504a:	4618      	mov	r0, r3
 800504c:	3710      	adds	r7, #16
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
 8005052:	bf00      	nop
 8005054:	40012c00 	.word	0x40012c00

08005058 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	691b      	ldr	r3, [r3, #16]
 800506e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	f003 0302 	and.w	r3, r3, #2
 8005076:	2b00      	cmp	r3, #0
 8005078:	d020      	beq.n	80050bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f003 0302 	and.w	r3, r3, #2
 8005080:	2b00      	cmp	r3, #0
 8005082:	d01b      	beq.n	80050bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f06f 0202 	mvn.w	r2, #2
 800508c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2201      	movs	r2, #1
 8005092:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	699b      	ldr	r3, [r3, #24]
 800509a:	f003 0303 	and.w	r3, r3, #3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d003      	beq.n	80050aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 f9f4 	bl	8005490 <HAL_TIM_IC_CaptureCallback>
 80050a8:	e005      	b.n	80050b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 f9e7 	bl	800547e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 f9f6 	bl	80054a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	f003 0304 	and.w	r3, r3, #4
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d020      	beq.n	8005108 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f003 0304 	and.w	r3, r3, #4
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d01b      	beq.n	8005108 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f06f 0204 	mvn.w	r2, #4
 80050d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2202      	movs	r2, #2
 80050de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	699b      	ldr	r3, [r3, #24]
 80050e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d003      	beq.n	80050f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 f9ce 	bl	8005490 <HAL_TIM_IC_CaptureCallback>
 80050f4:	e005      	b.n	8005102 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f000 f9c1 	bl	800547e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f000 f9d0 	bl	80054a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	f003 0308 	and.w	r3, r3, #8
 800510e:	2b00      	cmp	r3, #0
 8005110:	d020      	beq.n	8005154 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f003 0308 	and.w	r3, r3, #8
 8005118:	2b00      	cmp	r3, #0
 800511a:	d01b      	beq.n	8005154 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f06f 0208 	mvn.w	r2, #8
 8005124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2204      	movs	r2, #4
 800512a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	69db      	ldr	r3, [r3, #28]
 8005132:	f003 0303 	and.w	r3, r3, #3
 8005136:	2b00      	cmp	r3, #0
 8005138:	d003      	beq.n	8005142 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 f9a8 	bl	8005490 <HAL_TIM_IC_CaptureCallback>
 8005140:	e005      	b.n	800514e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 f99b 	bl	800547e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 f9aa 	bl	80054a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	f003 0310 	and.w	r3, r3, #16
 800515a:	2b00      	cmp	r3, #0
 800515c:	d020      	beq.n	80051a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f003 0310 	and.w	r3, r3, #16
 8005164:	2b00      	cmp	r3, #0
 8005166:	d01b      	beq.n	80051a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f06f 0210 	mvn.w	r2, #16
 8005170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2208      	movs	r2, #8
 8005176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	69db      	ldr	r3, [r3, #28]
 800517e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005182:	2b00      	cmp	r3, #0
 8005184:	d003      	beq.n	800518e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 f982 	bl	8005490 <HAL_TIM_IC_CaptureCallback>
 800518c:	e005      	b.n	800519a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 f975 	bl	800547e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 f984 	bl	80054a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	f003 0301 	and.w	r3, r3, #1
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00c      	beq.n	80051c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f003 0301 	and.w	r3, r3, #1
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d007      	beq.n	80051c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f06f 0201 	mvn.w	r2, #1
 80051bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f7fb fe4e 	bl	8000e60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00c      	beq.n	80051e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d007      	beq.n	80051e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80051e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f000 fc87 	bl	8005af6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00c      	beq.n	800520c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d007      	beq.n	800520c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005204:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 f954 	bl	80054b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	f003 0320 	and.w	r3, r3, #32
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00c      	beq.n	8005230 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	f003 0320 	and.w	r3, r3, #32
 800521c:	2b00      	cmp	r3, #0
 800521e:	d007      	beq.n	8005230 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f06f 0220 	mvn.w	r2, #32
 8005228:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f000 fc5a 	bl	8005ae4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005230:	bf00      	nop
 8005232:	3710      	adds	r7, #16
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}

08005238 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b086      	sub	sp, #24
 800523c:	af00      	add	r7, sp, #0
 800523e:	60f8      	str	r0, [r7, #12]
 8005240:	60b9      	str	r1, [r7, #8]
 8005242:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005244:	2300      	movs	r3, #0
 8005246:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800524e:	2b01      	cmp	r3, #1
 8005250:	d101      	bne.n	8005256 <HAL_TIM_OC_ConfigChannel+0x1e>
 8005252:	2302      	movs	r3, #2
 8005254:	e048      	b.n	80052e8 <HAL_TIM_OC_ConfigChannel+0xb0>
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2b0c      	cmp	r3, #12
 8005262:	d839      	bhi.n	80052d8 <HAL_TIM_OC_ConfigChannel+0xa0>
 8005264:	a201      	add	r2, pc, #4	; (adr r2, 800526c <HAL_TIM_OC_ConfigChannel+0x34>)
 8005266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800526a:	bf00      	nop
 800526c:	080052a1 	.word	0x080052a1
 8005270:	080052d9 	.word	0x080052d9
 8005274:	080052d9 	.word	0x080052d9
 8005278:	080052d9 	.word	0x080052d9
 800527c:	080052af 	.word	0x080052af
 8005280:	080052d9 	.word	0x080052d9
 8005284:	080052d9 	.word	0x080052d9
 8005288:	080052d9 	.word	0x080052d9
 800528c:	080052bd 	.word	0x080052bd
 8005290:	080052d9 	.word	0x080052d9
 8005294:	080052d9 	.word	0x080052d9
 8005298:	080052d9 	.word	0x080052d9
 800529c:	080052cb 	.word	0x080052cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68b9      	ldr	r1, [r7, #8]
 80052a6:	4618      	mov	r0, r3
 80052a8:	f000 f97c 	bl	80055a4 <TIM_OC1_SetConfig>
      break;
 80052ac:	e017      	b.n	80052de <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68b9      	ldr	r1, [r7, #8]
 80052b4:	4618      	mov	r0, r3
 80052b6:	f000 f9db 	bl	8005670 <TIM_OC2_SetConfig>
      break;
 80052ba:	e010      	b.n	80052de <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68b9      	ldr	r1, [r7, #8]
 80052c2:	4618      	mov	r0, r3
 80052c4:	f000 fa3e 	bl	8005744 <TIM_OC3_SetConfig>
      break;
 80052c8:	e009      	b.n	80052de <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68b9      	ldr	r1, [r7, #8]
 80052d0:	4618      	mov	r0, r3
 80052d2:	f000 faa1 	bl	8005818 <TIM_OC4_SetConfig>
      break;
 80052d6:	e002      	b.n	80052de <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	75fb      	strb	r3, [r7, #23]
      break;
 80052dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2200      	movs	r2, #0
 80052e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80052e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3718      	adds	r7, #24
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052fa:	2300      	movs	r3, #0
 80052fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005304:	2b01      	cmp	r3, #1
 8005306:	d101      	bne.n	800530c <HAL_TIM_ConfigClockSource+0x1c>
 8005308:	2302      	movs	r3, #2
 800530a:	e0b4      	b.n	8005476 <HAL_TIM_ConfigClockSource+0x186>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2202      	movs	r2, #2
 8005318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800532a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005332:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68ba      	ldr	r2, [r7, #8]
 800533a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005344:	d03e      	beq.n	80053c4 <HAL_TIM_ConfigClockSource+0xd4>
 8005346:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800534a:	f200 8087 	bhi.w	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800534e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005352:	f000 8086 	beq.w	8005462 <HAL_TIM_ConfigClockSource+0x172>
 8005356:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800535a:	d87f      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800535c:	2b70      	cmp	r3, #112	; 0x70
 800535e:	d01a      	beq.n	8005396 <HAL_TIM_ConfigClockSource+0xa6>
 8005360:	2b70      	cmp	r3, #112	; 0x70
 8005362:	d87b      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 8005364:	2b60      	cmp	r3, #96	; 0x60
 8005366:	d050      	beq.n	800540a <HAL_TIM_ConfigClockSource+0x11a>
 8005368:	2b60      	cmp	r3, #96	; 0x60
 800536a:	d877      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800536c:	2b50      	cmp	r3, #80	; 0x50
 800536e:	d03c      	beq.n	80053ea <HAL_TIM_ConfigClockSource+0xfa>
 8005370:	2b50      	cmp	r3, #80	; 0x50
 8005372:	d873      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 8005374:	2b40      	cmp	r3, #64	; 0x40
 8005376:	d058      	beq.n	800542a <HAL_TIM_ConfigClockSource+0x13a>
 8005378:	2b40      	cmp	r3, #64	; 0x40
 800537a:	d86f      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800537c:	2b30      	cmp	r3, #48	; 0x30
 800537e:	d064      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x15a>
 8005380:	2b30      	cmp	r3, #48	; 0x30
 8005382:	d86b      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 8005384:	2b20      	cmp	r3, #32
 8005386:	d060      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x15a>
 8005388:	2b20      	cmp	r3, #32
 800538a:	d867      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800538c:	2b00      	cmp	r3, #0
 800538e:	d05c      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x15a>
 8005390:	2b10      	cmp	r3, #16
 8005392:	d05a      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x15a>
 8005394:	e062      	b.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6818      	ldr	r0, [r3, #0]
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	6899      	ldr	r1, [r3, #8]
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	685a      	ldr	r2, [r3, #4]
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	f000 fafc 	bl	80059a2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80053b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	609a      	str	r2, [r3, #8]
      break;
 80053c2:	e04f      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6818      	ldr	r0, [r3, #0]
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	6899      	ldr	r1, [r3, #8]
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	685a      	ldr	r2, [r3, #4]
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	f000 fae5 	bl	80059a2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	689a      	ldr	r2, [r3, #8]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053e6:	609a      	str	r2, [r3, #8]
      break;
 80053e8:	e03c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6818      	ldr	r0, [r3, #0]
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	6859      	ldr	r1, [r3, #4]
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	461a      	mov	r2, r3
 80053f8:	f000 fa5c 	bl	80058b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2150      	movs	r1, #80	; 0x50
 8005402:	4618      	mov	r0, r3
 8005404:	f000 fab3 	bl	800596e <TIM_ITRx_SetConfig>
      break;
 8005408:	e02c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6818      	ldr	r0, [r3, #0]
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	6859      	ldr	r1, [r3, #4]
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	461a      	mov	r2, r3
 8005418:	f000 fa7a 	bl	8005910 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2160      	movs	r1, #96	; 0x60
 8005422:	4618      	mov	r0, r3
 8005424:	f000 faa3 	bl	800596e <TIM_ITRx_SetConfig>
      break;
 8005428:	e01c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6818      	ldr	r0, [r3, #0]
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	6859      	ldr	r1, [r3, #4]
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	461a      	mov	r2, r3
 8005438:	f000 fa3c 	bl	80058b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2140      	movs	r1, #64	; 0x40
 8005442:	4618      	mov	r0, r3
 8005444:	f000 fa93 	bl	800596e <TIM_ITRx_SetConfig>
      break;
 8005448:	e00c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4619      	mov	r1, r3
 8005454:	4610      	mov	r0, r2
 8005456:	f000 fa8a 	bl	800596e <TIM_ITRx_SetConfig>
      break;
 800545a:	e003      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	73fb      	strb	r3, [r7, #15]
      break;
 8005460:	e000      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005462:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005474:	7bfb      	ldrb	r3, [r7, #15]
}
 8005476:	4618      	mov	r0, r3
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}

0800547e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800547e:	b480      	push	{r7}
 8005480:	b083      	sub	sp, #12
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005486:	bf00      	nop
 8005488:	370c      	adds	r7, #12
 800548a:	46bd      	mov	sp, r7
 800548c:	bc80      	pop	{r7}
 800548e:	4770      	bx	lr

08005490 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005490:	b480      	push	{r7}
 8005492:	b083      	sub	sp, #12
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005498:	bf00      	nop
 800549a:	370c      	adds	r7, #12
 800549c:	46bd      	mov	sp, r7
 800549e:	bc80      	pop	{r7}
 80054a0:	4770      	bx	lr

080054a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b083      	sub	sp, #12
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054aa:	bf00      	nop
 80054ac:	370c      	adds	r7, #12
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bc80      	pop	{r7}
 80054b2:	4770      	bx	lr

080054b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bc80      	pop	{r7}
 80054c4:	4770      	bx	lr
	...

080054c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b085      	sub	sp, #20
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	4a2f      	ldr	r2, [pc, #188]	; (8005598 <TIM_Base_SetConfig+0xd0>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d00b      	beq.n	80054f8 <TIM_Base_SetConfig+0x30>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054e6:	d007      	beq.n	80054f8 <TIM_Base_SetConfig+0x30>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a2c      	ldr	r2, [pc, #176]	; (800559c <TIM_Base_SetConfig+0xd4>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d003      	beq.n	80054f8 <TIM_Base_SetConfig+0x30>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4a2b      	ldr	r2, [pc, #172]	; (80055a0 <TIM_Base_SetConfig+0xd8>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d108      	bne.n	800550a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	68fa      	ldr	r2, [r7, #12]
 8005506:	4313      	orrs	r3, r2
 8005508:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	4a22      	ldr	r2, [pc, #136]	; (8005598 <TIM_Base_SetConfig+0xd0>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d00b      	beq.n	800552a <TIM_Base_SetConfig+0x62>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005518:	d007      	beq.n	800552a <TIM_Base_SetConfig+0x62>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a1f      	ldr	r2, [pc, #124]	; (800559c <TIM_Base_SetConfig+0xd4>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d003      	beq.n	800552a <TIM_Base_SetConfig+0x62>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a1e      	ldr	r2, [pc, #120]	; (80055a0 <TIM_Base_SetConfig+0xd8>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d108      	bne.n	800553c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005530:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	4313      	orrs	r3, r2
 800553a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	695b      	ldr	r3, [r3, #20]
 8005546:	4313      	orrs	r3, r2
 8005548:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	68fa      	ldr	r2, [r7, #12]
 800554e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	689a      	ldr	r2, [r3, #8]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	4a0d      	ldr	r2, [pc, #52]	; (8005598 <TIM_Base_SetConfig+0xd0>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d103      	bne.n	8005570 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	691a      	ldr	r2, [r3, #16]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	f003 0301 	and.w	r3, r3, #1
 800557e:	2b00      	cmp	r3, #0
 8005580:	d005      	beq.n	800558e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	691b      	ldr	r3, [r3, #16]
 8005586:	f023 0201 	bic.w	r2, r3, #1
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	611a      	str	r2, [r3, #16]
  }
}
 800558e:	bf00      	nop
 8005590:	3714      	adds	r7, #20
 8005592:	46bd      	mov	sp, r7
 8005594:	bc80      	pop	{r7}
 8005596:	4770      	bx	lr
 8005598:	40012c00 	.word	0x40012c00
 800559c:	40000400 	.word	0x40000400
 80055a0:	40000800 	.word	0x40000800

080055a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b087      	sub	sp, #28
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a1b      	ldr	r3, [r3, #32]
 80055b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	f023 0201 	bic.w	r2, r3, #1
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	699b      	ldr	r3, [r3, #24]
 80055ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f023 0303 	bic.w	r3, r3, #3
 80055da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	f023 0302 	bic.w	r3, r3, #2
 80055ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	697a      	ldr	r2, [r7, #20]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	4a1c      	ldr	r2, [pc, #112]	; (800566c <TIM_OC1_SetConfig+0xc8>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d10c      	bne.n	800561a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	f023 0308 	bic.w	r3, r3, #8
 8005606:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	697a      	ldr	r2, [r7, #20]
 800560e:	4313      	orrs	r3, r2
 8005610:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	f023 0304 	bic.w	r3, r3, #4
 8005618:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a13      	ldr	r2, [pc, #76]	; (800566c <TIM_OC1_SetConfig+0xc8>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d111      	bne.n	8005646 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005628:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005630:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	4313      	orrs	r3, r2
 800563a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	699b      	ldr	r3, [r3, #24]
 8005640:	693a      	ldr	r2, [r7, #16]
 8005642:	4313      	orrs	r3, r2
 8005644:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	693a      	ldr	r2, [r7, #16]
 800564a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	685a      	ldr	r2, [r3, #4]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	697a      	ldr	r2, [r7, #20]
 800565e:	621a      	str	r2, [r3, #32]
}
 8005660:	bf00      	nop
 8005662:	371c      	adds	r7, #28
 8005664:	46bd      	mov	sp, r7
 8005666:	bc80      	pop	{r7}
 8005668:	4770      	bx	lr
 800566a:	bf00      	nop
 800566c:	40012c00 	.word	0x40012c00

08005670 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005670:	b480      	push	{r7}
 8005672:	b087      	sub	sp, #28
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a1b      	ldr	r3, [r3, #32]
 800567e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a1b      	ldr	r3, [r3, #32]
 8005684:	f023 0210 	bic.w	r2, r3, #16
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	699b      	ldr	r3, [r3, #24]
 8005696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800569e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	021b      	lsls	r3, r3, #8
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	4313      	orrs	r3, r2
 80056b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	f023 0320 	bic.w	r3, r3, #32
 80056ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	011b      	lsls	r3, r3, #4
 80056c2:	697a      	ldr	r2, [r7, #20]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4a1d      	ldr	r2, [pc, #116]	; (8005740 <TIM_OC2_SetConfig+0xd0>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d10d      	bne.n	80056ec <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	011b      	lsls	r3, r3, #4
 80056de:	697a      	ldr	r2, [r7, #20]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a14      	ldr	r2, [pc, #80]	; (8005740 <TIM_OC2_SetConfig+0xd0>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d113      	bne.n	800571c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80056fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005702:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	695b      	ldr	r3, [r3, #20]
 8005708:	009b      	lsls	r3, r3, #2
 800570a:	693a      	ldr	r2, [r7, #16]
 800570c:	4313      	orrs	r3, r2
 800570e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	699b      	ldr	r3, [r3, #24]
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	693a      	ldr	r2, [r7, #16]
 8005718:	4313      	orrs	r3, r2
 800571a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	693a      	ldr	r2, [r7, #16]
 8005720:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	685a      	ldr	r2, [r3, #4]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	697a      	ldr	r2, [r7, #20]
 8005734:	621a      	str	r2, [r3, #32]
}
 8005736:	bf00      	nop
 8005738:	371c      	adds	r7, #28
 800573a:	46bd      	mov	sp, r7
 800573c:	bc80      	pop	{r7}
 800573e:	4770      	bx	lr
 8005740:	40012c00 	.word	0x40012c00

08005744 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005744:	b480      	push	{r7}
 8005746:	b087      	sub	sp, #28
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a1b      	ldr	r3, [r3, #32]
 8005752:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a1b      	ldr	r3, [r3, #32]
 8005758:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	69db      	ldr	r3, [r3, #28]
 800576a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f023 0303 	bic.w	r3, r3, #3
 800577a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68fa      	ldr	r2, [r7, #12]
 8005782:	4313      	orrs	r3, r2
 8005784:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800578c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	021b      	lsls	r3, r3, #8
 8005794:	697a      	ldr	r2, [r7, #20]
 8005796:	4313      	orrs	r3, r2
 8005798:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a1d      	ldr	r2, [pc, #116]	; (8005814 <TIM_OC3_SetConfig+0xd0>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d10d      	bne.n	80057be <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	021b      	lsls	r3, r3, #8
 80057b0:	697a      	ldr	r2, [r7, #20]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a14      	ldr	r2, [pc, #80]	; (8005814 <TIM_OC3_SetConfig+0xd0>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d113      	bne.n	80057ee <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80057d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	695b      	ldr	r3, [r3, #20]
 80057da:	011b      	lsls	r3, r3, #4
 80057dc:	693a      	ldr	r2, [r7, #16]
 80057de:	4313      	orrs	r3, r2
 80057e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	699b      	ldr	r3, [r3, #24]
 80057e6:	011b      	lsls	r3, r3, #4
 80057e8:	693a      	ldr	r2, [r7, #16]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	693a      	ldr	r2, [r7, #16]
 80057f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	68fa      	ldr	r2, [r7, #12]
 80057f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	685a      	ldr	r2, [r3, #4]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	697a      	ldr	r2, [r7, #20]
 8005806:	621a      	str	r2, [r3, #32]
}
 8005808:	bf00      	nop
 800580a:	371c      	adds	r7, #28
 800580c:	46bd      	mov	sp, r7
 800580e:	bc80      	pop	{r7}
 8005810:	4770      	bx	lr
 8005812:	bf00      	nop
 8005814:	40012c00 	.word	0x40012c00

08005818 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005818:	b480      	push	{r7}
 800581a:	b087      	sub	sp, #28
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a1b      	ldr	r3, [r3, #32]
 8005826:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	69db      	ldr	r3, [r3, #28]
 800583e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005846:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800584e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	021b      	lsls	r3, r3, #8
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	4313      	orrs	r3, r2
 800585a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005862:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	031b      	lsls	r3, r3, #12
 800586a:	693a      	ldr	r2, [r7, #16]
 800586c:	4313      	orrs	r3, r2
 800586e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a0f      	ldr	r2, [pc, #60]	; (80058b0 <TIM_OC4_SetConfig+0x98>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d109      	bne.n	800588c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800587e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	695b      	ldr	r3, [r3, #20]
 8005884:	019b      	lsls	r3, r3, #6
 8005886:	697a      	ldr	r2, [r7, #20]
 8005888:	4313      	orrs	r3, r2
 800588a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	697a      	ldr	r2, [r7, #20]
 8005890:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	68fa      	ldr	r2, [r7, #12]
 8005896:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	685a      	ldr	r2, [r3, #4]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	693a      	ldr	r2, [r7, #16]
 80058a4:	621a      	str	r2, [r3, #32]
}
 80058a6:	bf00      	nop
 80058a8:	371c      	adds	r7, #28
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bc80      	pop	{r7}
 80058ae:	4770      	bx	lr
 80058b0:	40012c00 	.word	0x40012c00

080058b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b087      	sub	sp, #28
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	6a1b      	ldr	r3, [r3, #32]
 80058c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6a1b      	ldr	r3, [r3, #32]
 80058ca:	f023 0201 	bic.w	r2, r3, #1
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80058de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	011b      	lsls	r3, r3, #4
 80058e4:	693a      	ldr	r2, [r7, #16]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	f023 030a 	bic.w	r3, r3, #10
 80058f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80058f2:	697a      	ldr	r2, [r7, #20]
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	697a      	ldr	r2, [r7, #20]
 8005904:	621a      	str	r2, [r3, #32]
}
 8005906:	bf00      	nop
 8005908:	371c      	adds	r7, #28
 800590a:	46bd      	mov	sp, r7
 800590c:	bc80      	pop	{r7}
 800590e:	4770      	bx	lr

08005910 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005910:	b480      	push	{r7}
 8005912:	b087      	sub	sp, #28
 8005914:	af00      	add	r7, sp, #0
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6a1b      	ldr	r3, [r3, #32]
 8005920:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6a1b      	ldr	r3, [r3, #32]
 8005926:	f023 0210 	bic.w	r2, r3, #16
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	699b      	ldr	r3, [r3, #24]
 8005932:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800593a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	031b      	lsls	r3, r3, #12
 8005940:	693a      	ldr	r2, [r7, #16]
 8005942:	4313      	orrs	r3, r2
 8005944:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800594c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	011b      	lsls	r3, r3, #4
 8005952:	697a      	ldr	r2, [r7, #20]
 8005954:	4313      	orrs	r3, r2
 8005956:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	697a      	ldr	r2, [r7, #20]
 8005962:	621a      	str	r2, [r3, #32]
}
 8005964:	bf00      	nop
 8005966:	371c      	adds	r7, #28
 8005968:	46bd      	mov	sp, r7
 800596a:	bc80      	pop	{r7}
 800596c:	4770      	bx	lr

0800596e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800596e:	b480      	push	{r7}
 8005970:	b085      	sub	sp, #20
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
 8005976:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005984:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005986:	683a      	ldr	r2, [r7, #0]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	4313      	orrs	r3, r2
 800598c:	f043 0307 	orr.w	r3, r3, #7
 8005990:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	609a      	str	r2, [r3, #8]
}
 8005998:	bf00      	nop
 800599a:	3714      	adds	r7, #20
 800599c:	46bd      	mov	sp, r7
 800599e:	bc80      	pop	{r7}
 80059a0:	4770      	bx	lr

080059a2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059a2:	b480      	push	{r7}
 80059a4:	b087      	sub	sp, #28
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	60f8      	str	r0, [r7, #12]
 80059aa:	60b9      	str	r1, [r7, #8]
 80059ac:	607a      	str	r2, [r7, #4]
 80059ae:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059bc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	021a      	lsls	r2, r3, #8
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	431a      	orrs	r2, r3
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	697a      	ldr	r2, [r7, #20]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	697a      	ldr	r2, [r7, #20]
 80059d4:	609a      	str	r2, [r3, #8]
}
 80059d6:	bf00      	nop
 80059d8:	371c      	adds	r7, #28
 80059da:	46bd      	mov	sp, r7
 80059dc:	bc80      	pop	{r7}
 80059de:	4770      	bx	lr

080059e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b087      	sub	sp, #28
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	60f8      	str	r0, [r7, #12]
 80059e8:	60b9      	str	r1, [r7, #8]
 80059ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	f003 031f 	and.w	r3, r3, #31
 80059f2:	2201      	movs	r2, #1
 80059f4:	fa02 f303 	lsl.w	r3, r2, r3
 80059f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6a1a      	ldr	r2, [r3, #32]
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	43db      	mvns	r3, r3
 8005a02:	401a      	ands	r2, r3
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6a1a      	ldr	r2, [r3, #32]
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	f003 031f 	and.w	r3, r3, #31
 8005a12:	6879      	ldr	r1, [r7, #4]
 8005a14:	fa01 f303 	lsl.w	r3, r1, r3
 8005a18:	431a      	orrs	r2, r3
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	621a      	str	r2, [r3, #32]
}
 8005a1e:	bf00      	nop
 8005a20:	371c      	adds	r7, #28
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bc80      	pop	{r7}
 8005a26:	4770      	bx	lr

08005a28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d101      	bne.n	8005a40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a3c:	2302      	movs	r3, #2
 8005a3e:	e046      	b.n	8005ace <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2202      	movs	r2, #2
 8005a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68fa      	ldr	r2, [r7, #12]
 8005a78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a16      	ldr	r2, [pc, #88]	; (8005ad8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d00e      	beq.n	8005aa2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a8c:	d009      	beq.n	8005aa2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a12      	ldr	r2, [pc, #72]	; (8005adc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d004      	beq.n	8005aa2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a10      	ldr	r2, [pc, #64]	; (8005ae0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d10c      	bne.n	8005abc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005aa8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	68ba      	ldr	r2, [r7, #8]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	68ba      	ldr	r2, [r7, #8]
 8005aba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3714      	adds	r7, #20
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bc80      	pop	{r7}
 8005ad6:	4770      	bx	lr
 8005ad8:	40012c00 	.word	0x40012c00
 8005adc:	40000400 	.word	0x40000400
 8005ae0:	40000800 	.word	0x40000800

08005ae4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005aec:	bf00      	nop
 8005aee:	370c      	adds	r7, #12
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bc80      	pop	{r7}
 8005af4:	4770      	bx	lr

08005af6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005af6:	b480      	push	{r7}
 8005af8:	b083      	sub	sp, #12
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005afe:	bf00      	nop
 8005b00:	370c      	adds	r7, #12
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bc80      	pop	{r7}
 8005b06:	4770      	bx	lr

08005b08 <__errno>:
 8005b08:	4b01      	ldr	r3, [pc, #4]	; (8005b10 <__errno+0x8>)
 8005b0a:	6818      	ldr	r0, [r3, #0]
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	20000028 	.word	0x20000028

08005b14 <__libc_init_array>:
 8005b14:	b570      	push	{r4, r5, r6, lr}
 8005b16:	2600      	movs	r6, #0
 8005b18:	4d0c      	ldr	r5, [pc, #48]	; (8005b4c <__libc_init_array+0x38>)
 8005b1a:	4c0d      	ldr	r4, [pc, #52]	; (8005b50 <__libc_init_array+0x3c>)
 8005b1c:	1b64      	subs	r4, r4, r5
 8005b1e:	10a4      	asrs	r4, r4, #2
 8005b20:	42a6      	cmp	r6, r4
 8005b22:	d109      	bne.n	8005b38 <__libc_init_array+0x24>
 8005b24:	f000 fc9c 	bl	8006460 <_init>
 8005b28:	2600      	movs	r6, #0
 8005b2a:	4d0a      	ldr	r5, [pc, #40]	; (8005b54 <__libc_init_array+0x40>)
 8005b2c:	4c0a      	ldr	r4, [pc, #40]	; (8005b58 <__libc_init_array+0x44>)
 8005b2e:	1b64      	subs	r4, r4, r5
 8005b30:	10a4      	asrs	r4, r4, #2
 8005b32:	42a6      	cmp	r6, r4
 8005b34:	d105      	bne.n	8005b42 <__libc_init_array+0x2e>
 8005b36:	bd70      	pop	{r4, r5, r6, pc}
 8005b38:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b3c:	4798      	blx	r3
 8005b3e:	3601      	adds	r6, #1
 8005b40:	e7ee      	b.n	8005b20 <__libc_init_array+0xc>
 8005b42:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b46:	4798      	blx	r3
 8005b48:	3601      	adds	r6, #1
 8005b4a:	e7f2      	b.n	8005b32 <__libc_init_array+0x1e>
 8005b4c:	0800669c 	.word	0x0800669c
 8005b50:	0800669c 	.word	0x0800669c
 8005b54:	0800669c 	.word	0x0800669c
 8005b58:	080066a0 	.word	0x080066a0

08005b5c <memset>:
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	4402      	add	r2, r0
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d100      	bne.n	8005b66 <memset+0xa>
 8005b64:	4770      	bx	lr
 8005b66:	f803 1b01 	strb.w	r1, [r3], #1
 8005b6a:	e7f9      	b.n	8005b60 <memset+0x4>

08005b6c <siprintf>:
 8005b6c:	b40e      	push	{r1, r2, r3}
 8005b6e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005b72:	b500      	push	{lr}
 8005b74:	b09c      	sub	sp, #112	; 0x70
 8005b76:	ab1d      	add	r3, sp, #116	; 0x74
 8005b78:	9002      	str	r0, [sp, #8]
 8005b7a:	9006      	str	r0, [sp, #24]
 8005b7c:	9107      	str	r1, [sp, #28]
 8005b7e:	9104      	str	r1, [sp, #16]
 8005b80:	4808      	ldr	r0, [pc, #32]	; (8005ba4 <siprintf+0x38>)
 8005b82:	4909      	ldr	r1, [pc, #36]	; (8005ba8 <siprintf+0x3c>)
 8005b84:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b88:	9105      	str	r1, [sp, #20]
 8005b8a:	6800      	ldr	r0, [r0, #0]
 8005b8c:	a902      	add	r1, sp, #8
 8005b8e:	9301      	str	r3, [sp, #4]
 8005b90:	f000 f868 	bl	8005c64 <_svfiprintf_r>
 8005b94:	2200      	movs	r2, #0
 8005b96:	9b02      	ldr	r3, [sp, #8]
 8005b98:	701a      	strb	r2, [r3, #0]
 8005b9a:	b01c      	add	sp, #112	; 0x70
 8005b9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ba0:	b003      	add	sp, #12
 8005ba2:	4770      	bx	lr
 8005ba4:	20000028 	.word	0x20000028
 8005ba8:	ffff0208 	.word	0xffff0208

08005bac <__ssputs_r>:
 8005bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bb0:	688e      	ldr	r6, [r1, #8]
 8005bb2:	4682      	mov	sl, r0
 8005bb4:	429e      	cmp	r6, r3
 8005bb6:	460c      	mov	r4, r1
 8005bb8:	4690      	mov	r8, r2
 8005bba:	461f      	mov	r7, r3
 8005bbc:	d838      	bhi.n	8005c30 <__ssputs_r+0x84>
 8005bbe:	898a      	ldrh	r2, [r1, #12]
 8005bc0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005bc4:	d032      	beq.n	8005c2c <__ssputs_r+0x80>
 8005bc6:	6825      	ldr	r5, [r4, #0]
 8005bc8:	6909      	ldr	r1, [r1, #16]
 8005bca:	3301      	adds	r3, #1
 8005bcc:	eba5 0901 	sub.w	r9, r5, r1
 8005bd0:	6965      	ldr	r5, [r4, #20]
 8005bd2:	444b      	add	r3, r9
 8005bd4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005bd8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005bdc:	106d      	asrs	r5, r5, #1
 8005bde:	429d      	cmp	r5, r3
 8005be0:	bf38      	it	cc
 8005be2:	461d      	movcc	r5, r3
 8005be4:	0553      	lsls	r3, r2, #21
 8005be6:	d531      	bpl.n	8005c4c <__ssputs_r+0xa0>
 8005be8:	4629      	mov	r1, r5
 8005bea:	f000 fb6f 	bl	80062cc <_malloc_r>
 8005bee:	4606      	mov	r6, r0
 8005bf0:	b950      	cbnz	r0, 8005c08 <__ssputs_r+0x5c>
 8005bf2:	230c      	movs	r3, #12
 8005bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8005bf8:	f8ca 3000 	str.w	r3, [sl]
 8005bfc:	89a3      	ldrh	r3, [r4, #12]
 8005bfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c02:	81a3      	strh	r3, [r4, #12]
 8005c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c08:	464a      	mov	r2, r9
 8005c0a:	6921      	ldr	r1, [r4, #16]
 8005c0c:	f000 face 	bl	80061ac <memcpy>
 8005c10:	89a3      	ldrh	r3, [r4, #12]
 8005c12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005c16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c1a:	81a3      	strh	r3, [r4, #12]
 8005c1c:	6126      	str	r6, [r4, #16]
 8005c1e:	444e      	add	r6, r9
 8005c20:	6026      	str	r6, [r4, #0]
 8005c22:	463e      	mov	r6, r7
 8005c24:	6165      	str	r5, [r4, #20]
 8005c26:	eba5 0509 	sub.w	r5, r5, r9
 8005c2a:	60a5      	str	r5, [r4, #8]
 8005c2c:	42be      	cmp	r6, r7
 8005c2e:	d900      	bls.n	8005c32 <__ssputs_r+0x86>
 8005c30:	463e      	mov	r6, r7
 8005c32:	4632      	mov	r2, r6
 8005c34:	4641      	mov	r1, r8
 8005c36:	6820      	ldr	r0, [r4, #0]
 8005c38:	f000 fac6 	bl	80061c8 <memmove>
 8005c3c:	68a3      	ldr	r3, [r4, #8]
 8005c3e:	2000      	movs	r0, #0
 8005c40:	1b9b      	subs	r3, r3, r6
 8005c42:	60a3      	str	r3, [r4, #8]
 8005c44:	6823      	ldr	r3, [r4, #0]
 8005c46:	4433      	add	r3, r6
 8005c48:	6023      	str	r3, [r4, #0]
 8005c4a:	e7db      	b.n	8005c04 <__ssputs_r+0x58>
 8005c4c:	462a      	mov	r2, r5
 8005c4e:	f000 fbb1 	bl	80063b4 <_realloc_r>
 8005c52:	4606      	mov	r6, r0
 8005c54:	2800      	cmp	r0, #0
 8005c56:	d1e1      	bne.n	8005c1c <__ssputs_r+0x70>
 8005c58:	4650      	mov	r0, sl
 8005c5a:	6921      	ldr	r1, [r4, #16]
 8005c5c:	f000 face 	bl	80061fc <_free_r>
 8005c60:	e7c7      	b.n	8005bf2 <__ssputs_r+0x46>
	...

08005c64 <_svfiprintf_r>:
 8005c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c68:	4698      	mov	r8, r3
 8005c6a:	898b      	ldrh	r3, [r1, #12]
 8005c6c:	4607      	mov	r7, r0
 8005c6e:	061b      	lsls	r3, r3, #24
 8005c70:	460d      	mov	r5, r1
 8005c72:	4614      	mov	r4, r2
 8005c74:	b09d      	sub	sp, #116	; 0x74
 8005c76:	d50e      	bpl.n	8005c96 <_svfiprintf_r+0x32>
 8005c78:	690b      	ldr	r3, [r1, #16]
 8005c7a:	b963      	cbnz	r3, 8005c96 <_svfiprintf_r+0x32>
 8005c7c:	2140      	movs	r1, #64	; 0x40
 8005c7e:	f000 fb25 	bl	80062cc <_malloc_r>
 8005c82:	6028      	str	r0, [r5, #0]
 8005c84:	6128      	str	r0, [r5, #16]
 8005c86:	b920      	cbnz	r0, 8005c92 <_svfiprintf_r+0x2e>
 8005c88:	230c      	movs	r3, #12
 8005c8a:	603b      	str	r3, [r7, #0]
 8005c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c90:	e0d1      	b.n	8005e36 <_svfiprintf_r+0x1d2>
 8005c92:	2340      	movs	r3, #64	; 0x40
 8005c94:	616b      	str	r3, [r5, #20]
 8005c96:	2300      	movs	r3, #0
 8005c98:	9309      	str	r3, [sp, #36]	; 0x24
 8005c9a:	2320      	movs	r3, #32
 8005c9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005ca0:	2330      	movs	r3, #48	; 0x30
 8005ca2:	f04f 0901 	mov.w	r9, #1
 8005ca6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005caa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005e50 <_svfiprintf_r+0x1ec>
 8005cae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005cb2:	4623      	mov	r3, r4
 8005cb4:	469a      	mov	sl, r3
 8005cb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005cba:	b10a      	cbz	r2, 8005cc0 <_svfiprintf_r+0x5c>
 8005cbc:	2a25      	cmp	r2, #37	; 0x25
 8005cbe:	d1f9      	bne.n	8005cb4 <_svfiprintf_r+0x50>
 8005cc0:	ebba 0b04 	subs.w	fp, sl, r4
 8005cc4:	d00b      	beq.n	8005cde <_svfiprintf_r+0x7a>
 8005cc6:	465b      	mov	r3, fp
 8005cc8:	4622      	mov	r2, r4
 8005cca:	4629      	mov	r1, r5
 8005ccc:	4638      	mov	r0, r7
 8005cce:	f7ff ff6d 	bl	8005bac <__ssputs_r>
 8005cd2:	3001      	adds	r0, #1
 8005cd4:	f000 80aa 	beq.w	8005e2c <_svfiprintf_r+0x1c8>
 8005cd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cda:	445a      	add	r2, fp
 8005cdc:	9209      	str	r2, [sp, #36]	; 0x24
 8005cde:	f89a 3000 	ldrb.w	r3, [sl]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	f000 80a2 	beq.w	8005e2c <_svfiprintf_r+0x1c8>
 8005ce8:	2300      	movs	r3, #0
 8005cea:	f04f 32ff 	mov.w	r2, #4294967295
 8005cee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005cf2:	f10a 0a01 	add.w	sl, sl, #1
 8005cf6:	9304      	str	r3, [sp, #16]
 8005cf8:	9307      	str	r3, [sp, #28]
 8005cfa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005cfe:	931a      	str	r3, [sp, #104]	; 0x68
 8005d00:	4654      	mov	r4, sl
 8005d02:	2205      	movs	r2, #5
 8005d04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d08:	4851      	ldr	r0, [pc, #324]	; (8005e50 <_svfiprintf_r+0x1ec>)
 8005d0a:	f000 fa41 	bl	8006190 <memchr>
 8005d0e:	9a04      	ldr	r2, [sp, #16]
 8005d10:	b9d8      	cbnz	r0, 8005d4a <_svfiprintf_r+0xe6>
 8005d12:	06d0      	lsls	r0, r2, #27
 8005d14:	bf44      	itt	mi
 8005d16:	2320      	movmi	r3, #32
 8005d18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d1c:	0711      	lsls	r1, r2, #28
 8005d1e:	bf44      	itt	mi
 8005d20:	232b      	movmi	r3, #43	; 0x2b
 8005d22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d26:	f89a 3000 	ldrb.w	r3, [sl]
 8005d2a:	2b2a      	cmp	r3, #42	; 0x2a
 8005d2c:	d015      	beq.n	8005d5a <_svfiprintf_r+0xf6>
 8005d2e:	4654      	mov	r4, sl
 8005d30:	2000      	movs	r0, #0
 8005d32:	f04f 0c0a 	mov.w	ip, #10
 8005d36:	9a07      	ldr	r2, [sp, #28]
 8005d38:	4621      	mov	r1, r4
 8005d3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d3e:	3b30      	subs	r3, #48	; 0x30
 8005d40:	2b09      	cmp	r3, #9
 8005d42:	d94e      	bls.n	8005de2 <_svfiprintf_r+0x17e>
 8005d44:	b1b0      	cbz	r0, 8005d74 <_svfiprintf_r+0x110>
 8005d46:	9207      	str	r2, [sp, #28]
 8005d48:	e014      	b.n	8005d74 <_svfiprintf_r+0x110>
 8005d4a:	eba0 0308 	sub.w	r3, r0, r8
 8005d4e:	fa09 f303 	lsl.w	r3, r9, r3
 8005d52:	4313      	orrs	r3, r2
 8005d54:	46a2      	mov	sl, r4
 8005d56:	9304      	str	r3, [sp, #16]
 8005d58:	e7d2      	b.n	8005d00 <_svfiprintf_r+0x9c>
 8005d5a:	9b03      	ldr	r3, [sp, #12]
 8005d5c:	1d19      	adds	r1, r3, #4
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	9103      	str	r1, [sp, #12]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	bfbb      	ittet	lt
 8005d66:	425b      	neglt	r3, r3
 8005d68:	f042 0202 	orrlt.w	r2, r2, #2
 8005d6c:	9307      	strge	r3, [sp, #28]
 8005d6e:	9307      	strlt	r3, [sp, #28]
 8005d70:	bfb8      	it	lt
 8005d72:	9204      	strlt	r2, [sp, #16]
 8005d74:	7823      	ldrb	r3, [r4, #0]
 8005d76:	2b2e      	cmp	r3, #46	; 0x2e
 8005d78:	d10c      	bne.n	8005d94 <_svfiprintf_r+0x130>
 8005d7a:	7863      	ldrb	r3, [r4, #1]
 8005d7c:	2b2a      	cmp	r3, #42	; 0x2a
 8005d7e:	d135      	bne.n	8005dec <_svfiprintf_r+0x188>
 8005d80:	9b03      	ldr	r3, [sp, #12]
 8005d82:	3402      	adds	r4, #2
 8005d84:	1d1a      	adds	r2, r3, #4
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	9203      	str	r2, [sp, #12]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	bfb8      	it	lt
 8005d8e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005d92:	9305      	str	r3, [sp, #20]
 8005d94:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005e54 <_svfiprintf_r+0x1f0>
 8005d98:	2203      	movs	r2, #3
 8005d9a:	4650      	mov	r0, sl
 8005d9c:	7821      	ldrb	r1, [r4, #0]
 8005d9e:	f000 f9f7 	bl	8006190 <memchr>
 8005da2:	b140      	cbz	r0, 8005db6 <_svfiprintf_r+0x152>
 8005da4:	2340      	movs	r3, #64	; 0x40
 8005da6:	eba0 000a 	sub.w	r0, r0, sl
 8005daa:	fa03 f000 	lsl.w	r0, r3, r0
 8005dae:	9b04      	ldr	r3, [sp, #16]
 8005db0:	3401      	adds	r4, #1
 8005db2:	4303      	orrs	r3, r0
 8005db4:	9304      	str	r3, [sp, #16]
 8005db6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dba:	2206      	movs	r2, #6
 8005dbc:	4826      	ldr	r0, [pc, #152]	; (8005e58 <_svfiprintf_r+0x1f4>)
 8005dbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005dc2:	f000 f9e5 	bl	8006190 <memchr>
 8005dc6:	2800      	cmp	r0, #0
 8005dc8:	d038      	beq.n	8005e3c <_svfiprintf_r+0x1d8>
 8005dca:	4b24      	ldr	r3, [pc, #144]	; (8005e5c <_svfiprintf_r+0x1f8>)
 8005dcc:	bb1b      	cbnz	r3, 8005e16 <_svfiprintf_r+0x1b2>
 8005dce:	9b03      	ldr	r3, [sp, #12]
 8005dd0:	3307      	adds	r3, #7
 8005dd2:	f023 0307 	bic.w	r3, r3, #7
 8005dd6:	3308      	adds	r3, #8
 8005dd8:	9303      	str	r3, [sp, #12]
 8005dda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ddc:	4433      	add	r3, r6
 8005dde:	9309      	str	r3, [sp, #36]	; 0x24
 8005de0:	e767      	b.n	8005cb2 <_svfiprintf_r+0x4e>
 8005de2:	460c      	mov	r4, r1
 8005de4:	2001      	movs	r0, #1
 8005de6:	fb0c 3202 	mla	r2, ip, r2, r3
 8005dea:	e7a5      	b.n	8005d38 <_svfiprintf_r+0xd4>
 8005dec:	2300      	movs	r3, #0
 8005dee:	f04f 0c0a 	mov.w	ip, #10
 8005df2:	4619      	mov	r1, r3
 8005df4:	3401      	adds	r4, #1
 8005df6:	9305      	str	r3, [sp, #20]
 8005df8:	4620      	mov	r0, r4
 8005dfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005dfe:	3a30      	subs	r2, #48	; 0x30
 8005e00:	2a09      	cmp	r2, #9
 8005e02:	d903      	bls.n	8005e0c <_svfiprintf_r+0x1a8>
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d0c5      	beq.n	8005d94 <_svfiprintf_r+0x130>
 8005e08:	9105      	str	r1, [sp, #20]
 8005e0a:	e7c3      	b.n	8005d94 <_svfiprintf_r+0x130>
 8005e0c:	4604      	mov	r4, r0
 8005e0e:	2301      	movs	r3, #1
 8005e10:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e14:	e7f0      	b.n	8005df8 <_svfiprintf_r+0x194>
 8005e16:	ab03      	add	r3, sp, #12
 8005e18:	9300      	str	r3, [sp, #0]
 8005e1a:	462a      	mov	r2, r5
 8005e1c:	4638      	mov	r0, r7
 8005e1e:	4b10      	ldr	r3, [pc, #64]	; (8005e60 <_svfiprintf_r+0x1fc>)
 8005e20:	a904      	add	r1, sp, #16
 8005e22:	f3af 8000 	nop.w
 8005e26:	1c42      	adds	r2, r0, #1
 8005e28:	4606      	mov	r6, r0
 8005e2a:	d1d6      	bne.n	8005dda <_svfiprintf_r+0x176>
 8005e2c:	89ab      	ldrh	r3, [r5, #12]
 8005e2e:	065b      	lsls	r3, r3, #25
 8005e30:	f53f af2c 	bmi.w	8005c8c <_svfiprintf_r+0x28>
 8005e34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e36:	b01d      	add	sp, #116	; 0x74
 8005e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e3c:	ab03      	add	r3, sp, #12
 8005e3e:	9300      	str	r3, [sp, #0]
 8005e40:	462a      	mov	r2, r5
 8005e42:	4638      	mov	r0, r7
 8005e44:	4b06      	ldr	r3, [pc, #24]	; (8005e60 <_svfiprintf_r+0x1fc>)
 8005e46:	a904      	add	r1, sp, #16
 8005e48:	f000 f87c 	bl	8005f44 <_printf_i>
 8005e4c:	e7eb      	b.n	8005e26 <_svfiprintf_r+0x1c2>
 8005e4e:	bf00      	nop
 8005e50:	08006666 	.word	0x08006666
 8005e54:	0800666c 	.word	0x0800666c
 8005e58:	08006670 	.word	0x08006670
 8005e5c:	00000000 	.word	0x00000000
 8005e60:	08005bad 	.word	0x08005bad

08005e64 <_printf_common>:
 8005e64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e68:	4616      	mov	r6, r2
 8005e6a:	4699      	mov	r9, r3
 8005e6c:	688a      	ldr	r2, [r1, #8]
 8005e6e:	690b      	ldr	r3, [r1, #16]
 8005e70:	4607      	mov	r7, r0
 8005e72:	4293      	cmp	r3, r2
 8005e74:	bfb8      	it	lt
 8005e76:	4613      	movlt	r3, r2
 8005e78:	6033      	str	r3, [r6, #0]
 8005e7a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005e7e:	460c      	mov	r4, r1
 8005e80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005e84:	b10a      	cbz	r2, 8005e8a <_printf_common+0x26>
 8005e86:	3301      	adds	r3, #1
 8005e88:	6033      	str	r3, [r6, #0]
 8005e8a:	6823      	ldr	r3, [r4, #0]
 8005e8c:	0699      	lsls	r1, r3, #26
 8005e8e:	bf42      	ittt	mi
 8005e90:	6833      	ldrmi	r3, [r6, #0]
 8005e92:	3302      	addmi	r3, #2
 8005e94:	6033      	strmi	r3, [r6, #0]
 8005e96:	6825      	ldr	r5, [r4, #0]
 8005e98:	f015 0506 	ands.w	r5, r5, #6
 8005e9c:	d106      	bne.n	8005eac <_printf_common+0x48>
 8005e9e:	f104 0a19 	add.w	sl, r4, #25
 8005ea2:	68e3      	ldr	r3, [r4, #12]
 8005ea4:	6832      	ldr	r2, [r6, #0]
 8005ea6:	1a9b      	subs	r3, r3, r2
 8005ea8:	42ab      	cmp	r3, r5
 8005eaa:	dc28      	bgt.n	8005efe <_printf_common+0x9a>
 8005eac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005eb0:	1e13      	subs	r3, r2, #0
 8005eb2:	6822      	ldr	r2, [r4, #0]
 8005eb4:	bf18      	it	ne
 8005eb6:	2301      	movne	r3, #1
 8005eb8:	0692      	lsls	r2, r2, #26
 8005eba:	d42d      	bmi.n	8005f18 <_printf_common+0xb4>
 8005ebc:	4649      	mov	r1, r9
 8005ebe:	4638      	mov	r0, r7
 8005ec0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ec4:	47c0      	blx	r8
 8005ec6:	3001      	adds	r0, #1
 8005ec8:	d020      	beq.n	8005f0c <_printf_common+0xa8>
 8005eca:	6823      	ldr	r3, [r4, #0]
 8005ecc:	68e5      	ldr	r5, [r4, #12]
 8005ece:	f003 0306 	and.w	r3, r3, #6
 8005ed2:	2b04      	cmp	r3, #4
 8005ed4:	bf18      	it	ne
 8005ed6:	2500      	movne	r5, #0
 8005ed8:	6832      	ldr	r2, [r6, #0]
 8005eda:	f04f 0600 	mov.w	r6, #0
 8005ede:	68a3      	ldr	r3, [r4, #8]
 8005ee0:	bf08      	it	eq
 8005ee2:	1aad      	subeq	r5, r5, r2
 8005ee4:	6922      	ldr	r2, [r4, #16]
 8005ee6:	bf08      	it	eq
 8005ee8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005eec:	4293      	cmp	r3, r2
 8005eee:	bfc4      	itt	gt
 8005ef0:	1a9b      	subgt	r3, r3, r2
 8005ef2:	18ed      	addgt	r5, r5, r3
 8005ef4:	341a      	adds	r4, #26
 8005ef6:	42b5      	cmp	r5, r6
 8005ef8:	d11a      	bne.n	8005f30 <_printf_common+0xcc>
 8005efa:	2000      	movs	r0, #0
 8005efc:	e008      	b.n	8005f10 <_printf_common+0xac>
 8005efe:	2301      	movs	r3, #1
 8005f00:	4652      	mov	r2, sl
 8005f02:	4649      	mov	r1, r9
 8005f04:	4638      	mov	r0, r7
 8005f06:	47c0      	blx	r8
 8005f08:	3001      	adds	r0, #1
 8005f0a:	d103      	bne.n	8005f14 <_printf_common+0xb0>
 8005f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f14:	3501      	adds	r5, #1
 8005f16:	e7c4      	b.n	8005ea2 <_printf_common+0x3e>
 8005f18:	2030      	movs	r0, #48	; 0x30
 8005f1a:	18e1      	adds	r1, r4, r3
 8005f1c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f20:	1c5a      	adds	r2, r3, #1
 8005f22:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f26:	4422      	add	r2, r4
 8005f28:	3302      	adds	r3, #2
 8005f2a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f2e:	e7c5      	b.n	8005ebc <_printf_common+0x58>
 8005f30:	2301      	movs	r3, #1
 8005f32:	4622      	mov	r2, r4
 8005f34:	4649      	mov	r1, r9
 8005f36:	4638      	mov	r0, r7
 8005f38:	47c0      	blx	r8
 8005f3a:	3001      	adds	r0, #1
 8005f3c:	d0e6      	beq.n	8005f0c <_printf_common+0xa8>
 8005f3e:	3601      	adds	r6, #1
 8005f40:	e7d9      	b.n	8005ef6 <_printf_common+0x92>
	...

08005f44 <_printf_i>:
 8005f44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f48:	7e0f      	ldrb	r7, [r1, #24]
 8005f4a:	4691      	mov	r9, r2
 8005f4c:	2f78      	cmp	r7, #120	; 0x78
 8005f4e:	4680      	mov	r8, r0
 8005f50:	460c      	mov	r4, r1
 8005f52:	469a      	mov	sl, r3
 8005f54:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005f56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005f5a:	d807      	bhi.n	8005f6c <_printf_i+0x28>
 8005f5c:	2f62      	cmp	r7, #98	; 0x62
 8005f5e:	d80a      	bhi.n	8005f76 <_printf_i+0x32>
 8005f60:	2f00      	cmp	r7, #0
 8005f62:	f000 80d9 	beq.w	8006118 <_printf_i+0x1d4>
 8005f66:	2f58      	cmp	r7, #88	; 0x58
 8005f68:	f000 80a4 	beq.w	80060b4 <_printf_i+0x170>
 8005f6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005f74:	e03a      	b.n	8005fec <_printf_i+0xa8>
 8005f76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005f7a:	2b15      	cmp	r3, #21
 8005f7c:	d8f6      	bhi.n	8005f6c <_printf_i+0x28>
 8005f7e:	a101      	add	r1, pc, #4	; (adr r1, 8005f84 <_printf_i+0x40>)
 8005f80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f84:	08005fdd 	.word	0x08005fdd
 8005f88:	08005ff1 	.word	0x08005ff1
 8005f8c:	08005f6d 	.word	0x08005f6d
 8005f90:	08005f6d 	.word	0x08005f6d
 8005f94:	08005f6d 	.word	0x08005f6d
 8005f98:	08005f6d 	.word	0x08005f6d
 8005f9c:	08005ff1 	.word	0x08005ff1
 8005fa0:	08005f6d 	.word	0x08005f6d
 8005fa4:	08005f6d 	.word	0x08005f6d
 8005fa8:	08005f6d 	.word	0x08005f6d
 8005fac:	08005f6d 	.word	0x08005f6d
 8005fb0:	080060ff 	.word	0x080060ff
 8005fb4:	08006021 	.word	0x08006021
 8005fb8:	080060e1 	.word	0x080060e1
 8005fbc:	08005f6d 	.word	0x08005f6d
 8005fc0:	08005f6d 	.word	0x08005f6d
 8005fc4:	08006121 	.word	0x08006121
 8005fc8:	08005f6d 	.word	0x08005f6d
 8005fcc:	08006021 	.word	0x08006021
 8005fd0:	08005f6d 	.word	0x08005f6d
 8005fd4:	08005f6d 	.word	0x08005f6d
 8005fd8:	080060e9 	.word	0x080060e9
 8005fdc:	682b      	ldr	r3, [r5, #0]
 8005fde:	1d1a      	adds	r2, r3, #4
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	602a      	str	r2, [r5, #0]
 8005fe4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005fe8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005fec:	2301      	movs	r3, #1
 8005fee:	e0a4      	b.n	800613a <_printf_i+0x1f6>
 8005ff0:	6820      	ldr	r0, [r4, #0]
 8005ff2:	6829      	ldr	r1, [r5, #0]
 8005ff4:	0606      	lsls	r6, r0, #24
 8005ff6:	f101 0304 	add.w	r3, r1, #4
 8005ffa:	d50a      	bpl.n	8006012 <_printf_i+0xce>
 8005ffc:	680e      	ldr	r6, [r1, #0]
 8005ffe:	602b      	str	r3, [r5, #0]
 8006000:	2e00      	cmp	r6, #0
 8006002:	da03      	bge.n	800600c <_printf_i+0xc8>
 8006004:	232d      	movs	r3, #45	; 0x2d
 8006006:	4276      	negs	r6, r6
 8006008:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800600c:	230a      	movs	r3, #10
 800600e:	485e      	ldr	r0, [pc, #376]	; (8006188 <_printf_i+0x244>)
 8006010:	e019      	b.n	8006046 <_printf_i+0x102>
 8006012:	680e      	ldr	r6, [r1, #0]
 8006014:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006018:	602b      	str	r3, [r5, #0]
 800601a:	bf18      	it	ne
 800601c:	b236      	sxthne	r6, r6
 800601e:	e7ef      	b.n	8006000 <_printf_i+0xbc>
 8006020:	682b      	ldr	r3, [r5, #0]
 8006022:	6820      	ldr	r0, [r4, #0]
 8006024:	1d19      	adds	r1, r3, #4
 8006026:	6029      	str	r1, [r5, #0]
 8006028:	0601      	lsls	r1, r0, #24
 800602a:	d501      	bpl.n	8006030 <_printf_i+0xec>
 800602c:	681e      	ldr	r6, [r3, #0]
 800602e:	e002      	b.n	8006036 <_printf_i+0xf2>
 8006030:	0646      	lsls	r6, r0, #25
 8006032:	d5fb      	bpl.n	800602c <_printf_i+0xe8>
 8006034:	881e      	ldrh	r6, [r3, #0]
 8006036:	2f6f      	cmp	r7, #111	; 0x6f
 8006038:	bf0c      	ite	eq
 800603a:	2308      	moveq	r3, #8
 800603c:	230a      	movne	r3, #10
 800603e:	4852      	ldr	r0, [pc, #328]	; (8006188 <_printf_i+0x244>)
 8006040:	2100      	movs	r1, #0
 8006042:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006046:	6865      	ldr	r5, [r4, #4]
 8006048:	2d00      	cmp	r5, #0
 800604a:	bfa8      	it	ge
 800604c:	6821      	ldrge	r1, [r4, #0]
 800604e:	60a5      	str	r5, [r4, #8]
 8006050:	bfa4      	itt	ge
 8006052:	f021 0104 	bicge.w	r1, r1, #4
 8006056:	6021      	strge	r1, [r4, #0]
 8006058:	b90e      	cbnz	r6, 800605e <_printf_i+0x11a>
 800605a:	2d00      	cmp	r5, #0
 800605c:	d04d      	beq.n	80060fa <_printf_i+0x1b6>
 800605e:	4615      	mov	r5, r2
 8006060:	fbb6 f1f3 	udiv	r1, r6, r3
 8006064:	fb03 6711 	mls	r7, r3, r1, r6
 8006068:	5dc7      	ldrb	r7, [r0, r7]
 800606a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800606e:	4637      	mov	r7, r6
 8006070:	42bb      	cmp	r3, r7
 8006072:	460e      	mov	r6, r1
 8006074:	d9f4      	bls.n	8006060 <_printf_i+0x11c>
 8006076:	2b08      	cmp	r3, #8
 8006078:	d10b      	bne.n	8006092 <_printf_i+0x14e>
 800607a:	6823      	ldr	r3, [r4, #0]
 800607c:	07de      	lsls	r6, r3, #31
 800607e:	d508      	bpl.n	8006092 <_printf_i+0x14e>
 8006080:	6923      	ldr	r3, [r4, #16]
 8006082:	6861      	ldr	r1, [r4, #4]
 8006084:	4299      	cmp	r1, r3
 8006086:	bfde      	ittt	le
 8006088:	2330      	movle	r3, #48	; 0x30
 800608a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800608e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006092:	1b52      	subs	r2, r2, r5
 8006094:	6122      	str	r2, [r4, #16]
 8006096:	464b      	mov	r3, r9
 8006098:	4621      	mov	r1, r4
 800609a:	4640      	mov	r0, r8
 800609c:	f8cd a000 	str.w	sl, [sp]
 80060a0:	aa03      	add	r2, sp, #12
 80060a2:	f7ff fedf 	bl	8005e64 <_printf_common>
 80060a6:	3001      	adds	r0, #1
 80060a8:	d14c      	bne.n	8006144 <_printf_i+0x200>
 80060aa:	f04f 30ff 	mov.w	r0, #4294967295
 80060ae:	b004      	add	sp, #16
 80060b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060b4:	4834      	ldr	r0, [pc, #208]	; (8006188 <_printf_i+0x244>)
 80060b6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80060ba:	6829      	ldr	r1, [r5, #0]
 80060bc:	6823      	ldr	r3, [r4, #0]
 80060be:	f851 6b04 	ldr.w	r6, [r1], #4
 80060c2:	6029      	str	r1, [r5, #0]
 80060c4:	061d      	lsls	r5, r3, #24
 80060c6:	d514      	bpl.n	80060f2 <_printf_i+0x1ae>
 80060c8:	07df      	lsls	r7, r3, #31
 80060ca:	bf44      	itt	mi
 80060cc:	f043 0320 	orrmi.w	r3, r3, #32
 80060d0:	6023      	strmi	r3, [r4, #0]
 80060d2:	b91e      	cbnz	r6, 80060dc <_printf_i+0x198>
 80060d4:	6823      	ldr	r3, [r4, #0]
 80060d6:	f023 0320 	bic.w	r3, r3, #32
 80060da:	6023      	str	r3, [r4, #0]
 80060dc:	2310      	movs	r3, #16
 80060de:	e7af      	b.n	8006040 <_printf_i+0xfc>
 80060e0:	6823      	ldr	r3, [r4, #0]
 80060e2:	f043 0320 	orr.w	r3, r3, #32
 80060e6:	6023      	str	r3, [r4, #0]
 80060e8:	2378      	movs	r3, #120	; 0x78
 80060ea:	4828      	ldr	r0, [pc, #160]	; (800618c <_printf_i+0x248>)
 80060ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80060f0:	e7e3      	b.n	80060ba <_printf_i+0x176>
 80060f2:	0659      	lsls	r1, r3, #25
 80060f4:	bf48      	it	mi
 80060f6:	b2b6      	uxthmi	r6, r6
 80060f8:	e7e6      	b.n	80060c8 <_printf_i+0x184>
 80060fa:	4615      	mov	r5, r2
 80060fc:	e7bb      	b.n	8006076 <_printf_i+0x132>
 80060fe:	682b      	ldr	r3, [r5, #0]
 8006100:	6826      	ldr	r6, [r4, #0]
 8006102:	1d18      	adds	r0, r3, #4
 8006104:	6961      	ldr	r1, [r4, #20]
 8006106:	6028      	str	r0, [r5, #0]
 8006108:	0635      	lsls	r5, r6, #24
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	d501      	bpl.n	8006112 <_printf_i+0x1ce>
 800610e:	6019      	str	r1, [r3, #0]
 8006110:	e002      	b.n	8006118 <_printf_i+0x1d4>
 8006112:	0670      	lsls	r0, r6, #25
 8006114:	d5fb      	bpl.n	800610e <_printf_i+0x1ca>
 8006116:	8019      	strh	r1, [r3, #0]
 8006118:	2300      	movs	r3, #0
 800611a:	4615      	mov	r5, r2
 800611c:	6123      	str	r3, [r4, #16]
 800611e:	e7ba      	b.n	8006096 <_printf_i+0x152>
 8006120:	682b      	ldr	r3, [r5, #0]
 8006122:	2100      	movs	r1, #0
 8006124:	1d1a      	adds	r2, r3, #4
 8006126:	602a      	str	r2, [r5, #0]
 8006128:	681d      	ldr	r5, [r3, #0]
 800612a:	6862      	ldr	r2, [r4, #4]
 800612c:	4628      	mov	r0, r5
 800612e:	f000 f82f 	bl	8006190 <memchr>
 8006132:	b108      	cbz	r0, 8006138 <_printf_i+0x1f4>
 8006134:	1b40      	subs	r0, r0, r5
 8006136:	6060      	str	r0, [r4, #4]
 8006138:	6863      	ldr	r3, [r4, #4]
 800613a:	6123      	str	r3, [r4, #16]
 800613c:	2300      	movs	r3, #0
 800613e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006142:	e7a8      	b.n	8006096 <_printf_i+0x152>
 8006144:	462a      	mov	r2, r5
 8006146:	4649      	mov	r1, r9
 8006148:	4640      	mov	r0, r8
 800614a:	6923      	ldr	r3, [r4, #16]
 800614c:	47d0      	blx	sl
 800614e:	3001      	adds	r0, #1
 8006150:	d0ab      	beq.n	80060aa <_printf_i+0x166>
 8006152:	6823      	ldr	r3, [r4, #0]
 8006154:	079b      	lsls	r3, r3, #30
 8006156:	d413      	bmi.n	8006180 <_printf_i+0x23c>
 8006158:	68e0      	ldr	r0, [r4, #12]
 800615a:	9b03      	ldr	r3, [sp, #12]
 800615c:	4298      	cmp	r0, r3
 800615e:	bfb8      	it	lt
 8006160:	4618      	movlt	r0, r3
 8006162:	e7a4      	b.n	80060ae <_printf_i+0x16a>
 8006164:	2301      	movs	r3, #1
 8006166:	4632      	mov	r2, r6
 8006168:	4649      	mov	r1, r9
 800616a:	4640      	mov	r0, r8
 800616c:	47d0      	blx	sl
 800616e:	3001      	adds	r0, #1
 8006170:	d09b      	beq.n	80060aa <_printf_i+0x166>
 8006172:	3501      	adds	r5, #1
 8006174:	68e3      	ldr	r3, [r4, #12]
 8006176:	9903      	ldr	r1, [sp, #12]
 8006178:	1a5b      	subs	r3, r3, r1
 800617a:	42ab      	cmp	r3, r5
 800617c:	dcf2      	bgt.n	8006164 <_printf_i+0x220>
 800617e:	e7eb      	b.n	8006158 <_printf_i+0x214>
 8006180:	2500      	movs	r5, #0
 8006182:	f104 0619 	add.w	r6, r4, #25
 8006186:	e7f5      	b.n	8006174 <_printf_i+0x230>
 8006188:	08006677 	.word	0x08006677
 800618c:	08006688 	.word	0x08006688

08006190 <memchr>:
 8006190:	4603      	mov	r3, r0
 8006192:	b510      	push	{r4, lr}
 8006194:	b2c9      	uxtb	r1, r1
 8006196:	4402      	add	r2, r0
 8006198:	4293      	cmp	r3, r2
 800619a:	4618      	mov	r0, r3
 800619c:	d101      	bne.n	80061a2 <memchr+0x12>
 800619e:	2000      	movs	r0, #0
 80061a0:	e003      	b.n	80061aa <memchr+0x1a>
 80061a2:	7804      	ldrb	r4, [r0, #0]
 80061a4:	3301      	adds	r3, #1
 80061a6:	428c      	cmp	r4, r1
 80061a8:	d1f6      	bne.n	8006198 <memchr+0x8>
 80061aa:	bd10      	pop	{r4, pc}

080061ac <memcpy>:
 80061ac:	440a      	add	r2, r1
 80061ae:	4291      	cmp	r1, r2
 80061b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80061b4:	d100      	bne.n	80061b8 <memcpy+0xc>
 80061b6:	4770      	bx	lr
 80061b8:	b510      	push	{r4, lr}
 80061ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061be:	4291      	cmp	r1, r2
 80061c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061c4:	d1f9      	bne.n	80061ba <memcpy+0xe>
 80061c6:	bd10      	pop	{r4, pc}

080061c8 <memmove>:
 80061c8:	4288      	cmp	r0, r1
 80061ca:	b510      	push	{r4, lr}
 80061cc:	eb01 0402 	add.w	r4, r1, r2
 80061d0:	d902      	bls.n	80061d8 <memmove+0x10>
 80061d2:	4284      	cmp	r4, r0
 80061d4:	4623      	mov	r3, r4
 80061d6:	d807      	bhi.n	80061e8 <memmove+0x20>
 80061d8:	1e43      	subs	r3, r0, #1
 80061da:	42a1      	cmp	r1, r4
 80061dc:	d008      	beq.n	80061f0 <memmove+0x28>
 80061de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80061e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80061e6:	e7f8      	b.n	80061da <memmove+0x12>
 80061e8:	4601      	mov	r1, r0
 80061ea:	4402      	add	r2, r0
 80061ec:	428a      	cmp	r2, r1
 80061ee:	d100      	bne.n	80061f2 <memmove+0x2a>
 80061f0:	bd10      	pop	{r4, pc}
 80061f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80061f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80061fa:	e7f7      	b.n	80061ec <memmove+0x24>

080061fc <_free_r>:
 80061fc:	b538      	push	{r3, r4, r5, lr}
 80061fe:	4605      	mov	r5, r0
 8006200:	2900      	cmp	r1, #0
 8006202:	d040      	beq.n	8006286 <_free_r+0x8a>
 8006204:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006208:	1f0c      	subs	r4, r1, #4
 800620a:	2b00      	cmp	r3, #0
 800620c:	bfb8      	it	lt
 800620e:	18e4      	addlt	r4, r4, r3
 8006210:	f000 f910 	bl	8006434 <__malloc_lock>
 8006214:	4a1c      	ldr	r2, [pc, #112]	; (8006288 <_free_r+0x8c>)
 8006216:	6813      	ldr	r3, [r2, #0]
 8006218:	b933      	cbnz	r3, 8006228 <_free_r+0x2c>
 800621a:	6063      	str	r3, [r4, #4]
 800621c:	6014      	str	r4, [r2, #0]
 800621e:	4628      	mov	r0, r5
 8006220:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006224:	f000 b90c 	b.w	8006440 <__malloc_unlock>
 8006228:	42a3      	cmp	r3, r4
 800622a:	d908      	bls.n	800623e <_free_r+0x42>
 800622c:	6820      	ldr	r0, [r4, #0]
 800622e:	1821      	adds	r1, r4, r0
 8006230:	428b      	cmp	r3, r1
 8006232:	bf01      	itttt	eq
 8006234:	6819      	ldreq	r1, [r3, #0]
 8006236:	685b      	ldreq	r3, [r3, #4]
 8006238:	1809      	addeq	r1, r1, r0
 800623a:	6021      	streq	r1, [r4, #0]
 800623c:	e7ed      	b.n	800621a <_free_r+0x1e>
 800623e:	461a      	mov	r2, r3
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	b10b      	cbz	r3, 8006248 <_free_r+0x4c>
 8006244:	42a3      	cmp	r3, r4
 8006246:	d9fa      	bls.n	800623e <_free_r+0x42>
 8006248:	6811      	ldr	r1, [r2, #0]
 800624a:	1850      	adds	r0, r2, r1
 800624c:	42a0      	cmp	r0, r4
 800624e:	d10b      	bne.n	8006268 <_free_r+0x6c>
 8006250:	6820      	ldr	r0, [r4, #0]
 8006252:	4401      	add	r1, r0
 8006254:	1850      	adds	r0, r2, r1
 8006256:	4283      	cmp	r3, r0
 8006258:	6011      	str	r1, [r2, #0]
 800625a:	d1e0      	bne.n	800621e <_free_r+0x22>
 800625c:	6818      	ldr	r0, [r3, #0]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	4401      	add	r1, r0
 8006262:	6011      	str	r1, [r2, #0]
 8006264:	6053      	str	r3, [r2, #4]
 8006266:	e7da      	b.n	800621e <_free_r+0x22>
 8006268:	d902      	bls.n	8006270 <_free_r+0x74>
 800626a:	230c      	movs	r3, #12
 800626c:	602b      	str	r3, [r5, #0]
 800626e:	e7d6      	b.n	800621e <_free_r+0x22>
 8006270:	6820      	ldr	r0, [r4, #0]
 8006272:	1821      	adds	r1, r4, r0
 8006274:	428b      	cmp	r3, r1
 8006276:	bf01      	itttt	eq
 8006278:	6819      	ldreq	r1, [r3, #0]
 800627a:	685b      	ldreq	r3, [r3, #4]
 800627c:	1809      	addeq	r1, r1, r0
 800627e:	6021      	streq	r1, [r4, #0]
 8006280:	6063      	str	r3, [r4, #4]
 8006282:	6054      	str	r4, [r2, #4]
 8006284:	e7cb      	b.n	800621e <_free_r+0x22>
 8006286:	bd38      	pop	{r3, r4, r5, pc}
 8006288:	20000270 	.word	0x20000270

0800628c <sbrk_aligned>:
 800628c:	b570      	push	{r4, r5, r6, lr}
 800628e:	4e0e      	ldr	r6, [pc, #56]	; (80062c8 <sbrk_aligned+0x3c>)
 8006290:	460c      	mov	r4, r1
 8006292:	6831      	ldr	r1, [r6, #0]
 8006294:	4605      	mov	r5, r0
 8006296:	b911      	cbnz	r1, 800629e <sbrk_aligned+0x12>
 8006298:	f000 f8bc 	bl	8006414 <_sbrk_r>
 800629c:	6030      	str	r0, [r6, #0]
 800629e:	4621      	mov	r1, r4
 80062a0:	4628      	mov	r0, r5
 80062a2:	f000 f8b7 	bl	8006414 <_sbrk_r>
 80062a6:	1c43      	adds	r3, r0, #1
 80062a8:	d00a      	beq.n	80062c0 <sbrk_aligned+0x34>
 80062aa:	1cc4      	adds	r4, r0, #3
 80062ac:	f024 0403 	bic.w	r4, r4, #3
 80062b0:	42a0      	cmp	r0, r4
 80062b2:	d007      	beq.n	80062c4 <sbrk_aligned+0x38>
 80062b4:	1a21      	subs	r1, r4, r0
 80062b6:	4628      	mov	r0, r5
 80062b8:	f000 f8ac 	bl	8006414 <_sbrk_r>
 80062bc:	3001      	adds	r0, #1
 80062be:	d101      	bne.n	80062c4 <sbrk_aligned+0x38>
 80062c0:	f04f 34ff 	mov.w	r4, #4294967295
 80062c4:	4620      	mov	r0, r4
 80062c6:	bd70      	pop	{r4, r5, r6, pc}
 80062c8:	20000274 	.word	0x20000274

080062cc <_malloc_r>:
 80062cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062d0:	1ccd      	adds	r5, r1, #3
 80062d2:	f025 0503 	bic.w	r5, r5, #3
 80062d6:	3508      	adds	r5, #8
 80062d8:	2d0c      	cmp	r5, #12
 80062da:	bf38      	it	cc
 80062dc:	250c      	movcc	r5, #12
 80062de:	2d00      	cmp	r5, #0
 80062e0:	4607      	mov	r7, r0
 80062e2:	db01      	blt.n	80062e8 <_malloc_r+0x1c>
 80062e4:	42a9      	cmp	r1, r5
 80062e6:	d905      	bls.n	80062f4 <_malloc_r+0x28>
 80062e8:	230c      	movs	r3, #12
 80062ea:	2600      	movs	r6, #0
 80062ec:	603b      	str	r3, [r7, #0]
 80062ee:	4630      	mov	r0, r6
 80062f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062f4:	4e2e      	ldr	r6, [pc, #184]	; (80063b0 <_malloc_r+0xe4>)
 80062f6:	f000 f89d 	bl	8006434 <__malloc_lock>
 80062fa:	6833      	ldr	r3, [r6, #0]
 80062fc:	461c      	mov	r4, r3
 80062fe:	bb34      	cbnz	r4, 800634e <_malloc_r+0x82>
 8006300:	4629      	mov	r1, r5
 8006302:	4638      	mov	r0, r7
 8006304:	f7ff ffc2 	bl	800628c <sbrk_aligned>
 8006308:	1c43      	adds	r3, r0, #1
 800630a:	4604      	mov	r4, r0
 800630c:	d14d      	bne.n	80063aa <_malloc_r+0xde>
 800630e:	6834      	ldr	r4, [r6, #0]
 8006310:	4626      	mov	r6, r4
 8006312:	2e00      	cmp	r6, #0
 8006314:	d140      	bne.n	8006398 <_malloc_r+0xcc>
 8006316:	6823      	ldr	r3, [r4, #0]
 8006318:	4631      	mov	r1, r6
 800631a:	4638      	mov	r0, r7
 800631c:	eb04 0803 	add.w	r8, r4, r3
 8006320:	f000 f878 	bl	8006414 <_sbrk_r>
 8006324:	4580      	cmp	r8, r0
 8006326:	d13a      	bne.n	800639e <_malloc_r+0xd2>
 8006328:	6821      	ldr	r1, [r4, #0]
 800632a:	3503      	adds	r5, #3
 800632c:	1a6d      	subs	r5, r5, r1
 800632e:	f025 0503 	bic.w	r5, r5, #3
 8006332:	3508      	adds	r5, #8
 8006334:	2d0c      	cmp	r5, #12
 8006336:	bf38      	it	cc
 8006338:	250c      	movcc	r5, #12
 800633a:	4638      	mov	r0, r7
 800633c:	4629      	mov	r1, r5
 800633e:	f7ff ffa5 	bl	800628c <sbrk_aligned>
 8006342:	3001      	adds	r0, #1
 8006344:	d02b      	beq.n	800639e <_malloc_r+0xd2>
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	442b      	add	r3, r5
 800634a:	6023      	str	r3, [r4, #0]
 800634c:	e00e      	b.n	800636c <_malloc_r+0xa0>
 800634e:	6822      	ldr	r2, [r4, #0]
 8006350:	1b52      	subs	r2, r2, r5
 8006352:	d41e      	bmi.n	8006392 <_malloc_r+0xc6>
 8006354:	2a0b      	cmp	r2, #11
 8006356:	d916      	bls.n	8006386 <_malloc_r+0xba>
 8006358:	1961      	adds	r1, r4, r5
 800635a:	42a3      	cmp	r3, r4
 800635c:	6025      	str	r5, [r4, #0]
 800635e:	bf18      	it	ne
 8006360:	6059      	strne	r1, [r3, #4]
 8006362:	6863      	ldr	r3, [r4, #4]
 8006364:	bf08      	it	eq
 8006366:	6031      	streq	r1, [r6, #0]
 8006368:	5162      	str	r2, [r4, r5]
 800636a:	604b      	str	r3, [r1, #4]
 800636c:	4638      	mov	r0, r7
 800636e:	f104 060b 	add.w	r6, r4, #11
 8006372:	f000 f865 	bl	8006440 <__malloc_unlock>
 8006376:	f026 0607 	bic.w	r6, r6, #7
 800637a:	1d23      	adds	r3, r4, #4
 800637c:	1af2      	subs	r2, r6, r3
 800637e:	d0b6      	beq.n	80062ee <_malloc_r+0x22>
 8006380:	1b9b      	subs	r3, r3, r6
 8006382:	50a3      	str	r3, [r4, r2]
 8006384:	e7b3      	b.n	80062ee <_malloc_r+0x22>
 8006386:	6862      	ldr	r2, [r4, #4]
 8006388:	42a3      	cmp	r3, r4
 800638a:	bf0c      	ite	eq
 800638c:	6032      	streq	r2, [r6, #0]
 800638e:	605a      	strne	r2, [r3, #4]
 8006390:	e7ec      	b.n	800636c <_malloc_r+0xa0>
 8006392:	4623      	mov	r3, r4
 8006394:	6864      	ldr	r4, [r4, #4]
 8006396:	e7b2      	b.n	80062fe <_malloc_r+0x32>
 8006398:	4634      	mov	r4, r6
 800639a:	6876      	ldr	r6, [r6, #4]
 800639c:	e7b9      	b.n	8006312 <_malloc_r+0x46>
 800639e:	230c      	movs	r3, #12
 80063a0:	4638      	mov	r0, r7
 80063a2:	603b      	str	r3, [r7, #0]
 80063a4:	f000 f84c 	bl	8006440 <__malloc_unlock>
 80063a8:	e7a1      	b.n	80062ee <_malloc_r+0x22>
 80063aa:	6025      	str	r5, [r4, #0]
 80063ac:	e7de      	b.n	800636c <_malloc_r+0xa0>
 80063ae:	bf00      	nop
 80063b0:	20000270 	.word	0x20000270

080063b4 <_realloc_r>:
 80063b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063b8:	4680      	mov	r8, r0
 80063ba:	4614      	mov	r4, r2
 80063bc:	460e      	mov	r6, r1
 80063be:	b921      	cbnz	r1, 80063ca <_realloc_r+0x16>
 80063c0:	4611      	mov	r1, r2
 80063c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063c6:	f7ff bf81 	b.w	80062cc <_malloc_r>
 80063ca:	b92a      	cbnz	r2, 80063d8 <_realloc_r+0x24>
 80063cc:	f7ff ff16 	bl	80061fc <_free_r>
 80063d0:	4625      	mov	r5, r4
 80063d2:	4628      	mov	r0, r5
 80063d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063d8:	f000 f838 	bl	800644c <_malloc_usable_size_r>
 80063dc:	4284      	cmp	r4, r0
 80063de:	4607      	mov	r7, r0
 80063e0:	d802      	bhi.n	80063e8 <_realloc_r+0x34>
 80063e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80063e6:	d812      	bhi.n	800640e <_realloc_r+0x5a>
 80063e8:	4621      	mov	r1, r4
 80063ea:	4640      	mov	r0, r8
 80063ec:	f7ff ff6e 	bl	80062cc <_malloc_r>
 80063f0:	4605      	mov	r5, r0
 80063f2:	2800      	cmp	r0, #0
 80063f4:	d0ed      	beq.n	80063d2 <_realloc_r+0x1e>
 80063f6:	42bc      	cmp	r4, r7
 80063f8:	4622      	mov	r2, r4
 80063fa:	4631      	mov	r1, r6
 80063fc:	bf28      	it	cs
 80063fe:	463a      	movcs	r2, r7
 8006400:	f7ff fed4 	bl	80061ac <memcpy>
 8006404:	4631      	mov	r1, r6
 8006406:	4640      	mov	r0, r8
 8006408:	f7ff fef8 	bl	80061fc <_free_r>
 800640c:	e7e1      	b.n	80063d2 <_realloc_r+0x1e>
 800640e:	4635      	mov	r5, r6
 8006410:	e7df      	b.n	80063d2 <_realloc_r+0x1e>
	...

08006414 <_sbrk_r>:
 8006414:	b538      	push	{r3, r4, r5, lr}
 8006416:	2300      	movs	r3, #0
 8006418:	4d05      	ldr	r5, [pc, #20]	; (8006430 <_sbrk_r+0x1c>)
 800641a:	4604      	mov	r4, r0
 800641c:	4608      	mov	r0, r1
 800641e:	602b      	str	r3, [r5, #0]
 8006420:	f7fb fb90 	bl	8001b44 <_sbrk>
 8006424:	1c43      	adds	r3, r0, #1
 8006426:	d102      	bne.n	800642e <_sbrk_r+0x1a>
 8006428:	682b      	ldr	r3, [r5, #0]
 800642a:	b103      	cbz	r3, 800642e <_sbrk_r+0x1a>
 800642c:	6023      	str	r3, [r4, #0]
 800642e:	bd38      	pop	{r3, r4, r5, pc}
 8006430:	20000278 	.word	0x20000278

08006434 <__malloc_lock>:
 8006434:	4801      	ldr	r0, [pc, #4]	; (800643c <__malloc_lock+0x8>)
 8006436:	f000 b811 	b.w	800645c <__retarget_lock_acquire_recursive>
 800643a:	bf00      	nop
 800643c:	2000027c 	.word	0x2000027c

08006440 <__malloc_unlock>:
 8006440:	4801      	ldr	r0, [pc, #4]	; (8006448 <__malloc_unlock+0x8>)
 8006442:	f000 b80c 	b.w	800645e <__retarget_lock_release_recursive>
 8006446:	bf00      	nop
 8006448:	2000027c 	.word	0x2000027c

0800644c <_malloc_usable_size_r>:
 800644c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006450:	1f18      	subs	r0, r3, #4
 8006452:	2b00      	cmp	r3, #0
 8006454:	bfbc      	itt	lt
 8006456:	580b      	ldrlt	r3, [r1, r0]
 8006458:	18c0      	addlt	r0, r0, r3
 800645a:	4770      	bx	lr

0800645c <__retarget_lock_acquire_recursive>:
 800645c:	4770      	bx	lr

0800645e <__retarget_lock_release_recursive>:
 800645e:	4770      	bx	lr

08006460 <_init>:
 8006460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006462:	bf00      	nop
 8006464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006466:	bc08      	pop	{r3}
 8006468:	469e      	mov	lr, r3
 800646a:	4770      	bx	lr

0800646c <_fini>:
 800646c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800646e:	bf00      	nop
 8006470:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006472:	bc08      	pop	{r3}
 8006474:	469e      	mov	lr, r3
 8006476:	4770      	bx	lr
