Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Jul 11 11:34:39 2017
| Host         : ANA00075 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file s4_timing_summary_routed.rpt -rpx s4_timing_summary_routed.rpx
| Design       : s4
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1313 register/latch pins with no clock driven by root clock pin: MMC_CLK (HIGH)

 There are 701 register/latch pins with no clock driven by root clock pin: mmc_tester_0/sd_host_0/sd_clk_dds/dds_phase_reg[31]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5646 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.379        0.000                      0                 6926        0.075        0.000                      0                 6926        3.870        0.000                       0                  2296  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
FPGA_CLK_pin  {0.000 50.000}     100.000         10.000          
FPGA_MCLK     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FPGA_MCLK           1.379        0.000                      0                 5912        0.075        0.000                      0                 5912        3.870        0.000                       0                  2296  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  FPGA_MCLK          FPGA_MCLK                2.884        0.000                      0                 1014        0.633        0.000                      0                 1014  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FPGA_MCLK
  To Clock:  FPGA_MCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/dbg_enables_o_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 2.315ns (27.787%)  route 6.016ns (72.213%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 14.393 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.353     4.574    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X38Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.433     5.007 r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/Q
                         net (fo=3, routed)           0.605     5.612    mmc_tester_0/syscon1/syscon1/adr_sr_reg_n_0_[5]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.105     5.717 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23/O
                         net (fo=1, routed)           0.000     5.717    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.174 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.174    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.272    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.370    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.635 f  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.693     7.329    mmc_tester_0/syscon1/syscon1/syscon_adr[17]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.250     7.579 r  mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2/O
                         net (fo=3, routed)           0.814     8.393    mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.105     8.498 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2/O
                         net (fo=2, routed)           0.361     8.859    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.105     8.964 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_1/O
                         net (fo=40, routed)          1.225    10.189    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_reg
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.128    10.317 r  mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2/O
                         net (fo=12, routed)          0.497    10.814    mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I0_O)        0.271    11.085 r  mmc_tester_0/syscon1/syscon1/dbg_enables_o[12]_i_1/O
                         net (fo=13, routed)          1.820    12.905    mmc_tester_0/syscon1_n_229
    SLICE_X64Y44         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.331    14.393    mmc_tester_0/clkin
    SLICE_X64Y44         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[0]/C
                         clock pessimism              0.225    14.618    
                         clock uncertainty           -0.035    14.583    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.298    14.285    mmc_tester_0/dbg_enables_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -12.905    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/dbg_enables_o_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 2.315ns (27.787%)  route 6.016ns (72.213%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 14.393 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.353     4.574    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X38Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.433     5.007 r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/Q
                         net (fo=3, routed)           0.605     5.612    mmc_tester_0/syscon1/syscon1/adr_sr_reg_n_0_[5]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.105     5.717 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23/O
                         net (fo=1, routed)           0.000     5.717    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.174 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.174    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.272    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.370    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.635 f  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.693     7.329    mmc_tester_0/syscon1/syscon1/syscon_adr[17]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.250     7.579 r  mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2/O
                         net (fo=3, routed)           0.814     8.393    mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.105     8.498 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2/O
                         net (fo=2, routed)           0.361     8.859    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.105     8.964 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_1/O
                         net (fo=40, routed)          1.225    10.189    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_reg
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.128    10.317 r  mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2/O
                         net (fo=12, routed)          0.497    10.814    mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I0_O)        0.271    11.085 r  mmc_tester_0/syscon1/syscon1/dbg_enables_o[12]_i_1/O
                         net (fo=13, routed)          1.820    12.905    mmc_tester_0/syscon1_n_229
    SLICE_X64Y44         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.331    14.393    mmc_tester_0/clkin
    SLICE_X64Y44         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[1]/C
                         clock pessimism              0.225    14.618    
                         clock uncertainty           -0.035    14.583    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.298    14.285    mmc_tester_0/dbg_enables_o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -12.905    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/dbg_enables_o_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 2.315ns (27.787%)  route 6.016ns (72.213%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 14.393 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.353     4.574    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X38Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.433     5.007 r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/Q
                         net (fo=3, routed)           0.605     5.612    mmc_tester_0/syscon1/syscon1/adr_sr_reg_n_0_[5]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.105     5.717 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23/O
                         net (fo=1, routed)           0.000     5.717    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.174 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.174    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.272    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.370    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.635 f  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.693     7.329    mmc_tester_0/syscon1/syscon1/syscon_adr[17]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.250     7.579 r  mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2/O
                         net (fo=3, routed)           0.814     8.393    mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.105     8.498 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2/O
                         net (fo=2, routed)           0.361     8.859    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.105     8.964 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_1/O
                         net (fo=40, routed)          1.225    10.189    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_reg
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.128    10.317 r  mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2/O
                         net (fo=12, routed)          0.497    10.814    mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I0_O)        0.271    11.085 r  mmc_tester_0/syscon1/syscon1/dbg_enables_o[12]_i_1/O
                         net (fo=13, routed)          1.820    12.905    mmc_tester_0/syscon1_n_229
    SLICE_X64Y44         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.331    14.393    mmc_tester_0/clkin
    SLICE_X64Y44         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[3]/C
                         clock pessimism              0.225    14.618    
                         clock uncertainty           -0.035    14.583    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.298    14.285    mmc_tester_0/dbg_enables_o_reg[3]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -12.905    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/dbg_enables_o_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 2.315ns (28.007%)  route 5.951ns (71.993%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 14.392 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.353     4.574    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X38Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.433     5.007 r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/Q
                         net (fo=3, routed)           0.605     5.612    mmc_tester_0/syscon1/syscon1/adr_sr_reg_n_0_[5]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.105     5.717 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23/O
                         net (fo=1, routed)           0.000     5.717    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.174 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.174    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.272    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.370    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.635 f  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.693     7.329    mmc_tester_0/syscon1/syscon1/syscon_adr[17]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.250     7.579 r  mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2/O
                         net (fo=3, routed)           0.814     8.393    mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.105     8.498 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2/O
                         net (fo=2, routed)           0.361     8.859    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.105     8.964 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_1/O
                         net (fo=40, routed)          1.225    10.189    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_reg
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.128    10.317 r  mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2/O
                         net (fo=12, routed)          0.497    10.814    mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I0_O)        0.271    11.085 r  mmc_tester_0/syscon1/syscon1/dbg_enables_o[12]_i_1/O
                         net (fo=13, routed)          1.755    12.840    mmc_tester_0/syscon1_n_229
    SLICE_X63Y41         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.330    14.392    mmc_tester_0/clkin
    SLICE_X63Y41         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[4]/C
                         clock pessimism              0.225    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X63Y41         FDCE (Setup_fdce_C_CE)      -0.330    14.252    mmc_tester_0/dbg_enables_o_reg[4]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/dbg_enables_o_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 2.315ns (28.007%)  route 5.951ns (71.993%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 14.392 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.353     4.574    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X38Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.433     5.007 r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/Q
                         net (fo=3, routed)           0.605     5.612    mmc_tester_0/syscon1/syscon1/adr_sr_reg_n_0_[5]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.105     5.717 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23/O
                         net (fo=1, routed)           0.000     5.717    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.174 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.174    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.272    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.370    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.635 f  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.693     7.329    mmc_tester_0/syscon1/syscon1/syscon_adr[17]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.250     7.579 r  mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2/O
                         net (fo=3, routed)           0.814     8.393    mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.105     8.498 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2/O
                         net (fo=2, routed)           0.361     8.859    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.105     8.964 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_1/O
                         net (fo=40, routed)          1.225    10.189    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_reg
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.128    10.317 r  mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2/O
                         net (fo=12, routed)          0.497    10.814    mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I0_O)        0.271    11.085 r  mmc_tester_0/syscon1/syscon1/dbg_enables_o[12]_i_1/O
                         net (fo=13, routed)          1.755    12.840    mmc_tester_0/syscon1_n_229
    SLICE_X63Y41         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.330    14.392    mmc_tester_0/clkin
    SLICE_X63Y41         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[8]/C
                         clock pessimism              0.225    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X63Y41         FDCE (Setup_fdce_C_CE)      -0.330    14.252    mmc_tester_0/dbg_enables_o_reg[8]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/dbg_enables_o_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 2.315ns (28.628%)  route 5.771ns (71.372%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.353     4.574    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X38Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.433     5.007 r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/Q
                         net (fo=3, routed)           0.605     5.612    mmc_tester_0/syscon1/syscon1/adr_sr_reg_n_0_[5]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.105     5.717 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23/O
                         net (fo=1, routed)           0.000     5.717    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.174 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.174    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.272    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.370    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.635 f  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.693     7.329    mmc_tester_0/syscon1/syscon1/syscon_adr[17]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.250     7.579 r  mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2/O
                         net (fo=3, routed)           0.814     8.393    mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.105     8.498 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2/O
                         net (fo=2, routed)           0.361     8.859    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.105     8.964 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_1/O
                         net (fo=40, routed)          1.225    10.189    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_reg
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.128    10.317 r  mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2/O
                         net (fo=12, routed)          0.497    10.814    mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I0_O)        0.271    11.085 r  mmc_tester_0/syscon1/syscon1/dbg_enables_o[12]_i_1/O
                         net (fo=13, routed)          1.575    12.661    mmc_tester_0/syscon1_n_229
    SLICE_X59Y37         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.327    14.389    mmc_tester_0/clkin
    SLICE_X59Y37         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[7]/C
                         clock pessimism              0.225    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X59Y37         FDCE (Setup_fdce_C_CE)      -0.330    14.249    mmc_tester_0/dbg_enables_o_reg[7]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.594ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/dbg_enables_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 2.582ns (30.576%)  route 5.863ns (69.424%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 14.393 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.353     4.574    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X38Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.433     5.007 r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/Q
                         net (fo=3, routed)           0.605     5.612    mmc_tester_0/syscon1/syscon1/adr_sr_reg_n_0_[5]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.105     5.717 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23/O
                         net (fo=1, routed)           0.000     5.717    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.174 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.174    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.272    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.370    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.635 f  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.693     7.329    mmc_tester_0/syscon1/syscon1/syscon_adr[17]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.250     7.579 r  mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2/O
                         net (fo=3, routed)           0.814     8.393    mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.105     8.498 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2/O
                         net (fo=2, routed)           0.361     8.859    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.105     8.964 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_1/O
                         net (fo=40, routed)          1.225    10.189    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_reg
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.128    10.317 r  mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2/O
                         net (fo=12, routed)          0.497    10.814    mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I0_O)        0.271    11.085 r  mmc_tester_0/syscon1/syscon1/dbg_enables_o[12]_i_1/O
                         net (fo=13, routed)          1.667    12.752    mmc_tester_0/syscon1/syscon1/dbg_enables_o_reg[0]
    SLICE_X63Y44         LUT4 (Prop_lut4_I2_O)        0.267    13.019 r  mmc_tester_0/syscon1/syscon1/dbg_enables_o[2]_i_1/O
                         net (fo=1, routed)           0.000    13.019    mmc_tester_0/syscon1_n_228
    SLICE_X63Y44         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.331    14.393    mmc_tester_0/clkin
    SLICE_X63Y44         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[2]/C
                         clock pessimism              0.225    14.618    
                         clock uncertainty           -0.035    14.583    
    SLICE_X63Y44         FDCE (Setup_fdce_C_D)        0.030    14.613    mmc_tester_0/dbg_enables_o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                  1.594    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/dbg_enables_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 2.582ns (30.586%)  route 5.860ns (69.414%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 14.393 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.353     4.574    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X38Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.433     5.007 r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/Q
                         net (fo=3, routed)           0.605     5.612    mmc_tester_0/syscon1/syscon1/adr_sr_reg_n_0_[5]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.105     5.717 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23/O
                         net (fo=1, routed)           0.000     5.717    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.174 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.174    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.272    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.370    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.635 f  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.693     7.329    mmc_tester_0/syscon1/syscon1/syscon_adr[17]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.250     7.579 r  mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2/O
                         net (fo=3, routed)           0.814     8.393    mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.105     8.498 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2/O
                         net (fo=2, routed)           0.361     8.859    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.105     8.964 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_1/O
                         net (fo=40, routed)          1.225    10.189    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_reg
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.128    10.317 r  mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2/O
                         net (fo=12, routed)          0.497    10.814    mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I0_O)        0.271    11.085 r  mmc_tester_0/syscon1/syscon1/dbg_enables_o[12]_i_1/O
                         net (fo=13, routed)          1.664    12.749    mmc_tester_0/syscon1/syscon1/dbg_enables_o_reg[0]
    SLICE_X63Y44         LUT4 (Prop_lut4_I2_O)        0.267    13.016 r  mmc_tester_0/syscon1/syscon1/dbg_enables_o[6]_i_1/O
                         net (fo=1, routed)           0.000    13.016    mmc_tester_0/syscon1_n_230
    SLICE_X63Y44         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.331    14.393    mmc_tester_0/clkin
    SLICE_X63Y44         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[6]/C
                         clock pessimism              0.225    14.618    
                         clock uncertainty           -0.035    14.583    
    SLICE_X63Y44         FDCE (Setup_fdce_C_D)        0.032    14.615    mmc_tester_0/dbg_enables_o_reg[6]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -13.016    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/dbg_enables_o_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 2.315ns (30.001%)  route 5.401ns (69.999%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.353     4.574    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X38Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.433     5.007 r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/Q
                         net (fo=3, routed)           0.605     5.612    mmc_tester_0/syscon1/syscon1/adr_sr_reg_n_0_[5]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.105     5.717 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23/O
                         net (fo=1, routed)           0.000     5.717    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.174 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.174    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.272    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.370    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.635 f  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.693     7.329    mmc_tester_0/syscon1/syscon1/syscon_adr[17]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.250     7.579 r  mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2/O
                         net (fo=3, routed)           0.814     8.393    mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.105     8.498 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2/O
                         net (fo=2, routed)           0.361     8.859    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.105     8.964 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_1/O
                         net (fo=40, routed)          1.225    10.189    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_reg
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.128    10.317 r  mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2/O
                         net (fo=12, routed)          0.497    10.814    mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I0_O)        0.271    11.085 r  mmc_tester_0/syscon1/syscon1/dbg_enables_o[12]_i_1/O
                         net (fo=13, routed)          1.205    12.291    mmc_tester_0/syscon1_n_229
    SLICE_X57Y29         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.254    14.316    mmc_tester_0/clkin
    SLICE_X57Y29         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[10]/C
                         clock pessimism              0.225    14.541    
                         clock uncertainty           -0.035    14.506    
    SLICE_X57Y29         FDCE (Setup_fdce_C_CE)      -0.330    14.176    mmc_tester_0/dbg_enables_o_reg[10]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/dbg_enables_o_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 2.315ns (30.001%)  route 5.401ns (69.999%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.353     4.574    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X38Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.433     5.007 r  mmc_tester_0/syscon1/syscon1/adr_sr_reg[5]/Q
                         net (fo=3, routed)           0.605     5.612    mmc_tester_0/syscon1/syscon1/adr_sr_reg_n_0_[5]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.105     5.717 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23/O
                         net (fo=1, routed)           0.000     5.717    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.174 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.174    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_4_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.272 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.272    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.370 r  mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.370    mmc_tester_0/syscon1/syscon1/ram1_reg_0_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.635 f  mmc_tester_0/syscon1/syscon1/display_adr_sr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.693     7.329    mmc_tester_0/syscon1/syscon1/syscon_adr[17]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.250     7.579 r  mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2/O
                         net (fo=3, routed)           0.814     8.393    mmc_tester_0/syscon1/syscon1/h_ram_ack_i_2_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.105     8.498 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2/O
                         net (fo=2, routed)           0.361     8.859    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_2_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.105     8.964 r  mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_i_1/O
                         net (fo=40, routed)          1.225    10.189    mmc_tester_0/syscon1/syscon1/t_reg_sel_r1_reg
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.128    10.317 r  mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2/O
                         net (fo=12, routed)          0.497    10.814    mmc_tester_0/syscon1/syscon1/reg_gdcount_clear_i_2_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I0_O)        0.271    11.085 r  mmc_tester_0/syscon1/syscon1/dbg_enables_o[12]_i_1/O
                         net (fo=13, routed)          1.205    12.291    mmc_tester_0/syscon1_n_229
    SLICE_X57Y29         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.254    14.316    mmc_tester_0/clkin
    SLICE_X57Y29         FDCE                                         r  mmc_tester_0/dbg_enables_o_reg[12]/C
                         clock pessimism              0.225    14.541    
                         clock uncertainty           -0.035    14.506    
    SLICE_X57Y29         FDCE (Setup_fdce_C_CE)      -0.330    14.176    mmc_tester_0/dbg_enables_o_reg[12]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  1.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.617%)  route 0.278ns (66.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.562     1.506    hwdbg_uart/clkin
    SLICE_X29Y9          FDRE                                         r  hwdbg_uart/txa_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  hwdbg_uart/txa_addr_reg[1]/Q
                         net (fo=21, routed)          0.278     1.925    hwdbg_uart/tx_fifo_reg_0_63_3_5/ADDRD1
    SLICE_X30Y8          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.831     2.021    hwdbg_uart/tx_fifo_reg_0_63_3_5/WCLK
    SLICE_X30Y8          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y8          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.850    hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.617%)  route 0.278ns (66.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.562     1.506    hwdbg_uart/clkin
    SLICE_X29Y9          FDRE                                         r  hwdbg_uart/txa_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  hwdbg_uart/txa_addr_reg[1]/Q
                         net (fo=21, routed)          0.278     1.925    hwdbg_uart/tx_fifo_reg_0_63_3_5/ADDRD1
    SLICE_X30Y8          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.831     2.021    hwdbg_uart/tx_fifo_reg_0_63_3_5/WCLK
    SLICE_X30Y8          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y8          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.850    hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.617%)  route 0.278ns (66.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.562     1.506    hwdbg_uart/clkin
    SLICE_X29Y9          FDRE                                         r  hwdbg_uart/txa_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  hwdbg_uart/txa_addr_reg[1]/Q
                         net (fo=21, routed)          0.278     1.925    hwdbg_uart/tx_fifo_reg_0_63_3_5/ADDRD1
    SLICE_X30Y8          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.831     2.021    hwdbg_uart/tx_fifo_reg_0_63_3_5/WCLK
    SLICE_X30Y8          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y8          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.850    hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.617%)  route 0.278ns (66.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.562     1.506    hwdbg_uart/clkin
    SLICE_X29Y9          FDRE                                         r  hwdbg_uart/txa_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  hwdbg_uart/txa_addr_reg[1]/Q
                         net (fo=21, routed)          0.278     1.925    hwdbg_uart/tx_fifo_reg_0_63_3_5/ADDRD1
    SLICE_X30Y8          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.831     2.021    hwdbg_uart/tx_fifo_reg_0_63_3_5/WCLK
    SLICE_X30Y8          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y8          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.850    hwdbg_uart/tx_fifo_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 hwdbg_uart/uart_wr_ctlr_reg[239]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdbgr_reg[232]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.220%)  route 0.235ns (64.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.563     1.507    hwdbg_uart/clkin
    SLICE_X29Y4          FDRE                                         r  hwdbg_uart/uart_wr_ctlr_reg[239]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  hwdbg_uart/uart_wr_ctlr_reg[239]/Q
                         net (fo=1, routed)           0.235     1.870    tdbgw[239]
    SLICE_X36Y4          FDRE                                         r  tdbgr_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.832     2.022    clkin
    SLICE_X36Y4          FDRE                                         r  tdbgr_reg[232]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.017     1.788    tdbgr_reg[232]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.306%)  route 0.185ns (56.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.557     1.501    mmc_tester_0/mmc_slave/fifo_to_mmc/clkin
    SLICE_X49Y29         FDCE                                         r  mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  mmc_tester_0/mmc_slave/fifo_to_mmc/wr_row_reg[5]/Q
                         net (fo=6, routed)           0.185     1.826    mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/wr_row_reg[5]
    RAMB36_X1Y5          RAMB36E1                                     r  mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.862     2.052    mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/clkin
    RAMB36_X1Y5          RAMB36E1                                     r  mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_0/CLKARDCLK
                         clock pessimism             -0.500     1.552    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.735    mmc_tester_0/mmc_slave/fifo_to_mmc/fifo_ram/ram1_reg_0_0
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.750%)  route 0.233ns (62.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.562     1.506    hwdbg_uart/clkin
    SLICE_X29Y9          FDRE                                         r  hwdbg_uart/txa_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  hwdbg_uart/txa_addr_reg[3]/Q
                         net (fo=19, routed)          0.233     1.879    hwdbg_uart/tx_fifo_reg_0_63_6_7/ADDRD3
    SLICE_X30Y9          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.831     2.021    hwdbg_uart/tx_fifo_reg_0_63_6_7/WCLK
    SLICE_X30Y9          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMA/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y9          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.781    hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.750%)  route 0.233ns (62.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.562     1.506    hwdbg_uart/clkin
    SLICE_X29Y9          FDRE                                         r  hwdbg_uart/txa_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  hwdbg_uart/txa_addr_reg[3]/Q
                         net (fo=19, routed)          0.233     1.879    hwdbg_uart/tx_fifo_reg_0_63_6_7/ADDRD3
    SLICE_X30Y9          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.831     2.021    hwdbg_uart/tx_fifo_reg_0_63_6_7/WCLK
    SLICE_X30Y9          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMB/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y9          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.781    hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.750%)  route 0.233ns (62.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.562     1.506    hwdbg_uart/clkin
    SLICE_X29Y9          FDRE                                         r  hwdbg_uart/txa_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  hwdbg_uart/txa_addr_reg[3]/Q
                         net (fo=19, routed)          0.233     1.879    hwdbg_uart/tx_fifo_reg_0_63_6_7/ADDRD3
    SLICE_X30Y9          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.831     2.021    hwdbg_uart/tx_fifo_reg_0_63_6_7/WCLK
    SLICE_X30Y9          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMC/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y9          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.781    hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hwdbg_uart/txa_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA_MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.750%)  route 0.233ns (62.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.562     1.506    hwdbg_uart/clkin
    SLICE_X29Y9          FDRE                                         r  hwdbg_uart/txa_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  hwdbg_uart/txa_addr_reg[3]/Q
                         net (fo=19, routed)          0.233     1.879    hwdbg_uart/tx_fifo_reg_0_63_6_7/ADDRD3
    SLICE_X30Y9          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.831     2.021    hwdbg_uart/tx_fifo_reg_0_63_6_7/WCLK
    SLICE_X30Y9          RAMD64E                                      r  hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMD/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y9          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.781    hwdbg_uart/tx_fifo_reg_0_63_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_MCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_MCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X0Y5   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y0   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X0Y6   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y1   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X0Y3   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X0Y1   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X0Y4   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X0Y2   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y2   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         10.000      7.239      RAMB36_X0Y8   mmc_tester_0/mmc_slave/fifo_from_mmc/fifo_ram/ram1_reg_1_0/CLKBWRCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y28  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_6_6/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y28  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_6_6/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y28  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_7_7/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y28  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_7_7/LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y7   hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y7   hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y7   hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y7   hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y7   hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y7   hwdbg_uart/tx_fifo_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y28  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_6_6/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y28  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_6_6/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y28  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_7_7/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y28  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_7_7/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y28  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y28  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y28  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y28  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_1_1/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y29  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_2_2/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X30Y29  mmc_tester_0/syscon1/syscon1/cmd_buffer_reg_0_127_2_2/LOW/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  FPGA_MCLK
  To Clock:  FPGA_MCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/mmc_1/csd_reg[119]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 0.484ns (7.224%)  route 6.216ns (92.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.439     4.660    clkin
    SLICE_X58Y2          FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.379     5.039 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          2.526     7.566    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y26         LUT2 (Prop_lut2_I1_O)        0.105     7.671 f  mmc_tester_0/syscon1/syscon1/tx_sr[38]_i_2/O
                         net (fo=113, routed)         3.690    11.360    mmc_tester_0/mmc_slave/mmc_1/rst_o_reg
    SLICE_X59Y33         FDCE                                         f  mmc_tester_0/mmc_slave/mmc_1/csd_reg[119]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.324    14.386    mmc_tester_0/mmc_slave/mmc_1/clkin
    SLICE_X59Y33         FDCE                                         r  mmc_tester_0/mmc_slave/mmc_1/csd_reg[119]/C
                         clock pessimism              0.225    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.331    14.245    mmc_tester_0/mmc_slave/mmc_1/csd_reg[119]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -11.360    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/mmc_1/csd_reg[123]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.484ns (7.266%)  route 6.177ns (92.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.439     4.660    clkin
    SLICE_X58Y2          FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.379     5.039 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          2.526     7.566    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y26         LUT2 (Prop_lut2_I1_O)        0.105     7.671 f  mmc_tester_0/syscon1/syscon1/tx_sr[38]_i_2/O
                         net (fo=113, routed)         3.651    11.321    mmc_tester_0/mmc_slave/mmc_1/rst_o_reg
    SLICE_X56Y32         FDCE                                         f  mmc_tester_0/mmc_slave/mmc_1/csd_reg[123]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.257    14.319    mmc_tester_0/mmc_slave/mmc_1/clkin
    SLICE_X56Y32         FDCE                                         r  mmc_tester_0/mmc_slave/mmc_1/csd_reg[123]/C
                         clock pessimism              0.225    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X56Y32         FDCE (Recov_fdce_C_CLR)     -0.258    14.251    mmc_tester_0/mmc_slave/mmc_1/csd_reg[123]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/mmc_1/csd_reg[31]/PRE
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.484ns (7.290%)  route 6.156ns (92.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 14.385 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.439     4.660    clkin
    SLICE_X58Y2          FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.379     5.039 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          2.526     7.566    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y26         LUT2 (Prop_lut2_I1_O)        0.105     7.671 f  mmc_tester_0/syscon1/syscon1/tx_sr[38]_i_2/O
                         net (fo=113, routed)         3.629    11.300    mmc_tester_0/mmc_slave/mmc_1/rst_o_reg
    SLICE_X63Y31         FDPE                                         f  mmc_tester_0/mmc_slave/mmc_1/csd_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.323    14.385    mmc_tester_0/mmc_slave/mmc_1/clkin
    SLICE_X63Y31         FDPE                                         r  mmc_tester_0/mmc_slave/mmc_1/csd_reg[31]/C
                         clock pessimism              0.225    14.610    
                         clock uncertainty           -0.035    14.575    
    SLICE_X63Y31         FDPE (Recov_fdpe_C_PRE)     -0.292    14.283    mmc_tester_0/mmc_slave/mmc_1/csd_reg[31]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/mmc_1/csd_reg[59]/PRE
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.484ns (7.367%)  route 6.086ns (92.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.439     4.660    clkin
    SLICE_X58Y2          FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.379     5.039 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          2.526     7.566    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y26         LUT2 (Prop_lut2_I1_O)        0.105     7.671 f  mmc_tester_0/syscon1/syscon1/tx_sr[38]_i_2/O
                         net (fo=113, routed)         3.559    11.230    mmc_tester_0/mmc_slave/mmc_1/rst_o_reg
    SLICE_X55Y32         FDPE                                         f  mmc_tester_0/mmc_slave/mmc_1/csd_reg[59]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.257    14.319    mmc_tester_0/mmc_slave/mmc_1/clkin
    SLICE_X55Y32         FDPE                                         r  mmc_tester_0/mmc_slave/mmc_1/csd_reg[59]/C
                         clock pessimism              0.225    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X55Y32         FDPE (Recov_fdpe_C_PRE)     -0.292    14.217    mmc_tester_0/mmc_slave/mmc_1/csd_reg[59]
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/mmc_1/csd_reg[87]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.484ns (7.371%)  route 6.082ns (92.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 14.384 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.439     4.660    clkin
    SLICE_X58Y2          FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.379     5.039 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          2.526     7.566    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y26         LUT2 (Prop_lut2_I1_O)        0.105     7.671 f  mmc_tester_0/syscon1/syscon1/tx_sr[38]_i_2/O
                         net (fo=113, routed)         3.555    11.226    mmc_tester_0/mmc_slave/mmc_1/rst_o_reg
    SLICE_X59Y31         FDCE                                         f  mmc_tester_0/mmc_slave/mmc_1/csd_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.322    14.384    mmc_tester_0/mmc_slave/mmc_1/clkin
    SLICE_X59Y31         FDCE                                         r  mmc_tester_0/mmc_slave/mmc_1/csd_reg[87]/C
                         clock pessimism              0.225    14.609    
                         clock uncertainty           -0.035    14.574    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.331    14.243    mmc_tester_0/mmc_slave/mmc_1/csd_reg[87]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/mmc_1/csd_reg[95]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.484ns (7.371%)  route 6.082ns (92.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 14.384 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.439     4.660    clkin
    SLICE_X58Y2          FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.379     5.039 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          2.526     7.566    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y26         LUT2 (Prop_lut2_I1_O)        0.105     7.671 f  mmc_tester_0/syscon1/syscon1/tx_sr[38]_i_2/O
                         net (fo=113, routed)         3.555    11.226    mmc_tester_0/mmc_slave/mmc_1/rst_o_reg
    SLICE_X59Y31         FDCE                                         f  mmc_tester_0/mmc_slave/mmc_1/csd_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.322    14.384    mmc_tester_0/mmc_slave/mmc_1/clkin
    SLICE_X59Y31         FDCE                                         r  mmc_tester_0/mmc_slave/mmc_1/csd_reg[95]/C
                         clock pessimism              0.225    14.609    
                         clock uncertainty           -0.035    14.574    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.331    14.243    mmc_tester_0/mmc_slave/mmc_1/csd_reg[95]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/mmc_1/csd_reg[83]/PRE
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.484ns (7.371%)  route 6.082ns (92.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 14.384 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.439     4.660    clkin
    SLICE_X58Y2          FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.379     5.039 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          2.526     7.566    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y26         LUT2 (Prop_lut2_I1_O)        0.105     7.671 f  mmc_tester_0/syscon1/syscon1/tx_sr[38]_i_2/O
                         net (fo=113, routed)         3.555    11.226    mmc_tester_0/mmc_slave/mmc_1/rst_o_reg
    SLICE_X59Y31         FDPE                                         f  mmc_tester_0/mmc_slave/mmc_1/csd_reg[83]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.322    14.384    mmc_tester_0/mmc_slave/mmc_1/clkin
    SLICE_X59Y31         FDPE                                         r  mmc_tester_0/mmc_slave/mmc_1/csd_reg[83]/C
                         clock pessimism              0.225    14.609    
                         clock uncertainty           -0.035    14.574    
    SLICE_X59Y31         FDPE (Recov_fdpe_C_PRE)     -0.292    14.282    mmc_tester_0/mmc_slave/mmc_1/csd_reg[83]
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/mmc_1/csd_reg[91]/PRE
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.484ns (7.371%)  route 6.082ns (92.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 14.384 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.439     4.660    clkin
    SLICE_X58Y2          FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.379     5.039 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          2.526     7.566    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y26         LUT2 (Prop_lut2_I1_O)        0.105     7.671 f  mmc_tester_0/syscon1/syscon1/tx_sr[38]_i_2/O
                         net (fo=113, routed)         3.555    11.226    mmc_tester_0/mmc_slave/mmc_1/rst_o_reg
    SLICE_X59Y31         FDPE                                         f  mmc_tester_0/mmc_slave/mmc_1/csd_reg[91]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.322    14.384    mmc_tester_0/mmc_slave/mmc_1/clkin
    SLICE_X59Y31         FDPE                                         r  mmc_tester_0/mmc_slave/mmc_1/csd_reg[91]/C
                         clock pessimism              0.225    14.609    
                         clock uncertainty           -0.035    14.574    
    SLICE_X59Y31         FDPE (Recov_fdpe_C_PRE)     -0.292    14.282    mmc_tester_0/mmc_slave/mmc_1/csd_reg[91]
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/mmc_1/csd_reg[27]/CLR
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 0.484ns (7.533%)  route 5.941ns (92.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.439     4.660    clkin
    SLICE_X58Y2          FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.379     5.039 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          2.526     7.566    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y26         LUT2 (Prop_lut2_I1_O)        0.105     7.671 f  mmc_tester_0/syscon1/syscon1/tx_sr[38]_i_2/O
                         net (fo=113, routed)         3.415    11.085    mmc_tester_0/mmc_slave/mmc_1/rst_o_reg
    SLICE_X55Y31         FDCE                                         f  mmc_tester_0/mmc_slave/mmc_1/csd_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.256    14.318    mmc_tester_0/mmc_slave/mmc_1/clkin
    SLICE_X55Y31         FDCE                                         r  mmc_tester_0/mmc_slave/mmc_1/csd_reg[27]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X55Y31         FDCE (Recov_fdce_C_CLR)     -0.331    14.177    mmc_tester_0/mmc_slave/mmc_1/csd_reg[27]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 dbg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/mmc_slave/mmc_1/csd_reg[115]/PRE
                            (recovery check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA_MCLK rise@10.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.484ns (7.658%)  route 5.836ns (92.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 14.384 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.221 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.439     4.660    clkin
    SLICE_X58Y2          FDRE                                         r  dbg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.379     5.039 r  dbg_sys_rst_n_reg/Q
                         net (fo=39, routed)          2.526     7.566    mmc_tester_0/syscon1/syscon1/sys_rst_n
    SLICE_X33Y26         LUT2 (Prop_lut2_I1_O)        0.105     7.671 f  mmc_tester_0/syscon1/syscon1/tx_sr[38]_i_2/O
                         net (fo=113, routed)         3.310    10.980    mmc_tester_0/mmc_slave/mmc_1/rst_o_reg
    SLICE_X61Y31         FDPE                                         f  mmc_tester_0/mmc_slave/mmc_1/csd_reg[115]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000    10.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.062 r  BUFG_clkin/O
                         net (fo=2295, routed)        1.322    14.384    mmc_tester_0/mmc_slave/mmc_1/clkin
    SLICE_X61Y31         FDPE                                         r  mmc_tester_0/mmc_slave/mmc_1/csd_reg[115]/C
                         clock pessimism              0.225    14.609    
                         clock uncertainty           -0.035    14.574    
    SLICE_X61Y31         FDPE (Recov_fdpe_C_PRE)     -0.292    14.282    mmc_tester_0/mmc_slave/mmc_1/csd_reg[115]
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  3.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/cmd_start_r1_reg/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.216%)  route 0.615ns (76.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.553     1.497    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X32Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141     1.638 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.499     2.137    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.182 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.116     2.298    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X41Y26         FDCE                                         f  mmc_tester_0/sd_host_0/cmd_start_r1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.818     2.008    mmc_tester_0/sd_host_0/clkin
    SLICE_X41Y26         FDCE                                         r  mmc_tester_0/sd_host_0/cmd_start_r1_reg/C
                         clock pessimism             -0.251     1.757    
    SLICE_X41Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.665    mmc_tester_0/sd_host_0/cmd_start_r1_reg
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/cmd_start_reg/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.216%)  route 0.615ns (76.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.553     1.497    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X32Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141     1.638 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.499     2.137    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.182 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.116     2.298    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X41Y26         FDCE                                         f  mmc_tester_0/sd_host_0/cmd_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.818     2.008    mmc_tester_0/sd_host_0/clkin
    SLICE_X41Y26         FDCE                                         r  mmc_tester_0/sd_host_0/cmd_start_reg/C
                         clock pessimism             -0.251     1.757    
    SLICE_X41Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.665    mmc_tester_0/sd_host_0/cmd_start_reg
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/argument_reg_reg[4]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.520%)  route 0.720ns (79.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.553     1.497    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X32Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141     1.638 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.499     2.137    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.182 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.221     2.403    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X42Y26         FDCE                                         f  mmc_tester_0/sd_host_0/argument_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.818     2.008    mmc_tester_0/sd_host_0/clkin
    SLICE_X42Y26         FDCE                                         r  mmc_tester_0/sd_host_0/argument_reg_reg[4]/C
                         clock pessimism             -0.251     1.757    
    SLICE_X42Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.690    mmc_tester_0/sd_host_0/argument_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/argument_reg_reg[5]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.520%)  route 0.720ns (79.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.553     1.497    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X32Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141     1.638 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.499     2.137    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.182 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.221     2.403    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X42Y26         FDCE                                         f  mmc_tester_0/sd_host_0/argument_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.818     2.008    mmc_tester_0/sd_host_0/clkin
    SLICE_X42Y26         FDCE                                         r  mmc_tester_0/sd_host_0/argument_reg_reg[5]/C
                         clock pessimism             -0.251     1.757    
    SLICE_X42Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.690    mmc_tester_0/sd_host_0/argument_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/argument_reg_reg[7]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.520%)  route 0.720ns (79.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.553     1.497    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X32Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141     1.638 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.499     2.137    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.182 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.221     2.403    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X42Y26         FDCE                                         f  mmc_tester_0/sd_host_0/argument_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.818     2.008    mmc_tester_0/sd_host_0/clkin
    SLICE_X42Y26         FDCE                                         r  mmc_tester_0/sd_host_0/argument_reg_reg[7]/C
                         clock pessimism             -0.251     1.757    
    SLICE_X42Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.690    mmc_tester_0/sd_host_0/argument_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/argument_reg_reg[9]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.520%)  route 0.720ns (79.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.553     1.497    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X32Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141     1.638 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.499     2.137    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.182 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.221     2.403    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X42Y26         FDCE                                         f  mmc_tester_0/sd_host_0/argument_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.818     2.008    mmc_tester_0/sd_host_0/clkin
    SLICE_X42Y26         FDCE                                         r  mmc_tester_0/sd_host_0/argument_reg_reg[9]/C
                         clock pessimism             -0.251     1.757    
    SLICE_X42Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.690    mmc_tester_0/sd_host_0/argument_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/blk_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.528%)  route 0.720ns (79.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.553     1.497    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X32Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141     1.638 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.499     2.137    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.182 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.221     2.403    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X41Y25         FDCE                                         f  mmc_tester_0/sd_host_0/blk_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.817     2.007    mmc_tester_0/sd_host_0/clkin
    SLICE_X41Y25         FDCE                                         r  mmc_tester_0/sd_host_0/blk_count_reg_reg[2]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X41Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.664    mmc_tester_0/sd_host_0/blk_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/blk_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.528%)  route 0.720ns (79.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.553     1.497    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X32Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141     1.638 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.499     2.137    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.182 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.221     2.403    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X41Y25         FDCE                                         f  mmc_tester_0/sd_host_0/blk_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.817     2.007    mmc_tester_0/sd_host_0/clkin
    SLICE_X41Y25         FDCE                                         r  mmc_tester_0/sd_host_0/blk_count_reg_reg[9]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X41Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.664    mmc_tester_0/sd_host_0/blk_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/blk_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.444%)  route 0.724ns (79.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.553     1.497    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X32Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141     1.638 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.499     2.137    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.182 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.225     2.407    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X40Y25         FDCE                                         f  mmc_tester_0/sd_host_0/blk_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.817     2.007    mmc_tester_0/sd_host_0/clkin
    SLICE_X40Y25         FDCE                                         r  mmc_tester_0/sd_host_0/blk_count_reg_reg[5]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X40Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.664    mmc_tester_0/sd_host_0/blk_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 mmc_tester_0/syscon1/syscon1/rst_o_reg/C
                            (rising edge-triggered cell FDCE clocked by FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc_tester_0/sd_host_0/blk_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock FPGA_MCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_MCLK rise@0.000ns - FPGA_MCLK rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.444%)  route 0.724ns (79.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.553     1.497    mmc_tester_0/syscon1/syscon1/clkin
    SLICE_X32Y28         FDCE                                         r  mmc_tester_0/syscon1/syscon1/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141     1.638 f  mmc_tester_0/syscon1/syscon1/rst_o_reg/Q
                         net (fo=16, routed)          0.499     2.137    mmc_tester_0/syscon1/syscon1/argument_reg_reg[18]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.182 f  mmc_tester_0/syscon1/syscon1/sd_freq_reg[31]_i_3/O
                         net (fo=143, routed)         0.225     2.407    mmc_tester_0/sd_host_0/AR[0]
    SLICE_X40Y25         FDCE                                         f  mmc_tester_0/sd_host_0/blk_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_MCLK rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  FPGA_MCLK (IN)
                         net (fo=0)                   0.000     0.000    FPGA_MCLK
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  FPGA_MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    FPGA_MCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  BUFG_clkin/O
                         net (fo=2295, routed)        0.817     2.007    mmc_tester_0/sd_host_0/clkin
    SLICE_X40Y25         FDCE                                         r  mmc_tester_0/sd_host_0/blk_count_reg_reg[6]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X40Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.664    mmc_tester_0/sd_host_0/blk_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.743    





