module mux41(input a,b,c,d,e,s1,s2, output y0);

wire w0,w1,w2,w3;

assign w0=a&~s1&~s2;
assign w1=b&~s1&s2;
assign w2=c&s1&~s2;
assign w3=d&s1&s2;
assign y0=w0|w1|w2|w3;

endmodule
