{"filename": "verilator-5.040-1-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.040-1", "desc": "The fastest free Verilog HDL simulator", "csize": "6197720", "isize": "37906234", "md5sum": "350e7e5128503b398b353706a7c25965", "sha256sum": "e2bf0978337f033758647e4f27bd4dbfedfa1aa8b0451355536dbf09314a25ca", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmj+F/MACgkQdxk/FSvb5qb/ng/8DFRGu/+QsJZj1+s0Vy6T1JvNQPRyQYq3XxcwiO34xUxO+qqJ/N9zQz/3DW4b4Wp9ZjV3ZJkEVk7YgO9l3/vUkMrS89sYEqdly8dVPE2bmVwymC7rMB148D86ulhilxC1xYkQcc1ZaQu6zXsfa3ijWIdhuRa0G5hu0Mlb7UBuyUzx3DIBA1DdDLse7QXdPLLuTGagyeTUQBPcqtv4cpvz6D06BxnbZfeLwUJ1oQysr9O1JQVDv1fPOT8tlOHxGQQyzYnPM4ZvHKXam94Fwq2GMGa4z+ApJGp4IQkWuITeC+uhlpIYFi1JTkP68VEBt1gF+4GF5oP+dFegBFAPPK90XdPykuoF3p9WAoJQin4znwcIPbjOrGZiY19myRjnJbyqpMvZtc06j+0Q3iqN/54L7QnKhOt/jSC0rNvJP6toH9uNjjaKsnDIvbr9dPmENnp4rL74FjRZwUxQHxcwPgX3aowkWm77joo8a2EjPg3ul045eRO7/mor6RAOy1FYHxvrNA0cQcmT/St/DULwVoH6C1zsSRP9IYSU7NG0D/amQ+r8MZ/++Z+8o/4puSa0wuDzqWa2aIt270Nh/VFk0fDN9FjTWy0mRfMspG078OheFQTosU4a5nHqCzCgsG5xxl5bx6bdKKKiXZLxvOAexIZsoE9urP5nNHAlrCME2JlDlNY=", "url": "https://www.veripool.org/verilator/", "license": "LGPL-3.0-or-later", "arch": "aarch64", "builddate": "1761482364", "packager": "Arch Linux ARM Build System <builder+seattle@archlinuxarm.org>"}