{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 12:11:19 2019 " "Info: Processing started: Thu Sep 19 12:11:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sig -c sig " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sig -c sig" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "sig EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design sig" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "Critical Warning: No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Info: Pin clk_in not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk_in } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 288 864 1040 304 "clk_in" "" } { 264 384 456 280 "clk_in" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_D " "Info: Pin clk_D not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk_D } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 304 864 1040 320 "clk_D" "" } { 264 568 632 280 "clk_D" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 199 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[15\] " "Info: Pin DCa\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[15] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[14\] " "Info: Pin DCa\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[14] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 182 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[13\] " "Info: Pin DCa\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[13] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 183 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[12\] " "Info: Pin DCa\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[12] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[11\] " "Info: Pin DCa\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[11] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[10\] " "Info: Pin DCa\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[10] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[9\] " "Info: Pin DCa\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[9] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[8\] " "Info: Pin DCa\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[8] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[7\] " "Info: Pin DCa\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[7] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[6\] " "Info: Pin DCa\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[6] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[5\] " "Info: Pin DCa\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[5] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[4\] " "Info: Pin DCa\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[4] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[3\] " "Info: Pin DCa\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[3] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[2\] " "Info: Pin DCa\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[2] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[1\] " "Info: Pin DCa\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[1] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[0\] " "Info: Pin DCa\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DCa[0] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 864 1040 288 "DCa\[15..0\]" "" } { 264 776 833 280 "DCa\[15..0\]" "" } { 264 848 912 280 "DCa\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[3\] " "Info: Pin m\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { m[3] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 288 24 192 304 "m\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[2\] " "Info: Pin m\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { m[2] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 288 24 192 304 "m\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[1\] " "Info: Pin m\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { m[1] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 288 24 192 304 "m\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[0\] " "Info: Pin m\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { m[0] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 288 24 192 304 "m\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 272 24 192 288 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[3\] " "Info: Pin n\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { n[3] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 304 24 192 320 "n\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[2\] " "Info: Pin n\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { n[2] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 304 24 192 320 "n\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[1\] " "Info: Pin n\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { n[1] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 304 24 192 320 "n\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[0\] " "Info: Pin n\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { n[0] } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 304 24 192 320 "n\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Block2:inst1\|inst5  " "Info: Automatically promoted node Block2:inst1\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_D " "Info: Destination node clk_D" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk_D } } } { "Block_result.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block_result.bdf" { { 304 864 1040 320 "clk_D" "" } { 264 568 632 280 "clk_D" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 199 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Block2.bdf" "" { Schematic "d:/altera/quartus/lab2_5/Block2.bdf" { { 304 824 888 352 "inst5" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block2:inst1|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab2_5/" 0 { } { { 0 { 0 ""} 0 137 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 3.3V 9 18 0 " "Info: Number of I/O pins in group: 27 (unused VREF, 3.3V VCCIO, 9 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.371 ns register register " "Info: Estimated most critical path is register to register delay of 3.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|safe_q\[0\] 1 REG LAB_X34_Y13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X34_Y13; Fanout = 4; REG Node = 'Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_10j.tdf" "" { Text "d:/altera/quartus/lab2_5/db/cntr_10j.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 0.583 ns Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X34_Y13 2 " "Info: 2: + IC(0.233 ns) + CELL(0.350 ns) = 0.583 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_10j.tdf" "" { Text "d:/altera/quartus/lab2_5/db/cntr_10j.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.618 ns Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X34_Y13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.618 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0~COUT Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_10j.tdf" "" { Text "d:/altera/quartus/lab2_5/db/cntr_10j.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.653 ns Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X34_Y13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.653 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1~COUT Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_10j.tdf" "" { Text "d:/altera/quartus/lab2_5/db/cntr_10j.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.688 ns Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|counter_comb_bita3~COUT 5 COMB LAB_X34_Y13 1 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.688 ns; Loc. = LAB_X34_Y13; Fanout = 1; COMB Node = 'Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2~COUT Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_10j.tdf" "" { Text "d:/altera/quartus/lab2_5/db/cntr_10j.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.813 ns Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|counter_comb_bita3~1 6 COMB LAB_X34_Y13 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.813 ns; Loc. = LAB_X34_Y13; Fanout = 1; COMB Node = 'Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|counter_comb_bita3~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~COUT Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } } { "db/cntr_10j.tdf" "" { Text "d:/altera/quartus/lab2_5/db/cntr_10j.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.154 ns) 1.940 ns Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|cout_actual 7 COMB LAB_X35_Y20 4 " "Info: 7: + IC(0.973 ns) + CELL(0.154 ns) = 1.940 ns; Loc. = LAB_X35_Y20; Fanout = 4; COMB Node = 'Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|cout_actual'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~1 Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_10j.tdf" "" { Text "d:/altera/quartus/lab2_5/db/cntr_10j.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.503 ns) 3.371 ns Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|safe_q\[1\] 8 REG LAB_X34_Y13 4 " "Info: 8: + IC(0.928 ns) + CELL(0.503 ns) = 3.371 ns; Loc. = LAB_X34_Y13; Fanout = 4; REG Node = 'Block2:inst1\|lpm_counter_to_9:inst10\|lpm_counter:lpm_counter_component\|cntr_10j:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cout_actual Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_10j.tdf" "" { Text "d:/altera/quartus/lab2_5/db/cntr_10j.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.237 ns ( 36.70 % ) " "Info: Total cell delay = 1.237 ns ( 36.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.134 ns ( 63.30 % ) " "Info: Total interconnect delay = 2.134 ns ( 63.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.371 ns" { Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0~COUT Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1~COUT Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2~COUT Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~COUT Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~1 Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cout_actual Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Warning: Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_in 0 " "Info: Pin \"clk_in\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_D 0 " "Info: Pin \"clk_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[15\] 0 " "Info: Pin \"DCa\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[14\] 0 " "Info: Pin \"DCa\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[13\] 0 " "Info: Pin \"DCa\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[12\] 0 " "Info: Pin \"DCa\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[11\] 0 " "Info: Pin \"DCa\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[10\] 0 " "Info: Pin \"DCa\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[9\] 0 " "Info: Pin \"DCa\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[8\] 0 " "Info: Pin \"DCa\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[7\] 0 " "Info: Pin \"DCa\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[6\] 0 " "Info: Pin \"DCa\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[5\] 0 " "Info: Pin \"DCa\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[4\] 0 " "Info: Pin \"DCa\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[3\] 0 " "Info: Pin \"DCa\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[2\] 0 " "Info: Pin \"DCa\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[1\] 0 " "Info: Pin \"DCa\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[0\] 0 " "Info: Pin \"DCa\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 12:11:22 2019 " "Info: Processing ended: Thu Sep 19 12:11:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
