--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Instruction_memory.twx Instruction_memory.ncd -o
Instruction_memory.twr Instruction_memory.pcf

Design file:              Instruction_memory.ncd
Physical constraint file: Instruction_memory.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pc_in<0>    |    0.376(R)|    1.200(R)|clk_BUFGP         |   0.000|
pc_in<1>    |    0.752(R)|    0.899(R)|clk_BUFGP         |   0.000|
pc_in<2>    |    0.539(R)|    1.069(R)|clk_BUFGP         |   0.000|
pc_in<3>    |    0.842(R)|    0.827(R)|clk_BUFGP         |   0.000|
pc_in<4>    |    0.877(R)|    0.798(R)|clk_BUFGP         |   0.000|
pc_in<5>    |    1.220(R)|    0.525(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data_out<0> |   10.520(R)|clk_BUFGP         |   0.000|
data_out<1> |    9.707(R)|clk_BUFGP         |   0.000|
data_out<2> |   10.115(R)|clk_BUFGP         |   0.000|
data_out<3> |    9.985(R)|clk_BUFGP         |   0.000|
data_out<4> |    9.884(R)|clk_BUFGP         |   0.000|
data_out<5> |    9.630(R)|clk_BUFGP         |   0.000|
data_out<6> |    9.608(R)|clk_BUFGP         |   0.000|
data_out<7> |   10.220(R)|clk_BUFGP         |   0.000|
data_out<8> |    9.899(R)|clk_BUFGP         |   0.000|
data_out<9> |   10.228(R)|clk_BUFGP         |   0.000|
data_out<10>|    9.891(R)|clk_BUFGP         |   0.000|
data_out<11>|    9.840(R)|clk_BUFGP         |   0.000|
data_out<12>|   10.268(R)|clk_BUFGP         |   0.000|
data_out<13>|   10.227(R)|clk_BUFGP         |   0.000|
data_out<14>|    9.999(R)|clk_BUFGP         |   0.000|
data_out<15>|    9.969(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sun Dec 25 18:55:16 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



