* ******************************************************************************

* iCEcube Placer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:12:22

* File Generated:     Mar 30 2021 03:01:29

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top --outdir D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/placer --device-file D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev --package TQ144 --lib-file D:/ProgramFiles/Lattice/sbt_backend/devices/ice40HX8K.lib --sdc-file D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/Temp/sbt_temp.sdc --out-sdc-file D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc --deviceMarketName iCE40HX4K
I2004: Option and Settings Summary
=============================================================
Device file          - D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top
SDC file             - D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/placer
Timing library       - D:/ProgramFiles/Lattice/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for FT_TXE, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_BE0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_BE1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_BE3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_BE2, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	3066
    Number of DFFs      	:	1853
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	146
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	98
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2732: The net connected to DEBUG_3_pad:DOUT0 is multi-fanout, set_io_ff is not supported incase of muti-fanout
W2729: set_io_ff -out constraint specified on 'DEBUG_3' pin is infeasible. Ignoring the constraint

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	71
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	33
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	106
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'clock_inst.pll_config'. So, no clocks will be inferred at output of this PLL
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 444, available in device = 440

Design Statistics after Packing
    Number of LUTs      	:	3173
    Number of DFFs      	:	1847
    Number of DFFs packed to IO	:	6
    Number of Carrys    	:	146

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1740
        LUT, DFF and CARRY	:	107
    Combinational LogicCells
        Only LUT         	:	1287
        CARRY Only       	:	0
        LUT with CARRY   	:	39
    LogicCells                  :	3173/3520
    PLBs                        :	407/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	99/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 9.6 (sec)

Phase 4
W2714: Invalid pin location 65 for IO ICE_CDONE. Assignment will be ignored
W2714: Invalid pin location 66 for IO ICE_CREST. Assignment will be ignored
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 8.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 47.3 (sec)

Final Design Statistics
    Number of LUTs      	:	3173
    Number of DFFs      	:	1847
    Number of DFFs packed to IO	:	6
    Number of Carrys    	:	146
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	98
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	3173/3520
    PLBs                        :	418/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	99/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|FIFO_CLK | Frequency: 51.78 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 67.0 sec.

