{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583119831265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583119831275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 01 19:30:31 2020 " "Processing started: Sun Mar 01 19:30:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583119831275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583119831275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shared_access_to_one_state_machine -c shared_access_to_one_state_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off shared_access_to_one_state_machine -c shared_access_to_one_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583119831276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1583119831721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shared_access_to_one_state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file shared_access_to_one_state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shared_access_to_one_state_machine " "Found entity 1: shared_access_to_one_state_machine" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583119843739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583119843739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trap_edge.sv 2 2 " "Found 2 design units, including 2 entities, in source file trap_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trap_edge " "Found entity 1: trap_edge" {  } { { "trap_edge.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/trap_edge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583119843743 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipflop " "Found entity 2: flipflop" {  } { { "trap_edge.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/trap_edge.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583119843743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583119843743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select_b_output_parameters shared_access_to_one_state_machine.sv(31) " "Verilog HDL Implicit Net warning at shared_access_to_one_state_machine.sv(31): created implicit net for \"select_b_output_parameters\"" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583119843744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "register_data_a_enable shared_access_to_one_state_machine.sv(37) " "Verilog HDL Implicit Net warning at shared_access_to_one_state_machine.sv(37): created implicit net for \"register_data_a_enable\"" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583119843744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "register_data_b_enable shared_access_to_one_state_machine.sv(38) " "Verilog HDL Implicit Net warning at shared_access_to_one_state_machine.sv(38): created implicit net for \"register_data_b_enable\"" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583119843744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state shared_access_to_one_state_machine.sv(40) " "Verilog HDL Implicit Net warning at shared_access_to_one_state_machine.sv(40): created implicit net for \"state\"" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583119843745 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(20) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(20): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119843745 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(21) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(21): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119843745 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(22) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(22): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119843745 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(23) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(23): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119843745 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(24) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(24): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119843746 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(25) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(25): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119843746 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(26) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(26): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119843746 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(27) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(27): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119843746 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(28) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(28): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119843746 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(29) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(29): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1583119843746 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "state shared_access_to_one_state_machine.sv(31) " "Verilog HDL error at shared_access_to_one_state_machine.sv(31): can't index object \"state\" with zero packed or unpacked array dimensions" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 31 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1583119843746 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "state shared_access_to_one_state_machine.sv(32) " "Verilog HDL error at shared_access_to_one_state_machine.sv(32): can't index object \"state\" with zero packed or unpacked array dimensions" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 32 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1583119843746 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "state shared_access_to_one_state_machine.sv(33) " "Verilog HDL error at shared_access_to_one_state_machine.sv(33): can't index object \"state\" with zero packed or unpacked array dimensions" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 33 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1583119843747 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "state shared_access_to_one_state_machine.sv(34) " "Verilog HDL error at shared_access_to_one_state_machine.sv(34): can't index object \"state\" with zero packed or unpacked array dimensions" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 34 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1583119843747 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "state shared_access_to_one_state_machine.sv(35) " "Verilog HDL error at shared_access_to_one_state_machine.sv(35): can't index object \"state\" with zero packed or unpacked array dimensions" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 35 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1583119843747 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "state shared_access_to_one_state_machine.sv(36) " "Verilog HDL error at shared_access_to_one_state_machine.sv(36): can't index object \"state\" with zero packed or unpacked array dimensions" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 36 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1583119843747 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "state shared_access_to_one_state_machine.sv(37) " "Verilog HDL error at shared_access_to_one_state_machine.sv(37): can't index object \"state\" with zero packed or unpacked array dimensions" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 37 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1583119843747 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "state shared_access_to_one_state_machine.sv(38) " "Verilog HDL error at shared_access_to_one_state_machine.sv(38): can't index object \"state\" with zero packed or unpacked array dimensions" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Assignments/3/shared_access_to_one_state_machine.sv" 38 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1583119843747 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583119843921 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 01 19:30:43 2020 " "Processing ended: Sun Mar 01 19:30:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583119843921 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583119843921 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583119843921 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583119843921 ""}
