* * * * * * * * * * * * * * * * * * * * 
RunDirectory : /home/yunus/efpga-project/openfpga_files/generic-fpga/run009
python3 /home/yunus/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py /home/yunus/efpga-project/openfpga_files/generic-fpga/arch/vpr_arch.xml /home/yunus/efpga-project/openfpga_files/generic-fpga/micro_benchmark/fir/fa.sv /home/yunus/efpga-project/openfpga_files/generic-fpga/micro_benchmark/fir/lpffir_core.sv /home/yunus/efpga-project/openfpga_files/generic-fpga/micro_benchmark/fir/rca.sv --top_module lpffir_core --run_dir /home/yunus/efpga-project/openfpga_files/generic-fpga/run009/vpr_arch/lpffir_core/MIN_ROUTE_CHAN_WIDTH --fpga_flow yosys_vpr --openfpga_shell_template /home/yunus/efpga-project/openfpga_files/generic-fpga/example_script.openfpga --openfpga_arch_file /home/yunus/efpga-project/openfpga_files/generic-fpga/arch/openfpga_arch.xml --openfpga_sim_setting_file /home/yunus/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml --power --power_tech /home/yunus/OpenFPGA/openfpga_flow/tech/PTM_45nm/45nm.xml --vpr_fpga_verilog --vpr_fpga_verilog_dir /home/yunus/efpga-project/openfpga_files/generic-fpga/run009/vpr_arch/lpffir_core/MIN_ROUTE_CHAN_WIDTH --vpr_fpga_x2p_rename_illegal_port --end_flow_with_test --flow_config /home/yunus/efpga-project/openfpga_files/generic-fpga/config/task.conf --TOP lpffir_core
* * * * * * * * * * * * * * * * * * * * 
INFO - Validating command line arguments
INFO - Run directory : /home/yunus/efpga-project/openfpga_files/generic-fpga/run009/vpr_arch/lpffir_core/MIN_ROUTE_CHAN_WIDTH
INFO - Running "yosys_vpr" Flow
INFO - Extracted lut_size size from arch XML = 6
INFO - Running Yosys with lut_size = 6
INFO - Launching Run yosys 
INFO - Run yosys is written in file yosys_output.log
INFO - ACE2 output is written in file lpffir_core_ace2_output.txt
INFO - blif_3args output is written in file lpffir_core_blif_3args_output.txt
INFO - Launching Yosys 
INFO - Yosys is written in file yosys_rewrite.log
INFO - Running OpenFPGA Shell Engine 
INFO - Launching OpenFPGA Shell Run 
INFO - OpenFPGAShell Revision: v8.0.0-8046-g0963c2047 Compiled: 2023-07-07T09:11:03
INFO - OpenFPGA Shell Run is written in file openfpgashell.log
INFO - vpr result extracted in file vpr_stat.result
INFO - Launching iverilog_verification 
ERROR - iverilog_verification run failed with returncode 1
ERROR - command iverilog -o compiled_lpffir_core ./SRC/lpffir_core_include_netlists.v -s lpffir_core_autocheck_top_tb -I ./SRC
ERROR - -->>error: Unable to find the root module "lpffir_core_autocheck_top_tb" in the Verilog source.
ERROR - -->>1 error(s) during elaboration.
ERROR - Current working directory : /home/yunus/efpga-project/openfpga_files/generic-fpga/run009/vpr_arch/lpffir_core/MIN_ROUTE_CHAN_WIDTH
ERROR - Failed to run iverilog_verification task
ERROR - Exiting . . . . . .
