challenge_id,user_id,team_id,id,ip,provided,type,date
1,8,4,1,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 16:53:32.746593
1,2,1,15,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 17:05:30.481010
1,21,9,16,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 17:06:28.393763
1,18,2,20,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 17:11:08.744295
1,3,6,26,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 17:18:36.851544
1,19,8,35,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 17:22:33.332792
1,23,5,44,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 17:55:20.755279
9,3,6,46,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-25 18:05:16.313263
1,9,3,51,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 18:17:03.158610
2,2,1,53,14.139.98.164,FPGAworks{36819172},correct,2022-03-25 18:19:50.888923
2,21,9,60,14.139.98.164,FPGAworks{36819172},correct,2022-03-25 18:24:53.822130
9,5,1,72,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-25 18:53:31.066124
9,18,2,80,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-25 19:12:11.020182
9,15,8,83,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-25 19:20:56.587975
4,21,9,88,14.139.98.164,FPGAworks{0000001101010010},correct,2022-03-25 20:03:19.589853
1,13,7,92,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 20:13:07.561932
9,21,9,93,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-25 20:13:44.180370
9,25,7,94,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-25 20:20:10.195804
3,25,7,106,14.139.98.164,FPGAworks{7he_us6_uart_f10g},correct,2022-03-25 21:16:50.350136
2,13,7,109,14.139.98.164,FPGAworks{36819172},correct,2022-03-25 21:24:55.670027
8,25,7,140,14.139.98.164,FPGAworks{Py5er1al_is_aw9s0Me},correct,2022-03-25 22:20:17.099628
1,27,11,148,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 22:48:01.237463
2,19,8,156,14.139.98.164,FPGAworks{36819172},correct,2022-03-25 22:50:10.424637
3,19,8,204,14.139.98.164,FPGAworks{7he_us6_uart_f10g},correct,2022-03-25 23:42:40.066428
3,5,1,215,14.139.98.164,FPGAworks{7he_us6_uart_f10g},correct,2022-03-26 00:02:13.468183
9,27,11,224,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-26 00:37:55.718651
8,2,1,229,14.139.98.164,FPGAworks{Py5er1al_is_aw9s0Me},correct,2022-03-26 03:28:50.335945
2,10,4,252,14.139.98.164,FPGAworks{36819172},correct,2022-03-26 07:18:25.807887
3,10,4,275,14.139.98.164,FPGAworks{7he_us6_uart_f10g},correct,2022-03-26 07:40:50.197018
2,4,2,286,14.139.98.164,FPGAworks{36819172},correct,2022-03-26 08:17:06.304252
8,10,4,301,14.139.98.164,FPGAworks{Py5er1al_is_aw9s0Me},correct,2022-03-26 10:49:12.419195
3,27,11,321,14.139.98.164,FPGAworks{7he_us6_uart_f10g},correct,2022-03-26 11:17:29.582623
9,24,4,344,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-26 11:56:56.078023
2,16,5,415,14.139.98.164,FPGAworks{36819172},correct,2022-03-26 13:05:39.479195
8,15,8,502,14.139.98.164,FPGAworks{Py5er1al_is_aw9s0Me},correct,2022-03-26 13:53:27.210551
3,16,5,510,14.139.98.164,FPGAworks{7he_us6_uart_f10g},correct,2022-03-26 14:47:17.662281
7,8,4,521,14.139.98.164,FPGAworks{S4t_s01veR_i5_Gr9a7},correct,2022-03-26 16:30:25.536503
4,18,2,523,14.139.98.164,FPGAworks{0000001101010010},correct,2022-03-26 16:43:28.861828
4,15,8,528,14.139.98.164,FPGAworks{0000001101010010},correct,2022-03-26 18:26:32.794140
2,7,3,543,14.139.98.164,FPGAworks{36819172},correct,2022-03-26 19:27:40.839440
9,23,5,569,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-26 20:36:28.213444
3,18,2,573,14.139.98.164,FPGAworks{7he_us6_uart_f10g},correct,2022-03-26 20:56:53.310990
4,6,1,587,14.139.98.164,FPGAworks{0000001101010010},correct,2022-03-26 22:00:21.813223
4,10,4,601,14.139.98.164,FPGAworks{0000001101010010},correct,2022-03-26 22:17:29.521808
4,23,5,610,14.139.98.164,FPGAworks{0000001101010010},correct,2022-03-26 22:38:36.261355
