
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2020.2
* DO NOT EDIT.
*
* Copyright (C) 2010-2023 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "chipdlin.h"

/*
* The configuration table for devices
*/

ChipDLIN_Config ChipDLIN_ConfigTable[XPAR_CHIPDLIN_NUM_INSTANCES] =
{
	{
		XPAR_CHIPDLIN_0_DEVICE_ID,
		XPAR_CHIPDLIN_0_S00_AXI_BASEADDR,
		XPAR_CHIPDLIN_0_CLOCK_FREQ_HZ
	},
	{
		XPAR_CHIPDLIN_1_DEVICE_ID,
		XPAR_CHIPDLIN_1_S00_AXI_BASEADDR,
		XPAR_CHIPDLIN_1_CLOCK_FREQ_HZ
	},
	{
		XPAR_CHIPDLIN_10_DEVICE_ID,
		XPAR_CHIPDLIN_10_S00_AXI_BASEADDR,
		XPAR_CHIPDLIN_10_CLOCK_FREQ_HZ
	},
	{
		XPAR_CHIPDLIN_11_DEVICE_ID,
		XPAR_CHIPDLIN_11_S00_AXI_BASEADDR,
		XPAR_CHIPDLIN_11_CLOCK_FREQ_HZ
	},
	{
		XPAR_CHIPDLIN_2_DEVICE_ID,
		XPAR_CHIPDLIN_2_S00_AXI_BASEADDR,
		XPAR_CHIPDLIN_2_CLOCK_FREQ_HZ
	},
	{
		XPAR_CHIPDLIN_3_DEVICE_ID,
		XPAR_CHIPDLIN_3_S00_AXI_BASEADDR,
		XPAR_CHIPDLIN_3_CLOCK_FREQ_HZ
	},
	{
		XPAR_CHIPDLIN_4_DEVICE_ID,
		XPAR_CHIPDLIN_4_S00_AXI_BASEADDR,
		XPAR_CHIPDLIN_4_CLOCK_FREQ_HZ
	},
	{
		XPAR_CHIPDLIN_5_DEVICE_ID,
		XPAR_CHIPDLIN_5_S00_AXI_BASEADDR,
		XPAR_CHIPDLIN_5_CLOCK_FREQ_HZ
	},
	{
		XPAR_CHIPDLIN_6_DEVICE_ID,
		XPAR_CHIPDLIN_6_S00_AXI_BASEADDR,
		XPAR_CHIPDLIN_6_CLOCK_FREQ_HZ
	},
	{
		XPAR_CHIPDLIN_7_DEVICE_ID,
		XPAR_CHIPDLIN_7_S00_AXI_BASEADDR,
		XPAR_CHIPDLIN_7_CLOCK_FREQ_HZ
	},
	{
		XPAR_CHIPDLIN_8_DEVICE_ID,
		XPAR_CHIPDLIN_8_S00_AXI_BASEADDR,
		XPAR_CHIPDLIN_8_CLOCK_FREQ_HZ
	},
	{
		XPAR_CHIPDLIN_9_DEVICE_ID,
		XPAR_CHIPDLIN_9_S00_AXI_BASEADDR,
		XPAR_CHIPDLIN_9_CLOCK_FREQ_HZ
	}
};


