
---------- Begin Simulation Statistics ----------
final_tick                               2489924076500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56884                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704316                       # Number of bytes of host memory used
host_op_rate                                    57050                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45694.58                       # Real time elapsed on the host
host_tick_rate                               54490581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599272426                       # Number of instructions simulated
sim_ops                                    2606881365                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.489924                       # Number of seconds simulated
sim_ticks                                2489924076500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.378115                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              323242540                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           378601168                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         25740678                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        501256899                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          52630654                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       53123327                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          492673                       # Number of indirect misses.
system.cpu0.branchPred.lookups              644512134                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4035303                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801869                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16497976                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581753355                       # Number of branches committed
system.cpu0.commit.bw_lim_events             87811979                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419550                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      284073426                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379326253                       # Number of instructions committed
system.cpu0.commit.committedOps            2383133431                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4308289133                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.553151                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.400664                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3243335171     75.28%     75.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    610072872     14.16%     89.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    157198287      3.65%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    129100015      3.00%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     52545144      1.22%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15788897      0.37%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7314329      0.17%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5122439      0.12%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     87811979      2.04%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4308289133                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48956231                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306264286                       # Number of committed integer instructions.
system.cpu0.commit.loads                    725971595                       # Number of loads committed
system.cpu0.commit.membars                    7608924                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608930      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1329965464     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729773456     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290517156     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383133431                       # Class of committed instruction
system.cpu0.commit.refs                    1020290640                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379326253                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383133431                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.089778                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.089778                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            949074244                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9252273                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           317203644                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2701560772                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1486907495                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1887348156                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16529474                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             28058604                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16114213                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  644512134                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                486020929                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2831665972                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10338833                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          115                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2760120011                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 715                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         4522                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               51545534                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.129621                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1498529491                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         375873194                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.555103                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4355973582                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634514                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.873474                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2359053527     54.16%     54.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1495725883     34.34%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               312969537      7.18%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               143547859      3.30%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21239368      0.49%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17782923      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1839657      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809322      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5506      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4355973582                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       71                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      616289869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16717341                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               614694353                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.529691                       # Inst execution rate
system.cpu0.iew.exec_refs                  1175914913                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 353588460                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              702600715                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            819944255                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811039                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7674334                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           363800223                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2667162619                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            822326453                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12683310                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2633764087                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2635692                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             44563771                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16529474                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             52337156                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1895333                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        61277466                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        27713                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        34580                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15353324                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     93972660                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     69481167                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         34580                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1565978                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15151363                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1135561613                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2607880404                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.846039                       # average fanout of values written-back
system.cpu0.iew.wb_producers                960729402                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.524486                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2608074407                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3251149340                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1663436214                       # number of integer regfile writes
system.cpu0.ipc                              0.478520                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.478520                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7612479      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1434729399     54.21%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19387618      0.73%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900661      0.22%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             10      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           828325294     31.30%     86.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          350491886     13.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2646447398                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     65                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                126                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           60                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                72                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    8925025                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003372                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1529993     17.14%     17.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  8405      0.09%     17.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1573287     17.63%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4935255     55.30%     90.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               878081      9.84%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2647759879                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9658393818                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2607880344                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2951225086                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2655742080                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2646447398                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420539                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      284029103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           600542                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           989                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     66033597                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4355973582                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607544                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.841602                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2464122891     56.57%     56.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1312305793     30.13%     86.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          464337481     10.66%     97.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           77045056      1.77%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           26173998      0.60%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4314813      0.10%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            6113817      0.14%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1099348      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             460385      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4355973582                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.532242                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         44437364                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        24613688                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           819944255                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          363800223                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2907                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4972263451                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9852550                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              789175953                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525728195                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28534831                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1505878364                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              69302883                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               153945                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3331151571                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2692086662                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1723694825                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1882248532                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              62998896                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16529474                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            161910830                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               197966563                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               74                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3331151497                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        230429                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8934                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 63309806                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8924                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6887646831                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5382163825                       # The number of ROB writes
system.cpu0.timesIdled                       46504610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2865                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.252220                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27136292                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            32208400                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2566997                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         41072580                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3040806                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3058201                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17395                       # Number of indirect misses.
system.cpu1.branchPred.lookups               49911625                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112274                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801579                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1731247                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41142964                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9897300                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405429                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23593686                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219946173                       # Number of instructions committed
system.cpu1.commit.committedOps             223747934                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    920517055                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.243068                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.045964                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    838202943     91.06%     91.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     38696305      4.20%     95.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14590988      1.59%     96.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8244379      0.90%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5282689      0.57%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3403136      0.37%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1583525      0.17%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       615790      0.07%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9897300      1.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    920517055                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5481703                       # Number of function calls committed.
system.cpu1.commit.int_insts                213856306                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55662484                       # Number of loads committed
system.cpu1.commit.membars                    7603283                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603283      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132567110     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59464063     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21553954      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223747934                       # Class of committed instruction
system.cpu1.commit.refs                      81018029                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219946173                       # Number of Instructions Simulated
system.cpu1.committedOps                    223747934                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.227110                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.227110                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            762130155                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               848166                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25518895                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             255871507                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39634567                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                111505089                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1732715                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2152257                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9743293                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   49911625                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 36838223                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    876776573                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               608806                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     262491745                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5136930                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053684                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45400780                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30177098                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.282329                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         924745819                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.287964                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.741545                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               755198280     81.67%     81.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               110462664     11.95%     93.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37651022      4.07%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12385102      1.34%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3503463      0.38%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3912278      0.42%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1632748      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      21      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     241      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           924745819                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        4990777                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1862655                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44422343                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.258463                       # Inst execution rate
system.cpu1.iew.exec_refs                    85918640                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26138909                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              628867031                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60356782                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802267                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1361191                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27030400                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          247327704                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59779731                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1619080                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            240302693                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2390294                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             15679552                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1732715                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             22720214                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        87370                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2879591                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26470                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1862                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2199                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4694298                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1674855                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1862                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       403773                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1458882                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                138625854                       # num instructions consuming a value
system.cpu1.iew.wb_count                    238873719                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.816297                       # average fanout of values written-back
system.cpu1.iew.wb_producers                113159883                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.256926                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     238961508                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               305541428                       # number of integer regfile reads
system.cpu1.int_regfile_writes              167338442                       # number of integer regfile writes
system.cpu1.ipc                              0.236568                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.236568                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603388      3.14%      3.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            145232633     60.03%     63.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855341      0.35%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704463      0.70%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            64095031     26.49%     90.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22430905      9.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             241921773                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7042985                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029113                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 950968     13.50%     13.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 20088      0.29%     13.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1420111     20.16%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4155736     59.01%     92.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               496078      7.04%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             241361354                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1416021317                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    238873707                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        270909149                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 235921965                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                241921773                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405739                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23579769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           388995                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           310                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10626876                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    924745819                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.261609                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.741029                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          774998883     83.81%     83.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           97904957     10.59%     94.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31410105      3.40%     97.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7885345      0.85%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8601245      0.93%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1710606      0.18%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1297054      0.14%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             700755      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             236869      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      924745819                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.260205                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         25976892                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4657876                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60356782                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27030400                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       929736596                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4050094234                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              684176464                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156118736                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27286467                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                44208142                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10387554                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               162445                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            323593916                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             252840603                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          177182088                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                114812149                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              41264958                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1732715                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             79784486                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21063352                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       323593904                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31863                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               633                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 53056065                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           633                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1157961102                       # The number of ROB reads
system.cpu1.rob.rob_writes                  498934024                       # The number of ROB writes
system.cpu1.timesIdled                         390186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         41793367                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             36652344                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            84946514                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             867587                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6922663                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     47746126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      95323947                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4065851                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       975270                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    138645064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     20810731                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    277278077                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       21786001                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           40668346                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8714998                       # Transaction distribution
system.membus.trans_dist::CleanEvict         38862729                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              374                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            285                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7074775                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7074773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      40668346                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2436                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    143067062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              143067062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3613319488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3613319488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              553                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          47746216                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                47746216    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            47746216                       # Request fanout histogram
system.membus.respLayer1.occupancy       245476728032                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        139642771398                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       615784875                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   913986249.344859                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        28000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2176026000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2484997797500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4926279000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    427423580                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       427423580                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    427423580                       # number of overall hits
system.cpu0.icache.overall_hits::total      427423580                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     58597349                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      58597349                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     58597349                       # number of overall misses
system.cpu0.icache.overall_misses::total     58597349                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 960379920495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 960379920495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 960379920495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 960379920495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    486020929                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    486020929                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    486020929                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    486020929                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120565                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120565                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120565                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120565                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16389.477287                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16389.477287                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16389.477287                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16389.477287                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3583                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.185714                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52936243                       # number of writebacks
system.cpu0.icache.writebacks::total         52936243                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5661073                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5661073                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5661073                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5661073                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52936276                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52936276                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52936276                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52936276                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 845747631496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 845747631496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 845747631496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 845747631496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.108918                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.108918                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.108918                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.108918                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 15976.711915                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15976.711915                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 15976.711915                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15976.711915                       # average overall mshr miss latency
system.cpu0.icache.replacements              52936243                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    427423580                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      427423580                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     58597349                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     58597349                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 960379920495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 960379920495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    486020929                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    486020929                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120565                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120565                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16389.477287                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16389.477287                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5661073                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5661073                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52936276                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52936276                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 845747631496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 845747631496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.108918                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.108918                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 15976.711915                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15976.711915                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999980                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          480359719                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52936243                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.074307                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999980                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1024978133                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1024978133                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    893848026                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       893848026                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    893848026                       # number of overall hits
system.cpu0.dcache.overall_hits::total      893848026                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    138998193                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     138998193                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    138998193                       # number of overall misses
system.cpu0.dcache.overall_misses::total    138998193                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 4335283442134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4335283442134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 4335283442134                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4335283442134                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1032846219                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1032846219                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1032846219                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1032846219                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.134578                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.134578                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.134578                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.134578                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31189.494975                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31189.494975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31189.494975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31189.494975                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     59608115                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       239985                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          4457049                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2398                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    13.373897                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.077148                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     80227825                       # number of writebacks
system.cpu0.dcache.writebacks::total         80227825                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     60235339                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     60235339                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     60235339                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     60235339                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     78762854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     78762854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     78762854                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     78762854                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1815056540748                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1815056540748                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1815056540748                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1815056540748                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076258                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076258                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076258                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076258                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23044.575565                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23044.575565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23044.575565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23044.575565                       # average overall mshr miss latency
system.cpu0.dcache.replacements              80227825                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    655420827                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      655420827                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     86914102                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     86914102                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2633707719500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2633707719500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    742334929                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    742334929                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117082                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117082                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30302.421113                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30302.421113                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     26976318                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     26976318                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     59937784                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     59937784                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1311261916000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1311261916000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.080742                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.080742                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 21877.050309                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21877.050309                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    238427199                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     238427199                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     52084091                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     52084091                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1701575722634                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1701575722634                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290511290                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290511290                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.179284                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.179284                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32669.778621                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32669.778621                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     33259021                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     33259021                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     18825070                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     18825070                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 503794624748                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 503794624748                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.064800                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.064800                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26761.899146                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26761.899146                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4268                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4268                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1673                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1673                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12195000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12195000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.281602                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.281602                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7289.300658                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7289.300658                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1664                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1664                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       515000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       515000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001515                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001515                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 57222.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57222.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       746000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       746000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.028712                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028712                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4414.201183                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4414.201183                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       577000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       577000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.028712                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028712                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3414.201183                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3414.201183                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330133                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330133                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471736                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471736                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129275011999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129275011999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387109                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387109                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87838.452004                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87838.452004                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471736                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471736                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 127803275999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 127803275999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387109                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387109                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86838.452004                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86838.452004                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996470                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          976423029                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         80234301                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.169646                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996470                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999890                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999890                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2153554163                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2153554163                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            50129674                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            68554925                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              437292                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1198801                       # number of demand (read+write) hits
system.l2.demand_hits::total                120320692                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           50129674                       # number of overall hits
system.l2.overall_hits::.cpu0.data           68554925                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             437292                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1198801                       # number of overall hits
system.l2.overall_hits::total               120320692                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2806602                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          11670559                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16779                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3790142                       # number of demand (read+write) misses
system.l2.demand_misses::total               18284082                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2806602                       # number of overall misses
system.l2.overall_misses::.cpu0.data         11670559                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16779                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3790142                       # number of overall misses
system.l2.overall_misses::total              18284082                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 227548033492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1036904873216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1514941989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 438848180030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1704816028727                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 227548033492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1036904873216                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1514941989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 438848180030                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1704816028727                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52936276                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        80225484                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          454071                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4988943                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            138604774                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52936276                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       80225484                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         454071                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4988943                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           138604774                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.053019                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.145472                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.036952                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.759708                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.131915                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.053019                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.145472                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.036952                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.759708                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.131915                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81075.989218                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88847.918357                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90287.978366                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115786.738341                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93240.449738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81075.989218                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88847.918357                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90287.978366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115786.738341                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93240.449738                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3930892                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    126129                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.165648                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  28506832                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             8714998                       # number of writebacks
system.l2.writebacks::total                   8714998                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         637899                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         247277                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              885402                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        637899                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        247277                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             885402                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2806426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     11032660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3542865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17398680                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2806426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     11032660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3542865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     30995112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         48393792                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 199475754492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 880467302190                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1344938989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 382380316060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1463668311731                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 199475754492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 880467302190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1344938989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 382380316060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2948816874144                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4412485185875                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.053015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.137521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.036842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.710143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.125527                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.053015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.137521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.036842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.710143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.349150                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71078.216383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79805.532137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80395.659573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107929.688560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84125.250406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71078.216383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79805.532137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80395.659573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107929.688560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95138.126107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91178.744288                       # average overall mshr miss latency
system.l2.replacements                       67721640                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     24245441                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24245441                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     24245441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24245441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    113768767                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        113768767                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    113768767                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    113768767                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     30995112                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       30995112                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2948816874144                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2948816874144                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95138.126107                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95138.126107                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            80                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 95                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       696000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       696000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.930233                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.882353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.922330                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         8700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7326.315789                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1613000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       303000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1916000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.930233                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.882353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.922330                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20162.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20168.421053                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        60000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       101000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20200                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         15370706                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           471728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              15842434                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        4922502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2470173                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7392675                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 429879596215                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 273899764126                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  703779360341                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     20293208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2941901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23235109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.242569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.839652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.318168                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87329.491428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110882.826477                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95199.553658                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       232908                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        93264                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           326172                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      4689594                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2376909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        7066503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 363418133484                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 240812559619                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 604230693103                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.231092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.807950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77494.583430                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101313.327359                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85506.323722                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      50129674                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        437292                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           50566966                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2806602                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2823381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 227548033492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1514941989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 229062975481                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52936276                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       454071                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53390347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.053019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.036952                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.052882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81075.989218                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90287.978366                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81130.734917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          176                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           226                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2806426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16729                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2823155                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 199475754492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1344938989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 200820693481                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.053015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.036842                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.052878                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71078.216383                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80395.659573                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71133.428197                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     53184219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       727073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          53911292                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6748057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1319969                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8068026                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 607025277001                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 164948415904                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 771973692905                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     59932276                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2047042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      61979318                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.112595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.644818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130173                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89955.564543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124963.855897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95683.094341                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       404991                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       154013                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       559004                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6343066                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1165956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7509022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 517049168706                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 141567756441                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 658616925147                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.105837                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.569581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.121154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81514.076742                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121417.751991                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87710.080640                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          315                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          167                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               482                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1982                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          968                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2950                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     26625852                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     11272877                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     37898729                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2297                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1135                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3432                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.862865                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.852863                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.859557                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13433.830474                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11645.534091                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12847.026780                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          355                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          163                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          518                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1627                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          805                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2432                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     33224322                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     16560411                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     49784733                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.708315                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.709251                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.708625                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20420.603565                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20571.939130                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20470.696135                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999963                       # Cycle average of tags in use
system.l2.tags.total_refs                   306078418                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  67722636                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.519588                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.470700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.725613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.900855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.045362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.965631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.891803                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.382355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.170326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.388934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2280703500                       # Number of tag accesses
system.l2.tags.data_accesses               2280703500                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     179611328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     706866048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1070656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     226951424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1941060160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3055559616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    179611328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1070656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     180681984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    557759872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       557759872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2806427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       11044782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3546116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     30329065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            47743119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8714998                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8714998                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         72135263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        283890603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           429995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         91147929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    779566003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1227169794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     72135263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       429995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         72565258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      224006779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            224006779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      224006779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        72135263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       283890603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          429995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        91147929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    779566003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1451176573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7064948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2806427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9337566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3443084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  30128648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019005376500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       430600                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       430600                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            76118849                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6662674                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    47743119                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8714998                       # Number of write requests accepted
system.mem_ctrls.readBursts                  47743119                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8714998                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2010665                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1650050                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2024769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1999906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2059216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2303727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5908458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5337577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2257053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2162767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2152356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2088332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2105723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3031832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3702660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3920748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2059716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2617614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            402519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            398435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            422917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            414745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            407812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            441546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            464008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            459170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            455511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            431218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           420891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           528174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           555742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           422526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           430227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           409478                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1890406409711                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               228662270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2747889922211                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41336.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60086.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 38395258                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4297041                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              47743119                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8714998                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                11096488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5042919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3684278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2919409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2439504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2320898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2219752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2083035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1868880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1631122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1923975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3788872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1622425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 888016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 754405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 634900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 496869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 277465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  28783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  10459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  52613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  59829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 180480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 292571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 353194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 383578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 399113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 407803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 413329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 420098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 428302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 446582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 432685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 430608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 420784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 410272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 407106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 407070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  36495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  22813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  15105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  18219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  26058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  33299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  38306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  40599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  41337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  40928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  40336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  39832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  39171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  38567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  37654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  36994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  36118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  35723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  38234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10105064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    334.389737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.586442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.356404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3486229     34.50%     34.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2328908     23.05%     57.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       761302      7.53%     65.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       599304      5.93%     71.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       860084      8.51%     79.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       437096      4.33%     83.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       235810      2.33%     86.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       157690      1.56%     87.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1238641     12.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10105064                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       430600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     106.206310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1258.217245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       430599    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-819199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        430600                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       430600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.407150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.378419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           358503     83.26%     83.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10597      2.46%     85.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            37078      8.61%     94.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14284      3.32%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5935      1.38%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2399      0.56%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1085      0.25%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              435      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              183      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               73      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        430600                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2926877056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               128682560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               452154816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3055559616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            557759872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1175.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1227.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    224.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2489923912500                       # Total gap between requests
system.mem_ctrls.avgGap                      44102.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    179611328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    597604224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1070656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    220357376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1928233472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    452154816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 72135262.956480756402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 240009014.588120132685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 429995.440465391264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88499636.627374097705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 774414565.567979454994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181593816.561498671770                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2806427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     11044782                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16729                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3546116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     30329065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8714998                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  84198837002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 440978909857                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    641010401                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 235380884901                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1986690280050                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 61059546042317                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30002.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39926.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38317.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66377.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65504.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7006260.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          34186755540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          18170668725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        154787924340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19072663740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     196552037760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1078507606560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47913913920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1549191570585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        622.184261                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 114148344718                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  83143840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2292631891782                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          37963472820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          20178049155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        171741797220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17806213440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     196552037760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1088146500930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      39796950240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1572185021565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.418860                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  92227656107                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  83143840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2314552580393                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    24103850101.190475                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   111781489573.646683                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     92.86%     92.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.38%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8.5e+11-9e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 854207376500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   465200668000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2024723408500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     36376670                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36376670                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     36376670                       # number of overall hits
system.cpu1.icache.overall_hits::total       36376670                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       461553                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        461553                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       461553                       # number of overall misses
system.cpu1.icache.overall_misses::total       461553                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   7633085000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   7633085000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   7633085000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   7633085000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     36838223                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36838223                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     36838223                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36838223                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012529                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012529                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012529                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012529                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16537.829892                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16537.829892                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16537.829892                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16537.829892                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          332                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           83                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       454039                       # number of writebacks
system.cpu1.icache.writebacks::total           454039                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7482                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7482                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7482                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7482                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       454071                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       454071                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       454071                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       454071                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   7082004000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7082004000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   7082004000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   7082004000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012326                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012326                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012326                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012326                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15596.688624                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15596.688624                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15596.688624                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15596.688624                       # average overall mshr miss latency
system.cpu1.icache.replacements                454039                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     36376670                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36376670                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       461553                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       461553                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   7633085000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   7633085000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     36838223                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36838223                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012529                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012529                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16537.829892                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16537.829892                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7482                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7482                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       454071                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       454071                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   7082004000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7082004000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012326                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012326                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15596.688624                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15596.688624                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995711                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36829546                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           454039                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            81.115380                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        332426000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995711                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999866                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999866                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         74130517                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        74130517                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     63376232                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        63376232                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     63376232                       # number of overall hits
system.cpu1.dcache.overall_hits::total       63376232                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     14746663                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      14746663                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     14746663                       # number of overall misses
system.cpu1.dcache.overall_misses::total     14746663                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1476435389823                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1476435389823                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1476435389823                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1476435389823                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     78122895                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     78122895                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     78122895                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     78122895                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.188762                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.188762                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.188762                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.188762                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100119.965434                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100119.965434                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100119.965434                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100119.965434                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6651414                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       563708                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            96448                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3907                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.963732                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   144.281546                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4990001                       # number of writebacks
system.cpu1.dcache.writebacks::total          4990001                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11113168                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11113168                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11113168                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11113168                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3633495                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3633495                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3633495                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3633495                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 342080841481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 342080841481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 342080841481                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 342080841481                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046510                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046510                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046510                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046510                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94146.501228                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94146.501228                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94146.501228                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94146.501228                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4990001                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     48311943                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       48311943                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8257448                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8257448                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 759261018000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 759261018000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56569391                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56569391                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.145970                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.145970                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 91948.628438                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91948.628438                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6210081                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6210081                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2047367                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2047367                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 177482674000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 177482674000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036192                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036192                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86688.255696                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86688.255696                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     15064289                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15064289                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6489215                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6489215                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 717174371823                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 717174371823                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21553504                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21553504                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.301075                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.301075                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110517.893431                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110517.893431                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4903087                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4903087                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1586128                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1586128                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 164598167481                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 164598167481                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073590                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073590                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103773.571541                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103773.571541                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6494000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6494000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.320911                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.320911                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41896.774194                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41896.774194                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004141                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004141                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          343                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          343                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       570500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       570500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          461                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          461                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.255965                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.255965                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4834.745763                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4834.745763                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       452500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       452500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.255965                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.255965                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3834.745763                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3834.745763                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438312                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438312                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363267                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363267                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 122120540500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 122120540500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801579                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801579                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358605                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358605                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89579.327087                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89579.327087                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363267                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363267                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 120757273500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 120757273500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358605                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358605                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88579.327087                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88579.327087                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.518916                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           70809283                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4996626                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.171419                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        332437500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.518916                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.953716                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.953716                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168847491                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168847491                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2489924076500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         115370428                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     32960439                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    114362661                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        59006642                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         53980450                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              50                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             374                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           287                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            661                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23247475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23247474                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53390347                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     61980082                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3432                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3432                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    158808794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    240690504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1362181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     14976984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             415838463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6775841152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  10269014400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     58119040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    638652544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17741627136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       121715821                       # Total snoops (count)
system.tol2bus.snoopTraffic                 558603392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        260348892                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.103096                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.316163                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              234483343     90.07%     90.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1               24890279      9.56%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 975270      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          260348892                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       277270089895                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      120358638503                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80638803269                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7498439021                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         681306100                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            75048                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4401680524000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107544                       # Simulator instruction rate (inst/s)
host_mem_usage                                 762016                       # Number of bytes of host memory used
host_op_rate                                   108143                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31954.60                       # Real time elapsed on the host
host_tick_rate                               59827269                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3436519554                       # Number of instructions simulated
sim_ops                                    3455672822                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.911756                       # Number of seconds simulated
sim_ticks                                1911756447500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.114586                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               54181695                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            58188193                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8921475                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119599751                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1510558                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1894177                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          383619                       # Number of indirect misses.
system.cpu0.branchPred.lookups              129708664                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       210639                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        287937                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7894827                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  68774895                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25997437                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11904505                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      203174513                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           405289376                       # Number of instructions committed
system.cpu0.commit.committedOps             410986796                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2764768873                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.148651                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.901891                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2641991771     95.56%     95.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     51995056      1.88%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     11905199      0.43%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     19964481      0.72%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4938999      0.18%     98.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2313713      0.08%     98.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3651677      0.13%     98.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2010540      0.07%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25997437      0.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2764768873                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     35225                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2674201                       # Number of function calls committed.
system.cpu0.commit.int_insts                398202766                       # Number of committed integer instructions.
system.cpu0.commit.loads                    141016097                       # Number of loads committed
system.cpu0.commit.membars                    8649218                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8657315      2.11%      2.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       231543638     56.34%     58.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5615572      1.37%     59.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2729678      0.66%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          5398      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         16195      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2699      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2733      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      141298582     34.38%     94.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      21106786      5.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         5452      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2732      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        410986796                       # Class of committed instruction
system.cpu0.commit.refs                     162413552                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  405289376                       # Number of Instructions Simulated
system.cpu0.committedOps                    410986796                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.018396                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.018396                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2421985485                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1042563                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            42962469                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             662935341                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               152571964                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                191335883                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7947723                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2495776                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             23017092                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  129708664                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 36064654                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2621576113                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1387076                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         6350                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     807312355                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                9141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        47024                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17963920                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039913                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         166237559                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          55692253                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.248421                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2796858147                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.292035                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.847095                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2354117394     84.17%     84.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               270340286      9.67%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                58345231      2.09%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                50746236      1.81%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                52722093      1.89%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5684356      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  448849      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  121709      0.00%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4331993      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2796858147                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    30405                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   21909                       # number of floating regfile writes
system.cpu0.idleCycles                      452912565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8341655                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                81873688                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.176800                       # Inst execution rate
system.cpu0.iew.exec_refs                   264892643                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  22443971                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               59208226                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            223371572                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4557075                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1553258                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            24311928                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          608605926                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            242448672                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5172547                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            574560801                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                622291                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            770540518                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7947723                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            770083578                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     10782475                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          587719                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         6347                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5673                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          737                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82355475                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2914484                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5673                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3843253                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4498402                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                455632893                       # num instructions consuming a value
system.cpu0.iew.wb_count                    516509427                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.765354                       # average fanout of values written-back
system.cpu0.iew.wb_producers                348720413                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.158937                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     518347918                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               749152649                       # number of integer regfile reads
system.cpu0.int_regfile_writes              410398076                       # number of integer regfile writes
system.cpu0.ipc                              0.124713                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.124713                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8715313      1.50%      1.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            291884422     50.35%     51.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8033501      1.39%     53.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2730337      0.47%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 47      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               5398      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              16195      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            124      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2699      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2733      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           246056768     42.44%     96.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           22277137      3.84%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           5752      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2921      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             579733347                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  35874                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              71753                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        35583                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             36619                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7709068                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013298                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2129888     27.63%     27.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  9487      0.12%     27.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    677      0.01%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5255549     68.17%     95.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               313462      4.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             578691228                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3965792502                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    516473844                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        806193350                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 592941199                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                579733347                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           15664727                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      197619214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1830345                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3760222                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    118349944                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2796858147                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.207280                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.721567                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2491470423     89.08%     89.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          161074673      5.76%     94.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           74282633      2.66%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32543030      1.16%     98.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23464551      0.84%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7776299      0.28%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4689955      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             867775      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             688808      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2796858147                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.178392                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14209182                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1879456                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           223371572                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           24311928                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  89673                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 27041                       # number of misc regfile writes
system.cpu0.numCycles                      3249770712                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   573742930                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              851442421                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            316825094                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12797016                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               168088105                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             620267022                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1008585                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            835599458                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             625287929                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          496590882                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                196552842                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14992900                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7947723                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            643318246                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               179765855                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            30514                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       835568944                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     929508810                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4292383                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                124097072                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4380579                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3352498597                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1260425088                       # The number of ROB writes
system.cpu0.timesIdled                        5277013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                48985                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.796398                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55938434                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            60937504                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9355806                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        123017626                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2127163                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2611014                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          483851                       # Number of indirect misses.
system.cpu1.branchPred.lookups              134430582                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       348519                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        266841                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8227408                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  74032180                       # Number of branches committed
system.cpu1.commit.bw_lim_events             26864066                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       12216624                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      202996657                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           431957752                       # Number of instructions committed
system.cpu1.commit.committedOps             437804661                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2819399974                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.155283                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.913029                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2684806328     95.23%     95.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     58258894      2.07%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14422567      0.51%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     20899772      0.74%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5649952      0.20%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2562106      0.09%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3875572      0.14%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2060717      0.07%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     26864066      0.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2819399974                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    129099                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3755085                       # Number of function calls committed.
system.cpu1.commit.int_insts                424601779                       # Number of committed integer instructions.
system.cpu1.commit.loads                    146418656                       # Number of loads committed
system.cpu1.commit.membars                    8853714                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8883495      2.03%      2.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       248958054     56.87%     58.89% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5795944      1.32%     60.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2873876      0.66%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         19854      0.00%     60.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         59562      0.01%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          9927      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         9927      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      146665611     33.50%     94.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      24498582      5.60%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        19886      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         9943      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        437804661                       # Class of committed instruction
system.cpu1.commit.refs                     171194022                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  431957752                       # Number of Instructions Simulated
system.cpu1.committedOps                    437804661                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.939093                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.939093                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2424812810                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1144999                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44862165                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             689875625                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               189833498                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                205702889                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8309110                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2525769                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             23064644                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  134430582                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 40171429                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2634091154                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1742144                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         4104                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     833149792                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                9863                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        53517                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18892110                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.039200                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         208118258                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          58065597                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.242947                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2851722951                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.295431                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.852444                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2394420102     83.96%     83.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               279760933      9.81%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                61138139      2.14%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                51483102      1.81%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                53471941      1.88%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 6027911      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  602624      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  189143      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4629056      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2851722951                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   109515                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   79566                       # number of floating regfile writes
system.cpu1.idleCycles                      577629744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8685900                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                87114844                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.175270                       # Inst execution rate
system.cpu1.iew.exec_refs                   273601486                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  25863140                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               59210828                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            228683419                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4653936                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1774275                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27703840                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          635294975                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            247738346                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5451381                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            601062525                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                628200                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            763074850                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8309110                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            762633371                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10709554                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1042732                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8359                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         5397                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          510                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     82264763                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2928474                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          5397                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4020169                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4665731                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                467732551                       # num instructions consuming a value
system.cpu1.iew.wb_count                    542933590                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765780                       # average fanout of values written-back
system.cpu1.iew.wb_producers                358180456                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.158320                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     544826844                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               784074433                       # number of integer regfile reads
system.cpu1.int_regfile_writes              428541794                       # number of integer regfile writes
system.cpu1.ipc                              0.125959                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.125959                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8970912      1.48%      1.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            309232219     50.99%     52.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8166296      1.35%     53.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2876516      0.47%     54.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 14      0.00%     54.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              19854      0.00%     54.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              59562      0.01%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             58      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               9927      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              9927      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           251418334     41.45%     95.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           25720143      4.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          20091      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         10053      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             606513906                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 129487                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             258977                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       129305                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            129989                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8062295                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013293                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2196384     27.24%     27.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 14723      0.18%     27.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   1793      0.02%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5408686     67.09%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               440708      5.47%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             605475802                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4074376223                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    542804285                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        832659797                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 619363603                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                606513906                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           15931372                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      197490314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1822142                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3714748                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    118478329                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2851722951                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.212683                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.728359                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2530045180     88.72%     88.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          171696128      6.02%     94.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           77526827      2.72%     97.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33571716      1.18%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           24271487      0.85%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8121378      0.28%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4818657      0.17%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             928428      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             743150      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2851722951                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.176860                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14365356                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1845809                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           228683419                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27703840                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 227090                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 99270                       # number of misc regfile writes
system.cpu1.numCycles                      3429352695                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   394079638                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              843532839                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            335372250                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12950227                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               205645332                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             612769294                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               977028                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            871191709                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             652485129                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          515279615                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                210695549                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15057657                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8309110                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            636081553                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               179907365                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           109581                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       871082128                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     947458568                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4365201                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                124689562                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4451910                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3432601062                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1313934472                       # The number of ROB writes
system.cpu1.timesIdled                        6853742                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         67992338                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              6162908                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            76863588                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  3                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2423601                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    120632473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     238169373                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      6287324                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4004544                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77798911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     66333202                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155683665                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       70337746                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          113731108                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17378964                       # Transaction distribution
system.membus.trans_dist::WritebackClean          213                       # Transaction distribution
system.membus.trans_dist::CleanEvict        100189484                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           189312                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         107055                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6550796                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6545213                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     113731108                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22415                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    358445668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              358445668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   8809951872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8809951872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           232050                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         120600686                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               120600686    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           120600686                       # Request fanout histogram
system.membus.respLayer1.occupancy       629452841670                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             32.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        336275203468                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              31534                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        15767                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18194922.845183                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   116150761.368357                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        15767    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   6210214000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          15767                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1624877099000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 286879348500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     30936449                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30936449                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     30936449                       # number of overall hits
system.cpu0.icache.overall_hits::total       30936449                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      5128190                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5128190                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      5128190                       # number of overall misses
system.cpu0.icache.overall_misses::total      5128190                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 347429328914                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 347429328914                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 347429328914                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 347429328914                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     36064639                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36064639                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     36064639                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36064639                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142194                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.142194                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142194                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.142194                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67748.918998                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67748.918998                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67748.918998                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67748.918998                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       206317                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          371                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3983                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.799397                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          371                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4755457                       # number of writebacks
system.cpu0.icache.writebacks::total          4755457                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       370666                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       370666                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       370666                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       370666                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      4757524                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4757524                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      4757524                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4757524                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 320374362922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 320374362922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 320374362922                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 320374362922                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.131917                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.131917                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.131917                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.131917                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67340.566841                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67340.566841                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67340.566841                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67340.566841                       # average overall mshr miss latency
system.cpu0.icache.replacements               4755457                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     30936449                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30936449                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      5128190                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5128190                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 347429328914                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 347429328914                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     36064639                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36064639                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142194                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.142194                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67748.918998                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67748.918998                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       370666                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       370666                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      4757524                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4757524                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 320374362922                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 320374362922                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.131917                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.131917                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67340.566841                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67340.566841                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.991631                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           35694109                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4757556                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.502615                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.991631                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999738                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999738                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         76886802                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        76886802                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    142365446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       142365446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    142365446                       # number of overall hits
system.cpu0.dcache.overall_hits::total      142365446                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     71038249                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      71038249                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     71038249                       # number of overall misses
system.cpu0.dcache.overall_misses::total     71038249                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6489755936401                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6489755936401                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6489755936401                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6489755936401                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    213403695                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    213403695                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    213403695                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    213403695                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.332882                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.332882                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.332882                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.332882                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 91355.798148                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91355.798148                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 91355.798148                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91355.798148                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    803002278                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       296752                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         12062651                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3932                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    66.569304                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.471007                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32857846                       # number of writebacks
system.cpu0.dcache.writebacks::total         32857846                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38028156                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38028156                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38028156                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38028156                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33010093                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33010093                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33010093                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33010093                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3347918768808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3347918768808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3347918768808                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3347918768808                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154684                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154684                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154684                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154684                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 101421.064424                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 101421.064424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 101421.064424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 101421.064424                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32857764                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    132222716                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      132222716                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     62981729                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     62981729                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5815844251000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5815844251000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    195204445                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    195204445                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.322645                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.322645                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 92341.768690                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92341.768690                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     33751057                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     33751057                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29230672                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29230672                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2981675537000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2981675537000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149744                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149744                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 102005.028725                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102005.028725                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     10142730                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10142730                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8056520                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8056520                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 673911685401                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 673911685401                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     18199250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     18199250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.442684                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.442684                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83647.987642                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83647.987642                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4277099                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4277099                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3779421                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3779421                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 366243231808                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 366243231808                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.207669                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.207669                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 96904.587186                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 96904.587186                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2860411                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2860411                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       104207                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       104207                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   4705713000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4705713000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2964618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2964618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.035150                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.035150                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45157.359870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45157.359870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        61790                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        61790                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        42417                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        42417                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data   1416813000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1416813000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014308                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014308                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 33402.008629                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33402.008629                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2853691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2853691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        55992                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        55992                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    516577000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    516577000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2909683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2909683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.019243                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019243                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9225.907272                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9225.907272                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        55631                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        55631                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    460971000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    460971000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.019119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.019119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8286.225306                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8286.225306                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       637000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       637000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       612000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       612000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       176288                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         176288                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       111649                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       111649                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2433039457                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2433039457                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       287937                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       287937                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387755                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387755                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21791.860715                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21791.860715                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       111641                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       111641                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2321158457                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2321158457                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387727                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387727                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20791.272534                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20791.272534                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.892979                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          181513696                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33049679                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.492147                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.892979                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996656                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996656                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        472181513                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       472181513                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1720874                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3615131                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             2433158                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             4021162                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11790325                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1720874                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3615131                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            2433158                       # number of overall hits
system.l2.overall_hits::.cpu1.data            4021162                       # number of overall hits
system.l2.overall_hits::total                11790325                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3036111                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          29209438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3997235                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          29338432                       # number of demand (read+write) misses
system.l2.demand_misses::total               65581216                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3036111                       # number of overall misses
system.l2.overall_misses::.cpu0.data         29209438                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3997235                       # number of overall misses
system.l2.overall_misses::.cpu1.data         29338432                       # number of overall misses
system.l2.overall_misses::total              65581216                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 293890849940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3249051641869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 374071196930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3253690052874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7170703741613                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 293890849940                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3249051641869                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 374071196930                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3253690052874                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7170703741613                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         4756985                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32824569                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6430393                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        33359594                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77371541                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        4756985                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32824569                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6430393                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       33359594                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77371541                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.638243                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.889865                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.621616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.847614                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.638243                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.889865                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.621616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.847614                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 96798.453660                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111232.939226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93582.488127                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110901.975023                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109340.817066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 96798.453660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111232.939226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93582.488127                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110901.975023                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109340.817066                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             545962                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     16783                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.530656                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  54395763                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17378913                       # number of writebacks
system.l2.writebacks::total                  17378913                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          29592                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1216139                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          35629                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1260957                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2542317                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         29592                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1216139                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         35629                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1260957                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2542317                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3006519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     27993299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3961606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     28077475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          63038899                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3006519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     27993299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3961606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     28077475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     60803342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        123842241                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 262073643519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2883394963300                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 332319030004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 2885312344671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6363099981494                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 262073643519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2883394963300                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 332319030004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 2885312344671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 5084543106315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 11447643087809                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.632022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.852815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.616075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.841661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.814756                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.632022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.852815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.616075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.841661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.600617                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 87168.464101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103003.042382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83884.926973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102762.529204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100939.262621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 87168.464101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103003.042382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83884.926973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102762.529204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83622.757221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92437.305683                       # average overall mshr miss latency
system.l2.replacements                      182126059                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     19197896                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         19197896                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           51                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             51                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     19197947                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     19197947                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           51                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           51                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     53500595                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53500595                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          213                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            213                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     53500808                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53500808                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          213                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          213                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     60803342                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       60803342                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 5084543106315                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 5084543106315                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83622.757221                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83622.757221                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           10166                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1710                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11876                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         32155                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         19063                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              51218                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    129503500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    113387000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    242890500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        42321                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        20773                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            63094                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.759788                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.917682                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.811773                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4027.476287                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5948.014478                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4742.287868                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          232                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          150                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             382                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        31923                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        18913                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         50836                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    652325994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    387722494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1040048488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.754306                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.910461                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.805718                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20434.357485                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20500.316925                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20458.897002                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          6168                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1352                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               7520                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         7877                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data        10012                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            17889                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     36049000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     27208000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     63257000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        14045                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        11364                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          25409                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.560840                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.881028                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.704042                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4576.488511                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2717.538953                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3536.083627                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          166                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           95                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           261                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         7711                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         9917                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        17628                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    162368923                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    202053446                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    364422369                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.549021                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.872668                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.693770                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21056.791985                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20374.452556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20672.927672                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           292192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           357284                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                649476                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3447528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3581644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7029172                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 357441697854                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 366357909817                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  723799607671                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3739720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3938928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7678648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.921868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.909294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.915418                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103680.578622                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102287.639368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102970.820414                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       243853                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       259738                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           503591                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3203675                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3321906                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6525581                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 306882589421                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 313982290390                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 620864879811                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.856662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.843353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.849835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95790.799448                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94518.716180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95143.233960                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1720874                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       2433158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4154032                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3036111                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3997235                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          7033346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 293890849940                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 374071196930                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 667962046870                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      4756985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6430393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11187378                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.638243                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.621616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.628686                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 96798.453660                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93582.488127                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94970.736101                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        29592                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        35629                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         65221                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3006519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3961606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6968125                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 262073643519                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 332319030004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 594392673523                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.632022                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.616075                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.622856                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 87168.464101                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83884.926973                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85301.666305                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3322939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3663878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6986817                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     25761910                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     25756788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        51518698                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2891609944015                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 2887332143057                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5778942087072                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29084849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     29420666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58505515                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.885750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.875466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.880578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112243.616409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112099.852787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112171.741745                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       972286                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1001219                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1973505                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     24789624                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     24755569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     49545193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2576512373879                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2571330054281                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5147842428160                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.852321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.841435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.846847                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103935.113089                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103868.751887                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103901.955295                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2433                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         2446                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4879                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         7856                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        16336                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           24192                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     68538500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     62741495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    131279995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        10289                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        18782                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         29071                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.763534                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.869769                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.832170                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8724.350815                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  3840.688969                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  5426.587095                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          961                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          904                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1865                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         6895                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        15432                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        22327                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    134556442                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    301269961                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    435826403                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.670133                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.821638                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.768016                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19515.074982                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19522.418416                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19520.150625                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999726                       # Cycle average of tags in use
system.l2.tags.total_refs                   204799354                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 182132782                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.124451                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.080627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.062123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.156680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.330510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.088860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.280925                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.360635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.016596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.111823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.020789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.110763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.379389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1383639374                       # Number of tag accesses
system.l2.tags.data_accesses               1383639374                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     192421824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1796406976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     253550144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1802037952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3653267648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7697684544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    192421824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    253550144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     445971968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1112253696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1112253696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3006591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       28068859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3961721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       28156843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     57082307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           120276321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17378964                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17378964                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        100651850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        939663093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        132626802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        942608539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1910948255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4026498540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    100651850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    132626802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        233278653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      581796754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            581796754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      581796754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       100651850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       939663093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       132626802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       942608539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1910948255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4608295294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  17012741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3006513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  27532377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3961651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  27621504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  56645699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000225877250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1057026                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1057026                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           184714584                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16026004                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   120276321                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17379177                       # Number of write requests accepted
system.mem_ctrls.readBursts                 120276321                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17379177                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1508577                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                366436                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4674660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5646304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           6681913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           6092042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6325095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          10635060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8604264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           9312770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           8011350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           8214782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7770558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         10636096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7015201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5874288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          7629763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          5643598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            774759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1206193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            873834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1177256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1170774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            954841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            878865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            883899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           1067212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1027179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           936198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1433797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1219512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           886932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1539809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           981683                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4817062417254                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               593838720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            7043957617254                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40558.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59308.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        26                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 76349866                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9296938                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             120276321                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17379177                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                11981392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                14603394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                14396313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                14248819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                13416388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                12111315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                10318263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 8333592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 6239797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4505883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3161973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2281870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1423545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 817497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 470241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 254583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 128802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  63938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 429384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 766235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 965339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1063488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1105444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1123305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1130385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1134255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1141478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1155602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1123466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1113853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1104537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1096156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1089324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1090014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 103685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  40238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  19153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     68                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50133680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.335549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.766472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.177022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     15692806     31.30%     31.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     25082110     50.03%     81.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      4503372      8.98%     90.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1920801      3.83%     94.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1029190      2.05%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       541188      1.08%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       353409      0.70%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       241655      0.48%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       769149      1.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50133680                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1057026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     112.360173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     91.979030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.208314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         304545     28.81%     28.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       445664     42.16%     70.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191       179008     16.94%     87.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        67496      6.39%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        29128      2.76%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        14445      1.37%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         7828      0.74%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         4232      0.40%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         2191      0.21%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1185      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          637      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          337      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          168      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           92      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           37      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           15      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1057026                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1057026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.094914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.088373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.484557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1009521     95.51%     95.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            13208      1.25%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21242      2.01%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9024      0.85%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2933      0.28%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              832      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              206      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               48      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1057026                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             7601135616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                96548928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1088815552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              7697684544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1112267328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3976.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       569.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4026.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    581.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    31.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1911756534500                       # Total gap between requests
system.mem_ctrls.avgGap                      13887.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    192416832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1762072128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    253545664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1767776256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3625324736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1088815552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 100649239.212255880237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 921703248.499178886414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 132624458.691671296954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 924686959.111197113991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1896331899.777730464935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 569536749.005785703659                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3006591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     28068859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3961721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     28156843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     57082307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17379177                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 136859473235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1719060007026                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 167693717528                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1717514214705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3302830204760                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47955045690106                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     45519.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61244.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42328.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60998.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57860.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2759339.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         188833293600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         100367279595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        434080841040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        47461920840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     150912559200.025787                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     863498080410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6958197600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1792112172285.353516                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        937.416570                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10984020535                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  63837800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1836934626965                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         169121203020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          89890036005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        413920851120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        41344597620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     150912559200.025787                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     865016749080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5679318720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1735885314765.353516                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        908.005472                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7619111448                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  63837800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1840299536052                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              43110                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        21556                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9143204.444238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   74183554.367336                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        21556    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3648857000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          21556                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1714665532500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 197090915000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     33281310                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        33281310                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     33281310                       # number of overall hits
system.cpu1.icache.overall_hits::total       33281310                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6890102                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6890102                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6890102                       # number of overall misses
system.cpu1.icache.overall_misses::total      6890102                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 442815183461                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 442815183461                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 442815183461                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 442815183461                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     40171412                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     40171412                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     40171412                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     40171412                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.171518                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.171518                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.171518                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.171518                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64268.305964                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64268.305964                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64268.305964                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64268.305964                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       374250                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             4815                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    77.725857                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6429194                       # number of writebacks
system.cpu1.icache.writebacks::total          6429194                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       459347                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       459347                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       459347                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       459347                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6430755                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6430755                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6430755                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6430755                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 410822982475                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 410822982475                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 410822982475                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 410822982475                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.160083                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.160083                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.160083                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.160083                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63884.097975                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63884.097975                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63884.097975                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63884.097975                       # average overall mshr miss latency
system.cpu1.icache.replacements               6429194                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     33281310                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       33281310                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6890102                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6890102                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 442815183461                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 442815183461                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     40171412                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     40171412                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.171518                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.171518                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64268.305964                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64268.305964                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       459347                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       459347                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6430755                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6430755                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 410822982475                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 410822982475                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.160083                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.160083                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63884.097975                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63884.097975                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989750                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           39713260                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6430787                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.175490                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989750                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999680                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999680                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         86773579                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        86773579                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    148878866                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       148878866                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    148878866                       # number of overall hits
system.cpu1.dcache.overall_hits::total      148878866                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     72571815                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      72571815                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     72571815                       # number of overall misses
system.cpu1.dcache.overall_misses::total     72571815                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6524222665323                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6524222665323                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6524222665323                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6524222665323                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    221450681                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    221450681                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    221450681                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    221450681                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.327711                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.327711                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.327711                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.327711                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89900.227317                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89900.227317                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89900.227317                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89900.227317                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    796569648                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       314185                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         11969422                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4135                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.550385                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.981862                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     33444740                       # number of writebacks
system.cpu1.dcache.writebacks::total         33444740                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     39031193                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     39031193                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     39031193                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     39031193                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     33540622                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     33540622                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     33540622                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     33540622                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3354801689712                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3354801689712                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3354801689712                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3354801689712                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151459                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151459                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151459                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151459                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100022.047585                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100022.047585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100022.047585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100022.047585                       # average overall mshr miss latency
system.cpu1.dcache.replacements              33444734                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    136071115                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      136071115                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     63859196                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     63859196                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 5830294083000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5830294083000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    199930311                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    199930311                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.319407                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.319407                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 91299.209013                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91299.209013                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     34313862                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     34313862                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29545334                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29545334                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 2977573347000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2977573347000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100779.816772                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100779.816772                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     12807751                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12807751                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8712619                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8712619                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 693928582323                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 693928582323                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21520370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21520370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.404855                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.404855                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79646.382141                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79646.382141                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4717331                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4717331                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3995288                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3995288                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 377228342712                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 377228342712                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.185651                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.185651                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94418.310448                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94418.310448                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2915988                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2915988                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       139419                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       139419                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   8073285500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   8073285500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      3055407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      3055407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.045630                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.045630                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 57906.637546                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 57906.637546                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        50113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        50113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        89306                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        89306                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   5728477000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   5728477000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029229                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029229                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 64144.368799                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64144.368799                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2926118                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2926118                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        59103                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        59103                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    538993000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    538993000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2985221                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2985221                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.019799                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.019799                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9119.553999                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9119.553999                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        59066                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        59066                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    479978000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    479978000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.019786                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.019786                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8126.130092                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8126.130092                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       592500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       592500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       541500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       541500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       171437                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         171437                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        95404                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        95404                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1851596976                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1851596976                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       266841                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       266841                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.357531                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.357531                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19407.959582                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19407.959582                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          651                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          651                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        94753                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        94753                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1732566478                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1732566478                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355092                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355092                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18285.083090                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18285.083090                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.885986                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          188709993                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         33639078                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.609844                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.885986                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996437                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996437                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        489155349                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       489155349                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1911756447500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          70095743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36576860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     58289253                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       164747184                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         87304722                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             146                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          200349                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        114621                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         314970                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           76                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7752173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7752174                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11188278                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58907464                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        29071                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        29071                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     14269966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     98969057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     19290341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    100639131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             233168495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    608796352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4203679104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    823013504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4275479936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9910968896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       270133882                       # Total snoops (count)
system.tol2bus.snoopTraffic                1142752576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        347625080                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.232817                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.449143                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              270707349     77.87%     77.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1               72905377     20.97%     98.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4009534      1.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2820      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          347625080                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155331661769                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49677969786                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7146258993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       50541648098                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9655434843                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           219112                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
