Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 17:18:10 2025
| Host         : geo running 64-bit major release  (build 9200)
| Command      : report_methodology -file mac_udp_design_wrapper_methodology_drc_routed.rpt -pb mac_udp_design_wrapper_methodology_drc_routed.pb -rpx mac_udp_design_wrapper_methodology_drc_routed.rpx
| Design       : mac_udp_design_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 2
+----------+----------+-------------------------------------------------+--------+
| Rule     | Severity | Description                                     | Checks |
+----------+----------+-------------------------------------------------+--------+
| PDRC-190 | Warning  | Suboptimally placed synchronized register chain | 2      |
+----------+----------+-------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mac_udp_design_i/DMA2filter_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X48Y76 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell mac_udp_design_i/DMA2filter_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mac_udp_design_i/filter2DMA_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X54Y82 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell mac_udp_design_i/filter2DMA_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>


