# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6.xci
# IP: The module: 'FrontPanel_IFAT6' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'FrontPanel_IFAT6'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/gateware/synthesis/xem7310.xdc
# XDC: The top module name and the constraint reference have the same name: 'FrontPanel_IFAT6'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'FrontPanel_IFAT6'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6.xci
# IP: The module: 'FrontPanel_IFAT6' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'FrontPanel_IFAT6'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/gateware/synthesis/xem7310.xdc
# XDC: The top module name and the constraint reference have the same name: 'FrontPanel_IFAT6'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: c:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/FrontPanel_IFAT6_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'FrontPanel_IFAT6'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
