INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/EENG498/Lab_4/Lab_4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/EENG498/Lab_4/Lab_4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/EENG498/Lab_4/Lab_4.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/EENG498/Lab_4/Lab_4.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/EENG498/Lab_4/Lab_4.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/EENG498/Lab_4/Lab_4.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/EENG498/Lab_4/Lab_4.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/EENG498/Lab_4/Lab_4.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/EENG498/Lab_4/Lab_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EENG498/Lab_4/acquireToHDMI_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EENG498/Lab_4/TwosToPixel.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'twosToPixel'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EENG498/basicBuildingBlocksVhdl/basicBuildingBlocksVhdl/basicBuildingBlocksVhdl_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EENG498/Lab_4/acquireToHDMI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'acquireToHDMI'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EENG498/Lab_4/acquireToHDMI_datapath.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'acquireToHDMI_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EENG498/Lab_4/acquireToHDMI_fsm.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'acquireToHDMI_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EENG498/Lab_4/an7606.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'an7606'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EENG498/basicBuildingBlocksVhdl/basicBuildingBlocksVhdl/genericComparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'genericCompare'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EENG498/basicBuildingBlocksVhdl/basicBuildingBlocksVhdl/genericCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'genericCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EENG498/basicBuildingBlocksVhdl/basicBuildingBlocksVhdl/genericRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'genericRegister'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EENG498/Lab_4/src_scopeToHdmi/scopeFace.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scopeFace'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EENG498/Lab_4/src_scopeToHdmi/videoSignalGenerator.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'videoSignalGenerator'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EENG498/Lab_4/acquireToHDMI_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'acquireToHDMI_tb'
