// Seed: 3330522383
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_0 #(
    parameter id_26 = 32'd28,
    parameter id_3  = 32'd8
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    module_1,
    id_27,
    id_28,
    id_29,
    id_30
);
  output wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout tri0 id_27;
  output wire _id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  module_0 modCall_1 (
      id_8,
      id_27,
      id_27
  );
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  or primCall (
      id_17,
      id_27,
      id_4,
      id_8,
      id_13,
      id_24,
      id_11,
      id_16,
      id_14,
      id_9,
      id_28,
      id_29,
      id_10,
      id_25,
      id_21,
      id_6,
      id_7,
      id_20
  );
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  logic [id_26 : id_3] id_31;
  assign id_27 = id_11 > 1'b0;
endmodule
