#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 8;
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\va_math.vpi";
S_000001e58d8e6e70 .scope module, "test" "test" 2 4;
 .timescale -8 -8;
v000001e58d95d8d0_0 .var "clock", 0 0;
v000001e58d95d970_0 .var "reset", 0 0;
S_000001e58d8e7000 .scope module, "MIPS" "mips" 2 16, 3 4 0, S_000001e58d8e6e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
v000001e58d95d010_0 .net "ALUOp", 2 0, v000001e58d8f9910_0;  1 drivers
v000001e58d95c250_0 .net "ALUSrc", 0 0, v000001e58d8f9e10_0;  1 drivers
v000001e58d95d0b0_0 .net "Branch", 0 0, v000001e58d8fa4f0_0;  1 drivers
v000001e58d95d650_0 .net "Ext_op", 0 0, v000001e58d8f94b0_0;  1 drivers
v000001e58d95cc50_0 .net "Jump", 0 0, v000001e58d8f99b0_0;  1 drivers
v000001e58d95c750_0 .net "MemWrite", 0 0, v000001e58d8f8b50_0;  1 drivers
v000001e58d95ccf0_0 .net "MemtoReg", 0 0, v000001e58d8f9ff0_0;  1 drivers
v000001e58d95c390_0 .net "RegDst", 0 0, v000001e58d8fa630_0;  1 drivers
v000001e58d95d150_0 .net "RegWrite", 0 0, v000001e58d8f9cd0_0;  1 drivers
v000001e58d95d1f0_0 .net "clock", 0 0, v000001e58d95d8d0_0;  1 drivers
v000001e58d95d6f0_0 .net "instruction", 31 0, L_000001e58d8f37f0;  1 drivers
v000001e58d95d290_0 .net "reset", 0 0, v000001e58d95d970_0;  1 drivers
L_000001e58dcb3ed0 .part L_000001e58d8f37f0, 26, 6;
S_000001e58d8e7190 .scope module, "Controller" "controller" 3 36, 4 1 0, S_000001e58d8e7000;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "Ext_op";
P_000001e58d8c59a0 .param/l "ADDI" 0 4 23, C4<001000>;
P_000001e58d8c59d8 .param/l "ADDIU" 0 4 24, C4<001001>;
P_000001e58d8c5a10 .param/l "BEQ" 0 4 25, C4<000100>;
P_000001e58d8c5a48 .param/l "F" 0 4 20, C4<0>;
P_000001e58d8c5a80 .param/l "J" 0 4 26, C4<000010>;
P_000001e58d8c5ab8 .param/l "LUI" 0 4 29, C4<001111>;
P_000001e58d8c5af0 .param/l "LW" 0 4 27, C4<100011>;
P_000001e58d8c5b28 .param/l "ORI" 0 4 30, C4<001101>;
P_000001e58d8c5b60 .param/l "SW" 0 4 28, C4<101011>;
P_000001e58d8c5b98 .param/l "T" 0 4 19, C4<1>;
v000001e58d8f9910_0 .var "ALUOp", 2 0;
v000001e58d8f9e10_0 .var "ALUSrc", 0 0;
v000001e58d8fa4f0_0 .var "Branch", 0 0;
v000001e58d8f94b0_0 .var "Ext_op", 0 0;
v000001e58d8f99b0_0 .var "Jump", 0 0;
v000001e58d8f8b50_0 .var "MemWrite", 0 0;
v000001e58d8f9ff0_0 .var "MemtoReg", 0 0;
v000001e58d8fa630_0 .var "RegDst", 0 0;
v000001e58d8f9cd0_0 .var "RegWrite", 0 0;
v000001e58d8f8970_0 .net "opcode", 31 26, L_000001e58dcb3ed0;  1 drivers
E_000001e58d8ea8c0 .event anyedge, v000001e58d8f8970_0;
S_000001e58d8c5c90 .scope module, "DataPath" "data_path" 3 21, 5 11 0, S_000001e58d8e7000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegDst";
    .port_info 1 /INPUT 1 "Branch";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /INPUT 3 "ALUOp";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 1 "Jump";
    .port_info 8 /INPUT 1 "Ext_op";
    .port_info 9 /INPUT 1 "clock";
    .port_info 10 /INPUT 1 "reset";
    .port_info 11 /OUTPUT 32 "instruction";
v000001e58d95bf30_0 .net "ALUOp", 2 0, v000001e58d8f9910_0;  alias, 1 drivers
v000001e58d95ced0_0 .net "ALUSrc", 0 0, v000001e58d8f9e10_0;  alias, 1 drivers
v000001e58d95bdf0_0 .net "Branch", 0 0, v000001e58d8fa4f0_0;  alias, 1 drivers
v000001e58d95d3d0_0 .net "Ext_op", 0 0, v000001e58d8f94b0_0;  alias, 1 drivers
v000001e58d95c110_0 .net "Jump", 0 0, v000001e58d8f99b0_0;  alias, 1 drivers
v000001e58d95c9d0_0 .net "MemWrite", 0 0, v000001e58d8f8b50_0;  alias, 1 drivers
v000001e58d95ca70_0 .net "MemtoReg", 0 0, v000001e58d8f9ff0_0;  alias, 1 drivers
v000001e58d95cb10_0 .net "NPC", 31 0, v000001e58d951120_0;  1 drivers
v000001e58d95c4d0_0 .net "PC", 31 0, v000001e58d94ffa0_0;  1 drivers
v000001e58d95bd50_0 .net "RegDst", 0 0, v000001e58d8fa630_0;  alias, 1 drivers
v000001e58d95c570_0 .net "RegWrite", 0 0, v000001e58d8f9cd0_0;  alias, 1 drivers
v000001e58d95c070_0 .net "alu_ctrl_out", 3 0, v000001e58d8f8ab0_0;  1 drivers
v000001e58d95d470_0 .net "alu_out", 31 0, v000001e58d8f8bf0_0;  1 drivers
v000001e58d95c610_0 .net "clock", 0 0, v000001e58d95d8d0_0;  alias, 1 drivers
v000001e58d95c1b0_0 .net "dm_out", 31 0, L_000001e58d8f45f0;  1 drivers
v000001e58d95c430_0 .net "ext_out", 31 0, v000001e58d951800_0;  1 drivers
v000001e58d95c6b0_0 .net "instruction", 31 0, L_000001e58d8f37f0;  alias, 1 drivers
v000001e58d95ce30_0 .net "mux1_out", 4 0, v000001e58d8f8dd0_0;  1 drivers
v000001e58d95c2f0_0 .net "mux2_out", 31 0, v000001e58d8f8830_0;  1 drivers
v000001e58d95bcb0_0 .net "mux3_out", 31 0, v000001e58d8eddf0_0;  1 drivers
v000001e58d95cbb0_0 .net "regfile_out1", 31 0, L_000001e58dcb3bb0;  1 drivers
v000001e58d95cf70_0 .net "regfile_out2", 31 0, L_000001e58dcb4150;  1 drivers
v000001e58d95be90_0 .net "reset", 0 0, v000001e58d95d970_0;  alias, 1 drivers
v000001e58d95bad0_0 .net "zero", 0 0, L_000001e58dcb43d0;  1 drivers
L_000001e58dcb3070 .part L_000001e58d8f37f0, 0, 26;
L_000001e58dcb4330 .part L_000001e58d8f37f0, 16, 5;
L_000001e58dcb45b0 .part L_000001e58d8f37f0, 11, 5;
L_000001e58dcb4bf0 .part L_000001e58d8f37f0, 21, 5;
L_000001e58dcb3570 .part L_000001e58d8f37f0, 16, 5;
L_000001e58dcb4650 .part L_000001e58d8f37f0, 0, 16;
L_000001e58dcb4290 .part L_000001e58d8f37f0, 0, 6;
L_000001e58dcb4470 .part L_000001e58d8f37f0, 6, 5;
S_000001e58d8bc870 .scope module, "ALU" "alu" 5 110, 6 1 0, S_000001e58d8c5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 4 "alu_ctrl_out";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 32 "alu_out";
P_000001e58d8bca00 .param/l "ADD" 0 6 9, C4<0010>;
P_000001e58d8bca38 .param/l "AND" 0 6 11, C4<0000>;
P_000001e58d8bca70 .param/l "LUI" 0 6 15, C4<0101>;
P_000001e58d8bcaa8 .param/l "OR" 0 6 12, C4<0001>;
P_000001e58d8bcae0 .param/l "SLL" 0 6 16, C4<1000>;
P_000001e58d8bcb18 .param/l "SLT" 0 6 13, C4<0111>;
P_000001e58d8bcb50 .param/l "SUB" 0 6 10, C4<0110>;
P_000001e58d8bcb88 .param/l "XOR" 0 6 14, C4<0011>;
L_000001e58dcb52c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e58d8fa090_0 .net/2u *"_ivl_0", 31 0, L_000001e58dcb52c0;  1 drivers
v000001e58d8f9a50_0 .net *"_ivl_2", 0 0, L_000001e58dcb4f10;  1 drivers
L_000001e58dcb5308 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e58d8f9d70_0 .net/2s *"_ivl_4", 1 0, L_000001e58dcb5308;  1 drivers
L_000001e58dcb5350 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e58d8f9af0_0 .net/2s *"_ivl_6", 1 0, L_000001e58dcb5350;  1 drivers
v000001e58d8fa6d0_0 .net *"_ivl_8", 1 0, L_000001e58dcb3110;  1 drivers
v000001e58d8f9550_0 .net "alu_ctrl_out", 3 0, v000001e58d8f8ab0_0;  alias, 1 drivers
v000001e58d8f8bf0_0 .var "alu_out", 31 0;
v000001e58d8f9eb0_0 .net "op_num1", 31 0, L_000001e58dcb3bb0;  alias, 1 drivers
v000001e58d8f8e70_0 .net "op_num2", 31 0, v000001e58d8f8830_0;  alias, 1 drivers
v000001e58d8f92d0_0 .net "shamt", 4 0, L_000001e58dcb4470;  1 drivers
v000001e58d8f9b90_0 .net "zero", 0 0, L_000001e58dcb43d0;  alias, 1 drivers
E_000001e58d8eb740 .event anyedge, v000001e58d8f9550_0, v000001e58d8f9eb0_0, v000001e58d8f8e70_0, v000001e58d8f92d0_0;
L_000001e58dcb4f10 .cmp/eq 32, v000001e58d8f8bf0_0, L_000001e58dcb52c0;
L_000001e58dcb3110 .functor MUXZ 2, L_000001e58dcb5350, L_000001e58dcb5308, L_000001e58dcb4f10, C4<>;
L_000001e58dcb43d0 .part L_000001e58dcb3110, 0, 1;
S_000001e58d8bb300 .scope module, "ALU_controller" "alu_ctrl" 5 96, 7 1 0, S_000001e58d8c5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "alu_ctrl_out";
P_000001e58d8b9270 .param/l "ADD" 0 7 17, C4<100000>;
P_000001e58d8b92a8 .param/l "ADDI" 0 7 9, C4<000>;
P_000001e58d8b92e0 .param/l "ADDIU" 0 7 10, C4<000>;
P_000001e58d8b9318 .param/l "AND" 0 7 19, C4<100100>;
P_000001e58d8b9350 .param/l "BEQ" 0 7 11, C4<001>;
P_000001e58d8b9388 .param/l "LUI" 0 7 12, C4<011>;
P_000001e58d8b93c0 .param/l "LW" 0 7 7, C4<000>;
P_000001e58d8b93f8 .param/l "OR" 0 7 20, C4<100101>;
P_000001e58d8b9430 .param/l "ORI" 0 7 13, C4<100>;
P_000001e58d8b9468 .param/l "R_TYPE" 0 7 14, C4<010>;
P_000001e58d8b94a0 .param/l "SLL" 0 7 23, C4<000000>;
P_000001e58d8b94d8 .param/l "SLT" 0 7 21, C4<101010>;
P_000001e58d8b9510 .param/l "SUB" 0 7 18, C4<100010>;
P_000001e58d8b9548 .param/l "SW" 0 7 8, C4<000>;
P_000001e58d8b9580 .param/l "XOR" 0 7 22, C4<100110>;
v000001e58d8fa130_0 .net "ALUOp", 2 0, v000001e58d8f9910_0;  alias, 1 drivers
v000001e58d8f8ab0_0 .var "alu_ctrl_out", 3 0;
v000001e58d8f9c30_0 .net "funct", 5 0, L_000001e58dcb4290;  1 drivers
E_000001e58d8ead80 .event anyedge, v000001e58d8f9910_0, v000001e58d8f9c30_0;
S_000001e58d8bb490 .scope module, "ID_EX_mux" "mux2" 5 103, 8 18 0, S_000001e58d8c5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "out2";
    .port_info 1 /INPUT 32 "Ext";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "DstData";
v000001e58d8f8c90_0 .net "ALUSrc", 0 0, v000001e58d8f9e10_0;  alias, 1 drivers
v000001e58d8f8830_0 .var "DstData", 31 0;
v000001e58d8f8d30_0 .net "Ext", 31 0, v000001e58d951800_0;  alias, 1 drivers
v000001e58d8f9370_0 .net "out2", 31 0, L_000001e58dcb4150;  alias, 1 drivers
E_000001e58d8eae00 .event anyedge, v000001e58d8f9e10_0, v000001e58d8f8d30_0, v000001e58d8f9370_0;
S_000001e58d8bb620 .scope module, "IF_ID_mux" "mux1" 5 71, 8 2 0, S_000001e58d8c5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "DstReg";
v000001e58d8f8dd0_0 .var "DstReg", 4 0;
v000001e58d8f8f10_0 .net "RegDst", 0 0, v000001e58d8fa630_0;  alias, 1 drivers
v000001e58d8f8fb0_0 .net "rd", 4 0, L_000001e58dcb45b0;  1 drivers
v000001e58d8f9410_0 .net "rt", 4 0, L_000001e58dcb4330;  1 drivers
E_000001e58d8eb280 .event anyedge, v000001e58d8fa630_0, v000001e58d8f8fb0_0, v000001e58d8f9410_0;
S_000001e58d8b8510 .scope module, "MEM_WB_mux" "mux3" 5 133, 8 38 0, S_000001e58d8c5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dm_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 32 "WriteData";
v000001e58d8edad0_0 .net "MemtoReg", 0 0, v000001e58d8f9ff0_0;  alias, 1 drivers
v000001e58d8eddf0_0 .var "WriteData", 31 0;
v000001e58d951620_0 .net "alu_out", 31 0, v000001e58d8f8bf0_0;  alias, 1 drivers
v000001e58d94fdc0_0 .net "dm_out", 31 0, L_000001e58d8f45f0;  alias, 1 drivers
E_000001e58d8eae40 .event anyedge, v000001e58d8f9ff0_0, v000001e58d94fdc0_0, v000001e58d8f8bf0_0;
S_000001e58d8b86a0 .scope module, "data_memory" "dm_4k" 5 124, 9 1 0, S_000001e58d8c5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "out2";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /OUTPUT 32 "dm_out";
L_000001e58d8f45f0 .functor BUFZ 32, L_000001e58dcb3d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e58d951440_0 .net "MemWrite", 0 0, v000001e58d8f8b50_0;  alias, 1 drivers
v000001e58d950f40_0 .net *"_ivl_0", 31 0, L_000001e58dcb3d90;  1 drivers
v000001e58d950720_0 .net *"_ivl_3", 9 0, L_000001e58dcb4a10;  1 drivers
v000001e58d950400_0 .net *"_ivl_4", 11 0, L_000001e58dcb3930;  1 drivers
L_000001e58dcb5398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e58d950ae0_0 .net *"_ivl_7", 1 0, L_000001e58dcb5398;  1 drivers
v000001e58d950860_0 .net "alu_out", 31 0, v000001e58d8f8bf0_0;  alias, 1 drivers
v000001e58d94fd20_0 .net "clock", 0 0, v000001e58d95d8d0_0;  alias, 1 drivers
v000001e58d950a40 .array "dm", 0 1023, 31 0;
v000001e58d950e00_0 .net "dm_out", 31 0, L_000001e58d8f45f0;  alias, 1 drivers
v000001e58d9516c0_0 .net "out2", 31 0, L_000001e58dcb4150;  alias, 1 drivers
v000001e58d950a40_5 .array/port v000001e58d950a40, 5;
v000001e58d950a40_4 .array/port v000001e58d950a40, 4;
v000001e58d950a40_3 .array/port v000001e58d950a40, 3;
v000001e58d950a40_2 .array/port v000001e58d950a40, 2;
E_000001e58d8eaf80/0 .event anyedge, v000001e58d950a40_5, v000001e58d950a40_4, v000001e58d950a40_3, v000001e58d950a40_2;
v000001e58d950a40_1 .array/port v000001e58d950a40, 1;
v000001e58d950a40_0 .array/port v000001e58d950a40, 0;
E_000001e58d8eaf80/1 .event anyedge, v000001e58d950a40_1, v000001e58d950a40_0;
E_000001e58d8eaf80 .event/or E_000001e58d8eaf80/0, E_000001e58d8eaf80/1;
E_000001e58d8ec640 .event negedge, v000001e58d94fd20_0;
L_000001e58dcb3d90 .array/port v000001e58d950a40, L_000001e58dcb3930;
L_000001e58dcb4a10 .part v000001e58d8f8bf0_0, 2, 10;
L_000001e58dcb3930 .concat [ 10 2 0 0], L_000001e58dcb4a10, L_000001e58dcb5398;
S_000001e58d8b8830 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 23, 9 23 0, S_000001e58d8b86a0;
 .timescale 0 0;
v000001e58d951760_0 .var/i "i", 31 0;
S_000001e58d8e65e0 .scope module, "extension_unit" "Ext" 5 90, 10 1 0, S_000001e58d8c5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "input_num";
    .port_info 1 /INPUT 1 "Ext_op";
    .port_info 2 /OUTPUT 32 "output_num";
v000001e58d94faa0_0 .net "Ext_op", 0 0, v000001e58d8f94b0_0;  alias, 1 drivers
v000001e58d950fe0_0 .net "input_num", 15 0, L_000001e58dcb4650;  1 drivers
v000001e58d951800_0 .var "output_num", 31 0;
E_000001e58d8ec240 .event anyedge, v000001e58d8f94b0_0, v000001e58d950fe0_0;
S_000001e58d8e6770 .scope module, "instruction_memory" "im_4k" 5 65, 11 1 0, S_000001e58d8c5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "out_instr";
L_000001e58d8f37f0 .functor BUFZ 32, L_000001e58dcb4790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e58d94fb40_0 .net *"_ivl_0", 31 0, L_000001e58dcb4790;  1 drivers
v000001e58d94fbe0_0 .net *"_ivl_3", 9 0, L_000001e58dcb48d0;  1 drivers
v000001e58d9518a0_0 .net *"_ivl_4", 11 0, L_000001e58dcb40b0;  1 drivers
L_000001e58dcb5038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e58d9502c0_0 .net *"_ivl_7", 1 0, L_000001e58dcb5038;  1 drivers
v000001e58d9513a0 .array "im", 0 1023, 31 0;
v000001e58d951080_0 .net "out_instr", 31 0, L_000001e58d8f37f0;  alias, 1 drivers
v000001e58d950c20_0 .net "pc", 31 0, v000001e58d94ffa0_0;  alias, 1 drivers
E_000001e58d8ec500 .event anyedge, v000001e58d951080_0;
L_000001e58dcb4790 .array/port v000001e58d9513a0, L_000001e58dcb40b0;
L_000001e58dcb48d0 .part v000001e58d94ffa0_0, 2, 10;
L_000001e58dcb40b0 .concat [ 10 2 0 0], L_000001e58dcb48d0, L_000001e58dcb5038;
S_000001e58d8e6900 .scope module, "next_program_counter" "npc" 5 54, 12 1 0, S_000001e58d8c5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "branch";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 32 "Ext";
    .port_info 5 /INPUT 26 "jump_Addr";
    .port_info 6 /OUTPUT 32 "NPC";
v000001e58d950cc0_0 .net "Ext", 31 0, v000001e58d951800_0;  alias, 1 drivers
v000001e58d951120_0 .var "NPC", 31 0;
v000001e58d951940_0 .net "PC", 31 0, v000001e58d94ffa0_0;  alias, 1 drivers
v000001e58d94fc80_0 .net "branch", 0 0, v000001e58d8fa4f0_0;  alias, 1 drivers
v000001e58d94fe60_0 .net "jump", 0 0, v000001e58d8f99b0_0;  alias, 1 drivers
v000001e58d94ff00_0 .net "jump_Addr", 25 0, L_000001e58dcb3070;  1 drivers
v000001e58d9514e0_0 .net "zero", 0 0, L_000001e58dcb43d0;  alias, 1 drivers
E_000001e58d8eb980/0 .event anyedge, v000001e58d8fa4f0_0, v000001e58d8f9b90_0, v000001e58d8f8d30_0, v000001e58d950c20_0;
E_000001e58d8eb980/1 .event anyedge, v000001e58d8f99b0_0, v000001e58d94ff00_0;
E_000001e58d8eb980 .event/or E_000001e58d8eb980/0, E_000001e58d8eb980/1;
S_000001e58d8b5b70 .scope module, "program_counter" "pc" 5 47, 13 2 0, S_000001e58d8c5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "NPC";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "PC";
P_000001e58d8ec040 .param/l "initial_address" 0 13 11, C4<00000000000000000011000000000000>;
v000001e58d9511c0_0 .net "NPC", 31 0, v000001e58d951120_0;  alias, 1 drivers
v000001e58d94ffa0_0 .var "PC", 31 0;
v000001e58d950040_0 .net "clock", 0 0, v000001e58d95d8d0_0;  alias, 1 drivers
v000001e58d951260_0 .net "reset", 0 0, v000001e58d95d970_0;  alias, 1 drivers
E_000001e58d8ec4c0 .event posedge, v000001e58d951260_0, v000001e58d94fd20_0;
S_000001e58dcb2060 .scope module, "register_files" "regfile" 5 78, 14 1 0, S_000001e58d8c5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /INPUT 32 "data";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 32 "out1";
    .port_info 8 /OUTPUT 32 "out2";
v000001e58d9507c0_0 .net "RegWrite", 0 0, v000001e58d8f9cd0_0;  alias, 1 drivers
v000001e58d950540_0 .net *"_ivl_0", 31 0, L_000001e58dcb3390;  1 drivers
v000001e58d951580_0 .net *"_ivl_10", 31 0, L_000001e58dcb39d0;  1 drivers
v000001e58d9504a0_0 .net *"_ivl_12", 6 0, L_000001e58dcb4b50;  1 drivers
L_000001e58dcb5158 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e58d9509a0_0 .net *"_ivl_15", 1 0, L_000001e58dcb5158;  1 drivers
v000001e58d9500e0_0 .net *"_ivl_18", 31 0, L_000001e58dcb37f0;  1 drivers
L_000001e58dcb51a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e58d951300_0 .net *"_ivl_21", 26 0, L_000001e58dcb51a0;  1 drivers
L_000001e58dcb51e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e58d950180_0 .net/2u *"_ivl_22", 31 0, L_000001e58dcb51e8;  1 drivers
v000001e58d950220_0 .net *"_ivl_24", 0 0, L_000001e58dcb41f0;  1 drivers
L_000001e58dcb5230 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e58d9505e0_0 .net/2u *"_ivl_26", 31 0, L_000001e58dcb5230;  1 drivers
v000001e58d950d60_0 .net *"_ivl_28", 31 0, L_000001e58dcb3250;  1 drivers
L_000001e58dcb5080 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e58d950680_0 .net *"_ivl_3", 26 0, L_000001e58dcb5080;  1 drivers
v000001e58d950900_0 .net *"_ivl_30", 6 0, L_000001e58dcb3430;  1 drivers
L_000001e58dcb5278 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e58d950b80_0 .net *"_ivl_33", 1 0, L_000001e58dcb5278;  1 drivers
L_000001e58dcb50c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e58d950ea0_0 .net/2u *"_ivl_4", 31 0, L_000001e58dcb50c8;  1 drivers
v000001e58d95cd90_0 .net *"_ivl_6", 0 0, L_000001e58dcb3890;  1 drivers
L_000001e58dcb5110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e58d95bc10_0 .net/2u *"_ivl_8", 31 0, L_000001e58dcb5110;  1 drivers
v000001e58d95d5b0_0 .net "clock", 0 0, v000001e58d95d8d0_0;  alias, 1 drivers
v000001e58d95c890_0 .net "data", 31 0, v000001e58d8eddf0_0;  alias, 1 drivers
v000001e58d95c7f0_0 .var/i "i", 31 0;
v000001e58d95bb70_0 .net "out1", 31 0, L_000001e58dcb3bb0;  alias, 1 drivers
v000001e58d95d510_0 .net "out2", 31 0, L_000001e58dcb4150;  alias, 1 drivers
v000001e58d95d330_0 .net "rd", 4 0, v000001e58d8f8dd0_0;  alias, 1 drivers
v000001e58d95c930 .array "registers", 0 31, 31 0;
v000001e58d95bfd0_0 .net "reset", 0 0, v000001e58d95d970_0;  alias, 1 drivers
v000001e58d95d790_0 .net "rs", 4 0, L_000001e58dcb4bf0;  1 drivers
v000001e58d95d830_0 .net "rt", 4 0, L_000001e58dcb3570;  1 drivers
L_000001e58dcb3390 .concat [ 5 27 0 0], L_000001e58dcb4bf0, L_000001e58dcb5080;
L_000001e58dcb3890 .cmp/eq 32, L_000001e58dcb3390, L_000001e58dcb50c8;
L_000001e58dcb39d0 .array/port v000001e58d95c930, L_000001e58dcb4b50;
L_000001e58dcb4b50 .concat [ 5 2 0 0], L_000001e58dcb4bf0, L_000001e58dcb5158;
L_000001e58dcb3bb0 .functor MUXZ 32, L_000001e58dcb39d0, L_000001e58dcb5110, L_000001e58dcb3890, C4<>;
L_000001e58dcb37f0 .concat [ 5 27 0 0], L_000001e58dcb3570, L_000001e58dcb51a0;
L_000001e58dcb41f0 .cmp/eq 32, L_000001e58dcb37f0, L_000001e58dcb51e8;
L_000001e58dcb3250 .array/port v000001e58d95c930, L_000001e58dcb3430;
L_000001e58dcb3430 .concat [ 5 2 0 0], L_000001e58dcb3570, L_000001e58dcb5278;
L_000001e58dcb4150 .functor MUXZ 32, L_000001e58dcb3250, L_000001e58dcb5230, L_000001e58dcb41f0, C4<>;
    .scope S_000001e58d8b5b70;
T_0 ;
    %wait E_000001e58d8ec4c0;
    %load/vec4 v000001e58d951260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 12288, 0, 32;
    %assign/vec4 v000001e58d94ffa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e58d9511c0_0;
    %assign/vec4 v000001e58d94ffa0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e58d8e6900;
T_1 ;
    %wait E_000001e58d8eb980;
    %load/vec4 v000001e58d94fc80_0;
    %load/vec4 v000001e58d9514e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001e58d950cc0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001e58d951940_0;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v000001e58d951120_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e58d94fe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001e58d951940_0;
    %parti/s 4, 28, 6;
    %load/vec4 v000001e58d94ff00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001e58d951120_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001e58d951940_0;
    %addi 4, 0, 32;
    %store/vec4 v000001e58d951120_0, 0, 32;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e58d8e6770;
T_2 ;
    %vpi_call 11 9 "$readmemh", "./data/.text", v000001e58d9513a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001e58d8e6770;
T_3 ;
    %wait E_000001e58d8ec500;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e58d8bb620;
T_4 ;
    %wait E_000001e58d8eb280;
    %load/vec4 v000001e58d8f8f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001e58d8f8fb0_0;
    %assign/vec4 v000001e58d8f8dd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e58d8f9410_0;
    %assign/vec4 v000001e58d8f8dd0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e58dcb2060;
T_5 ;
    %wait E_000001e58d8ec4c0;
    %load/vec4 v000001e58d9507c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001e58d95c890_0;
    %load/vec4 v000001e58d95d330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e58d95c930, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e58d95bfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e58d95c7f0_0, 0, 32;
T_5.4 ;
    %load/vec4 v000001e58d95c7f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e58d95c7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e58d95c930, 0, 4;
    %load/vec4 v000001e58d95c7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e58d95c7f0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e58d8e65e0;
T_6 ;
    %wait E_000001e58d8ec240;
    %load/vec4 v000001e58d94faa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001e58d950fe0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001e58d950fe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e58d951800_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e58d950fe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e58d951800_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e58d8bb300;
T_7 ;
    %wait E_000001e58d8ead80;
    %load/vec4 v000001e58d8fa130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e58d8f8ab0_0, 0, 4;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e58d8f8ab0_0, 0, 4;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e58d8f8ab0_0, 0, 4;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e58d8f8ab0_0, 0, 4;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e58d8f8ab0_0, 0, 4;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v000001e58d8f9c30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %jmp T_7.14;
T_7.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e58d8f8ab0_0, 0, 4;
    %jmp T_7.14;
T_7.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e58d8f8ab0_0, 0, 4;
    %jmp T_7.14;
T_7.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e58d8f8ab0_0, 0, 4;
    %jmp T_7.14;
T_7.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e58d8f8ab0_0, 0, 4;
    %jmp T_7.14;
T_7.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e58d8f8ab0_0, 0, 4;
    %jmp T_7.14;
T_7.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e58d8f8ab0_0, 0, 4;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e58d8f8ab0_0, 0, 4;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e58d8bb490;
T_8 ;
    %wait E_000001e58d8eae00;
    %load/vec4 v000001e58d8f8c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001e58d8f8d30_0;
    %assign/vec4 v000001e58d8f8830_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001e58d8f9370_0;
    %assign/vec4 v000001e58d8f8830_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e58d8bc870;
T_9 ;
    %wait E_000001e58d8eb740;
    %load/vec4 v000001e58d8f9550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v000001e58d8f9eb0_0;
    %load/vec4 v000001e58d8f8e70_0;
    %and;
    %store/vec4 v000001e58d8f8bf0_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v000001e58d8f9eb0_0;
    %load/vec4 v000001e58d8f8e70_0;
    %or;
    %store/vec4 v000001e58d8f8bf0_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v000001e58d8f9eb0_0;
    %load/vec4 v000001e58d8f8e70_0;
    %add;
    %store/vec4 v000001e58d8f8bf0_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v000001e58d8f9eb0_0;
    %load/vec4 v000001e58d8f8e70_0;
    %sub;
    %store/vec4 v000001e58d8f8bf0_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v000001e58d8f9eb0_0;
    %load/vec4 v000001e58d8f8e70_0;
    %xor;
    %store/vec4 v000001e58d8f8bf0_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v000001e58d8f8e70_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v000001e58d8f8bf0_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v000001e58d8f8e70_0;
    %ix/getv 4, v000001e58d8f92d0_0;
    %shiftl 4;
    %store/vec4 v000001e58d8f8bf0_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v000001e58d8f9eb0_0;
    %load/vec4 v000001e58d8f8e70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %store/vec4 v000001e58d8f8bf0_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001e58d8b86a0;
T_10 ;
    %vpi_call 9 12 "$readmemh", "./data/.data", v000001e58d950a40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001e58d8b86a0;
T_11 ;
    %wait E_000001e58d8ec640;
    %load/vec4 v000001e58d951440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001e58d9516c0_0;
    %load/vec4 v000001e58d950860_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v000001e58d950a40, 4, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001e58d8b86a0;
T_12 ;
    %wait E_000001e58d8eaf80;
    %fork t_1, S_000001e58d8b8830;
    %jmp t_0;
    .scope S_000001e58d8b8830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e58d951760_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001e58d951760_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 9 24 "$write", "%d", &A<v000001e58d950a40, v000001e58d951760_0 > {0 0 0};
    %load/vec4 v000001e58d951760_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e58d951760_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_000001e58d8b86a0;
t_0 %join;
    %vpi_call 9 25 "$display", " " {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001e58d8b8510;
T_13 ;
    %wait E_000001e58d8eae40;
    %load/vec4 v000001e58d8edad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001e58d94fdc0_0;
    %assign/vec4 v000001e58d8eddf0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001e58d951620_0;
    %assign/vec4 v000001e58d8eddf0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001e58d8e7190;
T_14 ;
    %wait E_000001e58d8ea8c0;
    %load/vec4 v000001e58d8f8970_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1060, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e58d8f94b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f99b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9cd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f8b50_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001e58d8f9910_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8fa4f0_0, 0, 1;
    %store/vec4 v000001e58d8fa630_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001e58d8f8970_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.2 ;
    %pushi/vec4 132, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e58d8f94b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f99b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9cd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f8b50_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001e58d8f9910_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8fa4f0_0, 0, 1;
    %store/vec4 v000001e58d8fa630_0, 0, 1;
    %jmp T_14.10;
T_14.3 ;
    %pushi/vec4 133, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e58d8f94b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f99b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9cd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f8b50_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001e58d8f9910_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8fa4f0_0, 0, 1;
    %store/vec4 v000001e58d8fa630_0, 0, 1;
    %jmp T_14.10;
T_14.4 ;
    %pushi/vec4 528, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e58d8f94b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f99b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9cd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f8b50_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001e58d8f9910_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8fa4f0_0, 0, 1;
    %store/vec4 v000001e58d8fa630_0, 0, 1;
    %jmp T_14.10;
T_14.5 ;
    %pushi/vec4 2, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e58d8f94b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f99b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9cd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f8b50_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001e58d8f9910_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8fa4f0_0, 0, 1;
    %store/vec4 v000001e58d8fa630_0, 0, 1;
    %jmp T_14.10;
T_14.6 ;
    %pushi/vec4 388, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e58d8f94b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f99b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9cd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f8b50_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001e58d8f9910_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8fa4f0_0, 0, 1;
    %store/vec4 v000001e58d8fa630_0, 0, 1;
    %jmp T_14.10;
T_14.7 ;
    %pushi/vec4 136, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e58d8f94b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f99b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9cd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f8b50_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001e58d8f9910_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8fa4f0_0, 0, 1;
    %store/vec4 v000001e58d8fa630_0, 0, 1;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 180, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e58d8f94b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f99b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9cd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f8b50_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001e58d8f9910_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8fa4f0_0, 0, 1;
    %store/vec4 v000001e58d8fa630_0, 0, 1;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 196, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e58d8f94b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f99b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9cd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f8b50_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001e58d8f9910_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8f9ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e58d8fa4f0_0, 0, 1;
    %store/vec4 v000001e58d8fa630_0, 0, 1;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001e58d8e6e70;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e58d95d8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e58d95d970_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e58d95d970_0, 0;
    %delay 60000, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001e58d8e6e70;
T_16 ;
    %delay 10, 0;
    %load/vec4 v000001e58d95d8d0_0;
    %nor/r;
    %store/vec4 v000001e58d95d8d0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_000001e58d8e6e70;
T_17 ;
    %vpi_call 2 27 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testBench.v";
    "./mips.v";
    "././Controller/controller.v";
    "././DataPath/data_path.v";
    "././DataPath/alu.v";
    "././DataPath/alu_ctrl.v";
    "././DataPath/mux.v";
    "././DataPath/dm.v";
    "././DataPath/Ext.v";
    "././DataPath/im.v";
    "././DataPath/npc.v";
    "././DataPath/pc.v";
    "././DataPath/regfile.v";
