setenv ACE_ENG `pwd`
setenv ACE_RC $ACE_ENG/cfg/ip764hduspsr2048x39m8b2s0r2p0d0.acerc
setenv ACE_PROJECT ip764hduspsr2048x39m8b2s0r2p0d0
setenv ACE_PWA_DIR
setenv ACE_RTL_SIM vcs

setenv CTECH_LIB_NAME CTECH_v_rtl_lib
#setenv CTECH_IP /p/hdk/rtl/ip_releases/global_ctech_ip/v13ww40e
#setenv CTECH_IP /p/com/eda/intel/ctech/v14ww15f
#setenv CTECH_IP /p/com/eda/intel/ctech/v15ww50e
#setenv CTECH_IP /p/hdk/cad/ctech/c2v16ww20e_sdgpush
#setenv CTECH_IP /p/hdk/cad/ctech/c2v16ww25e (Not ACE/CTECH 2.0 ready)
setenv CTECH_IP /p/hdk/cad/ctech/c2v16ww27e

setenv STANDALONE_ip764hduspsr2048x39m8b2s0r2p0d0_IP_BUILD
#setenv PSETUP_BASEDIR  /p/com/env/psetup/prod
setenv PSETUP_BASEDIR  /p/com/env/psetup/6.0
setenv PSETUP_SITE_DEF $PSETUP_BASEDIR/siteDefs/siteDef

setenv LIRA_VER 13.3p5_shOpt64
setenv LIRA /p/com/eda/tcad2/linux_2.6.5_x86-64/lira/3.16.2_64
setenv LINTRA_VER 13.3p5_shOpt64

alias  tsetup "source $PSETUP_BASEDIR/bin/setupTool"

# ace 2.01.17 is needed as a minimum for FPGA
#tsetup ace 2.01.17
# ace 2.02.02 is newest version available at AN site
#tsetup ace 2.02.02

#setenv PATH /p/com/eda/intel/ace/2.02.02/bin:${PATH}
#ACE_PWA=/p/com/eda/intel/ace/2.02.02
#ACE_HOME=/p/com/eda/intel/ace/2.02.02
#ACE_TOOL_ENV=RELEASED

# tsetup ace 2.05.05 - does not work at AN site, so do manual setup
setenv PATH /p/hdk/rtl/proj_tools/ace/master/2.05.05/bin:${PATH}
setenv ACE_PWA /p/hdk/rtl/proj_tools/ace/master/2.05.05
setenv ACE_HOME /p/hdk/rtl/proj_tools/ace/master/2.05.05
setenv ACE_TOOL_ENV RELEASED

#tsetup vcsmx F-2011.12-SP1-20
# used by QA ACE compile check
tsetup vcsmx L-2016.06-SP1-1

# EFFM flow settings found in
# /nfs/site/disks/an_umg_disk3643/AN/tools/releases/effm/2019.30.p02/effm_flows/cfg/buildProjectCfg.yml

tsetup verdi3 2013.04p1

