{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543805452065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543805452080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 20:50:51 2018 " "Processing started: Sun Dec 02 20:50:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543805452080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543805452080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RCC_Test -c RCC_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off RCC_Test -c RCC_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543805452080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543805452750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543805452750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcc_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rcc_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RCC_Test " "Found entity 1: RCC_Test" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805460375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543805460375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RCC_Test " "Elaborating entity \"RCC_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543805460766 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Board_Clock " "Pin \"Board_Clock\" not connected" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 344 128 296 360 "Board_Clock" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543805460781 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805460985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543805460985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst3 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst3\"" {  } { { "RCC_Test.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 272 832 984 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805460985 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rcc.bdf 1 1 " "Using design file rcc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RCC " "Found entity 1: RCC" {  } { { "rcc.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/rcc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805461063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543805461063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCC RCC:inst " "Elaborating entity \"RCC\" for hierarchy \"RCC:inst\"" {  } { { "RCC_Test.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 272 512 832 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805461063 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4_4bit_register_file.bdf 1 1 " "Using design file 4_4bit_register_file.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4_4bit_Register_File " "Found entity 1: 4_4bit_Register_File" {  } { { "4_4bit_register_file.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/4_4bit_register_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805461313 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543805461313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_4bit_Register_File RCC:inst\|4_4bit_Register_File:inst2 " "Elaborating entity \"4_4bit_Register_File\" for hierarchy \"RCC:inst\|4_4bit_Register_File:inst2\"" {  } { { "rcc.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/rcc.bdf" { { 312 928 1240 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805461313 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4to1.v 1 1 " "Using design file mux_4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "mux_4to1.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805461406 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543805461406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 RCC:inst\|4_4bit_Register_File:inst2\|Mux_4to1:inst1 " "Elaborating entity \"Mux_4to1\" for hierarchy \"RCC:inst\|4_4bit_Register_File:inst2\|Mux_4to1:inst1\"" {  } { { "4_4bit_register_file.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/4_4bit_register_file.bdf" { { 592 872 1032 736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805461406 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bit_register.bdf 1 1 " "Using design file 4bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_Register " "Found entity 1: 4bit_Register" {  } { { "4bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/4bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805461516 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543805461516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_Register RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3 " "Elaborating entity \"4bit_Register\" for hierarchy \"RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\"" {  } { { "4_4bit_register_file.bdf" "Register3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/4_4bit_register_file.bdf" { { 256 664 808 384 "Register3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805461516 ""}
{ "Warning" "WSGN_SEARCH_FILE" "1bit_register.bdf 1 1 " "Using design file 1bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1bit_Register " "Found entity 1: 1bit_Register" {  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/1bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805461594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543805461594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bit_Register RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3 " "Elaborating entity \"1bit_Register\" for hierarchy \"RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\"" {  } { { "4bit_register.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/4bit_register.bdf" { { 344 944 1040 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805461610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_register.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805461641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805461657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Instantiated megafunction \"RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543805461657 ""}  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543805461657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805461703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805461719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/db/mux_7rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805461797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543805461797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"RCC:inst\|4_4bit_Register_File:inst2\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805461797 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_2to4.v 1 1 " "Using design file decoder_2to4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805461969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543805461969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_2to4 RCC:inst\|4_4bit_Register_File:inst2\|Decoder_2to4:inst " "Elaborating entity \"Decoder_2to4\" for hierarchy \"RCC:inst\|4_4bit_Register_File:inst2\|Decoder_2to4:inst\"" {  } { { "4_4bit_register_file.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/4_4bit_register_file.bdf" { { 656 416 568 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805461969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlcf.bdf 1 1 " "Using design file tlcf.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLCF " "Found entity 1: TLCF" {  } { { "tlcf.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/tlcf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805462313 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543805462313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLCF RCC:inst\|TLCF:inst " "Elaborating entity \"TLCF\" for hierarchy \"RCC:inst\|TLCF:inst\"" {  } { { "rcc.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/rcc.bdf" { { 312 432 744 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805462313 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlc_mk3.bdf 1 1 " "Using design file tlc_mk3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Mk3 " "Found entity 1: TLC_Mk3" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/tlc_mk3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805462422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543805462422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC_Mk3 RCC:inst\|TLCF:inst\|TLC_Mk3:inst " "Elaborating entity \"TLC_Mk3\" for hierarchy \"RCC:inst\|TLCF:inst\|TLC_Mk3:inst\"" {  } { { "tlcf.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/tlcf.bdf" { { 216 512 656 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805462422 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_tlc_mk3.v 1 1 " "Using design file output_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TLC_Mk3 " "Found entity 1: Output_Logic_TLC_Mk3" {  } { { "output_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/output_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805462532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543805462532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TLC_Mk3 RCC:inst\|TLCF:inst\|TLC_Mk3:inst\|Output_Logic_TLC_Mk3:inst " "Elaborating entity \"Output_Logic_TLC_Mk3\" for hierarchy \"RCC:inst\|TLCF:inst\|TLC_Mk3:inst\|Output_Logic_TLC_Mk3:inst\"" {  } { { "tlc_mk3.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/tlc_mk3.bdf" { { 576 824 976 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805462532 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_tlc_mk3.v 1 1 " "Using design file input_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TLC_Mk3 " "Found entity 1: Input_Logic_TLC_Mk3" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/input_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805462625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543805462625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TLC_Mk3 RCC:inst\|TLCF:inst\|TLC_Mk3:inst\|Input_Logic_TLC_Mk3:inst1 " "Elaborating entity \"Input_Logic_TLC_Mk3\" for hierarchy \"RCC:inst\|TLCF:inst\|TLC_Mk3:inst\|Input_Logic_TLC_Mk3:inst1\"" {  } { { "tlc_mk3.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/tlc_mk3.bdf" { { 528 440 592 608 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805462641 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "input_logic_tlc_mk3.v(69) " "Verilog HDL Case Statement warning at input_logic_tlc_mk3.v(69): case item expression covers a value already covered by a previous case item" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/input_logic_tlc_mk3.v" 69 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543805462657 "|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "input_logic_tlc_mk3.v(10) " "Verilog HDL Case Statement warning at input_logic_tlc_mk3.v(10): incomplete case statement has no default case item" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/input_logic_tlc_mk3.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543805462657 "|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X input_logic_tlc_mk3.v(8) " "Verilog HDL Always Construct warning at input_logic_tlc_mk3.v(8): inferring latch(es) for variable \"X\", which holds its previous value in one or more paths through the always construct" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/input_logic_tlc_mk3.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543805462657 "|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] input_logic_tlc_mk3.v(8) " "Inferred latch for \"X\[0\]\" at input_logic_tlc_mk3.v(8)" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/input_logic_tlc_mk3.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543805462657 "|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] input_logic_tlc_mk3.v(8) " "Inferred latch for \"X\[1\]\" at input_logic_tlc_mk3.v(8)" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/input_logic_tlc_mk3.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543805462657 "|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] input_logic_tlc_mk3.v(8) " "Inferred latch for \"X\[2\]\" at input_logic_tlc_mk3.v(8)" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/input_logic_tlc_mk3.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543805462657 "|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] input_logic_tlc_mk3.v(8) " "Inferred latch for \"X\[3\]\" at input_logic_tlc_mk3.v(8)" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/input_logic_tlc_mk3.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543805462672 "|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "bus_combiner_tlc_mk3.v 1 1 " "Using design file bus_combiner_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_combiner_TLC_Mk3 " "Found entity 1: bus_combiner_TLC_Mk3" {  } { { "bus_combiner_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/bus_combiner_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805462750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543805462750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_combiner_TLC_Mk3 RCC:inst\|TLCF:inst\|TLC_Mk3:inst\|bus_combiner_TLC_Mk3:inst3 " "Elaborating entity \"bus_combiner_TLC_Mk3\" for hierarchy \"RCC:inst\|TLCF:inst\|TLC_Mk3:inst\|bus_combiner_TLC_Mk3:inst3\"" {  } { { "tlc_mk3.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/tlc_mk3.bdf" { { 528 264 416 640 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805462766 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch_debouncer.bdf 1 1 " "Using design file switch_debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 switch_debouncer " "Found entity 1: switch_debouncer" {  } { { "switch_debouncer.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/switch_debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805462875 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543805462875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_debouncer switch_debouncer:inst4 " "Elaborating entity \"switch_debouncer\" for hierarchy \"switch_debouncer:inst4\"" {  } { { "RCC_Test.bdf" "inst4" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 304 312 472 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805462875 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543805462985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543805462985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 switch_debouncer:inst4\|clock_divider_1024:inst1 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"switch_debouncer:inst4\|clock_divider_1024:inst1\"" {  } { { "switch_debouncer.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/switch_debouncer.bdf" { { 232 152 304 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805462985 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[6\] GND " "Pin \"Out\[6\]\" is stuck at GND" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 296 984 1160 312 "Out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543805464168 "|RCC_Test|Out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[5\] GND " "Pin \"Out\[5\]\" is stuck at GND" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 296 984 1160 312 "Out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543805464168 "|RCC_Test|Out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[4\] GND " "Pin \"Out\[4\]\" is stuck at GND" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 296 984 1160 312 "Out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543805464168 "|RCC_Test|Out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[3\] GND " "Pin \"Out\[3\]\" is stuck at GND" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 296 984 1160 312 "Out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543805464168 "|RCC_Test|Out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[2\] GND " "Pin \"Out\[2\]\" is stuck at GND" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 296 984 1160 312 "Out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543805464168 "|RCC_Test|Out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[1\] GND " "Pin \"Out\[1\]\" is stuck at GND" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 296 984 1160 312 "Out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543805464168 "|RCC_Test|Out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[0\] VCC " "Pin \"Out\[0\]\" is stuck at VCC" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 296 984 1160 312 "Out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543805464168 "|RCC_Test|Out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543805464168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543805465184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543805465184 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRN " "No output dependent on input pin \"CLRN\"" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 272 128 296 288 "CLRN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543805465710 "|RCC_Test|CLRN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Enable " "No output dependent on input pin \"Enable\"" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 288 128 296 304 "Enable" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543805465710 "|RCC_Test|Enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 328 128 296 344 "Clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543805465710 "|RCC_Test|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Counter_Control\[1\] " "No output dependent on input pin \"Counter_Control\[1\]\"" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 400 88 296 416 "Counter_Control" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543805465710 "|RCC_Test|Counter_Control[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Counter_Control\[0\] " "No output dependent on input pin \"Counter_Control\[0\]\"" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 400 88 296 416 "Counter_Control" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543805465710 "|RCC_Test|Counter_Control[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[1\] " "No output dependent on input pin \"Select\[1\]\"" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 416 128 296 432 "Select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543805465710 "|RCC_Test|Select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[0\] " "No output dependent on input pin \"Select\[0\]\"" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 416 128 296 432 "Select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543805465710 "|RCC_Test|Select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Board_Clock " "No output dependent on input pin \"Board_Clock\"" {  } { { "RCC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/RCC_Test.bdf" { { 344 128 296 360 "Board_Clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543805465710 "|RCC_Test|Board_Clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543805465710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543805465725 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543805465725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543805465725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543805465975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 20:51:05 2018 " "Processing ended: Sun Dec 02 20:51:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543805465975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543805465975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543805465975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543805465975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543805468049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543805468065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 20:51:07 2018 " "Processing started: Sun Dec 02 20:51:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543805468065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543805468065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RCC_Test -c RCC_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RCC_Test -c RCC_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543805468065 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543805468174 ""}
{ "Info" "0" "" "Project  = RCC_Test" {  } {  } 0 0 "Project  = RCC_Test" 0 0 "Fitter" 0 0 1543805468174 ""}
{ "Info" "0" "" "Revision = RCC_Test" {  } {  } 0 0 "Revision = RCC_Test" 0 0 "Fitter" 0 0 1543805468174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543805468471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543805468471 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RCC_Test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"RCC_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543805468565 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543805468627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543805468627 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543805468971 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543805469205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543805469205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543805469205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543805469205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543805469205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543805469205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543805469205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543805469205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543805469205 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543805469205 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543805469205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543805469205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543805469205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543805469205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543805469205 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543805469205 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543805469221 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RCC_Test.sdc " "Synopsys Design Constraints File file not found: 'RCC_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543805469997 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543805469997 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1543805469997 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1543805470013 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543805470013 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1543805470013 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543805470013 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543805470013 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543805470013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543805470013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543805470013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543805470013 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543805470013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543805470013 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543805470013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543805470013 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543805470013 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543805470013 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543805470028 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543805470122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543805472327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543805472405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543805472420 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543805472530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543805472530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543805472874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543805475202 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543805475202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543805475436 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1543805475436 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543805475436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543805475436 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543805475749 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543805475765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543805476202 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543805476202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543805476390 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543805476655 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/output_files/RCC_Test.fit.smsg " "Generated suppressed messages file U:/Classes/CPRE281/finalProj/Test_Files/Register_Counter_Combo_Test/output_files/RCC_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543805477046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1609 " "Peak virtual memory: 1609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543805479395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 20:51:19 2018 " "Processing ended: Sun Dec 02 20:51:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543805479395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543805479395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543805479395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543805479395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543805481617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543805481617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 20:51:21 2018 " "Processing started: Sun Dec 02 20:51:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543805481617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543805481617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RCC_Test -c RCC_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RCC_Test -c RCC_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543805481617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543805482392 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543805484525 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543805484681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543805485760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 20:51:25 2018 " "Processing ended: Sun Dec 02 20:51:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543805485760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543805485760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543805485760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543805485760 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543805486766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543805487466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543805487470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 20:51:26 2018 " "Processing started: Sun Dec 02 20:51:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543805487470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543805487470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RCC_Test -c RCC_Test " "Command: quartus_sta RCC_Test -c RCC_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543805487470 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543805487574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543805488058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543805488058 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543805488105 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543805488105 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RCC_Test.sdc " "Synopsys Design Constraints File file not found: 'RCC_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543805488794 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543805488794 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1543805488794 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1543805488794 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543805488794 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1543805488809 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543805488809 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1543805488906 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543805489000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805489000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805489287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805489366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805489444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805489522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805489585 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543805489678 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543805489694 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543805489957 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543805490191 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1543805490191 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1543805490191 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1543805490191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805490191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805490379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805490457 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805490551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805490629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805490723 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543805490801 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543805490989 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1543805490989 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1543805490989 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1543805490989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805491067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805491145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805491208 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805491286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543805491364 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543805492412 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543805492412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543805493057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 20:51:33 2018 " "Processing ended: Sun Dec 02 20:51:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543805493057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543805493057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543805493057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543805493057 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543805494357 ""}
