void T_1 F_1 ( void )\r\n{\r\nT_2 V_1 = F_2 ( V_2 ) & V_3 ;\r\nF_3 ( V_1 | V_4 , V_2 ) ;\r\n}\r\nstatic void T_1 F_4 ( void )\r\n{\r\nint V_5 = 1000000 ;\r\nF_3 ( V_6 , V_7 ) ;\r\nF_3 ( V_8 , V_9 ) ;\r\nF_3 ( V_10 | V_11 , V_12 ) ;\r\nwhile ( V_5 -- ) {\r\nif ( V_13 == ( F_2 ( V_14 ) & V_13 ) ) {\r\nF_3 ( V_10 | V_11 | V_15 , V_12 ) ;\r\nF_5 ( V_16 L_1 ) ;\r\nbreak;\r\n}\r\nF_6 () ;\r\n}\r\n}\r\nvoid T_1 F_7 ( void )\r\n{\r\nF_3 ( 0xff000000 , V_17 ) ;\r\nF_3 ( 0xc0000000 , V_18 ) ;\r\nF_3 ( 0xfffefffe , V_19 ) ;\r\nF_3 ( F_2 ( V_20 ) & ~ 0x00c00000 , V_20 ) ;\r\nF_8 ( & V_21 ) ;\r\n}\r\nvoid T_1 F_9 ( int V_22 )\r\n{\r\nswitch ( V_22 ) {\r\ncase V_23 :\r\nF_3 ( F_2 ( V_20 ) | 0x00400000 , V_20 ) ;\r\nF_8 ( & V_24 ) ;\r\nbreak;\r\ncase V_25 :\r\nF_3 ( F_2 ( V_20 ) | 0x00800000 , V_20 ) ;\r\nF_8 ( & V_26 ) ;\r\nbreak;\r\ncase V_27 :\r\nF_3 ( 0x40000000 , V_28 ) ;\r\nF_3 ( 0x0000fffe , V_29 ) ;\r\nbreak;\r\ncase V_30 :\r\nF_3 ( 0x80000000 , V_28 ) ;\r\nF_3 ( 0xfffe0000 , V_29 ) ;\r\nbreak;\r\ncase V_31 :\r\nF_3 ( 0x40000000 , V_28 ) ;\r\nF_8 ( & V_32 ) ;\r\nbreak;\r\ncase V_33 :\r\nF_3 ( 0x80000000 , V_28 ) ;\r\nF_8 ( & V_34 ) ;\r\nbreak;\r\ndefault:\r\nF_10 () ;\r\n}\r\n}\r\nvoid T_1 F_11 ( void )\r\n{\r\n}\r\nstatic int T_1 F_12 ( void )\r\n{\r\nint V_35 , V_36 ;\r\nF_4 () ;\r\nV_36 = F_13 ( V_21 . V_37 , V_38 ) ;\r\nif ( V_36 > 0 ) {\r\nV_39 [ 1 ] . V_40 =\r\nF_13 ( V_21 . V_37 , V_41 ) ;\r\nV_39 [ 2 ] . V_40 =\r\nF_13 ( V_21 . V_37 , V_42 ) ;\r\nV_39 [ 3 ] . V_40 = V_36 ;\r\nV_39 [ 4 ] . V_40 =\r\nF_13 ( V_21 . V_37 , V_43 ) ;\r\nV_44 . V_45 = V_39 ;\r\nV_44 . V_46 = F_14 ( V_39 ) ;\r\n}\r\nV_35 = F_15 ( V_47 ,\r\nF_14 ( V_47 ) ) ;\r\nif ( F_16 ( V_35 != 0 ) )\r\nreturn V_35 ;\r\nreturn F_15 ( V_48 ,\r\nF_14 ( V_48 ) ) ;\r\n}\r\nvoid T_1 F_17 ( void )\r\n{\r\nF_18 ( V_47 ,\r\nF_14 ( V_47 ) ) ;\r\n}
