

================================================================
== Vivado HLS Report for 'conv_last'
================================================================
* Date:           Tue Dec 11 23:53:06 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  17388545|  17388545|  17388545|  17388545|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                     |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  17388544|  17388544|     33962|          -|          -|   512|    no    |
        | + Loop 1.1          |     33960|     33960|      8490|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1      |      8488|      8488|      2122|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1  |      2112|      2112|        11|          -|          -|   192|    no    |
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     386|    231|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        -|      -|     327|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1127|   1354|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U107  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fcmpdEe_x_U109  |ShuffleNetV2_fcmpdEe  |        0|      0|   66|  239|
    |ShuffleNetV2_fmulcud_x_U108  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |Total                        |                      |        0|      5|  414|  950|
    +-----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |ci_7_fu_304_p2       |     +    |      0|  29|  13|           8|           1|
    |co_22_fu_186_p2      |     +    |      0|  35|  15|          10|           1|
    |h_22_fu_241_p2       |     +    |      0|  14|   9|           3|           1|
    |tmp_189_fu_255_p2    |     +    |      0|  44|  18|          13|          13|
    |tmp_190_fu_288_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_191_fu_314_p2    |     +    |      0|  59|  23|          18|          18|
    |tmp_193_fu_336_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_194_fu_349_p2    |     +    |      0|  44|  18|          13|          13|
    |w_22_fu_274_p2       |     +    |      0|  14|   9|           3|           1|
    |tmp_187_fu_217_p2    |     -    |      0|  59|  23|          18|          18|
    |tmp_35_fu_394_p2     |    and   |      0|   0|   2|           1|           1|
    |exitcond1_fu_268_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond2_fu_235_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond3_fu_180_p2  |   icmp   |      0|   0|   6|          10|          11|
    |exitcond_fu_298_p2   |   icmp   |      0|   0|   4|           8|           8|
    |notlhs_fu_376_p2     |   icmp   |      0|   0|   4|           8|           2|
    |notrhs_fu_382_p2     |   icmp   |      0|   0|  13|          23|           1|
    |tmp_33_fu_388_p2     |    or    |      0|   0|   2|           1|           1|
    |output_r_d0          |  select  |      0|   0|  32|           1|          32|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 386| 231|         170|         156|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |ci_reg_155     |    9|          2|    8|         16|
    |co_reg_110     |    9|          2|   10|         20|
    |grp_fu_166_p1  |   15|          3|   32|         96|
    |h_reg_121      |    9|          2|    3|          6|
    |sum_reg_143    |    9|          2|   32|         64|
    |w_reg_132      |    9|          2|    3|          6|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  173|         37|   89|        232|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  23|   0|   23|          0|
    |bias_addr_reg_425               |   9|   0|    9|          0|
    |bias_load_reg_504               |  32|   0|   32|          0|
    |ci_7_reg_469                    |   8|   0|    8|          0|
    |ci_reg_155                      |   8|   0|    8|          0|
    |co_22_reg_410                   |  10|   0|   10|          0|
    |co_reg_110                      |  10|   0|   10|          0|
    |h_22_reg_433                    |   3|   0|    3|          0|
    |h_reg_121                       |   3|   0|    3|          0|
    |output_addr_reg_461             |  13|   0|   13|          0|
    |result_reg_509                  |  32|   0|   32|          0|
    |shuffleunit2_2_outpu_1_reg_489  |  32|   0|   32|          0|
    |sum_reg_143                     |  32|   0|   32|          0|
    |tmp_106_cast2_reg_456           |   3|   0|   13|         10|
    |tmp_108_reg_494                 |  32|   0|   32|          0|
    |tmp_187_reg_415                 |  12|   0|   18|          6|
    |tmp_330_cast_reg_420            |  10|   0|   13|          3|
    |tmp_333_cast_reg_443            |  13|   0|   15|          2|
    |tmp_34_reg_516                  |   1|   0|    1|          0|
    |tmp_cast3_reg_438               |   3|   0|   11|          8|
    |w_22_reg_451                    |   3|   0|    3|          0|
    |w_reg_132                       |   3|   0|    3|          0|
    |weight_load_reg_484             |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 327|   0|  356|         29|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |       conv_last      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |       conv_last      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |       conv_last      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |       conv_last      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |       conv_last      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |       conv_last      | return value |
|weight_address0                | out |   17|  ap_memory |        weight        |     array    |
|weight_ce0                     | out |    1|  ap_memory |        weight        |     array    |
|weight_q0                      |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0                  | out |    9|  ap_memory |         bias         |     array    |
|bias_ce0                       | out |    1|  ap_memory |         bias         |     array    |
|bias_q0                        |  in |   32|  ap_memory |         bias         |     array    |
|output_r_address0              | out |   13|  ap_memory |       output_r       |     array    |
|output_r_ce0                   | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0                   | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0                    | out |   32|  ap_memory |       output_r       |     array    |
|shuffleunit2_2_outpu_address0  | out |   12|  ap_memory | shuffleunit2_2_outpu |     array    |
|shuffleunit2_2_outpu_ce0       | out |    1|  ap_memory | shuffleunit2_2_outpu |     array    |
|shuffleunit2_2_outpu_q0        |  in |   32|  ap_memory | shuffleunit2_2_outpu |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

