
Encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004960  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08004a70  08004a70  00005a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004acc  08004acc  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004acc  08004acc  00006010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004acc  08004acc  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004acc  08004acc  00005acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ad0  08004ad0  00005ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004ad4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000476c  20000010  08004ae4  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000477c  08004ae4  0000677c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fbc8  00000000  00000000  00006039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f18  00000000  00000000  00015c01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff8  00000000  00000000  00018b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c31  00000000  00000000  00019b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a1d0  00000000  00000000  0001a749  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014a9a  00000000  00000000  00034919  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009390a  00000000  00000000  000493b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dccbd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004218  00000000  00000000  000dcd00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000e0f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08004a58 	.word	0x08004a58

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08004a58 	.word	0x08004a58

08000150 <__aeabi_fmul>:
 8000150:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000154:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000158:	bf1e      	ittt	ne
 800015a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015e:	ea92 0f0c 	teqne	r2, ip
 8000162:	ea93 0f0c 	teqne	r3, ip
 8000166:	d06f      	beq.n	8000248 <__aeabi_fmul+0xf8>
 8000168:	441a      	add	r2, r3
 800016a:	ea80 0c01 	eor.w	ip, r0, r1
 800016e:	0240      	lsls	r0, r0, #9
 8000170:	bf18      	it	ne
 8000172:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000176:	d01e      	beq.n	80001b6 <__aeabi_fmul+0x66>
 8000178:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800017c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000180:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000184:	fba0 3101 	umull	r3, r1, r0, r1
 8000188:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800018c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000190:	bf3e      	ittt	cc
 8000192:	0049      	lslcc	r1, r1, #1
 8000194:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000198:	005b      	lslcc	r3, r3, #1
 800019a:	ea40 0001 	orr.w	r0, r0, r1
 800019e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001a2:	2afd      	cmp	r2, #253	@ 0xfd
 80001a4:	d81d      	bhi.n	80001e2 <__aeabi_fmul+0x92>
 80001a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ae:	bf08      	it	eq
 80001b0:	f020 0001 	biceq.w	r0, r0, #1
 80001b4:	4770      	bx	lr
 80001b6:	f090 0f00 	teq	r0, #0
 80001ba:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001be:	bf08      	it	eq
 80001c0:	0249      	lsleq	r1, r1, #9
 80001c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ca:	3a7f      	subs	r2, #127	@ 0x7f
 80001cc:	bfc2      	ittt	gt
 80001ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d6:	4770      	bxgt	lr
 80001d8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001dc:	f04f 0300 	mov.w	r3, #0
 80001e0:	3a01      	subs	r2, #1
 80001e2:	dc5d      	bgt.n	80002a0 <__aeabi_fmul+0x150>
 80001e4:	f112 0f19 	cmn.w	r2, #25
 80001e8:	bfdc      	itt	le
 80001ea:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001ee:	4770      	bxle	lr
 80001f0:	f1c2 0200 	rsb	r2, r2, #0
 80001f4:	0041      	lsls	r1, r0, #1
 80001f6:	fa21 f102 	lsr.w	r1, r1, r2
 80001fa:	f1c2 0220 	rsb	r2, r2, #32
 80001fe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000202:	ea5f 0031 	movs.w	r0, r1, rrx
 8000206:	f140 0000 	adc.w	r0, r0, #0
 800020a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020e:	bf08      	it	eq
 8000210:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000214:	4770      	bx	lr
 8000216:	f092 0f00 	teq	r2, #0
 800021a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800021e:	bf02      	ittt	eq
 8000220:	0040      	lsleq	r0, r0, #1
 8000222:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000226:	3a01      	subeq	r2, #1
 8000228:	d0f9      	beq.n	800021e <__aeabi_fmul+0xce>
 800022a:	ea40 000c 	orr.w	r0, r0, ip
 800022e:	f093 0f00 	teq	r3, #0
 8000232:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000236:	bf02      	ittt	eq
 8000238:	0049      	lsleq	r1, r1, #1
 800023a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800023e:	3b01      	subeq	r3, #1
 8000240:	d0f9      	beq.n	8000236 <__aeabi_fmul+0xe6>
 8000242:	ea41 010c 	orr.w	r1, r1, ip
 8000246:	e78f      	b.n	8000168 <__aeabi_fmul+0x18>
 8000248:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800024c:	ea92 0f0c 	teq	r2, ip
 8000250:	bf18      	it	ne
 8000252:	ea93 0f0c 	teqne	r3, ip
 8000256:	d00a      	beq.n	800026e <__aeabi_fmul+0x11e>
 8000258:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800025c:	bf18      	it	ne
 800025e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000262:	d1d8      	bne.n	8000216 <__aeabi_fmul+0xc6>
 8000264:	ea80 0001 	eor.w	r0, r0, r1
 8000268:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800026c:	4770      	bx	lr
 800026e:	f090 0f00 	teq	r0, #0
 8000272:	bf17      	itett	ne
 8000274:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000278:	4608      	moveq	r0, r1
 800027a:	f091 0f00 	teqne	r1, #0
 800027e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000282:	d014      	beq.n	80002ae <__aeabi_fmul+0x15e>
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	d101      	bne.n	800028e <__aeabi_fmul+0x13e>
 800028a:	0242      	lsls	r2, r0, #9
 800028c:	d10f      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800028e:	ea93 0f0c 	teq	r3, ip
 8000292:	d103      	bne.n	800029c <__aeabi_fmul+0x14c>
 8000294:	024b      	lsls	r3, r1, #9
 8000296:	bf18      	it	ne
 8000298:	4608      	movne	r0, r1
 800029a:	d108      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002a4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002a8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002ac:	4770      	bx	lr
 80002ae:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_frsub>:
 80002b8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80002bc:	e002      	b.n	80002c4 <__addsf3>
 80002be:	bf00      	nop

080002c0 <__aeabi_fsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080002c4 <__addsf3>:
 80002c4:	0042      	lsls	r2, r0, #1
 80002c6:	bf1f      	itttt	ne
 80002c8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002cc:	ea92 0f03 	teqne	r2, r3
 80002d0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002d4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002d8:	d06a      	beq.n	80003b0 <__addsf3+0xec>
 80002da:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002de:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002e2:	bfc1      	itttt	gt
 80002e4:	18d2      	addgt	r2, r2, r3
 80002e6:	4041      	eorgt	r1, r0
 80002e8:	4048      	eorgt	r0, r1
 80002ea:	4041      	eorgt	r1, r0
 80002ec:	bfb8      	it	lt
 80002ee:	425b      	neglt	r3, r3
 80002f0:	2b19      	cmp	r3, #25
 80002f2:	bf88      	it	hi
 80002f4:	4770      	bxhi	lr
 80002f6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80002fa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002fe:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000302:	bf18      	it	ne
 8000304:	4240      	negne	r0, r0
 8000306:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800030a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800030e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000312:	bf18      	it	ne
 8000314:	4249      	negne	r1, r1
 8000316:	ea92 0f03 	teq	r2, r3
 800031a:	d03f      	beq.n	800039c <__addsf3+0xd8>
 800031c:	f1a2 0201 	sub.w	r2, r2, #1
 8000320:	fa41 fc03 	asr.w	ip, r1, r3
 8000324:	eb10 000c 	adds.w	r0, r0, ip
 8000328:	f1c3 0320 	rsb	r3, r3, #32
 800032c:	fa01 f103 	lsl.w	r1, r1, r3
 8000330:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000334:	d502      	bpl.n	800033c <__addsf3+0x78>
 8000336:	4249      	negs	r1, r1
 8000338:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800033c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000340:	d313      	bcc.n	800036a <__addsf3+0xa6>
 8000342:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000346:	d306      	bcc.n	8000356 <__addsf3+0x92>
 8000348:	0840      	lsrs	r0, r0, #1
 800034a:	ea4f 0131 	mov.w	r1, r1, rrx
 800034e:	f102 0201 	add.w	r2, r2, #1
 8000352:	2afe      	cmp	r2, #254	@ 0xfe
 8000354:	d251      	bcs.n	80003fa <__addsf3+0x136>
 8000356:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800035a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800035e:	bf08      	it	eq
 8000360:	f020 0001 	biceq.w	r0, r0, #1
 8000364:	ea40 0003 	orr.w	r0, r0, r3
 8000368:	4770      	bx	lr
 800036a:	0049      	lsls	r1, r1, #1
 800036c:	eb40 0000 	adc.w	r0, r0, r0
 8000370:	3a01      	subs	r2, #1
 8000372:	bf28      	it	cs
 8000374:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000378:	d2ed      	bcs.n	8000356 <__addsf3+0x92>
 800037a:	fab0 fc80 	clz	ip, r0
 800037e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000382:	ebb2 020c 	subs.w	r2, r2, ip
 8000386:	fa00 f00c 	lsl.w	r0, r0, ip
 800038a:	bfaa      	itet	ge
 800038c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000390:	4252      	neglt	r2, r2
 8000392:	4318      	orrge	r0, r3
 8000394:	bfbc      	itt	lt
 8000396:	40d0      	lsrlt	r0, r2
 8000398:	4318      	orrlt	r0, r3
 800039a:	4770      	bx	lr
 800039c:	f092 0f00 	teq	r2, #0
 80003a0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80003a4:	bf06      	itte	eq
 80003a6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80003aa:	3201      	addeq	r2, #1
 80003ac:	3b01      	subne	r3, #1
 80003ae:	e7b5      	b.n	800031c <__addsf3+0x58>
 80003b0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003b4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003b8:	bf18      	it	ne
 80003ba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003be:	d021      	beq.n	8000404 <__addsf3+0x140>
 80003c0:	ea92 0f03 	teq	r2, r3
 80003c4:	d004      	beq.n	80003d0 <__addsf3+0x10c>
 80003c6:	f092 0f00 	teq	r2, #0
 80003ca:	bf08      	it	eq
 80003cc:	4608      	moveq	r0, r1
 80003ce:	4770      	bx	lr
 80003d0:	ea90 0f01 	teq	r0, r1
 80003d4:	bf1c      	itt	ne
 80003d6:	2000      	movne	r0, #0
 80003d8:	4770      	bxne	lr
 80003da:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80003de:	d104      	bne.n	80003ea <__addsf3+0x126>
 80003e0:	0040      	lsls	r0, r0, #1
 80003e2:	bf28      	it	cs
 80003e4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80003e8:	4770      	bx	lr
 80003ea:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80003ee:	bf3c      	itt	cc
 80003f0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80003f4:	4770      	bxcc	lr
 80003f6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80003fa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80003fe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000402:	4770      	bx	lr
 8000404:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000408:	bf16      	itet	ne
 800040a:	4608      	movne	r0, r1
 800040c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000410:	4601      	movne	r1, r0
 8000412:	0242      	lsls	r2, r0, #9
 8000414:	bf06      	itte	eq
 8000416:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800041a:	ea90 0f01 	teqeq	r0, r1
 800041e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000422:	4770      	bx	lr

08000424 <__aeabi_ui2f>:
 8000424:	f04f 0300 	mov.w	r3, #0
 8000428:	e004      	b.n	8000434 <__aeabi_i2f+0x8>
 800042a:	bf00      	nop

0800042c <__aeabi_i2f>:
 800042c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	ea5f 0c00 	movs.w	ip, r0
 8000438:	bf08      	it	eq
 800043a:	4770      	bxeq	lr
 800043c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000440:	4601      	mov	r1, r0
 8000442:	f04f 0000 	mov.w	r0, #0
 8000446:	e01c      	b.n	8000482 <__aeabi_l2f+0x2a>

08000448 <__aeabi_ul2f>:
 8000448:	ea50 0201 	orrs.w	r2, r0, r1
 800044c:	bf08      	it	eq
 800044e:	4770      	bxeq	lr
 8000450:	f04f 0300 	mov.w	r3, #0
 8000454:	e00a      	b.n	800046c <__aeabi_l2f+0x14>
 8000456:	bf00      	nop

08000458 <__aeabi_l2f>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000464:	d502      	bpl.n	800046c <__aeabi_l2f+0x14>
 8000466:	4240      	negs	r0, r0
 8000468:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800046c:	ea5f 0c01 	movs.w	ip, r1
 8000470:	bf02      	ittt	eq
 8000472:	4684      	moveq	ip, r0
 8000474:	4601      	moveq	r1, r0
 8000476:	2000      	moveq	r0, #0
 8000478:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 800047c:	bf08      	it	eq
 800047e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000482:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000486:	fabc f28c 	clz	r2, ip
 800048a:	3a08      	subs	r2, #8
 800048c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000490:	db10      	blt.n	80004b4 <__aeabi_l2f+0x5c>
 8000492:	fa01 fc02 	lsl.w	ip, r1, r2
 8000496:	4463      	add	r3, ip
 8000498:	fa00 fc02 	lsl.w	ip, r0, r2
 800049c:	f1c2 0220 	rsb	r2, r2, #32
 80004a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004a4:	fa20 f202 	lsr.w	r2, r0, r2
 80004a8:	eb43 0002 	adc.w	r0, r3, r2
 80004ac:	bf08      	it	eq
 80004ae:	f020 0001 	biceq.w	r0, r0, #1
 80004b2:	4770      	bx	lr
 80004b4:	f102 0220 	add.w	r2, r2, #32
 80004b8:	fa01 fc02 	lsl.w	ip, r1, r2
 80004bc:	f1c2 0220 	rsb	r2, r2, #32
 80004c0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004c4:	fa21 f202 	lsr.w	r2, r1, r2
 80004c8:	eb43 0002 	adc.w	r0, r3, r2
 80004cc:	bf08      	it	eq
 80004ce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004d2:	4770      	bx	lr

080004d4 <__gesf2>:
 80004d4:	f04f 3cff 	mov.w	ip, #4294967295
 80004d8:	e006      	b.n	80004e8 <__cmpsf2+0x4>
 80004da:	bf00      	nop

080004dc <__lesf2>:
 80004dc:	f04f 0c01 	mov.w	ip, #1
 80004e0:	e002      	b.n	80004e8 <__cmpsf2+0x4>
 80004e2:	bf00      	nop

080004e4 <__cmpsf2>:
 80004e4:	f04f 0c01 	mov.w	ip, #1
 80004e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004ec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80004f0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80004f4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80004f8:	bf18      	it	ne
 80004fa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80004fe:	d011      	beq.n	8000524 <__cmpsf2+0x40>
 8000500:	b001      	add	sp, #4
 8000502:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000506:	bf18      	it	ne
 8000508:	ea90 0f01 	teqne	r0, r1
 800050c:	bf58      	it	pl
 800050e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000512:	bf88      	it	hi
 8000514:	17c8      	asrhi	r0, r1, #31
 8000516:	bf38      	it	cc
 8000518:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800051c:	bf18      	it	ne
 800051e:	f040 0001 	orrne.w	r0, r0, #1
 8000522:	4770      	bx	lr
 8000524:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000528:	d102      	bne.n	8000530 <__cmpsf2+0x4c>
 800052a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800052e:	d105      	bne.n	800053c <__cmpsf2+0x58>
 8000530:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000534:	d1e4      	bne.n	8000500 <__cmpsf2+0x1c>
 8000536:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800053a:	d0e1      	beq.n	8000500 <__cmpsf2+0x1c>
 800053c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <__aeabi_cfrcmple>:
 8000544:	4684      	mov	ip, r0
 8000546:	4608      	mov	r0, r1
 8000548:	4661      	mov	r1, ip
 800054a:	e7ff      	b.n	800054c <__aeabi_cfcmpeq>

0800054c <__aeabi_cfcmpeq>:
 800054c:	b50f      	push	{r0, r1, r2, r3, lr}
 800054e:	f7ff ffc9 	bl	80004e4 <__cmpsf2>
 8000552:	2800      	cmp	r0, #0
 8000554:	bf48      	it	mi
 8000556:	f110 0f00 	cmnmi.w	r0, #0
 800055a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800055c <__aeabi_fcmpeq>:
 800055c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000560:	f7ff fff4 	bl	800054c <__aeabi_cfcmpeq>
 8000564:	bf0c      	ite	eq
 8000566:	2001      	moveq	r0, #1
 8000568:	2000      	movne	r0, #0
 800056a:	f85d fb08 	ldr.w	pc, [sp], #8
 800056e:	bf00      	nop

08000570 <__aeabi_fcmplt>:
 8000570:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000574:	f7ff ffea 	bl	800054c <__aeabi_cfcmpeq>
 8000578:	bf34      	ite	cc
 800057a:	2001      	movcc	r0, #1
 800057c:	2000      	movcs	r0, #0
 800057e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000582:	bf00      	nop

08000584 <__aeabi_fcmple>:
 8000584:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000588:	f7ff ffe0 	bl	800054c <__aeabi_cfcmpeq>
 800058c:	bf94      	ite	ls
 800058e:	2001      	movls	r0, #1
 8000590:	2000      	movhi	r0, #0
 8000592:	f85d fb08 	ldr.w	pc, [sp], #8
 8000596:	bf00      	nop

08000598 <__aeabi_fcmpge>:
 8000598:	f84d ed08 	str.w	lr, [sp, #-8]!
 800059c:	f7ff ffd2 	bl	8000544 <__aeabi_cfrcmple>
 80005a0:	bf94      	ite	ls
 80005a2:	2001      	movls	r0, #1
 80005a4:	2000      	movhi	r0, #0
 80005a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005aa:	bf00      	nop

080005ac <__aeabi_fcmpgt>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff ffc8 	bl	8000544 <__aeabi_cfrcmple>
 80005b4:	bf34      	ite	cc
 80005b6:	2001      	movcc	r0, #1
 80005b8:	2000      	movcs	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80005c4:	4b17      	ldr	r3, [pc, #92]	@ (8000624 <MX_CAN_Init+0x64>)
 80005c6:	4a18      	ldr	r2, [pc, #96]	@ (8000628 <MX_CAN_Init+0x68>)
 80005c8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 80005ca:	4b16      	ldr	r3, [pc, #88]	@ (8000624 <MX_CAN_Init+0x64>)
 80005cc:	2210      	movs	r2, #16
 80005ce:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80005d0:	4b14      	ldr	r3, [pc, #80]	@ (8000624 <MX_CAN_Init+0x64>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80005d6:	4b13      	ldr	r3, [pc, #76]	@ (8000624 <MX_CAN_Init+0x64>)
 80005d8:	2200      	movs	r2, #0
 80005da:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 80005dc:	4b11      	ldr	r3, [pc, #68]	@ (8000624 <MX_CAN_Init+0x64>)
 80005de:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80005e2:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80005e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000624 <MX_CAN_Init+0x64>)
 80005e6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80005ea:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80005ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000624 <MX_CAN_Init+0x64>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80005f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000624 <MX_CAN_Init+0x64>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80005f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000624 <MX_CAN_Init+0x64>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80005fe:	4b09      	ldr	r3, [pc, #36]	@ (8000624 <MX_CAN_Init+0x64>)
 8000600:	2200      	movs	r2, #0
 8000602:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000604:	4b07      	ldr	r3, [pc, #28]	@ (8000624 <MX_CAN_Init+0x64>)
 8000606:	2200      	movs	r2, #0
 8000608:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800060a:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <MX_CAN_Init+0x64>)
 800060c:	2200      	movs	r2, #0
 800060e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000610:	4804      	ldr	r0, [pc, #16]	@ (8000624 <MX_CAN_Init+0x64>)
 8000612:	f000 fab9 	bl	8000b88 <HAL_CAN_Init>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 800061c:	f000 f914 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000620:	bf00      	nop
 8000622:	bd80      	pop	{r7, pc}
 8000624:	2000002c 	.word	0x2000002c
 8000628:	40006400 	.word	0x40006400

0800062c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b088      	sub	sp, #32
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000634:	f107 0310 	add.w	r3, r7, #16
 8000638:	2200      	movs	r2, #0
 800063a:	601a      	str	r2, [r3, #0]
 800063c:	605a      	str	r2, [r3, #4]
 800063e:	609a      	str	r2, [r3, #8]
 8000640:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4a1c      	ldr	r2, [pc, #112]	@ (80006b8 <HAL_CAN_MspInit+0x8c>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d131      	bne.n	80006b0 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800064c:	4b1b      	ldr	r3, [pc, #108]	@ (80006bc <HAL_CAN_MspInit+0x90>)
 800064e:	69db      	ldr	r3, [r3, #28]
 8000650:	4a1a      	ldr	r2, [pc, #104]	@ (80006bc <HAL_CAN_MspInit+0x90>)
 8000652:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000656:	61d3      	str	r3, [r2, #28]
 8000658:	4b18      	ldr	r3, [pc, #96]	@ (80006bc <HAL_CAN_MspInit+0x90>)
 800065a:	69db      	ldr	r3, [r3, #28]
 800065c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000660:	60fb      	str	r3, [r7, #12]
 8000662:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000664:	4b15      	ldr	r3, [pc, #84]	@ (80006bc <HAL_CAN_MspInit+0x90>)
 8000666:	699b      	ldr	r3, [r3, #24]
 8000668:	4a14      	ldr	r2, [pc, #80]	@ (80006bc <HAL_CAN_MspInit+0x90>)
 800066a:	f043 0304 	orr.w	r3, r3, #4
 800066e:	6193      	str	r3, [r2, #24]
 8000670:	4b12      	ldr	r3, [pc, #72]	@ (80006bc <HAL_CAN_MspInit+0x90>)
 8000672:	699b      	ldr	r3, [r3, #24]
 8000674:	f003 0304 	and.w	r3, r3, #4
 8000678:	60bb      	str	r3, [r7, #8]
 800067a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800067c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000680:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000682:	2300      	movs	r3, #0
 8000684:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068a:	f107 0310 	add.w	r3, r7, #16
 800068e:	4619      	mov	r1, r3
 8000690:	480b      	ldr	r0, [pc, #44]	@ (80006c0 <HAL_CAN_MspInit+0x94>)
 8000692:	f000 fd57 	bl	8001144 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000696:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800069a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800069c:	2302      	movs	r3, #2
 800069e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006a0:	2303      	movs	r3, #3
 80006a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a4:	f107 0310 	add.w	r3, r7, #16
 80006a8:	4619      	mov	r1, r3
 80006aa:	4805      	ldr	r0, [pc, #20]	@ (80006c0 <HAL_CAN_MspInit+0x94>)
 80006ac:	f000 fd4a 	bl	8001144 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80006b0:	bf00      	nop
 80006b2:	3720      	adds	r7, #32
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	40006400 	.word	0x40006400
 80006bc:	40021000 	.word	0x40021000
 80006c0:	40010800 	.word	0x40010800

080006c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b088      	sub	sp, #32
 80006c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ca:	f107 0310 	add.w	r3, r7, #16
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	605a      	str	r2, [r3, #4]
 80006d4:	609a      	str	r2, [r3, #8]
 80006d6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000744 <MX_GPIO_Init+0x80>)
 80006da:	699b      	ldr	r3, [r3, #24]
 80006dc:	4a19      	ldr	r2, [pc, #100]	@ (8000744 <MX_GPIO_Init+0x80>)
 80006de:	f043 0320 	orr.w	r3, r3, #32
 80006e2:	6193      	str	r3, [r2, #24]
 80006e4:	4b17      	ldr	r3, [pc, #92]	@ (8000744 <MX_GPIO_Init+0x80>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	f003 0320 	and.w	r3, r3, #32
 80006ec:	60fb      	str	r3, [r7, #12]
 80006ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f0:	4b14      	ldr	r3, [pc, #80]	@ (8000744 <MX_GPIO_Init+0x80>)
 80006f2:	699b      	ldr	r3, [r3, #24]
 80006f4:	4a13      	ldr	r2, [pc, #76]	@ (8000744 <MX_GPIO_Init+0x80>)
 80006f6:	f043 0308 	orr.w	r3, r3, #8
 80006fa:	6193      	str	r3, [r2, #24]
 80006fc:	4b11      	ldr	r3, [pc, #68]	@ (8000744 <MX_GPIO_Init+0x80>)
 80006fe:	699b      	ldr	r3, [r3, #24]
 8000700:	f003 0308 	and.w	r3, r3, #8
 8000704:	60bb      	str	r3, [r7, #8]
 8000706:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000708:	4b0e      	ldr	r3, [pc, #56]	@ (8000744 <MX_GPIO_Init+0x80>)
 800070a:	699b      	ldr	r3, [r3, #24]
 800070c:	4a0d      	ldr	r2, [pc, #52]	@ (8000744 <MX_GPIO_Init+0x80>)
 800070e:	f043 0304 	orr.w	r3, r3, #4
 8000712:	6193      	str	r3, [r2, #24]
 8000714:	4b0b      	ldr	r3, [pc, #44]	@ (8000744 <MX_GPIO_Init+0x80>)
 8000716:	699b      	ldr	r3, [r3, #24]
 8000718:	f003 0304 	and.w	r3, r3, #4
 800071c:	607b      	str	r3, [r7, #4]
 800071e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : ENC_0_Pin ENC_1_Pin ENC_2_Pin ENC_3_Pin
                           ENC_4_Pin ENC_5_Pin ENC_6_Pin ENC_7_Pin
                           ENC_8_Pin ENC_9_Pin */
  GPIO_InitStruct.Pin = ENC_0_Pin|ENC_1_Pin|ENC_2_Pin|ENC_3_Pin
 8000720:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8000724:	613b      	str	r3, [r7, #16]
                          |ENC_4_Pin|ENC_5_Pin|ENC_6_Pin|ENC_7_Pin
                          |ENC_8_Pin|ENC_9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000726:	2300      	movs	r3, #0
 8000728:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800072a:	2301      	movs	r3, #1
 800072c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800072e:	f107 0310 	add.w	r3, r7, #16
 8000732:	4619      	mov	r1, r3
 8000734:	4804      	ldr	r0, [pc, #16]	@ (8000748 <MX_GPIO_Init+0x84>)
 8000736:	f000 fd05 	bl	8001144 <HAL_GPIO_Init>

}
 800073a:	bf00      	nop
 800073c:	3720      	adds	r7, #32
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	40021000 	.word	0x40021000
 8000748:	40010c00 	.word	0x40010c00

0800074c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000752:	f000 f9e7 	bl	8000b24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000756:	f000 f81f 	bl	8000798 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800075a:	f7ff ffb3 	bl	80006c4 <MX_GPIO_Init>
  MX_CAN_Init();
 800075e:	f7ff ff2f 	bl	80005c0 <MX_CAN_Init>
  MX_TIM2_Init();
 8000762:	f000 f951 	bl	8000a08 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  // start TIM2 for delays in us
  HAL_TIM_Base_Start(&htim2);
 8000766:	4808      	ldr	r0, [pc, #32]	@ (8000788 <main+0x3c>)
 8000768:	f001 faec 	bl	8001d44 <HAL_TIM_Base_Start>

  // task creation
  xTaskCreate(Encoder_Task, "Encoder main task", 128, NULL, 5, &Encoder_main_task);
 800076c:	4b07      	ldr	r3, [pc, #28]	@ (800078c <main+0x40>)
 800076e:	9301      	str	r3, [sp, #4]
 8000770:	2305      	movs	r3, #5
 8000772:	9300      	str	r3, [sp, #0]
 8000774:	2300      	movs	r3, #0
 8000776:	2280      	movs	r2, #128	@ 0x80
 8000778:	4905      	ldr	r1, [pc, #20]	@ (8000790 <main+0x44>)
 800077a:	4806      	ldr	r0, [pc, #24]	@ (8000794 <main+0x48>)
 800077c:	f002 fbae 	bl	8002edc <xTaskCreate>

  // start the scheduler
  vTaskStartScheduler();
 8000780:	f002 fd0c 	bl	800319c <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000784:	bf00      	nop
 8000786:	e7fd      	b.n	8000784 <main+0x38>
 8000788:	200000a0 	.word	0x200000a0
 800078c:	20000054 	.word	0x20000054
 8000790:	08004a70 	.word	0x08004a70
 8000794:	080027b1 	.word	0x080027b1

08000798 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b090      	sub	sp, #64	@ 0x40
 800079c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079e:	f107 0318 	add.w	r3, r7, #24
 80007a2:	2228      	movs	r2, #40	@ 0x28
 80007a4:	2100      	movs	r1, #0
 80007a6:	4618      	mov	r0, r3
 80007a8:	f004 f91c 	bl	80049e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007ac:	1d3b      	adds	r3, r7, #4
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	605a      	str	r2, [r3, #4]
 80007b4:	609a      	str	r2, [r3, #8]
 80007b6:	60da      	str	r2, [r3, #12]
 80007b8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007ba:	2301      	movs	r3, #1
 80007bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007be:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80007c4:	2300      	movs	r3, #0
 80007c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007c8:	2301      	movs	r3, #1
 80007ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007cc:	2302      	movs	r3, #2
 80007ce:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80007d6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80007da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007dc:	f107 0318 	add.w	r3, r7, #24
 80007e0:	4618      	mov	r0, r3
 80007e2:	f000 fe33 	bl	800144c <HAL_RCC_OscConfig>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80007ec:	f000 f82c 	bl	8000848 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007f0:	230f      	movs	r3, #15
 80007f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007f4:	2302      	movs	r3, #2
 80007f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f8:	2300      	movs	r3, #0
 80007fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000800:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000802:	2300      	movs	r3, #0
 8000804:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2102      	movs	r1, #2
 800080a:	4618      	mov	r0, r3
 800080c:	f001 f8a0 	bl	8001950 <HAL_RCC_ClockConfig>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000816:	f000 f817 	bl	8000848 <Error_Handler>
  }
}
 800081a:	bf00      	nop
 800081c:	3740      	adds	r7, #64	@ 0x40
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
	...

08000824 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a04      	ldr	r2, [pc, #16]	@ (8000844 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d101      	bne.n	800083a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000836:	f000 f98b 	bl	8000b50 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800083a:	bf00      	nop
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	40000400 	.word	0x40000400

08000848 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800084c:	b672      	cpsid	i
}
 800084e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000850:	bf00      	nop
 8000852:	e7fd      	b.n	8000850 <Error_Handler+0x8>

08000854 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000854:	b480      	push	{r7}
 8000856:	b085      	sub	sp, #20
 8000858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800085a:	4b15      	ldr	r3, [pc, #84]	@ (80008b0 <HAL_MspInit+0x5c>)
 800085c:	699b      	ldr	r3, [r3, #24]
 800085e:	4a14      	ldr	r2, [pc, #80]	@ (80008b0 <HAL_MspInit+0x5c>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	6193      	str	r3, [r2, #24]
 8000866:	4b12      	ldr	r3, [pc, #72]	@ (80008b0 <HAL_MspInit+0x5c>)
 8000868:	699b      	ldr	r3, [r3, #24]
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	60bb      	str	r3, [r7, #8]
 8000870:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000872:	4b0f      	ldr	r3, [pc, #60]	@ (80008b0 <HAL_MspInit+0x5c>)
 8000874:	69db      	ldr	r3, [r3, #28]
 8000876:	4a0e      	ldr	r2, [pc, #56]	@ (80008b0 <HAL_MspInit+0x5c>)
 8000878:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800087c:	61d3      	str	r3, [r2, #28]
 800087e:	4b0c      	ldr	r3, [pc, #48]	@ (80008b0 <HAL_MspInit+0x5c>)
 8000880:	69db      	ldr	r3, [r3, #28]
 8000882:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000886:	607b      	str	r3, [r7, #4]
 8000888:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800088a:	4b0a      	ldr	r3, [pc, #40]	@ (80008b4 <HAL_MspInit+0x60>)
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800089e:	60fb      	str	r3, [r7, #12]
 80008a0:	4a04      	ldr	r2, [pc, #16]	@ (80008b4 <HAL_MspInit+0x60>)
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008a6:	bf00      	nop
 80008a8:	3714      	adds	r7, #20
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bc80      	pop	{r7}
 80008ae:	4770      	bx	lr
 80008b0:	40021000 	.word	0x40021000
 80008b4:	40010000 	.word	0x40010000

080008b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b08e      	sub	sp, #56	@ 0x38
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80008c0:	2300      	movs	r3, #0
 80008c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80008c8:	2300      	movs	r3, #0
 80008ca:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80008ce:	4b34      	ldr	r3, [pc, #208]	@ (80009a0 <HAL_InitTick+0xe8>)
 80008d0:	69db      	ldr	r3, [r3, #28]
 80008d2:	4a33      	ldr	r2, [pc, #204]	@ (80009a0 <HAL_InitTick+0xe8>)
 80008d4:	f043 0302 	orr.w	r3, r3, #2
 80008d8:	61d3      	str	r3, [r2, #28]
 80008da:	4b31      	ldr	r3, [pc, #196]	@ (80009a0 <HAL_InitTick+0xe8>)
 80008dc:	69db      	ldr	r3, [r3, #28]
 80008de:	f003 0302 	and.w	r3, r3, #2
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008e6:	f107 0210 	add.w	r2, r7, #16
 80008ea:	f107 0314 	add.w	r3, r7, #20
 80008ee:	4611      	mov	r1, r2
 80008f0:	4618      	mov	r0, r3
 80008f2:	f001 f989 	bl	8001c08 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80008f6:	6a3b      	ldr	r3, [r7, #32]
 80008f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80008fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d103      	bne.n	8000908 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000900:	f001 f96e 	bl	8001be0 <HAL_RCC_GetPCLK1Freq>
 8000904:	6378      	str	r0, [r7, #52]	@ 0x34
 8000906:	e004      	b.n	8000912 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000908:	f001 f96a 	bl	8001be0 <HAL_RCC_GetPCLK1Freq>
 800090c:	4603      	mov	r3, r0
 800090e:	005b      	lsls	r3, r3, #1
 8000910:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000914:	4a23      	ldr	r2, [pc, #140]	@ (80009a4 <HAL_InitTick+0xec>)
 8000916:	fba2 2303 	umull	r2, r3, r2, r3
 800091a:	0c9b      	lsrs	r3, r3, #18
 800091c:	3b01      	subs	r3, #1
 800091e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8000920:	4b21      	ldr	r3, [pc, #132]	@ (80009a8 <HAL_InitTick+0xf0>)
 8000922:	4a22      	ldr	r2, [pc, #136]	@ (80009ac <HAL_InitTick+0xf4>)
 8000924:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8000926:	4b20      	ldr	r3, [pc, #128]	@ (80009a8 <HAL_InitTick+0xf0>)
 8000928:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800092c:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 800092e:	4a1e      	ldr	r2, [pc, #120]	@ (80009a8 <HAL_InitTick+0xf0>)
 8000930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000932:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8000934:	4b1c      	ldr	r3, [pc, #112]	@ (80009a8 <HAL_InitTick+0xf0>)
 8000936:	2200      	movs	r2, #0
 8000938:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800093a:	4b1b      	ldr	r3, [pc, #108]	@ (80009a8 <HAL_InitTick+0xf0>)
 800093c:	2200      	movs	r2, #0
 800093e:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000940:	4b19      	ldr	r3, [pc, #100]	@ (80009a8 <HAL_InitTick+0xf0>)
 8000942:	2200      	movs	r2, #0
 8000944:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8000946:	4818      	ldr	r0, [pc, #96]	@ (80009a8 <HAL_InitTick+0xf0>)
 8000948:	f001 f9ac 	bl	8001ca4 <HAL_TIM_Base_Init>
 800094c:	4603      	mov	r3, r0
 800094e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000952:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000956:	2b00      	cmp	r3, #0
 8000958:	d11b      	bne.n	8000992 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 800095a:	4813      	ldr	r0, [pc, #76]	@ (80009a8 <HAL_InitTick+0xf0>)
 800095c:	f001 fa3c 	bl	8001dd8 <HAL_TIM_Base_Start_IT>
 8000960:	4603      	mov	r3, r0
 8000962:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000966:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800096a:	2b00      	cmp	r3, #0
 800096c:	d111      	bne.n	8000992 <HAL_InitTick+0xda>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800096e:	201d      	movs	r0, #29
 8000970:	f000 fbd9 	bl	8001126 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2b0f      	cmp	r3, #15
 8000978:	d808      	bhi.n	800098c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 800097a:	2200      	movs	r2, #0
 800097c:	6879      	ldr	r1, [r7, #4]
 800097e:	201d      	movs	r0, #29
 8000980:	f000 fbb5 	bl	80010ee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000984:	4a0a      	ldr	r2, [pc, #40]	@ (80009b0 <HAL_InitTick+0xf8>)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6013      	str	r3, [r2, #0]
 800098a:	e002      	b.n	8000992 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 800098c:	2301      	movs	r3, #1
 800098e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000992:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000996:	4618      	mov	r0, r3
 8000998:	3738      	adds	r7, #56	@ 0x38
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40021000 	.word	0x40021000
 80009a4:	431bde83 	.word	0x431bde83
 80009a8:	20000058 	.word	0x20000058
 80009ac:	40000400 	.word	0x40000400
 80009b0:	20000004 	.word	0x20000004

080009b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009b8:	bf00      	nop
 80009ba:	e7fd      	b.n	80009b8 <NMI_Handler+0x4>

080009bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009c0:	bf00      	nop
 80009c2:	e7fd      	b.n	80009c0 <HardFault_Handler+0x4>

080009c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009c8:	bf00      	nop
 80009ca:	e7fd      	b.n	80009c8 <MemManage_Handler+0x4>

080009cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009d0:	bf00      	nop
 80009d2:	e7fd      	b.n	80009d0 <BusFault_Handler+0x4>

080009d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009d8:	bf00      	nop
 80009da:	e7fd      	b.n	80009d8 <UsageFault_Handler+0x4>

080009dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009e0:	bf00      	nop
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bc80      	pop	{r7}
 80009e6:	4770      	bx	lr

080009e8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80009ec:	4802      	ldr	r0, [pc, #8]	@ (80009f8 <TIM3_IRQHandler+0x10>)
 80009ee:	f001 fa45 	bl	8001e7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	20000058 	.word	0x20000058

080009fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a00:	bf00      	nop
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bc80      	pop	{r7}
 8000a06:	4770      	bx	lr

08000a08 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b086      	sub	sp, #24
 8000a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a0e:	f107 0308 	add.w	r3, r7, #8
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	605a      	str	r2, [r3, #4]
 8000a18:	609a      	str	r2, [r3, #8]
 8000a1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a1c:	463b      	mov	r3, r7
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a24:	4b1d      	ldr	r3, [pc, #116]	@ (8000a9c <MX_TIM2_Init+0x94>)
 8000a26:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a2a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a9c <MX_TIM2_Init+0x94>)
 8000a2e:	2247      	movs	r2, #71	@ 0x47
 8000a30:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a32:	4b1a      	ldr	r3, [pc, #104]	@ (8000a9c <MX_TIM2_Init+0x94>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000a38:	4b18      	ldr	r3, [pc, #96]	@ (8000a9c <MX_TIM2_Init+0x94>)
 8000a3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a3e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a40:	4b16      	ldr	r3, [pc, #88]	@ (8000a9c <MX_TIM2_Init+0x94>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a46:	4b15      	ldr	r3, [pc, #84]	@ (8000a9c <MX_TIM2_Init+0x94>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a4c:	4813      	ldr	r0, [pc, #76]	@ (8000a9c <MX_TIM2_Init+0x94>)
 8000a4e:	f001 f929 	bl	8001ca4 <HAL_TIM_Base_Init>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000a58:	f7ff fef6 	bl	8000848 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a62:	f107 0308 	add.w	r3, r7, #8
 8000a66:	4619      	mov	r1, r3
 8000a68:	480c      	ldr	r0, [pc, #48]	@ (8000a9c <MX_TIM2_Init+0x94>)
 8000a6a:	f001 faf7 	bl	800205c <HAL_TIM_ConfigClockSource>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000a74:	f7ff fee8 	bl	8000848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a80:	463b      	mov	r3, r7
 8000a82:	4619      	mov	r1, r3
 8000a84:	4805      	ldr	r0, [pc, #20]	@ (8000a9c <MX_TIM2_Init+0x94>)
 8000a86:	f001 fcd9 	bl	800243c <HAL_TIMEx_MasterConfigSynchronization>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000a90:	f7ff feda 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a94:	bf00      	nop
 8000a96:	3718      	adds	r7, #24
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	200000a0 	.word	0x200000a0

08000aa0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b085      	sub	sp, #20
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ab0:	d10b      	bne.n	8000aca <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ab2:	4b08      	ldr	r3, [pc, #32]	@ (8000ad4 <HAL_TIM_Base_MspInit+0x34>)
 8000ab4:	69db      	ldr	r3, [r3, #28]
 8000ab6:	4a07      	ldr	r2, [pc, #28]	@ (8000ad4 <HAL_TIM_Base_MspInit+0x34>)
 8000ab8:	f043 0301 	orr.w	r3, r3, #1
 8000abc:	61d3      	str	r3, [r2, #28]
 8000abe:	4b05      	ldr	r3, [pc, #20]	@ (8000ad4 <HAL_TIM_Base_MspInit+0x34>)
 8000ac0:	69db      	ldr	r3, [r3, #28]
 8000ac2:	f003 0301 	and.w	r3, r3, #1
 8000ac6:	60fb      	str	r3, [r7, #12]
 8000ac8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000aca:	bf00      	nop
 8000acc:	3714      	adds	r7, #20
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr
 8000ad4:	40021000 	.word	0x40021000

08000ad8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ad8:	f7ff ff90 	bl	80009fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000adc:	480b      	ldr	r0, [pc, #44]	@ (8000b0c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000ade:	490c      	ldr	r1, [pc, #48]	@ (8000b10 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000ae0:	4a0c      	ldr	r2, [pc, #48]	@ (8000b14 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000ae2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ae4:	e002      	b.n	8000aec <LoopCopyDataInit>

08000ae6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ae6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ae8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aea:	3304      	adds	r3, #4

08000aec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000af0:	d3f9      	bcc.n	8000ae6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000af2:	4a09      	ldr	r2, [pc, #36]	@ (8000b18 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000af4:	4c09      	ldr	r4, [pc, #36]	@ (8000b1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000af6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000af8:	e001      	b.n	8000afe <LoopFillZerobss>

08000afa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000afa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000afc:	3204      	adds	r2, #4

08000afe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000afe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b00:	d3fb      	bcc.n	8000afa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b02:	f003 ff77 	bl	80049f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b06:	f7ff fe21 	bl	800074c <main>
  bx lr
 8000b0a:	4770      	bx	lr
  ldr r0, =_sdata
 8000b0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b10:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000b14:	08004ad4 	.word	0x08004ad4
  ldr r2, =_sbss
 8000b18:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000b1c:	2000477c 	.word	0x2000477c

08000b20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b20:	e7fe      	b.n	8000b20 <ADC1_2_IRQHandler>
	...

08000b24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b28:	4b08      	ldr	r3, [pc, #32]	@ (8000b4c <HAL_Init+0x28>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a07      	ldr	r2, [pc, #28]	@ (8000b4c <HAL_Init+0x28>)
 8000b2e:	f043 0310 	orr.w	r3, r3, #16
 8000b32:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b34:	2003      	movs	r0, #3
 8000b36:	f000 facf 	bl	80010d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b3a:	200f      	movs	r0, #15
 8000b3c:	f7ff febc 	bl	80008b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b40:	f7ff fe88 	bl	8000854 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b44:	2300      	movs	r3, #0
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40022000 	.word	0x40022000

08000b50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b54:	4b05      	ldr	r3, [pc, #20]	@ (8000b6c <HAL_IncTick+0x1c>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	461a      	mov	r2, r3
 8000b5a:	4b05      	ldr	r3, [pc, #20]	@ (8000b70 <HAL_IncTick+0x20>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4413      	add	r3, r2
 8000b60:	4a03      	ldr	r2, [pc, #12]	@ (8000b70 <HAL_IncTick+0x20>)
 8000b62:	6013      	str	r3, [r2, #0]
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bc80      	pop	{r7}
 8000b6a:	4770      	bx	lr
 8000b6c:	20000008 	.word	0x20000008
 8000b70:	200000e8 	.word	0x200000e8

08000b74 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  return uwTick;
 8000b78:	4b02      	ldr	r3, [pc, #8]	@ (8000b84 <HAL_GetTick+0x10>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bc80      	pop	{r7}
 8000b82:	4770      	bx	lr
 8000b84:	200000e8 	.word	0x200000e8

08000b88 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d101      	bne.n	8000b9a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000b96:	2301      	movs	r3, #1
 8000b98:	e0ed      	b.n	8000d76 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d102      	bne.n	8000bac <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f7ff fd40 	bl	800062c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	681a      	ldr	r2, [r3, #0]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f042 0201 	orr.w	r2, r2, #1
 8000bba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000bbc:	f7ff ffda 	bl	8000b74 <HAL_GetTick>
 8000bc0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000bc2:	e012      	b.n	8000bea <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000bc4:	f7ff ffd6 	bl	8000b74 <HAL_GetTick>
 8000bc8:	4602      	mov	r2, r0
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	1ad3      	subs	r3, r2, r3
 8000bce:	2b0a      	cmp	r3, #10
 8000bd0:	d90b      	bls.n	8000bea <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bd6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2205      	movs	r2, #5
 8000be2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000be6:	2301      	movs	r3, #1
 8000be8:	e0c5      	b.n	8000d76 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d0e5      	beq.n	8000bc4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	681a      	ldr	r2, [r3, #0]
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f022 0202 	bic.w	r2, r2, #2
 8000c06:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c08:	f7ff ffb4 	bl	8000b74 <HAL_GetTick>
 8000c0c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c0e:	e012      	b.n	8000c36 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c10:	f7ff ffb0 	bl	8000b74 <HAL_GetTick>
 8000c14:	4602      	mov	r2, r0
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	1ad3      	subs	r3, r2, r3
 8000c1a:	2b0a      	cmp	r3, #10
 8000c1c:	d90b      	bls.n	8000c36 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c22:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	2205      	movs	r2, #5
 8000c2e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000c32:	2301      	movs	r3, #1
 8000c34:	e09f      	b.n	8000d76 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	f003 0302 	and.w	r3, r3, #2
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d1e5      	bne.n	8000c10 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	7e1b      	ldrb	r3, [r3, #24]
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d108      	bne.n	8000c5e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	681a      	ldr	r2, [r3, #0]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	e007      	b.n	8000c6e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000c6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	7e5b      	ldrb	r3, [r3, #25]
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d108      	bne.n	8000c88 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	e007      	b.n	8000c98 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000c96:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	7e9b      	ldrb	r3, [r3, #26]
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d108      	bne.n	8000cb2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f042 0220 	orr.w	r2, r2, #32
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	e007      	b.n	8000cc2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	f022 0220 	bic.w	r2, r2, #32
 8000cc0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	7edb      	ldrb	r3, [r3, #27]
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d108      	bne.n	8000cdc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f022 0210 	bic.w	r2, r2, #16
 8000cd8:	601a      	str	r2, [r3, #0]
 8000cda:	e007      	b.n	8000cec <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f042 0210 	orr.w	r2, r2, #16
 8000cea:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	7f1b      	ldrb	r3, [r3, #28]
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d108      	bne.n	8000d06 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f042 0208 	orr.w	r2, r2, #8
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	e007      	b.n	8000d16 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f022 0208 	bic.w	r2, r2, #8
 8000d14:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	7f5b      	ldrb	r3, [r3, #29]
 8000d1a:	2b01      	cmp	r3, #1
 8000d1c:	d108      	bne.n	8000d30 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f042 0204 	orr.w	r2, r2, #4
 8000d2c:	601a      	str	r2, [r3, #0]
 8000d2e:	e007      	b.n	8000d40 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f022 0204 	bic.w	r2, r2, #4
 8000d3e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	689a      	ldr	r2, [r3, #8]
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	68db      	ldr	r3, [r3, #12]
 8000d48:	431a      	orrs	r2, r3
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	691b      	ldr	r3, [r3, #16]
 8000d4e:	431a      	orrs	r2, r3
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	695b      	ldr	r3, [r3, #20]
 8000d54:	ea42 0103 	orr.w	r1, r2, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	1e5a      	subs	r2, r3, #1
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	430a      	orrs	r2, r1
 8000d64:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	2200      	movs	r2, #0
 8000d6a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2201      	movs	r2, #1
 8000d70:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000d74:	2300      	movs	r3, #0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3710      	adds	r7, #16
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	b089      	sub	sp, #36	@ 0x24
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	60f8      	str	r0, [r7, #12]
 8000d86:	60b9      	str	r1, [r7, #8]
 8000d88:	607a      	str	r2, [r7, #4]
 8000d8a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d92:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000d9c:	7ffb      	ldrb	r3, [r7, #31]
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d003      	beq.n	8000daa <HAL_CAN_AddTxMessage+0x2c>
 8000da2:	7ffb      	ldrb	r3, [r7, #31]
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	f040 80ad 	bne.w	8000f04 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000daa:	69bb      	ldr	r3, [r7, #24]
 8000dac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d10a      	bne.n	8000dca <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000db4:	69bb      	ldr	r3, [r7, #24]
 8000db6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d105      	bne.n	8000dca <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000dbe:	69bb      	ldr	r3, [r7, #24]
 8000dc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	f000 8095 	beq.w	8000ef4 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	0e1b      	lsrs	r3, r3, #24
 8000dce:	f003 0303 	and.w	r3, r3, #3
 8000dd2:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	409a      	lsls	r2, r3
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	689b      	ldr	r3, [r3, #8]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d10d      	bne.n	8000e02 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000df0:	68f9      	ldr	r1, [r7, #12]
 8000df2:	6809      	ldr	r1, [r1, #0]
 8000df4:	431a      	orrs	r2, r3
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	3318      	adds	r3, #24
 8000dfa:	011b      	lsls	r3, r3, #4
 8000dfc:	440b      	add	r3, r1
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	e00f      	b.n	8000e22 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e0c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e12:	68f9      	ldr	r1, [r7, #12]
 8000e14:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000e16:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	3318      	adds	r3, #24
 8000e1c:	011b      	lsls	r3, r3, #4
 8000e1e:	440b      	add	r3, r1
 8000e20:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	6819      	ldr	r1, [r3, #0]
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	691a      	ldr	r2, [r3, #16]
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	3318      	adds	r3, #24
 8000e2e:	011b      	lsls	r3, r3, #4
 8000e30:	440b      	add	r3, r1
 8000e32:	3304      	adds	r3, #4
 8000e34:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	7d1b      	ldrb	r3, [r3, #20]
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d111      	bne.n	8000e62 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	681a      	ldr	r2, [r3, #0]
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	3318      	adds	r3, #24
 8000e46:	011b      	lsls	r3, r3, #4
 8000e48:	4413      	add	r3, r2
 8000e4a:	3304      	adds	r3, #4
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	6811      	ldr	r1, [r2, #0]
 8000e52:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	3318      	adds	r3, #24
 8000e5a:	011b      	lsls	r3, r3, #4
 8000e5c:	440b      	add	r3, r1
 8000e5e:	3304      	adds	r3, #4
 8000e60:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	3307      	adds	r3, #7
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	061a      	lsls	r2, r3, #24
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	3306      	adds	r3, #6
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	041b      	lsls	r3, r3, #16
 8000e72:	431a      	orrs	r2, r3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	3305      	adds	r3, #5
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	021b      	lsls	r3, r3, #8
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	687a      	ldr	r2, [r7, #4]
 8000e80:	3204      	adds	r2, #4
 8000e82:	7812      	ldrb	r2, [r2, #0]
 8000e84:	4610      	mov	r0, r2
 8000e86:	68fa      	ldr	r2, [r7, #12]
 8000e88:	6811      	ldr	r1, [r2, #0]
 8000e8a:	ea43 0200 	orr.w	r2, r3, r0
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	011b      	lsls	r3, r3, #4
 8000e92:	440b      	add	r3, r1
 8000e94:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8000e98:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	3303      	adds	r3, #3
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	061a      	lsls	r2, r3, #24
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	3302      	adds	r3, #2
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	041b      	lsls	r3, r3, #16
 8000eaa:	431a      	orrs	r2, r3
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	021b      	lsls	r3, r3, #8
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	7812      	ldrb	r2, [r2, #0]
 8000eba:	4610      	mov	r0, r2
 8000ebc:	68fa      	ldr	r2, [r7, #12]
 8000ebe:	6811      	ldr	r1, [r2, #0]
 8000ec0:	ea43 0200 	orr.w	r2, r3, r0
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	440b      	add	r3, r1
 8000eca:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000ece:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	3318      	adds	r3, #24
 8000ed8:	011b      	lsls	r3, r3, #4
 8000eda:	4413      	add	r3, r2
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	68fa      	ldr	r2, [r7, #12]
 8000ee0:	6811      	ldr	r1, [r2, #0]
 8000ee2:	f043 0201 	orr.w	r2, r3, #1
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	3318      	adds	r3, #24
 8000eea:	011b      	lsls	r3, r3, #4
 8000eec:	440b      	add	r3, r1
 8000eee:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	e00e      	b.n	8000f12 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8000f00:	2301      	movs	r3, #1
 8000f02:	e006      	b.n	8000f12 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f08:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000f10:	2301      	movs	r3, #1
  }
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3724      	adds	r7, #36	@ 0x24
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bc80      	pop	{r7}
 8000f1a:	4770      	bx	lr

08000f1c <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8000f24:	2300      	movs	r3, #0
 8000f26:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f2e:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8000f30:	7afb      	ldrb	r3, [r7, #11]
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d002      	beq.n	8000f3c <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8000f36:	7afb      	ldrb	r3, [r7, #11]
 8000f38:	2b02      	cmp	r3, #2
 8000f3a:	d11d      	bne.n	8000f78 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d002      	beq.n	8000f50 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	3301      	adds	r3, #1
 8000f4e:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d002      	beq.n	8000f64 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	3301      	adds	r3, #1
 8000f62:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	689b      	ldr	r3, [r3, #8]
 8000f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d002      	beq.n	8000f78 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	3301      	adds	r3, #1
 8000f76:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8000f78:	68fb      	ldr	r3, [r7, #12]
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr

08000f84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f003 0307 	and.w	r3, r3, #7
 8000f92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f94:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f9a:	68ba      	ldr	r2, [r7, #8]
 8000f9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fb6:	4a04      	ldr	r2, [pc, #16]	@ (8000fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	60d3      	str	r3, [r2, #12]
}
 8000fbc:	bf00      	nop
 8000fbe:	3714      	adds	r7, #20
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bc80      	pop	{r7}
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	e000ed00 	.word	0xe000ed00

08000fcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fd0:	4b04      	ldr	r3, [pc, #16]	@ (8000fe4 <__NVIC_GetPriorityGrouping+0x18>)
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	0a1b      	lsrs	r3, r3, #8
 8000fd6:	f003 0307 	and.w	r3, r3, #7
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	db0b      	blt.n	8001012 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	f003 021f 	and.w	r2, r3, #31
 8001000:	4906      	ldr	r1, [pc, #24]	@ (800101c <__NVIC_EnableIRQ+0x34>)
 8001002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001006:	095b      	lsrs	r3, r3, #5
 8001008:	2001      	movs	r0, #1
 800100a:	fa00 f202 	lsl.w	r2, r0, r2
 800100e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001012:	bf00      	nop
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	bc80      	pop	{r7}
 800101a:	4770      	bx	lr
 800101c:	e000e100 	.word	0xe000e100

08001020 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	6039      	str	r1, [r7, #0]
 800102a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800102c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001030:	2b00      	cmp	r3, #0
 8001032:	db0a      	blt.n	800104a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	b2da      	uxtb	r2, r3
 8001038:	490c      	ldr	r1, [pc, #48]	@ (800106c <__NVIC_SetPriority+0x4c>)
 800103a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103e:	0112      	lsls	r2, r2, #4
 8001040:	b2d2      	uxtb	r2, r2
 8001042:	440b      	add	r3, r1
 8001044:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001048:	e00a      	b.n	8001060 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	b2da      	uxtb	r2, r3
 800104e:	4908      	ldr	r1, [pc, #32]	@ (8001070 <__NVIC_SetPriority+0x50>)
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	f003 030f 	and.w	r3, r3, #15
 8001056:	3b04      	subs	r3, #4
 8001058:	0112      	lsls	r2, r2, #4
 800105a:	b2d2      	uxtb	r2, r2
 800105c:	440b      	add	r3, r1
 800105e:	761a      	strb	r2, [r3, #24]
}
 8001060:	bf00      	nop
 8001062:	370c      	adds	r7, #12
 8001064:	46bd      	mov	sp, r7
 8001066:	bc80      	pop	{r7}
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	e000e100 	.word	0xe000e100
 8001070:	e000ed00 	.word	0xe000ed00

08001074 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001074:	b480      	push	{r7}
 8001076:	b089      	sub	sp, #36	@ 0x24
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	60b9      	str	r1, [r7, #8]
 800107e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	f003 0307 	and.w	r3, r3, #7
 8001086:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	f1c3 0307 	rsb	r3, r3, #7
 800108e:	2b04      	cmp	r3, #4
 8001090:	bf28      	it	cs
 8001092:	2304      	movcs	r3, #4
 8001094:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	3304      	adds	r3, #4
 800109a:	2b06      	cmp	r3, #6
 800109c:	d902      	bls.n	80010a4 <NVIC_EncodePriority+0x30>
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	3b03      	subs	r3, #3
 80010a2:	e000      	b.n	80010a6 <NVIC_EncodePriority+0x32>
 80010a4:	2300      	movs	r3, #0
 80010a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a8:	f04f 32ff 	mov.w	r2, #4294967295
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	fa02 f303 	lsl.w	r3, r2, r3
 80010b2:	43da      	mvns	r2, r3
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	401a      	ands	r2, r3
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010bc:	f04f 31ff 	mov.w	r1, #4294967295
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	fa01 f303 	lsl.w	r3, r1, r3
 80010c6:	43d9      	mvns	r1, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010cc:	4313      	orrs	r3, r2
         );
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3724      	adds	r7, #36	@ 0x24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bc80      	pop	{r7}
 80010d6:	4770      	bx	lr

080010d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff ff4f 	bl	8000f84 <__NVIC_SetPriorityGrouping>
}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}

080010ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ee:	b580      	push	{r7, lr}
 80010f0:	b086      	sub	sp, #24
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	4603      	mov	r3, r0
 80010f6:	60b9      	str	r1, [r7, #8]
 80010f8:	607a      	str	r2, [r7, #4]
 80010fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001100:	f7ff ff64 	bl	8000fcc <__NVIC_GetPriorityGrouping>
 8001104:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	68b9      	ldr	r1, [r7, #8]
 800110a:	6978      	ldr	r0, [r7, #20]
 800110c:	f7ff ffb2 	bl	8001074 <NVIC_EncodePriority>
 8001110:	4602      	mov	r2, r0
 8001112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001116:	4611      	mov	r1, r2
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff ff81 	bl	8001020 <__NVIC_SetPriority>
}
 800111e:	bf00      	nop
 8001120:	3718      	adds	r7, #24
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001126:	b580      	push	{r7, lr}
 8001128:	b082      	sub	sp, #8
 800112a:	af00      	add	r7, sp, #0
 800112c:	4603      	mov	r3, r0
 800112e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff ff57 	bl	8000fe8 <__NVIC_EnableIRQ>
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
	...

08001144 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001144:	b480      	push	{r7}
 8001146:	b08b      	sub	sp, #44	@ 0x2c
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800114e:	2300      	movs	r3, #0
 8001150:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001152:	2300      	movs	r3, #0
 8001154:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001156:	e169      	b.n	800142c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001158:	2201      	movs	r2, #1
 800115a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	69fa      	ldr	r2, [r7, #28]
 8001168:	4013      	ands	r3, r2
 800116a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	429a      	cmp	r2, r3
 8001172:	f040 8158 	bne.w	8001426 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	4a9a      	ldr	r2, [pc, #616]	@ (80013e4 <HAL_GPIO_Init+0x2a0>)
 800117c:	4293      	cmp	r3, r2
 800117e:	d05e      	beq.n	800123e <HAL_GPIO_Init+0xfa>
 8001180:	4a98      	ldr	r2, [pc, #608]	@ (80013e4 <HAL_GPIO_Init+0x2a0>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d875      	bhi.n	8001272 <HAL_GPIO_Init+0x12e>
 8001186:	4a98      	ldr	r2, [pc, #608]	@ (80013e8 <HAL_GPIO_Init+0x2a4>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d058      	beq.n	800123e <HAL_GPIO_Init+0xfa>
 800118c:	4a96      	ldr	r2, [pc, #600]	@ (80013e8 <HAL_GPIO_Init+0x2a4>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d86f      	bhi.n	8001272 <HAL_GPIO_Init+0x12e>
 8001192:	4a96      	ldr	r2, [pc, #600]	@ (80013ec <HAL_GPIO_Init+0x2a8>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d052      	beq.n	800123e <HAL_GPIO_Init+0xfa>
 8001198:	4a94      	ldr	r2, [pc, #592]	@ (80013ec <HAL_GPIO_Init+0x2a8>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d869      	bhi.n	8001272 <HAL_GPIO_Init+0x12e>
 800119e:	4a94      	ldr	r2, [pc, #592]	@ (80013f0 <HAL_GPIO_Init+0x2ac>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d04c      	beq.n	800123e <HAL_GPIO_Init+0xfa>
 80011a4:	4a92      	ldr	r2, [pc, #584]	@ (80013f0 <HAL_GPIO_Init+0x2ac>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d863      	bhi.n	8001272 <HAL_GPIO_Init+0x12e>
 80011aa:	4a92      	ldr	r2, [pc, #584]	@ (80013f4 <HAL_GPIO_Init+0x2b0>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d046      	beq.n	800123e <HAL_GPIO_Init+0xfa>
 80011b0:	4a90      	ldr	r2, [pc, #576]	@ (80013f4 <HAL_GPIO_Init+0x2b0>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d85d      	bhi.n	8001272 <HAL_GPIO_Init+0x12e>
 80011b6:	2b12      	cmp	r3, #18
 80011b8:	d82a      	bhi.n	8001210 <HAL_GPIO_Init+0xcc>
 80011ba:	2b12      	cmp	r3, #18
 80011bc:	d859      	bhi.n	8001272 <HAL_GPIO_Init+0x12e>
 80011be:	a201      	add	r2, pc, #4	@ (adr r2, 80011c4 <HAL_GPIO_Init+0x80>)
 80011c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c4:	0800123f 	.word	0x0800123f
 80011c8:	08001219 	.word	0x08001219
 80011cc:	0800122b 	.word	0x0800122b
 80011d0:	0800126d 	.word	0x0800126d
 80011d4:	08001273 	.word	0x08001273
 80011d8:	08001273 	.word	0x08001273
 80011dc:	08001273 	.word	0x08001273
 80011e0:	08001273 	.word	0x08001273
 80011e4:	08001273 	.word	0x08001273
 80011e8:	08001273 	.word	0x08001273
 80011ec:	08001273 	.word	0x08001273
 80011f0:	08001273 	.word	0x08001273
 80011f4:	08001273 	.word	0x08001273
 80011f8:	08001273 	.word	0x08001273
 80011fc:	08001273 	.word	0x08001273
 8001200:	08001273 	.word	0x08001273
 8001204:	08001273 	.word	0x08001273
 8001208:	08001221 	.word	0x08001221
 800120c:	08001235 	.word	0x08001235
 8001210:	4a79      	ldr	r2, [pc, #484]	@ (80013f8 <HAL_GPIO_Init+0x2b4>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d013      	beq.n	800123e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001216:	e02c      	b.n	8001272 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	623b      	str	r3, [r7, #32]
          break;
 800121e:	e029      	b.n	8001274 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	3304      	adds	r3, #4
 8001226:	623b      	str	r3, [r7, #32]
          break;
 8001228:	e024      	b.n	8001274 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	68db      	ldr	r3, [r3, #12]
 800122e:	3308      	adds	r3, #8
 8001230:	623b      	str	r3, [r7, #32]
          break;
 8001232:	e01f      	b.n	8001274 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	330c      	adds	r3, #12
 800123a:	623b      	str	r3, [r7, #32]
          break;
 800123c:	e01a      	b.n	8001274 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d102      	bne.n	800124c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001246:	2304      	movs	r3, #4
 8001248:	623b      	str	r3, [r7, #32]
          break;
 800124a:	e013      	b.n	8001274 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	2b01      	cmp	r3, #1
 8001252:	d105      	bne.n	8001260 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001254:	2308      	movs	r3, #8
 8001256:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	69fa      	ldr	r2, [r7, #28]
 800125c:	611a      	str	r2, [r3, #16]
          break;
 800125e:	e009      	b.n	8001274 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001260:	2308      	movs	r3, #8
 8001262:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	69fa      	ldr	r2, [r7, #28]
 8001268:	615a      	str	r2, [r3, #20]
          break;
 800126a:	e003      	b.n	8001274 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800126c:	2300      	movs	r3, #0
 800126e:	623b      	str	r3, [r7, #32]
          break;
 8001270:	e000      	b.n	8001274 <HAL_GPIO_Init+0x130>
          break;
 8001272:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	2bff      	cmp	r3, #255	@ 0xff
 8001278:	d801      	bhi.n	800127e <HAL_GPIO_Init+0x13a>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	e001      	b.n	8001282 <HAL_GPIO_Init+0x13e>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	3304      	adds	r3, #4
 8001282:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	2bff      	cmp	r3, #255	@ 0xff
 8001288:	d802      	bhi.n	8001290 <HAL_GPIO_Init+0x14c>
 800128a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	e002      	b.n	8001296 <HAL_GPIO_Init+0x152>
 8001290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001292:	3b08      	subs	r3, #8
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	210f      	movs	r1, #15
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	fa01 f303 	lsl.w	r3, r1, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	401a      	ands	r2, r3
 80012a8:	6a39      	ldr	r1, [r7, #32]
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	fa01 f303 	lsl.w	r3, r1, r3
 80012b0:	431a      	orrs	r2, r3
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f000 80b1 	beq.w	8001426 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012c4:	4b4d      	ldr	r3, [pc, #308]	@ (80013fc <HAL_GPIO_Init+0x2b8>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	4a4c      	ldr	r2, [pc, #304]	@ (80013fc <HAL_GPIO_Init+0x2b8>)
 80012ca:	f043 0301 	orr.w	r3, r3, #1
 80012ce:	6193      	str	r3, [r2, #24]
 80012d0:	4b4a      	ldr	r3, [pc, #296]	@ (80013fc <HAL_GPIO_Init+0x2b8>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	f003 0301 	and.w	r3, r3, #1
 80012d8:	60bb      	str	r3, [r7, #8]
 80012da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80012dc:	4a48      	ldr	r2, [pc, #288]	@ (8001400 <HAL_GPIO_Init+0x2bc>)
 80012de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e0:	089b      	lsrs	r3, r3, #2
 80012e2:	3302      	adds	r3, #2
 80012e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80012ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ec:	f003 0303 	and.w	r3, r3, #3
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	220f      	movs	r2, #15
 80012f4:	fa02 f303 	lsl.w	r3, r2, r3
 80012f8:	43db      	mvns	r3, r3
 80012fa:	68fa      	ldr	r2, [r7, #12]
 80012fc:	4013      	ands	r3, r2
 80012fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4a40      	ldr	r2, [pc, #256]	@ (8001404 <HAL_GPIO_Init+0x2c0>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d013      	beq.n	8001330 <HAL_GPIO_Init+0x1ec>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4a3f      	ldr	r2, [pc, #252]	@ (8001408 <HAL_GPIO_Init+0x2c4>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d00d      	beq.n	800132c <HAL_GPIO_Init+0x1e8>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4a3e      	ldr	r2, [pc, #248]	@ (800140c <HAL_GPIO_Init+0x2c8>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d007      	beq.n	8001328 <HAL_GPIO_Init+0x1e4>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4a3d      	ldr	r2, [pc, #244]	@ (8001410 <HAL_GPIO_Init+0x2cc>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d101      	bne.n	8001324 <HAL_GPIO_Init+0x1e0>
 8001320:	2303      	movs	r3, #3
 8001322:	e006      	b.n	8001332 <HAL_GPIO_Init+0x1ee>
 8001324:	2304      	movs	r3, #4
 8001326:	e004      	b.n	8001332 <HAL_GPIO_Init+0x1ee>
 8001328:	2302      	movs	r3, #2
 800132a:	e002      	b.n	8001332 <HAL_GPIO_Init+0x1ee>
 800132c:	2301      	movs	r3, #1
 800132e:	e000      	b.n	8001332 <HAL_GPIO_Init+0x1ee>
 8001330:	2300      	movs	r3, #0
 8001332:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001334:	f002 0203 	and.w	r2, r2, #3
 8001338:	0092      	lsls	r2, r2, #2
 800133a:	4093      	lsls	r3, r2
 800133c:	68fa      	ldr	r2, [r7, #12]
 800133e:	4313      	orrs	r3, r2
 8001340:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001342:	492f      	ldr	r1, [pc, #188]	@ (8001400 <HAL_GPIO_Init+0x2bc>)
 8001344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001346:	089b      	lsrs	r3, r3, #2
 8001348:	3302      	adds	r3, #2
 800134a:	68fa      	ldr	r2, [r7, #12]
 800134c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001358:	2b00      	cmp	r3, #0
 800135a:	d006      	beq.n	800136a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800135c:	4b2d      	ldr	r3, [pc, #180]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 800135e:	689a      	ldr	r2, [r3, #8]
 8001360:	492c      	ldr	r1, [pc, #176]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	4313      	orrs	r3, r2
 8001366:	608b      	str	r3, [r1, #8]
 8001368:	e006      	b.n	8001378 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800136a:	4b2a      	ldr	r3, [pc, #168]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 800136c:	689a      	ldr	r2, [r3, #8]
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	43db      	mvns	r3, r3
 8001372:	4928      	ldr	r1, [pc, #160]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 8001374:	4013      	ands	r3, r2
 8001376:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d006      	beq.n	8001392 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001384:	4b23      	ldr	r3, [pc, #140]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 8001386:	68da      	ldr	r2, [r3, #12]
 8001388:	4922      	ldr	r1, [pc, #136]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	4313      	orrs	r3, r2
 800138e:	60cb      	str	r3, [r1, #12]
 8001390:	e006      	b.n	80013a0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001392:	4b20      	ldr	r3, [pc, #128]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 8001394:	68da      	ldr	r2, [r3, #12]
 8001396:	69bb      	ldr	r3, [r7, #24]
 8001398:	43db      	mvns	r3, r3
 800139a:	491e      	ldr	r1, [pc, #120]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 800139c:	4013      	ands	r3, r2
 800139e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d006      	beq.n	80013ba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80013ac:	4b19      	ldr	r3, [pc, #100]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 80013ae:	685a      	ldr	r2, [r3, #4]
 80013b0:	4918      	ldr	r1, [pc, #96]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	604b      	str	r3, [r1, #4]
 80013b8:	e006      	b.n	80013c8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80013ba:	4b16      	ldr	r3, [pc, #88]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 80013bc:	685a      	ldr	r2, [r3, #4]
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	43db      	mvns	r3, r3
 80013c2:	4914      	ldr	r1, [pc, #80]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 80013c4:	4013      	ands	r3, r2
 80013c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d021      	beq.n	8001418 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80013d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	490e      	ldr	r1, [pc, #56]	@ (8001414 <HAL_GPIO_Init+0x2d0>)
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	4313      	orrs	r3, r2
 80013de:	600b      	str	r3, [r1, #0]
 80013e0:	e021      	b.n	8001426 <HAL_GPIO_Init+0x2e2>
 80013e2:	bf00      	nop
 80013e4:	10320000 	.word	0x10320000
 80013e8:	10310000 	.word	0x10310000
 80013ec:	10220000 	.word	0x10220000
 80013f0:	10210000 	.word	0x10210000
 80013f4:	10120000 	.word	0x10120000
 80013f8:	10110000 	.word	0x10110000
 80013fc:	40021000 	.word	0x40021000
 8001400:	40010000 	.word	0x40010000
 8001404:	40010800 	.word	0x40010800
 8001408:	40010c00 	.word	0x40010c00
 800140c:	40011000 	.word	0x40011000
 8001410:	40011400 	.word	0x40011400
 8001414:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001418:	4b0b      	ldr	r3, [pc, #44]	@ (8001448 <HAL_GPIO_Init+0x304>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	43db      	mvns	r3, r3
 8001420:	4909      	ldr	r1, [pc, #36]	@ (8001448 <HAL_GPIO_Init+0x304>)
 8001422:	4013      	ands	r3, r2
 8001424:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001428:	3301      	adds	r3, #1
 800142a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001432:	fa22 f303 	lsr.w	r3, r2, r3
 8001436:	2b00      	cmp	r3, #0
 8001438:	f47f ae8e 	bne.w	8001158 <HAL_GPIO_Init+0x14>
  }
}
 800143c:	bf00      	nop
 800143e:	bf00      	nop
 8001440:	372c      	adds	r7, #44	@ 0x2c
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr
 8001448:	40010400 	.word	0x40010400

0800144c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d101      	bne.n	800145e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e272      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	2b00      	cmp	r3, #0
 8001468:	f000 8087 	beq.w	800157a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800146c:	4b92      	ldr	r3, [pc, #584]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f003 030c 	and.w	r3, r3, #12
 8001474:	2b04      	cmp	r3, #4
 8001476:	d00c      	beq.n	8001492 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001478:	4b8f      	ldr	r3, [pc, #572]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f003 030c 	and.w	r3, r3, #12
 8001480:	2b08      	cmp	r3, #8
 8001482:	d112      	bne.n	80014aa <HAL_RCC_OscConfig+0x5e>
 8001484:	4b8c      	ldr	r3, [pc, #560]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800148c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001490:	d10b      	bne.n	80014aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001492:	4b89      	ldr	r3, [pc, #548]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d06c      	beq.n	8001578 <HAL_RCC_OscConfig+0x12c>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d168      	bne.n	8001578 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e24c      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014b2:	d106      	bne.n	80014c2 <HAL_RCC_OscConfig+0x76>
 80014b4:	4b80      	ldr	r3, [pc, #512]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a7f      	ldr	r2, [pc, #508]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014be:	6013      	str	r3, [r2, #0]
 80014c0:	e02e      	b.n	8001520 <HAL_RCC_OscConfig+0xd4>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10c      	bne.n	80014e4 <HAL_RCC_OscConfig+0x98>
 80014ca:	4b7b      	ldr	r3, [pc, #492]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a7a      	ldr	r2, [pc, #488]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	4b78      	ldr	r3, [pc, #480]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a77      	ldr	r2, [pc, #476]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014e0:	6013      	str	r3, [r2, #0]
 80014e2:	e01d      	b.n	8001520 <HAL_RCC_OscConfig+0xd4>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014ec:	d10c      	bne.n	8001508 <HAL_RCC_OscConfig+0xbc>
 80014ee:	4b72      	ldr	r3, [pc, #456]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a71      	ldr	r2, [pc, #452]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014f8:	6013      	str	r3, [r2, #0]
 80014fa:	4b6f      	ldr	r3, [pc, #444]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a6e      	ldr	r2, [pc, #440]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001500:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001504:	6013      	str	r3, [r2, #0]
 8001506:	e00b      	b.n	8001520 <HAL_RCC_OscConfig+0xd4>
 8001508:	4b6b      	ldr	r3, [pc, #428]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a6a      	ldr	r2, [pc, #424]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800150e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001512:	6013      	str	r3, [r2, #0]
 8001514:	4b68      	ldr	r3, [pc, #416]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a67      	ldr	r2, [pc, #412]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800151a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800151e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d013      	beq.n	8001550 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001528:	f7ff fb24 	bl	8000b74 <HAL_GetTick>
 800152c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800152e:	e008      	b.n	8001542 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001530:	f7ff fb20 	bl	8000b74 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	2b64      	cmp	r3, #100	@ 0x64
 800153c:	d901      	bls.n	8001542 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800153e:	2303      	movs	r3, #3
 8001540:	e200      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001542:	4b5d      	ldr	r3, [pc, #372]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d0f0      	beq.n	8001530 <HAL_RCC_OscConfig+0xe4>
 800154e:	e014      	b.n	800157a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001550:	f7ff fb10 	bl	8000b74 <HAL_GetTick>
 8001554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001556:	e008      	b.n	800156a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001558:	f7ff fb0c 	bl	8000b74 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	2b64      	cmp	r3, #100	@ 0x64
 8001564:	d901      	bls.n	800156a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e1ec      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800156a:	4b53      	ldr	r3, [pc, #332]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d1f0      	bne.n	8001558 <HAL_RCC_OscConfig+0x10c>
 8001576:	e000      	b.n	800157a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 0302 	and.w	r3, r3, #2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d063      	beq.n	800164e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001586:	4b4c      	ldr	r3, [pc, #304]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	f003 030c 	and.w	r3, r3, #12
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00b      	beq.n	80015aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001592:	4b49      	ldr	r3, [pc, #292]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	f003 030c 	and.w	r3, r3, #12
 800159a:	2b08      	cmp	r3, #8
 800159c:	d11c      	bne.n	80015d8 <HAL_RCC_OscConfig+0x18c>
 800159e:	4b46      	ldr	r3, [pc, #280]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d116      	bne.n	80015d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015aa:	4b43      	ldr	r3, [pc, #268]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0302 	and.w	r3, r3, #2
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d005      	beq.n	80015c2 <HAL_RCC_OscConfig+0x176>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	691b      	ldr	r3, [r3, #16]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d001      	beq.n	80015c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e1c0      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015c2:	4b3d      	ldr	r3, [pc, #244]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	695b      	ldr	r3, [r3, #20]
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	4939      	ldr	r1, [pc, #228]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80015d2:	4313      	orrs	r3, r2
 80015d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015d6:	e03a      	b.n	800164e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	691b      	ldr	r3, [r3, #16]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d020      	beq.n	8001622 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015e0:	4b36      	ldr	r3, [pc, #216]	@ (80016bc <HAL_RCC_OscConfig+0x270>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e6:	f7ff fac5 	bl	8000b74 <HAL_GetTick>
 80015ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015ec:	e008      	b.n	8001600 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015ee:	f7ff fac1 	bl	8000b74 <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d901      	bls.n	8001600 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e1a1      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001600:	4b2d      	ldr	r3, [pc, #180]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0302 	and.w	r3, r3, #2
 8001608:	2b00      	cmp	r3, #0
 800160a:	d0f0      	beq.n	80015ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800160c:	4b2a      	ldr	r3, [pc, #168]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	695b      	ldr	r3, [r3, #20]
 8001618:	00db      	lsls	r3, r3, #3
 800161a:	4927      	ldr	r1, [pc, #156]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800161c:	4313      	orrs	r3, r2
 800161e:	600b      	str	r3, [r1, #0]
 8001620:	e015      	b.n	800164e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001622:	4b26      	ldr	r3, [pc, #152]	@ (80016bc <HAL_RCC_OscConfig+0x270>)
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001628:	f7ff faa4 	bl	8000b74 <HAL_GetTick>
 800162c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800162e:	e008      	b.n	8001642 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001630:	f7ff faa0 	bl	8000b74 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	2b02      	cmp	r3, #2
 800163c:	d901      	bls.n	8001642 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e180      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001642:	4b1d      	ldr	r3, [pc, #116]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f003 0302 	and.w	r3, r3, #2
 800164a:	2b00      	cmp	r3, #0
 800164c:	d1f0      	bne.n	8001630 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0308 	and.w	r3, r3, #8
 8001656:	2b00      	cmp	r3, #0
 8001658:	d03a      	beq.n	80016d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	699b      	ldr	r3, [r3, #24]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d019      	beq.n	8001696 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001662:	4b17      	ldr	r3, [pc, #92]	@ (80016c0 <HAL_RCC_OscConfig+0x274>)
 8001664:	2201      	movs	r2, #1
 8001666:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001668:	f7ff fa84 	bl	8000b74 <HAL_GetTick>
 800166c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800166e:	e008      	b.n	8001682 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001670:	f7ff fa80 	bl	8000b74 <HAL_GetTick>
 8001674:	4602      	mov	r2, r0
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	2b02      	cmp	r3, #2
 800167c:	d901      	bls.n	8001682 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e160      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001682:	4b0d      	ldr	r3, [pc, #52]	@ (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d0f0      	beq.n	8001670 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800168e:	2001      	movs	r0, #1
 8001690:	f000 faea 	bl	8001c68 <RCC_Delay>
 8001694:	e01c      	b.n	80016d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001696:	4b0a      	ldr	r3, [pc, #40]	@ (80016c0 <HAL_RCC_OscConfig+0x274>)
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800169c:	f7ff fa6a 	bl	8000b74 <HAL_GetTick>
 80016a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016a2:	e00f      	b.n	80016c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016a4:	f7ff fa66 	bl	8000b74 <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d908      	bls.n	80016c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e146      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
 80016b6:	bf00      	nop
 80016b8:	40021000 	.word	0x40021000
 80016bc:	42420000 	.word	0x42420000
 80016c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016c4:	4b92      	ldr	r3, [pc, #584]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80016c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016c8:	f003 0302 	and.w	r3, r3, #2
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d1e9      	bne.n	80016a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 0304 	and.w	r3, r3, #4
 80016d8:	2b00      	cmp	r3, #0
 80016da:	f000 80a6 	beq.w	800182a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016de:	2300      	movs	r3, #0
 80016e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016e2:	4b8b      	ldr	r3, [pc, #556]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80016e4:	69db      	ldr	r3, [r3, #28]
 80016e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d10d      	bne.n	800170a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016ee:	4b88      	ldr	r3, [pc, #544]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80016f0:	69db      	ldr	r3, [r3, #28]
 80016f2:	4a87      	ldr	r2, [pc, #540]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80016f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016f8:	61d3      	str	r3, [r2, #28]
 80016fa:	4b85      	ldr	r3, [pc, #532]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001702:	60bb      	str	r3, [r7, #8]
 8001704:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001706:	2301      	movs	r3, #1
 8001708:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800170a:	4b82      	ldr	r3, [pc, #520]	@ (8001914 <HAL_RCC_OscConfig+0x4c8>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001712:	2b00      	cmp	r3, #0
 8001714:	d118      	bne.n	8001748 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001716:	4b7f      	ldr	r3, [pc, #508]	@ (8001914 <HAL_RCC_OscConfig+0x4c8>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a7e      	ldr	r2, [pc, #504]	@ (8001914 <HAL_RCC_OscConfig+0x4c8>)
 800171c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001720:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001722:	f7ff fa27 	bl	8000b74 <HAL_GetTick>
 8001726:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001728:	e008      	b.n	800173c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800172a:	f7ff fa23 	bl	8000b74 <HAL_GetTick>
 800172e:	4602      	mov	r2, r0
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	2b64      	cmp	r3, #100	@ 0x64
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e103      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800173c:	4b75      	ldr	r3, [pc, #468]	@ (8001914 <HAL_RCC_OscConfig+0x4c8>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001744:	2b00      	cmp	r3, #0
 8001746:	d0f0      	beq.n	800172a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d106      	bne.n	800175e <HAL_RCC_OscConfig+0x312>
 8001750:	4b6f      	ldr	r3, [pc, #444]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001752:	6a1b      	ldr	r3, [r3, #32]
 8001754:	4a6e      	ldr	r2, [pc, #440]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001756:	f043 0301 	orr.w	r3, r3, #1
 800175a:	6213      	str	r3, [r2, #32]
 800175c:	e02d      	b.n	80017ba <HAL_RCC_OscConfig+0x36e>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d10c      	bne.n	8001780 <HAL_RCC_OscConfig+0x334>
 8001766:	4b6a      	ldr	r3, [pc, #424]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001768:	6a1b      	ldr	r3, [r3, #32]
 800176a:	4a69      	ldr	r2, [pc, #420]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 800176c:	f023 0301 	bic.w	r3, r3, #1
 8001770:	6213      	str	r3, [r2, #32]
 8001772:	4b67      	ldr	r3, [pc, #412]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001774:	6a1b      	ldr	r3, [r3, #32]
 8001776:	4a66      	ldr	r2, [pc, #408]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001778:	f023 0304 	bic.w	r3, r3, #4
 800177c:	6213      	str	r3, [r2, #32]
 800177e:	e01c      	b.n	80017ba <HAL_RCC_OscConfig+0x36e>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	2b05      	cmp	r3, #5
 8001786:	d10c      	bne.n	80017a2 <HAL_RCC_OscConfig+0x356>
 8001788:	4b61      	ldr	r3, [pc, #388]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 800178a:	6a1b      	ldr	r3, [r3, #32]
 800178c:	4a60      	ldr	r2, [pc, #384]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 800178e:	f043 0304 	orr.w	r3, r3, #4
 8001792:	6213      	str	r3, [r2, #32]
 8001794:	4b5e      	ldr	r3, [pc, #376]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001796:	6a1b      	ldr	r3, [r3, #32]
 8001798:	4a5d      	ldr	r2, [pc, #372]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 800179a:	f043 0301 	orr.w	r3, r3, #1
 800179e:	6213      	str	r3, [r2, #32]
 80017a0:	e00b      	b.n	80017ba <HAL_RCC_OscConfig+0x36e>
 80017a2:	4b5b      	ldr	r3, [pc, #364]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80017a4:	6a1b      	ldr	r3, [r3, #32]
 80017a6:	4a5a      	ldr	r2, [pc, #360]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80017a8:	f023 0301 	bic.w	r3, r3, #1
 80017ac:	6213      	str	r3, [r2, #32]
 80017ae:	4b58      	ldr	r3, [pc, #352]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80017b0:	6a1b      	ldr	r3, [r3, #32]
 80017b2:	4a57      	ldr	r2, [pc, #348]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80017b4:	f023 0304 	bic.w	r3, r3, #4
 80017b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	68db      	ldr	r3, [r3, #12]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d015      	beq.n	80017ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017c2:	f7ff f9d7 	bl	8000b74 <HAL_GetTick>
 80017c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017c8:	e00a      	b.n	80017e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017ca:	f7ff f9d3 	bl	8000b74 <HAL_GetTick>
 80017ce:	4602      	mov	r2, r0
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017d8:	4293      	cmp	r3, r2
 80017da:	d901      	bls.n	80017e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80017dc:	2303      	movs	r3, #3
 80017de:	e0b1      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017e0:	4b4b      	ldr	r3, [pc, #300]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80017e2:	6a1b      	ldr	r3, [r3, #32]
 80017e4:	f003 0302 	and.w	r3, r3, #2
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d0ee      	beq.n	80017ca <HAL_RCC_OscConfig+0x37e>
 80017ec:	e014      	b.n	8001818 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ee:	f7ff f9c1 	bl	8000b74 <HAL_GetTick>
 80017f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017f4:	e00a      	b.n	800180c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017f6:	f7ff f9bd 	bl	8000b74 <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001804:	4293      	cmp	r3, r2
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e09b      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800180c:	4b40      	ldr	r3, [pc, #256]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 800180e:	6a1b      	ldr	r3, [r3, #32]
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d1ee      	bne.n	80017f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001818:	7dfb      	ldrb	r3, [r7, #23]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d105      	bne.n	800182a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800181e:	4b3c      	ldr	r3, [pc, #240]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	4a3b      	ldr	r2, [pc, #236]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001824:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001828:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	2b00      	cmp	r3, #0
 8001830:	f000 8087 	beq.w	8001942 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001834:	4b36      	ldr	r3, [pc, #216]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f003 030c 	and.w	r3, r3, #12
 800183c:	2b08      	cmp	r3, #8
 800183e:	d061      	beq.n	8001904 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	69db      	ldr	r3, [r3, #28]
 8001844:	2b02      	cmp	r3, #2
 8001846:	d146      	bne.n	80018d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001848:	4b33      	ldr	r3, [pc, #204]	@ (8001918 <HAL_RCC_OscConfig+0x4cc>)
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184e:	f7ff f991 	bl	8000b74 <HAL_GetTick>
 8001852:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001854:	e008      	b.n	8001868 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001856:	f7ff f98d 	bl	8000b74 <HAL_GetTick>
 800185a:	4602      	mov	r2, r0
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	2b02      	cmp	r3, #2
 8001862:	d901      	bls.n	8001868 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001864:	2303      	movs	r3, #3
 8001866:	e06d      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001868:	4b29      	ldr	r3, [pc, #164]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1f0      	bne.n	8001856 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6a1b      	ldr	r3, [r3, #32]
 8001878:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800187c:	d108      	bne.n	8001890 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800187e:	4b24      	ldr	r3, [pc, #144]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	4921      	ldr	r1, [pc, #132]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 800188c:	4313      	orrs	r3, r2
 800188e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001890:	4b1f      	ldr	r3, [pc, #124]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a19      	ldr	r1, [r3, #32]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018a0:	430b      	orrs	r3, r1
 80018a2:	491b      	ldr	r1, [pc, #108]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80018a4:	4313      	orrs	r3, r2
 80018a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001918 <HAL_RCC_OscConfig+0x4cc>)
 80018aa:	2201      	movs	r2, #1
 80018ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ae:	f7ff f961 	bl	8000b74 <HAL_GetTick>
 80018b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018b4:	e008      	b.n	80018c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018b6:	f7ff f95d 	bl	8000b74 <HAL_GetTick>
 80018ba:	4602      	mov	r2, r0
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d901      	bls.n	80018c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e03d      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018c8:	4b11      	ldr	r3, [pc, #68]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d0f0      	beq.n	80018b6 <HAL_RCC_OscConfig+0x46a>
 80018d4:	e035      	b.n	8001942 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d6:	4b10      	ldr	r3, [pc, #64]	@ (8001918 <HAL_RCC_OscConfig+0x4cc>)
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018dc:	f7ff f94a 	bl	8000b74 <HAL_GetTick>
 80018e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018e2:	e008      	b.n	80018f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e4:	f7ff f946 	bl	8000b74 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e026      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018f6:	4b06      	ldr	r3, [pc, #24]	@ (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d1f0      	bne.n	80018e4 <HAL_RCC_OscConfig+0x498>
 8001902:	e01e      	b.n	8001942 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	69db      	ldr	r3, [r3, #28]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d107      	bne.n	800191c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e019      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
 8001910:	40021000 	.word	0x40021000
 8001914:	40007000 	.word	0x40007000
 8001918:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800191c:	4b0b      	ldr	r3, [pc, #44]	@ (800194c <HAL_RCC_OscConfig+0x500>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a1b      	ldr	r3, [r3, #32]
 800192c:	429a      	cmp	r2, r3
 800192e:	d106      	bne.n	800193e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800193a:	429a      	cmp	r2, r3
 800193c:	d001      	beq.n	8001942 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e000      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001942:	2300      	movs	r3, #0
}
 8001944:	4618      	mov	r0, r3
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40021000 	.word	0x40021000

08001950 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d101      	bne.n	8001964 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e0d0      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001964:	4b6a      	ldr	r3, [pc, #424]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0307 	and.w	r3, r3, #7
 800196c:	683a      	ldr	r2, [r7, #0]
 800196e:	429a      	cmp	r2, r3
 8001970:	d910      	bls.n	8001994 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001972:	4b67      	ldr	r3, [pc, #412]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f023 0207 	bic.w	r2, r3, #7
 800197a:	4965      	ldr	r1, [pc, #404]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	4313      	orrs	r3, r2
 8001980:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001982:	4b63      	ldr	r3, [pc, #396]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	429a      	cmp	r2, r3
 800198e:	d001      	beq.n	8001994 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e0b8      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0302 	and.w	r3, r3, #2
 800199c:	2b00      	cmp	r3, #0
 800199e:	d020      	beq.n	80019e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0304 	and.w	r3, r3, #4
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d005      	beq.n	80019b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019ac:	4b59      	ldr	r3, [pc, #356]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	4a58      	ldr	r2, [pc, #352]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 80019b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80019b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0308 	and.w	r3, r3, #8
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d005      	beq.n	80019d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019c4:	4b53      	ldr	r3, [pc, #332]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	4a52      	ldr	r2, [pc, #328]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 80019ca:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80019ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019d0:	4b50      	ldr	r3, [pc, #320]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	494d      	ldr	r1, [pc, #308]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 80019de:	4313      	orrs	r3, r2
 80019e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d040      	beq.n	8001a70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d107      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019f6:	4b47      	ldr	r3, [pc, #284]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d115      	bne.n	8001a2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e07f      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d107      	bne.n	8001a1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a0e:	4b41      	ldr	r3, [pc, #260]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d109      	bne.n	8001a2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e073      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a1e:	4b3d      	ldr	r3, [pc, #244]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d101      	bne.n	8001a2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e06b      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a2e:	4b39      	ldr	r3, [pc, #228]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	f023 0203 	bic.w	r2, r3, #3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	4936      	ldr	r1, [pc, #216]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a40:	f7ff f898 	bl	8000b74 <HAL_GetTick>
 8001a44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a46:	e00a      	b.n	8001a5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a48:	f7ff f894 	bl	8000b74 <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e053      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a5e:	4b2d      	ldr	r3, [pc, #180]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f003 020c 	and.w	r2, r3, #12
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d1eb      	bne.n	8001a48 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a70:	4b27      	ldr	r3, [pc, #156]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0307 	and.w	r3, r3, #7
 8001a78:	683a      	ldr	r2, [r7, #0]
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d210      	bcs.n	8001aa0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a7e:	4b24      	ldr	r3, [pc, #144]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f023 0207 	bic.w	r2, r3, #7
 8001a86:	4922      	ldr	r1, [pc, #136]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a8e:	4b20      	ldr	r3, [pc, #128]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0307 	and.w	r3, r3, #7
 8001a96:	683a      	ldr	r2, [r7, #0]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d001      	beq.n	8001aa0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e032      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 0304 	and.w	r3, r3, #4
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d008      	beq.n	8001abe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001aac:	4b19      	ldr	r3, [pc, #100]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	4916      	ldr	r1, [pc, #88]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0308 	and.w	r3, r3, #8
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d009      	beq.n	8001ade <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001aca:	4b12      	ldr	r3, [pc, #72]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	691b      	ldr	r3, [r3, #16]
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	490e      	ldr	r1, [pc, #56]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001ada:	4313      	orrs	r3, r2
 8001adc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ade:	f000 f821 	bl	8001b24 <HAL_RCC_GetSysClockFreq>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	091b      	lsrs	r3, r3, #4
 8001aea:	f003 030f 	and.w	r3, r3, #15
 8001aee:	490a      	ldr	r1, [pc, #40]	@ (8001b18 <HAL_RCC_ClockConfig+0x1c8>)
 8001af0:	5ccb      	ldrb	r3, [r1, r3]
 8001af2:	fa22 f303 	lsr.w	r3, r2, r3
 8001af6:	4a09      	ldr	r2, [pc, #36]	@ (8001b1c <HAL_RCC_ClockConfig+0x1cc>)
 8001af8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001afa:	4b09      	ldr	r3, [pc, #36]	@ (8001b20 <HAL_RCC_ClockConfig+0x1d0>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7fe feda 	bl	80008b8 <HAL_InitTick>

  return HAL_OK;
 8001b04:	2300      	movs	r3, #0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3710      	adds	r7, #16
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40022000 	.word	0x40022000
 8001b14:	40021000 	.word	0x40021000
 8001b18:	08004a9c 	.word	0x08004a9c
 8001b1c:	20000000 	.word	0x20000000
 8001b20:	20000004 	.word	0x20000004

08001b24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b087      	sub	sp, #28
 8001b28:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60bb      	str	r3, [r7, #8]
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
 8001b36:	2300      	movs	r3, #0
 8001b38:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f003 030c 	and.w	r3, r3, #12
 8001b4a:	2b04      	cmp	r3, #4
 8001b4c:	d002      	beq.n	8001b54 <HAL_RCC_GetSysClockFreq+0x30>
 8001b4e:	2b08      	cmp	r3, #8
 8001b50:	d003      	beq.n	8001b5a <HAL_RCC_GetSysClockFreq+0x36>
 8001b52:	e027      	b.n	8001ba4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b54:	4b19      	ldr	r3, [pc, #100]	@ (8001bbc <HAL_RCC_GetSysClockFreq+0x98>)
 8001b56:	613b      	str	r3, [r7, #16]
      break;
 8001b58:	e027      	b.n	8001baa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	0c9b      	lsrs	r3, r3, #18
 8001b5e:	f003 030f 	and.w	r3, r3, #15
 8001b62:	4a17      	ldr	r2, [pc, #92]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b64:	5cd3      	ldrb	r3, [r2, r3]
 8001b66:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d010      	beq.n	8001b94 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b72:	4b11      	ldr	r3, [pc, #68]	@ (8001bb8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	0c5b      	lsrs	r3, r3, #17
 8001b78:	f003 0301 	and.w	r3, r3, #1
 8001b7c:	4a11      	ldr	r2, [pc, #68]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001b7e:	5cd3      	ldrb	r3, [r2, r3]
 8001b80:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a0d      	ldr	r2, [pc, #52]	@ (8001bbc <HAL_RCC_GetSysClockFreq+0x98>)
 8001b86:	fb03 f202 	mul.w	r2, r3, r2
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b90:	617b      	str	r3, [r7, #20]
 8001b92:	e004      	b.n	8001b9e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	4a0c      	ldr	r2, [pc, #48]	@ (8001bc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001b98:	fb02 f303 	mul.w	r3, r2, r3
 8001b9c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	613b      	str	r3, [r7, #16]
      break;
 8001ba2:	e002      	b.n	8001baa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ba4:	4b05      	ldr	r3, [pc, #20]	@ (8001bbc <HAL_RCC_GetSysClockFreq+0x98>)
 8001ba6:	613b      	str	r3, [r7, #16]
      break;
 8001ba8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001baa:	693b      	ldr	r3, [r7, #16]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	371c      	adds	r7, #28
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bc80      	pop	{r7}
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	007a1200 	.word	0x007a1200
 8001bc0:	08004ab4 	.word	0x08004ab4
 8001bc4:	08004ac4 	.word	0x08004ac4
 8001bc8:	003d0900 	.word	0x003d0900

08001bcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bd0:	4b02      	ldr	r3, [pc, #8]	@ (8001bdc <HAL_RCC_GetHCLKFreq+0x10>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr
 8001bdc:	20000000 	.word	0x20000000

08001be0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001be4:	f7ff fff2 	bl	8001bcc <HAL_RCC_GetHCLKFreq>
 8001be8:	4602      	mov	r2, r0
 8001bea:	4b05      	ldr	r3, [pc, #20]	@ (8001c00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	0a1b      	lsrs	r3, r3, #8
 8001bf0:	f003 0307 	and.w	r3, r3, #7
 8001bf4:	4903      	ldr	r1, [pc, #12]	@ (8001c04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bf6:	5ccb      	ldrb	r3, [r1, r3]
 8001bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40021000 	.word	0x40021000
 8001c04:	08004aac 	.word	0x08004aac

08001c08 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	220f      	movs	r2, #15
 8001c16:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c18:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <HAL_RCC_GetClockConfig+0x58>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f003 0203 	and.w	r2, r3, #3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c24:	4b0e      	ldr	r3, [pc, #56]	@ (8001c60 <HAL_RCC_GetClockConfig+0x58>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c30:	4b0b      	ldr	r3, [pc, #44]	@ (8001c60 <HAL_RCC_GetClockConfig+0x58>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001c3c:	4b08      	ldr	r3, [pc, #32]	@ (8001c60 <HAL_RCC_GetClockConfig+0x58>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	08db      	lsrs	r3, r3, #3
 8001c42:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c4a:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_RCC_GetClockConfig+0x5c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0207 	and.w	r2, r3, #7
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001c56:	bf00      	nop
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr
 8001c60:	40021000 	.word	0x40021000
 8001c64:	40022000 	.word	0x40022000

08001c68 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c70:	4b0a      	ldr	r3, [pc, #40]	@ (8001c9c <RCC_Delay+0x34>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a0a      	ldr	r2, [pc, #40]	@ (8001ca0 <RCC_Delay+0x38>)
 8001c76:	fba2 2303 	umull	r2, r3, r2, r3
 8001c7a:	0a5b      	lsrs	r3, r3, #9
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	fb02 f303 	mul.w	r3, r2, r3
 8001c82:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c84:	bf00      	nop
  }
  while (Delay --);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	1e5a      	subs	r2, r3, #1
 8001c8a:	60fa      	str	r2, [r7, #12]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d1f9      	bne.n	8001c84 <RCC_Delay+0x1c>
}
 8001c90:	bf00      	nop
 8001c92:	bf00      	nop
 8001c94:	3714      	adds	r7, #20
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr
 8001c9c:	20000000 	.word	0x20000000
 8001ca0:	10624dd3 	.word	0x10624dd3

08001ca4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d101      	bne.n	8001cb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e041      	b.n	8001d3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d106      	bne.n	8001cd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f7fe fee8 	bl	8000aa0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2202      	movs	r2, #2
 8001cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	3304      	adds	r3, #4
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4610      	mov	r0, r2
 8001ce4:	f000 faa6 	bl	8002234 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2201      	movs	r2, #1
 8001d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
	...

08001d44 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b085      	sub	sp, #20
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d001      	beq.n	8001d5c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e032      	b.n	8001dc2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2202      	movs	r2, #2
 8001d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a18      	ldr	r2, [pc, #96]	@ (8001dcc <HAL_TIM_Base_Start+0x88>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d00e      	beq.n	8001d8c <HAL_TIM_Base_Start+0x48>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d76:	d009      	beq.n	8001d8c <HAL_TIM_Base_Start+0x48>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a14      	ldr	r2, [pc, #80]	@ (8001dd0 <HAL_TIM_Base_Start+0x8c>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d004      	beq.n	8001d8c <HAL_TIM_Base_Start+0x48>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a13      	ldr	r2, [pc, #76]	@ (8001dd4 <HAL_TIM_Base_Start+0x90>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d111      	bne.n	8001db0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2b06      	cmp	r3, #6
 8001d9c:	d010      	beq.n	8001dc0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f042 0201 	orr.w	r2, r2, #1
 8001dac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dae:	e007      	b.n	8001dc0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f042 0201 	orr.w	r2, r2, #1
 8001dbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3714      	adds	r7, #20
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bc80      	pop	{r7}
 8001dca:	4770      	bx	lr
 8001dcc:	40012c00 	.word	0x40012c00
 8001dd0:	40000400 	.word	0x40000400
 8001dd4:	40000800 	.word	0x40000800

08001dd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d001      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e03a      	b.n	8001e66 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2202      	movs	r2, #2
 8001df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	68da      	ldr	r2, [r3, #12]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f042 0201 	orr.w	r2, r2, #1
 8001e06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a18      	ldr	r2, [pc, #96]	@ (8001e70 <HAL_TIM_Base_Start_IT+0x98>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d00e      	beq.n	8001e30 <HAL_TIM_Base_Start_IT+0x58>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e1a:	d009      	beq.n	8001e30 <HAL_TIM_Base_Start_IT+0x58>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a14      	ldr	r2, [pc, #80]	@ (8001e74 <HAL_TIM_Base_Start_IT+0x9c>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d004      	beq.n	8001e30 <HAL_TIM_Base_Start_IT+0x58>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a13      	ldr	r2, [pc, #76]	@ (8001e78 <HAL_TIM_Base_Start_IT+0xa0>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d111      	bne.n	8001e54 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	f003 0307 	and.w	r3, r3, #7
 8001e3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2b06      	cmp	r3, #6
 8001e40:	d010      	beq.n	8001e64 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f042 0201 	orr.w	r2, r2, #1
 8001e50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e52:	e007      	b.n	8001e64 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f042 0201 	orr.w	r2, r2, #1
 8001e62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr
 8001e70:	40012c00 	.word	0x40012c00
 8001e74:	40000400 	.word	0x40000400
 8001e78:	40000800 	.word	0x40000800

08001e7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	f003 0302 	and.w	r3, r3, #2
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d020      	beq.n	8001ee0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d01b      	beq.n	8001ee0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f06f 0202 	mvn.w	r2, #2
 8001eb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	f003 0303 	and.w	r3, r3, #3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f000 f998 	bl	80021fc <HAL_TIM_IC_CaptureCallback>
 8001ecc:	e005      	b.n	8001eda <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 f98b 	bl	80021ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f000 f99a 	bl	800220e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	f003 0304 	and.w	r3, r3, #4
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d020      	beq.n	8001f2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	f003 0304 	and.w	r3, r3, #4
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d01b      	beq.n	8001f2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f06f 0204 	mvn.w	r2, #4
 8001efc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2202      	movs	r2, #2
 8001f02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d003      	beq.n	8001f1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f972 	bl	80021fc <HAL_TIM_IC_CaptureCallback>
 8001f18:	e005      	b.n	8001f26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f965 	bl	80021ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f000 f974 	bl	800220e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	f003 0308 	and.w	r3, r3, #8
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d020      	beq.n	8001f78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f003 0308 	and.w	r3, r3, #8
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d01b      	beq.n	8001f78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f06f 0208 	mvn.w	r2, #8
 8001f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2204      	movs	r2, #4
 8001f4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	f003 0303 	and.w	r3, r3, #3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f000 f94c 	bl	80021fc <HAL_TIM_IC_CaptureCallback>
 8001f64:	e005      	b.n	8001f72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f000 f93f 	bl	80021ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f000 f94e 	bl	800220e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	f003 0310 	and.w	r3, r3, #16
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d020      	beq.n	8001fc4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f003 0310 	and.w	r3, r3, #16
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d01b      	beq.n	8001fc4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f06f 0210 	mvn.w	r2, #16
 8001f94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2208      	movs	r2, #8
 8001f9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	69db      	ldr	r3, [r3, #28]
 8001fa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d003      	beq.n	8001fb2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f000 f926 	bl	80021fc <HAL_TIM_IC_CaptureCallback>
 8001fb0:	e005      	b.n	8001fbe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 f919 	bl	80021ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	f000 f928 	bl	800220e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	f003 0301 	and.w	r3, r3, #1
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d00c      	beq.n	8001fe8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d007      	beq.n	8001fe8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f06f 0201 	mvn.w	r2, #1
 8001fe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7fe fc1e 	bl	8000824 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d00c      	beq.n	800200c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d007      	beq.n	800200c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002004:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f000 fa7f 	bl	800250a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002012:	2b00      	cmp	r3, #0
 8002014:	d00c      	beq.n	8002030 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800201c:	2b00      	cmp	r3, #0
 800201e:	d007      	beq.n	8002030 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002028:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 f8f8 	bl	8002220 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	f003 0320 	and.w	r3, r3, #32
 8002036:	2b00      	cmp	r3, #0
 8002038:	d00c      	beq.n	8002054 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f003 0320 	and.w	r3, r3, #32
 8002040:	2b00      	cmp	r3, #0
 8002042:	d007      	beq.n	8002054 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f06f 0220 	mvn.w	r2, #32
 800204c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 fa52 	bl	80024f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002054:	bf00      	nop
 8002056:	3710      	adds	r7, #16
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002066:	2300      	movs	r3, #0
 8002068:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002070:	2b01      	cmp	r3, #1
 8002072:	d101      	bne.n	8002078 <HAL_TIM_ConfigClockSource+0x1c>
 8002074:	2302      	movs	r3, #2
 8002076:	e0b4      	b.n	80021e2 <HAL_TIM_ConfigClockSource+0x186>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2201      	movs	r2, #1
 800207c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2202      	movs	r2, #2
 8002084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002096:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800209e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	68ba      	ldr	r2, [r7, #8]
 80020a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020b0:	d03e      	beq.n	8002130 <HAL_TIM_ConfigClockSource+0xd4>
 80020b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020b6:	f200 8087 	bhi.w	80021c8 <HAL_TIM_ConfigClockSource+0x16c>
 80020ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020be:	f000 8086 	beq.w	80021ce <HAL_TIM_ConfigClockSource+0x172>
 80020c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020c6:	d87f      	bhi.n	80021c8 <HAL_TIM_ConfigClockSource+0x16c>
 80020c8:	2b70      	cmp	r3, #112	@ 0x70
 80020ca:	d01a      	beq.n	8002102 <HAL_TIM_ConfigClockSource+0xa6>
 80020cc:	2b70      	cmp	r3, #112	@ 0x70
 80020ce:	d87b      	bhi.n	80021c8 <HAL_TIM_ConfigClockSource+0x16c>
 80020d0:	2b60      	cmp	r3, #96	@ 0x60
 80020d2:	d050      	beq.n	8002176 <HAL_TIM_ConfigClockSource+0x11a>
 80020d4:	2b60      	cmp	r3, #96	@ 0x60
 80020d6:	d877      	bhi.n	80021c8 <HAL_TIM_ConfigClockSource+0x16c>
 80020d8:	2b50      	cmp	r3, #80	@ 0x50
 80020da:	d03c      	beq.n	8002156 <HAL_TIM_ConfigClockSource+0xfa>
 80020dc:	2b50      	cmp	r3, #80	@ 0x50
 80020de:	d873      	bhi.n	80021c8 <HAL_TIM_ConfigClockSource+0x16c>
 80020e0:	2b40      	cmp	r3, #64	@ 0x40
 80020e2:	d058      	beq.n	8002196 <HAL_TIM_ConfigClockSource+0x13a>
 80020e4:	2b40      	cmp	r3, #64	@ 0x40
 80020e6:	d86f      	bhi.n	80021c8 <HAL_TIM_ConfigClockSource+0x16c>
 80020e8:	2b30      	cmp	r3, #48	@ 0x30
 80020ea:	d064      	beq.n	80021b6 <HAL_TIM_ConfigClockSource+0x15a>
 80020ec:	2b30      	cmp	r3, #48	@ 0x30
 80020ee:	d86b      	bhi.n	80021c8 <HAL_TIM_ConfigClockSource+0x16c>
 80020f0:	2b20      	cmp	r3, #32
 80020f2:	d060      	beq.n	80021b6 <HAL_TIM_ConfigClockSource+0x15a>
 80020f4:	2b20      	cmp	r3, #32
 80020f6:	d867      	bhi.n	80021c8 <HAL_TIM_ConfigClockSource+0x16c>
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d05c      	beq.n	80021b6 <HAL_TIM_ConfigClockSource+0x15a>
 80020fc:	2b10      	cmp	r3, #16
 80020fe:	d05a      	beq.n	80021b6 <HAL_TIM_ConfigClockSource+0x15a>
 8002100:	e062      	b.n	80021c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002112:	f000 f974 	bl	80023fe <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002124:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68ba      	ldr	r2, [r7, #8]
 800212c:	609a      	str	r2, [r3, #8]
      break;
 800212e:	e04f      	b.n	80021d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002140:	f000 f95d 	bl	80023fe <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	689a      	ldr	r2, [r3, #8]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002152:	609a      	str	r2, [r3, #8]
      break;
 8002154:	e03c      	b.n	80021d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002162:	461a      	mov	r2, r3
 8002164:	f000 f8d4 	bl	8002310 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2150      	movs	r1, #80	@ 0x50
 800216e:	4618      	mov	r0, r3
 8002170:	f000 f92b 	bl	80023ca <TIM_ITRx_SetConfig>
      break;
 8002174:	e02c      	b.n	80021d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002182:	461a      	mov	r2, r3
 8002184:	f000 f8f2 	bl	800236c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2160      	movs	r1, #96	@ 0x60
 800218e:	4618      	mov	r0, r3
 8002190:	f000 f91b 	bl	80023ca <TIM_ITRx_SetConfig>
      break;
 8002194:	e01c      	b.n	80021d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80021a2:	461a      	mov	r2, r3
 80021a4:	f000 f8b4 	bl	8002310 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2140      	movs	r1, #64	@ 0x40
 80021ae:	4618      	mov	r0, r3
 80021b0:	f000 f90b 	bl	80023ca <TIM_ITRx_SetConfig>
      break;
 80021b4:	e00c      	b.n	80021d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4619      	mov	r1, r3
 80021c0:	4610      	mov	r0, r2
 80021c2:	f000 f902 	bl	80023ca <TIM_ITRx_SetConfig>
      break;
 80021c6:	e003      	b.n	80021d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	73fb      	strb	r3, [r7, #15]
      break;
 80021cc:	e000      	b.n	80021d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80021ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80021e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3710      	adds	r7, #16
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}

080021ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021ea:	b480      	push	{r7}
 80021ec:	b083      	sub	sp, #12
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bc80      	pop	{r7}
 80021fa:	4770      	bx	lr

080021fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	bc80      	pop	{r7}
 800220c:	4770      	bx	lr

0800220e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800220e:	b480      	push	{r7}
 8002210:	b083      	sub	sp, #12
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002216:	bf00      	nop
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr

08002220 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	bc80      	pop	{r7}
 8002230:	4770      	bx	lr
	...

08002234 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002234:	b480      	push	{r7}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4a2f      	ldr	r2, [pc, #188]	@ (8002304 <TIM_Base_SetConfig+0xd0>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d00b      	beq.n	8002264 <TIM_Base_SetConfig+0x30>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002252:	d007      	beq.n	8002264 <TIM_Base_SetConfig+0x30>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4a2c      	ldr	r2, [pc, #176]	@ (8002308 <TIM_Base_SetConfig+0xd4>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d003      	beq.n	8002264 <TIM_Base_SetConfig+0x30>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a2b      	ldr	r2, [pc, #172]	@ (800230c <TIM_Base_SetConfig+0xd8>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d108      	bne.n	8002276 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800226a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	68fa      	ldr	r2, [r7, #12]
 8002272:	4313      	orrs	r3, r2
 8002274:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a22      	ldr	r2, [pc, #136]	@ (8002304 <TIM_Base_SetConfig+0xd0>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d00b      	beq.n	8002296 <TIM_Base_SetConfig+0x62>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002284:	d007      	beq.n	8002296 <TIM_Base_SetConfig+0x62>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a1f      	ldr	r2, [pc, #124]	@ (8002308 <TIM_Base_SetConfig+0xd4>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d003      	beq.n	8002296 <TIM_Base_SetConfig+0x62>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a1e      	ldr	r2, [pc, #120]	@ (800230c <TIM_Base_SetConfig+0xd8>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d108      	bne.n	80022a8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800229c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	68fa      	ldr	r2, [r7, #12]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	695b      	ldr	r3, [r3, #20]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	68fa      	ldr	r2, [r7, #12]
 80022ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a0d      	ldr	r2, [pc, #52]	@ (8002304 <TIM_Base_SetConfig+0xd0>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d103      	bne.n	80022dc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	691a      	ldr	r2, [r3, #16]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d005      	beq.n	80022fa <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	691b      	ldr	r3, [r3, #16]
 80022f2:	f023 0201 	bic.w	r2, r3, #1
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	611a      	str	r2, [r3, #16]
  }
}
 80022fa:	bf00      	nop
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr
 8002304:	40012c00 	.word	0x40012c00
 8002308:	40000400 	.word	0x40000400
 800230c:	40000800 	.word	0x40000800

08002310 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002310:	b480      	push	{r7}
 8002312:	b087      	sub	sp, #28
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6a1b      	ldr	r3, [r3, #32]
 8002320:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	6a1b      	ldr	r3, [r3, #32]
 8002326:	f023 0201 	bic.w	r2, r3, #1
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	699b      	ldr	r3, [r3, #24]
 8002332:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800233a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	011b      	lsls	r3, r3, #4
 8002340:	693a      	ldr	r2, [r7, #16]
 8002342:	4313      	orrs	r3, r2
 8002344:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	f023 030a 	bic.w	r3, r3, #10
 800234c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800234e:	697a      	ldr	r2, [r7, #20]
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	4313      	orrs	r3, r2
 8002354:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	697a      	ldr	r2, [r7, #20]
 8002360:	621a      	str	r2, [r3, #32]
}
 8002362:	bf00      	nop
 8002364:	371c      	adds	r7, #28
 8002366:	46bd      	mov	sp, r7
 8002368:	bc80      	pop	{r7}
 800236a:	4770      	bx	lr

0800236c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800236c:	b480      	push	{r7}
 800236e:	b087      	sub	sp, #28
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	6a1b      	ldr	r3, [r3, #32]
 800237c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	6a1b      	ldr	r3, [r3, #32]
 8002382:	f023 0210 	bic.w	r2, r3, #16
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	699b      	ldr	r3, [r3, #24]
 800238e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002396:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	031b      	lsls	r3, r3, #12
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	4313      	orrs	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80023a8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	011b      	lsls	r3, r3, #4
 80023ae:	697a      	ldr	r2, [r7, #20]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	693a      	ldr	r2, [r7, #16]
 80023b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	697a      	ldr	r2, [r7, #20]
 80023be:	621a      	str	r2, [r3, #32]
}
 80023c0:	bf00      	nop
 80023c2:	371c      	adds	r7, #28
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bc80      	pop	{r7}
 80023c8:	4770      	bx	lr

080023ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80023ca:	b480      	push	{r7}
 80023cc:	b085      	sub	sp, #20
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
 80023d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023e2:	683a      	ldr	r2, [r7, #0]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	f043 0307 	orr.w	r3, r3, #7
 80023ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	68fa      	ldr	r2, [r7, #12]
 80023f2:	609a      	str	r2, [r3, #8]
}
 80023f4:	bf00      	nop
 80023f6:	3714      	adds	r7, #20
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bc80      	pop	{r7}
 80023fc:	4770      	bx	lr

080023fe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80023fe:	b480      	push	{r7}
 8002400:	b087      	sub	sp, #28
 8002402:	af00      	add	r7, sp, #0
 8002404:	60f8      	str	r0, [r7, #12]
 8002406:	60b9      	str	r1, [r7, #8]
 8002408:	607a      	str	r2, [r7, #4]
 800240a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002418:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	021a      	lsls	r2, r3, #8
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	431a      	orrs	r2, r3
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	4313      	orrs	r3, r2
 8002426:	697a      	ldr	r2, [r7, #20]
 8002428:	4313      	orrs	r3, r2
 800242a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	697a      	ldr	r2, [r7, #20]
 8002430:	609a      	str	r2, [r3, #8]
}
 8002432:	bf00      	nop
 8002434:	371c      	adds	r7, #28
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr

0800243c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800244c:	2b01      	cmp	r3, #1
 800244e:	d101      	bne.n	8002454 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002450:	2302      	movs	r3, #2
 8002452:	e046      	b.n	80024e2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2201      	movs	r2, #1
 8002458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2202      	movs	r2, #2
 8002460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800247a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	68fa      	ldr	r2, [r7, #12]
 8002482:	4313      	orrs	r3, r2
 8002484:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	68fa      	ldr	r2, [r7, #12]
 800248c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a16      	ldr	r2, [pc, #88]	@ (80024ec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d00e      	beq.n	80024b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024a0:	d009      	beq.n	80024b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a12      	ldr	r2, [pc, #72]	@ (80024f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d004      	beq.n	80024b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a10      	ldr	r2, [pc, #64]	@ (80024f4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d10c      	bne.n	80024d0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80024bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	68ba      	ldr	r2, [r7, #8]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	68ba      	ldr	r2, [r7, #8]
 80024ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3714      	adds	r7, #20
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bc80      	pop	{r7}
 80024ea:	4770      	bx	lr
 80024ec:	40012c00 	.word	0x40012c00
 80024f0:	40000400 	.word	0x40000400
 80024f4:	40000800 	.word	0x40000800

080024f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	bc80      	pop	{r7}
 8002508:	4770      	bx	lr

0800250a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800250a:	b480      	push	{r7}
 800250c:	b083      	sub	sp, #12
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002512:	bf00      	nop
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	bc80      	pop	{r7}
 800251a:	4770      	bx	lr

0800251c <Encoder_DelayUs>:
/*=============================================================================*/

/*============================= Functions definitions =============================*/

// function used to trigger delay in microseconds 'us' using TIM2
void Encoder_DelayUs(uint16_t us) {
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	80fb      	strh	r3, [r7, #6]
    // Reset the counter to 0
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8002526:	4b08      	ldr	r3, [pc, #32]	@ (8002548 <Encoder_DelayUs+0x2c>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2200      	movs	r2, #0
 800252c:	625a      	str	r2, [r3, #36]	@ 0x24

    // Wait until the counter reaches the desired value
    // Since 1 tick = 1 us, we just wait for the counter to equal 'us'
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 800252e:	bf00      	nop
 8002530:	4b05      	ldr	r3, [pc, #20]	@ (8002548 <Encoder_DelayUs+0x2c>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002536:	88fb      	ldrh	r3, [r7, #6]
 8002538:	429a      	cmp	r2, r3
 800253a:	d3f9      	bcc.n	8002530 <Encoder_DelayUs+0x14>
}
 800253c:	bf00      	nop
 800253e:	bf00      	nop
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	bc80      	pop	{r7}
 8002546:	4770      	bx	lr
 8002548:	200000a0 	.word	0x200000a0

0800254c <Encoder_GetRawReadings>:

// function used to get raw readings in gray code
uint16_t Encoder_GetRawReadings(void) {
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
	// first reading
	uint16_t read_raw_1 = (GPIOB->IDR) & ENCODER_MASK;
 8002552:	4b15      	ldr	r3, [pc, #84]	@ (80025a8 <Encoder_GetRawReadings+0x5c>)
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	b29b      	uxth	r3, r3
 8002558:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800255c:	80fb      	strh	r3, [r7, #6]

	// wait for 50 us and take a new reading
	Encoder_DelayUs(ENCODER_DELAY_PERIOD);
 800255e:	2032      	movs	r0, #50	@ 0x32
 8002560:	f7ff ffdc 	bl	800251c <Encoder_DelayUs>

	// second reading
	uint16_t read_raw_2 = (GPIOB->IDR) & ENCODER_MASK;
 8002564:	4b10      	ldr	r3, [pc, #64]	@ (80025a8 <Encoder_GetRawReadings+0x5c>)
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	b29b      	uxth	r3, r3
 800256a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800256e:	80bb      	strh	r3, [r7, #4]

	// check stability
	if(read_raw_1 == read_raw_2) {
 8002570:	88fa      	ldrh	r2, [r7, #6]
 8002572:	88bb      	ldrh	r3, [r7, #4]
 8002574:	429a      	cmp	r2, r3
 8002576:	d101      	bne.n	800257c <Encoder_GetRawReadings+0x30>
		return (read_raw_1); // return correct reading
 8002578:	88fb      	ldrh	r3, [r7, #6]
 800257a:	e010      	b.n	800259e <Encoder_GetRawReadings+0x52>
	}
	else {
		// wait for 50 us and take a new reading
		Encoder_DelayUs(ENCODER_DELAY_PERIOD);
 800257c:	2032      	movs	r0, #50	@ 0x32
 800257e:	f7ff ffcd 	bl	800251c <Encoder_DelayUs>

		// third reading
		uint16_t read_raw_3 = (GPIOB->IDR) & ENCODER_MASK;
 8002582:	4b09      	ldr	r3, [pc, #36]	@ (80025a8 <Encoder_GetRawReadings+0x5c>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	b29b      	uxth	r3, r3
 8002588:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800258c:	807b      	strh	r3, [r7, #2]
		if(read_raw_2 == read_raw_3) {
 800258e:	88ba      	ldrh	r2, [r7, #4]
 8002590:	887b      	ldrh	r3, [r7, #2]
 8002592:	429a      	cmp	r2, r3
 8002594:	d101      	bne.n	800259a <Encoder_GetRawReadings+0x4e>
				return (read_raw_2); // return correct reading
 8002596:	88bb      	ldrh	r3, [r7, #4]
 8002598:	e001      	b.n	800259e <Encoder_GetRawReadings+0x52>
		}
		else {
			return ENCODER_ERROR_READING; // return error reading
 800259a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
		}
	};
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40010c00 	.word	0x40010c00

080025ac <Encoder_GrayToBinary>:

// function used to convert gray code to binary
uint16_t Encoder_GrayToBinary(uint16_t gray_reading) {
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	80fb      	strh	r3, [r7, #6]
	uint16_t binary_reading = gray_reading;
 80025b6:	88fb      	ldrh	r3, [r7, #6]
 80025b8:	81fb      	strh	r3, [r7, #14]
	// converting gray code to binary
	binary_reading ^= (binary_reading >> 1);
 80025ba:	89fb      	ldrh	r3, [r7, #14]
 80025bc:	085b      	lsrs	r3, r3, #1
 80025be:	b29a      	uxth	r2, r3
 80025c0:	89fb      	ldrh	r3, [r7, #14]
 80025c2:	4053      	eors	r3, r2
 80025c4:	81fb      	strh	r3, [r7, #14]
	binary_reading ^= (binary_reading >> 2);
 80025c6:	89fb      	ldrh	r3, [r7, #14]
 80025c8:	089b      	lsrs	r3, r3, #2
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	89fb      	ldrh	r3, [r7, #14]
 80025ce:	4053      	eors	r3, r2
 80025d0:	81fb      	strh	r3, [r7, #14]
	binary_reading ^= (binary_reading >> 4);
 80025d2:	89fb      	ldrh	r3, [r7, #14]
 80025d4:	091b      	lsrs	r3, r3, #4
 80025d6:	b29a      	uxth	r2, r3
 80025d8:	89fb      	ldrh	r3, [r7, #14]
 80025da:	4053      	eors	r3, r2
 80025dc:	81fb      	strh	r3, [r7, #14]
	binary_reading ^= (binary_reading >> 8);
 80025de:	89fb      	ldrh	r3, [r7, #14]
 80025e0:	0a1b      	lsrs	r3, r3, #8
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	89fb      	ldrh	r3, [r7, #14]
 80025e6:	4053      	eors	r3, r2
 80025e8:	81fb      	strh	r3, [r7, #14]

	return binary_reading & ENCODER_MASK;
 80025ea:	89fb      	ldrh	r3, [r7, #14]
 80025ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025f0:	b29b      	uxth	r3, r3
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3714      	adds	r7, #20
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr

080025fc <Encoder_ConvertRAW>:

// function used to convert from raw reading to actual reading in binary and applying the offset
uint16_t Encoder_ConvertRAW(uint16_t raw_reading) {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	4603      	mov	r3, r0
 8002604:	80fb      	strh	r3, [r7, #6]
	if(raw_reading == ENCODER_ERROR_READING) {
 8002606:	88fb      	ldrh	r3, [r7, #6]
 8002608:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800260c:	4293      	cmp	r3, r2
 800260e:	d102      	bne.n	8002616 <Encoder_ConvertRAW+0x1a>
			return ENCODER_ERROR_READING;
 8002610:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002614:	e01e      	b.n	8002654 <Encoder_ConvertRAW+0x58>
	}
	// invert active low to correct gray code
	uint16_t inverted_gray = (~raw_reading) & ENCODER_MASK;
 8002616:	88fb      	ldrh	r3, [r7, #6]
 8002618:	43db      	mvns	r3, r3
 800261a:	b29b      	uxth	r3, r3
 800261c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002620:	81fb      	strh	r3, [r7, #14]

	// convert correction offset to binary
	uint16_t binary_correction_offset = Encoder_GrayToBinary(ENCODER_CORRECTION_OFFSET);
 8002622:	2000      	movs	r0, #0
 8002624:	f7ff ffc2 	bl	80025ac <Encoder_GrayToBinary>
 8002628:	4603      	mov	r3, r0
 800262a:	81bb      	strh	r3, [r7, #12]

	// convert gray code reading to binary
	uint16_t raw_binary_reading = Encoder_GrayToBinary(inverted_gray);
 800262c:	89fb      	ldrh	r3, [r7, #14]
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff ffbc 	bl	80025ac <Encoder_GrayToBinary>
 8002634:	4603      	mov	r3, r0
 8002636:	817b      	strh	r3, [r7, #10]

	// correct reading after calibration
	uint16_t binary_reading = (raw_binary_reading + 1024 - binary_correction_offset) % 1024;
 8002638:	897b      	ldrh	r3, [r7, #10]
 800263a:	f503 6280 	add.w	r2, r3, #1024	@ 0x400
 800263e:	89bb      	ldrh	r3, [r7, #12]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	425a      	negs	r2, r3
 8002644:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002648:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800264c:	bf58      	it	pl
 800264e:	4253      	negpl	r3, r2
 8002650:	813b      	strh	r3, [r7, #8]
	return binary_reading;
 8002652:	893b      	ldrh	r3, [r7, #8]
}
 8002654:	4618      	mov	r0, r3
 8002656:	3710      	adds	r7, #16
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}

0800265c <Encoder_GetAngleInDegree>:

// function used to convert the angle from binary to degree
float Encoder_GetAngleInDegree(uint16_t binary_reading) {
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	4603      	mov	r3, r0
 8002664:	80fb      	strh	r3, [r7, #6]
	float angle_degree = 0.0f;
 8002666:	f04f 0300 	mov.w	r3, #0
 800266a:	60fb      	str	r3, [r7, #12]
	// Check for invalid reading
	if(binary_reading == ENCODER_ERROR_READING) {
 800266c:	88fb      	ldrh	r3, [r7, #6]
 800266e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002672:	4293      	cmp	r3, r2
 8002674:	d104      	bne.n	8002680 <Encoder_GetAngleInDegree+0x24>
	   angle_is_valid = false;
 8002676:	4b1b      	ldr	r3, [pc, #108]	@ (80026e4 <Encoder_GetAngleInDegree+0x88>)
 8002678:	2200      	movs	r2, #0
 800267a:	701a      	strb	r2, [r3, #0]
	   return 999.9f;  // Error value
 800267c:	4b1a      	ldr	r3, [pc, #104]	@ (80026e8 <Encoder_GetAngleInDegree+0x8c>)
 800267e:	e02d      	b.n	80026dc <Encoder_GetAngleInDegree+0x80>
	}
	// convert binary reading to degree
	angle_degree = binary_reading * ENCODER_RAW_CONVERSION;
 8002680:	88fb      	ldrh	r3, [r7, #6]
 8002682:	4618      	mov	r0, r3
 8002684:	f7fd fed2 	bl	800042c <__aeabi_i2f>
 8002688:	4603      	mov	r3, r0
 800268a:	4918      	ldr	r1, [pc, #96]	@ (80026ec <Encoder_GetAngleInDegree+0x90>)
 800268c:	4618      	mov	r0, r3
 800268e:	f7fd fd5f 	bl	8000150 <__aeabi_fmul>
 8002692:	4603      	mov	r3, r0
 8002694:	60fb      	str	r3, [r7, #12]
	// deal with right and left turn
	if(angle_degree > 180.0f) {
 8002696:	4916      	ldr	r1, [pc, #88]	@ (80026f0 <Encoder_GetAngleInDegree+0x94>)
 8002698:	68f8      	ldr	r0, [r7, #12]
 800269a:	f7fd ff87 	bl	80005ac <__aeabi_fcmpgt>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d005      	beq.n	80026b0 <Encoder_GetAngleInDegree+0x54>
		angle_degree = angle_degree - 360.0f;
 80026a4:	4913      	ldr	r1, [pc, #76]	@ (80026f4 <Encoder_GetAngleInDegree+0x98>)
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f7fd fe0a 	bl	80002c0 <__aeabi_fsub>
 80026ac:	4603      	mov	r3, r0
 80026ae:	60fb      	str	r3, [r7, #12]
	}
	// check if the angle exceeded its maximum limit
	if(angle_degree > ENCODER_MAX_STEERING_ANGLE || angle_degree < (ENCODER_MAX_STEERING_ANGLE * -1)) {
 80026b0:	4911      	ldr	r1, [pc, #68]	@ (80026f8 <Encoder_GetAngleInDegree+0x9c>)
 80026b2:	68f8      	ldr	r0, [r7, #12]
 80026b4:	f7fd ff7a 	bl	80005ac <__aeabi_fcmpgt>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d106      	bne.n	80026cc <Encoder_GetAngleInDegree+0x70>
 80026be:	490f      	ldr	r1, [pc, #60]	@ (80026fc <Encoder_GetAngleInDegree+0xa0>)
 80026c0:	68f8      	ldr	r0, [r7, #12]
 80026c2:	f7fd ff55 	bl	8000570 <__aeabi_fcmplt>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d003      	beq.n	80026d4 <Encoder_GetAngleInDegree+0x78>
		angle_is_valid = false;
 80026cc:	4b05      	ldr	r3, [pc, #20]	@ (80026e4 <Encoder_GetAngleInDegree+0x88>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	701a      	strb	r2, [r3, #0]
 80026d2:	e002      	b.n	80026da <Encoder_GetAngleInDegree+0x7e>
	}
	else {
		angle_is_valid = true;
 80026d4:	4b03      	ldr	r3, [pc, #12]	@ (80026e4 <Encoder_GetAngleInDegree+0x88>)
 80026d6:	2201      	movs	r2, #1
 80026d8:	701a      	strb	r2, [r3, #0]
	}
	return angle_degree;
 80026da:	68fb      	ldr	r3, [r7, #12]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3710      	adds	r7, #16
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	20000009 	.word	0x20000009
 80026e8:	4479f99a 	.word	0x4479f99a
 80026ec:	3eb3ffac 	.word	0x3eb3ffac
 80026f0:	43340000 	.word	0x43340000
 80026f4:	43b40000 	.word	0x43b40000
 80026f8:	43070000 	.word	0x43070000
 80026fc:	c3070000 	.word	0xc3070000

08002700 <Encoder_SendCAN>:

// function used to transfer the readings through CAN
void Encoder_SendCAN(float angle_degree) {
 8002700:	b580      	push	{r7, lr}
 8002702:	b08c      	sub	sp, #48	@ 0x30
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
	static uint8_t life_counter = 0; // detect if the MCU froze
	CAN_TxHeaderTypeDef txHeader = {0}; // CAN transmit header
 8002708:	f107 0318 	add.w	r3, r7, #24
 800270c:	2200      	movs	r2, #0
 800270e:	601a      	str	r2, [r3, #0]
 8002710:	605a      	str	r2, [r3, #4]
 8002712:	609a      	str	r2, [r3, #8]
 8002714:	60da      	str	r2, [r3, #12]
 8002716:	611a      	str	r2, [r3, #16]
 8002718:	615a      	str	r2, [r3, #20]
	uint32_t txMailbox; // CAN transmit mailbox
	uint8_t data[5]; // 4 Bytes Angle + 1 Byte Counter and flag

	// Setup Header
	txHeader.StdId = ENCODER_CAN_ID; // defined in Encoder.h and DAQ.h
 800271a:	2377      	movs	r3, #119	@ 0x77
 800271c:	61bb      	str	r3, [r7, #24]
	txHeader.RTR = CAN_RTR_DATA;
 800271e:	2300      	movs	r3, #0
 8002720:	627b      	str	r3, [r7, #36]	@ 0x24
	txHeader.IDE = CAN_ID_STD;
 8002722:	2300      	movs	r3, #0
 8002724:	623b      	str	r3, [r7, #32]
	txHeader.DLC = sizeof(data) / sizeof(data[0]); // Sending 5 Bytes
 8002726:	2305      	movs	r3, #5
 8002728:	62bb      	str	r3, [r7, #40]	@ 0x28
	txHeader.TransmitGlobalTime = DISABLE;
 800272a:	2300      	movs	r3, #0
 800272c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

	// convert float to uint32_t
	uint32_t angle_bits = 0;
 8002730:	2300      	movs	r3, #0
 8002732:	60bb      	str	r3, [r7, #8]
	memcpy(&angle_bits, &angle_degree, sizeof(float));
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	60bb      	str	r3, [r7, #8]

	// Fill Data
	data[0] = (angle_bits) & 0xFF;
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	b2db      	uxtb	r3, r3
 800273c:	733b      	strb	r3, [r7, #12]
	data[1] = (angle_bits >> 8) & 0xFF;
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	0a1b      	lsrs	r3, r3, #8
 8002742:	b2db      	uxtb	r3, r3
 8002744:	737b      	strb	r3, [r7, #13]
	data[2] = (angle_bits >> 16) & 0xFF;
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	0c1b      	lsrs	r3, r3, #16
 800274a:	b2db      	uxtb	r3, r3
 800274c:	73bb      	strb	r3, [r7, #14]
	data[3] = (angle_bits >> 24) & 0xFF;
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	0e1b      	lsrs	r3, r3, #24
 8002752:	b2db      	uxtb	r3, r3
 8002754:	73fb      	strb	r3, [r7, #15]
	data[4] = (angle_is_valid << 7) |(life_counter++ & 0x7F);  // Rolling counter (0-127) + the angle validation bit
 8002756:	4b13      	ldr	r3, [pc, #76]	@ (80027a4 <Encoder_SendCAN+0xa4>)
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	b25b      	sxtb	r3, r3
 800275c:	01db      	lsls	r3, r3, #7
 800275e:	b25a      	sxtb	r2, r3
 8002760:	4b11      	ldr	r3, [pc, #68]	@ (80027a8 <Encoder_SendCAN+0xa8>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	1c59      	adds	r1, r3, #1
 8002766:	b2c8      	uxtb	r0, r1
 8002768:	490f      	ldr	r1, [pc, #60]	@ (80027a8 <Encoder_SendCAN+0xa8>)
 800276a:	7008      	strb	r0, [r1, #0]
 800276c:	b25b      	sxtb	r3, r3
 800276e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002772:	b25b      	sxtb	r3, r3
 8002774:	4313      	orrs	r3, r2
 8002776:	b25b      	sxtb	r3, r3
 8002778:	b2db      	uxtb	r3, r3
 800277a:	743b      	strb	r3, [r7, #16]

	// Send only if Mailbox is free
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) > 0) {
 800277c:	480b      	ldr	r0, [pc, #44]	@ (80027ac <Encoder_SendCAN+0xac>)
 800277e:	f7fe fbcd 	bl	8000f1c <HAL_CAN_GetTxMailboxesFreeLevel>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d008      	beq.n	800279a <Encoder_SendCAN+0x9a>
	    HAL_CAN_AddTxMessage(&hcan, &txHeader, data, &txMailbox);
 8002788:	f107 0314 	add.w	r3, r7, #20
 800278c:	f107 020c 	add.w	r2, r7, #12
 8002790:	f107 0118 	add.w	r1, r7, #24
 8002794:	4805      	ldr	r0, [pc, #20]	@ (80027ac <Encoder_SendCAN+0xac>)
 8002796:	f7fe faf2 	bl	8000d7e <HAL_CAN_AddTxMessage>
	}
}
 800279a:	bf00      	nop
 800279c:	3730      	adds	r7, #48	@ 0x30
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20000009 	.word	0x20000009
 80027a8:	200000ec 	.word	0x200000ec
 80027ac:	2000002c 	.word	0x2000002c

080027b0 <Encoder_Task>:

// The task that will be executed by the scheduler
void Encoder_Task(void * argument) {
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
	for(;;) {
		// get the gray raw reading
		uint16_t gray_raw_reading = Encoder_GetRawReadings();
 80027b8:	f7ff fec8 	bl	800254c <Encoder_GetRawReadings>
 80027bc:	4603      	mov	r3, r0
 80027be:	81fb      	strh	r3, [r7, #14]

		// convert the gray code reading to binary
		uint16_t binary_reading = Encoder_ConvertRAW(gray_raw_reading);
 80027c0:	89fb      	ldrh	r3, [r7, #14]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7ff ff1a 	bl	80025fc <Encoder_ConvertRAW>
 80027c8:	4603      	mov	r3, r0
 80027ca:	81bb      	strh	r3, [r7, #12]

		// get the angle in degree and applying the offset along with the ratio
		float angle_degree = Encoder_GetAngleInDegree(binary_reading);
 80027cc:	89bb      	ldrh	r3, [r7, #12]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff ff44 	bl	800265c <Encoder_GetAngleInDegree>
 80027d4:	60b8      	str	r0, [r7, #8]

		// Transfer the readings through CAN
		Encoder_SendCAN(angle_degree);
 80027d6:	68b8      	ldr	r0, [r7, #8]
 80027d8:	f7ff ff92 	bl	8002700 <Encoder_SendCAN>
	for(;;) {
 80027dc:	bf00      	nop
 80027de:	e7eb      	b.n	80027b8 <Encoder_Task+0x8>

080027e0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f103 0208 	add.w	r2, r3, #8
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f04f 32ff 	mov.w	r2, #4294967295
 80027f8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f103 0208 	add.w	r2, r3, #8
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f103 0208 	add.w	r2, r3, #8
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	bc80      	pop	{r7}
 800281c:	4770      	bx	lr

0800281e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800281e:	b480      	push	{r7}
 8002820:	b083      	sub	sp, #12
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800282c:	bf00      	nop
 800282e:	370c      	adds	r7, #12
 8002830:	46bd      	mov	sp, r7
 8002832:	bc80      	pop	{r7}
 8002834:	4770      	bx	lr

08002836 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002836:	b480      	push	{r7}
 8002838:	b085      	sub	sp, #20
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
 800283e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800284c:	d103      	bne.n	8002856 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	e00c      	b.n	8002870 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	3308      	adds	r3, #8
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	e002      	b.n	8002864 <vListInsert+0x2e>
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	429a      	cmp	r2, r3
 800286e:	d2f6      	bcs.n	800285e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	683a      	ldr	r2, [r7, #0]
 800288a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	1c5a      	adds	r2, r3, #1
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	601a      	str	r2, [r3, #0]
}
 800289c:	bf00      	nop
 800289e:	3714      	adds	r7, #20
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bc80      	pop	{r7}
 80028a4:	4770      	bx	lr

080028a6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80028a6:	b480      	push	{r7}
 80028a8:	b085      	sub	sp, #20
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	691b      	ldr	r3, [r3, #16]
 80028b2:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	6892      	ldr	r2, [r2, #8]
 80028bc:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	6852      	ldr	r2, [r2, #4]
 80028c6:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d103      	bne.n	80028da <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	689a      	ldr	r2, [r3, #8]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2200      	movs	r2, #0
 80028de:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	1e5a      	subs	r2, r3, #1
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3714      	adds	r7, #20
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr

080028f8 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b086      	sub	sp, #24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002902:	2301      	movs	r3, #1
 8002904:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d10b      	bne.n	8002928 <xQueueGenericReset+0x30>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8002910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002914:	f383 8811 	msr	BASEPRI, r3
 8002918:	f3bf 8f6f 	isb	sy
 800291c:	f3bf 8f4f 	dsb	sy
 8002920:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8002922:	bf00      	nop
 8002924:	bf00      	nop
 8002926:	e7fd      	b.n	8002924 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d05d      	beq.n	80029ea <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8002932:	2b00      	cmp	r3, #0
 8002934:	d059      	beq.n	80029ea <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800293e:	2100      	movs	r1, #0
 8002940:	fba3 2302 	umull	r2, r3, r3, r2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d000      	beq.n	800294a <xQueueGenericReset+0x52>
 8002948:	2101      	movs	r1, #1
 800294a:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 800294c:	2b00      	cmp	r3, #0
 800294e:	d14c      	bne.n	80029ea <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8002950:	f001 fdb6 	bl	80044c0 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800295c:	6939      	ldr	r1, [r7, #16]
 800295e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002960:	fb01 f303 	mul.w	r3, r1, r3
 8002964:	441a      	add	r2, r3
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	2200      	movs	r2, #0
 800296e:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002980:	3b01      	subs	r3, #1
 8002982:	6939      	ldr	r1, [r7, #16]
 8002984:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002986:	fb01 f303 	mul.w	r3, r1, r3
 800298a:	441a      	add	r2, r3
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	22ff      	movs	r2, #255	@ 0xff
 8002994:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	22ff      	movs	r2, #255	@ 0xff
 800299c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d114      	bne.n	80029d0 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d01a      	beq.n	80029e4 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	3310      	adds	r3, #16
 80029b2:	4618      	mov	r0, r3
 80029b4:	f000 ff3c 	bl	8003830 <xTaskRemoveFromEventList>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d012      	beq.n	80029e4 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80029be:	4b16      	ldr	r3, [pc, #88]	@ (8002a18 <xQueueGenericReset+0x120>)
 80029c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029c4:	601a      	str	r2, [r3, #0]
 80029c6:	f3bf 8f4f 	dsb	sy
 80029ca:	f3bf 8f6f 	isb	sy
 80029ce:	e009      	b.n	80029e4 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	3310      	adds	r3, #16
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7ff ff03 	bl	80027e0 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	3324      	adds	r3, #36	@ 0x24
 80029de:	4618      	mov	r0, r3
 80029e0:	f7ff fefe 	bl	80027e0 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80029e4:	f001 fd9c 	bl	8004520 <vPortExitCritical>
 80029e8:	e001      	b.n	80029ee <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 80029ea:	2300      	movs	r3, #0
 80029ec:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d10b      	bne.n	8002a0c <xQueueGenericReset+0x114>
        __asm volatile
 80029f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029f8:	f383 8811 	msr	BASEPRI, r3
 80029fc:	f3bf 8f6f 	isb	sy
 8002a00:	f3bf 8f4f 	dsb	sy
 8002a04:	60bb      	str	r3, [r7, #8]
    }
 8002a06:	bf00      	nop
 8002a08:	bf00      	nop
 8002a0a:	e7fd      	b.n	8002a08 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8002a0c:	697b      	ldr	r3, [r7, #20]
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3718      	adds	r7, #24
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	e000ed04 	.word	0xe000ed04

08002a1c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b08a      	sub	sp, #40	@ 0x28
 8002a20:	af02      	add	r7, sp, #8
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	4613      	mov	r3, r2
 8002a28:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d02e      	beq.n	8002a92 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002a34:	2100      	movs	r1, #0
 8002a36:	68ba      	ldr	r2, [r7, #8]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	fba3 2302 	umull	r2, r3, r3, r2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d000      	beq.n	8002a44 <xQueueGenericCreate+0x28>
 8002a42:	2101      	movs	r1, #1
 8002a44:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d123      	bne.n	8002a92 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	68ba      	ldr	r2, [r7, #8]
 8002a4e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002a52:	f113 0f49 	cmn.w	r3, #73	@ 0x49
 8002a56:	d81c      	bhi.n	8002a92 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	68ba      	ldr	r2, [r7, #8]
 8002a5c:	fb02 f303 	mul.w	r3, r2, r3
 8002a60:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	3348      	adds	r3, #72	@ 0x48
 8002a66:	4618      	mov	r0, r3
 8002a68:	f001 fdf2 	bl	8004650 <pvPortMalloc>
 8002a6c:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d01d      	beq.n	8002ab0 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	3348      	adds	r3, #72	@ 0x48
 8002a7c:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002a7e:	79fa      	ldrb	r2, [r7, #7]
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	9300      	str	r3, [sp, #0]
 8002a84:	4613      	mov	r3, r2
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	68b9      	ldr	r1, [r7, #8]
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 f815 	bl	8002aba <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8002a90:	e00e      	b.n	8002ab0 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d10b      	bne.n	8002ab0 <xQueueGenericCreate+0x94>
        __asm volatile
 8002a98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a9c:	f383 8811 	msr	BASEPRI, r3
 8002aa0:	f3bf 8f6f 	isb	sy
 8002aa4:	f3bf 8f4f 	dsb	sy
 8002aa8:	613b      	str	r3, [r7, #16]
    }
 8002aaa:	bf00      	nop
 8002aac:	bf00      	nop
 8002aae:	e7fd      	b.n	8002aac <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002ab0:	69fb      	ldr	r3, [r7, #28]
    }
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3720      	adds	r7, #32
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b084      	sub	sp, #16
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	60f8      	str	r0, [r7, #12]
 8002ac2:	60b9      	str	r1, [r7, #8]
 8002ac4:	607a      	str	r2, [r7, #4]
 8002ac6:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d103      	bne.n	8002ad6 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	e002      	b.n	8002adc <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	68ba      	ldr	r2, [r7, #8]
 8002ae6:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002ae8:	2101      	movs	r1, #1
 8002aea:	69b8      	ldr	r0, [r7, #24]
 8002aec:	f7ff ff04 	bl	80028f8 <xQueueGenericReset>
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002af0:	bf00      	nop
 8002af2:	3710      	adds	r7, #16
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b08c      	sub	sp, #48	@ 0x30
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002b04:	2300      	movs	r3, #0
 8002b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d10b      	bne.n	8002b2a <xQueueReceive+0x32>
        __asm volatile
 8002b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b16:	f383 8811 	msr	BASEPRI, r3
 8002b1a:	f3bf 8f6f 	isb	sy
 8002b1e:	f3bf 8f4f 	dsb	sy
 8002b22:	623b      	str	r3, [r7, #32]
    }
 8002b24:	bf00      	nop
 8002b26:	bf00      	nop
 8002b28:	e7fd      	b.n	8002b26 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d103      	bne.n	8002b38 <xQueueReceive+0x40>
 8002b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d101      	bne.n	8002b3c <xQueueReceive+0x44>
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e000      	b.n	8002b3e <xQueueReceive+0x46>
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d10b      	bne.n	8002b5a <xQueueReceive+0x62>
        __asm volatile
 8002b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b46:	f383 8811 	msr	BASEPRI, r3
 8002b4a:	f3bf 8f6f 	isb	sy
 8002b4e:	f3bf 8f4f 	dsb	sy
 8002b52:	61fb      	str	r3, [r7, #28]
    }
 8002b54:	bf00      	nop
 8002b56:	bf00      	nop
 8002b58:	e7fd      	b.n	8002b56 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002b5a:	f001 f879 	bl	8003c50 <xTaskGetSchedulerState>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d102      	bne.n	8002b6a <xQueueReceive+0x72>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d101      	bne.n	8002b6e <xQueueReceive+0x76>
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e000      	b.n	8002b70 <xQueueReceive+0x78>
 8002b6e:	2300      	movs	r3, #0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10b      	bne.n	8002b8c <xQueueReceive+0x94>
        __asm volatile
 8002b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b78:	f383 8811 	msr	BASEPRI, r3
 8002b7c:	f3bf 8f6f 	isb	sy
 8002b80:	f3bf 8f4f 	dsb	sy
 8002b84:	61bb      	str	r3, [r7, #24]
    }
 8002b86:	bf00      	nop
 8002b88:	bf00      	nop
 8002b8a:	e7fd      	b.n	8002b88 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002b8c:	f001 fc98 	bl	80044c0 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b94:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d01f      	beq.n	8002bdc <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002b9c:	68b9      	ldr	r1, [r7, #8]
 8002b9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002ba0:	f000 f88c 	bl	8002cbc <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba6:	1e5a      	subs	r2, r3, #1
 8002ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002baa:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bae:	691b      	ldr	r3, [r3, #16]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00f      	beq.n	8002bd4 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bb6:	3310      	adds	r3, #16
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f000 fe39 	bl	8003830 <xTaskRemoveFromEventList>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d007      	beq.n	8002bd4 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002bc4:	4b3c      	ldr	r3, [pc, #240]	@ (8002cb8 <xQueueReceive+0x1c0>)
 8002bc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	f3bf 8f4f 	dsb	sy
 8002bd0:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002bd4:	f001 fca4 	bl	8004520 <vPortExitCritical>
                return pdPASS;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e069      	b.n	8002cb0 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d103      	bne.n	8002bea <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002be2:	f001 fc9d 	bl	8004520 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8002be6:	2300      	movs	r3, #0
 8002be8:	e062      	b.n	8002cb0 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d106      	bne.n	8002bfe <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002bf0:	f107 0310 	add.w	r3, r7, #16
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f000 fef1 	bl	80039dc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002bfe:	f001 fc8f 	bl	8004520 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002c02:	f000 fb1d 	bl	8003240 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002c06:	f001 fc5b 	bl	80044c0 <vPortEnterCritical>
 8002c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002c10:	b25b      	sxtb	r3, r3
 8002c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c16:	d103      	bne.n	8002c20 <xQueueReceive+0x128>
 8002c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002c26:	b25b      	sxtb	r3, r3
 8002c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c2c:	d103      	bne.n	8002c36 <xQueueReceive+0x13e>
 8002c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002c36:	f001 fc73 	bl	8004520 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c3a:	1d3a      	adds	r2, r7, #4
 8002c3c:	f107 0310 	add.w	r3, r7, #16
 8002c40:	4611      	mov	r1, r2
 8002c42:	4618      	mov	r0, r3
 8002c44:	f000 fee0 	bl	8003a08 <xTaskCheckForTimeOut>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d123      	bne.n	8002c96 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002c50:	f000 f8ac 	bl	8002dac <prvIsQueueEmpty>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d017      	beq.n	8002c8a <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c5c:	3324      	adds	r3, #36	@ 0x24
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	4611      	mov	r1, r2
 8002c62:	4618      	mov	r0, r3
 8002c64:	f000 fd78 	bl	8003758 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002c68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002c6a:	f000 f84d 	bl	8002d08 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002c6e:	f000 faf5 	bl	800325c <xTaskResumeAll>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d189      	bne.n	8002b8c <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8002c78:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb8 <xQueueReceive+0x1c0>)
 8002c7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	f3bf 8f4f 	dsb	sy
 8002c84:	f3bf 8f6f 	isb	sy
 8002c88:	e780      	b.n	8002b8c <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002c8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002c8c:	f000 f83c 	bl	8002d08 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002c90:	f000 fae4 	bl	800325c <xTaskResumeAll>
 8002c94:	e77a      	b.n	8002b8c <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002c96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002c98:	f000 f836 	bl	8002d08 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002c9c:	f000 fade 	bl	800325c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ca0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002ca2:	f000 f883 	bl	8002dac <prvIsQueueEmpty>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f43f af6f 	beq.w	8002b8c <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8002cae:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3730      	adds	r7, #48	@ 0x30
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	e000ed04 	.word	0xe000ed04

08002cbc <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d018      	beq.n	8002d00 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	68da      	ldr	r2, [r3, #12]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd6:	441a      	add	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	68da      	ldr	r2, [r3, #12]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d303      	bcc.n	8002cf0 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	68d9      	ldr	r1, [r3, #12]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	6838      	ldr	r0, [r7, #0]
 8002cfc:	f001 fe9e 	bl	8004a3c <memcpy>
    }
}
 8002d00:	bf00      	nop
 8002d02:	3708      	adds	r7, #8
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002d10:	f001 fbd6 	bl	80044c0 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002d1a:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002d1c:	e011      	b.n	8002d42 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d012      	beq.n	8002d4c <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	3324      	adds	r3, #36	@ 0x24
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f000 fd80 	bl	8003830 <xTaskRemoveFromEventList>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8002d36:	f000 fecf 	bl	8003ad8 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002d3a:	7bfb      	ldrb	r3, [r7, #15]
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002d42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	dce9      	bgt.n	8002d1e <prvUnlockQueue+0x16>
 8002d4a:	e000      	b.n	8002d4e <prvUnlockQueue+0x46>
                    break;
 8002d4c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	22ff      	movs	r2, #255	@ 0xff
 8002d52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8002d56:	f001 fbe3 	bl	8004520 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002d5a:	f001 fbb1 	bl	80044c0 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002d64:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002d66:	e011      	b.n	8002d8c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	691b      	ldr	r3, [r3, #16]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d012      	beq.n	8002d96 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3310      	adds	r3, #16
 8002d74:	4618      	mov	r0, r3
 8002d76:	f000 fd5b 	bl	8003830 <xTaskRemoveFromEventList>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d001      	beq.n	8002d84 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002d80:	f000 feaa 	bl	8003ad8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002d84:	7bbb      	ldrb	r3, [r7, #14]
 8002d86:	3b01      	subs	r3, #1
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002d8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	dce9      	bgt.n	8002d68 <prvUnlockQueue+0x60>
 8002d94:	e000      	b.n	8002d98 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002d96:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	22ff      	movs	r2, #255	@ 0xff
 8002d9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8002da0:	f001 fbbe 	bl	8004520 <vPortExitCritical>
}
 8002da4:	bf00      	nop
 8002da6:	3710      	adds	r7, #16
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002db4:	f001 fb84 	bl	80044c0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d102      	bne.n	8002dc6 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	e001      	b.n	8002dca <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002dca:	f001 fba9 	bl	8004520 <vPortExitCritical>

    return xReturn;
 8002dce:	68fb      	ldr	r3, [r7, #12]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002dd8:	b480      	push	{r7}
 8002dda:	b087      	sub	sp, #28
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8002de2:	2300      	movs	r3, #0
 8002de4:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d10b      	bne.n	8002e04 <vQueueAddToRegistry+0x2c>
        __asm volatile
 8002dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002df0:	f383 8811 	msr	BASEPRI, r3
 8002df4:	f3bf 8f6f 	isb	sy
 8002df8:	f3bf 8f4f 	dsb	sy
 8002dfc:	60fb      	str	r3, [r7, #12]
    }
 8002dfe:	bf00      	nop
 8002e00:	bf00      	nop
 8002e02:	e7fd      	b.n	8002e00 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d024      	beq.n	8002e54 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	617b      	str	r3, [r7, #20]
 8002e0e:	e01e      	b.n	8002e4e <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8002e10:	4a17      	ldr	r2, [pc, #92]	@ (8002e70 <vQueueAddToRegistry+0x98>)
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	00db      	lsls	r3, r3, #3
 8002e16:	4413      	add	r3, r2
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d105      	bne.n	8002e2c <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	00db      	lsls	r3, r3, #3
 8002e24:	4a12      	ldr	r2, [pc, #72]	@ (8002e70 <vQueueAddToRegistry+0x98>)
 8002e26:	4413      	add	r3, r2
 8002e28:	613b      	str	r3, [r7, #16]
                    break;
 8002e2a:	e013      	b.n	8002e54 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10a      	bne.n	8002e48 <vQueueAddToRegistry+0x70>
 8002e32:	4a0f      	ldr	r2, [pc, #60]	@ (8002e70 <vQueueAddToRegistry+0x98>)
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d104      	bne.n	8002e48 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	00db      	lsls	r3, r3, #3
 8002e42:	4a0b      	ldr	r2, [pc, #44]	@ (8002e70 <vQueueAddToRegistry+0x98>)
 8002e44:	4413      	add	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	617b      	str	r3, [r7, #20]
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	2b1f      	cmp	r3, #31
 8002e52:	d9dd      	bls.n	8002e10 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d005      	beq.n	8002e66 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	683a      	ldr	r2, [r7, #0]
 8002e5e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8002e66:	bf00      	nop
 8002e68:	371c      	adds	r7, #28
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bc80      	pop	{r7}
 8002e6e:	4770      	bx	lr
 8002e70:	200000f0 	.word	0x200000f0

08002e74 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	60b9      	str	r1, [r7, #8]
 8002e7e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002e84:	f001 fb1c 	bl	80044c0 <vPortEnterCritical>
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002e8e:	b25b      	sxtb	r3, r3
 8002e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e94:	d103      	bne.n	8002e9e <vQueueWaitForMessageRestricted+0x2a>
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002ea4:	b25b      	sxtb	r3, r3
 8002ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eaa:	d103      	bne.n	8002eb4 <vQueueWaitForMessageRestricted+0x40>
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002eb4:	f001 fb34 	bl	8004520 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d106      	bne.n	8002ece <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	3324      	adds	r3, #36	@ 0x24
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	68b9      	ldr	r1, [r7, #8]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f000 fc6b 	bl	80037a4 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002ece:	6978      	ldr	r0, [r7, #20]
 8002ed0:	f7ff ff1a 	bl	8002d08 <prvUnlockQueue>
    }
 8002ed4:	bf00      	nop
 8002ed6:	3718      	adds	r7, #24
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b08c      	sub	sp, #48	@ 0x30
 8002ee0:	af04      	add	r7, sp, #16
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	603b      	str	r3, [r7, #0]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002eec:	88fb      	ldrh	r3, [r7, #6]
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f001 fbad 	bl	8004650 <pvPortMalloc>
 8002ef6:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d013      	beq.n	8002f26 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002efe:	2054      	movs	r0, #84	@ 0x54
 8002f00:	f001 fba6 	bl	8004650 <pvPortMalloc>
 8002f04:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d008      	beq.n	8002f1e <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002f0c:	2254      	movs	r2, #84	@ 0x54
 8002f0e:	2100      	movs	r1, #0
 8002f10:	69f8      	ldr	r0, [r7, #28]
 8002f12:	f001 fd67 	bl	80049e4 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	697a      	ldr	r2, [r7, #20]
 8002f1a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f1c:	e005      	b.n	8002f2a <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8002f1e:	6978      	ldr	r0, [r7, #20]
 8002f20:	f001 fc52 	bl	80047c8 <vPortFree>
 8002f24:	e001      	b.n	8002f2a <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002f26:	2300      	movs	r3, #0
 8002f28:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d013      	beq.n	8002f58 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002f30:	88fa      	ldrh	r2, [r7, #6]
 8002f32:	2300      	movs	r3, #0
 8002f34:	9303      	str	r3, [sp, #12]
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	9302      	str	r3, [sp, #8]
 8002f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f3c:	9301      	str	r3, [sp, #4]
 8002f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	68b9      	ldr	r1, [r7, #8]
 8002f46:	68f8      	ldr	r0, [r7, #12]
 8002f48:	f000 f80e 	bl	8002f68 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002f4c:	69f8      	ldr	r0, [r7, #28]
 8002f4e:	f000 f893 	bl	8003078 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002f52:	2301      	movs	r3, #1
 8002f54:	61bb      	str	r3, [r7, #24]
 8002f56:	e002      	b.n	8002f5e <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002f58:	f04f 33ff 	mov.w	r3, #4294967295
 8002f5c:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002f5e:	69bb      	ldr	r3, [r7, #24]
    }
 8002f60:	4618      	mov	r0, r3
 8002f62:	3720      	adds	r7, #32
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b088      	sub	sp, #32
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	607a      	str	r2, [r7, #4]
 8002f74:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002f80:	3b01      	subs	r3, #1
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	4413      	add	r3, r2
 8002f86:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	f023 0307 	bic.w	r3, r3, #7
 8002f8e:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002f90:	69bb      	ldr	r3, [r7, #24]
 8002f92:	f003 0307 	and.w	r3, r3, #7
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d00b      	beq.n	8002fb2 <prvInitialiseNewTask+0x4a>
        __asm volatile
 8002f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f9e:	f383 8811 	msr	BASEPRI, r3
 8002fa2:	f3bf 8f6f 	isb	sy
 8002fa6:	f3bf 8f4f 	dsb	sy
 8002faa:	617b      	str	r3, [r7, #20]
    }
 8002fac:	bf00      	nop
 8002fae:	bf00      	nop
 8002fb0:	e7fd      	b.n	8002fae <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d01e      	beq.n	8002ff6 <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002fb8:	2300      	movs	r3, #0
 8002fba:	61fb      	str	r3, [r7, #28]
 8002fbc:	e012      	b.n	8002fe4 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002fbe:	68ba      	ldr	r2, [r7, #8]
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	7819      	ldrb	r1, [r3, #0]
 8002fc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	4413      	add	r3, r2
 8002fcc:	3334      	adds	r3, #52	@ 0x34
 8002fce:	460a      	mov	r2, r1
 8002fd0:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	4413      	add	r3, r2
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d006      	beq.n	8002fec <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	61fb      	str	r3, [r7, #28]
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	2b0f      	cmp	r3, #15
 8002fe8:	d9e9      	bls.n	8002fbe <prvInitialiseNewTask+0x56>
 8002fea:	e000      	b.n	8002fee <prvInitialiseNewTask+0x86>
            {
                break;
 8002fec:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ff8:	2b06      	cmp	r3, #6
 8002ffa:	d90b      	bls.n	8003014 <prvInitialiseNewTask+0xac>
        __asm volatile
 8002ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003000:	f383 8811 	msr	BASEPRI, r3
 8003004:	f3bf 8f6f 	isb	sy
 8003008:	f3bf 8f4f 	dsb	sy
 800300c:	613b      	str	r3, [r7, #16]
    }
 800300e:	bf00      	nop
 8003010:	bf00      	nop
 8003012:	e7fd      	b.n	8003010 <prvInitialiseNewTask+0xa8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003016:	2b06      	cmp	r3, #6
 8003018:	d901      	bls.n	800301e <prvInitialiseNewTask+0xb6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800301a:	2306      	movs	r3, #6
 800301c:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800301e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003020:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003022:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8003024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003026:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003028:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800302a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800302c:	3304      	adds	r3, #4
 800302e:	4618      	mov	r0, r3
 8003030:	f7ff fbf5 	bl	800281e <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003036:	3318      	adds	r3, #24
 8003038:	4618      	mov	r0, r3
 800303a:	f7ff fbf0 	bl	800281e <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800303e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003040:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003042:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003046:	f1c3 0207 	rsb	r2, r3, #7
 800304a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800304c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800304e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003050:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003052:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	68f9      	ldr	r1, [r7, #12]
 8003058:	69b8      	ldr	r0, [r7, #24]
 800305a:	f001 f93d 	bl	80042d8 <pxPortInitialiseStack>
 800305e:	4602      	mov	r2, r0
 8003060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003062:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003066:	2b00      	cmp	r3, #0
 8003068:	d002      	beq.n	8003070 <prvInitialiseNewTask+0x108>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800306a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800306c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800306e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003070:	bf00      	nop
 8003072:	3720      	adds	r7, #32
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}

08003078 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003080:	f001 fa1e 	bl	80044c0 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8003084:	4b3e      	ldr	r3, [pc, #248]	@ (8003180 <prvAddNewTaskToReadyList+0x108>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	3301      	adds	r3, #1
 800308a:	4a3d      	ldr	r2, [pc, #244]	@ (8003180 <prvAddNewTaskToReadyList+0x108>)
 800308c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800308e:	4b3d      	ldr	r3, [pc, #244]	@ (8003184 <prvAddNewTaskToReadyList+0x10c>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d109      	bne.n	80030aa <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8003096:	4a3b      	ldr	r2, [pc, #236]	@ (8003184 <prvAddNewTaskToReadyList+0x10c>)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800309c:	4b38      	ldr	r3, [pc, #224]	@ (8003180 <prvAddNewTaskToReadyList+0x108>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d110      	bne.n	80030c6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80030a4:	f000 fd3c 	bl	8003b20 <prvInitialiseTaskLists>
 80030a8:	e00d      	b.n	80030c6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80030aa:	4b37      	ldr	r3, [pc, #220]	@ (8003188 <prvAddNewTaskToReadyList+0x110>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d109      	bne.n	80030c6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80030b2:	4b34      	ldr	r3, [pc, #208]	@ (8003184 <prvAddNewTaskToReadyList+0x10c>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030bc:	429a      	cmp	r2, r3
 80030be:	d802      	bhi.n	80030c6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80030c0:	4a30      	ldr	r2, [pc, #192]	@ (8003184 <prvAddNewTaskToReadyList+0x10c>)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80030c6:	4b31      	ldr	r3, [pc, #196]	@ (800318c <prvAddNewTaskToReadyList+0x114>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	3301      	adds	r3, #1
 80030cc:	4a2f      	ldr	r2, [pc, #188]	@ (800318c <prvAddNewTaskToReadyList+0x114>)
 80030ce:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d4:	2201      	movs	r2, #1
 80030d6:	409a      	lsls	r2, r3
 80030d8:	4b2d      	ldr	r3, [pc, #180]	@ (8003190 <prvAddNewTaskToReadyList+0x118>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4313      	orrs	r3, r2
 80030de:	4a2c      	ldr	r2, [pc, #176]	@ (8003190 <prvAddNewTaskToReadyList+0x118>)
 80030e0:	6013      	str	r3, [r2, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030e6:	492b      	ldr	r1, [pc, #172]	@ (8003194 <prvAddNewTaskToReadyList+0x11c>)
 80030e8:	4613      	mov	r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	4413      	add	r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	440b      	add	r3, r1
 80030f2:	3304      	adds	r3, #4
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	60fb      	str	r3, [r7, #12]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	609a      	str	r2, [r3, #8]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	689a      	ldr	r2, [r3, #8]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	60da      	str	r2, [r3, #12]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	3204      	adds	r2, #4
 800310e:	605a      	str	r2, [r3, #4]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	1d1a      	adds	r2, r3, #4
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	609a      	str	r2, [r3, #8]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800311c:	4613      	mov	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	4413      	add	r3, r2
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	4a1b      	ldr	r2, [pc, #108]	@ (8003194 <prvAddNewTaskToReadyList+0x11c>)
 8003126:	441a      	add	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	615a      	str	r2, [r3, #20]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003130:	4918      	ldr	r1, [pc, #96]	@ (8003194 <prvAddNewTaskToReadyList+0x11c>)
 8003132:	4613      	mov	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	4413      	add	r3, r2
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	440b      	add	r3, r1
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	1c59      	adds	r1, r3, #1
 8003140:	4814      	ldr	r0, [pc, #80]	@ (8003194 <prvAddNewTaskToReadyList+0x11c>)
 8003142:	4613      	mov	r3, r2
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	4413      	add	r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	4403      	add	r3, r0
 800314c:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800314e:	f001 f9e7 	bl	8004520 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003152:	4b0d      	ldr	r3, [pc, #52]	@ (8003188 <prvAddNewTaskToReadyList+0x110>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00e      	beq.n	8003178 <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800315a:	4b0a      	ldr	r3, [pc, #40]	@ (8003184 <prvAddNewTaskToReadyList+0x10c>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003164:	429a      	cmp	r2, r3
 8003166:	d207      	bcs.n	8003178 <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003168:	4b0b      	ldr	r3, [pc, #44]	@ (8003198 <prvAddNewTaskToReadyList+0x120>)
 800316a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	f3bf 8f4f 	dsb	sy
 8003174:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003178:	bf00      	nop
 800317a:	3710      	adds	r7, #16
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	200002f0 	.word	0x200002f0
 8003184:	200001f0 	.word	0x200001f0
 8003188:	200002fc 	.word	0x200002fc
 800318c:	2000030c 	.word	0x2000030c
 8003190:	200002f8 	.word	0x200002f8
 8003194:	200001f4 	.word	0x200001f4
 8003198:	e000ed04 	.word	0xe000ed04

0800319c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b086      	sub	sp, #24
 80031a0:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80031a2:	4b20      	ldr	r3, [pc, #128]	@ (8003224 <vTaskStartScheduler+0x88>)
 80031a4:	9301      	str	r3, [sp, #4]
 80031a6:	2300      	movs	r3, #0
 80031a8:	9300      	str	r3, [sp, #0]
 80031aa:	2300      	movs	r3, #0
 80031ac:	2280      	movs	r2, #128	@ 0x80
 80031ae:	491e      	ldr	r1, [pc, #120]	@ (8003228 <vTaskStartScheduler+0x8c>)
 80031b0:	481e      	ldr	r0, [pc, #120]	@ (800322c <vTaskStartScheduler+0x90>)
 80031b2:	f7ff fe93 	bl	8002edc <xTaskCreate>
 80031b6:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d102      	bne.n	80031c4 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 80031be:	f000 fde5 	bl	8003d8c <xTimerCreateTimerTask>
 80031c2:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d116      	bne.n	80031f8 <vTaskStartScheduler+0x5c>
        __asm volatile
 80031ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031ce:	f383 8811 	msr	BASEPRI, r3
 80031d2:	f3bf 8f6f 	isb	sy
 80031d6:	f3bf 8f4f 	dsb	sy
 80031da:	60bb      	str	r3, [r7, #8]
    }
 80031dc:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80031de:	4b14      	ldr	r3, [pc, #80]	@ (8003230 <vTaskStartScheduler+0x94>)
 80031e0:	f04f 32ff 	mov.w	r2, #4294967295
 80031e4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80031e6:	4b13      	ldr	r3, [pc, #76]	@ (8003234 <vTaskStartScheduler+0x98>)
 80031e8:	2201      	movs	r2, #1
 80031ea:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80031ec:	4b12      	ldr	r3, [pc, #72]	@ (8003238 <vTaskStartScheduler+0x9c>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 80031f2:	f001 f8f3 	bl	80043dc <xPortStartScheduler>
 80031f6:	e00f      	b.n	8003218 <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031fe:	d10b      	bne.n	8003218 <vTaskStartScheduler+0x7c>
        __asm volatile
 8003200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003204:	f383 8811 	msr	BASEPRI, r3
 8003208:	f3bf 8f6f 	isb	sy
 800320c:	f3bf 8f4f 	dsb	sy
 8003210:	607b      	str	r3, [r7, #4]
    }
 8003212:	bf00      	nop
 8003214:	bf00      	nop
 8003216:	e7fd      	b.n	8003214 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003218:	4b08      	ldr	r3, [pc, #32]	@ (800323c <vTaskStartScheduler+0xa0>)
 800321a:	681b      	ldr	r3, [r3, #0]
}
 800321c:	bf00      	nop
 800321e:	3710      	adds	r7, #16
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	20000314 	.word	0x20000314
 8003228:	08004a84 	.word	0x08004a84
 800322c:	08003af1 	.word	0x08003af1
 8003230:	20000310 	.word	0x20000310
 8003234:	200002fc 	.word	0x200002fc
 8003238:	200002f4 	.word	0x200002f4
 800323c:	08004ac8 	.word	0x08004ac8

08003240 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003244:	4b04      	ldr	r3, [pc, #16]	@ (8003258 <vTaskSuspendAll+0x18>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	3301      	adds	r3, #1
 800324a:	4a03      	ldr	r2, [pc, #12]	@ (8003258 <vTaskSuspendAll+0x18>)
 800324c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800324e:	bf00      	nop
 8003250:	46bd      	mov	sp, r7
 8003252:	bc80      	pop	{r7}
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	20000318 	.word	0x20000318

0800325c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b088      	sub	sp, #32
 8003260:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003262:	2300      	movs	r3, #0
 8003264:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003266:	2300      	movs	r3, #0
 8003268:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800326a:	4b71      	ldr	r3, [pc, #452]	@ (8003430 <xTaskResumeAll+0x1d4>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10b      	bne.n	800328a <xTaskResumeAll+0x2e>
        __asm volatile
 8003272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003276:	f383 8811 	msr	BASEPRI, r3
 800327a:	f3bf 8f6f 	isb	sy
 800327e:	f3bf 8f4f 	dsb	sy
 8003282:	607b      	str	r3, [r7, #4]
    }
 8003284:	bf00      	nop
 8003286:	bf00      	nop
 8003288:	e7fd      	b.n	8003286 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800328a:	f001 f919 	bl	80044c0 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800328e:	4b68      	ldr	r3, [pc, #416]	@ (8003430 <xTaskResumeAll+0x1d4>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	3b01      	subs	r3, #1
 8003294:	4a66      	ldr	r2, [pc, #408]	@ (8003430 <xTaskResumeAll+0x1d4>)
 8003296:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003298:	4b65      	ldr	r3, [pc, #404]	@ (8003430 <xTaskResumeAll+0x1d4>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2b00      	cmp	r3, #0
 800329e:	f040 80c0 	bne.w	8003422 <xTaskResumeAll+0x1c6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80032a2:	4b64      	ldr	r3, [pc, #400]	@ (8003434 <xTaskResumeAll+0x1d8>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	f000 80bb 	beq.w	8003422 <xTaskResumeAll+0x1c6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80032ac:	e08a      	b.n	80033c4 <xTaskResumeAll+0x168>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032ae:	4b62      	ldr	r3, [pc, #392]	@ (8003438 <xTaskResumeAll+0x1dc>)
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ba:	613b      	str	r3, [r7, #16]
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	69db      	ldr	r3, [r3, #28]
 80032c0:	69fa      	ldr	r2, [r7, #28]
 80032c2:	6a12      	ldr	r2, [r2, #32]
 80032c4:	609a      	str	r2, [r3, #8]
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	6a1b      	ldr	r3, [r3, #32]
 80032ca:	69fa      	ldr	r2, [r7, #28]
 80032cc:	69d2      	ldr	r2, [r2, #28]
 80032ce:	605a      	str	r2, [r3, #4]
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	685a      	ldr	r2, [r3, #4]
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	3318      	adds	r3, #24
 80032d8:	429a      	cmp	r2, r3
 80032da:	d103      	bne.n	80032e4 <xTaskResumeAll+0x88>
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	6a1a      	ldr	r2, [r3, #32]
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	605a      	str	r2, [r3, #4]
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	2200      	movs	r2, #0
 80032e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	1e5a      	subs	r2, r3, #1
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	695b      	ldr	r3, [r3, #20]
 80032f8:	60fb      	str	r3, [r7, #12]
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	69fa      	ldr	r2, [r7, #28]
 8003300:	68d2      	ldr	r2, [r2, #12]
 8003302:	609a      	str	r2, [r3, #8]
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	69fa      	ldr	r2, [r7, #28]
 800330a:	6892      	ldr	r2, [r2, #8]
 800330c:	605a      	str	r2, [r3, #4]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	685a      	ldr	r2, [r3, #4]
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	3304      	adds	r3, #4
 8003316:	429a      	cmp	r2, r3
 8003318:	d103      	bne.n	8003322 <xTaskResumeAll+0xc6>
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	68da      	ldr	r2, [r3, #12]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	605a      	str	r2, [r3, #4]
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	2200      	movs	r2, #0
 8003326:	615a      	str	r2, [r3, #20]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	1e5a      	subs	r2, r3, #1
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003336:	2201      	movs	r2, #1
 8003338:	409a      	lsls	r2, r3
 800333a:	4b40      	ldr	r3, [pc, #256]	@ (800343c <xTaskResumeAll+0x1e0>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4313      	orrs	r3, r2
 8003340:	4a3e      	ldr	r2, [pc, #248]	@ (800343c <xTaskResumeAll+0x1e0>)
 8003342:	6013      	str	r3, [r2, #0]
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003348:	493d      	ldr	r1, [pc, #244]	@ (8003440 <xTaskResumeAll+0x1e4>)
 800334a:	4613      	mov	r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	4413      	add	r3, r2
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	440b      	add	r3, r1
 8003354:	3304      	adds	r3, #4
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	60bb      	str	r3, [r7, #8]
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	68ba      	ldr	r2, [r7, #8]
 800335e:	609a      	str	r2, [r3, #8]
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	60da      	str	r2, [r3, #12]
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	69fa      	ldr	r2, [r7, #28]
 800336e:	3204      	adds	r2, #4
 8003370:	605a      	str	r2, [r3, #4]
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	1d1a      	adds	r2, r3, #4
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	609a      	str	r2, [r3, #8]
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800337e:	4613      	mov	r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	4413      	add	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4a2e      	ldr	r2, [pc, #184]	@ (8003440 <xTaskResumeAll+0x1e4>)
 8003388:	441a      	add	r2, r3
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	615a      	str	r2, [r3, #20]
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003392:	492b      	ldr	r1, [pc, #172]	@ (8003440 <xTaskResumeAll+0x1e4>)
 8003394:	4613      	mov	r3, r2
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	4413      	add	r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	440b      	add	r3, r1
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	1c59      	adds	r1, r3, #1
 80033a2:	4827      	ldr	r0, [pc, #156]	@ (8003440 <xTaskResumeAll+0x1e4>)
 80033a4:	4613      	mov	r3, r2
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	4413      	add	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	4403      	add	r3, r0
 80033ae:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033b4:	4b23      	ldr	r3, [pc, #140]	@ (8003444 <xTaskResumeAll+0x1e8>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d302      	bcc.n	80033c4 <xTaskResumeAll+0x168>
                    {
                        xYieldPending = pdTRUE;
 80033be:	4b22      	ldr	r3, [pc, #136]	@ (8003448 <xTaskResumeAll+0x1ec>)
 80033c0:	2201      	movs	r2, #1
 80033c2:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80033c4:	4b1c      	ldr	r3, [pc, #112]	@ (8003438 <xTaskResumeAll+0x1dc>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f47f af70 	bne.w	80032ae <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d001      	beq.n	80033d8 <xTaskResumeAll+0x17c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80033d4:	f000 fc22 	bl	8003c1c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80033d8:	4b1c      	ldr	r3, [pc, #112]	@ (800344c <xTaskResumeAll+0x1f0>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d010      	beq.n	8003406 <xTaskResumeAll+0x1aa>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80033e4:	f000 f844 	bl	8003470 <xTaskIncrementTick>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d002      	beq.n	80033f4 <xTaskResumeAll+0x198>
                            {
                                xYieldPending = pdTRUE;
 80033ee:	4b16      	ldr	r3, [pc, #88]	@ (8003448 <xTaskResumeAll+0x1ec>)
 80033f0:	2201      	movs	r2, #1
 80033f2:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	3b01      	subs	r3, #1
 80033f8:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d1f1      	bne.n	80033e4 <xTaskResumeAll+0x188>

                        xPendedTicks = 0;
 8003400:	4b12      	ldr	r3, [pc, #72]	@ (800344c <xTaskResumeAll+0x1f0>)
 8003402:	2200      	movs	r2, #0
 8003404:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003406:	4b10      	ldr	r3, [pc, #64]	@ (8003448 <xTaskResumeAll+0x1ec>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d009      	beq.n	8003422 <xTaskResumeAll+0x1c6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 800340e:	2301      	movs	r3, #1
 8003410:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003412:	4b0f      	ldr	r3, [pc, #60]	@ (8003450 <xTaskResumeAll+0x1f4>)
 8003414:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	f3bf 8f4f 	dsb	sy
 800341e:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003422:	f001 f87d 	bl	8004520 <vPortExitCritical>

    return xAlreadyYielded;
 8003426:	69bb      	ldr	r3, [r7, #24]
}
 8003428:	4618      	mov	r0, r3
 800342a:	3720      	adds	r7, #32
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	20000318 	.word	0x20000318
 8003434:	200002f0 	.word	0x200002f0
 8003438:	200002b0 	.word	0x200002b0
 800343c:	200002f8 	.word	0x200002f8
 8003440:	200001f4 	.word	0x200001f4
 8003444:	200001f0 	.word	0x200001f0
 8003448:	20000304 	.word	0x20000304
 800344c:	20000300 	.word	0x20000300
 8003450:	e000ed04 	.word	0xe000ed04

08003454 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800345a:	4b04      	ldr	r3, [pc, #16]	@ (800346c <xTaskGetTickCount+0x18>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003460:	687b      	ldr	r3, [r7, #4]
}
 8003462:	4618      	mov	r0, r3
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	bc80      	pop	{r7}
 800346a:	4770      	bx	lr
 800346c:	200002f4 	.word	0x200002f4

08003470 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b08a      	sub	sp, #40	@ 0x28
 8003474:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003476:	2300      	movs	r3, #0
 8003478:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800347a:	4b7e      	ldr	r3, [pc, #504]	@ (8003674 <xTaskIncrementTick+0x204>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2b00      	cmp	r3, #0
 8003480:	f040 80ed 	bne.w	800365e <xTaskIncrementTick+0x1ee>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003484:	4b7c      	ldr	r3, [pc, #496]	@ (8003678 <xTaskIncrementTick+0x208>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	3301      	adds	r3, #1
 800348a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800348c:	4a7a      	ldr	r2, [pc, #488]	@ (8003678 <xTaskIncrementTick+0x208>)
 800348e:	6a3b      	ldr	r3, [r7, #32]
 8003490:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003492:	6a3b      	ldr	r3, [r7, #32]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d121      	bne.n	80034dc <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8003498:	4b78      	ldr	r3, [pc, #480]	@ (800367c <xTaskIncrementTick+0x20c>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00b      	beq.n	80034ba <xTaskIncrementTick+0x4a>
        __asm volatile
 80034a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034a6:	f383 8811 	msr	BASEPRI, r3
 80034aa:	f3bf 8f6f 	isb	sy
 80034ae:	f3bf 8f4f 	dsb	sy
 80034b2:	607b      	str	r3, [r7, #4]
    }
 80034b4:	bf00      	nop
 80034b6:	bf00      	nop
 80034b8:	e7fd      	b.n	80034b6 <xTaskIncrementTick+0x46>
 80034ba:	4b70      	ldr	r3, [pc, #448]	@ (800367c <xTaskIncrementTick+0x20c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	61fb      	str	r3, [r7, #28]
 80034c0:	4b6f      	ldr	r3, [pc, #444]	@ (8003680 <xTaskIncrementTick+0x210>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a6d      	ldr	r2, [pc, #436]	@ (800367c <xTaskIncrementTick+0x20c>)
 80034c6:	6013      	str	r3, [r2, #0]
 80034c8:	4a6d      	ldr	r2, [pc, #436]	@ (8003680 <xTaskIncrementTick+0x210>)
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	6013      	str	r3, [r2, #0]
 80034ce:	4b6d      	ldr	r3, [pc, #436]	@ (8003684 <xTaskIncrementTick+0x214>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	3301      	adds	r3, #1
 80034d4:	4a6b      	ldr	r2, [pc, #428]	@ (8003684 <xTaskIncrementTick+0x214>)
 80034d6:	6013      	str	r3, [r2, #0]
 80034d8:	f000 fba0 	bl	8003c1c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80034dc:	4b6a      	ldr	r3, [pc, #424]	@ (8003688 <xTaskIncrementTick+0x218>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	6a3a      	ldr	r2, [r7, #32]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	f0c0 80a6 	bcc.w	8003634 <xTaskIncrementTick+0x1c4>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034e8:	4b64      	ldr	r3, [pc, #400]	@ (800367c <xTaskIncrementTick+0x20c>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d104      	bne.n	80034fc <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034f2:	4b65      	ldr	r3, [pc, #404]	@ (8003688 <xTaskIncrementTick+0x218>)
 80034f4:	f04f 32ff 	mov.w	r2, #4294967295
 80034f8:	601a      	str	r2, [r3, #0]
                    break;
 80034fa:	e09b      	b.n	8003634 <xTaskIncrementTick+0x1c4>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034fc:	4b5f      	ldr	r3, [pc, #380]	@ (800367c <xTaskIncrementTick+0x20c>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800350c:	6a3a      	ldr	r2, [r7, #32]
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	429a      	cmp	r2, r3
 8003512:	d203      	bcs.n	800351c <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003514:	4a5c      	ldr	r2, [pc, #368]	@ (8003688 <xTaskIncrementTick+0x218>)
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800351a:	e08b      	b.n	8003634 <xTaskIncrementTick+0x1c4>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800351c:	69bb      	ldr	r3, [r7, #24]
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	613b      	str	r3, [r7, #16]
 8003522:	69bb      	ldr	r3, [r7, #24]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	69ba      	ldr	r2, [r7, #24]
 8003528:	68d2      	ldr	r2, [r2, #12]
 800352a:	609a      	str	r2, [r3, #8]
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	69ba      	ldr	r2, [r7, #24]
 8003532:	6892      	ldr	r2, [r2, #8]
 8003534:	605a      	str	r2, [r3, #4]
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	685a      	ldr	r2, [r3, #4]
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	3304      	adds	r3, #4
 800353e:	429a      	cmp	r2, r3
 8003540:	d103      	bne.n	800354a <xTaskIncrementTick+0xda>
 8003542:	69bb      	ldr	r3, [r7, #24]
 8003544:	68da      	ldr	r2, [r3, #12]
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	605a      	str	r2, [r3, #4]
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	2200      	movs	r2, #0
 800354e:	615a      	str	r2, [r3, #20]
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	1e5a      	subs	r2, r3, #1
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800355e:	2b00      	cmp	r3, #0
 8003560:	d01e      	beq.n	80035a0 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003566:	60fb      	str	r3, [r7, #12]
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	69db      	ldr	r3, [r3, #28]
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	6a12      	ldr	r2, [r2, #32]
 8003570:	609a      	str	r2, [r3, #8]
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	69d2      	ldr	r2, [r2, #28]
 800357a:	605a      	str	r2, [r3, #4]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	685a      	ldr	r2, [r3, #4]
 8003580:	69bb      	ldr	r3, [r7, #24]
 8003582:	3318      	adds	r3, #24
 8003584:	429a      	cmp	r2, r3
 8003586:	d103      	bne.n	8003590 <xTaskIncrementTick+0x120>
 8003588:	69bb      	ldr	r3, [r7, #24]
 800358a:	6a1a      	ldr	r2, [r3, #32]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	605a      	str	r2, [r3, #4]
 8003590:	69bb      	ldr	r3, [r7, #24]
 8003592:	2200      	movs	r2, #0
 8003594:	629a      	str	r2, [r3, #40]	@ 0x28
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	1e5a      	subs	r2, r3, #1
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a4:	2201      	movs	r2, #1
 80035a6:	409a      	lsls	r2, r3
 80035a8:	4b38      	ldr	r3, [pc, #224]	@ (800368c <xTaskIncrementTick+0x21c>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	4a37      	ldr	r2, [pc, #220]	@ (800368c <xTaskIncrementTick+0x21c>)
 80035b0:	6013      	str	r3, [r2, #0]
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035b6:	4936      	ldr	r1, [pc, #216]	@ (8003690 <xTaskIncrementTick+0x220>)
 80035b8:	4613      	mov	r3, r2
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	4413      	add	r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	440b      	add	r3, r1
 80035c2:	3304      	adds	r3, #4
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	60bb      	str	r3, [r7, #8]
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	68ba      	ldr	r2, [r7, #8]
 80035cc:	609a      	str	r2, [r3, #8]
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	689a      	ldr	r2, [r3, #8]
 80035d2:	69bb      	ldr	r3, [r7, #24]
 80035d4:	60da      	str	r2, [r3, #12]
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	3204      	adds	r2, #4
 80035de:	605a      	str	r2, [r3, #4]
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	1d1a      	adds	r2, r3, #4
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	609a      	str	r2, [r3, #8]
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035ec:	4613      	mov	r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	4413      	add	r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	4a26      	ldr	r2, [pc, #152]	@ (8003690 <xTaskIncrementTick+0x220>)
 80035f6:	441a      	add	r2, r3
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	615a      	str	r2, [r3, #20]
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003600:	4923      	ldr	r1, [pc, #140]	@ (8003690 <xTaskIncrementTick+0x220>)
 8003602:	4613      	mov	r3, r2
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	4413      	add	r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	440b      	add	r3, r1
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	1c59      	adds	r1, r3, #1
 8003610:	481f      	ldr	r0, [pc, #124]	@ (8003690 <xTaskIncrementTick+0x220>)
 8003612:	4613      	mov	r3, r2
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	4413      	add	r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	4403      	add	r3, r0
 800361c:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003622:	4b1c      	ldr	r3, [pc, #112]	@ (8003694 <xTaskIncrementTick+0x224>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003628:	429a      	cmp	r2, r3
 800362a:	f67f af5d 	bls.w	80034e8 <xTaskIncrementTick+0x78>
                        {
                            xSwitchRequired = pdTRUE;
 800362e:	2301      	movs	r3, #1
 8003630:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003632:	e759      	b.n	80034e8 <xTaskIncrementTick+0x78>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003634:	4b17      	ldr	r3, [pc, #92]	@ (8003694 <xTaskIncrementTick+0x224>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800363a:	4915      	ldr	r1, [pc, #84]	@ (8003690 <xTaskIncrementTick+0x220>)
 800363c:	4613      	mov	r3, r2
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	4413      	add	r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	440b      	add	r3, r1
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2b01      	cmp	r3, #1
 800364a:	d901      	bls.n	8003650 <xTaskIncrementTick+0x1e0>
            {
                xSwitchRequired = pdTRUE;
 800364c:	2301      	movs	r3, #1
 800364e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8003650:	4b11      	ldr	r3, [pc, #68]	@ (8003698 <xTaskIncrementTick+0x228>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d007      	beq.n	8003668 <xTaskIncrementTick+0x1f8>
            {
                xSwitchRequired = pdTRUE;
 8003658:	2301      	movs	r3, #1
 800365a:	627b      	str	r3, [r7, #36]	@ 0x24
 800365c:	e004      	b.n	8003668 <xTaskIncrementTick+0x1f8>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800365e:	4b0f      	ldr	r3, [pc, #60]	@ (800369c <xTaskIncrementTick+0x22c>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	3301      	adds	r3, #1
 8003664:	4a0d      	ldr	r2, [pc, #52]	@ (800369c <xTaskIncrementTick+0x22c>)
 8003666:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8003668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800366a:	4618      	mov	r0, r3
 800366c:	3728      	adds	r7, #40	@ 0x28
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	20000318 	.word	0x20000318
 8003678:	200002f4 	.word	0x200002f4
 800367c:	200002a8 	.word	0x200002a8
 8003680:	200002ac 	.word	0x200002ac
 8003684:	20000308 	.word	0x20000308
 8003688:	20000310 	.word	0x20000310
 800368c:	200002f8 	.word	0x200002f8
 8003690:	200001f4 	.word	0x200001f4
 8003694:	200001f0 	.word	0x200001f0
 8003698:	20000304 	.word	0x20000304
 800369c:	20000300 	.word	0x20000300

080036a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80036a0:	b480      	push	{r7}
 80036a2:	b087      	sub	sp, #28
 80036a4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80036a6:	4b27      	ldr	r3, [pc, #156]	@ (8003744 <vTaskSwitchContext+0xa4>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d003      	beq.n	80036b6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80036ae:	4b26      	ldr	r3, [pc, #152]	@ (8003748 <vTaskSwitchContext+0xa8>)
 80036b0:	2201      	movs	r2, #1
 80036b2:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80036b4:	e040      	b.n	8003738 <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 80036b6:	4b24      	ldr	r3, [pc, #144]	@ (8003748 <vTaskSwitchContext+0xa8>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036bc:	4b23      	ldr	r3, [pc, #140]	@ (800374c <vTaskSwitchContext+0xac>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	fab3 f383 	clz	r3, r3
 80036c8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80036ca:	7afb      	ldrb	r3, [r7, #11]
 80036cc:	f1c3 031f 	rsb	r3, r3, #31
 80036d0:	617b      	str	r3, [r7, #20]
 80036d2:	491f      	ldr	r1, [pc, #124]	@ (8003750 <vTaskSwitchContext+0xb0>)
 80036d4:	697a      	ldr	r2, [r7, #20]
 80036d6:	4613      	mov	r3, r2
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	4413      	add	r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	440b      	add	r3, r1
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d10b      	bne.n	80036fe <vTaskSwitchContext+0x5e>
        __asm volatile
 80036e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036ea:	f383 8811 	msr	BASEPRI, r3
 80036ee:	f3bf 8f6f 	isb	sy
 80036f2:	f3bf 8f4f 	dsb	sy
 80036f6:	607b      	str	r3, [r7, #4]
    }
 80036f8:	bf00      	nop
 80036fa:	bf00      	nop
 80036fc:	e7fd      	b.n	80036fa <vTaskSwitchContext+0x5a>
 80036fe:	697a      	ldr	r2, [r7, #20]
 8003700:	4613      	mov	r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	4413      	add	r3, r2
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	4a11      	ldr	r2, [pc, #68]	@ (8003750 <vTaskSwitchContext+0xb0>)
 800370a:	4413      	add	r3, r2
 800370c:	613b      	str	r3, [r7, #16]
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	685a      	ldr	r2, [r3, #4]
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	605a      	str	r2, [r3, #4]
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	685a      	ldr	r2, [r3, #4]
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	3308      	adds	r3, #8
 8003720:	429a      	cmp	r2, r3
 8003722:	d104      	bne.n	800372e <vTaskSwitchContext+0x8e>
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	685a      	ldr	r2, [r3, #4]
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	605a      	str	r2, [r3, #4]
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	4a07      	ldr	r2, [pc, #28]	@ (8003754 <vTaskSwitchContext+0xb4>)
 8003736:	6013      	str	r3, [r2, #0]
}
 8003738:	bf00      	nop
 800373a:	371c      	adds	r7, #28
 800373c:	46bd      	mov	sp, r7
 800373e:	bc80      	pop	{r7}
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	20000318 	.word	0x20000318
 8003748:	20000304 	.word	0x20000304
 800374c:	200002f8 	.word	0x200002f8
 8003750:	200001f4 	.word	0x200001f4
 8003754:	200001f0 	.word	0x200001f0

08003758 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d10b      	bne.n	8003780 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8003768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800376c:	f383 8811 	msr	BASEPRI, r3
 8003770:	f3bf 8f6f 	isb	sy
 8003774:	f3bf 8f4f 	dsb	sy
 8003778:	60fb      	str	r3, [r7, #12]
    }
 800377a:	bf00      	nop
 800377c:	bf00      	nop
 800377e:	e7fd      	b.n	800377c <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003780:	4b07      	ldr	r3, [pc, #28]	@ (80037a0 <vTaskPlaceOnEventList+0x48>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	3318      	adds	r3, #24
 8003786:	4619      	mov	r1, r3
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f7ff f854 	bl	8002836 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800378e:	2101      	movs	r1, #1
 8003790:	6838      	ldr	r0, [r7, #0]
 8003792:	f000 fa7b 	bl	8003c8c <prvAddCurrentTaskToDelayedList>
}
 8003796:	bf00      	nop
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	200001f0 	.word	0x200001f0

080037a4 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10b      	bne.n	80037ce <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 80037b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037ba:	f383 8811 	msr	BASEPRI, r3
 80037be:	f3bf 8f6f 	isb	sy
 80037c2:	f3bf 8f4f 	dsb	sy
 80037c6:	613b      	str	r3, [r7, #16]
    }
 80037c8:	bf00      	nop
 80037ca:	bf00      	nop
 80037cc:	e7fd      	b.n	80037ca <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	617b      	str	r3, [r7, #20]
 80037d4:	4b15      	ldr	r3, [pc, #84]	@ (800382c <vTaskPlaceOnEventListRestricted+0x88>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	697a      	ldr	r2, [r7, #20]
 80037da:	61da      	str	r2, [r3, #28]
 80037dc:	4b13      	ldr	r3, [pc, #76]	@ (800382c <vTaskPlaceOnEventListRestricted+0x88>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	697a      	ldr	r2, [r7, #20]
 80037e2:	6892      	ldr	r2, [r2, #8]
 80037e4:	621a      	str	r2, [r3, #32]
 80037e6:	4b11      	ldr	r3, [pc, #68]	@ (800382c <vTaskPlaceOnEventListRestricted+0x88>)
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	3218      	adds	r2, #24
 80037f0:	605a      	str	r2, [r3, #4]
 80037f2:	4b0e      	ldr	r3, [pc, #56]	@ (800382c <vTaskPlaceOnEventListRestricted+0x88>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f103 0218 	add.w	r2, r3, #24
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	609a      	str	r2, [r3, #8]
 80037fe:	4b0b      	ldr	r3, [pc, #44]	@ (800382c <vTaskPlaceOnEventListRestricted+0x88>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	68fa      	ldr	r2, [r7, #12]
 8003804:	629a      	str	r2, [r3, #40]	@ 0x28
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	1c5a      	adds	r2, r3, #1
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d002      	beq.n	800381c <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8003816:	f04f 33ff 	mov.w	r3, #4294967295
 800381a:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800381c:	6879      	ldr	r1, [r7, #4]
 800381e:	68b8      	ldr	r0, [r7, #8]
 8003820:	f000 fa34 	bl	8003c8c <prvAddCurrentTaskToDelayedList>
    }
 8003824:	bf00      	nop
 8003826:	3718      	adds	r7, #24
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	200001f0 	.word	0x200001f0

08003830 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003830:	b480      	push	{r7}
 8003832:	b08b      	sub	sp, #44	@ 0x2c
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8003840:	6a3b      	ldr	r3, [r7, #32]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10b      	bne.n	800385e <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 8003846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800384a:	f383 8811 	msr	BASEPRI, r3
 800384e:	f3bf 8f6f 	isb	sy
 8003852:	f3bf 8f4f 	dsb	sy
 8003856:	60fb      	str	r3, [r7, #12]
    }
 8003858:	bf00      	nop
 800385a:	bf00      	nop
 800385c:	e7fd      	b.n	800385a <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800385e:	6a3b      	ldr	r3, [r7, #32]
 8003860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003862:	61fb      	str	r3, [r7, #28]
 8003864:	6a3b      	ldr	r3, [r7, #32]
 8003866:	69db      	ldr	r3, [r3, #28]
 8003868:	6a3a      	ldr	r2, [r7, #32]
 800386a:	6a12      	ldr	r2, [r2, #32]
 800386c:	609a      	str	r2, [r3, #8]
 800386e:	6a3b      	ldr	r3, [r7, #32]
 8003870:	6a1b      	ldr	r3, [r3, #32]
 8003872:	6a3a      	ldr	r2, [r7, #32]
 8003874:	69d2      	ldr	r2, [r2, #28]
 8003876:	605a      	str	r2, [r3, #4]
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	685a      	ldr	r2, [r3, #4]
 800387c:	6a3b      	ldr	r3, [r7, #32]
 800387e:	3318      	adds	r3, #24
 8003880:	429a      	cmp	r2, r3
 8003882:	d103      	bne.n	800388c <xTaskRemoveFromEventList+0x5c>
 8003884:	6a3b      	ldr	r3, [r7, #32]
 8003886:	6a1a      	ldr	r2, [r3, #32]
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	605a      	str	r2, [r3, #4]
 800388c:	6a3b      	ldr	r3, [r7, #32]
 800388e:	2200      	movs	r2, #0
 8003890:	629a      	str	r2, [r3, #40]	@ 0x28
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	1e5a      	subs	r2, r3, #1
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800389c:	4b49      	ldr	r3, [pc, #292]	@ (80039c4 <xTaskRemoveFromEventList+0x194>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d15e      	bne.n	8003962 <xTaskRemoveFromEventList+0x132>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80038a4:	6a3b      	ldr	r3, [r7, #32]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	617b      	str	r3, [r7, #20]
 80038aa:	6a3b      	ldr	r3, [r7, #32]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	6a3a      	ldr	r2, [r7, #32]
 80038b0:	68d2      	ldr	r2, [r2, #12]
 80038b2:	609a      	str	r2, [r3, #8]
 80038b4:	6a3b      	ldr	r3, [r7, #32]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	6a3a      	ldr	r2, [r7, #32]
 80038ba:	6892      	ldr	r2, [r2, #8]
 80038bc:	605a      	str	r2, [r3, #4]
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	685a      	ldr	r2, [r3, #4]
 80038c2:	6a3b      	ldr	r3, [r7, #32]
 80038c4:	3304      	adds	r3, #4
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d103      	bne.n	80038d2 <xTaskRemoveFromEventList+0xa2>
 80038ca:	6a3b      	ldr	r3, [r7, #32]
 80038cc:	68da      	ldr	r2, [r3, #12]
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	605a      	str	r2, [r3, #4]
 80038d2:	6a3b      	ldr	r3, [r7, #32]
 80038d4:	2200      	movs	r2, #0
 80038d6:	615a      	str	r2, [r3, #20]
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	1e5a      	subs	r2, r3, #1
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80038e2:	6a3b      	ldr	r3, [r7, #32]
 80038e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038e6:	2201      	movs	r2, #1
 80038e8:	409a      	lsls	r2, r3
 80038ea:	4b37      	ldr	r3, [pc, #220]	@ (80039c8 <xTaskRemoveFromEventList+0x198>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	4a35      	ldr	r2, [pc, #212]	@ (80039c8 <xTaskRemoveFromEventList+0x198>)
 80038f2:	6013      	str	r3, [r2, #0]
 80038f4:	6a3b      	ldr	r3, [r7, #32]
 80038f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038f8:	4934      	ldr	r1, [pc, #208]	@ (80039cc <xTaskRemoveFromEventList+0x19c>)
 80038fa:	4613      	mov	r3, r2
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	4413      	add	r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	440b      	add	r3, r1
 8003904:	3304      	adds	r3, #4
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	613b      	str	r3, [r7, #16]
 800390a:	6a3b      	ldr	r3, [r7, #32]
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	609a      	str	r2, [r3, #8]
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	689a      	ldr	r2, [r3, #8]
 8003914:	6a3b      	ldr	r3, [r7, #32]
 8003916:	60da      	str	r2, [r3, #12]
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	6a3a      	ldr	r2, [r7, #32]
 800391e:	3204      	adds	r2, #4
 8003920:	605a      	str	r2, [r3, #4]
 8003922:	6a3b      	ldr	r3, [r7, #32]
 8003924:	1d1a      	adds	r2, r3, #4
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	609a      	str	r2, [r3, #8]
 800392a:	6a3b      	ldr	r3, [r7, #32]
 800392c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800392e:	4613      	mov	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	4413      	add	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	4a25      	ldr	r2, [pc, #148]	@ (80039cc <xTaskRemoveFromEventList+0x19c>)
 8003938:	441a      	add	r2, r3
 800393a:	6a3b      	ldr	r3, [r7, #32]
 800393c:	615a      	str	r2, [r3, #20]
 800393e:	6a3b      	ldr	r3, [r7, #32]
 8003940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003942:	4922      	ldr	r1, [pc, #136]	@ (80039cc <xTaskRemoveFromEventList+0x19c>)
 8003944:	4613      	mov	r3, r2
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	4413      	add	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	440b      	add	r3, r1
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	1c59      	adds	r1, r3, #1
 8003952:	481e      	ldr	r0, [pc, #120]	@ (80039cc <xTaskRemoveFromEventList+0x19c>)
 8003954:	4613      	mov	r3, r2
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	4413      	add	r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	4403      	add	r3, r0
 800395e:	6019      	str	r1, [r3, #0]
 8003960:	e01b      	b.n	800399a <xTaskRemoveFromEventList+0x16a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003962:	4b1b      	ldr	r3, [pc, #108]	@ (80039d0 <xTaskRemoveFromEventList+0x1a0>)
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	61bb      	str	r3, [r7, #24]
 8003968:	6a3b      	ldr	r3, [r7, #32]
 800396a:	69ba      	ldr	r2, [r7, #24]
 800396c:	61da      	str	r2, [r3, #28]
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	689a      	ldr	r2, [r3, #8]
 8003972:	6a3b      	ldr	r3, [r7, #32]
 8003974:	621a      	str	r2, [r3, #32]
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	6a3a      	ldr	r2, [r7, #32]
 800397c:	3218      	adds	r2, #24
 800397e:	605a      	str	r2, [r3, #4]
 8003980:	6a3b      	ldr	r3, [r7, #32]
 8003982:	f103 0218 	add.w	r2, r3, #24
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	609a      	str	r2, [r3, #8]
 800398a:	6a3b      	ldr	r3, [r7, #32]
 800398c:	4a10      	ldr	r2, [pc, #64]	@ (80039d0 <xTaskRemoveFromEventList+0x1a0>)
 800398e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003990:	4b0f      	ldr	r3, [pc, #60]	@ (80039d0 <xTaskRemoveFromEventList+0x1a0>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	3301      	adds	r3, #1
 8003996:	4a0e      	ldr	r2, [pc, #56]	@ (80039d0 <xTaskRemoveFromEventList+0x1a0>)
 8003998:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800399a:	6a3b      	ldr	r3, [r7, #32]
 800399c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800399e:	4b0d      	ldr	r3, [pc, #52]	@ (80039d4 <xTaskRemoveFromEventList+0x1a4>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d905      	bls.n	80039b4 <xTaskRemoveFromEventList+0x184>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80039a8:	2301      	movs	r3, #1
 80039aa:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80039ac:	4b0a      	ldr	r3, [pc, #40]	@ (80039d8 <xTaskRemoveFromEventList+0x1a8>)
 80039ae:	2201      	movs	r2, #1
 80039b0:	601a      	str	r2, [r3, #0]
 80039b2:	e001      	b.n	80039b8 <xTaskRemoveFromEventList+0x188>
    }
    else
    {
        xReturn = pdFALSE;
 80039b4:	2300      	movs	r3, #0
 80039b6:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 80039b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	372c      	adds	r7, #44	@ 0x2c
 80039be:	46bd      	mov	sp, r7
 80039c0:	bc80      	pop	{r7}
 80039c2:	4770      	bx	lr
 80039c4:	20000318 	.word	0x20000318
 80039c8:	200002f8 	.word	0x200002f8
 80039cc:	200001f4 	.word	0x200001f4
 80039d0:	200002b0 	.word	0x200002b0
 80039d4:	200001f0 	.word	0x200001f0
 80039d8:	20000304 	.word	0x20000304

080039dc <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80039dc:	b480      	push	{r7}
 80039de:	b083      	sub	sp, #12
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80039e4:	4b06      	ldr	r3, [pc, #24]	@ (8003a00 <vTaskInternalSetTimeOutState+0x24>)
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80039ec:	4b05      	ldr	r3, [pc, #20]	@ (8003a04 <vTaskInternalSetTimeOutState+0x28>)
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	605a      	str	r2, [r3, #4]
}
 80039f4:	bf00      	nop
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bc80      	pop	{r7}
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	20000308 	.word	0x20000308
 8003a04:	200002f4 	.word	0x200002f4

08003a08 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b088      	sub	sp, #32
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d10b      	bne.n	8003a30 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 8003a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a1c:	f383 8811 	msr	BASEPRI, r3
 8003a20:	f3bf 8f6f 	isb	sy
 8003a24:	f3bf 8f4f 	dsb	sy
 8003a28:	613b      	str	r3, [r7, #16]
    }
 8003a2a:	bf00      	nop
 8003a2c:	bf00      	nop
 8003a2e:	e7fd      	b.n	8003a2c <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10b      	bne.n	8003a4e <xTaskCheckForTimeOut+0x46>
        __asm volatile
 8003a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a3a:	f383 8811 	msr	BASEPRI, r3
 8003a3e:	f3bf 8f6f 	isb	sy
 8003a42:	f3bf 8f4f 	dsb	sy
 8003a46:	60fb      	str	r3, [r7, #12]
    }
 8003a48:	bf00      	nop
 8003a4a:	bf00      	nop
 8003a4c:	e7fd      	b.n	8003a4a <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8003a4e:	f000 fd37 	bl	80044c0 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003a52:	4b1f      	ldr	r3, [pc, #124]	@ (8003ad0 <xTaskCheckForTimeOut+0xc8>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a6a:	d102      	bne.n	8003a72 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	61fb      	str	r3, [r7, #28]
 8003a70:	e026      	b.n	8003ac0 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	4b17      	ldr	r3, [pc, #92]	@ (8003ad4 <xTaskCheckForTimeOut+0xcc>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	d00a      	beq.n	8003a94 <xTaskCheckForTimeOut+0x8c>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d305      	bcc.n	8003a94 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	601a      	str	r2, [r3, #0]
 8003a92:	e015      	b.n	8003ac0 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	697a      	ldr	r2, [r7, #20]
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d20b      	bcs.n	8003ab6 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	1ad2      	subs	r2, r2, r3
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f7ff ff96 	bl	80039dc <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	61fb      	str	r3, [r7, #28]
 8003ab4:	e004      	b.n	8003ac0 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003abc:	2301      	movs	r3, #1
 8003abe:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003ac0:	f000 fd2e 	bl	8004520 <vPortExitCritical>

    return xReturn;
 8003ac4:	69fb      	ldr	r3, [r7, #28]
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3720      	adds	r7, #32
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	200002f4 	.word	0x200002f4
 8003ad4:	20000308 	.word	0x20000308

08003ad8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003ad8:	b480      	push	{r7}
 8003ada:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003adc:	4b03      	ldr	r3, [pc, #12]	@ (8003aec <vTaskMissedYield+0x14>)
 8003ade:	2201      	movs	r2, #1
 8003ae0:	601a      	str	r2, [r3, #0]
}
 8003ae2:	bf00      	nop
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bc80      	pop	{r7}
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	20000304 	.word	0x20000304

08003af0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003af8:	f000 f852 	bl	8003ba0 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003afc:	4b06      	ldr	r3, [pc, #24]	@ (8003b18 <prvIdleTask+0x28>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d9f9      	bls.n	8003af8 <prvIdleTask+0x8>
            {
                taskYIELD();
 8003b04:	4b05      	ldr	r3, [pc, #20]	@ (8003b1c <prvIdleTask+0x2c>)
 8003b06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b0a:	601a      	str	r2, [r3, #0]
 8003b0c:	f3bf 8f4f 	dsb	sy
 8003b10:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003b14:	e7f0      	b.n	8003af8 <prvIdleTask+0x8>
 8003b16:	bf00      	nop
 8003b18:	200001f4 	.word	0x200001f4
 8003b1c:	e000ed04 	.word	0xe000ed04

08003b20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b26:	2300      	movs	r3, #0
 8003b28:	607b      	str	r3, [r7, #4]
 8003b2a:	e00c      	b.n	8003b46 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	4613      	mov	r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	4413      	add	r3, r2
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	4a12      	ldr	r2, [pc, #72]	@ (8003b80 <prvInitialiseTaskLists+0x60>)
 8003b38:	4413      	add	r3, r2
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fe fe50 	bl	80027e0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	3301      	adds	r3, #1
 8003b44:	607b      	str	r3, [r7, #4]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2b06      	cmp	r3, #6
 8003b4a:	d9ef      	bls.n	8003b2c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003b4c:	480d      	ldr	r0, [pc, #52]	@ (8003b84 <prvInitialiseTaskLists+0x64>)
 8003b4e:	f7fe fe47 	bl	80027e0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003b52:	480d      	ldr	r0, [pc, #52]	@ (8003b88 <prvInitialiseTaskLists+0x68>)
 8003b54:	f7fe fe44 	bl	80027e0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003b58:	480c      	ldr	r0, [pc, #48]	@ (8003b8c <prvInitialiseTaskLists+0x6c>)
 8003b5a:	f7fe fe41 	bl	80027e0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8003b5e:	480c      	ldr	r0, [pc, #48]	@ (8003b90 <prvInitialiseTaskLists+0x70>)
 8003b60:	f7fe fe3e 	bl	80027e0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8003b64:	480b      	ldr	r0, [pc, #44]	@ (8003b94 <prvInitialiseTaskLists+0x74>)
 8003b66:	f7fe fe3b 	bl	80027e0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8003b98 <prvInitialiseTaskLists+0x78>)
 8003b6c:	4a05      	ldr	r2, [pc, #20]	@ (8003b84 <prvInitialiseTaskLists+0x64>)
 8003b6e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003b70:	4b0a      	ldr	r3, [pc, #40]	@ (8003b9c <prvInitialiseTaskLists+0x7c>)
 8003b72:	4a05      	ldr	r2, [pc, #20]	@ (8003b88 <prvInitialiseTaskLists+0x68>)
 8003b74:	601a      	str	r2, [r3, #0]
}
 8003b76:	bf00      	nop
 8003b78:	3708      	adds	r7, #8
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	200001f4 	.word	0x200001f4
 8003b84:	20000280 	.word	0x20000280
 8003b88:	20000294 	.word	0x20000294
 8003b8c:	200002b0 	.word	0x200002b0
 8003b90:	200002c4 	.word	0x200002c4
 8003b94:	200002dc 	.word	0x200002dc
 8003b98:	200002a8 	.word	0x200002a8
 8003b9c:	200002ac 	.word	0x200002ac

08003ba0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b082      	sub	sp, #8
 8003ba4:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003ba6:	e019      	b.n	8003bdc <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8003ba8:	f000 fc8a 	bl	80044c0 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bac:	4b10      	ldr	r3, [pc, #64]	@ (8003bf0 <prvCheckTasksWaitingTermination+0x50>)
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	3304      	adds	r3, #4
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7fe fe74 	bl	80028a6 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8003bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8003bf4 <prvCheckTasksWaitingTermination+0x54>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	4a0b      	ldr	r2, [pc, #44]	@ (8003bf4 <prvCheckTasksWaitingTermination+0x54>)
 8003bc6:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8003bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf8 <prvCheckTasksWaitingTermination+0x58>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	4a0a      	ldr	r2, [pc, #40]	@ (8003bf8 <prvCheckTasksWaitingTermination+0x58>)
 8003bd0:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8003bd2:	f000 fca5 	bl	8004520 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f000 f810 	bl	8003bfc <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003bdc:	4b06      	ldr	r3, [pc, #24]	@ (8003bf8 <prvCheckTasksWaitingTermination+0x58>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d1e1      	bne.n	8003ba8 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8003be4:	bf00      	nop
 8003be6:	bf00      	nop
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	200002c4 	.word	0x200002c4
 8003bf4:	200002f0 	.word	0x200002f0
 8003bf8:	200002d8 	.word	0x200002d8

08003bfc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f000 fddd 	bl	80047c8 <vPortFree>
            vPortFree( pxTCB );
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f000 fdda 	bl	80047c8 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003c14:	bf00      	nop
 8003c16:	3708      	adds	r7, #8
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c20:	4b09      	ldr	r3, [pc, #36]	@ (8003c48 <prvResetNextTaskUnblockTime+0x2c>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d104      	bne.n	8003c34 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003c2a:	4b08      	ldr	r3, [pc, #32]	@ (8003c4c <prvResetNextTaskUnblockTime+0x30>)
 8003c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c30:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003c32:	e005      	b.n	8003c40 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003c34:	4b04      	ldr	r3, [pc, #16]	@ (8003c48 <prvResetNextTaskUnblockTime+0x2c>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a03      	ldr	r2, [pc, #12]	@ (8003c4c <prvResetNextTaskUnblockTime+0x30>)
 8003c3e:	6013      	str	r3, [r2, #0]
}
 8003c40:	bf00      	nop
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bc80      	pop	{r7}
 8003c46:	4770      	bx	lr
 8003c48:	200002a8 	.word	0x200002a8
 8003c4c:	20000310 	.word	0x20000310

08003c50 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003c56:	4b0b      	ldr	r3, [pc, #44]	@ (8003c84 <xTaskGetSchedulerState+0x34>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d102      	bne.n	8003c64 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	607b      	str	r3, [r7, #4]
 8003c62:	e008      	b.n	8003c76 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c64:	4b08      	ldr	r3, [pc, #32]	@ (8003c88 <xTaskGetSchedulerState+0x38>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d102      	bne.n	8003c72 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003c6c:	2302      	movs	r3, #2
 8003c6e:	607b      	str	r3, [r7, #4]
 8003c70:	e001      	b.n	8003c76 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003c72:	2300      	movs	r3, #0
 8003c74:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003c76:	687b      	ldr	r3, [r7, #4]
    }
 8003c78:	4618      	mov	r0, r3
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bc80      	pop	{r7}
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	200002fc 	.word	0x200002fc
 8003c88:	20000318 	.word	0x20000318

08003c8c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b086      	sub	sp, #24
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003c96:	4b36      	ldr	r3, [pc, #216]	@ (8003d70 <prvAddCurrentTaskToDelayedList+0xe4>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003c9c:	4b35      	ldr	r3, [pc, #212]	@ (8003d74 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	3304      	adds	r3, #4
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f7fe fdff 	bl	80028a6 <uxListRemove>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10b      	bne.n	8003cc6 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003cae:	4b31      	ldr	r3, [pc, #196]	@ (8003d74 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cba:	43da      	mvns	r2, r3
 8003cbc:	4b2e      	ldr	r3, [pc, #184]	@ (8003d78 <prvAddCurrentTaskToDelayedList+0xec>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	4a2d      	ldr	r2, [pc, #180]	@ (8003d78 <prvAddCurrentTaskToDelayedList+0xec>)
 8003cc4:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ccc:	d124      	bne.n	8003d18 <prvAddCurrentTaskToDelayedList+0x8c>
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d021      	beq.n	8003d18 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003cd4:	4b29      	ldr	r3, [pc, #164]	@ (8003d7c <prvAddCurrentTaskToDelayedList+0xf0>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	613b      	str	r3, [r7, #16]
 8003cda:	4b26      	ldr	r3, [pc, #152]	@ (8003d74 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	693a      	ldr	r2, [r7, #16]
 8003ce0:	609a      	str	r2, [r3, #8]
 8003ce2:	4b24      	ldr	r3, [pc, #144]	@ (8003d74 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	693a      	ldr	r2, [r7, #16]
 8003ce8:	6892      	ldr	r2, [r2, #8]
 8003cea:	60da      	str	r2, [r3, #12]
 8003cec:	4b21      	ldr	r3, [pc, #132]	@ (8003d74 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	3204      	adds	r2, #4
 8003cf6:	605a      	str	r2, [r3, #4]
 8003cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8003d74 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	1d1a      	adds	r2, r3, #4
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	609a      	str	r2, [r3, #8]
 8003d02:	4b1c      	ldr	r3, [pc, #112]	@ (8003d74 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a1d      	ldr	r2, [pc, #116]	@ (8003d7c <prvAddCurrentTaskToDelayedList+0xf0>)
 8003d08:	615a      	str	r2, [r3, #20]
 8003d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8003d7c <prvAddCurrentTaskToDelayedList+0xf0>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	4a1a      	ldr	r2, [pc, #104]	@ (8003d7c <prvAddCurrentTaskToDelayedList+0xf0>)
 8003d12:	6013      	str	r3, [r2, #0]
 8003d14:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003d16:	e026      	b.n	8003d66 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8003d18:	697a      	ldr	r2, [r7, #20]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003d20:	4b14      	ldr	r3, [pc, #80]	@ (8003d74 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68fa      	ldr	r2, [r7, #12]
 8003d26:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8003d28:	68fa      	ldr	r2, [r7, #12]
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d209      	bcs.n	8003d44 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d30:	4b13      	ldr	r3, [pc, #76]	@ (8003d80 <prvAddCurrentTaskToDelayedList+0xf4>)
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	4b0f      	ldr	r3, [pc, #60]	@ (8003d74 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	3304      	adds	r3, #4
 8003d3a:	4619      	mov	r1, r3
 8003d3c:	4610      	mov	r0, r2
 8003d3e:	f7fe fd7a 	bl	8002836 <vListInsert>
}
 8003d42:	e010      	b.n	8003d66 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d44:	4b0f      	ldr	r3, [pc, #60]	@ (8003d84 <prvAddCurrentTaskToDelayedList+0xf8>)
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	4b0a      	ldr	r3, [pc, #40]	@ (8003d74 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	3304      	adds	r3, #4
 8003d4e:	4619      	mov	r1, r3
 8003d50:	4610      	mov	r0, r2
 8003d52:	f7fe fd70 	bl	8002836 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8003d56:	4b0c      	ldr	r3, [pc, #48]	@ (8003d88 <prvAddCurrentTaskToDelayedList+0xfc>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d202      	bcs.n	8003d66 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8003d60:	4a09      	ldr	r2, [pc, #36]	@ (8003d88 <prvAddCurrentTaskToDelayedList+0xfc>)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6013      	str	r3, [r2, #0]
}
 8003d66:	bf00      	nop
 8003d68:	3718      	adds	r7, #24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	200002f4 	.word	0x200002f4
 8003d74:	200001f0 	.word	0x200001f0
 8003d78:	200002f8 	.word	0x200002f8
 8003d7c:	200002dc 	.word	0x200002dc
 8003d80:	200002ac 	.word	0x200002ac
 8003d84:	200002a8 	.word	0x200002a8
 8003d88:	20000310 	.word	0x20000310

08003d8c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003d92:	2300      	movs	r3, #0
 8003d94:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003d96:	f000 fa69 	bl	800426c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003d9a:	4b12      	ldr	r3, [pc, #72]	@ (8003de4 <xTimerCreateTimerTask+0x58>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00b      	beq.n	8003dba <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8003da2:	4b11      	ldr	r3, [pc, #68]	@ (8003de8 <xTimerCreateTimerTask+0x5c>)
 8003da4:	9301      	str	r3, [sp, #4]
 8003da6:	2303      	movs	r3, #3
 8003da8:	9300      	str	r3, [sp, #0]
 8003daa:	2300      	movs	r3, #0
 8003dac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003db0:	490e      	ldr	r1, [pc, #56]	@ (8003dec <xTimerCreateTimerTask+0x60>)
 8003db2:	480f      	ldr	r0, [pc, #60]	@ (8003df0 <xTimerCreateTimerTask+0x64>)
 8003db4:	f7ff f892 	bl	8002edc <xTaskCreate>
 8003db8:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d10b      	bne.n	8003dd8 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 8003dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dc4:	f383 8811 	msr	BASEPRI, r3
 8003dc8:	f3bf 8f6f 	isb	sy
 8003dcc:	f3bf 8f4f 	dsb	sy
 8003dd0:	603b      	str	r3, [r7, #0]
    }
 8003dd2:	bf00      	nop
 8003dd4:	bf00      	nop
 8003dd6:	e7fd      	b.n	8003dd4 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003dd8:	687b      	ldr	r3, [r7, #4]
    }
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3708      	adds	r7, #8
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	2000034c 	.word	0x2000034c
 8003de8:	20000350 	.word	0x20000350
 8003dec:	08004a8c 	.word	0x08004a8c
 8003df0:	08003e99 	.word	0x08003e99

08003df4 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003e00:	e008      	b.n	8003e14 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	68ba      	ldr	r2, [r7, #8]
 8003e08:	4413      	add	r3, r2
 8003e0a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6a1b      	ldr	r3, [r3, #32]
 8003e10:	68f8      	ldr	r0, [r7, #12]
 8003e12:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	699a      	ldr	r2, [r3, #24]
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	18d1      	adds	r1, r2, r3
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	68f8      	ldr	r0, [r7, #12]
 8003e22:	f000 f8dd 	bl	8003fe0 <prvInsertTimerInActiveList>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d1ea      	bne.n	8003e02 <prvReloadTimer+0xe>
        }
    }
 8003e2c:	bf00      	nop
 8003e2e:	bf00      	nop
 8003e30:	3710      	adds	r7, #16
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
	...

08003e38 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e42:	4b14      	ldr	r3, [pc, #80]	@ (8003e94 <prvProcessExpiredTimer+0x5c>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	3304      	adds	r3, #4
 8003e50:	4618      	mov	r0, r3
 8003e52:	f7fe fd28 	bl	80028a6 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e5c:	f003 0304 	and.w	r3, r3, #4
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d005      	beq.n	8003e70 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8003e64:	683a      	ldr	r2, [r7, #0]
 8003e66:	6879      	ldr	r1, [r7, #4]
 8003e68:	68f8      	ldr	r0, [r7, #12]
 8003e6a:	f7ff ffc3 	bl	8003df4 <prvReloadTimer>
 8003e6e:	e008      	b.n	8003e82 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e76:	f023 0301 	bic.w	r3, r3, #1
 8003e7a:	b2da      	uxtb	r2, r3
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	68f8      	ldr	r0, [r7, #12]
 8003e88:	4798      	blx	r3
    }
 8003e8a:	bf00      	nop
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	20000344 	.word	0x20000344

08003e98 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003ea0:	f107 0308 	add.w	r3, r7, #8
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f000 f859 	bl	8003f5c <prvGetNextExpireTime>
 8003eaa:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	4619      	mov	r1, r3
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	f000 f805 	bl	8003ec0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003eb6:	f000 f8d5 	bl	8004064 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003eba:	bf00      	nop
 8003ebc:	e7f0      	b.n	8003ea0 <prvTimerTask+0x8>
	...

08003ec0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003eca:	f7ff f9b9 	bl	8003240 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003ece:	f107 0308 	add.w	r3, r7, #8
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 f864 	bl	8003fa0 <prvSampleTimeNow>
 8003ed8:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d130      	bne.n	8003f42 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d10a      	bne.n	8003efc <prvProcessTimerOrBlockTask+0x3c>
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d806      	bhi.n	8003efc <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003eee:	f7ff f9b5 	bl	800325c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003ef2:	68f9      	ldr	r1, [r7, #12]
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f7ff ff9f 	bl	8003e38 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003efa:	e024      	b.n	8003f46 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d008      	beq.n	8003f14 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003f02:	4b13      	ldr	r3, [pc, #76]	@ (8003f50 <prvProcessTimerOrBlockTask+0x90>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d101      	bne.n	8003f10 <prvProcessTimerOrBlockTask+0x50>
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e000      	b.n	8003f12 <prvProcessTimerOrBlockTask+0x52>
 8003f10:	2300      	movs	r3, #0
 8003f12:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003f14:	4b0f      	ldr	r3, [pc, #60]	@ (8003f54 <prvProcessTimerOrBlockTask+0x94>)
 8003f16:	6818      	ldr	r0, [r3, #0]
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	683a      	ldr	r2, [r7, #0]
 8003f20:	4619      	mov	r1, r3
 8003f22:	f7fe ffa7 	bl	8002e74 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003f26:	f7ff f999 	bl	800325c <xTaskResumeAll>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d10a      	bne.n	8003f46 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003f30:	4b09      	ldr	r3, [pc, #36]	@ (8003f58 <prvProcessTimerOrBlockTask+0x98>)
 8003f32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f36:	601a      	str	r2, [r3, #0]
 8003f38:	f3bf 8f4f 	dsb	sy
 8003f3c:	f3bf 8f6f 	isb	sy
    }
 8003f40:	e001      	b.n	8003f46 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003f42:	f7ff f98b 	bl	800325c <xTaskResumeAll>
    }
 8003f46:	bf00      	nop
 8003f48:	3710      	adds	r7, #16
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	20000348 	.word	0x20000348
 8003f54:	2000034c 	.word	0x2000034c
 8003f58:	e000ed04 	.word	0xe000ed04

08003f5c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003f5c:	b480      	push	{r7}
 8003f5e:	b085      	sub	sp, #20
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003f64:	4b0d      	ldr	r3, [pc, #52]	@ (8003f9c <prvGetNextExpireTime+0x40>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <prvGetNextExpireTime+0x16>
 8003f6e:	2201      	movs	r2, #1
 8003f70:	e000      	b.n	8003f74 <prvGetNextExpireTime+0x18>
 8003f72:	2200      	movs	r2, #0
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d105      	bne.n	8003f8c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003f80:	4b06      	ldr	r3, [pc, #24]	@ (8003f9c <prvGetNextExpireTime+0x40>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	60fb      	str	r3, [r7, #12]
 8003f8a:	e001      	b.n	8003f90 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003f90:	68fb      	ldr	r3, [r7, #12]
    }
 8003f92:	4618      	mov	r0, r3
 8003f94:	3714      	adds	r7, #20
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bc80      	pop	{r7}
 8003f9a:	4770      	bx	lr
 8003f9c:	20000344 	.word	0x20000344

08003fa0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003fa8:	f7ff fa54 	bl	8003454 <xTaskGetTickCount>
 8003fac:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003fae:	4b0b      	ldr	r3, [pc, #44]	@ (8003fdc <prvSampleTimeNow+0x3c>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68fa      	ldr	r2, [r7, #12]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d205      	bcs.n	8003fc4 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003fb8:	f000 f932 	bl	8004220 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	601a      	str	r2, [r3, #0]
 8003fc2:	e002      	b.n	8003fca <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003fca:	4a04      	ldr	r2, [pc, #16]	@ (8003fdc <prvSampleTimeNow+0x3c>)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
    }
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	20000354 	.word	0x20000354

08003fe0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b086      	sub	sp, #24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	607a      	str	r2, [r7, #4]
 8003fec:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	68ba      	ldr	r2, [r7, #8]
 8003ff6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	68fa      	ldr	r2, [r7, #12]
 8003ffc:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003ffe:	68ba      	ldr	r2, [r7, #8]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	429a      	cmp	r2, r3
 8004004:	d812      	bhi.n	800402c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	1ad2      	subs	r2, r2, r3
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	699b      	ldr	r3, [r3, #24]
 8004010:	429a      	cmp	r2, r3
 8004012:	d302      	bcc.n	800401a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004014:	2301      	movs	r3, #1
 8004016:	617b      	str	r3, [r7, #20]
 8004018:	e01b      	b.n	8004052 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800401a:	4b10      	ldr	r3, [pc, #64]	@ (800405c <prvInsertTimerInActiveList+0x7c>)
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	3304      	adds	r3, #4
 8004022:	4619      	mov	r1, r3
 8004024:	4610      	mov	r0, r2
 8004026:	f7fe fc06 	bl	8002836 <vListInsert>
 800402a:	e012      	b.n	8004052 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	429a      	cmp	r2, r3
 8004032:	d206      	bcs.n	8004042 <prvInsertTimerInActiveList+0x62>
 8004034:	68ba      	ldr	r2, [r7, #8]
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	429a      	cmp	r2, r3
 800403a:	d302      	bcc.n	8004042 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800403c:	2301      	movs	r3, #1
 800403e:	617b      	str	r3, [r7, #20]
 8004040:	e007      	b.n	8004052 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004042:	4b07      	ldr	r3, [pc, #28]	@ (8004060 <prvInsertTimerInActiveList+0x80>)
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	3304      	adds	r3, #4
 800404a:	4619      	mov	r1, r3
 800404c:	4610      	mov	r0, r2
 800404e:	f7fe fbf2 	bl	8002836 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8004052:	697b      	ldr	r3, [r7, #20]
    }
 8004054:	4618      	mov	r0, r3
 8004056:	3718      	adds	r7, #24
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	20000348 	.word	0x20000348
 8004060:	20000344 	.word	0x20000344

08004064 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8004064:	b580      	push	{r7, lr}
 8004066:	b08a      	sub	sp, #40	@ 0x28
 8004068:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800406a:	e0c7      	b.n	80041fc <prvProcessReceivedCommands+0x198>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	da19      	bge.n	80040a6 <prvProcessReceivedCommands+0x42>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004072:	1d3b      	adds	r3, r7, #4
 8004074:	3304      	adds	r3, #4
 8004076:	627b      	str	r3, [r7, #36]	@ 0x24

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8004078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407a:	2b00      	cmp	r3, #0
 800407c:	d10b      	bne.n	8004096 <prvProcessReceivedCommands+0x32>
        __asm volatile
 800407e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004082:	f383 8811 	msr	BASEPRI, r3
 8004086:	f3bf 8f6f 	isb	sy
 800408a:	f3bf 8f4f 	dsb	sy
 800408e:	61bb      	str	r3, [r7, #24]
    }
 8004090:	bf00      	nop
 8004092:	bf00      	nop
 8004094:	e7fd      	b.n	8004092 <prvProcessReceivedCommands+0x2e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800409c:	6850      	ldr	r0, [r2, #4]
 800409e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040a0:	6892      	ldr	r2, [r2, #8]
 80040a2:	4611      	mov	r1, r2
 80040a4:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f2c0 80a7 	blt.w	80041fc <prvProcessReceivedCommands+0x198>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	623b      	str	r3, [r7, #32]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80040b2:	6a3b      	ldr	r3, [r7, #32]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d004      	beq.n	80040c4 <prvProcessReceivedCommands+0x60>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80040ba:	6a3b      	ldr	r3, [r7, #32]
 80040bc:	3304      	adds	r3, #4
 80040be:	4618      	mov	r0, r3
 80040c0:	f7fe fbf1 	bl	80028a6 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80040c4:	463b      	mov	r3, r7
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7ff ff6a 	bl	8003fa0 <prvSampleTimeNow>
 80040cc:	61f8      	str	r0, [r7, #28]

                switch( xMessage.xMessageID )
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	3b01      	subs	r3, #1
 80040d2:	2b08      	cmp	r3, #8
 80040d4:	f200 808f 	bhi.w	80041f6 <prvProcessReceivedCommands+0x192>
 80040d8:	a201      	add	r2, pc, #4	@ (adr r2, 80040e0 <prvProcessReceivedCommands+0x7c>)
 80040da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040de:	bf00      	nop
 80040e0:	08004105 	.word	0x08004105
 80040e4:	08004105 	.word	0x08004105
 80040e8:	0800416d 	.word	0x0800416d
 80040ec:	08004181 	.word	0x08004181
 80040f0:	080041cd 	.word	0x080041cd
 80040f4:	08004105 	.word	0x08004105
 80040f8:	08004105 	.word	0x08004105
 80040fc:	0800416d 	.word	0x0800416d
 8004100:	08004181 	.word	0x08004181
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004104:	6a3b      	ldr	r3, [r7, #32]
 8004106:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800410a:	f043 0301 	orr.w	r3, r3, #1
 800410e:	b2da      	uxtb	r2, r3
 8004110:	6a3b      	ldr	r3, [r7, #32]
 8004112:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004116:	68ba      	ldr	r2, [r7, #8]
 8004118:	6a3b      	ldr	r3, [r7, #32]
 800411a:	699b      	ldr	r3, [r3, #24]
 800411c:	18d1      	adds	r1, r2, r3
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	69fa      	ldr	r2, [r7, #28]
 8004122:	6a38      	ldr	r0, [r7, #32]
 8004124:	f7ff ff5c 	bl	8003fe0 <prvInsertTimerInActiveList>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d065      	beq.n	80041fa <prvProcessReceivedCommands+0x196>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800412e:	6a3b      	ldr	r3, [r7, #32]
 8004130:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004134:	f003 0304 	and.w	r3, r3, #4
 8004138:	2b00      	cmp	r3, #0
 800413a:	d009      	beq.n	8004150 <prvProcessReceivedCommands+0xec>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800413c:	68ba      	ldr	r2, [r7, #8]
 800413e:	6a3b      	ldr	r3, [r7, #32]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	4413      	add	r3, r2
 8004144:	69fa      	ldr	r2, [r7, #28]
 8004146:	4619      	mov	r1, r3
 8004148:	6a38      	ldr	r0, [r7, #32]
 800414a:	f7ff fe53 	bl	8003df4 <prvReloadTimer>
 800414e:	e008      	b.n	8004162 <prvProcessReceivedCommands+0xfe>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004150:	6a3b      	ldr	r3, [r7, #32]
 8004152:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004156:	f023 0301 	bic.w	r3, r3, #1
 800415a:	b2da      	uxtb	r2, r3
 800415c:	6a3b      	ldr	r3, [r7, #32]
 800415e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004162:	6a3b      	ldr	r3, [r7, #32]
 8004164:	6a1b      	ldr	r3, [r3, #32]
 8004166:	6a38      	ldr	r0, [r7, #32]
 8004168:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800416a:	e046      	b.n	80041fa <prvProcessReceivedCommands+0x196>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800416c:	6a3b      	ldr	r3, [r7, #32]
 800416e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004172:	f023 0301 	bic.w	r3, r3, #1
 8004176:	b2da      	uxtb	r2, r3
 8004178:	6a3b      	ldr	r3, [r7, #32]
 800417a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 800417e:	e03d      	b.n	80041fc <prvProcessReceivedCommands+0x198>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004180:	6a3b      	ldr	r3, [r7, #32]
 8004182:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004186:	f043 0301 	orr.w	r3, r3, #1
 800418a:	b2da      	uxtb	r2, r3
 800418c:	6a3b      	ldr	r3, [r7, #32]
 800418e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004192:	68ba      	ldr	r2, [r7, #8]
 8004194:	6a3b      	ldr	r3, [r7, #32]
 8004196:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004198:	6a3b      	ldr	r3, [r7, #32]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d10b      	bne.n	80041b8 <prvProcessReceivedCommands+0x154>
        __asm volatile
 80041a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041a4:	f383 8811 	msr	BASEPRI, r3
 80041a8:	f3bf 8f6f 	isb	sy
 80041ac:	f3bf 8f4f 	dsb	sy
 80041b0:	617b      	str	r3, [r7, #20]
    }
 80041b2:	bf00      	nop
 80041b4:	bf00      	nop
 80041b6:	e7fd      	b.n	80041b4 <prvProcessReceivedCommands+0x150>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80041b8:	6a3b      	ldr	r3, [r7, #32]
 80041ba:	699a      	ldr	r2, [r3, #24]
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	18d1      	adds	r1, r2, r3
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	69fa      	ldr	r2, [r7, #28]
 80041c4:	6a38      	ldr	r0, [r7, #32]
 80041c6:	f7ff ff0b 	bl	8003fe0 <prvInsertTimerInActiveList>
                        break;
 80041ca:	e017      	b.n	80041fc <prvProcessReceivedCommands+0x198>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80041cc:	6a3b      	ldr	r3, [r7, #32]
 80041ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80041d2:	f003 0302 	and.w	r3, r3, #2
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d103      	bne.n	80041e2 <prvProcessReceivedCommands+0x17e>
                            {
                                vPortFree( pxTimer );
 80041da:	6a38      	ldr	r0, [r7, #32]
 80041dc:	f000 faf4 	bl	80047c8 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80041e0:	e00c      	b.n	80041fc <prvProcessReceivedCommands+0x198>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80041e2:	6a3b      	ldr	r3, [r7, #32]
 80041e4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80041e8:	f023 0301 	bic.w	r3, r3, #1
 80041ec:	b2da      	uxtb	r2, r3
 80041ee:	6a3b      	ldr	r3, [r7, #32]
 80041f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 80041f4:	e002      	b.n	80041fc <prvProcessReceivedCommands+0x198>

                    default:
                        /* Don't expect to get here. */
                        break;
 80041f6:	bf00      	nop
 80041f8:	e000      	b.n	80041fc <prvProcessReceivedCommands+0x198>
                        break;
 80041fa:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80041fc:	4b07      	ldr	r3, [pc, #28]	@ (800421c <prvProcessReceivedCommands+0x1b8>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	1d39      	adds	r1, r7, #4
 8004202:	2200      	movs	r2, #0
 8004204:	4618      	mov	r0, r3
 8004206:	f7fe fc77 	bl	8002af8 <xQueueReceive>
 800420a:	4603      	mov	r3, r0
 800420c:	2b00      	cmp	r3, #0
 800420e:	f47f af2d 	bne.w	800406c <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8004212:	bf00      	nop
 8004214:	bf00      	nop
 8004216:	3728      	adds	r7, #40	@ 0x28
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	2000034c 	.word	0x2000034c

08004220 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004226:	e009      	b.n	800423c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004228:	4b0e      	ldr	r3, [pc, #56]	@ (8004264 <prvSwitchTimerLists+0x44>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8004232:	f04f 31ff 	mov.w	r1, #4294967295
 8004236:	6838      	ldr	r0, [r7, #0]
 8004238:	f7ff fdfe 	bl	8003e38 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800423c:	4b09      	ldr	r3, [pc, #36]	@ (8004264 <prvSwitchTimerLists+0x44>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1f0      	bne.n	8004228 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8004246:	4b07      	ldr	r3, [pc, #28]	@ (8004264 <prvSwitchTimerLists+0x44>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800424c:	4b06      	ldr	r3, [pc, #24]	@ (8004268 <prvSwitchTimerLists+0x48>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a04      	ldr	r2, [pc, #16]	@ (8004264 <prvSwitchTimerLists+0x44>)
 8004252:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004254:	4a04      	ldr	r2, [pc, #16]	@ (8004268 <prvSwitchTimerLists+0x48>)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6013      	str	r3, [r2, #0]
    }
 800425a:	bf00      	nop
 800425c:	3708      	adds	r7, #8
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	20000344 	.word	0x20000344
 8004268:	20000348 	.word	0x20000348

0800426c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800426c:	b580      	push	{r7, lr}
 800426e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004270:	f000 f926 	bl	80044c0 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004274:	4b12      	ldr	r3, [pc, #72]	@ (80042c0 <prvCheckForValidListAndQueue+0x54>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d11d      	bne.n	80042b8 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800427c:	4811      	ldr	r0, [pc, #68]	@ (80042c4 <prvCheckForValidListAndQueue+0x58>)
 800427e:	f7fe faaf 	bl	80027e0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004282:	4811      	ldr	r0, [pc, #68]	@ (80042c8 <prvCheckForValidListAndQueue+0x5c>)
 8004284:	f7fe faac 	bl	80027e0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004288:	4b10      	ldr	r3, [pc, #64]	@ (80042cc <prvCheckForValidListAndQueue+0x60>)
 800428a:	4a0e      	ldr	r2, [pc, #56]	@ (80042c4 <prvCheckForValidListAndQueue+0x58>)
 800428c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800428e:	4b10      	ldr	r3, [pc, #64]	@ (80042d0 <prvCheckForValidListAndQueue+0x64>)
 8004290:	4a0d      	ldr	r2, [pc, #52]	@ (80042c8 <prvCheckForValidListAndQueue+0x5c>)
 8004292:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004294:	2200      	movs	r2, #0
 8004296:	2110      	movs	r1, #16
 8004298:	200a      	movs	r0, #10
 800429a:	f7fe fbbf 	bl	8002a1c <xQueueGenericCreate>
 800429e:	4603      	mov	r3, r0
 80042a0:	4a07      	ldr	r2, [pc, #28]	@ (80042c0 <prvCheckForValidListAndQueue+0x54>)
 80042a2:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80042a4:	4b06      	ldr	r3, [pc, #24]	@ (80042c0 <prvCheckForValidListAndQueue+0x54>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d005      	beq.n	80042b8 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80042ac:	4b04      	ldr	r3, [pc, #16]	@ (80042c0 <prvCheckForValidListAndQueue+0x54>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4908      	ldr	r1, [pc, #32]	@ (80042d4 <prvCheckForValidListAndQueue+0x68>)
 80042b2:	4618      	mov	r0, r3
 80042b4:	f7fe fd90 	bl	8002dd8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80042b8:	f000 f932 	bl	8004520 <vPortExitCritical>
    }
 80042bc:	bf00      	nop
 80042be:	bd80      	pop	{r7, pc}
 80042c0:	2000034c 	.word	0x2000034c
 80042c4:	2000031c 	.word	0x2000031c
 80042c8:	20000330 	.word	0x20000330
 80042cc:	20000344 	.word	0x20000344
 80042d0:	20000348 	.word	0x20000348
 80042d4:	08004a94 	.word	0x08004a94

080042d8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
 80042de:	60f8      	str	r0, [r7, #12]
 80042e0:	60b9      	str	r1, [r7, #8]
 80042e2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	3b04      	subs	r3, #4
 80042e8:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80042f0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	3b04      	subs	r3, #4
 80042f6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	f023 0201 	bic.w	r2, r3, #1
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	3b04      	subs	r3, #4
 8004306:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004308:	4a08      	ldr	r2, [pc, #32]	@ (800432c <pxPortInitialiseStack+0x54>)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	3b14      	subs	r3, #20
 8004312:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	3b20      	subs	r3, #32
 800431e:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004320:	68fb      	ldr	r3, [r7, #12]
}
 8004322:	4618      	mov	r0, r3
 8004324:	3714      	adds	r7, #20
 8004326:	46bd      	mov	sp, r7
 8004328:	bc80      	pop	{r7}
 800432a:	4770      	bx	lr
 800432c:	08004331 	.word	0x08004331

08004330 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004330:	b480      	push	{r7}
 8004332:	b085      	sub	sp, #20
 8004334:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8004336:	2300      	movs	r3, #0
 8004338:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800433a:	4b12      	ldr	r3, [pc, #72]	@ (8004384 <prvTaskExitError+0x54>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004342:	d00b      	beq.n	800435c <prvTaskExitError+0x2c>
        __asm volatile
 8004344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004348:	f383 8811 	msr	BASEPRI, r3
 800434c:	f3bf 8f6f 	isb	sy
 8004350:	f3bf 8f4f 	dsb	sy
 8004354:	60fb      	str	r3, [r7, #12]
    }
 8004356:	bf00      	nop
 8004358:	bf00      	nop
 800435a:	e7fd      	b.n	8004358 <prvTaskExitError+0x28>
        __asm volatile
 800435c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004360:	f383 8811 	msr	BASEPRI, r3
 8004364:	f3bf 8f6f 	isb	sy
 8004368:	f3bf 8f4f 	dsb	sy
 800436c:	60bb      	str	r3, [r7, #8]
    }
 800436e:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004370:	bf00      	nop
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d0fc      	beq.n	8004372 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004378:	bf00      	nop
 800437a:	bf00      	nop
 800437c:	3714      	adds	r7, #20
 800437e:	46bd      	mov	sp, r7
 8004380:	bc80      	pop	{r7}
 8004382:	4770      	bx	lr
 8004384:	2000000c 	.word	0x2000000c
	...

08004390 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004390:	4b07      	ldr	r3, [pc, #28]	@ (80043b0 <pxCurrentTCBConst2>)
 8004392:	6819      	ldr	r1, [r3, #0]
 8004394:	6808      	ldr	r0, [r1, #0]
 8004396:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800439a:	f380 8809 	msr	PSP, r0
 800439e:	f3bf 8f6f 	isb	sy
 80043a2:	f04f 0000 	mov.w	r0, #0
 80043a6:	f380 8811 	msr	BASEPRI, r0
 80043aa:	f04e 0e0d 	orr.w	lr, lr, #13
 80043ae:	4770      	bx	lr

080043b0 <pxCurrentTCBConst2>:
 80043b0:	200001f0 	.word	0x200001f0
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80043b4:	bf00      	nop
 80043b6:	bf00      	nop

080043b8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 80043b8:	4806      	ldr	r0, [pc, #24]	@ (80043d4 <prvPortStartFirstTask+0x1c>)
 80043ba:	6800      	ldr	r0, [r0, #0]
 80043bc:	6800      	ldr	r0, [r0, #0]
 80043be:	f380 8808 	msr	MSP, r0
 80043c2:	b662      	cpsie	i
 80043c4:	b661      	cpsie	f
 80043c6:	f3bf 8f4f 	dsb	sy
 80043ca:	f3bf 8f6f 	isb	sy
 80043ce:	df00      	svc	0
 80043d0:	bf00      	nop
 80043d2:	0000      	.short	0x0000
 80043d4:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80043d8:	bf00      	nop
 80043da:	bf00      	nop

080043dc <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80043e2:	4b32      	ldr	r3, [pc, #200]	@ (80044ac <xPortStartScheduler+0xd0>)
 80043e4:	60fb      	str	r3, [r7, #12]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	781b      	ldrb	r3, [r3, #0]
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	22ff      	movs	r2, #255	@ 0xff
 80043f2:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80043fc:	78fb      	ldrb	r3, [r7, #3]
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004404:	b2da      	uxtb	r2, r3
 8004406:	4b2a      	ldr	r3, [pc, #168]	@ (80044b0 <xPortStartScheduler+0xd4>)
 8004408:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800440a:	4b2a      	ldr	r3, [pc, #168]	@ (80044b4 <xPortStartScheduler+0xd8>)
 800440c:	2207      	movs	r2, #7
 800440e:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004410:	e009      	b.n	8004426 <xPortStartScheduler+0x4a>
        {
            ulMaxPRIGROUPValue--;
 8004412:	4b28      	ldr	r3, [pc, #160]	@ (80044b4 <xPortStartScheduler+0xd8>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	3b01      	subs	r3, #1
 8004418:	4a26      	ldr	r2, [pc, #152]	@ (80044b4 <xPortStartScheduler+0xd8>)
 800441a:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800441c:	78fb      	ldrb	r3, [r7, #3]
 800441e:	b2db      	uxtb	r3, r3
 8004420:	005b      	lsls	r3, r3, #1
 8004422:	b2db      	uxtb	r3, r3
 8004424:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004426:	78fb      	ldrb	r3, [r7, #3]
 8004428:	b2db      	uxtb	r3, r3
 800442a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800442e:	2b80      	cmp	r3, #128	@ 0x80
 8004430:	d0ef      	beq.n	8004412 <xPortStartScheduler+0x36>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004432:	4b20      	ldr	r3, [pc, #128]	@ (80044b4 <xPortStartScheduler+0xd8>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f1c3 0307 	rsb	r3, r3, #7
 800443a:	2b04      	cmp	r3, #4
 800443c:	d00b      	beq.n	8004456 <xPortStartScheduler+0x7a>
        __asm volatile
 800443e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004442:	f383 8811 	msr	BASEPRI, r3
 8004446:	f3bf 8f6f 	isb	sy
 800444a:	f3bf 8f4f 	dsb	sy
 800444e:	60bb      	str	r3, [r7, #8]
    }
 8004450:	bf00      	nop
 8004452:	bf00      	nop
 8004454:	e7fd      	b.n	8004452 <xPortStartScheduler+0x76>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004456:	4b17      	ldr	r3, [pc, #92]	@ (80044b4 <xPortStartScheduler+0xd8>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	021b      	lsls	r3, r3, #8
 800445c:	4a15      	ldr	r2, [pc, #84]	@ (80044b4 <xPortStartScheduler+0xd8>)
 800445e:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004460:	4b14      	ldr	r3, [pc, #80]	@ (80044b4 <xPortStartScheduler+0xd8>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004468:	4a12      	ldr	r2, [pc, #72]	@ (80044b4 <xPortStartScheduler+0xd8>)
 800446a:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	b2da      	uxtb	r2, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8004474:	4b10      	ldr	r3, [pc, #64]	@ (80044b8 <xPortStartScheduler+0xdc>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a0f      	ldr	r2, [pc, #60]	@ (80044b8 <xPortStartScheduler+0xdc>)
 800447a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800447e:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004480:	4b0d      	ldr	r3, [pc, #52]	@ (80044b8 <xPortStartScheduler+0xdc>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a0c      	ldr	r2, [pc, #48]	@ (80044b8 <xPortStartScheduler+0xdc>)
 8004486:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800448a:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800448c:	f000 f8be 	bl	800460c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004490:	4b0a      	ldr	r3, [pc, #40]	@ (80044bc <xPortStartScheduler+0xe0>)
 8004492:	2200      	movs	r2, #0
 8004494:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8004496:	f7ff ff8f 	bl	80043b8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800449a:	f7ff f901 	bl	80036a0 <vTaskSwitchContext>
    prvTaskExitError();
 800449e:	f7ff ff47 	bl	8004330 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3710      	adds	r7, #16
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	e000e400 	.word	0xe000e400
 80044b0:	20000358 	.word	0x20000358
 80044b4:	2000035c 	.word	0x2000035c
 80044b8:	e000ed20 	.word	0xe000ed20
 80044bc:	2000000c 	.word	0x2000000c

080044c0 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
        __asm volatile
 80044c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ca:	f383 8811 	msr	BASEPRI, r3
 80044ce:	f3bf 8f6f 	isb	sy
 80044d2:	f3bf 8f4f 	dsb	sy
 80044d6:	607b      	str	r3, [r7, #4]
    }
 80044d8:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80044da:	4b0f      	ldr	r3, [pc, #60]	@ (8004518 <vPortEnterCritical+0x58>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	3301      	adds	r3, #1
 80044e0:	4a0d      	ldr	r2, [pc, #52]	@ (8004518 <vPortEnterCritical+0x58>)
 80044e2:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80044e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004518 <vPortEnterCritical+0x58>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d110      	bne.n	800450e <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80044ec:	4b0b      	ldr	r3, [pc, #44]	@ (800451c <vPortEnterCritical+0x5c>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00b      	beq.n	800450e <vPortEnterCritical+0x4e>
        __asm volatile
 80044f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044fa:	f383 8811 	msr	BASEPRI, r3
 80044fe:	f3bf 8f6f 	isb	sy
 8004502:	f3bf 8f4f 	dsb	sy
 8004506:	603b      	str	r3, [r7, #0]
    }
 8004508:	bf00      	nop
 800450a:	bf00      	nop
 800450c:	e7fd      	b.n	800450a <vPortEnterCritical+0x4a>
    }
}
 800450e:	bf00      	nop
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	bc80      	pop	{r7}
 8004516:	4770      	bx	lr
 8004518:	2000000c 	.word	0x2000000c
 800451c:	e000ed04 	.word	0xe000ed04

08004520 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8004526:	4b12      	ldr	r3, [pc, #72]	@ (8004570 <vPortExitCritical+0x50>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d10b      	bne.n	8004546 <vPortExitCritical+0x26>
        __asm volatile
 800452e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004532:	f383 8811 	msr	BASEPRI, r3
 8004536:	f3bf 8f6f 	isb	sy
 800453a:	f3bf 8f4f 	dsb	sy
 800453e:	607b      	str	r3, [r7, #4]
    }
 8004540:	bf00      	nop
 8004542:	bf00      	nop
 8004544:	e7fd      	b.n	8004542 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004546:	4b0a      	ldr	r3, [pc, #40]	@ (8004570 <vPortExitCritical+0x50>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	3b01      	subs	r3, #1
 800454c:	4a08      	ldr	r2, [pc, #32]	@ (8004570 <vPortExitCritical+0x50>)
 800454e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004550:	4b07      	ldr	r3, [pc, #28]	@ (8004570 <vPortExitCritical+0x50>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d105      	bne.n	8004564 <vPortExitCritical+0x44>
 8004558:	2300      	movs	r3, #0
 800455a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8004562:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004564:	bf00      	nop
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	bc80      	pop	{r7}
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	2000000c 	.word	0x2000000c
	...

08004580 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004580:	f3ef 8009 	mrs	r0, PSP
 8004584:	f3bf 8f6f 	isb	sy
 8004588:	4b0d      	ldr	r3, [pc, #52]	@ (80045c0 <pxCurrentTCBConst>)
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004590:	6010      	str	r0, [r2, #0]
 8004592:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004596:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800459a:	f380 8811 	msr	BASEPRI, r0
 800459e:	f7ff f87f 	bl	80036a0 <vTaskSwitchContext>
 80045a2:	f04f 0000 	mov.w	r0, #0
 80045a6:	f380 8811 	msr	BASEPRI, r0
 80045aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80045ae:	6819      	ldr	r1, [r3, #0]
 80045b0:	6808      	ldr	r0, [r1, #0]
 80045b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80045b6:	f380 8809 	msr	PSP, r0
 80045ba:	f3bf 8f6f 	isb	sy
 80045be:	4770      	bx	lr

080045c0 <pxCurrentTCBConst>:
 80045c0:	200001f0 	.word	0x200001f0
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80045c4:	bf00      	nop
 80045c6:	bf00      	nop

080045c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
        __asm volatile
 80045ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045d2:	f383 8811 	msr	BASEPRI, r3
 80045d6:	f3bf 8f6f 	isb	sy
 80045da:	f3bf 8f4f 	dsb	sy
 80045de:	607b      	str	r3, [r7, #4]
    }
 80045e0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80045e2:	f7fe ff45 	bl	8003470 <xTaskIncrementTick>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d003      	beq.n	80045f4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80045ec:	4b06      	ldr	r3, [pc, #24]	@ (8004608 <SysTick_Handler+0x40>)
 80045ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045f2:	601a      	str	r2, [r3, #0]
 80045f4:	2300      	movs	r3, #0
 80045f6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	f383 8811 	msr	BASEPRI, r3
    }
 80045fe:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8004600:	bf00      	nop
 8004602:	3708      	adds	r7, #8
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	e000ed04 	.word	0xe000ed04

0800460c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800460c:	b480      	push	{r7}
 800460e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004610:	4b0a      	ldr	r3, [pc, #40]	@ (800463c <vPortSetupTimerInterrupt+0x30>)
 8004612:	2200      	movs	r2, #0
 8004614:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004616:	4b0a      	ldr	r3, [pc, #40]	@ (8004640 <vPortSetupTimerInterrupt+0x34>)
 8004618:	2200      	movs	r2, #0
 800461a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800461c:	4b09      	ldr	r3, [pc, #36]	@ (8004644 <vPortSetupTimerInterrupt+0x38>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a09      	ldr	r2, [pc, #36]	@ (8004648 <vPortSetupTimerInterrupt+0x3c>)
 8004622:	fba2 2303 	umull	r2, r3, r2, r3
 8004626:	099b      	lsrs	r3, r3, #6
 8004628:	4a08      	ldr	r2, [pc, #32]	@ (800464c <vPortSetupTimerInterrupt+0x40>)
 800462a:	3b01      	subs	r3, #1
 800462c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800462e:	4b03      	ldr	r3, [pc, #12]	@ (800463c <vPortSetupTimerInterrupt+0x30>)
 8004630:	2207      	movs	r2, #7
 8004632:	601a      	str	r2, [r3, #0]
}
 8004634:	bf00      	nop
 8004636:	46bd      	mov	sp, r7
 8004638:	bc80      	pop	{r7}
 800463a:	4770      	bx	lr
 800463c:	e000e010 	.word	0xe000e010
 8004640:	e000e018 	.word	0xe000e018
 8004644:	20000000 	.word	0x20000000
 8004648:	10624dd3 	.word	0x10624dd3
 800464c:	e000e014 	.word	0xe000e014

08004650 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b08a      	sub	sp, #40	@ 0x28
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8004658:	2300      	movs	r3, #0
 800465a:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 800465c:	f7fe fdf0 	bl	8003240 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004660:	4b54      	ldr	r3, [pc, #336]	@ (80047b4 <pvPortMalloc+0x164>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d101      	bne.n	800466c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004668:	f000 f908 	bl	800487c <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d012      	beq.n	8004698 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8004672:	2208      	movs	r2, #8
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f003 0307 	and.w	r3, r3, #7
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	3308      	adds	r3, #8
 800467e:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	43db      	mvns	r3, r3
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	429a      	cmp	r2, r3
 8004688:	d804      	bhi.n	8004694 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	4413      	add	r3, r2
 8004690:	607b      	str	r3, [r7, #4]
 8004692:	e001      	b.n	8004698 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8004694:	2300      	movs	r3, #0
 8004696:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	db71      	blt.n	8004782 <pvPortMalloc+0x132>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d06e      	beq.n	8004782 <pvPortMalloc+0x132>
 80046a4:	4b44      	ldr	r3, [pc, #272]	@ (80047b8 <pvPortMalloc+0x168>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d869      	bhi.n	8004782 <pvPortMalloc+0x132>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80046ae:	4b43      	ldr	r3, [pc, #268]	@ (80047bc <pvPortMalloc+0x16c>)
 80046b0:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80046b2:	4b42      	ldr	r3, [pc, #264]	@ (80047bc <pvPortMalloc+0x16c>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80046b8:	e004      	b.n	80046c4 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 80046ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046bc:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80046be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80046c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d903      	bls.n	80046d6 <pvPortMalloc+0x86>
 80046ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1f1      	bne.n	80046ba <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80046d6:	4b37      	ldr	r3, [pc, #220]	@ (80047b4 <pvPortMalloc+0x164>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046dc:	429a      	cmp	r2, r3
 80046de:	d050      	beq.n	8004782 <pvPortMalloc+0x132>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80046e0:	6a3b      	ldr	r3, [r7, #32]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2208      	movs	r2, #8
 80046e6:	4413      	add	r3, r2
 80046e8:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80046ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	6a3b      	ldr	r3, [r7, #32]
 80046f0:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80046f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f4:	685a      	ldr	r2, [r3, #4]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	1ad2      	subs	r2, r2, r3
 80046fa:	2308      	movs	r3, #8
 80046fc:	005b      	lsls	r3, r3, #1
 80046fe:	429a      	cmp	r2, r3
 8004700:	d920      	bls.n	8004744 <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004702:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4413      	add	r3, r2
 8004708:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	f003 0307 	and.w	r3, r3, #7
 8004710:	2b00      	cmp	r3, #0
 8004712:	d00b      	beq.n	800472c <pvPortMalloc+0xdc>
        __asm volatile
 8004714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004718:	f383 8811 	msr	BASEPRI, r3
 800471c:	f3bf 8f6f 	isb	sy
 8004720:	f3bf 8f4f 	dsb	sy
 8004724:	613b      	str	r3, [r7, #16]
    }
 8004726:	bf00      	nop
 8004728:	bf00      	nop
 800472a:	e7fd      	b.n	8004728 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800472c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472e:	685a      	ldr	r2, [r3, #4]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	1ad2      	subs	r2, r2, r3
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800473e:	6978      	ldr	r0, [r7, #20]
 8004740:	f000 f8f8 	bl	8004934 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004744:	4b1c      	ldr	r3, [pc, #112]	@ (80047b8 <pvPortMalloc+0x168>)
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	4a1a      	ldr	r2, [pc, #104]	@ (80047b8 <pvPortMalloc+0x168>)
 8004750:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004752:	4b19      	ldr	r3, [pc, #100]	@ (80047b8 <pvPortMalloc+0x168>)
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	4b1a      	ldr	r3, [pc, #104]	@ (80047c0 <pvPortMalloc+0x170>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	429a      	cmp	r2, r3
 800475c:	d203      	bcs.n	8004766 <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800475e:	4b16      	ldr	r3, [pc, #88]	@ (80047b8 <pvPortMalloc+0x168>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a17      	ldr	r2, [pc, #92]	@ (80047c0 <pvPortMalloc+0x170>)
 8004764:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8004766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800476e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004770:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004774:	2200      	movs	r2, #0
 8004776:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004778:	4b12      	ldr	r3, [pc, #72]	@ (80047c4 <pvPortMalloc+0x174>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	3301      	adds	r3, #1
 800477e:	4a11      	ldr	r2, [pc, #68]	@ (80047c4 <pvPortMalloc+0x174>)
 8004780:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004782:	f7fe fd6b 	bl	800325c <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	f003 0307 	and.w	r3, r3, #7
 800478c:	2b00      	cmp	r3, #0
 800478e:	d00b      	beq.n	80047a8 <pvPortMalloc+0x158>
        __asm volatile
 8004790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004794:	f383 8811 	msr	BASEPRI, r3
 8004798:	f3bf 8f6f 	isb	sy
 800479c:	f3bf 8f4f 	dsb	sy
 80047a0:	60fb      	str	r3, [r7, #12]
    }
 80047a2:	bf00      	nop
 80047a4:	bf00      	nop
 80047a6:	e7fd      	b.n	80047a4 <pvPortMalloc+0x154>
    return pvReturn;
 80047a8:	69fb      	ldr	r3, [r7, #28]
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3728      	adds	r7, #40	@ 0x28
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	bf00      	nop
 80047b4:	20004768 	.word	0x20004768
 80047b8:	2000476c 	.word	0x2000476c
 80047bc:	20004760 	.word	0x20004760
 80047c0:	20004770 	.word	0x20004770
 80047c4:	20004774 	.word	0x20004774

080047c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b086      	sub	sp, #24
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d047      	beq.n	800486a <vPortFree+0xa2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80047da:	2308      	movs	r3, #8
 80047dc:	425b      	negs	r3, r3
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	4413      	add	r3, r2
 80047e2:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	db0b      	blt.n	8004808 <vPortFree+0x40>
        __asm volatile
 80047f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f4:	f383 8811 	msr	BASEPRI, r3
 80047f8:	f3bf 8f6f 	isb	sy
 80047fc:	f3bf 8f4f 	dsb	sy
 8004800:	60fb      	str	r3, [r7, #12]
    }
 8004802:	bf00      	nop
 8004804:	bf00      	nop
 8004806:	e7fd      	b.n	8004804 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d00b      	beq.n	8004828 <vPortFree+0x60>
        __asm volatile
 8004810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004814:	f383 8811 	msr	BASEPRI, r3
 8004818:	f3bf 8f6f 	isb	sy
 800481c:	f3bf 8f4f 	dsb	sy
 8004820:	60bb      	str	r3, [r7, #8]
    }
 8004822:	bf00      	nop
 8004824:	bf00      	nop
 8004826:	e7fd      	b.n	8004824 <vPortFree+0x5c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	2b00      	cmp	r3, #0
 800482e:	da1c      	bge.n	800486a <vPortFree+0xa2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d118      	bne.n	800486a <vPortFree+0xa2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8004844:	f7fe fcfc 	bl	8003240 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	4b09      	ldr	r3, [pc, #36]	@ (8004874 <vPortFree+0xac>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4413      	add	r3, r2
 8004852:	4a08      	ldr	r2, [pc, #32]	@ (8004874 <vPortFree+0xac>)
 8004854:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004856:	6938      	ldr	r0, [r7, #16]
 8004858:	f000 f86c 	bl	8004934 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800485c:	4b06      	ldr	r3, [pc, #24]	@ (8004878 <vPortFree+0xb0>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	3301      	adds	r3, #1
 8004862:	4a05      	ldr	r2, [pc, #20]	@ (8004878 <vPortFree+0xb0>)
 8004864:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004866:	f7fe fcf9 	bl	800325c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800486a:	bf00      	nop
 800486c:	3718      	adds	r7, #24
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	2000476c 	.word	0x2000476c
 8004878:	20004778 	.word	0x20004778

0800487c <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800487c:	b480      	push	{r7}
 800487e:	b085      	sub	sp, #20
 8004880:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004882:	f44f 4388 	mov.w	r3, #17408	@ 0x4400
 8004886:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004888:	4b25      	ldr	r3, [pc, #148]	@ (8004920 <prvHeapInit+0xa4>)
 800488a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f003 0307 	and.w	r3, r3, #7
 8004892:	2b00      	cmp	r3, #0
 8004894:	d00c      	beq.n	80048b0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	3307      	adds	r3, #7
 800489a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f023 0307 	bic.w	r3, r3, #7
 80048a2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 80048a4:	68ba      	ldr	r2, [r7, #8]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	4a1d      	ldr	r2, [pc, #116]	@ (8004920 <prvHeapInit+0xa4>)
 80048ac:	4413      	add	r3, r2
 80048ae:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80048b4:	4a1b      	ldr	r2, [pc, #108]	@ (8004924 <prvHeapInit+0xa8>)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80048ba:	4b1a      	ldr	r3, [pc, #104]	@ (8004924 <prvHeapInit+0xa8>)
 80048bc:	2200      	movs	r2, #0
 80048be:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	4413      	add	r3, r2
 80048c6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80048c8:	2208      	movs	r2, #8
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	1a9b      	subs	r3, r3, r2
 80048ce:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f023 0307 	bic.w	r3, r3, #7
 80048d6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	4a13      	ldr	r2, [pc, #76]	@ (8004928 <prvHeapInit+0xac>)
 80048dc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80048de:	4b12      	ldr	r3, [pc, #72]	@ (8004928 <prvHeapInit+0xac>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	2200      	movs	r2, #0
 80048e4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80048e6:	4b10      	ldr	r3, [pc, #64]	@ (8004928 <prvHeapInit+0xac>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	2200      	movs	r2, #0
 80048ec:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	1ad2      	subs	r2, r2, r3
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80048fc:	4b0a      	ldr	r3, [pc, #40]	@ (8004928 <prvHeapInit+0xac>)
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	4a08      	ldr	r2, [pc, #32]	@ (800492c <prvHeapInit+0xb0>)
 800490a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	4a07      	ldr	r2, [pc, #28]	@ (8004930 <prvHeapInit+0xb4>)
 8004912:	6013      	str	r3, [r2, #0]
}
 8004914:	bf00      	nop
 8004916:	3714      	adds	r7, #20
 8004918:	46bd      	mov	sp, r7
 800491a:	bc80      	pop	{r7}
 800491c:	4770      	bx	lr
 800491e:	bf00      	nop
 8004920:	20000360 	.word	0x20000360
 8004924:	20004760 	.word	0x20004760
 8004928:	20004768 	.word	0x20004768
 800492c:	20004770 	.word	0x20004770
 8004930:	2000476c 	.word	0x2000476c

08004934 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800493c:	4b27      	ldr	r3, [pc, #156]	@ (80049dc <prvInsertBlockIntoFreeList+0xa8>)
 800493e:	60fb      	str	r3, [r7, #12]
 8004940:	e002      	b.n	8004948 <prvInsertBlockIntoFreeList+0x14>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	60fb      	str	r3, [r7, #12]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	429a      	cmp	r2, r3
 8004950:	d8f7      	bhi.n	8004942 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	68ba      	ldr	r2, [r7, #8]
 800495c:	4413      	add	r3, r2
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	429a      	cmp	r2, r3
 8004962:	d108      	bne.n	8004976 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	685a      	ldr	r2, [r3, #4]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	441a      	add	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	68ba      	ldr	r2, [r7, #8]
 8004980:	441a      	add	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	429a      	cmp	r2, r3
 8004988:	d118      	bne.n	80049bc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	4b14      	ldr	r3, [pc, #80]	@ (80049e0 <prvInsertBlockIntoFreeList+0xac>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	429a      	cmp	r2, r3
 8004994:	d00d      	beq.n	80049b2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685a      	ldr	r2, [r3, #4]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	441a      	add	r2, r3
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	601a      	str	r2, [r3, #0]
 80049b0:	e008      	b.n	80049c4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80049b2:	4b0b      	ldr	r3, [pc, #44]	@ (80049e0 <prvInsertBlockIntoFreeList+0xac>)
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	601a      	str	r2, [r3, #0]
 80049ba:	e003      	b.n	80049c4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80049c4:	68fa      	ldr	r2, [r7, #12]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d002      	beq.n	80049d2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80049d2:	bf00      	nop
 80049d4:	3714      	adds	r7, #20
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bc80      	pop	{r7}
 80049da:	4770      	bx	lr
 80049dc:	20004760 	.word	0x20004760
 80049e0:	20004768 	.word	0x20004768

080049e4 <memset>:
 80049e4:	4603      	mov	r3, r0
 80049e6:	4402      	add	r2, r0
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d100      	bne.n	80049ee <memset+0xa>
 80049ec:	4770      	bx	lr
 80049ee:	f803 1b01 	strb.w	r1, [r3], #1
 80049f2:	e7f9      	b.n	80049e8 <memset+0x4>

080049f4 <__libc_init_array>:
 80049f4:	b570      	push	{r4, r5, r6, lr}
 80049f6:	2600      	movs	r6, #0
 80049f8:	4d0c      	ldr	r5, [pc, #48]	@ (8004a2c <__libc_init_array+0x38>)
 80049fa:	4c0d      	ldr	r4, [pc, #52]	@ (8004a30 <__libc_init_array+0x3c>)
 80049fc:	1b64      	subs	r4, r4, r5
 80049fe:	10a4      	asrs	r4, r4, #2
 8004a00:	42a6      	cmp	r6, r4
 8004a02:	d109      	bne.n	8004a18 <__libc_init_array+0x24>
 8004a04:	f000 f828 	bl	8004a58 <_init>
 8004a08:	2600      	movs	r6, #0
 8004a0a:	4d0a      	ldr	r5, [pc, #40]	@ (8004a34 <__libc_init_array+0x40>)
 8004a0c:	4c0a      	ldr	r4, [pc, #40]	@ (8004a38 <__libc_init_array+0x44>)
 8004a0e:	1b64      	subs	r4, r4, r5
 8004a10:	10a4      	asrs	r4, r4, #2
 8004a12:	42a6      	cmp	r6, r4
 8004a14:	d105      	bne.n	8004a22 <__libc_init_array+0x2e>
 8004a16:	bd70      	pop	{r4, r5, r6, pc}
 8004a18:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a1c:	4798      	blx	r3
 8004a1e:	3601      	adds	r6, #1
 8004a20:	e7ee      	b.n	8004a00 <__libc_init_array+0xc>
 8004a22:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a26:	4798      	blx	r3
 8004a28:	3601      	adds	r6, #1
 8004a2a:	e7f2      	b.n	8004a12 <__libc_init_array+0x1e>
 8004a2c:	08004acc 	.word	0x08004acc
 8004a30:	08004acc 	.word	0x08004acc
 8004a34:	08004acc 	.word	0x08004acc
 8004a38:	08004ad0 	.word	0x08004ad0

08004a3c <memcpy>:
 8004a3c:	440a      	add	r2, r1
 8004a3e:	4291      	cmp	r1, r2
 8004a40:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a44:	d100      	bne.n	8004a48 <memcpy+0xc>
 8004a46:	4770      	bx	lr
 8004a48:	b510      	push	{r4, lr}
 8004a4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a4e:	4291      	cmp	r1, r2
 8004a50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a54:	d1f9      	bne.n	8004a4a <memcpy+0xe>
 8004a56:	bd10      	pop	{r4, pc}

08004a58 <_init>:
 8004a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a5a:	bf00      	nop
 8004a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a5e:	bc08      	pop	{r3}
 8004a60:	469e      	mov	lr, r3
 8004a62:	4770      	bx	lr

08004a64 <_fini>:
 8004a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a66:	bf00      	nop
 8004a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a6a:	bc08      	pop	{r3}
 8004a6c:	469e      	mov	lr, r3
 8004a6e:	4770      	bx	lr
