// Seed: 2010358799
module module_0;
  reg id_1 = id_1;
  reg id_2;
  assign id_2 = 1 + 1;
  assign module_1.type_7 = 0;
  initial begin : LABEL_0
    `define pp_3 0
    `pp_3 <= id_2 == id_1 - id_2;
    assign id_2 = 1'd0;
    `pp_3 <= (`pp_3);
    id_2  <= id_1;
    if (id_2) id_1 <= 1;
  end
endmodule
module module_1 (
    input  tri1 id_0,
    output tri  id_1,
    input  tri0 id_2,
    output tri0 id_3
);
  wire id_5;
  module_0 modCall_1 ();
  assign id_1 = 1'b0;
  assign id_3 = id_2;
endmodule
