<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>bjump.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>BlackParrot</spirit:name>
  <spirit:version>0.2020.12.22</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET_I.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Clk</spirit:name>
      <spirit:displayName>Clk</spirit:displayName>
      <spirit:description>BlackParrot Clock</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">M_AXI_LITE_IO_OUT:S_AXI_LITE_IO_IN:M_AXI_FULL_DRAM</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset_i</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXI_LITE_IO_OUT</spirit:name>
      <spirit:displayName>M_AXI_LITE_IO_OUT</spirit:displayName>
      <spirit:description>Outgoing IP with AXI-Lite Interface</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M_AXI_LITE_IO_OUT"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_bvalid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_rready_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_bready_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_awvalid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_awready_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_awprot_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_wdata_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_rresp_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_arprot_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_rvalid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_araddr_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_awaddr_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_arready_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_wvalid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_wready_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_arvalid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_wstrb_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_bresp_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_lite_rdata_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_LITE_IO_OUT.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_LITE_IO_OUT.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_LITE_IO_IN</spirit:name>
      <spirit:displayName>S_AXI_LITE_IO_IN</spirit:displayName>
      <spirit:description>AXI-Lite interface for incoming IO transaction</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI_LITE_IO_IN"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_bvalid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_rready_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_bready_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_awvalid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_awready_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_awprot_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_wdata_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_rresp_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_arprot_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_rvalid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_araddr_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_awaddr_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_arready_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_wvalid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_wready_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_arvalid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_wstrb_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_bresp_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_rdata_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_LITE_IO_IN.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_LITE_IO_IN.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXI_FULL_DRAM</spirit:name>
      <spirit:displayName>M_AXI_FULL_DRAM</spirit:displayName>
      <spirit:description>AXI-4 Full interface for DRAM transaction</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M_AXI_FULL_DRAM"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wlast_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bready_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awlen_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awqos_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awready_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arburst_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awprot_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rresp_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arprot_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rvalid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rlast_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awcache_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wready_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wstrb_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bresp_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arlen_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arqos_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rdata_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arcache_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rready_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bvalid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awvalid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arsize_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wdata_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awsize_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rid_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_araddr_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awaddr_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arready_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wvalid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arvalid_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awburst_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_FULL_DRAM.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_FULL_DRAM.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M_AXI_LITE_IO_OUT</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_lite_addr_width_p&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_lite_data_width_p&apos;)) - 1) + 1">64</spirit:width>
    </spirit:addressSpace>
    <spirit:addressSpace>
      <spirit:name>M_AXI_FULL_DRAM</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_full_addr_width_p&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">16777216T</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_full_data_width_p&apos;)) - 1) + 1">64</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI_LITE_IO_IN</spirit:name>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>bp_unicore_with_axi_wrapper_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9b89f284</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>bp_unicore_with_axi_wrapper_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ff51ddf2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7f154129</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_productguide</spirit:name>
        <spirit:displayName>Product Guide</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.productguide</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_productguide_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6fe28fe8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6c8407c0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_awaddr_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_lite_addr_width_p&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_awprot_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_awvalid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_awready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_wdata_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_lite_data_width_p&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_wstrb_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_lite_strb_width_lp&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_wvalid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_wready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_bresp_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_bvalid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_bready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_araddr_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_lite_addr_width_p&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_arprot_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_arvalid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_arready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_rdata_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_lite_data_width_p&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_rresp_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_rvalid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_lite_rready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_awaddr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_lite_addr_width_p&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_awprot_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_awvalid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_awready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_wdata_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_lite_data_width_p&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_wstrb_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_lite_strb_width_lp&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_wvalid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_wready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_bresp_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_bvalid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_bready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_araddr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_lite_addr_width_p&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_arprot_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_arvalid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_arready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_rdata_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_lite_data_width_p&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_rresp_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_rvalid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_rready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_full_id_width_p&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awaddr_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_full_addr_width_p&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awlen_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awsize_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awburst_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awcache_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awprot_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awqos_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awvalid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_full_id_width_p&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wdata_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_full_data_width_p&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wstrb_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_full_strb_width_lp&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wlast_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wvalid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_full_id_width_p&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bresp_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bvalid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_full_id_width_p&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_araddr_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_full_addr_width_p&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arlen_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arsize_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arburst_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arcache_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arprot_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arqos_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arvalid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_full_id_width_p&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rdata_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_full_data_width_p&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rresp_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rlast_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rvalid_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>bp_params_p</spirit:name>
        <spirit:displayName>Bp Params P</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bp_params_p">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>axi_lite_addr_width_p</spirit:name>
        <spirit:displayName>Axi Lite Addr Width P</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.axi_lite_addr_width_p">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>axi_lite_data_width_p</spirit:name>
        <spirit:displayName>Axi Lite Data Width P</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.axi_lite_data_width_p">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>axi_lite_strb_width_lp</spirit:name>
        <spirit:displayName>Axi Lite Strb Width Lp</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.axi_lite_strb_width_lp" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_lite_data_width_p&apos;)) / 8)">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>axi_full_addr_width_p</spirit:name>
        <spirit:displayName>Axi Full Addr Width P</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.axi_full_addr_width_p">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>axi_full_data_width_p</spirit:name>
        <spirit:displayName>Axi Full Data Width P</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.axi_full_data_width_p">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>axi_full_id_width_p</spirit:name>
        <spirit:displayName>Axi Full Id Width P</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.axi_full_id_width_p">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>axi_full_burst_type_p</spirit:name>
        <spirit:displayName>Axi Full Burst Type P</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.axi_full_burst_type_p" spirit:bitStringLength="2">&quot;01&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>axi_full_strb_width_lp</spirit:name>
        <spirit:displayName>Axi Full Strb Width Lp</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.axi_full_strb_width_lp" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.axi_full_data_width_p&apos;)) / 8)">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_40181835</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
      <spirit:enumeration>1024</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99ba8646</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_e743a568</spirit:name>
      <spirit:enumeration>&quot;00&quot;</spirit:enumeration>
      <spirit:enumeration>&quot;01&quot;</spirit:enumeration>
      <spirit:enumeration>&quot;10&quot;</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/bp_unicore_axi_wrapper_top_timing.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_unicore_axi_wrapper_top_timing_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HardFloat_primitives.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HardFloat_specialize.vi</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HardFloat_consts.vi</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HardFloat_rawFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HardFloat_specialize.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/compareRecFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HardFloat_localFuncs.vi</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fNToRecFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/iNToRecFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/isSigNaNRecFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mulAddRecFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/recFNToFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/recFNToIN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/recFNToRecFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_csr_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_defines.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_bedrock_if.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_core_if.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_cache_engine_if.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_rv64_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_aviary_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_aviary_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_cce_inst.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_wormhole_router.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_mem_wormhole.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_noc_links.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_me_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_lite_to_bp_lite_client.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache_tag_info.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache_pipeline.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache_wbuf_entry.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_ctl_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_mem_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache_pkt.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_internal_if_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_bypass.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_calculator_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_csr.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache_decoder.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache_wbuf.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache_wbuf_queue.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_detector.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_director.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_fp_to_rec.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_instr_decoder.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_issue_queue.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pipe_aux.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pipe_ctl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pipe_fma.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pipe_int.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pipe_long.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pipe_mem.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pipe_sys.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_ptw.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_rec_to_fp.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_regfile.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_scheduler.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_burst_to_lite.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_cce_loopback.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_cfg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_noc_pkg.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_wormhole_router_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_clint_slice.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_icache.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_core_minimal.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_bht.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_btb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_icache.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_instr_scan.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_pc_gen.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_lite_to_axi_lite_master.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_lite_to_burst.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cache_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_me_cache_slice.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_me_cce_to_cache.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_me_cord_to_id.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_mem_to_axi_master.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_mmu.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_pma.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_tlb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_uce.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_unicore.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_unicore_with_axi_wrapper.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_adder_cin.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_adder_one_hot.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_arb_fixed.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_buf.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_bus_pack.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cache.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cache_decode.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cache_dma.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cache_miss.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cache_sbuf.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cache_sbuf_queue.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cam_1r1w.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cam_1r1w_replacement.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cam_1r1w_sync.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cam_1r1w_tag_array.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_circular_ptr.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_clkgate_optional.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_counter_clear_up.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_counter_set_en.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_counter_up_down.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_crossbar_o_by_i.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_decode.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_decode_with_v.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff_chain.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff_en.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff_en_bypass.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff_reset.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff_reset_en.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff_reset_en_bypass.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff_reset_set_clear.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dlatch.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_encode_one_hot.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_expand_bitmask.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_fifo_1r1w_small.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_fifo_1r1w_small_hardened.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_fifo_1r1w_small_unhardened.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_fifo_tracker.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_flow_counter.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_idiv_iterative.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_idiv_iterative_controller.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_lru_pseudo_tree_decode.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_lru_pseudo_tree_encode.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1r1w.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1r1w_one_hot.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1r1w_sync.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1r1w_sync_synth.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1r1w_synth.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1rw_sync.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1rw_sync_mask_write_bit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1rw_sync_mask_write_bit_synth.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1rw_sync_mask_write_byte.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1rw_sync_mask_write_byte_synth.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1rw_sync_synth.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_2r1w_sync.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_2r1w_sync_synth.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_3r1w_sync.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_3r1w_sync_synth.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mux.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mux_bitwise.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mux_one_hot.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mux_segmented.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_muxi2_gatestack.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_nand.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_nor2.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_nor3.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_one_fifo.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_parallel_in_serial_out_dynamic.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_priority_encode.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_priority_encode_one_hot_out.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_reduce.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_rotate_left.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_rotate_right.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_scan.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_serial_in_parallel_out_dynamic.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_shift_reg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_strobe.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_two_fifo.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_xnor.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/divSqrtRecFN_small.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_unicore_with_axi_wrapper_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2d8d7c3a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/HardFloat_primitives.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HardFloat_specialize.vi</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HardFloat_consts.vi</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HardFloat_rawFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HardFloat_specialize.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/compareRecFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HardFloat_localFuncs.vi</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fNToRecFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/iNToRecFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/isSigNaNRecFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mulAddRecFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/recFNToFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/recFNToIN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/recFNToRecFN.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_csr_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_defines.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_bedrock_if.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_core_if.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_cache_engine_if.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_rv64_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_aviary_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_common_aviary_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_cce_inst.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_wormhole_router.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_mem_wormhole.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_noc_links.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_me_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_lite_to_bp_lite_client.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache_tag_info.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache_pipeline.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache_wbuf_entry.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_ctl_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_mem_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache_pkt.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_internal_if_defines.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_bypass.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_calculator_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_csr.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache_decoder.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache_wbuf.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_dcache_wbuf_queue.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_detector.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_director.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_fp_to_rec.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_instr_decoder.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_issue_queue.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pipe_aux.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pipe_ctl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pipe_fma.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pipe_int.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pipe_long.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pipe_mem.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_pipe_sys.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_ptw.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_rec_to_fp.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_regfile.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_scheduler.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_be_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_burst_to_lite.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_cce_loopback.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_cfg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_noc_pkg.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_wormhole_router_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_clint_slice.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_icache.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_core_minimal.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_bht.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_btb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_icache.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_instr_scan.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_pc_gen.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_fe_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_lite_to_axi_lite_master.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_lite_to_burst.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cache_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_me_cache_slice.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_me_cce_to_cache.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_me_cord_to_id.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_mem_to_axi_master.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_mmu.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_pma.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_tlb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_uce.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_unicore.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_unicore_with_axi_wrapper.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_adder_cin.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_adder_one_hot.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_arb_fixed.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_buf.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_bus_pack.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cache.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cache_decode.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cache_dma.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cache_miss.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cache_sbuf.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cache_sbuf_queue.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cam_1r1w.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cam_1r1w_replacement.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cam_1r1w_sync.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_cam_1r1w_tag_array.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_circular_ptr.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_clkgate_optional.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_counter_clear_up.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_counter_set_en.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_counter_up_down.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_crossbar_o_by_i.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_decode.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_decode_with_v.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff_chain.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff_en.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff_en_bypass.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff_reset.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff_reset_en.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff_reset_en_bypass.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dff_reset_set_clear.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_dlatch.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_encode_one_hot.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_expand_bitmask.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_fifo_1r1w_small.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_fifo_1r1w_small_hardened.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_fifo_1r1w_small_unhardened.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_fifo_tracker.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_flow_counter.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_idiv_iterative.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_idiv_iterative_controller.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_lru_pseudo_tree_decode.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_lru_pseudo_tree_encode.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1r1w.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1r1w_one_hot.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1r1w_sync.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1r1w_sync_synth.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1r1w_synth.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1rw_sync.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1rw_sync_mask_write_bit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1rw_sync_mask_write_bit_synth.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1rw_sync_mask_write_byte.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1rw_sync_mask_write_byte_synth.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_1rw_sync_synth.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_2r1w_sync.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_2r1w_sync_synth.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_3r1w_sync.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mem_3r1w_sync_synth.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mux.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mux_bitwise.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mux_one_hot.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_mux_segmented.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_muxi2_gatestack.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_nand.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_nor2.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_nor3.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_one_fifo.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_parallel_in_serial_out_dynamic.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_priority_encode.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_priority_encode_one_hot_out.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_reduce.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_rotate_left.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_rotate_right.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_scan.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_serial_in_parallel_out_dynamic.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_shift_reg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_strobe.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_two_fifo.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bsg_xnor.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/divSqrtRecFN_small.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bp_unicore_with_axi_wrapper_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/BlackParrot_v0_2020_12_22.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7f154129</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_productguide_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>doc/BP_Unicore_Xilinx_IP_Product_Guide.pdf</spirit:name>
        <spirit:userFileType>pdf</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>doc/bp_logo_small.png</spirit:name>
        <spirit:userFileType>image</spirit:userFileType>
        <spirit:userFileType>LOGO</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>BlackParrot IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>bp_params_p</spirit:name>
      <spirit:displayName>BP_PARAMS_P</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.bp_params_p" spirit:minimum="0" spirit:maximum="9" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>axi_lite_addr_width_p</spirit:name>
      <spirit:displayName>AXI_LITE_ADDR_WIDTH_P</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.axi_lite_addr_width_p" spirit:choiceRef="choice_list_99ba8646">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>axi_lite_data_width_p</spirit:name>
      <spirit:displayName>AXI_LITE_DATA_WIDTH_P</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.axi_lite_data_width_p" spirit:choiceRef="choice_list_99ba8646">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>axi_lite_strb_width_lp</spirit:name>
      <spirit:displayName>Axi Lite Strb Width Lp</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.axi_lite_strb_width_lp">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>axi_full_addr_width_p</spirit:name>
      <spirit:displayName>AXI_FULL_ADDR_WIDTH_P</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.axi_full_addr_width_p" spirit:choiceRef="choice_list_99ba8646">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>axi_full_data_width_p</spirit:name>
      <spirit:displayName>AXI_FULL_DATA_WIDTH_P</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.axi_full_data_width_p" spirit:choiceRef="choice_list_40181835">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>axi_full_id_width_p</spirit:name>
      <spirit:displayName>AXI_FULL_ID_WIDTH_P</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.axi_full_id_width_p">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>axi_full_burst_type_p</spirit:name>
      <spirit:displayName>AXI_FULL_BURST_TYPE_P</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.axi_full_burst_type_p" spirit:choiceRef="choice_list_e743a568" spirit:bitStringLength="2">&quot;01&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>axi_full_strb_width_lp</spirit:name>
      <spirit:displayName>Axi Full Strb Width Lp</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.axi_full_strb_width_lp">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">bp_unicore_with_axi_wrapper_top_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/Embedded_Processing/Processor</xilinx:taxonomy>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>BlackParrot_v0_2020_12_22</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>Bespoke Silicon Group</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://github.com/black-parrot/black-parrot</xilinx:vendorURL>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:bp_unicore_with_axi_wrapper_top:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-12-31T22:34:02Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bbdfc0_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618ede3c_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37110fbf_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59bf4032_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc43206_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70475d69_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72df4c91_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1ef9a5_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2356f3de_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a54725a_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1474d5ca_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a51650_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb9379_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e38552b_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b504be_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed647c3_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcc9d9b_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186a00fd_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1565c0_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3b1541_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f65b4bd_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a81844d_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9901fe0_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8601c9_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fbaa7d_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ea69b2_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e769635_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5485f97a_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19186fa2_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10031e3b_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9927f2_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c01951_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2ba04a_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0c2819_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ad0156_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7ef75d_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2eca72_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161c582f_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33dd6103_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e95177f_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212eb415_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78dc60e5_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4491434c_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b34ebc3_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33620ec3_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3223b38a_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c86c14_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182c2764_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae0af0a_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c8211f_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b34f327_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3874c04e_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a9d259_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b06c6aa_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a417546_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fcfd40_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a87f1fd_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1feb33d2_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5faf581f_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49596ed4_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@649954ad_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1213ce57_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@241933c4_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212c0557_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b225c4_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542cca3a_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b42e7f3_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7321daae_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3f351a_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9357a8_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606d4842_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25145ef6_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f28a56_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd736be_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f336357_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45bd6beb_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d440d41_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4f6f32_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a18e68_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81bb490_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2484c342_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6ab9b1_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fafe1aa_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740c51fc_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3218d479_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682daa10_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b14b7c7_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab67d60_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b832a_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721ca9bf_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289cb4bb_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cdd72ef_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a3768c_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e4469d_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a349f1_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f49f7_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bc9fa3_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b4c960_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307d8ff3_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afc4d0c_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eede011_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d5246a_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed2e13f_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ae7ab4_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54511f20_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab77a8_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7bd161_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db11f4b_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fec4a1_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501c275c_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15708696_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f66a717_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5568fb_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e6069e_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520e931a_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dde77d4_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b884c62_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266f6d3a_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ec86c7_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573c523d_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e646e2d_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a05f4ff_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2428dd6e_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc17610_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c04afe1_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@92f07c_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bef84_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300bc03e_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bcce486_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e45cb4_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49500935_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37416506_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40257f80_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d0fd67_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338a1a9e_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699c95e_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1d8d0d_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62269b22_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d70f75a_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a14bae_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfa974f_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62532e92_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4095d165_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271ee67f_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3e9295_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7addef_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a5d6fe_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b0313_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c6b888_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6413c4_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2502da42_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fb35_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c575ea2_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f72694_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514e31e1_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e0e04d_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57028586_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71567367_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542ae60e_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ffb75ce_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5e8532_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d1274d_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ffaf7d1_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb60f8a_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159137d2_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5358de_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b43972a_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3daeaf3f_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e097a75_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd384a3_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5813d2e0_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8d0944_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c86b9ba_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793a60b8_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ce5e8f_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63fa7ab0_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4044d156_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301804cd_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f711370_ARCHIVE_LOCATION">/mnt/users/ssd1/homes/tanglingshu/uw_summer_2020_research/vivado/bp/bp_unicore_axi_wrapper/project_4/bp_axi_wrapper_v0_2020_12_22/bp_unicore_axi_packaged_IP</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="009a0d7e"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="4d045d6b"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="0cf29843"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9ca0626d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1a6a526f"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a25acae6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="fecccd11"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
