
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004738                       # Number of seconds simulated (Second)
simTicks                                   4737692000                       # Number of ticks simulated (Tick)
finalTick                                  4737692000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.41                       # Real time elapsed on the host (Second)
hostTickRate                                739539317                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     838048                       # Number of bytes of host memory used (Byte)
simInsts                                      1524150                       # Number of instructions simulated (Count)
simOps                                        2526646                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   237909                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     394391                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      2546939                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000011                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000007                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.003256                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     2546912    100.00%    100.00% |          27      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      2546939                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      2546939                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.308643                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.019009                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       5.061564                       (Unspecified)
system.caches.m_latencyHistSeqr          |     2543504     99.87%     99.87% |        3159      0.12%     99.99% |         100      0.00%     99.99% |          33      0.00%     99.99% |          91      0.00%    100.00% |          52      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        2546939                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2535495                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2535495    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2535495                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        11444                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    69.690580                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.081549                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    31.696464                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        8009     69.98%     69.98% |        3159     27.60%     97.59% |         100      0.87%     98.46% |          33      0.29%     98.75% |          91      0.80%     99.55% |          52      0.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        11444                       (Unspecified)
system.caches.L1Cache_Controller.Load    |      351617     15.05%     15.05% |     1504653     64.41%     79.46% |      479872     20.54%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Load::total      2336142                       (Unspecified)
system.caches.L1Cache_Controller.Store   |       22560     10.70%     10.70% |      145477     69.01%     79.72% |       42760     20.28%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Store::total       210797                       (Unspecified)
system.caches.L1Cache_Controller.Replacement |     2042364     61.64%     61.64% |      958075     28.92%     90.55% |      312958      9.45%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement::total      3313397                       (Unspecified)
system.caches.L1Cache_Controller.FwdGetS |          14     48.28%     48.28% |          10     34.48%     82.76% |           5     17.24%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.FwdGetS::total           29                       (Unspecified)
system.caches.L1Cache_Controller.FwdGetM |           7     46.67%     46.67% |           5     33.33%     80.00% |           3     20.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.FwdGetM::total           15                       (Unspecified)
system.caches.L1Cache_Controller.Inv     |          20     47.62%     47.62% |          11     26.19%     73.81% |          11     26.19%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Inv::total           42                       (Unspecified)
system.caches.L1Cache_Controller.PutAck  |        6382     61.64%     61.64% |        2994     28.92%     90.55% |         978      9.45%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.PutAck::total        10354                       (Unspecified)
system.caches.L1Cache_Controller.DataDirNoAcks |        6815     59.78%     59.78% |        3338     29.28%     89.06% |        1247     10.94%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.DataDirNoAcks::total        11400                       (Unspecified)
system.caches.L1Cache_Controller.DataOwner |           7     15.91%     15.91% |          16     36.36%     52.27% |          21     47.73%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.DataOwner::total           44                       (Unspecified)
system.caches.L1Cache_Controller.InvAck  |           7     16.67%     16.67% |          23     54.76%     71.43% |          12     28.57%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.InvAck::total           42                       (Unspecified)
system.caches.L1Cache_Controller.I.Load  |        5789     58.36%     58.36% |        3006     30.30%     88.66% |        1125     11.34%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load::total         9920                       (Unspecified)
system.caches.L1Cache_Controller.I.Store |         876     70.65%     70.65% |         254     20.48%     91.13% |         110      8.87%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store::total         1240                       (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataDirNoAcks |        5785     58.49%     58.49% |        2994     30.27%     88.76% |        1112     11.24%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataDirNoAcks::total         9891                       (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataOwner |           4     13.79%     13.79% |          12     41.38%     55.17% |          13     44.83%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataOwner::total           29                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataDirNoAcks |         873     71.27%     71.27% |         250     20.41%     91.67% |         102      8.33%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataDirNoAcks::total         1225                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataOwner |           3     20.00%     20.00% |           4     26.67%     46.67% |           8     53.33%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataOwner::total           15                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.InvAck |           1     25.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.InvAck::total            4                       (Unspecified)
system.caches.L1Cache_Controller.S.Load  |      326886     16.67%     16.67% |     1258152     64.15%     80.82% |      376214     19.18%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Load::total      1961252                       (Unspecified)
system.caches.L1Cache_Controller.S.Store |         157     55.28%     55.28% |          94     33.10%     88.38% |          33     11.62%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Store::total          284                       (Unspecified)
system.caches.L1Cache_Controller.S.Replacement |        5413     60.26%     60.26% |        2701     30.07%     90.33% |         869      9.67%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Replacement::total         8983                       (Unspecified)
system.caches.L1Cache_Controller.S.Inv   |          20     47.62%     47.62% |          11     26.19%     73.81% |          11     26.19%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Inv::total           42                       (Unspecified)
system.caches.L1Cache_Controller.SM_AD.DataDirNoAcks |         157     55.28%     55.28% |          94     33.10%     88.38% |          33     11.62%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SM_AD.DataDirNoAcks::total          284                       (Unspecified)
system.caches.L1Cache_Controller.SM_AD.InvAck |           6     15.79%     15.79% |          20     52.63%     68.42% |          12     31.58%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SM_AD.InvAck::total           38                       (Unspecified)
system.caches.L1Cache_Controller.M.Load  |       18942      5.19%      5.19% |      243495     66.72%     71.91% |      102533     28.09%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load::total       364970                       (Unspecified)
system.caches.L1Cache_Controller.M.Store |       21527     10.29%     10.29% |      145129     69.35%     79.64% |       42617     20.36%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store::total       209273                       (Unspecified)
system.caches.L1Cache_Controller.M.Replacement |         969     70.68%     70.68% |         293     21.37%     92.05% |         109      7.95%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement::total         1371                       (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetS |          14     48.28%     48.28% |          10     34.48%     82.76% |           5     17.24%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetS::total           29                       (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetM |           7     46.67%     46.67% |           5     33.33%     80.00% |           3     20.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetM::total           15                       (Unspecified)
system.caches.L1Cache_Controller.MI_A.Replacement |      309174     70.68%     70.68% |       93466     21.37%     92.05% |       34771      7.95%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.MI_A.Replacement::total       437411                       (Unspecified)
system.caches.L1Cache_Controller.MI_A.PutAck |         969     70.68%     70.68% |         293     21.37%     92.05% |         109      7.95%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.MI_A.PutAck::total         1371                       (Unspecified)
system.caches.L1Cache_Controller.SI_A.Replacement |     1726808     60.26%     60.26% |      861615     30.07%     90.33% |      277209      9.67%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SI_A.Replacement::total      2865632                       (Unspecified)
system.caches.L1Cache_Controller.SI_A.PutAck |        5413     60.26%     60.26% |        2701     30.07%     90.33% |         869      9.67%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SI_A.PutAck::total         8983                       (Unspecified)
system.caches.Directory_Controller.GetS         10976      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GetM          1524      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutSNotLast         1264      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutSLast         7719      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutMOwner         1371      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Data            29      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MemData        11400      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MemAck         1400      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GetS         8462      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GetM         1221      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.GetS         1429      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.GetM          288      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.PutSNotLast         1260      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.PutSLast         7719      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.GetS           29      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.GetM           15      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PutMOwner         1371      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_D.Data           29      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_m.GetS         1056      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_m.PutSNotLast            4      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_m.MemData         9891      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M_m.MemData         1509      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI_m.MemAck         1371      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.SS_m.MemAck           29      0.00%      0.00% (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::samples           44                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::mean    20.113636                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::gmean    19.542340                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::stdev     4.956630                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          26     59.09%     59.09% |           0      0.00%     59.09% |          18     40.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::total           44                       (Unspecified)
system.caches.MachineType.L1Cache.incomplete_times_seqr           44                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        11400                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    69.881930                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.393012                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    31.605809                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        7965     69.87%     69.87% |        3159     27.71%     97.58% |         100      0.88%     98.46% |          33      0.29%     98.75% |          91      0.80%     99.54% |          52      0.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        11400                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                      
system.caches.MachineType.Directory.incomplete_times_seqr        11399                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples       423211                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.874134                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.053697                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     8.613228                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |      421362     99.56%     99.56% |        1706      0.40%     99.97% |          53      0.01%     99.98% |          21      0.00%     99.98% |          44      0.01%     99.99% |          25      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total       423211                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples       417955                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      417955    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total       417955                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         5256                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    71.384893                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    67.461937                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    32.882336                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        3407     64.82%     64.82% |        1706     32.46%     97.28% |          53      1.01%     98.29% |          21      0.40%     98.69% |          44      0.84%     99.52% |          25      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         5256                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples       196238                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.433540                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.029392                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     5.563510                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |      195964     99.86%     99.86% |         253      0.13%     99.99% |          11      0.01%     99.99% |           3      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total       196238                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples       194839                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |      194839    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total       194839                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         1399                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    61.812723                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    58.172828                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    25.891472                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        1125     80.41%     80.41% |         253     18.08%     98.50% |          11      0.79%     99.29% |           3      0.21%     99.50% |           3      0.21%     99.71% |           4      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         1399                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      1912931                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.169198                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.010325                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     3.747403                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     1911649     99.93%     99.93% |        1174      0.06%     99.99% |          36      0.00%    100.00% |           9      0.00%    100.00% |          41      0.00%    100.00% |          22      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      1912931                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      1908267                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     1908267    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      1908267                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         4664                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    70.396441                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.559921                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    30.916031                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        3382     72.51%     72.51% |        1174     25.17%     97.68% |          36      0.77%     98.46% |           9      0.19%     98.65% |          41      0.88%     99.53% |          22      0.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         4664                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples        13157                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.358440                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.023681                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     5.812814                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |       13140     99.87%     99.87% |          15      0.11%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           1      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total        13157                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples        13080                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       13080    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total        13080                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           77                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    62.246753                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    54.554172                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    45.505395                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |          60     77.92%     77.92% |          15     19.48%     97.40% |           0      0.00%     97.40% |           0      0.00%     97.40% |           1      1.30%     98.70% |           1      1.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           77                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::samples          701                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     4.843081                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.297190                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    20.274852                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr |         669     95.44%     95.44% |          19      2.71%     98.15% |          10      1.43%     99.57% |           1      0.14%     99.71% |           0      0.00%     99.71% |           0      0.00%     99.71% |           0      0.00%     99.71% |           0      0.00%     99.71% |           0      0.00%     99.71% |           2      0.29%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::total          701                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          653                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         653    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          653                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           48                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    57.125000                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    44.701576                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    55.906695                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |          16     33.33%     33.33% |          19     39.58%     72.92% |          10     20.83%     93.75% |           1      2.08%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           2      4.17%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           48                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::samples          701                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         701    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::total          701                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples          701                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         701    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total          701                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples           29                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    21.206897                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    20.610568                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     5.052434                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     48.28%     48.28% |           0      0.00%     48.28% |          15     51.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::total           29                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         5227                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    71.663287                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    67.907214                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    32.757623                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        3378     64.63%     64.63% |        1706     32.64%     97.26% |          53      1.01%     98.28% |          21      0.40%     98.68% |          44      0.84%     99.52% |          25      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         5227                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples           10                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean           17                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    16.795979                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev     3.162278                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9     90.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::total           10                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         1389                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    62.135349                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    58.695442                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    25.701380                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        1115     80.27%     80.27% |         253     18.21%     98.49% |          11      0.79%     99.28% |           3      0.22%     99.50% |           3      0.22%     99.71% |           4      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         1389                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4664                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    70.396441                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.559921                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    30.916031                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        3382     72.51%     72.51% |        1174     25.17%     97.68% |          36      0.77%     98.46% |           9      0.19%     98.65% |          41      0.88%     99.53% |          22      0.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4664                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean           21                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean    20.396078                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::stdev     7.071068                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           75                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    63.346667                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    56.004398                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    45.594124                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |          58     77.33%     77.33% |          15     20.00%     97.33% |           0      0.00%     97.33% |           0      0.00%     97.33% |           1      1.33%     98.67% |           1      1.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           75                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean    19.333333                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean    18.810678                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::stdev     5.773503                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           45                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    59.644444                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    47.356986                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    56.861936                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr |          13     28.89%     28.89% |          19     42.22%     71.11% |          10     22.22%     93.33% |           1      2.22%     95.56% |           0      0.00%     95.56% |           0      0.00%     95.56% |           0      0.00%     95.56% |           0      0.00%     95.56% |           0      0.00%     95.56% |           2      4.44%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           45                       (Unspecified)
system.caches.controllers0.fullyBusyCycles        63824                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardFromDir.m_buf_msgs     0.001356                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardFromDir.m_stall_time  4983.145802                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.092450                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1836.553959                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestToDir.m_buf_msgs     0.002787                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestToDir.m_stall_time   999.999578                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseFromDirOrSibling.m_buf_msgs     0.001441                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseFromDirOrSibling.m_stall_time  4999.922958                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToDirOrSibling.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToDirOrSibling.m_stall_time   751.761617                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.fullyBusyCycles        29940                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000637                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time  3749.930768                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.mandatoryQueue.m_buf_msgs     0.354618                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.mandatoryQueue.m_stall_time  1150.853833                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001340                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time   751.830216                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDirOrSibling.m_buf_msgs     0.000713                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDirOrSibling.m_stall_time  3758.830249                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseToDirOrSibling.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseToDirOrSibling.m_stall_time   749.109904                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.fullyBusyCycles         9780                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers2.forwardFromDir.m_buf_msgs     0.000210                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.forwardFromDir.m_stall_time  3741.207744                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.mandatoryQueue.m_buf_msgs     0.112378                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.mandatoryQueue.m_stall_time   873.270783                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers2.requestToDir.m_buf_msgs     0.000474                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.requestToDir.m_stall_time   749.250268                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.responseFromDirOrSibling.m_buf_msgs     0.000270                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.responseFromDirOrSibling.m_stall_time  3746.198571                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.responseToDirOrSibling.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
system.caches.controllers2.responseToDirOrSibling.m_stall_time   748.241338                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers3.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers4.fullyBusyCycles           33                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers4.forwardToCache.m_buf_msgs     0.002256                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.forwardToCache.m_stall_time   999.564345                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers4.requestFromCache.m_buf_msgs     0.004608                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.requestFromCache.m_stall_time  5002.989641                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.requestToMemory.m_buf_msgs     0.002703                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.requestToMemory.m_stall_time  1000.185533                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseFromCache.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseFromCache.m_stall_time  3758.803865                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseFromMemory.m_buf_msgs     0.003520                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseFromMemory.m_stall_time   999.985647                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseToCache.m_buf_msgs     0.002406                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseToCache.m_stall_time   999.985436                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         61818                       (Unspecified)
system.caches.network.msg_byte.Control         494544                       (Unspecified)
system.caches.network.msg_count.Data            25688                       (Unspecified)
system.caches.network.msg_byte.Data           1849536                       (Unspecified)
system.caches.network.int_link_buffers11.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers11.m_stall_time  2255.283585                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers14.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers14.m_stall_time  2247.324014                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers17.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers17.m_stall_time  2247.328446                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  2255.283585                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers21.m_buf_msgs     0.001340                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers21.m_stall_time  2255.489382                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers23.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers23.m_stall_time  2247.328446                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers26.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers26.m_stall_time    17.453436                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers29.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers29.m_stall_time  2244.722747                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers33.m_buf_msgs     0.000474                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers33.m_stall_time  2247.749537                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers35.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers35.m_stall_time   269.920671                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers49.m_buf_msgs     0.001356                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers49.m_stall_time  2989.888748                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers5.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers5.m_stall_time  2247.704579                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers50.m_buf_msgs     0.001438                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers50.m_stall_time  2999.955041                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers52.m_buf_msgs     0.000637                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers52.m_stall_time  2249.970450                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers53.m_buf_msgs     0.000705                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers53.m_stall_time  2255.299416                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers55.m_buf_msgs     0.000210                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers55.m_stall_time  2244.725913                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers56.m_buf_msgs     0.000263                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers56.m_stall_time  2247.720409                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.002787                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.005910                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.188106                       (Unspecified)
system.caches.network.routers0.msg_count.Control::0        12235                       (Unspecified)
system.caches.network.routers0.msg_count.Control::1         6423                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2           27                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::0        97880                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::1        51384                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2          216                       (Unspecified)
system.caches.network.routers0.msg_count.Data::0          969                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         6857                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::0        69768                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       493704                       (Unspecified)
system.caches.network.routers0.port_buffers1.m_buf_msgs     0.001356                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers1.m_stall_time  3986.517486                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers12.m_buf_msgs     0.002788                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers12.m_stall_time  2000.007176                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers14.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers14.m_stall_time  1503.522812                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers2.m_buf_msgs     0.001441                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers2.m_stall_time  3999.939211                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers5.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers5.m_stall_time  1503.522812                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers8.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers8.m_stall_time  1498.470141                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.715834                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Control::1         6423                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Control::2            7                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Control::1        51384                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Control::2           56                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Data::2         6822                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Data::2       491184                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.001098                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2           14                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2          112                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2           10                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2          720                       (Unspecified)
system.caches.network.routers0.throttle02.link_utilization     0.001108                       (Unspecified)
system.caches.network.routers0.throttle02.msg_count.Control::2            6                       (Unspecified)
system.caches.network.routers0.throttle02.msg_bytes.Control::2           48                       (Unspecified)
system.caches.network.routers0.throttle02.msg_count.Data::2           11                       (Unspecified)
system.caches.network.routers0.throttle02.msg_bytes.Data::2          792                       (Unspecified)
system.caches.network.routers0.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle04.link_utilization     0.222492                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Control::0        12235                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Control::0        97880                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Data::0          969                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Data::2           14                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Data::0        69768                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Data::2         1008                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.088982                       (Unspecified)
system.caches.network.routers1.msg_count.Control::0         6055                       (Unspecified)
system.caches.network.routers1.msg_count.Control::1         3020                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2           34                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::0        48440                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::1        24160                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2          272                       (Unspecified)
system.caches.network.routers1.msg_count.Data::0          293                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         3379                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::0        21096                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       243288                       (Unspecified)
system.caches.network.routers1.port_buffers1.m_buf_msgs     0.000637                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers1.m_stall_time  2999.950820                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers12.m_buf_msgs     0.001340                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers12.m_stall_time  1503.660010                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers14.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers14.m_stall_time  1498.219386                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.000713                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  3007.065044                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers5.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers5.m_stall_time  1498.216431                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers8.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers8.m_stall_time  1498.219386                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.350688                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::1         3020                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2           23                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::1        24160                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2          184                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         3354                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       241488                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.000528                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Control::2            5                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Control::2           40                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Data::2            5                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Data::2          360                       (Unspecified)
system.caches.network.routers1.throttle02.link_utilization     0.001013                       (Unspecified)
system.caches.network.routers1.throttle02.msg_count.Control::2            6                       (Unspecified)
system.caches.network.routers1.throttle02.msg_bytes.Control::2           48                       (Unspecified)
system.caches.network.routers1.throttle02.msg_count.Data::2           10                       (Unspecified)
system.caches.network.routers1.throttle02.msg_bytes.Data::2          720                       (Unspecified)
system.caches.network.routers1.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle04.link_utilization     0.092682                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Control::0         6055                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Control::0        48440                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Data::0          293                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Data::2           10                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Data::0        21096                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Data::2          720                       (Unspecified)
system.caches.network.routers2.percent_links_utilized     0.033069                       (Unspecified)
system.caches.network.routers2.msg_count.Control::0         2137                       (Unspecified)
system.caches.network.routers2.msg_count.Control::1          997                       (Unspecified)
system.caches.network.routers2.msg_count.Control::2           23                       (Unspecified)
system.caches.network.routers2.msg_bytes.Control::0        17096                       (Unspecified)
system.caches.network.routers2.msg_bytes.Control::1         7976                       (Unspecified)
system.caches.network.routers2.msg_bytes.Control::2          184                       (Unspecified)
system.caches.network.routers2.msg_count.Data::0          109                       (Unspecified)
system.caches.network.routers2.msg_count.Data::2         1281                       (Unspecified)
system.caches.network.routers2.msg_bytes.Data::0         7848                       (Unspecified)
system.caches.network.routers2.msg_bytes.Data::2        92232                       (Unspecified)
system.caches.network.routers2.port_buffers1.m_buf_msgs     0.000210                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers1.m_stall_time  2992.967040                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers12.m_buf_msgs     0.000474                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers12.m_stall_time  1498.500114                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers14.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers14.m_stall_time   179.947536                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers2.m_buf_msgs     0.000270                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers2.m_stall_time  2996.959701                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers5.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers5.m_stall_time    11.636046                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.port_buffers8.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers2.port_buffers8.m_stall_time  1496.482253                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers2.throttle00.link_utilization     0.131087                       (Unspecified)
system.caches.network.routers2.throttle00.msg_count.Control::1          997                       (Unspecified)
system.caches.network.routers2.throttle00.msg_count.Control::2           12                       (Unspecified)
system.caches.network.routers2.throttle00.msg_bytes.Control::1         7976                       (Unspecified)
system.caches.network.routers2.throttle00.msg_bytes.Control::2           96                       (Unspecified)
system.caches.network.routers2.throttle00.msg_count.Data::2         1268                       (Unspecified)
system.caches.network.routers2.throttle00.msg_bytes.Data::2        91296                       (Unspecified)
system.caches.network.routers2.throttle01.link_utilization     0.000211                       (Unspecified)
system.caches.network.routers2.throttle01.msg_count.Control::2            2                       (Unspecified)
system.caches.network.routers2.throttle01.msg_bytes.Control::2           16                       (Unspecified)
system.caches.network.routers2.throttle01.msg_count.Data::2            2                       (Unspecified)
system.caches.network.routers2.throttle01.msg_bytes.Data::2          144                       (Unspecified)
system.caches.network.routers2.throttle02.link_utilization     0.000665                       (Unspecified)
system.caches.network.routers2.throttle02.msg_count.Control::2            9                       (Unspecified)
system.caches.network.routers2.throttle02.msg_bytes.Control::2           72                       (Unspecified)
system.caches.network.routers2.throttle02.msg_count.Data::2            6                       (Unspecified)
system.caches.network.routers2.throttle02.msg_bytes.Data::2          432                       (Unspecified)
system.caches.network.routers2.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle04.link_utilization     0.033381                       (Unspecified)
system.caches.network.routers2.throttle04.msg_count.Control::0         2137                       (Unspecified)
system.caches.network.routers2.throttle04.msg_bytes.Control::0        17096                       (Unspecified)
system.caches.network.routers2.throttle04.msg_count.Data::0          109                       (Unspecified)
system.caches.network.routers2.throttle04.msg_count.Data::2            5                       (Unspecified)
system.caches.network.routers2.throttle04.msg_bytes.Data::0         7848                       (Unspecified)
system.caches.network.routers2.throttle04.msg_bytes.Data::2          360                       (Unspecified)
system.caches.network.routers3.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers3.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle04.link_utilization            0                       (Unspecified)
system.caches.network.routers4.percent_links_utilized     0.308308                       (Unspecified)
system.caches.network.routers4.msg_count.Control::0        20427                       (Unspecified)
system.caches.network.routers4.msg_count.Control::1        10440                       (Unspecified)
system.caches.network.routers4.msg_bytes.Control::0       163416                       (Unspecified)
system.caches.network.routers4.msg_bytes.Control::1        83520                       (Unspecified)
system.caches.network.routers4.msg_count.Data::0         1371                       (Unspecified)
system.caches.network.routers4.msg_count.Data::2        11429                       (Unspecified)
system.caches.network.routers4.msg_bytes.Data::0        98712                       (Unspecified)
system.caches.network.routers4.msg_bytes.Data::2       822888                       (Unspecified)
system.caches.network.routers4.port_buffers0.m_buf_msgs     0.004603                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers0.m_stall_time  4000.010554                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers10.m_buf_msgs     0.000210                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers10.m_stall_time  1496.484364                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers11.m_buf_msgs     0.000263                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers11.m_stall_time  1498.480695                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers2.m_stall_time  3007.043936                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers4.m_buf_msgs     0.001356                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers4.m_stall_time  1993.259587                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers5.m_buf_msgs     0.001438                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers5.m_stall_time  1999.970450                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers7.m_buf_msgs     0.000638                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers7.m_stall_time  1499.989658                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers8.m_buf_msgs     0.000705                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers8.m_stall_time  1503.533366                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers4.throttle00.link_utilization     0.348556                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Control::0        20427                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Control::0       163416                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Data::0         1371                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Data::2           29                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Data::0        98712                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Data::2         2088                       (Unspecified)
system.caches.network.routers4.throttle01.link_utilization     0.715095                       (Unspecified)
system.caches.network.routers4.throttle01.msg_count.Control::1         6423                       (Unspecified)
system.caches.network.routers4.throttle01.msg_bytes.Control::1        51384                       (Unspecified)
system.caches.network.routers4.throttle01.msg_count.Data::2         6815                       (Unspecified)
system.caches.network.routers4.throttle01.msg_bytes.Data::2       490680                       (Unspecified)
system.caches.network.routers4.throttle02.link_utilization     0.348925                       (Unspecified)
system.caches.network.routers4.throttle02.msg_count.Control::1         3020                       (Unspecified)
system.caches.network.routers4.throttle02.msg_bytes.Control::1        24160                       (Unspecified)
system.caches.network.routers4.throttle02.msg_count.Data::2         3338                       (Unspecified)
system.caches.network.routers4.throttle02.msg_bytes.Data::2       240336                       (Unspecified)
system.caches.network.routers4.throttle03.link_utilization     0.128966                       (Unspecified)
system.caches.network.routers4.throttle03.msg_count.Control::1          997                       (Unspecified)
system.caches.network.routers4.throttle03.msg_bytes.Control::1         7976                       (Unspecified)
system.caches.network.routers4.throttle03.msg_count.Data::2         1247                       (Unspecified)
system.caches.network.routers4.throttle03.msg_bytes.Data::2        89784                       (Unspecified)
system.caches.network.routers4.throttle04.link_utilization            0                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers0.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers1.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers2.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers3.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                         4737692                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts       222757                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps       417601                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses       406885                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses        15336                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns         3236                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts        40847                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts       406885                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts        15336                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads       794109                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites       339785                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads        22993                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites        11467                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numCCRegReads       272953                       # Number of times the CC registers were read (Count)
system.cpu0.exec_context.thread_0.numCCRegWrites       161907                       # Number of times the CC registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs        80657                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts        59124                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts        21533                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 3519352.000257                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 1218339.999743                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.257159                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.742841                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.numBranches        46966                       # Number of branches fetched (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass         2809      0.67%      0.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu       323774     77.51%     78.18% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult           20      0.00%     78.18% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv         1773      0.42%     78.61% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd          384      0.09%     78.70% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     78.70% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt          192      0.05%     78.74% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     78.74% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     78.74% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     78.74% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     78.74% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     78.74% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd         1516      0.36%     79.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     79.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu         1841      0.44%     79.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     79.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt         2498      0.60%     80.15% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc         1596      0.38%     80.53% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     80.53% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     80.53% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift          684      0.16%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     80.69% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead        55580     13.30%     94.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite        19136      4.58%     98.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead         3544      0.85%     99.43% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite         2397      0.57%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total       417744                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                  59131                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  21536                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      242                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       49                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                 293655                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      259                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::mean   3519352000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::min_value   3519352000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::max_value   3519352000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.pwrStateResidencyTicks::ON   1218340000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   3519352000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   61                       # Number of system calls (Count)
system.cpu1.numCycles                         4708874                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts      1017740                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps      1639282                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses      1630058                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses        10394                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns        72273                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts        25162                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts      1630058                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts        10394                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads      3787552                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites      1390973                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads        16915                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites         8261                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numCCRegReads       260150                       # Number of times the CC registers were read (Count)
system.cpu1.exec_context.thread_0.numCCRegWrites       599494                       # Number of times the CC registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs       402737                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts       263641                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts       139096                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 1197240.964576                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 3511633.035424                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.745748                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.254252                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.numBranches       101179                       # Number of branches fetched (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass         1771      0.11%      0.11% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu      1227321     74.87%     74.98% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult          200      0.01%     74.99% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv         1002      0.06%     75.05% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd          265      0.02%     75.06% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     75.06% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt           80      0.00%     75.07% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     75.07% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     75.07% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     75.07% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     75.07% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     75.07% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd          816      0.05%     75.12% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu         1355      0.08%     75.20% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     75.20% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt         1544      0.09%     75.30% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc         1858      0.11%     75.41% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     75.41% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     75.41% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift          383      0.02%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     75.43% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead       261786     15.97%     91.40% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite       137813      8.41%     99.81% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead         1855      0.11%     99.92% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite         1283      0.08%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total      1639332                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                 263650                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 139099                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      202                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1247417                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      217                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                         2316443                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts       283653                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps       469763                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses       464198                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses         5684                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns         6187                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts        15473                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts       464198                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts         5684                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads      1053674                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites       403036                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads        10033                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites         4772                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numCCRegReads       117976                       # Number of times the CC registers were read (Count)
system.cpu2.exec_context.thread_0.numCCRegWrites       160950                       # Number of times the CC registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs       150693                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts       114369                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts        36324                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 1764689.861202                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 551753.138798                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.238190                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.761810                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.numBranches        24569                       # Number of branches fetched (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass          536      0.11%      0.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu       314733     67.00%     67.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult          160      0.03%     67.14% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv           67      0.01%     67.16% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd          173      0.04%     67.20% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.20% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt           64      0.01%     67.21% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.21% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.21% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.21% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     67.21% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.21% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd          436      0.09%     67.30% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.30% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu          628      0.13%     67.44% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     67.44% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt          708      0.15%     67.59% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc         1351      0.29%     67.87% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     67.87% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     67.87% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift          229      0.05%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     67.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead       113694     24.20%     92.12% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite        35800      7.62%     99.74% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead          675      0.14%     99.89% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite          524      0.11%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total       469778                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                 114370                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                  36328                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       80                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        6                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 371940                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       94                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.mem_ctrl.avgPriority_caches.controllers4::samples     12337.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.004949422750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            83                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            83                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                24475                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1248                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        11400                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1400                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      11400                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1400                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     421                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     42                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       27.73                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  11400                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1400                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    10755                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      219                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      84                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      84                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      84                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      84                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      84                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      84                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      84                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      84                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      85                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           83                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      130.638554                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      99.542086                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     125.757760                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-31               1      1.20%      1.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-63             22     26.51%     27.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-95             19     22.89%     50.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-127             9     10.84%     61.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-159           11     13.25%     74.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-191            8      9.64%     84.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-223            3      3.61%     87.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-255            1      1.20%     89.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-287            2      2.41%     91.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::288-319            1      1.20%     92.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-351            3      3.61%     96.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-383            1      1.20%     97.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-479            1      1.20%     98.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::928-959            1      1.20%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             83                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           83                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.036145                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.034429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.244240                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                81     97.59%     97.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      1.20%     98.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1      1.20%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             83                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    26944                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   729600                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 89600                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               153999035.81744021                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               18912162.29336985                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     4737633000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      370127.58                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers4       702656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers4        85184                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers4 148311878.442076861858                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers4 17980062.866053767502                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers4        11400                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers4         1400                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers4    317374000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers4 122885028000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers4     27839.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers4  87775020.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers4       729600                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          729600                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers4        89600                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        89600                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers4        11400                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            11400                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers4         1400                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1400                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers4    153999036                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          153999036                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers4     18912162                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          18912162                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers4    172911198                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         172911198                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 10979                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1331                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           865                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           684                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           483                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           780                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           699                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           496                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           418                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1097                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1158                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           776                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          505                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          457                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          408                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1082                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          789                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            63                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           243                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            64                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           53                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           59                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          185                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          116                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                111517750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               54895000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           317374000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10157.37                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28907.37                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 7648                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1165                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             69.66                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.53                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         3491                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   225.145803                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   147.036176                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   244.009465                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1427     40.88%     40.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1018     29.16%     70.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          387     11.09%     81.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          227      6.50%     87.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          112      3.21%     90.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           87      2.49%     93.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           52      1.49%     94.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           45      1.29%     96.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          136      3.90%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         3491                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 702656                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               85184                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               148.311878                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                17.980063                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.30                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.16                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                71.59                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         14051520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          7457175                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        39427080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        3189420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 373701120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    814270080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1133572800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     2385669195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    503.550926                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2939895000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    158080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1639717000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         10917060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          5791170                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        38962980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        3758400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 373701120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    806565960                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1140060480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     2379757170                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    502.303056                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2956688750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    158080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1622923250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   4737692000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
