var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[64.6907, 38.3247, 29.4739, 39.5529, 62.2222], "total":[665610, 1100108, 4636, 3584, 2481], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[200000, 275150, 467, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[13691, 19807, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:66 (_PLoader_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":66}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:68 (_PFeeder_channel)", "type":"resource", "data":[11, 43014, 359, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":68}]], "details":[{"type":"text", "text":"Channel is implemented 14336 bits wide by 256 deep."}, {"type":"brief", "text":"14336b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:69 (_WLoader_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":69}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:71 (_WFeeder_channel)", "type":"resource", "data":[11, 24582, 205, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":71}]], "details":[{"type":"text", "text":"Channel is implemented 8192 bits wide by 256 deep."}, {"type":"brief", "text":"8192b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:72 (_Out_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":72}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[9.92277, 4.83132, 5.32255, 8.39519, 62.2222], "total_kernel_resources":[67204, 198663, 984, 3584, 1148], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_A_s0_mk_kx_ky_nn_coo_mx_my_y_x\' (a.cl:480)\\n - \'_328\' (a.cl:629)\\n - \'_330\' (a.cl:631)\\n - \'_331\' (a.cl:632)\\n - \'_334\' (a.cl:635)\\n - \'_335\' (a.cl:636)\\n - \'_338\' (a.cl:639)\\n - \'_339\' (a.cl:640)\\n - \'_342\' (a.cl:643)\\n - \'_343\' (a.cl:644)", "type":"resource", "data":[7, 21, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":480}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":629}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":631}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":632}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":635}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":636}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":639}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":640}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":643}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":644}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 17 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 17 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_pipe_base_temp\' (a.cl:473)\\n - \'_366\' (a.cl:681)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":473}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":681}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_pipe_iter_temp\' (a.cl:472)\\n - \'_382\' (a.cl:716)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":472}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":716}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_pipe_shreg\' (a.cl:465)\\n - \'_379\' (a.cl:709)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":465}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":709}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:464)\\n - \'_298\' (a.cl:577)", "type":"resource", "data":[0, 0, 224, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":464}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":577}]], "details":[{"type":"text", "text":"Type: Shift Register (112 or fewer tap points)"}, {"type":"text", "text":"112 registers of width 32 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n112 regs, 32 width by 1024 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:464)\\n - \'_C_pipe_shreg\' (a.cl:465)\\n - \'_298\' (a.cl:577)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":464}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":465}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":577}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_PFeeder_channel_array\' (a.cl:462)\\n - \'_A_shreg\' (a.cl:470)\\n - \'_267\' (a.cl:521)\\n - \'_272\' (a.cl:533)\\n - \'_274\' (a.cl:536)", "type":"resource", "data":[10752, 45248, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":462}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":470}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":521}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":533}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":536}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"448 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n448 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_WFeeder_channel_array\' (a.cl:461)\\n - \'_B_shreg\' (a.cl:467)\\n - \'_276\' (a.cl:540)\\n - \'_281\' (a.cl:552)\\n - \'_283\' (a.cl:555)", "type":"resource", "data":[6144, 25856, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":461}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":467}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":540}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":552}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":555}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"256 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n256 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_A_s0_mk_kx_ky_nn_coo_mx_my_y_x\' (a.cl:480)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":480}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_A_s0_n\' (a.cl:478)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_C_pipe_iter_temp\' (a.cl:472)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":472}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_C_pipe_shreg\' (a.cl:465)", "type":"resource", "data":[0, 0, 218, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":465}]], "details":[{"type":"text", "text":"Type: Shift Register (104 or fewer tap points)"}, {"type":"text", "text":"99 registers of width 32 and depth 1024"}, {"type":"text", "text":"5 registers of width 32 and depth 1025"}, {"type":"brief", "text":"Shift Register,\\n99 regs, 32 width by 1024 depth,\\n5 regs, 32 width by 1025 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[6, 260, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[6, 194, 0, 0, 0]}, {"name":"a.cl:476", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":476}]]}, {"name":"a.cl:478", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:459", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":459}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:476", "type":"resource", "data":[858, 359, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":476}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[858, 359, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:478", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:461", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":461}]]}, {"name":"a.cl:472", "type":"resource", "data":[5.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":472}]]}, {"name":"a.cl:474", "type":"resource", "data":[5.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":474}]]}, {"name":"a.cl:478", "type":"resource", "data":[25, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]]}, {"name":"a.cl:505", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":505}]]}, {"name":"a.cl:509", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":509}]]}, {"name":"a.cl:717", "type":"resource", "data":[5.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":717}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[45, 74, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:461", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":461}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:478", "type":"resource", "data":[77, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:480", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":480}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:505", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":505}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:509", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":509}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:720", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":720}]]}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[11783, 117999, 535, 0, 1134], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[11783, 117999, 535, 0, 1134]}]}, {"name":"Feedback", "type":"resource", "data":[6174, 2502, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:461", "type":"resource", "data":[82.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":461}]]}, {"name":"a.cl:462", "type":"resource", "data":[151.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":462}]]}, {"name":"a.cl:464", "type":"resource", "data":[700, 308, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":464}]]}, {"name":"a.cl:465", "type":"resource", "data":[653.25, 286, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":465}]]}, {"name":"a.cl:467", "type":"resource", "data":[15.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":467}]]}, {"name":"a.cl:470", "type":"resource", "data":[24.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":470}]]}, {"name":"a.cl:472", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":472}]]}, {"name":"a.cl:473", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":473}]]}, {"name":"a.cl:474", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":474}]]}, {"name":"a.cl:475", "type":"resource", "data":[0.0909091, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":475}]]}, {"name":"a.cl:478", "type":"resource", "data":[34, 109, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]]}, {"name":"a.cl:480", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":480}]]}, {"name":"a.cl:495", "type":"resource", "data":[700, 308, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":495}]]}, {"name":"a.cl:505", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":505}]]}, {"name":"a.cl:508", "type":"resource", "data":[15.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":508}]]}, {"name":"a.cl:509", "type":"resource", "data":[82.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":509}]]}, {"name":"a.cl:511", "type":"resource", "data":[24.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":511}]]}, {"name":"a.cl:512", "type":"resource", "data":[151.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":512}]]}, {"name":"a.cl:521", "type":"resource", "data":[24.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":521}]]}, {"name":"a.cl:525", "type":"resource", "data":[24.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":525}]]}, {"name":"a.cl:533", "type":"resource", "data":[24.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":533}]]}, {"name":"a.cl:536", "type":"resource", "data":[24.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":536}]]}, {"name":"a.cl:540", "type":"resource", "data":[15.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":540}]]}, {"name":"a.cl:544", "type":"resource", "data":[15.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":544}]]}, {"name":"a.cl:552", "type":"resource", "data":[15.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":552}]]}, {"name":"a.cl:555", "type":"resource", "data":[15.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":555}]]}, {"name":"a.cl:597", "type":"resource", "data":[701, 308, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":597}]]}, {"name":"a.cl:602", "type":"resource", "data":[700, 308, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":602}]]}, {"name":"a.cl:623", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":623}]]}, {"name":"a.cl:663", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":663}]]}, {"name":"a.cl:664", "type":"resource", "data":[0.0909091, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":664}]]}, {"name":"a.cl:680", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":680}]]}, {"name":"a.cl:681", "type":"resource", "data":[0.0909091, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":681}]]}, {"name":"a.cl:702", "type":"resource", "data":[650.25, 286, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":702}]]}, {"name":"a.cl:709", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":709}]]}, {"name":"a.cl:710", "type":"resource", "data":[650.25, 286, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":710}]]}, {"name":"a.cl:711", "type":"resource", "data":[650.25, 286, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":711}]]}, {"name":"a.cl:715", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":715}]]}, {"name":"a.cl:716", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":716}]]}, {"name":"a.cl:717", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":717}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[174, 315, 7, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:461", "type":"resource", "data":[1557.83, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":461}]], "children":[{"name":"32-bit Select", "type":"resource", "count":256, "data":[1557.83, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:462", "type":"resource", "data":[2831.84, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":462}]], "children":[{"name":"32-bit Select", "type":"resource", "count":448, "data":[2831.84, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:464", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":464}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:465", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":465}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:467", "type":"resource", "data":[396.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":467}]], "children":[{"name":"32-bit Select", "type":"resource", "count":122, "data":[396.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:470", "type":"resource", "data":[630.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":470}]], "children":[{"name":"32-bit Select", "type":"resource", "count":194, "data":[630.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:478", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:480", "type":"resource", "data":[56, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":480}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"17-bit Integer Add", "type":"resource", "count":1, "data":[17, 0, 0, 0, 0]}, {"name":"17-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:495", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":495}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:505", "type":"resource", "data":[35.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":505}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:508", "type":"resource", "data":[1558.83, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":508}]], "children":[{"name":"32-bit Select", "type":"resource", "count":256, "data":[1557.83, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:509", "type":"resource", "data":[1557.83, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":509}]], "children":[{"name":"32-bit Select", "type":"resource", "count":256, "data":[1557.83, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:511", "type":"resource", "data":[2832.84, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":511}]], "children":[{"name":"32-bit Select", "type":"resource", "count":448, "data":[2831.84, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:512", "type":"resource", "data":[2831.84, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":512}]], "children":[{"name":"32-bit Select", "type":"resource", "count":448, "data":[2831.84, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:521", "type":"resource", "data":[630.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":521}]], "children":[{"name":"32-bit Select", "type":"resource", "count":194, "data":[630.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:525", "type":"resource", "data":[630.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":525}]], "children":[{"name":"32-bit Select", "type":"resource", "count":194, "data":[630.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:533", "type":"resource", "data":[630.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":533}]], "children":[{"name":"32-bit Select", "type":"resource", "count":194, "data":[630.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:536", "type":"resource", "data":[630.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":536}]], "children":[{"name":"32-bit Select", "type":"resource", "count":194, "data":[630.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:540", "type":"resource", "data":[396.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":540}]], "children":[{"name":"32-bit Select", "type":"resource", "count":122, "data":[396.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:544", "type":"resource", "data":[396.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":544}]], "children":[{"name":"32-bit Select", "type":"resource", "count":122, "data":[396.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:552", "type":"resource", "data":[396.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":552}]], "children":[{"name":"32-bit Select", "type":"resource", "count":122, "data":[396.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:555", "type":"resource", "data":[396.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":555}]], "children":[{"name":"32-bit Select", "type":"resource", "count":122, "data":[396.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:560", "type":"resource", "data":[2024, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":560}]], "children":[{"name":"16-bit Integer Remainder", "type":"resource", "count":1, "data":[2024, 16, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:562", "type":"resource", "data":[19, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":562}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[19, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:563", "type":"resource", "data":[2024, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":563}]], "children":[{"name":"16-bit Integer Remainder", "type":"resource", "count":1, "data":[2024, 16, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:565", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":565}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:566", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":566}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:568", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":568}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:569", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":569}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:578", "type":"resource", "data":[3584, 3584, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":578}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[3584, 3584, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:590", "type":"resource", "data":[0, 0, 0, 3584, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":590}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 4", "type":"resource", "count":896, "data":[0, 0, 0, 3584, 0]}], "replace_name":"true"}, {"name":"a.cl:597", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":597}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:602", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":602}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:609", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":609}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:613", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":613}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:614", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":614}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:617", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":617}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:618", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":618}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:619", "type":"resource", "data":[2948, 192, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":619}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[2948, 192, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:646", "type":"resource", "data":[3, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":646}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[3, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:650", "type":"resource", "data":[0.75, 0.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":650}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:653", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":653}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:654", "type":"resource", "data":[0.75, 0.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":654}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:657", "type":"resource", "data":[1.25, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":657}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[1.25, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:660", "type":"resource", "data":[1.25, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":660}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[1.25, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:661", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":661}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:682", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":682}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:683", "type":"resource", "data":[35.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":683}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:687", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":687}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:702", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":702}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:710", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":710}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:711", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":711}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:716", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":716}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_PFeeder", "compute_units":1, "type":"function", "total_percent":[22.3329, 14.4908, 9.21055, 15.7239, 0], "total_kernel_resources":[253893, 343782, 1843, 0, 827], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_PFeeder_cycle_temp\' (a.cl:105)\\n - \'_128\' (a.cl:260)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":105}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":260}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_PFeeder_value_shreg\' (a.cl:102)\\n - \'_PFeeder_in_v_temp\' (a.cl:104)\\n - \'_30\' (a.cl:160)", "type":"resource", "data":[768, 2048, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":102}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":104}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":160}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"32 registers of width 32"}, {"type":"brief", "text":"Register,\\n32 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_PFeeder_channel_array\' (a.cl:101)", "type":"resource", "data":[7456, 28672, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":101}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"448 registers of width 32"}, {"type":"brief", "text":"Register,\\n448 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_PFeeder_s0_outermost_loop\' (a.cl:120)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"a.cl:106 (_PFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 1442, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"2359296 bytes", "Implemented size":"4194304 bytes", "Number of banks":"16 (banked on bits 7, 8, 9, 10)", "Bank width":"1024 bits", "Bank depth":"2048 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 2359296 bytes, implemented size 4194304 bytes, stall-free, 14 reads and 14 writes. "}, {"type":"text", "text":"Banked on bits 7, 8, 9, 10 into 16 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n2359296B requested,\\n4194304B implemented."}]}, {"name":"kernel_PFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 314, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 248, 0, 0, 0]}, {"name":"a.cl:117", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":117}]]}, {"name":"a.cl:120", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:99", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":99}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:117", "type":"resource", "data":[868, 359, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":117}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10, 0, 0, 0, 0]}, {"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[858, 359, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:118", "type":"resource", "data":[10, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":118}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:119", "type":"resource", "data":[20, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":119}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[20, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:120", "type":"resource", "data":[146, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_PFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:263", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":263}]]}]}]}, {"name":"kernel_PFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[9638, 262349, 42, 0, 816], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[9638, 262349, 42, 0, 816]}]}, {"name":"Feedback", "type":"resource", "data":[12529, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:101", "type":"resource", "data":[11665, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":101}]]}, {"name":"a.cl:104", "type":"resource", "data":[832, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":104}]]}, {"name":"a.cl:105", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":105}]]}, {"name":"a.cl:120", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[7230, 14425, 359, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2010, 1200, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":15, "data":[480, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":15, "data":[1530, 1200, 0, 0, 0]}]}, {"name":"a.cl:101", "type":"resource", "data":[13127, 7744, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":101}]], "children":[{"name":"32-bit Select", "type":"resource", "count":448, "data":[13100, 7744, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:104", "type":"resource", "data":[832, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":104}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[832, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:120", "type":"resource", "data":[76, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "children":[{"name":"1-bit And", "type":"resource", "count":31, "data":[31, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":31, "data":[1, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:126", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:127", "type":"resource", "data":[299, 81, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":127}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[299, 81, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:131", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":131}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:132", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":132}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:135", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":135}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:172", "type":"resource", "data":[490, 14, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":172}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":14, "data":[490, 14, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:179", "type":"resource", "data":[448, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":179}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":14, "data":[448, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:181", "type":"resource", "data":[57806, 448, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":181}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":14, "data":[57806, 448, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:183", "type":"resource", "data":[168, 28, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":183}]], "children":[{"name":"1-bit And", "type":"resource", "count":14, "data":[14, 14, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":14, "data":[154, 14, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:197", "type":"resource", "data":[11872, 4914, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":197}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":14, "data":[11872, 4914, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:198", "type":"resource", "data":[4004, 1190, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":198}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":14, "data":[4004, 1190, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:199", "type":"resource", "data":[59598, 1344, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":199}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":14, "data":[59598, 1344, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:200", "type":"resource", "data":[56, 28, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":200}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":14, "data":[56, 28, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:202", "type":"resource", "data":[56, 28, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":202}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":14, "data":[56, 28, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:204", "type":"resource", "data":[56, 28, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":204}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":14, "data":[56, 28, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:206", "type":"resource", "data":[476, 336, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "children":[{"name":"Store", "type":"resource", "count":14, "data":[476, 336, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"106"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:211", "type":"resource", "data":[4186, 1134, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":211}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":14, "data":[4186, 1134, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:215", "type":"resource", "data":[490, 14, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":215}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":14, "data":[490, 14, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:217", "type":"resource", "data":[490, 14, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":217}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":14, "data":[490, 14, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:218", "type":"resource", "data":[14, 14, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":218}]], "children":[{"name":"1-bit And", "type":"resource", "count":14, "data":[14, 14, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:227", "type":"resource", "data":[10, 10, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":227}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":14, "data":[10, 10, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:230", "type":"resource", "data":[1694, 518, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":230}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":14, "data":[1694, 518, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:232", "type":"resource", "data":[48048, 434, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":232}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":14, "data":[48048, 434, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:238", "type":"resource", "data":[7308, 14462, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "children":[{"name":"Load", "type":"resource", "count":14, "data":[7308, 14462, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"106"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:255", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":255}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:260", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":260}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_PLoader", "compute_units":1, "type":"function", "total_percent":[0.762851, 0.503204, 0.30832, 0.708131, 0], "total_kernel_resources":[8111, 11508, 83, 0, 64], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:79)\\n - \'_4\' (a.cl:91)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":79}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":91}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_PLoader_s0_mk_kx_ky_nn_mx_y_x_yyy_xxx\' (a.cl:84)", "type":"resource", "data":[7, 20, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":84}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 16 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 16 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_PLoader_s0_n\' (a.cl:82)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"kernel_PLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 260, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 226, 0, 0, 0]}, {"name":"a.cl:82", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:76", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":76}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:81", "type":"resource", "data":[858, 359, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":81}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[858, 359, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_PLoader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:79", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":79}]]}, {"name":"a.cl:80", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":80}]]}, {"name":"a.cl:82", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]]}, {"name":"a.cl:86", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":86}]]}, {"name":"a.cl:91", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":91}]]}, {"name":"a.cl:92", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":92}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:79", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":79}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:80", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":80}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:86", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":86}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:91", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":91}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:92", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":92}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_PLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:95", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":95}]]}]}]}, {"name":"kernel_PLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 220, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 220, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 25, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:79", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":79}]]}, {"name":"a.cl:80", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":80}]]}, {"name":"a.cl:82", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]]}, {"name":"a.cl:84", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":84}]]}, {"name":"a.cl:86", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":86}]]}, {"name":"a.cl:91", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":91}]]}, {"name":"a.cl:92", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":92}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[563, 1105, 0, 0, 56], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}]}, {"name":"a.cl:84", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":84}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"16-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:88", "type":"resource", "data":[4728, 7899, 81, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[4728, 7899, 81, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:89", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":89}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:91", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":91}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_WFeeder", "compute_units":1, "type":"function", "total_percent":[9.69198, 6.10452, 4.13816, 3.87339, 0], "total_kernel_resources":[106825, 154456, 454, 0, 355], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_WFeeder_cycle_temp\' (a.cl:301)\\n - \'_253\' (a.cl:453)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":301}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":453}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_WFeeder_value_shreg\' (a.cl:298)\\n - \'_WFeeder_in_v_temp\' (a.cl:300)\\n - \'_160\' (a.cl:356)", "type":"resource", "data":[768, 2048, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":298}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":300}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":356}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"32 registers of width 32"}, {"type":"brief", "text":"Register,\\n32 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_WFeeder_channel_array\' (a.cl:297)", "type":"resource", "data":[4736, 16384, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":297}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"256 registers of width 32"}, {"type":"brief", "text":"Register,\\n256 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_WFeeder_s0_outermost_loop\' (a.cl:316)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"a.cl:302 (_WFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 208, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"294912 bytes", "Implemented size":"524288 bytes", "Number of banks":"8 (banked on bits 7, 8, 9)", "Bank width":"1024 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 294912 bytes, implemented size 524288 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 7, 8, 9 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n294912B requested,\\n524288B implemented."}]}, {"name":"kernel_WFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 314, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 248, 0, 0, 0]}, {"name":"a.cl:313", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":313}]]}, {"name":"a.cl:316", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:295", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":295}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:313", "type":"resource", "data":[868, 359, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":313}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10, 0, 0, 0, 0]}, {"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[858, 359, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:314", "type":"resource", "data":[10, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":314}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:315", "type":"resource", "data":[20, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":315}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[20, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:316", "type":"resource", "data":[146, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_WFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:456", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":456}]]}]}]}, {"name":"kernel_WFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4387, 108013, 41, 0, 344], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4387, 108013, 41, 0, 344]}]}, {"name":"Feedback", "type":"resource", "data":[7537, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:297", "type":"resource", "data":[6673, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":297}]]}, {"name":"a.cl:300", "type":"resource", "data":[832, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":300}]]}, {"name":"a.cl:301", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":301}]]}, {"name":"a.cl:316", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[4157, 8280, 205, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1206, 720, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":9, "data":[288, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":9, "data":[918, 720, 0, 0, 0]}]}, {"name":"a.cl:297", "type":"resource", "data":[7691, 5376, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":297}]], "children":[{"name":"32-bit Select", "type":"resource", "count":256, "data":[7664, 5376, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:300", "type":"resource", "data":[832, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":300}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[832, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:316", "type":"resource", "data":[64, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "children":[{"name":"1-bit And", "type":"resource", "count":19, "data":[19, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":19, "data":[1, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:322", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":322}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:323", "type":"resource", "data":[299, 81, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":323}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[299, 81, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:327", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":327}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:328", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":328}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:331", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":331}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:368", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":368}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:375", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":375}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:379", "type":"resource", "data":[16, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":379}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:393", "type":"resource", "data":[2048, 784, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":393}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":8, "data":[2048, 784, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:395", "type":"resource", "data":[34056, 768, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":395}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":8, "data":[34056, 768, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:400", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"302"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:405", "type":"resource", "data":[2392, 648, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":405}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":8, "data":[2392, 648, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:409", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":409}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:411", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":411}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:412", "type":"resource", "data":[8, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":412}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:421", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":421}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":8, "data":[2, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:424", "type":"resource", "data":[968, 296, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":424}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":8, "data":[968, 296, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:426", "type":"resource", "data":[27456, 248, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":426}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":8, "data":[27456, 248, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:431", "type":"resource", "data":[4176, 8264, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[4176, 8264, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"302"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:448", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":448}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:453", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":453}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_WLoader", "compute_units":1, "type":"function", "total_percent":[1.11848, 0.735061, 0.454148, 0.725194, 0], "total_kernel_resources":[12518, 16951, 85, 0, 60], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:274)\\n - \'_134\' (a.cl:287)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":274}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":287}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_WLoader_s0_mk_kx_ky_coo_my_cooo\' (a.cl:279)", "type":"resource", "data":[7, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_WLoader_s0_n\' (a.cl:277)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"kernel_WLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 260, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 226, 0, 0, 0]}, {"name":"a.cl:277", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:271", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":271}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:276", "type":"resource", "data":[858, 359, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":276}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[858, 359, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:277", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_WLoader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:274", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":274}]]}, {"name":"a.cl:275", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":275}]]}, {"name":"a.cl:277", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]]}, {"name":"a.cl:281", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":281}]]}, {"name":"a.cl:287", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":287}]]}, {"name":"a.cl:288", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":288}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:274", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":274}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:275", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":275}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:277", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:281", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":281}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:287", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":287}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:288", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":288}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_WLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:291", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":291}]]}]}]}, {"name":"kernel_WLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[230, 5532, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[230, 5532, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[35, 28, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:274", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":274}]]}, {"name":"a.cl:275", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":275}]]}, {"name":"a.cl:277", "type":"resource", "data":[26, 21, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]]}, {"name":"a.cl:279", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]]}, {"name":"a.cl:281", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":281}]]}, {"name":"a.cl:287", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":287}]]}, {"name":"a.cl:288", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":288}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[566, 1108, 2, 0, 52], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:279", "type":"resource", "data":[20, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[4243, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":282}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4243, 64, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:284", "type":"resource", "data":[4728, 7899, 81, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":284}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[4728, 7899, 81, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:285", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":285}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:287", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":287}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.32682, 0.206351, 0.139157, 0.145039, 0], "total_kernel_resources":[3311, 5194, 17, 0, 27], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:727)\\n - \'_388\' (a.cl:739)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":727}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":739}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_n\' (a.cl:730)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_yyy_xxx_nn_coo_mx_my_y_x\' (a.cl:732)", "type":"resource", "data":[7, 19, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":732}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 15 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 15 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 260, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 226, 0, 0, 0]}, {"name":"a.cl:730", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:724", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":724}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:729", "type":"resource", "data":[858, 359, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":729}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[858, 359, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:730", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:727", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":727}]]}, {"name":"a.cl:728", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":728}]]}, {"name":"a.cl:730", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]]}, {"name":"a.cl:735", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":735}]]}, {"name":"a.cl:738", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":738}]]}, {"name":"a.cl:739", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":739}]]}, {"name":"a.cl:740", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":740}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:727", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":727}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:728", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":728}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:730", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:735", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":735}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:738", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":738}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:739", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":739}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:740", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":740}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:743", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":743}]]}]}]}, {"name":"kernel_unloader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[43, 137, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[43, 137, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:727", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":727}]]}, {"name":"a.cl:728", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":728}]]}, {"name":"a.cl:730", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]]}, {"name":"a.cl:732", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":732}]]}, {"name":"a.cl:735", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":735}]]}, {"name":"a.cl:738", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":738}]]}, {"name":"a.cl:739", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":739}]]}, {"name":"a.cl:740", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":740}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[189, 345, 0, 0, 18], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:732", "type":"resource", "data":[21, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":732}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"15-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:734", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":734}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:737", "type":"resource", "data":[348, 2436, 17, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":737}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[348, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:739", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":739}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[200000,275150,467,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[13691,19807,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,3078,26,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":66}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:66 (_PLoader_channel)","type":"resource"},{"data":[11,43014,359,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":68}]],"details":[{"text":"Channel is implemented 14336 bits wide by 256 deep.","type":"text"},{"text":"14336b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:68 (_PFeeder_channel)","type":"resource"},{"data":[11,3078,26,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":69}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:69 (_WLoader_channel)","type":"resource"},{"data":[11,24582,205,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":71}]],"details":[{"text":"Channel is implemented 8192 bits wide by 256 deep.","type":"text"},{"text":"8192b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:71 (_WFeeder_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":72}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:72 (_Out_channel)","type":"resource"}],"data":[55,74526,623,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[6479,2918,7,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,21,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 17 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 17 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_A_s0_mk_kx_ky_nn_coo_mx_my_y_x\' (a.cl:480)\\n - \'_328\' (a.cl:629)\\n - \'_330\' (a.cl:631)\\n - \'_331\' (a.cl:632)\\n - \'_334\' (a.cl:635)\\n - \'_335\' (a.cl:636)\\n - \'_338\' (a.cl:639)\\n - \'_339\' (a.cl:640)\\n - \'_342\' (a.cl:643)\\n - \'_343\' (a.cl:644)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_pipe_base_temp\' (a.cl:473)\\n - \'_366\' (a.cl:681)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_pipe_iter_temp\' (a.cl:472)\\n - \'_382\' (a.cl:716)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_pipe_shreg\' (a.cl:465)\\n - \'_379\' (a.cl:709)","type":"resource"},{"data":[0,0,224,0,0],"details":[{"text":"Type: Shift Register (112 or fewer tap points)","type":"text"},{"text":"112 registers of width 32 and depth 1024","type":"text"},{"text":"Shift Register,\\n112 regs, 32 width by 1024 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:464)\\n - \'_298\' (a.cl:577)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:464)\\n - \'_C_pipe_shreg\' (a.cl:465)\\n - \'_298\' (a.cl:577)","type":"resource"},{"data":[10752,45248,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"448 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n448 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_PFeeder_channel_array\' (a.cl:462)\\n - \'_A_shreg\' (a.cl:470)\\n - \'_267\' (a.cl:521)\\n - \'_272\' (a.cl:533)\\n - \'_274\' (a.cl:536)","type":"resource"},{"data":[6144,25856,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"256 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n256 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_WFeeder_channel_array\' (a.cl:461)\\n - \'_B_shreg\' (a.cl:467)\\n - \'_276\' (a.cl:540)\\n - \'_281\' (a.cl:552)\\n - \'_283\' (a.cl:555)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_A_s0_mk_kx_ky_nn_coo_mx_my_y_x\' (a.cl:480)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_A_s0_n\' (a.cl:478)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_C_pipe_iter_temp\' (a.cl:472)","type":"resource"},{"data":[0,0,218,0,0],"details":[{"text":"Type: Shift Register (104 or fewer tap points)","type":"text"},{"text":"99 registers of width 32 and depth 1024","type":"text"},{"text":"5 registers of width 32 and depth 1025","type":"text"},{"text":"Shift Register,\\n99 regs, 32 width by 1024 depth,\\n5 regs, 32 width by 1025 depth","type":"brief"}],"name":"Private Variable: \\n - \'_C_pipe_shreg\' (a.cl:465)","type":"resource"},{"children":[{"count":3,"data":[11790,118200,535,0,1134],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[11792,118200,535,0,1134],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":476}]],"name":"State","type":"resource"},{"count":1,"data":[858,359,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":476}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[858,391,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":476}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:476","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":478}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":478}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":478}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":478}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":478}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":478}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":478}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":478}]],"name":"1-bit Or","type":"resource"}],"data":[197,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":478}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:478","type":"resource"},{"children":[{"count":1,"data":[13.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":461}]],"name":"33-bit Select","type":"resource"},{"count":256,"data":[1557.83,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":461}]],"name":"32-bit Select","type":"resource"}],"data":[1571.33,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":461}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:461","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":480}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":480}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[17,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":480}]],"name":"17-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":480}]],"name":"17-bit Integer Compare","type":"resource"}],"data":[88,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":480}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:480","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":505}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":505}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":505}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36.5,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":505}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:505","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":509}]],"name":"33-bit Select","type":"resource"},{"count":256,"data":[1557.83,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":509}]],"name":"32-bit Select","type":"resource"}],"data":[1571.33,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":509}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:509","replace_name":"true","type":"resource"},{"children":[{"count":448,"data":[2831.84,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":462}]],"name":"32-bit Select","type":"resource"}],"data":[2831.84,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":462}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:462","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":464}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":464}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:464","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":465}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":465}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:465","replace_name":"true","type":"resource"},{"children":[{"count":122,"data":[396.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":467}]],"name":"32-bit Select","type":"resource"}],"data":[396.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":467}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:467","replace_name":"true","type":"resource"},{"children":[{"count":194,"data":[630.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":470}]],"name":"32-bit Select","type":"resource"}],"data":[630.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":470}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:470","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":495}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":495}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:495","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[1557.83,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":508}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":508}]],"name":"Channel Read","type":"resource"}],"data":[1558.83,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":508}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:508","replace_name":"true","type":"resource"},{"children":[{"count":448,"data":[2831.84,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":511}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":511}]],"name":"Channel Read","type":"resource"}],"data":[2832.84,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":511}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:511","replace_name":"true","type":"resource"},{"children":[{"count":448,"data":[2831.84,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":512}]],"name":"32-bit Select","type":"resource"}],"data":[2831.84,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":512}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:512","replace_name":"true","type":"resource"},{"children":[{"count":194,"data":[630.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":521}]],"name":"32-bit Select","type":"resource"}],"data":[630.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":521}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:521","replace_name":"true","type":"resource"},{"children":[{"count":194,"data":[630.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":525}]],"name":"32-bit Select","type":"resource"}],"data":[630.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":525}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:525","replace_name":"true","type":"resource"},{"children":[{"count":194,"data":[630.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":533}]],"name":"32-bit Select","type":"resource"}],"data":[630.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":533}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:533","replace_name":"true","type":"resource"},{"children":[{"count":194,"data":[630.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":536}]],"name":"32-bit Select","type":"resource"}],"data":[630.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":536}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:536","replace_name":"true","type":"resource"},{"children":[{"count":122,"data":[396.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":540}]],"name":"32-bit Select","type":"resource"}],"data":[396.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":540}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:540","replace_name":"true","type":"resource"},{"children":[{"count":122,"data":[396.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":544}]],"name":"32-bit Select","type":"resource"}],"data":[396.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":544}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:544","replace_name":"true","type":"resource"},{"children":[{"count":122,"data":[396.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":552}]],"name":"32-bit Select","type":"resource"}],"data":[396.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":552}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:552","replace_name":"true","type":"resource"},{"children":[{"count":122,"data":[396.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":555}]],"name":"32-bit Select","type":"resource"}],"data":[396.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":555}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:555","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2024,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":560}]],"name":"16-bit Integer Remainder","type":"resource"}],"data":[2024,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":560}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:560","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[19,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":562}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[19,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":562}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:562","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2024,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":563}]],"name":"16-bit Integer Remainder","type":"resource"}],"data":[2024,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":563}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:563","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":565}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":565}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:565","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":566}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":566}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:566","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":568}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":568}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:568","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":569}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":569}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:569","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[3584,3584,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":578}]],"name":"32-bit Select","type":"resource"}],"data":[3584,3584,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":578}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:578","replace_name":"true","type":"resource"},{"children":[{"count":896,"data":[0,0,0,3584,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":590}]],"name":"Hardened Floating-Point Dot Product of Size 4","type":"resource"}],"data":[0,0,0,3584,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":590}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:590","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":597}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":597}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:597","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":602}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":602}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:602","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":609}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":609}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":609}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:609","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":613}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":613}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:613","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":614}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":614}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:614","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":617}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":617}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":617}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:617","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":618}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":618}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:618","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[2948,192,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":619}]],"name":"32-bit Select","type":"resource"}],"data":[2948,192,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":619}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:619","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":646}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":646}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:646","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[0.75,0.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":650}]],"name":"1-bit And","type":"resource"}],"data":[0.75,0.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":650}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:650","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":653}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":653}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:653","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[0.75,0.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":654}]],"name":"1-bit And","type":"resource"}],"data":[0.75,0.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":654}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:654","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1.25,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":657}]],"name":"1-bit And","type":"resource"}],"data":[1.25,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":657}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:657","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1.25,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":660}]],"name":"1-bit And","type":"resource"}],"data":[1.25,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":660}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:660","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":661}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":661}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:661","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":682}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":682}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:682","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":683}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":683}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.5,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":683}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:683","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":687}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":687}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:687","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":702}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":702}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:702","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":710}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":710}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:710","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":711}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":711}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:711","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":716}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":716}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:716","replace_name":"true","type":"resource"}],"compute_units":1,"data":[67204.01,198663,984,3584,1148],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":461}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[67204,198663,984,3584,1148],"total_percent":[9.92277,4.83132,5.32255,8.39519,62.2222],"type":"function"},{"children":[{"data":[19780,14452,359,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_PFeeder_cycle_temp\' (a.cl:105)\\n - \'_128\' (a.cl:260)","type":"resource"},{"data":[768,2048,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"32 registers of width 32","type":"text"},{"text":"Register,\\n32 regs, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_PFeeder_value_shreg\' (a.cl:102)\\n - \'_PFeeder_in_v_temp\' (a.cl:104)\\n - \'_30\' (a.cl:160)","type":"resource"},{"data":[7456,28672,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"448 registers of width 32","type":"text"},{"text":"Register,\\n448 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_PFeeder_channel_array\' (a.cl:101)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_PFeeder_s0_outermost_loop\' (a.cl:120)","type":"resource"},{"data":[0,0,1442,0,0],"details":[{"Additional information":[{"text":"Requested size 2359296 bytes, implemented size 4194304 bytes, stall-free, 14 reads and 14 writes. ","type":"text"},{"text":"Banked on bits 7, 8, 9, 10 into 16 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2048 words","Bank width":"1024 bits","Implemented size":"4194304 bytes","Number of banks":"16 (banked on bits 7, 8, 9, 10)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2359296 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n2359296B requested,\\n4194304B implemented.","type":"brief"}],"name":"a.cl:106 (_PFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[9645,262597,42,0,816],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":15,"data":[480,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":15,"data":[1530,1200,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[11655,263797,42,0,816],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":117}]],"name":"State","type":"resource"},{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":117}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[858,359,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":117}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[868,391,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":117}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:117","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":120}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":120}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":120}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":120}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":120}]],"name":"33-bit Integer Add","type":"resource"},{"count":31,"data":[31,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":120}]],"name":"1-bit And","type":"resource"},{"count":31,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":120}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":120}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[222,38,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":120}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:120","type":"resource"},{"children":[{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":118}]],"name":"32-bit Integer Add","type":"resource"}],"data":[10,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":118}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:118","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[20,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":119}]],"name":"32-bit Integer Add","type":"resource"}],"data":[20,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":119}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:119","replace_name":"true","type":"resource"},{"children":[{"count":448,"data":[13100,7744,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":101}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":101}]],"name":"33-bit Select","type":"resource"}],"data":[13127,7744,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":101}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:101","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[832,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":104}]],"name":"32-bit Select","type":"resource"}],"data":[832,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":104}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":126}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":126}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:126","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[299,81,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":127}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[299,81,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":127}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:127","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":131}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":131}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:131","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":132}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":132}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:132","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":135}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":135}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:135","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[490,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":172}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[490,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":172}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:172","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[448,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":179}]],"name":"32-bit Integer Add","type":"resource"}],"data":[448,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":179}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:179","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[57806,448,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":181}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[57806,448,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":181}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:181","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[14,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":183}]],"name":"1-bit And","type":"resource"},{"count":14,"data":[154,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":183}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[168,28,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":183}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:183","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[11872,4914,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":197}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[11872,4914,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":197}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:197","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[4004,1190,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":198}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[4004,1190,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":198}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:198","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[59598,1344,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":199}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[59598,1344,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":199}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:199","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[56,28,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":200}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[56,28,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":200}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:200","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[56,28,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":202}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[56,28,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":202}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:202","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[56,28,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":204}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[56,28,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":204}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:204","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[476,336,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":206}]],"name":"Store","type":"resource"}],"data":[476,336,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":206}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:206","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[4186,1134,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":211}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[4186,1134,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":211}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:211","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[490,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":215}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[490,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":215}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:215","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[490,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":217}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[490,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":217}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:217","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[14,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":218}]],"name":"1-bit And","type":"resource"}],"data":[14,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":218}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:218","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[10,10,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":227}]],"name":"1-bit Xor","type":"resource"}],"data":[10,10,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":227}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:227","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[1694,518,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":230}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[1694,518,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":230}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:230","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[48048,434,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":232}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[48048,434,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":232}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:232","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[7308,14462,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":238}]],"name":"Load","type":"resource"}],"data":[7308,14462,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":238}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:238","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":255}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":255}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:255","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":260}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":260}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:260","replace_name":"true","type":"resource"}],"compute_units":1,"data":[253893,343782,1843,0,827],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":101}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_PFeeder","total_kernel_resources":[253893,343782,1843,0,827],"total_percent":[22.3329,14.4908,9.21055,15.7239,0],"type":"function"},{"children":[{"data":[664,1167,0,0,58],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:79)\\n - \'_4\' (a.cl:91)","type":"resource"},{"data":[7,20,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 16 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 16 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_PLoader_s0_mk_kx_ky_nn_mx_y_x_yyy_xxx\' (a.cl:84)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_PLoader_s0_n\' (a.cl:82)","type":"resource"},{"children":[{"count":3,"data":[93,453,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[95,455,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":82}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":82}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":82}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":82}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":82}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":82}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":82}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[197,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":82}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:82","type":"resource"},{"children":[{"count":1,"data":[858,359,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":81}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[858,359,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":81}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:81","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":79}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":79}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":80}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":80}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:80","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":86}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":86}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:86","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":91}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":91}]],"name":"32-bit Integer Add","type":"resource"}],"data":[37.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":91}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:91","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":92}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":92}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":84}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":84}]],"name":"16-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":84}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":84}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:84","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4728,7899,81,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":88}]],"name":"Load","type":"resource"}],"data":[4728,7899,81,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":88}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:88","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":89}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":89}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:89","replace_name":"true","type":"resource"}],"compute_units":1,"data":[8111,11508,83,0,64],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":79}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_PLoader","total_kernel_resources":[8111,11508,83,0,64],"total_percent":[0.762851,0.503204,0.30832,0.708131,0],"type":"function"},{"children":[{"data":[11715,8307,205,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_WFeeder_cycle_temp\' (a.cl:301)\\n - \'_253\' (a.cl:453)","type":"resource"},{"data":[768,2048,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"32 registers of width 32","type":"text"},{"text":"Register,\\n32 regs, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_WFeeder_value_shreg\' (a.cl:298)\\n - \'_WFeeder_in_v_temp\' (a.cl:300)\\n - \'_160\' (a.cl:356)","type":"resource"},{"data":[4736,16384,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"256 registers of width 32","type":"text"},{"text":"Register,\\n256 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_WFeeder_channel_array\' (a.cl:297)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_WFeeder_s0_outermost_loop\' (a.cl:316)","type":"resource"},{"data":[0,0,208,0,0],"details":[{"Additional information":[{"text":"Requested size 294912 bytes, implemented size 524288 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 7, 8, 9 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"1024 bits","Implemented size":"524288 bytes","Number of banks":"8 (banked on bits 7, 8, 9)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"294912 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n294912B requested,\\n524288B implemented.","type":"brief"}],"name":"a.cl:302 (_WFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[4394,108261,41,0,344],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":9,"data":[288,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":9,"data":[918,720,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[5600,108981,41,0,344],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":313}]],"name":"State","type":"resource"},{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":313}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[858,359,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":313}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[868,391,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":313}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:313","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":316}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":316}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":316}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":316}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":316}]],"name":"33-bit Integer Add","type":"resource"},{"count":19,"data":[19,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":316}]],"name":"1-bit And","type":"resource"},{"count":19,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":316}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":316}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[210,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":316}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:316","type":"resource"},{"children":[{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":314}]],"name":"32-bit Integer Add","type":"resource"}],"data":[10,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":314}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:314","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[20,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":315}]],"name":"32-bit Integer Add","type":"resource"}],"data":[20,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":315}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:315","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[7664,5376,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":297}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":297}]],"name":"33-bit Select","type":"resource"}],"data":[7691,5376,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":297}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:297","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[832,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":300}]],"name":"32-bit Select","type":"resource"}],"data":[832,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":300}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:300","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":322}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":322}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:322","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[299,81,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":323}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[299,81,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":323}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:323","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":327}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":327}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:327","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":328}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":328}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:328","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":331}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":331}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:331","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":368}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":368}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:368","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":375}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":375}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:375","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":379}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":379}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":379}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:379","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2048,784,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":393}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[2048,784,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":393}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:393","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[34056,768,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":395}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[34056,768,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":395}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:395","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":400}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":400}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:400","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2392,648,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":405}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[2392,648,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":405}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:405","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":409}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":409}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:409","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":411}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":411}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:411","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":412}]],"name":"1-bit And","type":"resource"}],"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":412}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:412","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":421}]],"name":"1-bit Xor","type":"resource"}],"data":[2,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":421}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:421","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[968,296,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":424}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[968,296,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":424}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:424","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[27456,248,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":426}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[27456,248,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":426}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:426","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[4176,8264,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":431}]],"name":"Load","type":"resource"}],"data":[4176,8264,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":431}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:431","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":448}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":448}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:448","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":453}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":453}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:453","replace_name":"true","type":"resource"}],"compute_units":1,"data":[106825,154456,454,0,355],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":297}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_WFeeder","total_kernel_resources":[106825,154456,454,0,355],"total_percent":[9.69198,6.10452,4.13816,3.87339,0],"type":"function"},{"children":[{"data":[668,1173,2,0,54],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:274)\\n - \'_134\' (a.cl:287)","type":"resource"},{"data":[7,18,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_WLoader_s0_mk_kx_ky_coo_my_cooo\' (a.cl:279)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_WLoader_s0_n\' (a.cl:277)","type":"resource"},{"children":[{"count":3,"data":[238,5765,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[240,5765,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":277}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":277}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":277}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":277}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":277}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":277}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":277}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[197,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":277}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:277","type":"resource"},{"children":[{"count":1,"data":[858,359,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":276}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[858,359,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":276}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:276","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":274}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":274}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:274","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":275}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":275}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:275","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":281}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":281}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:281","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":287}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":287}]],"name":"32-bit Integer Add","type":"resource"}],"data":[37.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":287}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:287","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":288}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":288}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:288","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":279}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":279}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":279}]],"name":"14-bit Integer Compare","type":"resource"}],"data":[20,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":279}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:279","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4243,64,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":282}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4243,64,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":282}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:282","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4728,7899,81,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":284}]],"name":"Load","type":"resource"}],"data":[4728,7899,81,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":284}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:284","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":285}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":285}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:285","replace_name":"true","type":"resource"}],"compute_units":1,"data":[12518,16951,85,0,60],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":274}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_WLoader","total_kernel_resources":[12518,16951,85,0,60],"total_percent":[1.11848,0.735061,0.454148,0.725194,0],"type":"function"},{"children":[{"data":[289,404,0,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:727)\\n - \'_388\' (a.cl:739)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_n\' (a.cl:730)","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_yyy_xxx_nn_coo_mx_my_y_x\' (a.cl:732)","type":"resource"},{"children":[{"count":3,"data":[51,370,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[53,370,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":730}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":730}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":730}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":730}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":730}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":730}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":730}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[197,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":730}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:730","type":"resource"},{"children":[{"count":1,"data":[858,359,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":729}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[858,359,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":729}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:729","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":727}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":727}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:727","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":728}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":728}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:728","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":735}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":735}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:735","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":738}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":738}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:738","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":739}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":739}]],"name":"32-bit Integer Add","type":"resource"}],"data":[36.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":739}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:739","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":740}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":740}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:740","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":732}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":732}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":732}]],"name":"15-bit Integer Compare","type":"resource"}],"data":[21,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":732}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:732","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":734}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":734}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:734","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[348,2436,17,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":737}]],"name":"Store","type":"resource"}],"data":[348,2436,17,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":737}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:737","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3311,5194,17,0,27],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":727}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[3311,5194,17,0,27],"total_percent":[0.32682,0.206351,0.139157,0.145039,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[465610.01,824958,4169,3584,2481],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[665610,1100108,4636,3584,2481],"total_percent":[64.6907,38.3247,29.4739,39.5529,62.2222],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_PLoader", "children":[{"type":"bb", "id":3, "name":"kernel_PLoader.B0", "details":[{"type":"table", "Latency":"20"}]}, {"type":"bb", "id":4, "name":"kernel_PLoader.B1", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"6"}]}, {"type":"bb", "id":5, "name":"kernel_PLoader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":6, "name":"kernel_PLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"kernel_PLoader.B4", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"11", "Latency":"201", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":89}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"219", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":11, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":84}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"12"}]}, {"type":"inst", "id":12, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"219", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"219", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":14, "name":"kernel_PFeeder", "children":[{"type":"bb", "id":15, "name":"kernel_PFeeder.B0", "details":[{"type":"table", "Latency":"22"}]}, {"type":"bb", "id":16, "name":"kernel_PFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":17, "name":"kernel_PFeeder.B2", "children":[{"type":"inst", "id":18, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":135}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"22", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"119", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"120", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"121", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"122", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"123", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"124", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"125", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"126", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"127", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"128", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"129", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"130", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"131", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"132", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"133", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"134", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"135", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"136", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"137", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"138", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"139", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"140", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"141", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"142", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"143", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":46, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"144", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":47, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":255}]], "details":[{"type":"table", "Width":"14336 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"155", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":49, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"50"}]}, {"type":"inst", "id":50, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"155", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"155", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":51, "name":"Local Memory", "children":[{"type":"memsys", "id":52, "name":"_PFeeder_DB_0_ibuffer", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"2359296B requested\\n4194304B implemented"}], "Requested size":"2359296 bytes", "Implemented size":"4194304 bytes", "Number of banks":"16", "Bank width":"1024 bits", "Bank depth":"2048 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":97, "name":"kernel_WLoader", "children":[{"type":"bb", "id":98, "name":"kernel_WLoader.B0", "details":[{"type":"table", "Latency":"20"}]}, {"type":"bb", "id":99, "name":"kernel_WLoader.B1", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"101"}]}, {"type":"bb", "id":100, "name":"kernel_WLoader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":101, "name":"kernel_WLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":102, "name":"kernel_WLoader.B4", "children":[{"type":"inst", "id":103, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":284}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"78", "Latency":"201", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":104, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":285}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"286", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":106, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"107"}]}, {"type":"inst", "id":107, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"286", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"286", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":108, "name":"kernel_WFeeder", "children":[{"type":"bb", "id":109, "name":"kernel_WFeeder.B0", "details":[{"type":"table", "Latency":"22"}]}, {"type":"bb", "id":110, "name":"kernel_WFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":111, "name":"kernel_WFeeder.B2", "children":[{"type":"inst", "id":112, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":331}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"22", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":113, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":114, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":115, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":116, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":117, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":118, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":119, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":120, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":121, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":122, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":123, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"119", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":124, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"120", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":125, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"121", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":126, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"122", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":127, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"123", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":128, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"124", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":129, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":448}]], "details":[{"type":"table", "Width":"8192 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":131, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"132"}]}, {"type":"inst", "id":132, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":133, "name":"Local Memory", "children":[{"type":"memsys", "id":134, "name":"_WFeeder_DB_0_ibuffer", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"294912B requested\\n524288B implemented"}], "Requested size":"294912 bytes", "Implemented size":"524288 bytes", "Number of banks":"8", "Bank width":"1024 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":159, "name":"kernel_Out", "children":[{"type":"bb", "id":160, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"19"}]}, {"type":"bb", "id":161, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"164"}]}, {"type":"bb", "id":162, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":163, "name":"kernel_Out.B3", "children":[{"type":"inst", "id":165, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":508}]], "details":[{"type":"table", "Width":"8192 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":166, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":511}]], "details":[{"type":"table", "Width":"14336 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":167, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":687}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"148", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":169, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":480}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"170"}]}, {"type":"inst", "id":170, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"148", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"148", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":164, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":171, "name":"kernel_unloader", "children":[{"type":"bb", "id":172, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"20"}]}, {"type":"bb", "id":173, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"175"}]}, {"type":"bb", "id":174, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":175, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":176, "name":"kernel_unloader.B4", "children":[{"type":"inst", "id":177, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":734}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":178, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":737}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"16", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":179, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":732}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"180"}]}, {"type":"inst", "id":180, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"18", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"18", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":13, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}, {"type":"channel", "id":168, "name":"_Out_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":458}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":48, "name":"_PFeeder_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":98}]], "details":[{"type":"table", "Width":"14336 bits", "Depth":"256"}]}, {"type":"channel", "id":10, "name":"_PLoader_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":75}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":130, "name":"_WFeeder_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":294}]], "details":[{"type":"table", "Width":"8192 bits", "Depth":"256"}]}, {"type":"channel", "id":105, "name":"_WLoader_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":270}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}], "links":[{"from":9, "to":10}, {"from":6, "to":4}, {"from":3, "to":4}, {"from":6, "to":5}, {"from":12, "to":6}, {"from":12, "to":11}, {"from":4, "to":11}, {"from":8, "to":12}, {"from":9, "to":12}, {"from":11, "to":8}, {"from":8, "to":9}, {"from":13, "to":8}, {"from":10, "to":18}, {"from":47, "to":48}, {"from":52, "to":20}, {"from":52, "to":22}, {"from":52, "to":24}, {"from":52, "to":26}, {"from":52, "to":28}, {"from":52, "to":30}, {"from":52, "to":32}, {"from":52, "to":34}, {"from":52, "to":36}, {"from":52, "to":38}, {"from":52, "to":40}, {"from":52, "to":42}, {"from":52, "to":44}, {"from":52, "to":46}, {"from":19, "to":52}, {"from":21, "to":52}, {"from":23, "to":52}, {"from":25, "to":52}, {"from":27, "to":52}, {"from":29, "to":52}, {"from":31, "to":52}, {"from":33, "to":52}, {"from":35, "to":52}, {"from":37, "to":52}, {"from":39, "to":52}, {"from":41, "to":52}, {"from":43, "to":52}, {"from":45, "to":52}, {"from":50, "to":16}, {"from":50, "to":49}, {"from":15, "to":49}, {"from":18, "to":50}, {"from":19, "to":50}, {"from":20, "to":50}, {"from":21, "to":50}, {"from":22, "to":50}, {"from":23, "to":50}, {"from":24, "to":50}, {"from":25, "to":50}, {"from":26, "to":50}, {"from":27, "to":50}, {"from":28, "to":50}, {"from":29, "to":50}, {"from":30, "to":50}, {"from":31, "to":50}, {"from":32, "to":50}, {"from":33, "to":50}, {"from":34, "to":50}, {"from":35, "to":50}, {"from":36, "to":50}, {"from":37, "to":50}, {"from":38, "to":50}, {"from":39, "to":50}, {"from":40, "to":50}, {"from":41, "to":50}, {"from":42, "to":50}, {"from":43, "to":50}, {"from":44, "to":50}, {"from":45, "to":50}, {"from":46, "to":50}, {"from":47, "to":50}, {"from":49, "to":18}, {"from":18, "to":19}, {"from":18, "to":20}, {"from":18, "to":21}, {"from":18, "to":22}, {"from":18, "to":23}, {"from":18, "to":24}, {"from":18, "to":25}, {"from":18, "to":26}, {"from":18, "to":27}, {"from":18, "to":28}, {"from":18, "to":29}, {"from":18, "to":30}, {"from":18, "to":31}, {"from":18, "to":32}, {"from":18, "to":33}, {"from":18, "to":34}, {"from":18, "to":35}, {"from":18, "to":36}, {"from":18, "to":37}, {"from":18, "to":38}, {"from":18, "to":39}, {"from":18, "to":40}, {"from":18, "to":41}, {"from":18, "to":42}, {"from":18, "to":43}, {"from":18, "to":44}, {"from":18, "to":45}, {"from":18, "to":46}, {"from":19, "to":47}, {"from":20, "to":47}, {"from":21, "to":47}, {"from":22, "to":47}, {"from":23, "to":47}, {"from":24, "to":47}, {"from":25, "to":47}, {"from":26, "to":47}, {"from":27, "to":47}, {"from":28, "to":47}, {"from":29, "to":47}, {"from":30, "to":47}, {"from":31, "to":47}, {"from":32, "to":47}, {"from":33, "to":47}, {"from":34, "to":47}, {"from":35, "to":47}, {"from":36, "to":47}, {"from":37, "to":47}, {"from":38, "to":47}, {"from":39, "to":47}, {"from":40, "to":47}, {"from":41, "to":47}, {"from":42, "to":47}, {"from":43, "to":47}, {"from":44, "to":47}, {"from":45, "to":47}, {"from":46, "to":47}, {"from":104, "to":105}, {"from":101, "to":99}, {"from":98, "to":99}, {"from":101, "to":100}, {"from":107, "to":101}, {"from":107, "to":106}, {"from":99, "to":106}, {"from":103, "to":107}, {"from":104, "to":107}, {"from":106, "to":103}, {"from":103, "to":104}, {"from":13, "to":103}, {"from":105, "to":112}, {"from":129, "to":130}, {"from":134, "to":114}, {"from":134, "to":116}, {"from":134, "to":118}, {"from":134, "to":120}, {"from":134, "to":122}, {"from":134, "to":124}, {"from":134, "to":126}, {"from":134, "to":128}, {"from":113, "to":134}, {"from":115, "to":134}, {"from":117, "to":134}, {"from":119, "to":134}, {"from":121, "to":134}, {"from":123, "to":134}, {"from":125, "to":134}, {"from":127, "to":134}, {"from":132, "to":110}, {"from":132, "to":131}, {"from":109, "to":131}, {"from":112, "to":132}, {"from":113, "to":132}, {"from":114, "to":132}, {"from":115, "to":132}, {"from":116, "to":132}, {"from":117, "to":132}, {"from":118, "to":132}, {"from":119, "to":132}, {"from":120, "to":132}, {"from":121, "to":132}, {"from":122, "to":132}, {"from":123, "to":132}, {"from":124, "to":132}, {"from":125, "to":132}, {"from":126, "to":132}, {"from":127, "to":132}, {"from":128, "to":132}, {"from":129, "to":132}, {"from":131, "to":112}, {"from":112, "to":113}, {"from":112, "to":114}, {"from":112, "to":115}, {"from":112, "to":116}, {"from":112, "to":117}, {"from":112, "to":118}, {"from":112, "to":119}, {"from":112, "to":120}, {"from":112, "to":121}, {"from":112, "to":122}, {"from":112, "to":123}, {"from":112, "to":124}, {"from":112, "to":125}, {"from":112, "to":126}, {"from":112, "to":127}, {"from":112, "to":128}, {"from":113, "to":129}, {"from":114, "to":129}, {"from":115, "to":129}, {"from":116, "to":129}, {"from":117, "to":129}, {"from":118, "to":129}, {"from":119, "to":129}, {"from":120, "to":129}, {"from":121, "to":129}, {"from":122, "to":129}, {"from":123, "to":129}, {"from":124, "to":129}, {"from":125, "to":129}, {"from":126, "to":129}, {"from":127, "to":129}, {"from":128, "to":129}, {"from":130, "to":165}, {"from":48, "to":166}, {"from":167, "to":168}, {"from":164, "to":161}, {"from":160, "to":161}, {"from":164, "to":162}, {"from":170, "to":169}, {"from":161, "to":169}, {"from":165, "to":170}, {"from":166, "to":170}, {"from":167, "to":170}, {"from":170, "to":164}, {"from":169, "to":165}, {"from":169, "to":166}, {"from":165, "to":167}, {"from":166, "to":167}, {"from":168, "to":177}, {"from":175, "to":173}, {"from":172, "to":173}, {"from":175, "to":174}, {"from":180, "to":175}, {"from":180, "to":179}, {"from":173, "to":179}, {"from":177, "to":180}, {"from":178, "to":180}, {"from":179, "to":177}, {"from":177, "to":178}, {"from":178, "to":13}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_PLoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":75}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_PLoader.B4"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_PLoader.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_PLoader.B4", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":84}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"88"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"89"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}, {"name":"Kernel: kernel_PFeeder", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":98}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_PFeeder.B2", "data":["Yes", "~1", "9"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"135"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"255"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":139}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_WLoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":270}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_WLoader.B4"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_WLoader.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_WLoader.B4", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"284"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"285"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}, {"name":"Kernel: kernel_WFeeder", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":294}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_WFeeder.B2", "data":["Yes", "~1", "9"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"331"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"448"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":335}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":458}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_Out.B3"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B3", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":480}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"508"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"511"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"687"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":486}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":491}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":516}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":519}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":584}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":605}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":668}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":673}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":691}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":694}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":697}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":723}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_unloader.B4"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B4", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":732}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"734"}]}, {"type":"text", "text":"Store Operation (%L > %L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"737"}, {"filename":"/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/hld/share/lib/acl/opencl_lib.h", "line":"5705"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_PLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":458}]]}, {"name":"kernel_PFeeder", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_PLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":98}]]}, {"name":"kernel_PLoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop kernel_PLoader.B4."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":75}]]}, {"name":"kernel_WFeeder", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_PLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":294}]]}, {"name":"kernel_WLoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_PLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":270}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_PLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":723}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_Out", "data":[67204, 198663, 984, 3584, 1148], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":458}]]}, {"name":"kernel_PFeeder", "data":[253893, 343782, 1843, 0, 827], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":98}]]}, {"name":"kernel_PLoader", "data":[8111, 11508, 83, 0, 64], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":75}]]}, {"name":"kernel_WFeeder", "data":[106825, 154456, 454, 0, 355], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":294}]]}, {"name":"kernel_WLoader", "data":[12518, 16951, 85, 0, 60], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":270}]]}, {"name":"kernel_unloader", "data":[3311, 5194, 17, 0, 27], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":723}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[451862, 730554, 3466, 3584, 2481]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[13691, 19807, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[200000, 275150, 467, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 74526, 623, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[665610, 1100108, 4636, 3584, 2481], "data_percent":[35.6658, 29.4739, 39.5529, 62.2222]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":284}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Stratix 10, 1SX280HN2F43E2VG, dcp_bsp:pac_s10_dc"],"name":"Target Family, Device, Board"},{"data":["19.2.0 Build 57"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -profile -fpc -fp-relaxed -high-effort -board=pac_s10_dc -g a.cl -o a.aocx"],"name":"Command"},{"data":["Sat May  7 23:19:09 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \nTo generate the data, run a Quartus compile on the project created for this design. \nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fmax_iiJSON='{"basicblocks":{"kernel_PLoader.B0":{"name":"kernel_PLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_PLoader.B1":{"name":"kernel_PLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"82"}]}]}}, "kernel_PLoader.B2":{"name":"kernel_PLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_PLoader.B3":{"name":"kernel_PLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_PLoader.B4":{"name":"kernel_PLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":219, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"84"}]}]}}, "kernel_PFeeder.B0":{"name":"kernel_PFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":22, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_PFeeder.B1":{"name":"kernel_PFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_PFeeder.B2":{"name":"kernel_PFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":155, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"120"}]}]}}, "kernel_WLoader.B0":{"name":"kernel_WLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_WLoader.B1":{"name":"kernel_WLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"277"}]}]}}, "kernel_WLoader.B2":{"name":"kernel_WLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_WLoader.B3":{"name":"kernel_WLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_WLoader.B4":{"name":"kernel_WLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":286, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"279"}]}]}}, "kernel_WFeeder.B0":{"name":"kernel_WFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":22, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_WFeeder.B1":{"name":"kernel_WFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_WFeeder.B2":{"name":"kernel_WFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"316"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":19, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"478"}]}]}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":148, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"480"}]}]}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"730"}]}]}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":18, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"732"}]}]}}}, "functions":{"kernel_PLoader":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":75}], "loop_hierachy":{"kernel_PLoader__no_loop":["kernel_PLoader.B0", "kernel_PLoader.B2"], "kernel_PLoader.B1":["kernel_PLoader.B1", "kernel_PLoader.B4", "kernel_PLoader.B3"], "kernel_PLoader.B4":["kernel_PLoader.B4"]}}, "kernel_PFeeder":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":98}], "loop_hierachy":{"kernel_PFeeder__no_loop":["kernel_PFeeder.B0", "kernel_PFeeder.B1"], "kernel_PFeeder.B2":["kernel_PFeeder.B2"]}}, "kernel_WLoader":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":270}], "loop_hierachy":{"kernel_WLoader__no_loop":["kernel_WLoader.B0", "kernel_WLoader.B2"], "kernel_WLoader.B1":["kernel_WLoader.B1", "kernel_WLoader.B4", "kernel_WLoader.B3"], "kernel_WLoader.B4":["kernel_WLoader.B4"]}}, "kernel_WFeeder":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":294}], "loop_hierachy":{"kernel_WFeeder__no_loop":["kernel_WFeeder.B0", "kernel_WFeeder.B1"], "kernel_WFeeder.B2":["kernel_WFeeder.B2"]}}, "kernel_Out":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":458}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B2"], "kernel_Out.B1":["kernel_Out.B1", "kernel_Out.B3", "kernel_Out.B4"], "kernel_Out.B3":["kernel_Out.B3"]}}, "kernel_unloader":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":723}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B2"], "kernel_unloader.B1":["kernel_unloader.B1", "kernel_unloader.B4", "kernel_unloader.B3"], "kernel_unloader.B4":["kernel_unloader.B4"]}}}}';
var fileJSON=[{"path":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012float __attribute__ ((aligned(128))) s[32];\012struct {float s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,  s8,  s9,  sa,  sb,  sc,  sd,  se,  sf,  s16,  s17,  s18,  s19,  s20,  s21,  s22,  s23,  s24,  s25,  s26,  s27,  s28,  s29,  s30,  s31;};\012} float32;\012typedef union {\012bool __attribute__ ((aligned(32))) s[32];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,  s8,  s9,  sa,  sb,  sc,  sd,  se,  sf,  s16,  s17,  s18,  s19,  s20,  s21,  s22,  s23,  s24,  s25,  s26,  s27,  s28,  s29,  s30,  s31;};\012} bool32;\012typedef union {\012int __attribute__ ((aligned(128))) s[32];\012struct {int s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,  s8,  s9,  sa,  sb,  sc,  sd,  se,  sf,  s16,  s17,  s18,  s19,  s20,  s21,  s22,  s23,  s24,  s25,  s26,  s27,  s28,  s29,  s30,  s31;};\012} int32;\012typedef union {\012bool __attribute__ ((aligned(8))) s[8];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7;};\012} bool8;\012channel float32 _PLoader_channel __attribute__((depth(256))) ;\012typedef struct { float32 s[14]; } _PFeeder_channel_array_t;\012channel _PFeeder_channel_array_t _PFeeder_channel __attribute__((depth(256))) ;\012channel float32 _WLoader_channel __attribute__((depth(256))) ;\012typedef struct { float32 s[8]; } _WFeeder_channel_array_t;\012channel _WFeeder_channel_array_t _WFeeder_channel __attribute__((depth(256))) ;\012channel float8 _Out_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_PLoader\012#define __address_space__P_serializer_mem_channel __global\012__kernel void kernel_PLoader(\012 const int _P_extent_1,\012 __address_space__P_serializer_mem_channel const float *restrict _P_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _P_extent_1 / 900;\012 for (int _PLoader_s0_n = 0; _PLoader_s0_n < 0 + _0; _PLoader_s0_n++)\012 {\012  for (int _PLoader_s0_mk_kx_ky_nn_mx_y_x_yyy_xxx = 0; _PLoader_s0_mk_kx_ky_nn_mx_y_x_yyy_xxx < 0 + 32256; _PLoader_s0_mk_kx_ky_nn_mx_y_x_yyy_xxx++)\012  {\012   int _1 = _addr_temp;\012   int _2 = _1 * 32;\012   float32 _3 = *((__address_space__P_serializer_mem_channel float32*)(_P_serializer_mem_channel + _2));\012   write_channel_intel(_PLoader_channel, _3);\012   (void)_3;\012   int _4 = _1 + 1;\012   _addr_temp = _4;\012  } // for _PLoader_s0_mk_kx_ky_nn_mx_y_x_yyy_xxx\012 } // for _PLoader_s0_n\012} // kernel kernel_PLoader\012#undef __address_space__P_serializer_mem_channel\012// Address spaces for kernel_PFeeder\012__kernel void kernel_PFeeder(\012 const int _P_extent_1)\012{\012 _PFeeder_channel_array_t _PFeeder_channel_array;\012 float32 _PFeeder_value_shreg;\012 uint _PFeeder_time_stamp_shreg;\012 float32 _PFeeder_in_v_temp;\012 uint _PFeeder_cycle_temp;\012 float32 __attribute__((memory, numbanks(16), singlepump, numwriteports(1), numreadports(1))) _PFeeder_DB_0_ibuffer[2][3][3][4][4][4][16];\012 #pragma unroll\012 for (int _PFeeder_s0_cooo_init = 0; _PFeeder_s0_cooo_init < 0 + 8; _PFeeder_s0_cooo_init++)\012 {\012  bool _5 = _PFeeder_s0_cooo_init == 0;\012  if (_5)\012  {\012   uint _6 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012   _PFeeder_cycle_temp = _6;\012  } // if _5\012 } // for _PFeeder_s0_cooo_init\012 int _7 = _P_extent_1 / 900;\012 int _8 = _7 * 36864;\012 int _9 = _8 + 9216;\012 for (int _PFeeder_s0_outermost_loop = 0; _PFeeder_s0_outermost_loop < 0 + _9; _PFeeder_s0_outermost_loop++)\012 {\012  uint _10 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012  uint _11 = _PFeeder_cycle_temp;\012  uint _12 = (uint)(ADD_UINT64_T_SUFFIX(9216));\012  uint _13 = _11 % _12;\012  bool _14 = _10 <= _13;\012  uint _15 = _11 / _12;\012  int _16 = (int)(_15);\012  int _17 = _P_extent_1 / 900;\012  int _18 = _17 * 4;\012  bool _19 = _16 < _18;\012  bool _20 = _14 && _19;\012  if (_20)\012  {\012   float32 __21 = read_channel_intel(_PLoader_channel);\012   _PFeeder_in_v_temp = __21;\012  } // if _20\012  #pragma unroll\012  for (int _PFeeder_s0_buf = 0; _PFeeder_s0_buf < 0 + 14; _PFeeder_s0_buf++)\012  {\012   bool _22 = _PFeeder_s0_buf == 0;\012   if (_22)\012   {\012    float32 _23 = _PFeeder_in_v_temp;\012    _PFeeder_value_shreg = _23;\012    (void)_23;\012    uint _24 = _PFeeder_cycle_temp;\012    _PFeeder_time_stamp_shreg = _24;\012    (void)_24;\012   } // if _22\012   else\012   {\012    float32 _26 = _PFeeder_value_shreg;\012    _PFeeder_value_shreg = _26;\012    (void)_26;\012    uint _28 = _PFeeder_time_stamp_shreg;\012    _PFeeder_time_stamp_shreg = _28;\012    (void)_28;\012   } // if _22 else\012   float32 _30 = _PFeeder_value_shreg;\012   float32 _31 = __fpga_reg(__fpga_reg(_30));\012   _PFeeder_value_shreg = _31;\012   (void)_31;\012   uint _33 = _PFeeder_time_stamp_shreg;\012   uint _34 = __fpga_reg(__fpga_reg(_33));\012   _PFeeder_time_stamp_shreg = _34;\012   (void)_34;\012   uint _35 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012   uint _37 = _PFeeder_time_stamp_shreg;\012   uint _38 = (uint)(ADD_UINT64_T_SUFFIX(9216));\012   uint _39 = _37 % _38;\012   bool _40 = _35 <= _39;\012   if (_40)\012   {\012    uint _42 = _PFeeder_time_stamp_shreg;\012    uint _43 = (uint)(ADD_UINT64_T_SUFFIX(9216));\012    uint _44 = _42 % _43;\012    uint _45 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012    uint _46 = _44 - _45;\012    uint _47 = (uint)(ADD_UINT64_T_SUFFIX(14));\012    uint _48 = _46 % _47;\012    int _49 = (int)(_48);\012    bool _50 = _PFeeder_s0_buf == _49;\012    if (_50)\012    {\012     float32 _52 = _PFeeder_value_shreg;\012     uint _54 = _PFeeder_time_stamp_shreg;\012     uint _55 = (uint)(ADD_UINT64_T_SUFFIX(9216));\012     uint _56 = _54 / _55;\012     uint _57 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _58 = _56 & _57;\012     bool _59 = (bool)(_58);\012     uint _61 = _54 % _55;\012     uint _62 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012     uint _63 = _61 - _62;\012     int _64 = (int)(_63);\012     int _65 = _64 / 2688;\012     int _67 = _64 / 896;\012     int _68 = _67 % 3;\012     int _70 = _64 / 224;\012     int _71 = _70 & 3;\012     int _73 = _64 / 56;\012     int _74 = _73 & 3;\012     int _76 = _64 / 14;\012     int _77 = _76 & 3;\012     _PFeeder_DB_0_ibuffer[_59][_65][_68][_71][_74][_77][_PFeeder_s0_buf] = _52;\012    } // if _50\012   } // if _40\012   uint _79 = _PFeeder_time_stamp_shreg;\012   uint _80 = (uint)(ADD_UINT64_T_SUFFIX(9216));\012   uint _81 = _79 / _80;\012   int _82 = (int)(_81);\012   int _83 = _P_extent_1 / 900;\012   int _84 = _83 * 4;\012   bool _85 = _82 <= _84;\012   uint _86 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   bool _88 = _86 < _81;\012   bool _89 = _85 && _88;\012   if (_89)\012   {\012    uint _91 = _PFeeder_time_stamp_shreg;\012    uint _92 = (uint)(ADD_UINT64_T_SUFFIX(9216));\012    uint _93 = _91 / _92;\012    uint _94 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _95 = _93 & _94;\012    bool _96 = (bool)(_95);\012    bool _97 = !(_96);\012    uint _99 = _91 % _92;\012    int _100 = (int)(_99);\012    int _101 = _100 / 3072;\012    int _103 = _100 >> 10;\012    int _104 = _103 % 3;\012    int _106 = _100 >> 8;\012    int _107 = _106 & 3;\012    int _109 = _100 >> 4;\012    int _110 = _109 & 3;\012    int _112 = _100 & 3;\012    float32 _113 = _PFeeder_DB_0_ibuffer[_97][_101][_104][_107][_110][_112][_PFeeder_s0_buf];\012    _PFeeder_channel_array.s[_PFeeder_s0_buf] = _113;\012    (void)_PFeeder_s0_buf;\012   } // if _89\012  } // for _PFeeder_s0_buf\012  uint _115 = _PFeeder_time_stamp_shreg;\012  uint _116 = (uint)(ADD_UINT64_T_SUFFIX(9216));\012  uint _117 = _115 / _116;\012  int _118 = (int)(_117);\012  int _119 = _P_extent_1 / 900;\012  int _120 = _119 * 4;\012  bool _121 = _118 <= _120;\012  uint _122 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  bool _124 = _122 < _117;\012  bool _125 = _121 && _124;\012  if (_125)\012  {\012   write_channel_intel(_PFeeder_channel, _PFeeder_channel_array);\012   (void)_PFeeder_channel_array;\012  } // if _125\012  uint _126 = _PFeeder_cycle_temp;\012  uint _127 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _128 = _126 + _127;\012  _PFeeder_cycle_temp = _128;\012 } // for _PFeeder_s0_outermost_loop\012} // kernel kernel_PFeeder\012// Address spaces for kernel_WLoader\012#if 589824 <= MAX_CONSTANT_BUFFER_SIZE && 0 < MAX_CONSTANT_ARGS\012#define __address_space__W_serializer_mem_channel __constant\012#else\012#define __address_space__W_serializer_mem_channel __global\012#endif\012__kernel void kernel_WLoader(\012 const int _P_extent_1,\012 __address_space__W_serializer_mem_channel const float *restrict _W_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _129 = _P_extent_1 / 900;\012 for (int _WLoader_s0_n = 0; _WLoader_s0_n < 0 + _129; _WLoader_s0_n++)\012 {\012  for (int _WLoader_s0_mk_kx_ky_coo_my_cooo = 0; _WLoader_s0_mk_kx_ky_coo_my_cooo < 0 + 4608; _WLoader_s0_mk_kx_ky_coo_my_cooo++)\012  {\012   int _130 = _addr_temp;\012   int _131 = _130 % 4608;\012   int _132 = _131 * 32;\012   float32 _133 = *((__address_space__W_serializer_mem_channel float32*)(_W_serializer_mem_channel + _132));\012   write_channel_intel(_WLoader_channel, _133);\012   (void)_133;\012   int _134 = _130 + 1;\012   _addr_temp = _134;\012  } // for _WLoader_s0_mk_kx_ky_coo_my_cooo\012 } // for _WLoader_s0_n\012} // kernel kernel_WLoader\012#undef __address_space__W_serializer_mem_channel\012// Address spaces for kernel_WFeeder\012__kernel void kernel_WFeeder(\012 const int _P_extent_1)\012{\012 _WFeeder_channel_array_t _WFeeder_channel_array;\012 float32 _WFeeder_value_shreg;\012 uint _WFeeder_time_stamp_shreg;\012 float32 _WFeeder_in_v_temp;\012 uint _WFeeder_cycle_temp;\012 float32 __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _WFeeder_DB_0_ibuffer[2][3][3][4][4][8];\012 #pragma unroll\012 for (int _WFeeder_s0_yyy_xxx_init = 0; _WFeeder_s0_yyy_xxx_init < 0 + 14; _WFeeder_s0_yyy_xxx_init++)\012 {\012  bool _135 = _WFeeder_s0_yyy_xxx_init == 0;\012  if (_135)\012  {\012   uint _136 = (uint)(ADD_UINT64_T_SUFFIX(8064));\012   _WFeeder_cycle_temp = _136;\012  } // if _135\012 } // for _WFeeder_s0_yyy_xxx_init\012 int _137 = _P_extent_1 / 900;\012 int _138 = _137 * 36864;\012 int _139 = _138 + 9216;\012 for (int _WFeeder_s0_outermost_loop = 0; _WFeeder_s0_outermost_loop < 0 + _139; _WFeeder_s0_outermost_loop++)\012 {\012  uint _140 = (uint)(ADD_UINT64_T_SUFFIX(8064));\012  uint _141 = _WFeeder_cycle_temp;\012  uint _142 = (uint)(ADD_UINT64_T_SUFFIX(9216));\012  uint _143 = _141 % _142;\012  bool _144 = _140 <= _143;\012  uint _145 = _141 / _142;\012  int _146 = (int)(_145);\012  int _147 = _P_extent_1 / 900;\012  int _148 = _147 * 4;\012  bool _149 = _146 < _148;\012  bool _150 = _144 && _149;\012  if (_150)\012  {\012   float32 __151 = read_channel_intel(_WLoader_channel);\012   _WFeeder_in_v_temp = __151;\012  } // if _150\012  #pragma unroll\012  for (int _WFeeder_s0_buf = 0; _WFeeder_s0_buf < 0 + 8; _WFeeder_s0_buf++)\012  {\012   bool _152 = _WFeeder_s0_buf == 0;\012   if (_152)\012   {\012    float32 _153 = _WFeeder_in_v_temp;\012    _WFeeder_value_shreg = _153;\012    (void)_153;\012    uint _154 = _WFeeder_cycle_temp;\012    _WFeeder_time_stamp_shreg = _154;\012    (void)_154;\012   } // if _152\012   else\012   {\012    float32 _156 = _WFeeder_value_shreg;\012    _WFeeder_value_shreg = _156;\012    (void)_156;\012    uint _158 = _WFeeder_time_stamp_shreg;\012    _WFeeder_time_stamp_shreg = _158;\012    (void)_158;\012   } // if _152 else\012   float32 _160 = _WFeeder_value_shreg;\012   float32 _161 = __fpga_reg(__fpga_reg(_160));\012   _WFeeder_value_shreg = _161;\012   (void)_161;\012   uint _163 = _WFeeder_time_stamp_shreg;\012   uint _164 = __fpga_reg(__fpga_reg(_163));\012   _WFeeder_time_stamp_shreg = _164;\012   (void)_164;\012   uint _165 = (uint)(ADD_UINT64_T_SUFFIX(8064));\012   uint _167 = _WFeeder_time_stamp_shreg;\012   uint _168 = (uint)(ADD_UINT64_T_SUFFIX(9216));\012   uint _169 = _167 % _168;\012   bool _170 = _165 <= _169;\012   if (_170)\012   {\012    uint _172 = _WFeeder_time_stamp_shreg;\012    uint _173 = (uint)(ADD_UINT64_T_SUFFIX(9216));\012    uint _174 = _172 % _173;\012    uint _175 = (uint)(ADD_UINT64_T_SUFFIX(8064));\012    uint _176 = _174 - _175;\012    uint _177 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _178 = _176 & _177;\012    int _179 = (int)(_178);\012    bool _180 = _WFeeder_s0_buf == _179;\012    if (_180)\012    {\012     float32 _182 = _WFeeder_value_shreg;\012     uint _184 = _WFeeder_time_stamp_shreg;\012     uint _185 = (uint)(ADD_UINT64_T_SUFFIX(9216));\012     uint _186 = _184 / _185;\012     uint _187 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _188 = _186 & _187;\012     bool _189 = (bool)(_188);\012     uint _191 = _184 % _185;\012     uint _192 = (uint)(ADD_UINT64_T_SUFFIX(8064));\012     uint _193 = _191 - _192;\012     int _194 = (int)(_193);\012     int _195 = _194 / 384;\012     int _197 = _194 >> 7;\012     int _198 = _197 % 3;\012     int _200 = _194 >> 5;\012     int _201 = _200 & 3;\012     int _203 = _194 >> 3;\012     int _204 = _203 & 3;\012     _WFeeder_DB_0_ibuffer[_189][_195][_198][_201][_204][_WFeeder_s0_buf] = _182;\012    } // if _180\012   } // if _170\012   uint _206 = _WFeeder_time_stamp_shreg;\012   uint _207 = (uint)(ADD_UINT64_T_SUFFIX(9216));\012   uint _208 = _206 / _207;\012   int _209 = (int)(_208);\012   int _210 = _P_extent_1 / 900;\012   int _211 = _210 * 4;\012   bool _212 = _209 <= _211;\012   uint _213 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   bool _215 = _213 < _208;\012   bool _216 = _212 && _215;\012   if (_216)\012   {\012    uint _218 = _WFeeder_time_stamp_shreg;\012    uint _219 = (uint)(ADD_UINT64_T_SUFFIX(9216));\012    uint _220 = _218 / _219;\012    uint _221 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _222 = _220 & _221;\012    bool _223 = (bool)(_222);\012    bool _224 = !(_223);\012    uint _226 = _218 % _219;\012    int _227 = (int)(_226);\012    int _228 = _227 / 3072;\012    int _230 = _227 >> 10;\012    int _231 = _230 % 3;\012    int _233 = _227 >> 6;\012    int _234 = _233 & 3;\012    int _236 = _227 >> 2;\012    int _237 = _236 & 3;\012    float32 _238 = _WFeeder_DB_0_ibuffer[_224][_228][_231][_234][_237][_WFeeder_s0_buf];\012    _WFeeder_channel_array.s[_WFeeder_s0_buf] = _238;\012    (void)_WFeeder_s0_buf;\012   } // if _216\012  } // for _WFeeder_s0_buf\012  uint _240 = _WFeeder_time_stamp_shreg;\012  uint _241 = (uint)(ADD_UINT64_T_SUFFIX(9216));\012  uint _242 = _240 / _241;\012  int _243 = (int)(_242);\012  int _244 = _P_extent_1 / 900;\012  int _245 = _244 * 4;\012  bool _246 = _243 <= _245;\012  uint _247 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  bool _249 = _247 < _242;\012  bool _250 = _246 && _249;\012  if (_250)\012  {\012   write_channel_intel(_WFeeder_channel, _WFeeder_channel_array);\012   (void)_WFeeder_channel_array;\012  } // if _250\012  uint _251 = _WFeeder_cycle_temp;\012  uint _252 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _253 = _251 + _252;\012  _WFeeder_cycle_temp = _253;\012 } // for _WFeeder_s0_outermost_loop\012} // kernel kernel_WFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _P_extent_1)\012{\012 _WFeeder_channel_array_t _WFeeder_channel_array;\012 _PFeeder_channel_array_t _PFeeder_channel_array;\012 // produce C\012 float _C_shreg[1024][8][14];\012 float _C_pipe_shreg[8][13313];\012 // produce B\012 float32 _B_shreg[8];\012 float _C_temp[8][14];\012 // produce A\012 float32 _A_shreg[14];\012 float _C_shreg_temp;\012 int _C_pipe_iter_temp;\012 int _C_pipe_base_temp;\012 _C_pipe_iter_temp = 14336;\012 _C_pipe_base_temp = 0;\012 int _254 = _P_extent_1 / 900;\012 int _255 = _254 + 1;\012 for (int _A_s0_n = 0; _A_s0_n < 0 + _255; _A_s0_n++)\012 {\012  for (int _A_s0_mk_kx_ky_nn_coo_mx_my_y_x = 0; _A_s0_mk_kx_ky_nn_coo_mx_my_y_x < 0 + 36864; _A_s0_mk_kx_ky_nn_coo_mx_my_y_x++)\012  {\012   #pragma unroll\012   for (int _dummy__1_s0_yyy_xxx = 0; _dummy__1_s0_yyy_xxx < 0 + 14; _dummy__1_s0_yyy_xxx++)\012   {\012    #pragma unroll\012    for (int _dummy_s0_cooo = 0; _dummy_s0_cooo < 0 + 8; _dummy_s0_cooo++)\012    {\012     float _257 = _C_shreg[1023][_dummy_s0_cooo][_dummy__1_s0_yyy_xxx];\012     _C_temp[_dummy_s0_cooo][_dummy__1_s0_yyy_xxx] = _257;\012     #pragma unroll\012     for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 1023; _dummy__2_s0_l1++)\012     {\012      int _258 = 1023 - _dummy__2_s0_l1;\012      int _259 = 1022 - _dummy__2_s0_l1;\012      float _261 = _C_shreg[_259][_dummy_s0_cooo][_dummy__1_s0_yyy_xxx];\012      _C_shreg[_258][_dummy_s0_cooo][_dummy__1_s0_yyy_xxx] = _261;\012      (void)_261;\012     } // for _dummy__2_s0_l1\012     float _262 = _C_temp[_dummy_s0_cooo][_dummy__1_s0_yyy_xxx];\012     _C_shreg[0][_dummy_s0_cooo][_dummy__1_s0_yyy_xxx] = _262;\012     (void)_262;\012    } // for _dummy_s0_cooo\012   } // for _dummy__1_s0_yyy_xxx\012   int _263 = _P_extent_1 / 900;\012   bool _264 = _A_s0_n < _263;\012   if (_264)\012   {\012    _WFeeder_channel_array_t __265 = read_channel_intel(_WFeeder_channel);\012    _WFeeder_channel_array = __265;\012    (void)__265;\012    _PFeeder_channel_array_t __266 = read_channel_intel(_PFeeder_channel);\012    _PFeeder_channel_array = __266;\012    (void)__266;\012   } // if _264\012   #pragma unroll\012   for (int _A_s0_yyy_xxx = 0; _A_s0_yyy_xxx < 0 + 14; _A_s0_yyy_xxx++)\012   {\012    #pragma unroll\012    for (int _A_s0_cooo = 0; _A_s0_cooo < 0 + 8; _A_s0_cooo++)\012    {\012     float32 _267;\012     bool _268 = _A_s0_cooo == 0;\012     if (_268)\012     {\012      float32 __269 = _PFeeder_channel_array.s[_A_s0_yyy_xxx];\012      _267 = __269;\012     } // if _268\012     else\012     {\012      float32 _271 = _A_shreg[_A_s0_yyy_xxx];\012      _267 = _271;\012     } // if _268 else\012     float32 _272 = _267;\012     _A_shreg[_A_s0_yyy_xxx] = _272;\012     (void)_272;\012     float32 _274 = _A_shreg[_A_s0_yyy_xxx];\012     float32 _275 = __fpga_reg(__fpga_reg(_274));\012     _A_shreg[_A_s0_yyy_xxx] = _275;\012     (void)_275;\012     float32 _276;\012     bool _277 = _A_s0_yyy_xxx == 0;\012     if (_277)\012     {\012      float32 __278 = _WFeeder_channel_array.s[_A_s0_cooo];\012      _276 = __278;\012     } // if _277\012     else\012     {\012      float32 _280 = _B_shreg[_A_s0_cooo];\012      _276 = _280;\012     } // if _277 else\012     float32 _281 = _276;\012     _B_shreg[_A_s0_cooo] = _281;\012     (void)_281;\012     float32 _283 = _B_shreg[_A_s0_cooo];\012     float32 _284 = __fpga_reg(__fpga_reg(_283));\012     _B_shreg[_A_s0_cooo] = _284;\012     (void)_284;\012     float _285;\012     int _286 = _A_s0_mk_kx_ky_nn_coo_mx_my_y_x % 9216;\012     int _287 = _286 / 3072;\012     bool _288 = _287 == 0;\012     int _289 = _A_s0_mk_kx_ky_nn_coo_mx_my_y_x % 3072;\012     int _290 = _289 >> 10;\012     bool _291 = _290 == 0;\012     bool _292 = _288 && _291;\012     int _293 = _A_s0_mk_kx_ky_nn_coo_mx_my_y_x / 9216;\012     bool _294 = _293 == 0;\012     bool _295 = _292 && _294;\012     if (_295)\012     {\012      float _296 = float_from_bits(0 /* 0 */);\012      _285 = _296;\012     } // if _295\012     else\012     {\012      float _298 = _C_shreg[0][_A_s0_cooo][_A_s0_yyy_xxx];\012      float _299 = __fpga_reg(_298);\012      _285 = _299;\012     } // if _295 else\012     float _300 = _285;\012     _C_shreg_temp = _300;\012     #pragma unroll\012     for (int _A_s0_cii = 0; _A_s0_cii < 0 + 32; _A_s0_cii++)\012     {\012      float _301 = _C_shreg_temp;\012      float _303 = _A_shreg[_A_s0_yyy_xxx].s[_A_s0_cii];\012      float _305 = _B_shreg[_A_s0_cooo].s[_A_s0_cii];\012      float _306 = _303 * _305;\012      float _307 = _301 + _306;\012      _C_shreg_temp = _307;\012      int _308 = _A_s0_cii & 3;\012      bool _309 = _308 == 3;\012      if (_309)\012      {\012       float _310 = _C_shreg_temp;\012       float _311 = __fpga_reg(_310);\012       _C_shreg_temp = _311;\012      } // if _309\012     } // for _A_s0_cii\012     float _312 = _C_shreg_temp;\012     _C_shreg[0][_A_s0_cooo][_A_s0_yyy_xxx] = _312;\012     (void)_312;\012     #pragma unroll\012     for (int _A_s0_cii = 0; _A_s0_cii < 0 + 32; _A_s0_cii++)\012     {\012      bool _313 = _A_s0_cii == 31;\012      int _314 = _A_s0_mk_kx_ky_nn_coo_mx_my_y_x / 9216;\012      bool _315 = _314 == 3;\012      bool _316 = _313 && _315;\012      int _317 = _A_s0_mk_kx_ky_nn_coo_mx_my_y_x % 3072;\012      int _318 = _317 >> 10;\012      bool _319 = _318 == 2;\012      bool _320 = _316 && _319;\012      int _321 = _A_s0_mk_kx_ky_nn_coo_mx_my_y_x % 9216;\012      int _322 = _321 / 3072;\012      bool _323 = _322 == 2;\012      bool _324 = _320 && _323;\012      if (_324)\012      {\012       int _325 = _A_s0_yyy_xxx * 1024;\012       float _327 = _C_shreg[0][_A_s0_cooo][_A_s0_yyy_xxx];\012       _C_pipe_shreg[_A_s0_cooo][_325] = _327;\012       (void)_327;\012      } // if _324\012     } // for _A_s0_cii\012    } // for _A_s0_cooo\012   } // for _A_s0_yyy_xxx\012   int _328 = _A_s0_mk_kx_ky_nn_coo_mx_my_y_x & 3;\012   bool _329 = _328 == 0;\012   int _330 = _A_s0_mk_kx_ky_nn_coo_mx_my_y_x & 15;\012   int _331 = _330 >> 2;\012   bool _332 = _331 == 0;\012   bool _333 = _329 && _332;\012   int _334 = _A_s0_mk_kx_ky_nn_coo_mx_my_y_x & 63;\012   int _335 = _334 >> 4;\012   bool _336 = _335 == 0;\012   bool _337 = _333 && _336;\012   int _338 = _A_s0_mk_kx_ky_nn_coo_mx_my_y_x & 255;\012   int _339 = _338 >> 6;\012   bool _340 = _339 == 0;\012   bool _341 = _337 && _340;\012   int _342 = _A_s0_mk_kx_ky_nn_coo_mx_my_y_x & 1023;\012   int _343 = _342 >> 8;\012   bool _344 = _343 == 0;\012   bool _345 = _341 && _344;\012   int _346 = _A_s0_mk_kx_ky_nn_coo_mx_my_y_x % 9216;\012   int _347 = _346 / 3072;\012   bool _348 = _347 == 2;\012   bool _349 = _345 && _348;\012   int _350 = _A_s0_mk_kx_ky_nn_coo_mx_my_y_x % 3072;\012   int _351 = _350 >> 10;\012   bool _352 = _351 == 2;\012   bool _353 = _349 && _352;\012   int _354 = _A_s0_mk_kx_ky_nn_coo_mx_my_y_x / 9216;\012   bool _355 = _354 == 3;\012   bool _356 = _353 && _355;\012   int _357 = _P_extent_1 / 900;\012   bool _358 = _A_s0_n < _357;\012   bool _359 = _356 && _358;\012   if (_359)\012   {\012    int _360 = _C_pipe_iter_temp;\012    _C_pipe_base_temp = _360;\012   } // if _359\012   float8 _Out_channel_temp;\012   #pragma unroll\012   for (int _C_pipe_b__510 = 0; _C_pipe_b__510 < 0 + 8; _C_pipe_b__510++)\012   {\012    float _362 = _C_pipe_shreg[_C_pipe_b__510][0];\012    _Out_channel_temp[_C_pipe_b__510] = _362;\012    #pragma unroll\012    for (int _C_pipe_b__510_dummy = 0; _C_pipe_b__510_dummy < 0 + 8; _C_pipe_b__510_dummy++)\012    {\012     float _363 = _Out_channel_temp[_C_pipe_b__510_dummy];\012     float _364 = __fpga_reg(__fpga_reg(_363));\012     _Out_channel_temp[_C_pipe_b__510_dummy] = _364;\012    } // for _C_pipe_b__510_dummy\012   } // for _C_pipe_b__510\012   int _365 = _C_pipe_iter_temp;\012   int _366 = _C_pipe_base_temp;\012   int _367 = _366 + 14336;\012   bool _368 = _365 < _367;\012   if (_368)\012   {\012    float8 _369 = _Out_channel_temp;\012    write_channel_intel(_Out_channel, _369);\012    (void)_369;\012   } // if _368\012   #pragma unroll\012   for (int _C_pipe_b__511 = 0; _C_pipe_b__511 < 0 + 8; _C_pipe_b__511++)\012   {\012    #pragma unroll\012    for (int _C_pipe_p__255 = 0; _C_pipe_p__255 < 0 + 13; _C_pipe_p__255++)\012    {\012     #pragma unroll\012     for (int _C_pipe_l__255 = 0; _C_pipe_l__255 < 0 + 1023; _C_pipe_l__255++)\012     {\012      int _370 = _C_pipe_p__255 * 1024;\012      int _371 = _370 + _C_pipe_l__255;\012      int _372 = _371 + 1;\012      float _374 = _C_pipe_shreg[_C_pipe_b__511][_372];\012      _C_pipe_shreg[_C_pipe_b__511][_371] = _374;\012      (void)_374;\012     } // for _C_pipe_l__255\012     int _375 = _C_pipe_p__255 * 1024;\012     int _376 = _375 + 1023;\012     int _377 = _375 + 1024;\012     float _379 = _C_pipe_shreg[_C_pipe_b__511][_377];\012     float _380 = __fpga_reg(__fpga_reg(_379));\012     _C_pipe_shreg[_C_pipe_b__511][_376] = _380;\012     (void)_380;\012    } // for _C_pipe_p__255\012   } // for _C_pipe_b__511\012   int _381 = _C_pipe_iter_temp;\012   int _382 = _381 + 1;\012   _C_pipe_iter_temp = _382;\012  } // for _A_s0_mk_kx_ky_nn_coo_mx_my_y_x\012 } // for _A_s0_n\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _P_extent_1,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _383 = _P_extent_1 / 900;\012 for (int _unloader_s0_n = 0; _unloader_s0_n < 0 + _383; _unloader_s0_n++)\012 {\012  for (int _unloader_s0_yyy_xxx_nn_coo_mx_my_y_x = 0; _unloader_s0_yyy_xxx_nn_coo_mx_my_y_x < 0 + 14336; _unloader_s0_yyy_xxx_nn_coo_mx_my_y_x++)\012  {\012   float8 __384 = read_channel_intel(_Out_channel);\012   int _385 = _addr_temp;\012   int _386 = _385 * 8;\012   vstore8(__384, 0, (__address_space__unloader_mem_channel float*)_unloader_mem_channel + _386);\012   int _387 = _addr_temp;\012   int _388 = _387 + 1;\012   _addr_temp = _388;\012  } // for _unloader_s0_yyy_xxx_nn_coo_mx_my_y_x\012 } // for _unloader_s0_n\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
