###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Tue Mar 22 18:36:17 2022
#  Design:            top
#  Command:           opt_design -post_cts
###############################################################
Path 1: MET (1.447 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/RC_CG_HIER_INST4/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.647 (P)          0.737 (P)
          Arrival:=          9.147              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.147
     Launch Clock:-          4.987
        Data Path:-          2.713
            Slack:=          1.447
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000       -    4.250  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            39  0.135   0.504       -    4.754  
  CLK_I                                -      -       -     (net)          39      -       -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    R     INX2            1  0.328   0.117       -    4.871  
  CLK_I__L1_N0                         -      -       -     (net)           1      -       -       -        -  
  CLK_I__L2_I0/Q                       -      A->Q    F     INX6           19  0.124   0.116       -    4.987  
  CLK_I__L2_N0                         -      -       -     (net)          19      -       -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.146   0.191   2.522    7.700  
  top_INST/RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST4/g12/B      -      B       R     AND2X1          1  0.103   0.000       -    7.700  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.207   0.000      -    8.500  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            39  0.207   0.647      -    9.147  
  CLK_I                            -      -       -     (net)          39      -       -      -        -  
  top_INST/RC_CG_HIER_INST4/g12/A  -      A       R     AND2X1         39  0.324   0.113      -    9.147  
#-------------------------------------------------------------------------------------------------------
Path 2: MET (1.527 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/RC_CG_HIER_INST3/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.647 (P)          0.737 (P)
          Arrival:=          9.146              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.146
     Launch Clock:-          4.987
        Data Path:-          2.633
            Slack:=          1.527
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000       -    4.250  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            39  0.135   0.504       -    4.754  
  CLK_I                                -      -       -     (net)          39      -       -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    R     INX2            1  0.328   0.117       -    4.871  
  CLK_I__L1_N0                         -      -       -     (net)           1      -       -       -        -  
  CLK_I__L2_I0/Q                       -      A->Q    F     INX6           19  0.124   0.116       -    4.986  
  CLK_I__L2_N0                         -      -       -     (net)          19      -       -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.146   0.209   2.424    7.620  
  top_INST/RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST3/g12/B      -      B       R     AND2X1          1  0.128   0.000       -    7.620  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.207   0.000      -    8.500  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            39  0.207   0.647      -    9.146  
  CLK_I                            -      -       -     (net)          39      -       -      -        -  
  top_INST/RC_CG_HIER_INST3/g12/A  -      A       R     AND2X1         39  0.324   0.113      -    9.146  
#-------------------------------------------------------------------------------------------------------
Path 3: MET (3.752 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST5/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.640 (P)          0.737 (P)
          Arrival:=          9.140              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.140
     Launch Clock:-          4.987
        Data Path:-          0.402
            Slack:=          3.752
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                         -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                  -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                                  -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.146   0.402    5.388  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g13/B      -      B       F     AND2X4          1  0.186   0.002    5.388  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            39  0.207   0.640    9.140  
  CLK_I                                     -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g13/A  -      A       R     AND2X4         39  0.323   0.107    9.140  
#---------------------------------------------------------------------------------------------------------
Path 4: MET (3.780 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.649 (P)          0.737 (P)
          Arrival:=          9.149              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.149
     Launch Clock:-          4.987
        Data Path:-          0.383
            Slack:=          3.780
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                         -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                  -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                                  -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.146   0.383    5.370  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g13/B      -      B       F     AND2X4          1  0.165   0.001    5.370  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            39  0.207   0.649    9.149  
  CLK_I                                     -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g13/A  -      A       R     AND2X4         39  0.324   0.116    9.149  
#---------------------------------------------------------------------------------------------------------
Path 5: MET (3.789 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.648 (P)          0.733 (P)
          Arrival:=          9.148              4.983
 
Clock Gating Setup:-         0.000
    Required Time:=          9.148
     Launch Clock:-          4.983
        Data Path:-          0.375
            Slack:=          3.789
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.145   0.375    5.358  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B      -      B       F     AND2X4          1  0.156   0.001    5.358  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.648    9.148  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A  -      A       R     AND2X4         39  0.323   0.115    9.148  
#------------------------------------------------------------------------------------------------------------------
Path 6: MET (3.791 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.647 (P)          0.723 (P)
          Arrival:=          9.147              4.973
 
Clock Gating Setup:-         0.000
    Required Time:=          9.147
     Launch Clock:-          4.973
        Data Path:-          0.382
            Slack:=          3.791
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.103    4.973  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.128   0.382    5.355  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B      -      B       F     AND2X4          1  0.169   0.001    5.355  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.647    9.147  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A  -      A       R     AND2X4         39  0.323   0.113    9.147  
#------------------------------------------------------------------------------------------------------------------
Path 7: MET (3.792 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.647 (P)          0.724 (P)
          Arrival:=          9.147              4.974
 
Clock Gating Setup:-         0.000
    Required Time:=          9.147
     Launch Clock:-          4.974
        Data Path:-          0.382
            Slack:=          3.792
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.103    4.974  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.128   0.382    5.356  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B      -      B       F     AND2X4          1  0.169   0.001    5.356  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.647    9.147  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A  -      A       R     AND2X4         39  0.323   0.114    9.147  
#------------------------------------------------------------------------------------------------------------------
Path 8: MET (3.793 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.647 (P)          0.722 (P)
          Arrival:=          9.147              4.972
 
Clock Gating Setup:-         0.000
    Required Time:=          9.147
     Launch Clock:-          4.972
        Data Path:-          0.382
            Slack:=          3.793
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.101    4.972  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.128   0.382    5.355  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B      -      B       F     AND2X4          1  0.169   0.001    5.355  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.647    9.147  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A  -      A       R     AND2X4         39  0.323   0.114    9.147  
#------------------------------------------------------------------------------------------------------------------
Path 9: MET (3.794 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.661 (P)          0.733 (P)
          Arrival:=          9.161              4.983
 
Clock Gating Setup:-         0.000
    Required Time:=          9.161
     Launch Clock:-          4.983
        Data Path:-          0.385
            Slack:=          3.794
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.145   0.385    5.368  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B      -      B       F     AND2X4          1  0.168   0.001    5.368  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.661    9.161  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A  -      A       R     AND2X4         39  0.325   0.128    9.161  
#------------------------------------------------------------------------------------------------------------------
Path 10: MET (3.794 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.648 (P)          0.722 (P)
          Arrival:=          9.148              4.972
 
Clock Gating Setup:-         0.000
    Required Time:=          9.148
     Launch Clock:-          4.972
        Data Path:-          0.382
            Slack:=          3.794
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.101    4.972  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.128   0.382    5.354  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B      -      B       F     AND2X4          1  0.169   0.001    5.354  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.648    9.148  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A  -      A       R     AND2X4         39  0.323   0.114    9.148  
#------------------------------------------------------------------------------------------------------------------
Path 11: MET (3.795 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.648 (P)          0.723 (P)
          Arrival:=          9.148              4.973
 
Clock Gating Setup:-         0.000
    Required Time:=          9.148
     Launch Clock:-          4.973
        Data Path:-          0.380
            Slack:=          3.795
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.102    4.973  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.128   0.380    5.353  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B      -      B       F     AND2X4          1  0.167   0.001    5.353  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.648    9.148  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A  -      A       R     AND2X4         39  0.323   0.115    9.148  
#------------------------------------------------------------------------------------------------------------------
Path 12: MET (3.797 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.648 (P)          0.723 (P)
          Arrival:=          9.148              4.973
 
Clock Gating Setup:-         0.000
    Required Time:=          9.148
     Launch Clock:-          4.973
        Data Path:-          0.378
            Slack:=          3.797
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.102    4.973  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.128   0.378    5.351  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B      -      B       F     AND2X4          1  0.165   0.001    5.351  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.648    9.148  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A  -      A       R     AND2X4         39  0.323   0.115    9.148  
#------------------------------------------------------------------------------------------------------------------
Path 13: MET (3.797 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.647 (P)          0.724 (P)
          Arrival:=          9.147              4.974
 
Clock Gating Setup:-         0.000
    Required Time:=          9.147
     Launch Clock:-          4.974
        Data Path:-          0.376
            Slack:=          3.797
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.103    4.974  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.128   0.376    5.350  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B      -      B       F     AND2X4          1  0.162   0.001    5.350  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.647    9.147  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A  -      A       R     AND2X4         39  0.323   0.114    9.147  
#------------------------------------------------------------------------------------------------------------------
Path 14: MET (3.799 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.664 (P)          0.733 (P)
          Arrival:=          9.164              4.983
 
Clock Gating Setup:-         0.000
    Required Time:=          9.164
     Launch Clock:-          4.983
        Data Path:-          0.382
            Slack:=          3.799
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.145   0.382    5.365  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B      -      B       F     AND2X4          1  0.165   0.001    5.365  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A  -      A       R     AND2X4         39  0.325   0.131    9.164  
#------------------------------------------------------------------------------------------------------------------
Path 15: MET (3.801 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.663 (P)          0.733 (P)
          Arrival:=          9.163              4.983
 
Clock Gating Setup:-         0.000
    Required Time:=          9.163
     Launch Clock:-          4.983
        Data Path:-          0.380
            Slack:=          3.801
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.145   0.380    5.362  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B      -      B       F     AND2X4          1  0.162   0.001    5.362  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.663    9.163  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A  -      A       R     AND2X4         39  0.325   0.130    9.163  
#------------------------------------------------------------------------------------------------------------------
Path 16: MET (3.801 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.647 (P)          0.724 (P)
          Arrival:=          9.147              4.974
 
Clock Gating Setup:-         0.000
    Required Time:=          9.147
     Launch Clock:-          4.974
        Data Path:-          0.372
            Slack:=          3.801
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.103    4.974  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.128   0.372    5.346  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B      -      B       F     AND2X4          1  0.158   0.001    5.346  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.647    9.147  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A  -      A       R     AND2X4         39  0.323   0.114    9.147  
#------------------------------------------------------------------------------------------------------------------
Path 17: MET (3.802 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.648 (P)          0.723 (P)
          Arrival:=          9.148              4.973
 
Clock Gating Setup:-         0.000
    Required Time:=          9.148
     Launch Clock:-          4.973
        Data Path:-          0.373
            Slack:=          3.802
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.102    4.973  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.128   0.373    5.346  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B      -      B       F     AND2X4          1  0.158   0.001    5.346  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.648    9.148  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A  -      A       R     AND2X4         39  0.323   0.115    9.148  
#------------------------------------------------------------------------------------------------------------------
Path 18: MET (3.803 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.663 (P)          0.721 (P)
          Arrival:=          9.163              4.971
 
Clock Gating Setup:-         0.000
    Required Time:=          9.163
     Launch Clock:-          4.971
        Data Path:-          0.389
            Slack:=          3.803
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.100    4.971  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.127   0.389    5.360  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B      -      B       F     AND2X4          1  0.177   0.001    5.360  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.663    9.163  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A  -      A       R     AND2X4         39  0.325   0.130    9.163  
#------------------------------------------------------------------------------------------------------------------
Path 19: MET (3.806 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.664 (P)          0.733 (P)
          Arrival:=          9.164              4.983
 
Clock Gating Setup:-         0.000
    Required Time:=          9.164
     Launch Clock:-          4.983
        Data Path:-          0.375
            Slack:=          3.806
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.145   0.375    5.357  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B      -      B       F     AND2X4          1  0.156   0.001    5.357  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A  -      A       R     AND2X4         39  0.325   0.131    9.164  
#------------------------------------------------------------------------------------------------------------------
Path 20: MET (3.807 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.664 (P)          0.721 (P)
          Arrival:=          9.164              4.971
 
Clock Gating Setup:-         0.000
    Required Time:=          9.164
     Launch Clock:-          4.971
        Data Path:-          0.387
            Slack:=          3.807
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.100    4.971  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.127   0.387    5.357  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B      -      B       F     AND2X4          1  0.174   0.002    5.357  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A  -      A       R     AND2X4         39  0.325   0.131    9.164  
#------------------------------------------------------------------------------------------------------------------
Path 21: MET (3.807 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.663 (P)          0.733 (P)
          Arrival:=          9.163              4.983
 
Clock Gating Setup:-         0.000
    Required Time:=          9.163
     Launch Clock:-          4.983
        Data Path:-          0.373
            Slack:=          3.807
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.145   0.373    5.356  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B      -      B       F     AND2X4          1  0.154   0.001    5.356  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.663    9.163  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A  -      A       R     AND2X4         39  0.325   0.129    9.163  
#------------------------------------------------------------------------------------------------------------------
Path 22: MET (3.807 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST1/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.647 (P)          0.737 (P)
          Arrival:=          9.147              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.147
     Launch Clock:-          4.987
        Data Path:-          0.353
            Slack:=          3.807
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                         -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                       -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                         -      -       -     (net)          19      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.146   0.353    5.339  
  top_INST/RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/B      -      B       F     AND2X4          1  0.132   0.001    5.339  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            39  0.207   0.647    9.147  
  CLK_I                            -      -       -     (net)          39      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/A  -      A       R     AND2X4         39  0.324   0.113    9.147  
#------------------------------------------------------------------------------------------------
Path 23: MET (3.807 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.645 (P)          0.737 (P)
          Arrival:=          9.144              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.144
     Launch Clock:-          4.987
        Data Path:-          0.350
            Slack:=          3.807
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                         -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                  -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                                  -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.146   0.350    5.337  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g13/B      -      B       F     AND2X4          1  0.130   0.001    5.337  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            39  0.207   0.645    9.144  
  CLK_I                                     -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g13/A  -      A       R     AND2X4         39  0.324   0.111    9.144  
#---------------------------------------------------------------------------------------------------------
Path 24: MET (3.808 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.664 (P)          0.733 (P)
          Arrival:=          9.164              4.983
 
Clock Gating Setup:-         0.000
    Required Time:=          9.164
     Launch Clock:-          4.983
        Data Path:-          0.373
            Slack:=          3.808
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.145   0.373    5.355  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B      -      B       F     AND2X4          1  0.154   0.001    5.355  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A  -      A       R     AND2X4         39  0.325   0.131    9.164  
#------------------------------------------------------------------------------------------------------------------
Path 25: MET (3.809 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.647 (P)          0.724 (P)
          Arrival:=          9.147              4.974
 
Clock Gating Setup:-         0.000
    Required Time:=          9.147
     Launch Clock:-          4.974
        Data Path:-          0.364
            Slack:=          3.809
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.103    4.974  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.128   0.364    5.338  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B      -      B       F     AND2X4          1  0.149   0.001    5.338  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.647    9.147  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A  -      A       R     AND2X4         39  0.323   0.114    9.147  
#------------------------------------------------------------------------------------------------------------------
Path 26: MET (3.809 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.648 (P)          0.724 (P)
          Arrival:=          9.148              4.974
 
Clock Gating Setup:-         0.000
    Required Time:=          9.148
     Launch Clock:-          4.974
        Data Path:-          0.365
            Slack:=          3.809
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.103    4.974  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.128   0.365    5.339  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B      -      B       F     AND2X4          1  0.150   0.001    5.339  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.648    9.148  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A  -      A       R     AND2X4         39  0.323   0.114    9.148  
#------------------------------------------------------------------------------------------------------------------
Path 27: MET (3.812 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.647 (P)          0.724 (P)
          Arrival:=          9.147              4.974
 
Clock Gating Setup:-         0.000
    Required Time:=          9.147
     Launch Clock:-          4.974
        Data Path:-          0.361
            Slack:=          3.812
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.103    4.974  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.128   0.361    5.335  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B      -      B       F     AND2X4          1  0.145   0.001    5.335  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.647    9.147  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A  -      A       R     AND2X4         39  0.323   0.114    9.147  
#------------------------------------------------------------------------------------------------------------------
Path 28: MET (3.814 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.661 (P)          0.721 (P)
          Arrival:=          9.161              4.971
 
Clock Gating Setup:-         0.000
    Required Time:=          9.161
     Launch Clock:-          4.971
        Data Path:-          0.376
            Slack:=          3.814
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.100    4.971  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.127   0.376    5.347  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B      -      B       F     AND2X4          1  0.162   0.001    5.347  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.661    9.161  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A  -      A       R     AND2X4         39  0.325   0.128    9.161  
#------------------------------------------------------------------------------------------------------------------
Path 29: MET (3.817 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.664 (P)          0.733 (P)
          Arrival:=          9.164              4.983
 
Clock Gating Setup:-         0.000
    Required Time:=          9.164
     Launch Clock:-          4.983
        Data Path:-          0.364
            Slack:=          3.817
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.145   0.364    5.347  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B      -      B       F     AND2X4          1  0.144   0.001    5.347  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A  -      A       R     AND2X4         39  0.325   0.131    9.164  
#------------------------------------------------------------------------------------------------------------------
Path 30: MET (3.818 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.664 (P)          0.721 (P)
          Arrival:=          9.164              4.971
 
Clock Gating Setup:-         0.000
    Required Time:=          9.164
     Launch Clock:-          4.971
        Data Path:-          0.375
            Slack:=          3.818
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.100    4.971  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.127   0.375    5.346  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B      -      B       F     AND2X4          1  0.161   0.002    5.346  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A  -      A       R     AND2X4         39  0.325   0.131    9.164  
#------------------------------------------------------------------------------------------------------------------
Path 31: MET (3.819 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.645 (P)          0.737 (P)
          Arrival:=          9.145              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.145
     Launch Clock:-          4.987
        Data Path:-          0.339
            Slack:=          3.819
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                         -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                  -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                                  -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.146   0.339    5.326  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g13/B      -      B       F     AND2X4          1  0.118   0.001    5.326  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            39  0.207   0.645    9.145  
  CLK_I                                     -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g13/A  -      A       R     AND2X4         39  0.324   0.112    9.145  
#---------------------------------------------------------------------------------------------------------
Path 32: MET (3.820 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.648 (P)          0.724 (P)
          Arrival:=          9.148              4.974
 
Clock Gating Setup:-         0.000
    Required Time:=          9.148
     Launch Clock:-          4.974
        Data Path:-          0.354
            Slack:=          3.820
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.103    4.974  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.128   0.354    5.328  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B      -      B       F     AND2X4          1  0.139   0.001    5.328  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.648    9.148  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A  -      A       R     AND2X4         39  0.323   0.115    9.148  
#------------------------------------------------------------------------------------------------------------------
Path 33: MET (3.820 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST8/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.651 (P)          0.737 (P)
          Arrival:=          9.151              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.151
     Launch Clock:-          4.987
        Data Path:-          0.344
            Slack:=          3.820
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                         -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                  -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                                  -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.146   0.344    5.330  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g13/B      -      B       F     AND2X4          1  0.123   0.001    5.330  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            39  0.207   0.651    9.151  
  CLK_I                                     -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g13/A  -      A       R     AND2X4         39  0.325   0.117    9.151  
#---------------------------------------------------------------------------------------------------------
Path 34: MET (3.821 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.664 (P)          0.721 (P)
          Arrival:=          9.164              4.971
 
Clock Gating Setup:-         0.000
    Required Time:=          9.164
     Launch Clock:-          4.971
        Data Path:-          0.371
            Slack:=          3.821
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.100    4.971  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.127   0.371    5.342  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B      -      B       F     AND2X4          1  0.156   0.001    5.342  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A  -      A       R     AND2X4         39  0.325   0.130    9.164  
#------------------------------------------------------------------------------------------------------------------
Path 35: MET (3.830 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.664 (P)          0.721 (P)
          Arrival:=          9.164              4.971
 
Clock Gating Setup:-         0.000
    Required Time:=          9.164
     Launch Clock:-          4.971
        Data Path:-          0.362
            Slack:=          3.830
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.124   0.100    4.971  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.127   0.362    5.334  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B      -      B       F     AND2X4          1  0.147   0.001    5.334  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A  -      A       R     AND2X4         39  0.325   0.130    9.164  
#------------------------------------------------------------------------------------------------------------------
Path 36: MET (3.836 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST2/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.646 (P)          0.737 (P)
          Arrival:=          9.146              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.146
     Launch Clock:-          4.987
        Data Path:-          0.323
            Slack:=          3.836
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                         -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                       -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                         -      -       -     (net)          19      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.146   0.323    5.310  
  top_INST/RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/g12/B      -      B       F     AND2X2          1  0.101   0.001    5.310  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            39  0.207   0.646    9.146  
  CLK_I                            -      -       -     (net)          39      -       -        -  
  top_INST/RC_CG_HIER_INST2/g12/A  -      A       R     AND2X2         39  0.324   0.113    9.146  
#------------------------------------------------------------------------------------------------
Path 37: MET (3.845 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.654 (P)          0.737 (P)
          Arrival:=          9.154              4.987
 
Clock Gating Setup:-         0.000
    Required Time:=          9.154
     Launch Clock:-          4.987
        Data Path:-          0.323
            Slack:=          3.845
     Timing Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                          -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                   -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                 -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                                   -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.146   0.323    5.309  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g13/B      -      B       F     AND2X2          1  0.101   0.000    5.309  
#--------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  CLK                                        -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                    -      PAD->Y  R     ICP            39  0.207   0.654    9.154  
  CLK_I                                      -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g13/A  -      A       R     AND2X2         39  0.325   0.121    9.154  
#----------------------------------------------------------------------------------------------------------

