// Seed: 1278853212
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2 = 1;
  logic id_3;
  logic id_4;
  assign id_3 = id_3 - id_3;
  type_9(
      id_1, id_1[1]
  );
  always @(1, posedge 1) id_3 = 1;
  logic id_5;
endmodule
