--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2I
-n 3 -fastpaths -xml matrixMult.twx matrixMult.ncd -o matrixMult.twr
matrixMult.pcf

Design file:              matrixMult.ncd
Physical constraint file: matrixMult.pcf
Device,package,speed:     xa7a100t,csg324,I,-2I (PRELIMINARY 1.07 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rstN        |    0.123(R)|      FAST  |    2.271(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------------------+-----------------+------------+-----------------+------------+------------------+--------+
first_matrix_row_1_address<1> |         9.552(R)|      SLOW  |         3.686(R)|      FAST  |clk_BUFGP         |   0.000|
first_matrix_row_1_address<3> |        10.995(R)|      SLOW  |         4.431(R)|      FAST  |clk_BUFGP         |   0.000|
first_matrix_row_2_address<1> |         9.597(R)|      SLOW  |         3.704(R)|      FAST  |clk_BUFGP         |   0.000|
first_matrix_row_2_address<3> |        10.997(R)|      SLOW  |         4.438(R)|      FAST  |clk_BUFGP         |   0.000|
result_matrix_row_1_address<3>|         9.167(R)|      SLOW  |         3.537(R)|      FAST  |clk_BUFGP         |   0.000|
result_matrix_row_2_address<3>|         9.267(R)|      SLOW  |         3.581(R)|      FAST  |clk_BUFGP         |   0.000|
------------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.928|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Jul 11 23:02:20 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4949 MB



