{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553655371434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553655371434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 11:56:11 2019 " "Processing started: Wed Mar 27 11:56:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553655371434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553655371434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_sub -c full_sub " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_sub -c full_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553655371434 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553655371834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_Gate-Behavioral " "Found design unit 1: OR_Gate-Behavioral" {  } { { "OR_Gate.vhd" "" { Text "D:/VHDL/3_27_ex012_full_sub/OR_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553655372233 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_Gate " "Found entity 1: OR_Gate" {  } { { "OR_Gate.vhd" "" { Text "D:/VHDL/3_27_ex012_full_sub/OR_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553655372233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553655372233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_sub-Dataflow " "Found design unit 1: half_sub-Dataflow" {  } { { "half_sub.vhd" "" { Text "D:/VHDL/3_27_ex012_full_sub/half_sub.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553655372233 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_sub " "Found entity 1: half_sub" {  } { { "half_sub.vhd" "" { Text "D:/VHDL/3_27_ex012_full_sub/half_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553655372233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553655372233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_sub_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_sub_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub_bdf " "Found entity 1: full_sub_bdf" {  } { { "full_sub_bdf.bdf" "" { Schematic "D:/VHDL/3_27_ex012_full_sub/full_sub_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553655372233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553655372233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_sub-Structural " "Found design unit 1: full_sub-Structural" {  } { { "full_sub.vhd" "" { Text "D:/VHDL/3_27_ex012_full_sub/full_sub.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553655372233 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "full_sub.vhd" "" { Text "D:/VHDL/3_27_ex012_full_sub/full_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553655372233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553655372233 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "d full_sub.vhd(29) " "VHDL Interface Declaration error in full_sub.vhd(29): interface object \"d\" of mode out cannot be read. Change object mode to buffer." {  } { { "full_sub.vhd" "" { Text "D:/VHDL/3_27_ex012_full_sub/full_sub.vhd" 29 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1553655372249 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "bi in d out full_sub.vhd(29) " "VHDL error at full_sub.vhd(29): actual port \"d\" of mode \"out\" cannot be associated with formal port \"bi\" of mode \"in\"" {  } { { "full_sub.vhd" "" { Text "D:/VHDL/3_27_ex012_full_sub/full_sub.vhd" 29 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553655372249 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "d full_sub.vhd(29) " "VHDL error at full_sub.vhd(29): can't read value of interface object \"d\" of mode OUT" {  } { { "full_sub.vhd" "" { Text "D:/VHDL/3_27_ex012_full_sub/full_sub.vhd" 29 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Quartus II" 0 -1 1553655372249 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553655372358 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 27 11:56:12 2019 " "Processing ended: Wed Mar 27 11:56:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553655372358 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553655372358 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553655372358 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553655372358 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553655372968 ""}
