Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Wed Apr  1 11:55:01 2020
| Host              : alveo0 running 64-bit Ubuntu 18.04.3 LTS
| Command           : report_clock_utilization -file xilinx_u280_xdma_201920_3_bb_locked_clock_utilization_routed.rpt
| Design            : pfm_top_wrapper
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
| Design State      : Routed
----------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Device Cell Placement Summary for Global Clock g14
23. Device Cell Placement Summary for Global Clock g15
24. Device Cell Placement Summary for Global Clock g16
25. Device Cell Placement Summary for Global Clock g17
26. Device Cell Placement Summary for Global Clock g18
27. Device Cell Placement Summary for Global Clock g19
28. Device Cell Placement Summary for Global Clock g20
29. Device Cell Placement Summary for Global Clock g21
30. Device Cell Placement Summary for Global Clock g22
31. Device Cell Placement Summary for Global Clock g23
32. Device Cell Placement Summary for Global Clock g24
33. Device Cell Placement Summary for Global Clock g25
34. Device Cell Placement Summary for Global Clock g26
35. Device Cell Placement Summary for Global Clock g27
36. Device Cell Placement Summary for Global Clock g28
37. Device Cell Placement Summary for Global Clock g29
38. Device Cell Placement Summary for Global Clock g30
39. Device Cell Placement Summary for Global Clock g31
40. Device Cell Placement Summary for Global Clock g32
41. Device Cell Placement Summary for Global Clock g33
42. Device Cell Placement Summary for Global Clock g34
43. Device Cell Placement Summary for Global Clock g35
44. Device Cell Placement Summary for Global Clock g36
45. Device Cell Placement Summary for Global Clock g37
46. Device Cell Placement Summary for Global Clock g38
47. Device Cell Placement Summary for Global Clock g39
48. Device Cell Placement Summary for Global Clock g40
49. Device Cell Placement Summary for Global Clock g41
50. Device Cell Placement Summary for Global Clock g42
51. Clock Region Cell Placement per Global Clock: Region X0Y0
52. Clock Region Cell Placement per Global Clock: Region X1Y0
53. Clock Region Cell Placement per Global Clock: Region X2Y0
54. Clock Region Cell Placement per Global Clock: Region X3Y0
55. Clock Region Cell Placement per Global Clock: Region X4Y0
56. Clock Region Cell Placement per Global Clock: Region X5Y0
57. Clock Region Cell Placement per Global Clock: Region X6Y0
58. Clock Region Cell Placement per Global Clock: Region X7Y0
59. Clock Region Cell Placement per Global Clock: Region X0Y1
60. Clock Region Cell Placement per Global Clock: Region X1Y1
61. Clock Region Cell Placement per Global Clock: Region X2Y1
62. Clock Region Cell Placement per Global Clock: Region X3Y1
63. Clock Region Cell Placement per Global Clock: Region X4Y1
64. Clock Region Cell Placement per Global Clock: Region X5Y1
65. Clock Region Cell Placement per Global Clock: Region X6Y1
66. Clock Region Cell Placement per Global Clock: Region X7Y1
67. Clock Region Cell Placement per Global Clock: Region X0Y2
68. Clock Region Cell Placement per Global Clock: Region X1Y2
69. Clock Region Cell Placement per Global Clock: Region X2Y2
70. Clock Region Cell Placement per Global Clock: Region X3Y2
71. Clock Region Cell Placement per Global Clock: Region X4Y2
72. Clock Region Cell Placement per Global Clock: Region X5Y2
73. Clock Region Cell Placement per Global Clock: Region X6Y2
74. Clock Region Cell Placement per Global Clock: Region X7Y2
75. Clock Region Cell Placement per Global Clock: Region X0Y3
76. Clock Region Cell Placement per Global Clock: Region X1Y3
77. Clock Region Cell Placement per Global Clock: Region X2Y3
78. Clock Region Cell Placement per Global Clock: Region X3Y3
79. Clock Region Cell Placement per Global Clock: Region X4Y3
80. Clock Region Cell Placement per Global Clock: Region X5Y3
81. Clock Region Cell Placement per Global Clock: Region X6Y3
82. Clock Region Cell Placement per Global Clock: Region X7Y3
83. Clock Region Cell Placement per Global Clock: Region X0Y4
84. Clock Region Cell Placement per Global Clock: Region X1Y4
85. Clock Region Cell Placement per Global Clock: Region X2Y4
86. Clock Region Cell Placement per Global Clock: Region X3Y4
87. Clock Region Cell Placement per Global Clock: Region X4Y4
88. Clock Region Cell Placement per Global Clock: Region X5Y4
89. Clock Region Cell Placement per Global Clock: Region X6Y4
90. Clock Region Cell Placement per Global Clock: Region X7Y4
91. Clock Region Cell Placement per Global Clock: Region X0Y5
92. Clock Region Cell Placement per Global Clock: Region X1Y5
93. Clock Region Cell Placement per Global Clock: Region X2Y5
94. Clock Region Cell Placement per Global Clock: Region X3Y5
95. Clock Region Cell Placement per Global Clock: Region X4Y5
96. Clock Region Cell Placement per Global Clock: Region X5Y5
97. Clock Region Cell Placement per Global Clock: Region X6Y5
98. Clock Region Cell Placement per Global Clock: Region X7Y5
99. Clock Region Cell Placement per Global Clock: Region X0Y6
100. Clock Region Cell Placement per Global Clock: Region X1Y6
101. Clock Region Cell Placement per Global Clock: Region X2Y6
102. Clock Region Cell Placement per Global Clock: Region X3Y6
103. Clock Region Cell Placement per Global Clock: Region X4Y6
104. Clock Region Cell Placement per Global Clock: Region X5Y6
105. Clock Region Cell Placement per Global Clock: Region X6Y6
106. Clock Region Cell Placement per Global Clock: Region X7Y6
107. Clock Region Cell Placement per Global Clock: Region X0Y7
108. Clock Region Cell Placement per Global Clock: Region X1Y7
109. Clock Region Cell Placement per Global Clock: Region X2Y7
110. Clock Region Cell Placement per Global Clock: Region X3Y7
111. Clock Region Cell Placement per Global Clock: Region X4Y7
112. Clock Region Cell Placement per Global Clock: Region X5Y7
113. Clock Region Cell Placement per Global Clock: Region X6Y7
114. Clock Region Cell Placement per Global Clock: Region X7Y7
115. Clock Region Cell Placement per Global Clock: Region X0Y8
116. Clock Region Cell Placement per Global Clock: Region X1Y8
117. Clock Region Cell Placement per Global Clock: Region X2Y8
118. Clock Region Cell Placement per Global Clock: Region X3Y8
119. Clock Region Cell Placement per Global Clock: Region X4Y8
120. Clock Region Cell Placement per Global Clock: Region X5Y8
121. Clock Region Cell Placement per Global Clock: Region X6Y8
122. Clock Region Cell Placement per Global Clock: Region X7Y8
123. Clock Region Cell Placement per Global Clock: Region X0Y9
124. Clock Region Cell Placement per Global Clock: Region X1Y9
125. Clock Region Cell Placement per Global Clock: Region X2Y9
126. Clock Region Cell Placement per Global Clock: Region X3Y9
127. Clock Region Cell Placement per Global Clock: Region X4Y9
128. Clock Region Cell Placement per Global Clock: Region X5Y9
129. Clock Region Cell Placement per Global Clock: Region X6Y9
130. Clock Region Cell Placement per Global Clock: Region X7Y9
131. Clock Region Cell Placement per Global Clock: Region X0Y10
132. Clock Region Cell Placement per Global Clock: Region X1Y10
133. Clock Region Cell Placement per Global Clock: Region X2Y10
134. Clock Region Cell Placement per Global Clock: Region X3Y10
135. Clock Region Cell Placement per Global Clock: Region X4Y10
136. Clock Region Cell Placement per Global Clock: Region X5Y10
137. Clock Region Cell Placement per Global Clock: Region X6Y10
138. Clock Region Cell Placement per Global Clock: Region X7Y10
139. Clock Region Cell Placement per Global Clock: Region X0Y11
140. Clock Region Cell Placement per Global Clock: Region X1Y11
141. Clock Region Cell Placement per Global Clock: Region X2Y11
142. Clock Region Cell Placement per Global Clock: Region X3Y11
143. Clock Region Cell Placement per Global Clock: Region X4Y11
144. Clock Region Cell Placement per Global Clock: Region X5Y11
145. Clock Region Cell Placement per Global Clock: Region X6Y11
146. Clock Region Cell Placement per Global Clock: Region X7Y11

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   20 |       288 |  13 |            0 |     20 |
| BUFGCE_DIV |    0 |        48 |   0 |            0 |      0 |
| BUFGCTRL   |    1 |        96 |   1 |            0 |      1 |
| BUFG_GT    |   22 |       576 |  22 |            0 |     22 |
| MMCM       |    5 |        12 |   5 |            0 |      5 |
| PLL        |   10 |        24 |   4 |            0 |     10 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+-----------------+----------------+--------------+-----------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint      | Site           | Clock Region | Root      | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                       | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Type                   |
+-----------+-----------+-----------------+-----------------+----------------+--------------+-----------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
| g0        | src0      | BUFG_GT/O       | BUFG_GT_X1Y84*  | BUFG_GT_X1Y84  | X7Y3         | X7Y1(U)   | group_i0          |                30 |      106853 |               3 |        4.000 | microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  | RM active (30),RM reserved (66) |
| g1        | src0      | BUFG_GT/O       | BUFG_GT_X1Y86*  | BUFG_GT_X1Y86  | X7Y3         | X7Y1(U)   | group_i0          |                 7 |        8349 |               0 |        2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                  | RM active (7)                   |
| g2        | src0      | BUFG_GT/O       | BUFG_GT_X1Y92*  | BUFG_GT_X1Y92  | X7Y3         | X7Y1(U)   |                   |                 4 |        4182 |               0 |        4.000 | diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                                                                                         | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O                                                                                                                                                                                                                                                                                              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 | RM active (4)                   |
| g3        | src0      | BUFG_GT/O       | BUFG_GT_X1Y93*  | BUFG_GT_X1Y93  | X7Y3         | X7Y3      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g4        | src0      | BUFG_GT/O       | BUFG_GT_X1Y89*  | BUFG_GT_X1Y89  | X7Y3         | X7Y1(U)   |                   |                 1 |          13 |               0 |     1000.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   | RM active (1),Static (2)        |
| g5        | src0      | BUFG_GT/O       | BUFG_GT_X1Y78*  | BUFG_GT_X1Y78  | X7Y3         | X7Y1(U)   |                   |                 1 |           1 |               0 |        8.000 | mcap_clk                                                                                                                                                                                                                                                                                                                                                                                         | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  | RM active (1),Static (2)        |
| g6        | src1      | BUFGCE/O        | BUFGCE_X0Y194*  | BUFGCE_X0Y194  | X4Y8         | X3Y5      |                   |                39 |       86891 |               0 |        3.333 | clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                                 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                   | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                         | RM active (39),RM reserved (47) |
| g7        | src2      | BUFGCE/O        | PBlock          | BUFGCE_X0Y37   | X4Y1         | X4Y1      |                   |                11 |       28601 |               3 |        3.332 | mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/u_bufg_divClk/O                                                                                                                                                                                                                                                                                      | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk                                                                                                                                                                                                                                                                               | RM active (11)                  |
| g8        | src3      | BUFGCE/O        | PBlock          | BUFGCE_X0Y135  | X4Y5         | X4Y5      |                   |                11 |       28599 |               3 |        3.332 | mmcm_clkout0_1                                                                                                                                                                                                                                                                                                                                                                                   | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/u_bufg_divClk/O                                                                                                                                                                                                                                                                                      | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk                                                                                                                                                                                                                                                                               | RM active (11)                  |
| g9        | src4      | BUFGCE/O        | BUFGCE_X0Y80*   | BUFGCE_X0Y80   | X4Y3         | X3Y5      |                   |                43 |       26232 |               0 |       20.000 | clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                          | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                                | RM active (43),RM reserved (53) |
| g10       | src5      | BUFGCE/O        | BUFGCE_X0Y72*   | BUFGCE_X0Y72   | X4Y3         | X3Y5      |                   |                26 |       14123 |               0 |        2.222 | clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                       | RM active (26),RM reserved (60) |
| g11       | src6      | BUFG_GT/O       | BUFG_GT_X1Y47*  | BUFG_GT_X1Y47  | X7Y1         | X7Y1(U)   |                   |                 4 |        8332 |               0 |       10.000 | ref_clk                                                                                                                                                                                                                                                                                                                                                                                          | pfm_top_i/static_region/pcie/inst/bufg_gt_sysclk/O                                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                | RM active (4)                   |
| g12       | src7      | BUFGCE/O        | BUFGCE_X0Y265*  | BUFGCE_X0Y265  | X4Y11        | X3Y5      |                   |                10 |        6168 |               0 |       20.000 | clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                     | RM active (10),RM reserved (84) |
| g13       | src8      | BUFGCE/O        | BUFGCE_X0Y243*  | BUFGCE_X0Y243  | X4Y10        | X7Y10     |                   |                 3 |        2954 |               0 |        4.000 | clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                        | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                                                                                                                                                                                                                                                                                                              | RM active (3),Static (3)        |
| g14       | src2      | BUFGCE/O        | PBlock          | BUFGCE_X0Y38   | X4Y1         | X4Y1      |                   |                 3 |        1644 |               0 |        6.664 | mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/u_bufg_riuClk/O                                                                                                                                                                                                                                                                                      | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                            | RM active (3)                   |
| g15       | src3      | BUFGCE/O        | PBlock          | BUFGCE_X0Y140  | X4Y5         | X4Y5      |                   |                 4 |        1644 |               0 |        6.664 | mmcm_clkout6_1                                                                                                                                                                                                                                                                                                                                                                                   | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/u_bufg_riuClk/O                                                                                                                                                                                                                                                                                      | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                            | RM active (4)                   |
| g16       | src9      | BUFGCE/O        | BUFGCE_X0Y196*  | BUFGCE_X0Y196  | X4Y8         | X3Y5      |                   |                 6 |         660 |               1 |      160.000 | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                      | RM active (6),RM reserved (81)  |
| g17       | src10     | BUFGCTRL/O      | BUFGCTRL_X0Y30* | BUFGCTRL_X0Y30 | X4Y3         | X7Y2      |                   |                 3 |         620 |               0 |      160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O                                                                                                                                                                                                                                                                                                                          | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                    | RM active (3),Static (3)        |
| g18       | src11     | BUFGCE/O        | BUFGCE_X0Y79*   | BUFGCE_X0Y79   | X4Y3         | X5Y6      |                   |                 9 |         511 |               3 |       10.000 | clk_out1_pfm_top_clkwiz_pcie_0                                                                                                                                                                                                                                                                                                                                                                   | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                                                                                                                                                                                                                                                                   | RM active (9),Static (17)       |
| g19       | src12     | BUFGCE/O        | BUFGCE_X0Y198*  | BUFGCE_X0Y198  | X4Y8         | X7Y7      |                   |                 5 |         393 |               0 |      160.000 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                  | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                  | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                             | RM active (5),Static (5)        |
| g20       | src13     | BUFGCE/O        | BUFGCE_X0Y75*   | BUFGCE_X0Y75   | X4Y3         | X4Y3,X5Y2 |                   |                 3 |         292 |               0 |       50.000 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                              | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                         | RM active (3),Static (5)        |
| g21       | src14     | BUFGCE/O        | BUFGCE_X0Y82*   | BUFGCE_X0Y82   | X4Y3         | X4Y3,X5Y2 |                   |                 2 |          59 |               1 |      160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                                           | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                      | RM active (2),Static (3)        |
| g22       | src15     | BUFGCE/O        | BUFGCE_X0Y202*  | BUFGCE_X0Y202  | X4Y8         | X7Y8      |                   |                 3 |          54 |               1 |      100.000 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                       | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                       | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE                                                                                                                                                                                                                                            | RM active (3),Static (4)        |
| g23       | src16     | BUFGCE/O        | BUFGCE_X0Y280*  | BUFGCE_X0Y280  | X4Y11        | X3Y5      |                   |                 2 |          38 |               1 |       10.000 | xmc_clk_p                                                                                                                                                                                                                                                                                                                                                                                        | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                  | RM active (2),RM reserved (84)  |
| g24       | src17     | BUFGCE/O        | BUFGCE_X0Y273*  | BUFGCE_X0Y273  | X4Y11        | X3Y5      |                   |                 1 |          36 |               0 |        2.000 | clk_out1_pfm_top_clkwiz_kernel2_0                                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                  | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                        | RM active (1),RM reserved (85)  |
| g25       | src18     | BUFG_GT/O       | BUFG_GT_X1Y10*  | BUFG_GT_X1Y10  | X7Y0         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g26       | src19     | BUFG_GT/O       | BUFG_GT_X1Y61*  | BUFG_GT_X1Y61  | X7Y2         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g27       | src20     | BUFG_GT/O       | BUFG_GT_X1Y70*  | BUFG_GT_X1Y70  | X7Y2         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g28       | src21     | BUFG_GT/O       | BUFG_GT_X1Y85*  | BUFG_GT_X1Y85  | X7Y3         | X7Y3      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g29       | src22     | BUFG_GT/O       | BUFG_GT_X1Y87*  | BUFG_GT_X1Y87  | X7Y3         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1),Static (1)        |
| g30       | src23     | BUFG_GT/O       | BUFG_GT_X1Y91*  | BUFG_GT_X1Y91  | X7Y3         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1),Static (1)        |
| g31       | src24     | BUFG_GT/O       | BUFG_GT_X1Y22*  | BUFG_GT_X1Y22  | X7Y0         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g32       | src25     | BUFG_GT/O       | BUFG_GT_X1Y21*  | BUFG_GT_X1Y21  | X7Y0         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g33       | src26     | BUFG_GT/O       | BUFG_GT_X1Y15*  | BUFG_GT_X1Y15  | X7Y0         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g34       | src27     | BUFG_GT/O       | BUFG_GT_X1Y37*  | BUFG_GT_X1Y37  | X7Y1         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g35       | src28     | BUFG_GT/O       | BUFG_GT_X1Y43*  | BUFG_GT_X1Y43  | X7Y1         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g36       | src29     | BUFG_GT/O       | BUFG_GT_X1Y29*  | BUFG_GT_X1Y29  | X7Y1         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g37       | src30     | BUFG_GT/O       | BUFG_GT_X1Y35*  | BUFG_GT_X1Y35  | X7Y1         | X7Y1      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g38       | src31     | BUFG_GT/O       | BUFG_GT_X1Y53*  | BUFG_GT_X1Y53  | X7Y2         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g39       | src32     | BUFG_GT/O       | BUFG_GT_X1Y59*  | BUFG_GT_X1Y59  | X7Y2         | X7Y2      |                   |                 1 |          31 |               0 |        8.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g40       | src33     | BUFGCE/O        | PBlock          | BUFGCE_X0Y30   | X4Y1         | X4Y1      |                   |                 3 |          17 |               0 |        9.996 | c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/u_bufg_inst/O                                                                                                                                                                                                                                                                                        | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                                                                                                                                                                                                                                                       | RM active (3),RM reserved (1)   |
| g41       | src33     | BUFGCE/O        | PBlock          | BUFGCE_X0Y44   | X4Y1         | X4Y1      | n/a               |                 1 |           0 |               1 |        9.996 | c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_clk_in_BUFG_inst/O                                                                                                                                                                                                                                                | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_clk_in_BUFGCE                                                                                                                                                                                                                                      | RM active (1)                   |
| g42       | src34     | BUFGCE/O        | PBlock          | BUFGCE_X0Y123  | X4Y5         | X4Y5      |                   |                 1 |          17 |               0 |        9.996 | c1_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                     | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/u_bufg_inst/O                                                                                                                                                                                                                                                                                        | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                                                                                                                                                                                                                                                       | RM active (1)                   |
+-----------+-----------+-----------------+-----------------+----------------+--------------+-----------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** PR Clock Type column represents the clock spine usage in the clock regions (by module requirement)
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the driver. Please check for potential conflicts.
***** In Root column, symbol '(U)' indicates that the Root value matches the USER_CLOCK_ROOT (user-assigned root)


3. Global Clock Source Details
------------------------------

+-----------+------------------------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Source Id | Global Id              | Driver Type/Pin        | Constraint           | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                                                                                                                                                                                                                                                                                                    | Driver Pin                                                                                                                                                                                                                                                                                                                                                                      | Net                                                                                                                                                                                                                                                                                                                | PR Clock Source    |
+-----------+------------------------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| src0      | g0, g1, g2, g3, g4, g5 | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src1      | g6                     | MMCME4_ADV/CLKOUT0     | MMCM_X0Y8*           | MMCM_X0Y8           | X4Y8         |           1 |               0 |               3.333 | clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                        | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                  | Static             |
| src2      | g7                     | MMCME4_ADV/CLKOUT0     | MMCM_X0Y1*           | MMCM_X0Y1           | X4Y1         |           1 |               0 |               3.332 | mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                                                                           | RM: dynamic_region |
| src2      | g14                    | MMCME4_ADV/CLKOUT6     | MMCM_X0Y1*           | MMCM_X0Y1           | X4Y1         |           1 |               0 |               6.664 | mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                                                                           | RM: dynamic_region |
| src3      | g8                     | MMCME4_ADV/CLKOUT0     | MMCM_X0Y5*           | MMCM_X0Y5           | X4Y5         |           1 |               0 |               3.332 | mmcm_clkout0_1                                                                                                                                                                                                                                                                                                                                                                  | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                                                                           | RM: dynamic_region |
| src3      | g15                    | MMCME4_ADV/CLKOUT6     | MMCM_X0Y5*           | MMCM_X0Y5           | X4Y5         |           1 |               0 |               6.664 | mmcm_clkout6_1                                                                                                                                                                                                                                                                                                                                                                  | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6                                                                                                                                                                                                                                                 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                                                                           | RM: dynamic_region |
| src4      | g9                     | PLLE4_ADV/CLKOUT0      | PLL_X0Y6*            | PLL_X0Y6            | X4Y3         |           1 |               0 |              20.000 | clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                        | Static             |
| src5      | g10                    | MMCME4_ADV/CLKOUT0     | MMCM_X0Y3*           | MMCM_X0Y3           | X4Y3         |           1 |               0 |               2.222 | clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                                                                                                                                                                              | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                      | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                              | Static             |
| src6      | g11                    | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y1*   | GTYE4_COMMON_X1Y1   | X7Y1         |           2 |               0 |              10.000 | ref_clk                                                                                                                                                                                                                                                                                                                                                                         | pfm_top_i/static_region/base_clocking/buf_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2                                                                                                                                                                                                                                                                 | pfm_top_i/static_region/base_clocking/buf_refclk_ibuf/U0/IBUF_DS_ODIV2[0]                                                                                                                                                                                                                                          | Static             |
| src7      | g12                    | PLLE4_ADV/CLKOUT0      | PLL_X0Y23*           | PLL_X0Y23           | X4Y11        |           1 |               0 |              20.000 | clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                     | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                  | Static             |
| src8      | g13                    | PLLE4_ADV/CLKOUT0      | PLL_X0Y20*           | PLL_X0Y20           | X4Y10        |           1 |               0 |               4.000 | clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                             | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                              | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                    | Static             |
| src9      | g16                    | FDRE/Q                 | SLICE_X223Y531*      | SLICE_X223Y531      | X7Y8         |           1 |               1 |             160.000 | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                       | Static             |
| src10     | g17                    | BUFGCE/O               | BUFGCE_X0Y82*        | BUFGCE_X0Y82        | X4Y3         |          59 |               1 |             160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                          | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                       | Static             |
| src11     | g18                    | PLLE4_ADV/CLKOUT0      | PLL_X0Y7*            | PLL_X0Y7            | X4Y3         |           1 |               0 |              10.000 | clk_out1_pfm_top_clkwiz_pcie_0                                                                                                                                                                                                                                                                                                                                                  | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                   | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1_pfm_top_clkwiz_pcie_0                                                                                                                                                                                                                              | Static             |
| src12     | g19                    | LUT6/O                 | SLICE_X206Y511*      | SLICE_X206Y511      | X7Y8         |           1 |               0 |             160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O                                                                                                                                                                                                                                                         | pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]                                                                                                                                                                                                     | Static             |
| src13     | g20                    | BSCANE2/TCK            | CONFIG_SITE_X0Y0*    | CONFIG_SITE_X0Y0    | X7Y1         |           1 |               0 |              50.000 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                             | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                      | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs                                                                                                                                                                                      | Static             |
| src14     | g21                    | FDRE/Q                 | SLICE_X228Y587*      | SLICE_X228Y587      | X7Y9         |           1 |               1 |             160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                            | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                       | Static             |
| src15     | g22                    | LUT3/O                 | SLICE_X206Y165*      | SLICE_X206Y165      | X7Y2         |           1 |               7 |             160.000 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                             | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O                                                                                                                                                                                                                                                                                                      | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update                                                                                                                                                                                                                                                  | Static             |
| src16     | g23                    | IBUFCTRL/O             | IOB_X0Y593*          | IOB_X0Y593          | X4Y11        |           1 |               0 |              10.000 | xmc_clk_p                                                                                                                                                                                                                                                                                                                                                                       | pfm_top_i/static_region/base_clocking/xmc_clk_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                         | pfm_top_i/static_region/base_clocking/xmc_clk_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O                                                                                                                                                                                                                          | Static             |
| src17     | g24                    | MMCME4_ADV/CLKOUT0     | MMCM_X0Y11*          | MMCM_X0Y11          | X4Y11        |           1 |               0 |               2.000 | clk_out1_pfm_top_clkwiz_kernel2_0                                                                                                                                                                                                                                                                                                                                               | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                       | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_pfm_top_clkwiz_kernel2_0                                                                                                                                                                                                | Static             |
| src18     | g25                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y0*  | GTYE4_CHANNEL_X1Y0  | X7Y0         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static             |
| src19     | g26                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y10* | GTYE4_CHANNEL_X1Y10 | X7Y2         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static             |
| src20     | g27                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y11* | GTYE4_CHANNEL_X1Y11 | X7Y2         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src21     | g28                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y12* | GTYE4_CHANNEL_X1Y12 | X7Y3         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static             |
| src22     | g29                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y13* | GTYE4_CHANNEL_X1Y13 | X7Y3         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static             |
| src23     | g30                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y14* | GTYE4_CHANNEL_X1Y14 | X7Y3         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static             |
| src24     | g31                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y1*  | GTYE4_CHANNEL_X1Y1  | X7Y0         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static             |
| src25     | g32                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y2*  | GTYE4_CHANNEL_X1Y2  | X7Y0         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static             |
| src26     | g33                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y3*  | GTYE4_CHANNEL_X1Y3  | X7Y0         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src27     | g34                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y4*  | GTYE4_CHANNEL_X1Y4  | X7Y1         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static             |
| src28     | g35                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y5*  | GTYE4_CHANNEL_X1Y5  | X7Y1         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static             |
| src29     | g36                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y6*  | GTYE4_CHANNEL_X1Y6  | X7Y1         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] | Static             |
| src30     | g37                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y7*  | GTYE4_CHANNEL_X1Y7  | X7Y1         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] | Static             |
| src31     | g38                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y8*  | GTYE4_CHANNEL_X1Y8  | X7Y2         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] | Static             |
| src32     | g39                    | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y9*  | GTYE4_CHANNEL_X1Y9  | X7Y2         |           2 |               0 |               2.000 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] | Static             |
| src33     | g40, g41               | IBUFCTRL/O             | IOB_X0Y75*           | IOB_X0Y75           | X4Y1         |           2 |               0 |               9.996 | c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O                                                                                                                                                                                                        | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/O                                                                                                                                                         | RM: dynamic_region |
| src34     | g42                    | IBUFCTRL/O             | IOB_X0Y286*          | IOB_X0Y286          | X4Y5         |           1 |               1 |               9.996 | c1_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                    | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O                                                                                                                                                                                                        | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/O                                                                                                                                                         | RM: dynamic_region |
+-----------+------------------------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock source. Please check for potential conflicts.


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y0              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y0              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y0              |   11 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
|  *RP1             |   11 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y0              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y0              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y0              |   14 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    4 |    24 |    0 |     0 |    0 |     0 |
|  *RP1             |   14 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    4 |    24 |    0 |     0 |    0 |     0 |
| X0Y1              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y1              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y1              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y1              |   12 |    24 |    4 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
|  *RP1             |   12 |    24 |    4 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X5Y1              |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y1              |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y1              |   18 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |    24 |    0 |     0 |    0 |     0 |
| X0Y2              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y2              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y2              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y2              |   11 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
|  *RP1             |   11 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y2              |   11 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |   11 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y2              |   11 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |   11 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y2              |   17 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    4 |    24 |    0 |     0 |    0 |     0 |
| X0Y3              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y3              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y3              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y3              |   14 |    24 |    5 |    24 |    0 |     4 |    1 |     8 |    0 |     0 |    1 |     1 |    2 |     2 |
|  *RP1             |   14 |    24 |    5 |     0 |    0 |     0 |    1 |     0 |    0 |     0 |    1 |     0 |    2 |     0 |
| X5Y3              |   13 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |   13 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y3              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y3              |   13 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    9 |    24 |    0 |     0 |    0 |     0 |
| X0Y4              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y4              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y4              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y4              |   10 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
|  *RP1             |   10 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y4              |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y4              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y4              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y5              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y5              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y5              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y5              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y5              |   11 |    24 |    3 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
|  *RP1             |   11 |    24 |    3 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X5Y5              |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y5              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y5              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y6              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y6              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y6              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y6              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y6              |   10 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
|  *RP1             |   10 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y6              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y6              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y6              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y7              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y7              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y7              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y7              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y7              |   10 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
|  *RP1             |   10 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y7              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y7              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y7              |    7 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y8              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y8              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y8              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y8              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y8              |   11 |    24 |    4 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
|  *RP1             |   11 |    24 |    4 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    1 |     0 |    0 |     0 |
| X5Y8              |   11 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |   11 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y8              |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y8              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y9              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y9              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y9              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y9              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y9              |    8 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
|  *RP1             |    8 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y9              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y9              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y9              |   11 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
|  *RP1             |   11 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y10             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y10             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y10             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y10             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y10             |    9 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    1 |     2 |
|  *RP1             |    9 |    24 |    1 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    1 |     0 |
| X5Y10             |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y10             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y10             |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y11             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y11             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y11             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y11             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y11             |    9 |    24 |    3 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    1 |     2 |
|  *RP1             |    9 |    24 |    3 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    1 |     0 |    1 |     0 |
| X5Y11             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y11             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y11             |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts
** RP to Reconfigurable Instance Names Translation:
***  RP1: pfm_top_i/dynamic_region


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      8 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      72 |      0 |       4 |      0 |       1 |
| X1Y0              |      8 |      24 |     19 |   24960 |      0 |    6720 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |     19 |   24960 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |      8 |      24 |   1357 |   36480 |    584 |    7680 |     70 |      72 |      0 |       0 |      1 |      90 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |   1357 |   36480 |    584 |    7680 |      0 |     108 |      0 |       0 |      0 |      90 |      0 |       0 |      0 |       0 |
| X3Y0              |      9 |      24 |   1109 |   21120 |    150 |    5760 |     18 |      24 |      0 |      16 |      1 |      54 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |   1109 |   21120 |    150 |    5760 |      0 |      36 |      0 |      16 |      0 |      54 |      0 |       0 |      0 |       0 |
| X4Y0              |     11 |      24 |   3203 |   27840 |     84 |    6240 |     46 |      48 |      0 |      16 |      3 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |     11 |      24 |   3203 |   27840 |     84 |    6240 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y0              |      8 |      24 |    385 |   28800 |      0 |    6720 |      4 |      24 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |    385 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
| X6Y0              |      8 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
| X7Y0              |     14 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      36 |      4 |       4 |      0 |       1 |
| X0Y1              |      8 |      24 |     19 |   29760 |      0 |    6720 |     42 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |      8 |      24 |     19 |   29760 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y1              |      8 |      24 |    267 |   24960 |      0 |    6720 |     48 |      48 |      0 |      16 |      2 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |    267 |   24960 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      8 |      24 |   4203 |   36480 |      2 |    7680 |     72 |      72 |      0 |       0 |     26 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |   4203 |   36480 |      2 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y1              |      9 |      24 |   5441 |   21120 |      0 |    5760 |     24 |      24 |      0 |      16 |     22 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |   5441 |   21120 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |     12 |      24 |   7766 |   27840 |    113 |    6240 |     13 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     12 |      24 |   7766 |   27840 |    113 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y1              |     10 |      24 |     41 |   28800 |      1 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     10 |      24 |     41 |   28800 |      1 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y1              |     10 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y1              |     18 |      24 |   8674 |   25920 |     18 |    6720 |      6 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y2              |      8 |      24 |     29 |   29760 |      0 |    6720 |     26 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |      8 |      24 |     29 |   29760 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y2              |      8 |      24 |     75 |   24960 |      0 |    6720 |     48 |      48 |      0 |      16 |      1 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |     75 |   24960 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      8 |      24 |   5669 |   36480 |    348 |    7680 |     72 |      72 |      0 |       0 |     17 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |   5669 |   36480 |    348 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |      9 |      24 |   5025 |   21120 |     64 |    5760 |     24 |      24 |      0 |      16 |     10 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |   5025 |   21120 |     64 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |     11 |      24 |   8756 |   27840 |    403 |    6240 |     18 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     11 |      24 |   8756 |   27840 |    403 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y2              |     11 |      24 |      4 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     11 |      24 |      4 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y2              |     11 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y2              |     17 |      24 |  11823 |   25920 |    951 |    6720 |      5 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y3              |      8 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y3              |      9 |      24 |      3 |   23040 |      0 |    5760 |     42 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |      3 |   23040 |      0 |    5760 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      9 |      24 |  12109 |   34560 |    556 |    6720 |     71 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |  12109 |   34560 |    556 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |      9 |      24 |   6974 |   19200 |    255 |    4800 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |   6974 |   19200 |    255 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |     14 |      24 |   5432 |   25920 |      4 |    5280 |      2 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     14 |      24 |   5432 |   25920 |      4 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y3              |     13 |      24 |    206 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     13 |      24 |    206 |   26880 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y3              |      9 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y3              |     13 |      24 |  13225 |   24000 |    845 |    5760 |     40 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      1 |       1 |
| X0Y4              |      8 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y4              |      9 |      24 |   2859 |   23040 |    320 |    5760 |     38 |      48 |      0 |      16 |     10 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |   2859 |   23040 |    320 |    5760 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |      9 |      24 |  12675 |   34560 |    257 |    6720 |     72 |      72 |      0 |       0 |     30 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |  12675 |   34560 |    257 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |      9 |      24 |   7466 |   19200 |      0 |    4800 |     24 |      24 |      0 |      16 |      2 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |   7466 |   19200 |      0 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |     10 |      24 |  11161 |   25920 |    288 |    5280 |     27 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     10 |      24 |  11161 |   25920 |    288 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y4              |     10 |      24 |   1814 |   26880 |     43 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     10 |      24 |   1814 |   26880 |     43 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y4              |      9 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y4              |      6 |      24 |  12559 |   24000 |      3 |    5760 |     22 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      8 |      24 |      0 |   29760 |      0 |    6720 |     12 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |      8 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y5              |      8 |      24 |   1002 |   24960 |      0 |    6720 |     48 |      48 |      0 |      16 |      6 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |   1002 |   24960 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y5              |      9 |      24 |   8266 |   36480 |    458 |    7680 |     72 |      72 |      0 |       0 |     17 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |   8266 |   36480 |    458 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |      9 |      24 |   7920 |   21120 |    447 |    5760 |     24 |      24 |      0 |      16 |     15 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |   7920 |   21120 |    447 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |     11 |      24 |  10342 |   27840 |    603 |    6240 |     31 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     11 |      24 |  10342 |   27840 |    603 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y5              |     10 |      24 |    541 |   28800 |     24 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     10 |      24 |    541 |   28800 |     24 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y5              |      9 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y5              |      6 |      24 |  12075 |   25920 |      2 |    6720 |     44 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y6              |      8 |      24 |     15 |   29760 |      0 |    6720 |     48 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |      8 |      24 |     15 |   29760 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y6              |      8 |      24 |    122 |   24960 |      0 |    6720 |     48 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |    122 |   24960 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y6              |      8 |      24 |   6350 |   36480 |    113 |    7680 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |   6350 |   36480 |    113 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y6              |      8 |      24 |   5679 |   21120 |    301 |    5760 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |   5679 |   21120 |    301 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |     10 |      24 |   8436 |   27840 |    226 |    6240 |     47 |      48 |      0 |      16 |      3 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     10 |      24 |   8436 |   27840 |    226 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y6              |      9 |      24 |   1048 |   28800 |     36 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |   1048 |   28800 |     36 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y6              |      9 |      24 |     48 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |     48 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y6              |      6 |      24 |   9629 |   25920 |      9 |    6720 |     47 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      8 |      24 |      0 |   27840 |      0 |    5760 |      4 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |      8 |      24 |      0 |   27840 |      0 |    5760 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 |
| X1Y7              |      8 |      24 |     24 |   23040 |      0 |    5760 |     46 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |     24 |   23040 |      0 |    5760 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y7              |      8 |      24 |   3922 |   34560 |      0 |    6720 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |   3922 |   34560 |      0 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y7              |      8 |      24 |   3881 |   19200 |     52 |    4800 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |   3881 |   19200 |     52 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |     10 |      24 |   1546 |   25920 |     54 |    5280 |      8 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     10 |      24 |   1546 |   25920 |     54 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y7              |      9 |      24 |   4140 |   26880 |     17 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |   4140 |   26880 |     17 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y7              |      9 |      24 |     76 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |     76 |   26880 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y7              |      7 |      24 |   8555 |   24000 |      5 |    5760 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y8              |      8 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y8              |      8 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y8              |      8 |      24 |   2539 |   34560 |      6 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |   2539 |   34560 |      6 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y8              |      8 |      24 |   2833 |   19200 |    237 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |   2833 |   19200 |    237 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |     11 |      24 |   3412 |   25920 |    925 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     11 |      24 |   3412 |   25920 |    925 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y8              |     11 |      24 |    926 |   26880 |    155 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     11 |      24 |    926 |   26880 |    155 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y8              |     10 |      24 |   4516 |   26880 |    475 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     10 |      24 |   4516 |   26880 |    475 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y8              |      6 |      24 |  17549 |   24000 |     32 |    5760 |     46 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y9              |      8 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y9              |      8 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y9              |      8 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y9              |      8 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      8 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y9              |      9 |      24 |     38 |   28800 |      4 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |     38 |   28800 |      4 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y9              |      8 |      24 |   1393 |   28800 |     37 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |   1393 |   28800 |     37 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y9              |     11 |      24 |  12292 |   25920 |    171 |    6720 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y10             |      8 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y10             |      8 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y10             |      8 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y10             |      8 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      9 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y10             |     10 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y10             |      9 |      24 |     50 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      9 |      24 |     50 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y10             |      6 |      24 |  12755 |   25920 |    377 |    6720 |     47 |      48 |      0 |       0 |      4 |      48 |      0 |       4 |      0 |       0 |
| X0Y11             |      8 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y11             |      8 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y11             |      8 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y11             |      8 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      9 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y11             |      9 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y11             |      8 |      24 |      6 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |      6 |   26880 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y11             |      4 |      24 |   9895 |   24000 |    271 |    5760 |     47 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts
** RP to Reconfigurable Instance Names Translation:
***  RP1: pfm_top_i/dynamic_region


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+-----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+-----+----+----+----+----+----+----+----+----+
| Y11 |  8 |  8 |  8 |  8 |  9 |  9 |  8 |  4 |
| Y10 |  8 |  8 |  8 |  8 |  9 | 10 |  9 |  6 |
| Y9  |  8 |  8 |  8 |  8 |  8 |  9 |  8 | 11 |
| Y8  |  8 |  8 |  8 |  8 | 11 | 11 | 10 |  6 |
| Y7  |  8 |  8 |  8 |  8 | 10 |  9 |  9 |  7 |
| Y6  |  8 |  8 |  8 |  8 | 10 |  9 |  9 |  6 |
| Y5  |  8 |  8 |  9 |  9 | 11 | 10 |  9 |  6 |
| Y4  |  8 |  9 |  9 |  9 | 10 | 10 |  9 |  6 |
| Y3  |  8 |  9 |  9 |  9 | 14 | 13 |  9 | 13 |
| Y2  |  8 |  8 |  8 |  9 | 11 | 11 | 11 | 17 |
| Y1  |  8 |  8 |  8 |  9 | 12 | 10 | 10 | 18 |
| Y0  |  8 |  8 |  8 |  9 | 11 |  8 |  8 | 14 |
+-----+----+----+----+----+----+----+----+----+


pfm_top_i/dynamic_region - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+-----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+-----+----+----+----+----+----+----+----+----+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |  2 |  0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |  2 |  0 |  0 |  0 |
| Y5  |  0 |  0 |  1 |  1 |  3 |  1 |  0 |  0 |
| Y4  |  0 |  1 |  1 |  1 |  2 |  1 |  0 |  0 |
| Y3  |  0 |  1 |  1 |  1 |  2 |  1 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  1 |  3 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  1 |  4 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  1 |  3 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y0              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X5Y0              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    4 |    24 | 16.67 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y1              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y1              |    2 |    24 |  8.33 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X5Y1              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X6Y1              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y1              |    1 |    24 |  4.17 |   16 |    24 | 66.67 |    9 |    24 | 37.50 |   11 |    24 | 45.83 |
| X0Y2              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y2              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y2              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X6Y2              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y2              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    8 |    24 | 33.33 |    8 |    24 | 33.33 |
| X0Y3              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    2 |    24 |  8.33 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X4Y3              |    6 |    24 | 25.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    4 |    24 | 16.67 |   10 |    24 | 41.67 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X6Y3              |    1 |    24 |  4.17 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y3              |    8 |    24 | 33.33 |   10 |    24 | 41.67 |    8 |    24 | 33.33 |    2 |    24 |  8.33 |
| X0Y4              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    2 |    24 |  8.33 |    7 |    24 | 29.17 |
| X4Y4              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y4              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y4              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y5              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    7 |    24 | 29.17 |    7 |    24 | 29.17 |
| X4Y5              |    2 |    24 |  8.33 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y5              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y5              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y6              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y6              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y6              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y6              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y6              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y7              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y7              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y7              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |
| X0Y8              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    2 |    24 |  8.33 |    8 |    24 | 33.33 |    5 |    24 | 20.83 |    7 |    24 | 29.17 |
| X4Y8              |    4 |    24 | 16.67 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y8              |    2 |    24 |  8.33 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y8              |    2 |    24 |  8.33 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y8              |    2 |    24 |  8.33 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |
| X0Y9              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    3 |    24 | 12.50 |    7 |    24 | 29.17 |
| X4Y9              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y9              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y9              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X0Y10             |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    3 |    24 | 12.50 |    7 |    24 | 29.17 |
| X4Y10             |    1 |    24 |  4.17 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y10             |    1 |    24 |  4.17 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y10             |    1 |    24 |  4.17 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y10             |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X0Y11             |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    3 |    24 | 12.50 |    8 |    24 | 33.33 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |
| X4Y11             |    3 |    24 | 12.50 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y11             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


pfm_top_i/dynamic_region - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    2 |    24 |  8.33 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X5Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| g0        | BUFG_GT/O       | X7Y3              | microblaze_0_Clk |       4.000 | {0.000 2.000} | X7Y1(U)  |      105765 |        0 |              3 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK | Static          |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------+-------+-------+-------+-------+-----------+
|     | X0 | X1 | X2    | X3    | X4    | X5    | X6    | X7        |
+-----+----+----+-------+-------+-------+-------+-------+-----------+
| Y11 |  0 |  0 |     0 |     0 |     0 |     0 |     0 |      5287 |
| Y10 |  0 |  0 |     0 |     0 |     1 |     0 |    10 |      3494 |
| Y9  |  0 |  0 |     0 |     0 |     0 |    42 |   518 |      4997 |
| Y8  |  0 |  0 |    69 |   821 |  2777 |   947 |  3701 |     14792 |
| Y7  |  0 |  0 |  3465 |  3345 |   765 |  4042 |     0 |      8327 |
| Y6  |  0 |  0 |   925 |   438 |  1375 |   469 |     0 |      9369 |
| Y5  |  0 |  0 |     0 |     0 |    25 |     0 |     0 |     11605 |
| Y4  |  0 |  0 |     0 |     0 |     0 |     0 |     0 |     11111 |
| Y3  |  0 |  0 |     0 |     0 |     2 |     0 |     0 |  (D) 6777 |
| Y2  |  0 |  0 |     0 |     0 |     0 |     0 |     0 |      5928 |
| Y1  |  0 |  0 |     0 |     0 |     0 |     0 |     0 |   (R) 344 |
| Y0  |  0 |  0 |     0 |     0 |     0 |     0 |     0 |         0 |
+-----+----+----+-------+-------+-------+-------+-------+-----------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| g1        | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |       2.000 | {0.000 1.000} | X7Y1(U)  |        8320 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-----------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7        |
+-----+----+----+----+----+----+----+----+-----------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         6 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       122 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       384 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      1247 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 4398 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      2162 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     (R) 1 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
+-----+----+----+----+----+----+----+----+-----------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------+-----------------+
| g2        | BUFG_GT/O       | X7Y3              | diablo_gt.diablo_gt_phy_wrapper/pclk2_gt |       4.000 | {0.000 2.000} | X7Y1(U)  |        3862 |        0 |              0 |       16 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT | Static          |
+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-----------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7        |
+-----+----+----+----+----+----+----+----+-----------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 1547 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      1476 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   (R) 851 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         4 |
+-----+----+----+----+----+----+----+----+-----------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g3        | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         |
+-----+----+----+----+----+----+----+----+------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+----+----+------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                 | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                             | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+-----------------+
| g4        | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O |    1000.000 | {0.000 500.000} | X7Y1(U)  |          13 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     |
+-----+----+----+----+----+----+----+----+--------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     13 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
+-----+----+----+----+----+----+----+----+--------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| g5        | BUFG_GT/O       | X7Y3              | mcap_clk |       8.000 | {0.000 4.000} | X7Y1(U)  |           1 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK | Static          |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     |
+-----+----+----+----+----+----+----+----+--------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 1 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
+-----+----+----+----+----+----+----+----+--------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
| g6        | BUFGCE/O        | X4Y8              | clk_out1_pfm_top_clkwiz_kernel_0 |       3.333 | {0.000 1.667} | X3Y5     |       85853 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+-------+-------+----------+--------+------+-----+----+
|     | X0  | X1    | X2    | X3       | X4     | X5   | X6  | X7 |
+-----+-----+-------+-------+----------+--------+------+-----+----+
| Y11 |   0 |     0 |     0 |        0 |      0 |    0 |   0 |  0 |
| Y10 |   0 |     0 |     0 |        0 |      0 |    0 |   0 |  0 |
| Y9  |   0 |     0 |     0 |        0 |      0 |    0 |  36 |  0 |
| Y8  |   0 |     0 |     0 |        0 |  (D) 0 |    0 |   0 |  0 |
| Y7  |   2 |    47 |    50 |       22 |      0 |    0 |   0 |  0 |
| Y6  |  39 |   146 |  4729 |     4609 |   2589 |  192 |   0 |  0 |
| Y5  |   6 |  1032 |  6536 | (R) 6823 |   2423 |   69 |   0 |  0 |
| Y4  |   0 |  3199 |  9864 |     6298 |   1753 |  447 |   0 |  0 |
| Y3  |   0 |    24 |  9513 |     3393 |   1061 |    0 |   0 |  0 |
| Y2  |  42 |   100 |  5249 |     4600 |    835 |    0 |   0 |  0 |
| Y1  |  40 |   293 |  3391 |     5450 |      5 |    0 |   0 |  0 |
| Y0  |   0 |    43 |   236 |      667 |      0 |    0 |   0 |  0 |
+-----+-----+-------+-------+----------+--------+------+-----+----+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                 | PR Clock Source              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
| g7        | BUFGCE/O        | X4Y1              | mmcm_clkout0 |       3.332 | {0.000 1.666} | X4Y1     |       28181 |        0 |              3 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------+-------+--------------+-----+----+----+
|     | X0 | X1 | X2    | X3    | X4           | X5  | X6 | X7 |
+-----+----+----+-------+-------+--------------+-----+----+----+
| Y11 |  0 |  0 |     0 |     0 |            0 |   0 |  0 |  0 |
| Y10 |  0 |  0 |     0 |     0 |            0 |   0 |  0 |  0 |
| Y9  |  0 |  0 |     0 |     0 |            0 |   0 |  0 |  0 |
| Y8  |  0 |  0 |     0 |     0 |            0 |   0 |  0 |  0 |
| Y7  |  0 |  0 |     0 |     0 |            0 |   0 |  0 |  0 |
| Y6  |  0 |  0 |     0 |     0 |            0 |   0 |  0 |  0 |
| Y5  |  0 |  0 |     0 |     0 |            0 |   0 |  0 |  0 |
| Y4  |  0 |  0 |     0 |     0 |            0 |   0 |  0 |  0 |
| Y3  |  0 |  1 |  1690 |  3850 |         4038 |  20 |  0 |  0 |
| Y2  |  0 |  0 |     0 |   512 |         8308 |   0 |  0 |  0 |
| Y1  |  0 |  0 |     0 |    25 | (R) (D) 7726 |   0 |  0 |  0 |
| Y0  |  0 |  0 |     0 |     1 |         2013 |   0 |  0 |  0 |
+-----+----+----+-------+-------+--------------+-----+----+----+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                 | PR Clock Source              |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
| g8        | BUFGCE/O        | X4Y5              | mmcm_clkout0_1 |       3.332 | {0.000 1.666} | X4Y5     |       28179 |        0 |              3 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-----+-------+-------+--------------+------+----+----+
|     | X0 | X1  | X2    | X3    | X4           | X5   | X6 | X7 |
+-----+----+-----+-------+-------+--------------+------+----+----+
| Y11 |  0 |   0 |     0 |     0 |            0 |    0 |  0 |  0 |
| Y10 |  0 |   0 |     0 |     0 |            0 |    0 |  0 |  0 |
| Y9  |  0 |   0 |     0 |     0 |            0 |    0 |  0 |  0 |
| Y8  |  0 |   0 |     0 |     0 |            0 |    0 |  0 |  0 |
| Y7  |  0 |   0 |     0 |     0 |          179 |    0 |  0 |  0 |
| Y6  |  0 |   0 |     0 |     0 |         4078 |    0 |  0 |  0 |
| Y5  |  0 |   0 |  1170 |  1538 | (R) (D) 8251 |   68 |  0 |  0 |
| Y4  |  0 |  14 |  2170 |  1179 |         9297 |  238 |  0 |  0 |
| Y3  |  0 |   0 |     0 |     0 |            0 |    0 |  0 |  0 |
| Y2  |  0 |   0 |     0 |     0 |            0 |    0 |  0 |  0 |
| Y1  |  0 |   0 |     0 |     0 |            0 |    0 |  0 |  0 |
| Y0  |  0 |   0 |     0 |     0 |            0 |    0 |  0 |  0 |
+-----+----+-----+-------+-------+--------------+------+----+----+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                             | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                | PR Clock Source |
+-----------+-----------------+-------------------+-----------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
| g9        | BUFGCE/O        | X4Y3              | clk_out1_pfm_top_clkwiz_sysclks_0 |      20.000 | {0.000 10.000} | X3Y5     |       26156 |        0 |              3 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+-----------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------+-------+----------+------+-------+-------+
|     | X0 | X1 | X2   | X3    | X4       | X5   | X6    | X7    |
+-----+----+----+------+-------+----------+------+-------+-------+
| Y11 |  0 |  0 |    0 |     0 |        1 |    0 |     6 |  4267 |
| Y10 |  0 |  0 |    0 |     0 |        0 |    0 |    40 |  5045 |
| Y9  |  0 |  0 |    0 |     0 |        0 |    0 |   768 |  4236 |
| Y8  |  0 |  0 |   58 |   407 |       29 |  130 |  1290 |  2070 |
| Y7  |  0 |  0 |    0 |   234 |      115 |  115 |    74 |    33 |
| Y6  |  0 |  0 |    2 |   726 |        0 |  423 |    14 |     3 |
| Y5  |  0 |  0 |   72 | (R) 0 |       28 |  427 |     0 |     5 |
| Y4  |  0 |  0 |   42 |     1 |      345 |  906 |     0 |    28 |
| Y3  |  0 |  0 |  831 |     4 |  (D) 302 |  186 |     0 |    21 |
| Y2  |  0 |  0 |    0 |     0 |        8 |    0 |     0 |   554 |
| Y1  |  0 |  0 |    0 |     0 |        0 |   28 |     0 |  1487 |
| Y0  |  0 |  0 |    0 |   413 |        0 |  385 |     0 |     0 |
+-----+----+----+------+-------+----------+------+-------+-------+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                         | PR Clock Source |
+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+-----------------+
| g10       | BUFGCE/O        | X4Y3              | clk_out1_pfm_top_clkwiz_hbm_aclk_0 |       2.222 | {0.000 1.111} | X3Y5     |       14051 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------+--------+---------+-----+-----+----+
|     | X0 | X1 | X2    | X3     | X4      | X5  | X6  | X7 |
+-----+----+----+-------+--------+---------+-----+-----+----+
| Y11 |  0 |  0 |     0 |      0 |       0 |   0 |   0 |  0 |
| Y10 |  0 |  0 |     0 |      0 |       0 |   0 |   0 |  0 |
| Y9  |  0 |  0 |     0 |      0 |       0 |   0 |  36 |  0 |
| Y8  |  0 |  0 |  2418 |   1842 |    1532 |   4 |   0 |  0 |
| Y7  |  0 |  0 |   443 |    344 |       0 |   0 |   0 |  0 |
| Y6  |  0 |  0 |   843 |    219 |       0 |   0 |   0 |  0 |
| Y5  |  0 |  0 |   998 | (R) 33 |       0 |   0 |   0 |  0 |
| Y4  |  0 |  0 |   945 |      6 |       0 |   0 |   0 |  0 |
| Y3  |  0 |  0 |   684 |      6 |  (D) 34 |   0 |   0 |  0 |
| Y2  |  0 |  0 |   821 |      2 |       0 |   4 |   0 |  0 |
| Y1  |  0 |  0 |   876 |      1 |       0 |  14 |   0 |  0 |
| Y0  |  0 |  0 |  1741 |    189 |      14 |   2 |   0 |  0 |
+-----+----+----+-------+--------+---------+-----+-----+----+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                | PR Clock Source |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+-----------------+
| g11       | BUFG_GT/O       | X7Y1              | ref_clk |      10.000 | {0.000 5.000} | X7Y1(U)  |        8280 |        0 |              0 |       20 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk | Static          |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7           |
+-----+----+----+----+----+----+----+----+--------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         1020 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         2105 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 5170 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            5 |
+-----+----+----+----+----+----+----+----+--------------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           | PR Clock Source |
+-----------+-----------------+-------------------+------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+-----------------+
| g12       | BUFGCE/O        | X4Y11             | clk_out1_pfm_top_clk_wiz_0_0 |      20.000 | {0.000 10.000} | X3Y5     |        6118 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+--------+----+----+-------+
|     | X0 | X1 | X2 | X3    | X4     | X5 | X6 | X7    |
+-----+----+----+----+-------+--------+----+----+-------+
| Y11 |  0 |  0 |  0 |     0 |  (D) 0 |  0 |  0 |    85 |
| Y10 |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  2131 |
| Y9  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  3054 |
| Y8  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |   446 |
| Y7  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |    25 |
| Y6  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |    59 |
| Y5  |  0 |  0 |  1 | (R) 0 |      0 |  0 |  0 |    21 |
| Y4  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |    39 |
| Y3  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |   257 |
| Y2  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |     0 |
| Y1  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |     0 |
| Y0  |  0 |  0 |  0 |     0 |      0 |  0 |  0 |     0 |
+-----+----+----+----+-------+--------+----+----+-------+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+-----------------+
| g13       | BUFGCE/O        | X4Y10             | clk_out1_pfm_top_clkwiz_scheduler_0 |       4.000 | {0.000 2.000} | X7Y10    |        2886 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+----+----------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7       |
+-----+----+----+----+----+--------+----+----+----------+
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      563 |
| Y10 |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 | (R) 2318 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        5 |
| Y8  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |
| Y3  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |        0 |
+-----+----+----+----+----+--------+----+----+----------+


22. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    | PR Clock Source              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
| g14       | BUFGCE/O        | X4Y1              | mmcm_clkout6 |       6.664 | {0.000 3.332} | X4Y1     |        1604 |        0 |              0 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-------------+----+----+----+
|     | X0 | X1 | X2 | X3 | X4          | X5 | X6 | X7 |
+-----+----+----+----+----+-------------+----+----+----+
| Y11 |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |          74 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 | (R) (D) 197 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |        1333 |  0 |  0 |  0 |
+-----+----+----+----+----+-------------+----+----+----+


23. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    | PR Clock Source              |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
| g15       | BUFGCE/O        | X4Y5              | mmcm_clkout6_1 |       6.664 | {0.000 3.332} | X4Y5     |        1604 |        0 |              0 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/c0_riu_clk | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-------------+----+----+----+
|     | X0 | X1 | X2 | X3 | X4          | X5 | X6 | X7 |
+-----+----+----+----+----+-------------+----+----+----+
| Y11 |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |         545 |  0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |         699 |  0 |  0 |  0 |
| Y5  |  0 |  0 |  0 |  0 | (R) (D) 269 |  0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |          91 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |           0 |  0 |  0 |  0 |
+-----+----+----+----+----+-------------+----+----+----+


24. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
| g16       | BUFGCE/O        | X4Y8              | pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X3Y5     |         659 |        0 |              0 |        0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+--------+------+-----+------+
|     | X0 | X1 | X2 | X3    | X4     | X5   | X6  | X7   |
+-----+----+----+----+-------+--------+------+-----+------+
| Y11 |  0 |  0 |  0 |     0 |      0 |    0 |   0 |    0 |
| Y10 |  0 |  0 |  0 |     0 |      0 |    0 |   0 |    0 |
| Y9  |  0 |  0 |  0 |     0 |      0 |    0 |   0 |    0 |
| Y8  |  0 |  0 |  0 |     0 |  (D) 0 |    0 |   0 |  320 |
| Y7  |  0 |  0 |  0 |     0 |      0 |    0 |   2 |    0 |
| Y6  |  0 |  0 |  0 |     0 |      0 |    0 |  34 |    0 |
| Y5  |  0 |  0 |  0 | (R) 0 |      0 |    1 |   0 |    0 |
| Y4  |  0 |  0 |  0 |     0 |     36 |  266 |   0 |    0 |
| Y3  |  0 |  0 |  0 |     0 |      0 |    0 |   0 |    0 |
| Y2  |  0 |  0 |  0 |     0 |      0 |    0 |   0 |    0 |
| Y1  |  0 |  0 |  0 |     0 |      0 |    0 |   0 |    0 |
| Y0  |  0 |  0 |  0 |     0 |      0 |    0 |   0 |    0 |
+-----+----+----+----+-------+--------+------+-----+------+


25. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                            | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+-----------------+
| g17       | BUFGCTRL/O      | X4Y3              | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X7Y2     |         618 |        0 |              0 |        0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+----+---------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7      |
+-----+----+----+----+----+--------+----+----+---------+
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |
| Y8  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |
| Y3  |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 |      20 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |  0 | (R) 285 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     313 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |       0 |
+-----+----+----+----+----+--------+----+----+---------+


26. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                             | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+-----------------+
| g18       | BUFGCE/O        | X4Y3              | clk_out1_pfm_top_clkwiz_pcie_0 |      10.000 | {0.000 5.000} | X5Y6     |         511 |        0 |              3 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+-------+----+------+
|     | X0 | X1 | X2 | X3 | X4     | X5    | X6 | X7   |
+-----+----+----+----+----+--------+-------+----+------+
| Y11 |  0 |  0 |  0 |  0 |      1 |     0 |  0 |    0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |     0 |  0 |    0 |
| Y9  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |    0 |
| Y8  |  0 |  0 |  0 |  0 |      1 |     0 |  0 |    0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |  170 |
| Y6  |  0 |  0 |  0 |  0 |      0 | (R) 0 |  0 |  111 |
| Y5  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |   76 |
| Y4  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |  129 |
| Y3  |  0 |  0 |  0 |  0 |  (D) 1 |     0 |  0 |    0 |
| Y2  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |   17 |
| Y1  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |    8 |
| Y0  |  0 |  0 |  0 |  0 |      0 |     0 |  0 |    0 |
+-----+----+----+----+----+--------+-------+----+------+


27. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                           | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                   | PR Clock Source |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+-----------------+
| g19       | BUFGCE/O        | X4Y8              | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O |     160.000 | {0.000 80.000} | X7Y7     |         393 |        0 |              0 |        0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Static          |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+----+--------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7     |
+-----+----+----+----+----+--------+----+----+--------+
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |    183 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |    168 |
| Y8  |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 |      0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |  0 | (R) 15 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      8 |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     19 |
| Y3  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |      0 |
+-----+----+----+----+----+--------+----+----+--------+


28. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                               | Period (ns) | Waveform (ns)  | Root (R)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
| g20       | BUFGCE/O        | X4Y3              | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X4Y3,X5Y2 |         291 |        0 |              1 |        0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+-------+----+------+
|     | X0 | X1 | X2 | X3 | X4        | X5    | X6 | X7   |
+-----+----+----+----+----+-----------+-------+----+------+
| Y11 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |
| Y5  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |
| Y3  |  0 |  0 |  0 |  0 | (R) (D) 1 |     0 |  0 |    0 |
| Y2  |  0 |  0 |  0 |  0 |         0 | (R) 0 |  0 |    4 |
| Y1  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |  287 |
| Y0  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |    0 |
+-----+----+----+----+----+-----------+-------+----+------+


29. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                | Period (ns) | Waveform (ns)  | Root (R)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
| g21       | BUFGCE/O        | X4Y3              | pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X4Y3,X5Y2 |          59 |        0 |              1 |        0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+-------+----+-----+
|     | X0 | X1 | X2 | X3 | X4        | X5    | X6 | X7  |
+-----+----+----+----+----+-----------+-------+----+-----+
| Y11 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |
| Y5  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |
| Y3  |  0 |  0 |  0 |  0 | (R) (D) 1 |     0 |  0 |   0 |
| Y2  |  0 |  0 |  0 |  0 |         0 | (R) 0 |  0 |  59 |
| Y1  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |
| Y0  |  0 |  0 |  0 |  0 |         0 |     0 |  0 |   0 |
+-----+----+----+----+----+-----------+-------+----+-----+


30. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                      | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                    | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g22       | BUFGCE/O        | X4Y8              | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O |     100.000 | {0.000 50.000} | X7Y8     |          55 |        0 |              0 |        0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+----+-------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | X6 | X7    |
+-----+----+----+----+----+--------+----+----+-------+
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |    11 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |    36 |
| Y8  |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 | (R) 0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     8 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |
| Y3  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |  0 |     0 |
+-----+----+----+----+----+--------+----+----+-------+


31. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+-----------------+
| g23       | BUFGCE/O        | X4Y11             | xmc_clk_p |      10.000 | {0.000 5.000} | X3Y5     |          36 |        0 |              1 |        0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0] | Static          |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+--------+----+-----+----+
|     | X0 | X1 | X2 | X3    | X4     | X5 | X6  | X7 |
+-----+----+----+----+-------+--------+----+-----+----+
| Y11 |  0 |  0 |  0 |     0 |  (D) 1 |  0 |   0 |  0 |
| Y10 |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y9  |  0 |  0 |  0 |     0 |      0 |  0 |  36 |  0 |
| Y8  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y7  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y6  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y5  |  0 |  0 |  0 | (R) 0 |      0 |  0 |   0 |  0 |
| Y4  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y3  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y2  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y1  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y0  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
+-----+----+----+----+-------+--------+----+-----+----+


32. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                        | PR Clock Source |
+-----------+-----------------+-------------------+-----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+-----------------+
| g24       | BUFGCE/O        | X4Y11             | clk_out1_pfm_top_clkwiz_kernel2_0 |       2.000 | {0.000 1.000} | X3Y5     |          36 |        0 |              0 |        0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+-----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+--------+----+-----+----+
|     | X0 | X1 | X2 | X3    | X4     | X5 | X6  | X7 |
+-----+----+----+----+-------+--------+----+-----+----+
| Y11 |  0 |  0 |  0 |     0 |  (D) 0 |  0 |   0 |  0 |
| Y10 |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y9  |  0 |  0 |  0 |     0 |      0 |  0 |  36 |  0 |
| Y8  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y7  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y6  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y5  |  0 |  0 |  0 | (R) 0 |      0 |  0 |   0 |  0 |
| Y4  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y3  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y2  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y1  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
| Y0  |  0 |  0 |  0 |     0 |      0 |  0 |   0 |  0 |
+-----+----+----+----+-------+--------+----+-----+----+


33. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g25       | BUFG_GT/O       | X7Y0              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     |
+-----+----+----+----+----+----+----+----+--------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |
+-----+----+----+----+----+----+----+----+--------+


34. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g26       | BUFG_GT/O       | X7Y2              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         |
+-----+----+----+----+----+----+----+----+------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+----+----+------------+


35. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g27       | BUFG_GT/O       | X7Y2              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         |
+-----+----+----+----+----+----+----+----+------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+----+----+------------+


36. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g28       | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         |
+-----+----+----+----+----+----+----+----+------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+----+----+------------+


37. Device Cell Placement Summary for Global Clock g29
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g29       | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     |
+-----+----+----+----+----+----+----+----+--------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
+-----+----+----+----+----+----+----+----+--------+


38. Device Cell Placement Summary for Global Clock g30
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                               | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g30       | BUFG_GT/O       | X7Y3              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     |
+-----+----+----+----+----+----+----+----+--------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
+-----+----+----+----+----+----+----+----+--------+


39. Device Cell Placement Summary for Global Clock g31
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g31       | BUFG_GT/O       | X7Y0              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     |
+-----+----+----+----+----+----+----+----+--------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |
+-----+----+----+----+----+----+----+----+--------+


40. Device Cell Placement Summary for Global Clock g32
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g32       | BUFG_GT/O       | X7Y0              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     |
+-----+----+----+----+----+----+----+----+--------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |
+-----+----+----+----+----+----+----+----+--------+


41. Device Cell Placement Summary for Global Clock g33
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g33       | BUFG_GT/O       | X7Y0              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     |
+-----+----+----+----+----+----+----+----+--------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |
+-----+----+----+----+----+----+----+----+--------+


42. Device Cell Placement Summary for Global Clock g34
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g34       | BUFG_GT/O       | X7Y1              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         |
+-----+----+----+----+----+----+----+----+------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+----+----+------------+


43. Device Cell Placement Summary for Global Clock g35
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g35       | BUFG_GT/O       | X7Y1              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         |
+-----+----+----+----+----+----+----+----+------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+----+----+------------+


44. Device Cell Placement Summary for Global Clock g36
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g36       | BUFG_GT/O       | X7Y1              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         |
+-----+----+----+----+----+----+----+----+------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+----+----+------------+


45. Device Cell Placement Summary for Global Clock g37
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g37       | BUFG_GT/O       | X7Y1              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         |
+-----+----+----+----+----+----+----+----+------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+----+----+------------+


46. Device Cell Placement Summary for Global Clock g38
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g38       | BUFG_GT/O       | X7Y2              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         |
+-----+----+----+----+----+----+----+----+------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+----+----+------------+


47. Device Cell Placement Summary for Global Clock g39
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g39       | BUFG_GT/O       | X7Y2              | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         |
+-----+----+----+----+----+----+----+----+------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+----+----+------------+


48. Device Cell Placement Summary for Global Clock g40
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                         | PR Clock Source              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
| g40       | BUFGCE/O        | X4Y1              | c0_sys_clk_p |       9.996 | {0.000 4.998} | X4Y1     |          17 |        0 |              0 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+----+----+----+
|     | X0 | X1 | X2 | X3 | X4        | X5 | X6 | X7 |
+-----+----+----+----+----+-----------+----+----+----+
| Y11 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |         6 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 | (R) (D) 9 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |         2 |  0 |  0 |  0 |
+-----+----+----+----+----+-----------+----+----+----+


49. Device Cell Placement Summary for Global Clock g41
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                          | PR Clock Source              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| g41       | BUFGCE/O        | X4Y1              | c0_sys_clk_p |       9.996 | {0.000 4.998} | X4Y1     |           0 |        0 |              1 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_clk_in_BUFGCE | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+----+----+----+
|     | X0 | X1 | X2 | X3 | X4        | X5 | X6 | X7 |
+-----+----+----+----+----+-----------+----+----+----+
| Y11 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 | (R) (D) 1 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |         0 |  0 |  0 |  0 |
+-----+----+----+----+----+-----------+----+----+----+


50. Device Cell Placement Summary for Global Clock g42
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                         | PR Clock Source              |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
| g42       | BUFGCE/O        | X4Y5              | c1_sys_clk_p |       9.996 | {0.000 4.998} | X4Y5     |          17 |        0 |              0 |        0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/sys_clk_in_bufg | RM: pfm_top_i/dynamic_region |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+------------+----+----+----+
|     | X0 | X1 | X2 | X3 | X4         | X5 | X6 | X7 |
+-----+----+----+----+----+------------+----+----+----+
| Y11 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |  0 |  0 | (R) (D) 17 |  0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |
+-----+----+----+----+----+------------+----+----+----+


51. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


52. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |          43 |               0 | 19 |      0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


53. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |         236 |               0 |  200 |      0 |   35 |    0 |   1 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |        1741 |               0 | 1157 |    584 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


54. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |         667 |               0 | 659 |      0 |    7 |    0 |   1 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g7        | 13    | BUFGCE/O        | PBlock         |           1 |               0 |   0 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         413 |               0 | 411 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         189 |               0 |  39 |    150 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g7        | 13    | BUFGCE/O        | PBlock         |        2012 |               1 | 1970 |      2 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk         |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          14 |               0 |   14 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14       | 14    | BUFGCE/O        | PBlock         |        1333 |               0 | 1217 |     82 |   23 |    0 |   3 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk      |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g40       | 6     | BUFGCE/O        | PBlock         |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


56. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         385 |               0 | 383 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           2 |               0 |   2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


57. Clock Region Cell Placement per Global Clock: Region X6Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


58. Clock Region Cell Placement per Global Clock: Region X7Y0
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                 |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                      |
| g11       | 23    | BUFG_GT/O       | BUFG_GT_X1Y47* |           5 |               0 |  0 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                               |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                    |
| g2        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92* |           4 |               0 |  0 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                       |
| g25+      | 10    | BUFG_GT/O       | BUFG_GT_X1Y10* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g31+      | 22    | BUFG_GT/O       | BUFG_GT_X1Y22* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g32+      | 21    | BUFG_GT/O       | BUFG_GT_X1Y21* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g33+      | 15    | BUFG_GT/O       | BUFG_GT_X1Y15* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


59. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |          40 |               0 | 19 |      0 |   21 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


60. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |         293 |               0 | 267 |      0 |   24 |    0 |   2 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


61. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        3391 |               0 | 3327 |      2 |   36 |    0 |  26 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         876 |               0 |  876 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


62. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        5450 |               0 | 5416 |      0 |   12 |    0 |  22 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g7        | 13    | BUFGCE/O        | PBlock         |          25 |               0 |   24 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           1 |               0 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


63. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                          |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                             |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           5 |               0 |    0 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                    |
| g7        | 13    | BUFGCE/O        | PBlock         |        7725 |               1 | 7569 |    113 |    6 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk                                          |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                           |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                  |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                                |
| g14       | 14    | BUFGCE/O        | PBlock         |         197 |               0 |  188 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                                 |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                             |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                   |
| g40       | 6     | BUFGCE/O        | PBlock         |           9 |               0 |    9 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                  |
| g41       | 20    | BUFGCE/O        | PBlock         |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_clk_in_BUFGCE |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


64. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          28 |               0 | 28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          14 |               0 | 13 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g20+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


65. Clock Region Cell Placement per Global Clock: Region X6Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g20+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


66. Clock Region Cell Placement per Global Clock: Region X7Y1
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |         344 |               0 |  344 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                 |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |        1487 |               0 | 1481 |      2 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                               |
| g1        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86*  |           1 |               0 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                 |
| g11       | 23    | BUFG_GT/O       | BUFG_GT_X1Y47*  |        5170 |               0 | 5146 |     16 |    3 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                               |
| g2        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92*  |         851 |               0 |  847 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                |
| g17       | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |         313 |               0 |  313 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                   |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*   |           8 |               0 |    7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                                                                                                                                                                                                                                                                  |
| g20       | 3     | BUFGCE/O        | BUFGCE_X0Y75*   |         287 |               0 |  287 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                        |
| g25       | 10    | BUFG_GT/O       | BUFG_GT_X1Y10*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g31       | 22    | BUFG_GT/O       | BUFG_GT_X1Y22*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g32       | 21    | BUFG_GT/O       | BUFG_GT_X1Y21*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g33       | 15    | BUFG_GT/O       | BUFG_GT_X1Y15*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g34       | 13    | BUFG_GT/O       | BUFG_GT_X1Y37*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g35       | 19    | BUFG_GT/O       | BUFG_GT_X1Y43*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g36       | 5     | BUFG_GT/O       | BUFG_GT_X1Y29*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g37       | 11    | BUFG_GT/O       | BUFG_GT_X1Y35*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4+       | 17    | BUFG_GT/O       | BUFG_GT_X1Y89*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                  |
| g5+       | 6     | BUFG_GT/O       | BUFG_GT_X1Y78*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                 |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


67. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |          42 |               0 | 29 |      0 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


68. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |         100 |               0 | 75 |      0 |   24 |    0 |   1 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


69. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        5249 |               0 | 4848 |    348 |   36 |    0 |  17 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         821 |               0 |  821 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


70. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        4600 |               0 | 4514 |     64 |   12 |    0 |  10 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g7        | 13    | BUFGCE/O        | PBlock         |         512 |               0 |  509 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


71. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |         835 |               0 |  827 |      0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g7        | 13    | BUFGCE/O        | PBlock         |        8307 |               1 | 7855 |    403 |    9 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk         |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           8 |               0 |    8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g14       | 14    | BUFGCE/O        | PBlock         |          74 |               0 |   66 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/c0_riu_clk      |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g40+      | 6     | BUFGCE/O        | PBlock         |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


72. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           4 |               0 |  4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g20+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i        |
| g21+      | 10    | BUFGCE/O        | BUFGCE_X0Y82*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


73. Clock Region Cell Placement per Global Clock: Region X6Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g20+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i        |
| g21+      | 10    | BUFGCE/O        | BUFGCE_X0Y82*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


74. Clock Region Cell Placement per Global Clock: Region X7Y2
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |        5928 |               0 | 5261 |    666 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |         554 |               0 |  552 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                                |
| g1        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86*  |        2162 |               0 | 1880 |    280 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                  |
| g11       | 23    | BUFG_GT/O       | BUFG_GT_X1Y47*  |        2105 |               0 | 2095 |      4 |    1 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                |
| g2        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92*  |        1476 |               0 | 1472 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 |
| g17       | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |         285 |               0 |  285 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                    |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*   |          17 |               0 |   17 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                                                                                                                                                                                                                                                                   |
| g20       | 3     | BUFGCE/O        | BUFGCE_X0Y75*   |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                         |
| g21       | 10    | BUFGCE/O        | BUFGCE_X0Y82*   |          58 |               1 |   58 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                      |
| g26       | 13    | BUFG_GT/O       | BUFG_GT_X1Y61*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g27       | 22    | BUFG_GT/O       | BUFG_GT_X1Y70*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g29       | 15    | BUFG_GT/O       | BUFG_GT_X1Y87*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g30       | 19    | BUFG_GT/O       | BUFG_GT_X1Y91*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g38       | 5     | BUFG_GT/O       | BUFG_GT_X1Y53*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g39       | 11    | BUFG_GT/O       | BUFG_GT_X1Y59*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g4        | 17    | BUFG_GT/O       | BUFG_GT_X1Y89*  |          13 |               0 |   13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   |
| g5+       | 6     | BUFG_GT/O       | BUFG_GT_X1Y78*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


75. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


76. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |          24 |               0 |  3 |      0 |   21 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g7        | 13    | BUFGCE/O        | PBlock         |           1 |               0 |  0 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


77. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9513 |               0 | 8921 |    556 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g7        | 13    | BUFGCE/O        | PBlock         |        1690 |               0 | 1673 |      0 |   17 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         831 |               0 |  831 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         684 |               0 |  684 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


78. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        3393 |               0 | 3150 |    230 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g7        | 13    | BUFGCE/O        | PBlock         |        3850 |               0 | 3814 |     25 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           6 |               0 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


79. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |           0 |               2 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   2 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194*  |        1061 |               0 | 1058 |      1 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g7        | 13    | BUFGCE/O        | PBlock          |        4038 |               0 | 4035 |      1 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk         |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |         302 |               0 |  300 |      1 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*   |          34 |               0 |   33 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g17+      | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                              |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*   |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                             |
| g20       | 3     | BUFGCE/O        | BUFGCE_X0Y75*   |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                   |
| g21       | 10    | BUFGCE/O        | BUFGCE_X0Y82*   |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                                |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g40       | 6     | BUFGCE/O        | PBlock          |           6 |               0 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/sys_clk_in_bufg |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


80. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+-----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g7        | 13    | BUFGCE/O        | PBlock          |          20 |               0 |  20 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |         186 |               0 | 186 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*   |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g17+      | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                      |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*   |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                     |
| g20+      | 3     | BUFGCE/O        | BUFGCE_X0Y75*   |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i           |
| g21+      | 10    | BUFGCE/O        | BUFGCE_X0Y82*   |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
+-----------+-------+-----------------+-----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


81. Clock Region Cell Placement per Global Clock: Region X6Y3
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+-----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*   |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g17+      | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                   |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+-----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


82. Clock Region Cell Placement per Global Clock: Region X7Y3
-------------------------------------------------------------

+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint      | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84*  |        6777 |               0 | 6232 |    544 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*   |          21 |               0 |   21 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                                                                                                                                                                                                                                                                |
| g1        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86*  |        4398 |               0 | 4080 |    297 |   20 |    0 |   0 |  0 |    0 |   0 |       1 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                  |
| g11       | 23    | BUFG_GT/O       | BUFG_GT_X1Y47*  |        1020 |               0 | 1011 |      4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265*  |         257 |               0 |  257 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                     |
| g2        | 20    | BUFG_GT/O       | BUFG_GT_X1Y92*  |        1547 |               0 | 1542 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       1 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 |
| g17       | 18    | BUFGCTRL/O      | BUFGCTRL_X0Y30* |          20 |               0 |   20 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                    |
| g28       | 13    | BUFG_GT/O       | BUFG_GT_X1Y85*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g29+      | 15    | BUFG_GT/O       | BUFG_GT_X1Y87*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g30+      | 19    | BUFG_GT/O       | BUFG_GT_X1Y91*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g3        | 21    | BUFG_GT/O       | BUFG_GT_X1Y93*  |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4+       | 17    | BUFG_GT/O       | BUFG_GT_X1Y89*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   |
| g5        | 6     | BUFG_GT/O       | BUFG_GT_X1Y78*  |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+-----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


83. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


84. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        3199 |               0 | 2850 |    320 |   19 |    0 |  10 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g8        | 15    | BUFGCE/O        | PBlock         |          14 |               0 |    9 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


85. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        9864 |               0 | 9541 |    257 |   36 |    0 |  30 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g8        | 15    | BUFGCE/O        | PBlock         |        2170 |               0 | 2147 |      0 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          42 |               0 |   42 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         945 |               0 |  945 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


86. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6298 |               0 | 6284 |      0 |   12 |    0 |   2 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g8        | 15    | BUFGCE/O        | PBlock         |        1179 |               0 | 1175 |      0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           1 |               0 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           6 |               0 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


87. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK       |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        1753 |               0 | 1740 |      0 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1              |
| g8        | 15    | BUFGCE/O        | PBlock         |        9296 |               1 | 8957 |    288 |   11 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk    |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         345 |               0 |  345 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                     |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1            |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                          |
| g15       | 20    | BUFGCE/O        | PBlock         |          91 |               0 |   83 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/c0_riu_clk |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |          36 |               0 |   36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                           |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                       |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


88. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |         447 |               0 | 447 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g8        | 15    | BUFGCE/O        | PBlock         |         238 |               0 | 238 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         906 |               0 | 863 |     43 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |         266 |               0 | 266 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


89. Clock Region Cell Placement per Global Clock: Region X6Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


90. Clock Region Cell Placement per Global Clock: Region X7Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                   |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |       11111 |               0 | 11098 |      2 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          28 |               0 |    28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                    |
| g1        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86* |        1247 |               0 |  1247 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK      |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          39 |               0 |    39 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                         |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |         129 |               0 |   129 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                       |
| g19       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |          19 |               0 |    18 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


91. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           6 |               0 |  0 |      0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


92. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        1032 |               0 | 1002 |      0 |   24 |    0 |   6 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


93. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6536 |               0 | 6032 |    451 |   36 |    0 |  17 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g8        | 15    | BUFGCE/O        | PBlock         |        1170 |               0 | 1163 |      7 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          72 |               0 |   72 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         998 |               0 |  998 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           1 |               0 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


94. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        6823 |               0 | 6367 |    429 |   12 |    0 |  15 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g8        | 15    | BUFGCE/O        | PBlock         |        1538 |               0 | 1520 |     18 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          33 |               0 |   33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


95. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          25 |               0 |   24 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK            |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        2423 |               0 | 2035 |    373 |   15 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                   |
| g8        | 15    | BUFGCE/O        | PBlock         |        8250 |               1 | 7979 |    228 |    6 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk         |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          28 |               0 |   27 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                          |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                 |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                               |
| g15       | 20    | BUFGCE/O        | PBlock         |         269 |               0 |  260 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/c0_riu_clk      |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                            |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                  |
| g42       | 3     | BUFGCE/O        | PBlock         |          17 |               0 |   17 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/sys_clk_in_bufg |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


96. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK    |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |          69 |               0 |  69 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1           |
| g8        | 15    | BUFGCE/O        | PBlock         |          68 |               0 |  68 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         427 |               0 | 403 |     24 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                  |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1         |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                       |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           1 |               0 |   1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                        |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                    |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


97. Clock Region Cell Placement per Global Clock: Region X6Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


98. Clock Region Cell Placement per Global Clock: Region X7Y5
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                   |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |       11605 |               0 | 11583 |      0 |   22 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           5 |               0 |     5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                    |
| g1        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86* |         384 |               0 |   384 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK      |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          21 |               0 |    21 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                         |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |          76 |               0 |    76 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                       |
| g19       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           8 |               0 |     6 |      2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


99. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |          39 |               0 | 15 |      0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


100. Clock Region Cell Placement per Global Clock: Region X1Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |         146 |               0 | 122 |      0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


101. Clock Region Cell Placement per Global Clock: Region X2Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         925 |               0 |  925 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        4729 |               0 | 4580 |    113 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         843 |               0 |  843 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


102. Clock Region Cell Placement per Global Clock: Region X3Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         438 |               0 |  438 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        4609 |               0 | 4296 |    301 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         726 |               0 |  726 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         219 |               0 |  219 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


103. Clock Region Cell Placement per Global Clock: Region X4Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        1375 |               0 | 1374 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK       |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |        2589 |               0 | 2441 |    142 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1              |
| g8        | 15    | BUFGCE/O        | PBlock         |        4077 |               1 | 4032 |      3 |    2 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk    |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                     |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1            |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                          |
| g15       | 20    | BUFGCE/O        | PBlock         |         699 |               0 |  589 |     80 |   19 |    0 |   3 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/c0_riu_clk |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                           |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                       |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


104. Clock Region Cell Placement per Global Clock: Region X5Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         469 |               0 | 469 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |         192 |               0 | 192 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         423 |               0 | 387 |     36 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


105. Clock Region Cell Placement per Global Clock: Region X6Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          14 |               0 | 14 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |          34 |               0 | 34 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


106. Clock Region Cell Placement per Global Clock: Region X7Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                   |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        9369 |               0 | 9344 |      1 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           3 |               0 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                    |
| g1        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86* |         122 |               0 |  122 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK      |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          59 |               0 |   51 |      8 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                         |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |         111 |               0 |  109 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                       |
| g19+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


107. Clock Region Cell Placement per Global Clock: Region X0Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           2 |               0 |  0 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


108. Clock Region Cell Placement per Global Clock: Region X1Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |          47 |               0 | 24 |      0 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


109. Clock Region Cell Placement per Global Clock: Region X2Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        3465 |               0 | 3465 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |          50 |               0 |   14 |      0 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         443 |               0 |  443 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


110. Clock Region Cell Placement per Global Clock: Region X3Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        3345 |               0 | 3343 |      2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |          22 |               0 |   10 |      0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         234 |               0 |  184 |     50 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |         344 |               0 |  344 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


111. Clock Region Cell Placement per Global Clock: Region X4Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         765 |               0 | 760 |      5 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK       |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1              |
| g8        | 15    | BUFGCE/O        | PBlock         |         179 |               0 | 179 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/div_clk    |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         115 |               0 |  68 |     47 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                     |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1            |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                          |
| g15       | 20    | BUFGCE/O        | PBlock         |         545 |               0 | 539 |      2 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01/inst/u_ddr4_infrastructure/c0_riu_clk |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                           |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                       |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


112. Clock Region Cell Placement per Global Clock: Region X5Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        4042 |               0 | 4042 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         115 |               0 |   98 |     17 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


113. Clock Region Cell Placement per Global Clock: Region X6Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          74 |               0 | 74 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           2 |               0 |  2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


114. Clock Region Cell Placement per Global Clock: Region X7Y7
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        8327 |               0 | 8302 |      1 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          33 |               0 |   33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g1        | 14    | BUFG_GT/O       | BUFG_GT_X1Y86* |           6 |               0 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                       |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          25 |               0 |   25 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |         170 |               0 |  170 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                        |
| g19       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |          15 |               0 |   11 |      4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g22       | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           8 |               0 |    8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


115. Clock Region Cell Placement per Global Clock: Region X0Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


116. Clock Region Cell Placement per Global Clock: Region X1Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


117. Clock Region Cell Placement per Global Clock: Region X2Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          69 |               0 |   66 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          58 |               0 |   58 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |        2418 |               0 | 2415 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


118. Clock Region Cell Placement per Global Clock: Region X3Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         821 |               0 |  596 |    225 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         407 |               0 |  407 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |        1842 |               0 | 1830 |     12 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


119. Clock Region Cell Placement per Global Clock: Region X4Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        2777 |               0 | 2373 |    404 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                              |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          29 |               0 |   27 |      1 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |        1532 |               0 | 1012 |    520 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                            |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                        |
| g19+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g22+      | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                       |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


120. Clock Region Cell Placement per Global Clock: Region X5Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         947 |               0 | 792 |    155 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                              |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         130 |               0 | 130 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           4 |               0 |   4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                            |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                                                        |
| g19+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g22+      | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                       |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


121. Clock Region Cell Placement per Global Clock: Region X6Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        3701 |               0 | 3304 |    397 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                              |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        1290 |               0 | 1212 |     78 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                            |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g19+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g22+      | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                       |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


122. Clock Region Cell Placement per Global Clock: Region X7Y8
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |       14792 |               0 | 14789 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        2070 |               0 |  2046 |      1 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |         446 |               0 |   395 |     28 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g16       | 4     | BUFGCE/O        | BUFGCE_X0Y196* |         319 |               1 |   319 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g19+      | 6     | BUFGCE/O        | BUFGCE_X0Y198* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g22+      | 10    | BUFGCE/O        | BUFGCE_X0Y202* |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


123. Clock Region Cell Placement per Global Clock: Region X0Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


124. Clock Region Cell Placement per Global Clock: Region X1Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


125. Clock Region Cell Placement per Global Clock: Region X2Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


126. Clock Region Cell Placement per Global Clock: Region X3Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


127. Clock Region Cell Placement per Global Clock: Region X4Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


128. Clock Region Cell Placement per Global Clock: Region X5Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          42 |               0 | 38 |      4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


129. Clock Region Cell Placement per Global Clock: Region X6Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |         518 |               0 | 515 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 2     | BUFGCE/O        | BUFGCE_X0Y194* |          36 |               0 |  36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |         768 |               0 | 734 |     34 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10       | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |          36 |               0 |  36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23       | 16    | BUFGCE/O        | BUFGCE_X0Y280* |          36 |               0 |  36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24       | 9     | BUFGCE/O        | BUFGCE_X0Y273* |          36 |               0 |  36 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


130. Clock Region Cell Placement per Global Clock: Region X7Y9
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        4997 |               0 | 4974 |     23 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                              |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        4236 |               0 | 4215 |      4 |   17 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                            |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |        3054 |               0 | 2916 |    128 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g13       | 3     | BUFGCE/O        | BUFGCE_X0Y243* |           5 |               0 |    0 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                                                                   |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                                                           |
| g19       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |         168 |               0 |  152 |     16 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g22       | 10    | BUFGCE/O        | BUFGCE_X0Y202* |          35 |               1 |   35 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                                                       |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


131. Clock Region Cell Placement per Global Clock: Region X0Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


132. Clock Region Cell Placement per Global Clock: Region X1Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


133. Clock Region Cell Placement per Global Clock: Region X2Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


134. Clock Region Cell Placement per Global Clock: Region X3Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


135. Clock Region Cell Placement per Global Clock: Region X4Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               1 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g13+      | 3     | BUFGCE/O        | BUFGCE_X0Y243* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                             |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


136. Clock Region Cell Placement per Global Clock: Region X5Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g13+      | 3     | BUFGCE/O        | BUFGCE_X0Y243* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                             |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


137. Clock Region Cell Placement per Global Clock: Region X6Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |          10 |               0 | 10 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |          40 |               0 | 40 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g13+      | 3     | BUFGCE/O        | BUFGCE_X0Y243* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                             |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


138. Clock Region Cell Placement per Global Clock: Region X7Y10
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        3494 |               0 | 3385 |    108 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                       |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        5045 |               0 | 4902 |    121 |   22 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                                                                     |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |        2131 |               0 | 2073 |     54 |    0 |    0 |   4 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                                                          |
| g13       | 3     | BUFGCE/O        | BUFGCE_X0Y243* |        2318 |               0 | 2216 |     79 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                                                                   |
| g19       | 6     | BUFGCE/O        | BUFGCE_X0Y198* |         183 |               0 |  168 |     15 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                  |
| g22       | 10    | BUFGCE/O        | BUFGCE_X0Y202* |          11 |               0 |   11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


139. Clock Region Cell Placement per Global Clock: Region X0Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


140. Clock Region Cell Placement per Global Clock: Region X1Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


141. Clock Region Cell Placement per Global Clock: Region X2Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


142. Clock Region Cell Placement per Global Clock: Region X3Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


143. Clock Region Cell Placement per Global Clock: Region X4Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           1 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18       | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               1 |  0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23       | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               1 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


144. Clock Region Cell Placement per Global Clock: Region X5Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9+       | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g18+      | 7     | BUFGCE/O        | BUFGCE_X0Y79*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_out1                                  |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


145. Clock Region Cell Placement per Global Clock: Region X6Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 2     | BUFGCE/O        | BUFGCE_X0Y194* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |           6 |               0 |  6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g10+      | 0     | BUFGCE/O        | BUFGCE_X0Y72*  |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1      |
| g12+      | 1     | BUFGCE/O        | BUFGCE_X0Y265* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g16+      | 4     | BUFGCE/O        | BUFGCE_X0Y196* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/tck                                     |
| g23+      | 16    | BUFGCE/O        | BUFGCE_X0Y280* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/BUFG_O[0]                                 |
| g24+      | 9     | BUFGCE/O        | BUFGCE_X0Y273* |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1       |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


146. Clock Region Cell Placement per Global Clock: Region X7Y11
---------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |        5287 |               0 | 5055 |    229 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 8     | BUFGCE/O        | BUFGCE_X0Y80*  |        4267 |               0 | 4219 |     36 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_out1                               |
| g12       | 1     | BUFGCE/O        | BUFGCE_X0Y265* |          85 |               0 |   84 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clk_out1                                    |
| g13       | 3     | BUFGCE/O        | BUFGCE_X0Y243* |         563 |               0 |  537 |      6 |   20 |    0 |   0 |  0 |    0 |   0 |       0 | pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_out1                             |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


