<!DOCTYPE html>
<html lang="en">

<head>
  <title>
  RISCV Privileged Specification and Linux Kernel Deep-ish Dive · Techiedeepdive
</title>
  <meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="color-scheme" content="light dark">




<meta name="description" content="This is a deep-ish dive into the riscv privileged specifications and Linux kernel syscall implementation.

  Privileged specification tour
  
    
    Link to heading
  

To keep it short, There are 3 privilege levels

U (user) : 0
S (supervisor) : 1
Reserved
M (Machine) : 3

And specs describes them as

At any time, a RISC-V hardware thread (hart) is running at some privilege level encoded as a mode in one or more CSRs (control and status registers).">
<meta name="keywords" content="homepage, blog">



  <meta name="twitter:card" content="summary_large_image">
  <meta name="twitter:image" content="/">
  <meta name="twitter:title" content="RISCV Privileged Specification and Linux Kernel Deep-ish Dive">
  <meta name="twitter:description" content="This is a deep-ish dive into the riscv privileged specifications and Linux kernel syscall implementation.
Privileged specification tour Link to heading To keep it short, There are 3 privilege levels
U (user) : 0 S (supervisor) : 1 Reserved M (Machine) : 3 And specs describes them as
At any time, a RISC-V hardware thread (hart) is running at some privilege level encoded as a mode in one or more CSRs (control and status registers).">

<meta property="og:url" content="/posts/2022/01/riscv-privileged-specification-and-linux-kernel-deep-ish-dive/">
  <meta property="og:site_name" content="Techiedeepdive">
  <meta property="og:title" content="RISCV Privileged Specification and Linux Kernel Deep-ish Dive">
  <meta property="og:description" content="This is a deep-ish dive into the riscv privileged specifications and Linux kernel syscall implementation.
Privileged specification tour Link to heading To keep it short, There are 3 privilege levels
U (user) : 0 S (supervisor) : 1 Reserved M (Machine) : 3 And specs describes them as
At any time, a RISC-V hardware thread (hart) is running at some privilege level encoded as a mode in one or more CSRs (control and status registers).">
  <meta property="og:locale" content="en">
  <meta property="og:type" content="article">
    <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2022-01-07T00:00:00+00:00">
    <meta property="article:modified_time" content="2022-01-07T00:00:00+00:00">
    <meta property="article:tag" content="Riscv">
    <meta property="og:image" content="/">




<link rel="canonical" href="/posts/2022/01/riscv-privileged-specification-and-linux-kernel-deep-ish-dive/">


<link rel="preload" href="/fonts/fa-brands-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-regular-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-solid-900.woff2" as="font" type="font/woff2" crossorigin>


  
  
  <link rel="stylesheet" href="/css/coder.min.aa5ef26fa979d6793724ae2dbd71efa94fd16cb1c5c7db3b6651f21f9892a5fd.css" integrity="sha256-ql7yb6l51nk3JK4tvXHvqU/RbLHFx9s7ZlHyH5iSpf0=" crossorigin="anonymous" media="screen" />






  
    
    
    <link rel="stylesheet" href="/css/coder-dark.min.a00e6364bacbc8266ad1cc81230774a1397198f8cfb7bcba29b7d6fcb54ce57f.css" integrity="sha256-oA5jZLrLyCZq0cyBIwd0oTlxmPjPt7y6KbfW/LVM5X8=" crossorigin="anonymous" media="screen" />
  



 




<link rel="icon" type="image/svg+xml" href="/images/favicon.svg" sizes="any">
<link rel="icon" type="image/png" href="/images/favicon-32x32.png" sizes="32x32">
<link rel="icon" type="image/png" href="/images/favicon-16x16.png" sizes="16x16">

<link rel="apple-touch-icon" href="/images/apple-touch-icon.png">
<link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon.png">

<link rel="manifest" href="/site.webmanifest">
<link rel="mask-icon" href="/images/safari-pinned-tab.svg" color="#5bbad5">









</head>






<body class="preload-transitions colorscheme-auto">
  
<div class="float-container">
    <a id="dark-mode-toggle" class="colorscheme-toggle">
        <i class="fa-solid fa-adjust fa-fw" aria-hidden="true"></i>
    </a>
</div>


  <main class="wrapper">
    <nav class="navigation">
  <section class="container">
    
    <a class="navigation-title" href="/">
      Techiedeepdive
    </a>
    
    
      <input type="checkbox" id="menu-toggle" />
      <label class="menu-button float-right" for="menu-toggle">
        <i class="fa-solid fa-bars fa-fw" aria-hidden="true"></i>
      </label>
      <ul class="navigation-list">
        
          
            <li class="navigation-item">
              <a class="navigation-link " href="/posts">Blog</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/reading-list/">Reading list</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/tags/">Tags</a>
            </li>
          
        
        
      </ul>
    
  </section>
</nav>


    <div class="content">
      
  <section class="container post">
    <article>
      <header>
        <div class="post-title">
          <h1 class="title">
            <a class="title-link" href="/posts/2022/01/riscv-privileged-specification-and-linux-kernel-deep-ish-dive/">
              RISCV Privileged Specification and Linux Kernel Deep-ish Dive
            </a>
          </h1>
        </div>
        <div class="post-meta">
          <div class="date">
            <span class="posted-on">
              <i class="fa-solid fa-calendar" aria-hidden="true"></i>
              <time datetime="2022-01-07T00:00:00Z">
                January 7, 2022
              </time>
            </span>
            <span class="reading-time">
              <i class="fa-solid fa-clock" aria-hidden="true"></i>
              4-minute read
            </span>
          </div>
          
          
          <div class="tags">
  <i class="fa-solid fa-tag" aria-hidden="true"></i>
    <span class="tag">
      <a href="/tags/riscv/">Riscv</a>
    </span></div>

        </div>
      </header>

      <div class="post-content">
        
        <p>This is a deep-ish dive into the riscv privileged <a href="https://github.com/riscv/riscv-isa-manual/releases/download/Priv-v1.12/riscv-privileged-20211203.pdf"  class="external-link" target="_blank" rel="noopener">specifications</a> and Linux kernel syscall implementation.</p>
<h1 id="privileged-specification-tour">
  Privileged specification tour
  <a class="heading-link" href="#privileged-specification-tour">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p>To keep it short, There are 3 privilege levels</p>
<ul>
<li>U (user) : 0</li>
<li>S (supervisor) : 1</li>
<li>Reserved</li>
<li>M (Machine) : 3</li>
</ul>
<p>And specs describes them as</p>
<blockquote>
<p>At any time, a RISC-V hardware thread (hart) is running at some privilege level encoded as a mode in one or more CSRs (control and status registers).</p>
</blockquote>
<p>And</p>
<blockquote>
<p>All hardware implementations must provide M-mode, as this is the only mode that has unfettered access to the whole machine. The simplest RISC-V implementations may provide only M-mode, though this will provide no protection against incorrect or malicious application code</p>
</blockquote>
<h2 id="csrs">
  CSRs
  <a class="heading-link" href="#csrs">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<p>Chapter 2 describes two classes of instructions</p>
<blockquote>
<p>The SYSTEM major opcode is used to encode all privileged instructions in the RISC-V ISA. These can be divided into two main classes</p>
<p>those that atomically read-modify-write control and status registers (CSRs), which are defined in the Zicsr extension and other instructions</p>
</blockquote>
<p>Specs defines 12 bits for CSR encoding <code>csr[11:0]</code> and the last 4 bits encode permission and privilege.</p>
<ul>
<li>[11:10] write/read or read only</li>
<li>[9:8] privilege level that can access that register</li>
</ul>
<p>Table 2.1 describes CSR address ranges for example</p>
<blockquote>
<p>11 11 0XXX 0xF00-0xF7F Standard read-only</p>
</blockquote>
<p>Table 2.5 describes each of the these CSRs</p>
<blockquote>
<p>0xF11 MRO mvendorid Vendor ID</p>
</blockquote>
<p>Note: CSR instructions are defined in <strong>unprivileged specs chapter 9</strong> <code>“Zicsr”, Control and Status Register (CSR) Instructions</code></p>
<blockquote>
<p>RISC-V defines a separate address space of 4096 Control and Status registers associated with each hart. This chapter defines the full set of CSR instructions that operate on these CSRs.</p>
</blockquote>
<p><img alt="Example image" src="/riscv_csr_instructions.png"></p>
<h2 id="machine-level-isa">
  Machine-level ISA
  <a class="heading-link" href="#machine-level-isa">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<p>Section 3.1 defines the CSR (and Fields required) for M-level</p>
<blockquote>
<p>The mvendorid CSR is a 32-bit read-only register providing the JEDEC manufacturer ID of the provider of the core. This register must be readable in any implementation, but a value of 0 can be returned to indicate the field is not implemented or that this is a non-commercial implementation.</p>
</blockquote>
<p>Then in section 3.3, Machine-level instructions are:</p>
<ul>
<li>ECALL</li>
<li>MRET</li>
<li>WFI</li>
</ul>
<p>I will just put <code>ECALL</code> description for reference</p>
<blockquote>
<p>The ECALL instruction is used to make a request to the supporting execution environment.  When executed in U-mode, S-mode, or M-mode, it generates an environment-call-from-U-mode exception, environment-call-from-S-mode exception, or environment-call-from-M-mode exception, respectively, and performs no other operation.</p>
</blockquote>
<h1 id="deep-dive-into-linux-kernel">
  Deep Dive into Linux kernel
  <a class="heading-link" href="#deep-dive-into-linux-kernel">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p>Now that we had a quick tour through the specs Let&rsquo;s see it in action!</p>
<h2 id="kernel-csr-definitions">
  Kernel CSR definitions
  <a class="heading-link" href="#kernel-csr-definitions">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<p><code>include/asm/csr.h</code> defines the CSRs. I didn&rsquo;t find <code>mvendorid</code> but i thought <code>mstatus</code> is important enough to highlight.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-c" data-lang="c"><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">#define CSR_MSTATUS             0x300
</span></span></span></code></pre></div><p><img alt="Example image" src="/risv-mstatus.png"></p>
<p>For example, <code>arch/riscv/kernel/entry.S</code> uses as follows</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-c" data-lang="c"><span style="display:flex;"><span>csrw CSR_SCRATCH, x0
</span></span></code></pre></div><h2 id="exception-handler-and-mret">
  Exception handler and mret
  <a class="heading-link" href="#exception-handler-and-mret">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<p>I will start with <code>handle_exception</code> which calls <code>mret</code> and work my way backward</p>
<p><code>arch/riscv/kernel/entry.S</code> defines <code>handle_exception</code> which handle syscalls (among other exceptions).</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-asm" data-lang="asm"><span style="display:flex;"><span><span style="color:#d2a8ff;font-weight:bold">ENTRY</span>(<span style="color:#79c0ff;font-weight:bold">handle_exception</span>)
</span></span></code></pre></div><p>Naturally, It has to use <code>mret</code> (or <code>sret</code>).</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-asm" data-lang="asm"><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">#ifdef CONFIG_RISCV_M_MODE
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>         <span style="color:#d2a8ff;font-weight:bold">mret</span>
</span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">#else
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>         <span style="color:#d2a8ff;font-weight:bold">sret</span>
</span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">#endif
</span></span></span></code></pre></div><p>And <code>handle_exception</code> is installed in <code>_start</code> defined in <code>arch/riscv/kernel/head.S</code>. As far as i remember, <code>_start</code> is called from boot code(revisit later).</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-asm" data-lang="asm"><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">call</span> <span style="color:#79c0ff;font-weight:bold">setup_trap_vector</span>
</span></span><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">tail</span> <span style="color:#79c0ff;font-weight:bold">smp_callin</span>
</span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">#endif /* CONFIG_SMP */
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>
</span></span><span style="display:flex;"><span>.align <span style="color:#a5d6ff">2</span>
</span></span><span style="display:flex;"><span><span style="color:#79c0ff;font-weight:bold">setup_trap_vector:</span>
</span></span><span style="display:flex;"><span>        <span style="color:#8b949e;font-style:italic">/* Set trap vector to exception handler */</span>
</span></span><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">la</span> <span style="color:#79c0ff;font-weight:bold">a0</span>, <span style="color:#79c0ff;font-weight:bold">handle_exception</span>
</span></span><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">csrw</span> <span style="color:#79c0ff;font-weight:bold">CSR_TVEC</span>, <span style="color:#79c0ff;font-weight:bold">a0</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        <span style="color:#8b949e;font-style:italic">/*
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">         * Set sup0 scratch register to 0, indicating to exception vector that
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">         * we are presently executing in kernel.
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">         */</span>
</span></span><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">csrw</span> <span style="color:#79c0ff;font-weight:bold">CSR_SCRATCH</span>, <span style="color:#79c0ff;font-weight:bold">zero</span>
</span></span><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">ret</span>
</span></span></code></pre></div><p>And from the spec:</p>
<blockquote>
<p>The mtvec register is an MXLEN-bit WARL read/write register that holds trap vector configuration, consisting of a vector base address (BASE) and a vector mode (MODE)</p>
</blockquote>
<h2 id="calling-ecall">
  Calling ecall
  <a class="heading-link" href="#calling-ecall">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<p>At this point, we can see the kernel side of the exception. Now, We need to see the user land calling <code>ecall</code>.
Initially i tried to find a way to write C code that generates syscall <code>ecall</code> but it didn&rsquo;t work. I think glibc does the <code>syscall</code>(will have cicle back later).</p>
<p>I grep&rsquo;ed through the kernel and found <code>syscall</code> after setting <code>syscall</code> number in <code>a7</code>.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-asm" data-lang="asm"><span style="display:flex;"><span><span style="color:#d2a8ff;font-weight:bold">ENTRY</span>(<span style="color:#79c0ff;font-weight:bold">__vdso_getcpu</span>)
</span></span><span style="display:flex;"><span>        .cfi_startproc
</span></span><span style="display:flex;"><span>        <span style="color:#8b949e;font-style:italic">/* For now, just do the syscall. */</span>
</span></span><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">li</span> <span style="color:#79c0ff;font-weight:bold">a7</span>, <span style="color:#79c0ff;font-weight:bold">__NR_getcpu</span>
</span></span><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">ecall</span>
</span></span><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">ret</span>
</span></span><span style="display:flex;"><span>        .cfi_endproc
</span></span><span style="display:flex;"><span><span style="color:#d2a8ff;font-weight:bold">ENDPROC</span>(<span style="color:#79c0ff;font-weight:bold">__vdso_getcpu</span>)
</span></span></code></pre></div>
      </div>


      <footer>
        


        
        
        
        
        
        
        
      </footer>
    </article>

    
  </section>

    </div>

    <footer class="footer">
  <section class="container">
    ©
    
    2024
    
    ·
    
      Licensed under <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">CC BY-SA-4.0</a>
    ·
    
    Powered by <a href="https://gohugo.io/" target="_blank" rel="noopener">Hugo</a> & <a href="https://github.com/luizdepra/hugo-coder/" target="_blank" rel="noopener">Coder</a>.
    
  </section>
</footer>

  </main>

  

  
  
  <script src="/js/coder.min.6ae284be93d2d19dad1f02b0039508d9aab3180a12a06dcc71b0b0ef7825a317.js" integrity="sha256-auKEvpPS0Z2tHwKwA5UI2aqzGAoSoG3McbCw73gloxc="></script>
  

  

  


  

  

  

  

  

  

  

  

  

  

  

  

  

  

  

  
</body>

</html>
