/*
 * Copyright (c) 2014-2015 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <generated/autoconf.h>
/dts-v1/;

/plugin/;
#include <dt-bindings/clock/mt8167-clk.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include "mt8167-pinfunc.h"
#include "bat_setting/Walnut_bat_setting.dtsi"
#include <dt-bindings/gpio/gpio.h>
#define ROOT_NODE &odm

ROOT_NODE {
	dummy1v8: fixedregulator@0 {
		compatible = "regulator-fixed";
		regulator-name = "mmc_io";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

	dummy3v3: fixedregulator@1 {
		compatible = "regulator-fixed";
		regulator-name = "mmc_power";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
	};

	sdio_fixed_3v3: fixedregulator@2 {
		compatible = "regulator-fixed";
		regulator-name = "sdio_fixed_3v3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&pio 2 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		startup-delay-us = <500000>;
	};

	mtcpufreq {
		compatible = "mediatek,mt8167-cpufreq";
	};

	mt8167_audio_codec: mt8167_audio_codec {
		compatible = "mediatek,mt8167-codec";
		clocks = <&topckgen CLK_TOP_AUDIO>;
		clock-names = "bus";
		mediatek,afe-regmap = <&afe>;
		mediatek,apmixedsys-regmap = <&apmixedsys>;
		mediatek,pwrap-regmap = <&pwrap>;
		mediatek,speaker-mode = <0>; /* 0(CLASSD) 1(CLASSAB) */
		mediatek,dmic-wire-mode = <1>;
		/* 0(ONE_WIRE) 1(TWO_WIRE) */
		mediatek,headphone-cap-sel = <1>;/* 0(10UF) 1(22UF) 2(33UF) 3(47UF) */
		spk-mute = <&pio 68 0>;
	};

	panel: panel@0 {
		compatible = "hx8394d_wxga_dsi_vdo";
		reg-lcm-supply = <&mt6392_vgp2_reg>;
		reg-lcm_3v3-supply = <&mt6392_vgp1_reg>;
		status = "okay";
	};

	sound: sound {
		compatible = "mediatek,mt8167s-som";
		mediatek,platform = <&afe>;
		pinctrl-names = "default";
		pinctrl-0 = <&aud_pins_default>;
		tdmadc-1p8v-supply = <&mt6392_vcn18_reg>;
		tdmadc-3p3v-supply = <&mt6392_vmch_reg>;
		mediatek,audio-codec = <&tas5782m>;
		status = "okay";
	};

	vibrator0:vibrator@0 {
		compatible = "mediatek,vibrator";
		vib_timer = <25>;
		vib_limit = <9>;
		vib_vol= <5>;
	};

	/* WiFi */
	mediatek,mt7668-wifi {
		compatible = "mediatek,mt7668_wifi_ctrl";
		interrupt-parent = <&pio>;
		interrupts = <6 IRQ_TYPE_EDGE_FALLING>, /* WOW IRQ */
			<5 IRQ_TYPE_EDGE_FALLING>; /* BEACON TSF IRQ */
		status = "okay";
	};

	tboard_thermistor: thermal-sensor {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&auxadc 0>;
		io-channel-names = "sensor-channel";
	};
};

&afe {
	/* 0(HDMI) 1(I2S) 2(TDM) */
	mediatek,tdm-out-mode = <0>;
	/*0(Spearated Mode) 1(Share Mode)*/
	mediatek,i2s-clock-modes = <1 1>;
	/*overwrite original sram layout*/
	reg = <0 0x11140000 0 0x1000>,
	      <0 0x11141000 0 0x9000>,
	      <0 0x100000 0 0xdc00>;
};

&auxadc {
	status = "okay";
};

&bat_comm {
	interrupt-parent = <&pmic>;
	interrupts = <10 IRQ_TYPE_LEVEL_HIGH>;
};

&consys {
	pinctrl-names = "default", "gps_lna_state_init",
		"gps_lna_state_oh", "gps_lna_state_ol";
	pinctrl-0 = <&consys_pins_default>;
	pinctrl-1 = <&gpslna_pins_init>;
	pinctrl-2 = <&gpslna_pins_oh>;
	pinctrl-3 = <&gpslna_pins_ol>;
	vcn18-supply = <&mt6392_vcn18_reg>;
	vcn35-supply = <&mt6392_vcn35_reg>;
	status = "okay";
};

&cpu0 {
	proc-supply = <&mt6392_vproc_reg>;
};

&cpu1 {
	proc-supply = <&mt6392_vproc_reg>;
};

&cpu2 {
	proc-supply = <&mt6392_vproc_reg>;
};

&cpu3 {
	proc-supply = <&mt6392_vproc_reg>;
};

&hdmi0 {
	pinctrl-names = "default", "hdmi_hpd";
	pinctrl-0 = <&hdmi_pins_default>;
	pinctrl-1 = <&hdmi_pins_hpd>;
	status = "okay";
};

&spi{
	status = "okay";
	
	rt5680_spi@0{   
		compatible = "realtek,rt5680_spi";
		reg = <0>;
		status = "okay";
		spi-max-frequency = <1000000>;
		pinctrl-names = "default";
		pinctrl-0 = <&spi_pins_default>;
	};
};

&i2c0 {
	pinctrl-names = "default";
	pinctrl-0 = <&i2c0_pins_a>;
	status = "okay";

	cap_touch@5d {
		compatible = "mediatek,cap_touch";
		reg = <0x5d>;
		status = "disabled";
		interrupt-parent = <&pio>;
		interrupts = <8 IRQ_TYPE_EDGE_FALLING>;
		int-gpio = <&pio 8 0>;
		rst-gpio = <&pio 9 0>;
	};

	strobe_main@63 {
		compatible = "mediatek,strobe_main";
		reg = <0x63>;
	};
	
	apds9500@73 {
		compatible = "apds9500";
		reg = <0x73>;
		apds_gpio_int = <&pio 18 0>;
		pinctrl-names = "default";
		pinctrl-0 = <&apds9500_int>;
		apds9500-3v3-supply = <&mt6392_vmch_reg>;
	};
	
	bh1749@38{
		compatible = "mediatek,bh1749_i2c";
		reg = <0x38>;
	};
/*	
	vcnl4200@51 {
		compatible = "vcnl4200";
		reg = <0x51>;
		interrupt-parent = <&pio>;
		interrupts = <13 IRQ_TYPE_EDGE_FALLING>;     
		capella,intrpin-gpios = <&pio 13 0>;
		capella,slave_address = <0x51>;
		pinctrl-names = "default";
		pinctrl-0 = <&vcnl4200_int>;

		als_level = <0 328 861 1377 3125 7721 7767 12621 23062 28430 33274 47116 57694 57694 65535>;
		als_value = <0 133 304 502 1004 2005 3058 5005 8008 10010 12000 16000 20000 20000 20000 20000>;
		ps_threshold_high = <26>;
		ps_threshold_low = <21>;
		is_batch_supported_ps = <0>;
		is_batch_supported_als = <0>;
	};
*/
	vcnl4200_new@51{
		compatible = "vcnl4200";
		reg = <0x51>;
		interrupt-parent = <&pio>;
		interrupts = <13 IRQ_TYPE_EDGE_FALLING>;     
		capella,intrpin-gpios = <&pio 13 0>;
		capella,slave_address = <0x51>;
		pinctrl-names = "default";
		pinctrl-0 = <&vcnl4200_int>;

		als_level = <0 328 861 1377 3125 7721 7767 12621 23062 28430 33274 47116 57694 57694 65535>;
		als_value = <0 133 304 502 1004 2005 3058 5005 8008 10010 12000 16000 20000 20000 20000 20000>;
		ps_threshold_high = <26>;
		ps_threshold_low = <21>;
		is_batch_supported_ps = <0>;
		is_batch_supported_als = <0>;
	};

};

&i2c1 {
	pinctrl-names = "default";
	pinctrl-0 = <&i2c1_pins_a>;
	status = "okay";
	clock-frequency = <100000>;
	
	LT9211@0x2d{
		compatible = "LT9211";
		reg = <0x2d>;
		enable_gpio = <&pio 8 0>;
		reset_gpio = <&pio 66 0>;
		bl_enable = <&pio 7 0>;
		lcd_power = <&pio 15 0>;
	};
	
	as9061d@11{
		compatible = "as9061d";
		reg = <0x11>;
		int-gpio      = <&pio 65 0>;
		volUp-gpio    = <&pio 40 0>;
		volDown-gpio  = <&pio 41 0>;
		micMute-gpio  = <&pio 42 0>;
		pinctrl-names = "default","key_volUp","key_volDown","key_micMute";
		pinctrl-0 = <&as9061d_pins_int>;
		pinctrl-1 = <&as9061d_pins_volUp>;
		pinctrl-2 = <&as9061d_pins_volDown>;
		pinctrl-3 = <&as9061d_pins_micMute>;
	};
	
	kd_camera_hw1@36 {
		compatible = "mediatek,camera_main";
		reg = <0x36>;
		status = "disabled";
	};

	kd_camera_hw2@10 {
		compatible = "mediatek,camera_sub";
		reg = <0x10>;
		status = "disabled";
	};

	 camera_main_af@0c {
		compatible = "mediatek,CAMERA_MAIN_AF";
		reg = <0x0c>;
		status = "disabled";
	};

	gsensor_mtk: gsensor@0e {
		compatible = "mediatek,gsensor";
		reg = <0x0e>;
		i2c_num	= <1>;
		i2c_addr = <0x0e 0 0 0>;
		direction = <1>;
		power_id = <0xffff>;
		power_vol = <0>;
		firlen = <0>;
		is_batch_supported = <0>;
	};

	tlv320aic3101@1b{
		compatible = "ti,tlv320aic3101";
		reg = <0x1b>;
		rst-gpio = <&pio 24 0>;
	};
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&i2c2_pins_a>;
	status = "okay";

	tas5782m: tas5782m@48 {
		compatible = "ti,tas5782m";
		reg = <0x48>;
		//rst_gpio = <&pio 107 0>;
		//power_gpio = <&pio 108 0>;
	};
	
	rt5680:rt5680@2d{   
		compatible = "realtek,rt5680";
		reg = <0x2d>;
		rst-gpio = <&pio 69 0>;
	};
};

/* Main Cam */
&kd_camera_hw1 {
	reg-vcama-supply = <&mt6392_vcama_reg>;		/* AVDD */
	reg-vcamd-supply = <&mt6392_vcamd_reg>;		/* DVDD */
	reg-vcamio-supply = <&mt6392_vcamio_reg>;	/* DOVDD */
	reg-vcamaf-supply = <&mt6392_vcamaf_reg>;	/* AFVDD */

	pinctrl-names = "default",
		"cam_mclk", "cam_gpio84", "cam_gpio85",
		"cam_gpio86", "cam_gpio87", "cam_gpio88",  "cam_gpio89";

	pinctrl-0 = <&camera_pins_default>;
	pinctrl-1 = <&camera_pins_cam_mclk>;
	pinctrl-2 = <&camera_pins_gpio84>;
	pinctrl-3 = <&camera_pins_gpio85>;
	pinctrl-4 = <&camera_pins_gpio86>;
	pinctrl-5 = <&camera_pins_gpio87>;
	pinctrl-6 = <&camera_pins_gpio88>;
	pinctrl-7 = <&camera_pins_gpio89>;

	cam0_rst = <&pio 10 0>;
	cam0_pdn = <&pio 7 0>;
	cam1_rst = <&pio 10 0>;
	cam1_pdn = <&pio 7 0>;
	status = "okay";
};

/* Sub Cam */
/* Same power pins as Main, actually, it can be commented */
&kd_camera_hw2 {
	reg-vcama-supply = <&mt6392_vcama_reg>;		/* AVDD */
	reg-vcamd-supply = <&mt6392_vcamd_reg>;		/* DVDD */
	reg-vcamio-supply = <&mt6392_vcamio_reg>;	/* DOVDD */
	reg-vcamaf-supply = <&mt6392_vcamaf_reg>;	/* AFVDD */
};

&keypad {
	pinctrl-names = "default";
	pinctrl-0 = <&kpd_pins_default>;
	status = "disabled";
	mediatek,kpd-key-debounce = <1024>;
	mediatek,kpd-sw-pwrkey = <116>;
	mediatek,kpd-hw-pwrkey = <8>;
	mediatek,kpd-sw-rstkey  = <0>;
	mediatek,kpd-hw-rstkey = <17>;
	mediatek,kpd-use-extend-type = <0>;
	/*HW Keycode [0~71] -> Linux Keycode*/
	mediatek,kpd-hw-map-num = <72>;
	mediatek,kpd-hw-init-map = <115 50 0 0 0 0 0 0 0 30 164
		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		0 0 0 0 0 0 0 0 0 >;
	mediatek,kpd-pwrkey-eint-gpio = <0>;
	mediatek,kpd-pwkey-gpio-din  = <0>;
	mediatek,kpd-hw-dl-key0 = <0>;
	mediatek,kpd-hw-dl-key1 = <17>;
	mediatek,kpd-hw-dl-key2 = <8>;
	mediatek,kpd-hw-recovery-key = <17>;
	mediatek,kpd-hw-factory-key  = <0>;
};

&led6 {
	ate_gpio = <&pio 43 0>;
};

&mmc0 {
	pinctrl-names = "default", "state_uhs";
	pinctrl-0 = <&mmc0_pins_default>;
	pinctrl-1 = <&mmc0_pins_uhs>;
	status = "okay";
	bus-width = <8>;
	max-frequency = <200000000>;
	cap-mmc-highspeed;
	mmc-hs200-1_8v;
	cap-mmc-hw-reset;
	vmmc-supply = <&mt6392_vemc3v3_reg>;
	vqmmc-supply = <&mt6392_vio18_reg>;
	non-removable;
};

&mmc1 {
	compatible = "mediatek,mt8167-sdio";
	pinctrl-names = "state_eint", "default",
		"state_uhs", "state_dat1";
	pinctrl-0 = <&mmc1_pins_eint>;
	pinctrl-1 = <&mmc1_pins_default>;
	pinctrl-2 = <&mmc1_pins_uhs>;
	pinctrl-3 = <&mmc1_pins_dat1>;
	eint-gpios = <&pio 107 0>;
	status = "okay";
	bus-width = <4>;
	max-frequency = <200000000>;
	cap-sd-highspeed;
	sd-uhs-sdr50;
	sd-uhs-sdr104;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	vmmc-supply = <&sdio_fixed_3v3>;
	vqmmc-supply = <&mt6392_vcn18_reg>;
	cap-sdio-irq;
	non-removable;
	//mt76x8_pmu_en_gpio = <&pio 2 0>;
	//mt76x8_pmu_en_delay = <5>; /* ms */
};


&mmc2 {
	pinctrl-names = "state_eint", "default",
		"state_uhs", "state_dat1";
	pinctrl-0 = <&mmc2_pins_eint>;
	pinctrl-1 = <&mmc2_pins_default>;
	pinctrl-2 = <&mmc2_pins_uhs>;
	pinctrl-3 = <&mmc2_pins_dat1>;
	eint-gpios = <&pio 71 0>;
	status = "disabled";
	bus-width = <4>;
	max-frequency = <200000000>;
	cap-sd-highspeed;
	sd-uhs-sdr50;
	sd-uhs-sdr104;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	vmmc-supply = <&sdio_fixed_3v3>;
	cap-sdio-irq;
	non-removable;
	mt76x8_pmu_en_gpio = <&pio 2 0>;
	mt76x8_pmu_en_delay = <5>; /* ms */
};

&mt6392_audio_codec {
	mediatek,speaker-mode = <0>; /* 0(CLASSD) 1(CLASSAB) */
	status = "okay";
};

&mt6392_vm_reg {
	regulator-always-on;
	regulator-boot-on;
};

&pio {
	pinctrl-names = "default";
	pinctrl-0 = <&state_default>;

	state_default:pinconf_default {
	};

	aud_pins_default: audiodefault {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_25_EINT25__FUNC_I2S_8CH_MCK>,
				 <MT8167_PIN_71_MSDC2_DAT1__FUNC_I2S_8CH_DO1>, 
				 <MT8167_PIN_72_MSDC2_DAT2__FUNC_I2S_8CH_LRCK>, 
				 <MT8167_PIN_73_MSDC2_DAT3__FUNC_I2S_8CH_BCK>, 
				 <MT8167_PIN_20_EINT20__FUNC_I2S3_DO>,
                                 <MT8167_PIN_36_MRG_CLK__FUNC_I2S0_BCK>,
                                 <MT8167_PIN_37_MRG_SYNC__FUNC_I2S0_LRCK>,
                                 <MT8167_PIN_38_MRG_DI__FUNC_I2S0_DI>,
                                 <MT8167_PIN_39_MRG_DO__FUNC_I2S0_MCK>,
				 <MT8167_PIN_1_EINT1__FUNC_I2S2_DI>;
				 drive-strength = <MTK_DRIVE_4mA>;
		};
	};
	
	spi_pins_default: rt5680default {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_48_SPI_CS__FUNC_SPI_CSB>,
				 <MT8167_PIN_49_SPI_CK__FUNC_SPI_CLK>, 
				 <MT8167_PIN_50_SPI_MI__FUNC_SPI_MI>, 
				 <MT8167_PIN_51_SPI_MO__FUNC_SPI_MO>;	 
		};
	};

	/* CAMERA GPIO standardization */
	/* default mode */
	camera_pins_default: camdefault {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_84_RDN0__FUNC_RDN0>,
				<MT8167_PIN_85_RDP0__FUNC_RDP0>,
				<MT8167_PIN_86_RDN1__FUNC_RDN1>,
				<MT8167_PIN_87_RDP1__FUNC_RDP1>,
				<MT8167_PIN_88_RCN__FUNC_RCN>,
				<MT8167_PIN_89_RCP__FUNC_RCP>;
		};
	};

	camera_pins_cam_mclk: cam_pin_mclk {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_102_CMMCLK__FUNC_CMMCLK>;
		};
	};

	camera_pins_gpio88: cam_pin_gpio88 {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_88_RCN__FUNC_RCN>;
		};
	};

	camera_pins_gpio89: cam_pin_gpio89 {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_89_RCP__FUNC_RCP>;
		};
	};

	camera_pins_gpio86: cam_pin_gpio86 {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_86_RDN1__FUNC_RDN1>;
		};
	};

	camera_pins_gpio87: cam_pin_gpio87 {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_87_RDP1__FUNC_RDP1>;
		};
	};

	camera_pins_gpio84: cam_pin_gpio84 {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_84_RDN0__FUNC_RDN0>;
		};
	};

	camera_pins_gpio85: cam_pin_gpio85 {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_85_RDP0__FUNC_RDP0>;
		};
	};

	/* CONSYS GPIO Settings - Start */
	consys_pins_default: default {

	};
	/* CONSYS GPIO Settings - End */

	CTP_pins_default: eint0default {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_8_EINT8__FUNC_GPIO8>;
			slew-rate = <0>;
			bias-disable;
		};
	};

	CTP_pins_eint_as_int: eint@0 {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_8_EINT8__FUNC_GPIO8>;
			slew-rate = <0>;
			bias-disable;
		};
	};

	CTP_pins_eint_output0: eintoutput0 {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_8_EINT8__FUNC_GPIO8>;
			slew-rate = <1>;
			output-low;
		};
	};

	CTP_pins_eint_output1: eintoutput1 {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_8_EINT8__FUNC_GPIO8>;
			slew-rate = <1>;
			output-high;
		};
	};

	CTP_pins_rst_output0: rstoutput0 {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_9_EINT9__FUNC_GPIO9>;
			slew-rate = <1>;
			output-low;
		};
	};

	CTP_pins_rst_output1: rstoutput1 {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_9_EINT9__FUNC_GPIO9>;
			slew-rate = <1>;
			output-high;
		};
	};

	/* CONSYS GPIO Settings - Start */
	gpslna_pins_init: gpslna@0 {
	};

	gpslna_pins_oh: gpslna@1 {
	};

	gpslna_pins_ol: gpslna@2 {
	};
	/* CONSYS GPIO Settings - End */

	hdmi_pins_default: hdmi_pins_default {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_123_HDMISCK__FUNC_HDMISCK>,
				<MT8167_PIN_124_HDMISD__FUNC_HDMISD>;
		};
	};

	hdmi_pins_hpd: hdmi_pins_hpd {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_122_HTPLG__FUNC_HTPLG>;
			slew-rate = <0>;
			bias-pull-down;
		};
	};

	i2c0_pins_a: i2c0@0 {
		pins1 {
			pinmux = <MT8167_PIN_58_SDA0__FUNC_SDA0_0>,
				 <MT8167_PIN_59_SCL0__FUNC_SCL0_0>;
			bias-disable;
		};
	};

	i2c1_pins_a: i2c1@0 {
		pins1 {
			pinmux = <MT8167_PIN_52_SDA1__FUNC_SDA1_0>,
				 <MT8167_PIN_53_SCL1__FUNC_SCL1_0>;
			bias-disable;
		};
	};

	i2c2_pins_a: i2c2@0 {
		pins1 {
			pinmux = <MT8167_PIN_60_SDA2__FUNC_SDA2_0>,
				 <MT8167_PIN_61_SCL2__FUNC_SCL2_0>;
			bias-disable;
		};
	};

	kpd_pins_default: kpddefault {
		pins_cols {
			pinmux = <MT8167_PIN_42_KPCOL0__FUNC_KPCOL0>,
				 <MT8167_PIN_43_KPCOL1__FUNC_KPCOL1>;
			input-enable;
			bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
		};

		pins_rows {
			pinmux = <MT8167_PIN_40_KPROW0__FUNC_KPROW0>,
				 <MT8167_PIN_41_KPROW1__FUNC_KPROW1>;
			output-low;
			bias-disable;
		};
	};

	dpi_pins_default: dpi_pins_default {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_0_EINT0__FUNC_DPI_CK>,
			<MT8167_PIN_24_EINT24__FUNC_DPI_DE>,
			<MT8167_PIN_25_EINT25__FUNC_DPI_VSYNC>,
			<MT8167_PIN_35_UTXD2__FUNC_DPI_HSYNC>,
			<MT8167_PIN_13_EINT13__FUNC_DPI_D0>,
			<MT8167_PIN_34_URXD2__FUNC_DPI_D5>,
			<MT8167_PIN_7_EINT7__FUNC_DPI_D6>,
			<MT8167_PIN_8_EINT8__FUNC_DPI_D7>,
			<MT8167_PIN_9_EINT9__FUNC_DPI_D8>,
			<MT8167_PIN_10_EINT10__FUNC_DPI_D9>,
			//<MT8167_PIN_11_EINT11__FUNC_DPI_D10>,
			<MT8167_PIN_12_EINT12__FUNC_DPI_D11>,
			<MT8167_PIN_1_EINT1__FUNC_DPI_D12>,
			//<MT8167_PIN_2_EINT2__FUNC_DPI_D13>,
			//<MT8167_PIN_3_EINT3__FUNC_DPI_D14>,
			<MT8167_PIN_4_EINT4__FUNC_DPI_D15>,
			<MT8167_PIN_5_EINT5__FUNC_DPI_D16>,
			<MT8167_PIN_6_EINT6__FUNC_DPI_D17>;
			drive-strength = <MTK_DRIVE_8mA>;
		};
	};

	mmc0_pins_default: mmc0default {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_120_MSDC0_DAT0__FUNC_MSDC0_DAT0>,
				<MT8167_PIN_119_MSDC0_DAT1__FUNC_MSDC0_DAT1>,
				<MT8167_PIN_118_MSDC0_DAT2__FUNC_MSDC0_DAT2>,
				<MT8167_PIN_117_MSDC0_DAT3__FUNC_MSDC0_DAT3>,
				<MT8167_PIN_113_MSDC0_DAT4__FUNC_MSDC0_DAT4>,
				<MT8167_PIN_112_MSDC0_DAT5__FUNC_MSDC0_DAT5>,
				<MT8167_PIN_111_MSDC0_DAT6__FUNC_MSDC0_DAT6>,
				<MT8167_PIN_110_MSDC0_DAT7__FUNC_MSDC0_DAT7>,
				<MT8167_PIN_115_MSDC0_CMD__FUNC_MSDC0_CMD>;
			input-enable;
			bias-pull-up;
		};

		pins_clk {
			pinmux = <MT8167_PIN_116_MSDC0_CLK__FUNC_MSDC0_CLK>;
			bias-pull-down;
		};

		pins_rst {
			pinmux = <MT8167_PIN_114_MSDC0_RSTB__FUNC_MSDC0_RSTB>;
			bias-pull-up;
		};
	};

	mmc0_pins_uhs: mmc0@0{
		pins_cmd_dat {
			pinmux = <MT8167_PIN_120_MSDC0_DAT0__FUNC_MSDC0_DAT0>,
				<MT8167_PIN_119_MSDC0_DAT1__FUNC_MSDC0_DAT1>,
				<MT8167_PIN_118_MSDC0_DAT2__FUNC_MSDC0_DAT2>,
				<MT8167_PIN_117_MSDC0_DAT3__FUNC_MSDC0_DAT3>,
				<MT8167_PIN_113_MSDC0_DAT4__FUNC_MSDC0_DAT4>,
				<MT8167_PIN_112_MSDC0_DAT5__FUNC_MSDC0_DAT5>,
				<MT8167_PIN_111_MSDC0_DAT6__FUNC_MSDC0_DAT6>,
				<MT8167_PIN_110_MSDC0_DAT7__FUNC_MSDC0_DAT7>,
				<MT8167_PIN_115_MSDC0_CMD__FUNC_MSDC0_CMD>;
			input-enable;
			drive-strength = <MTK_DRIVE_6mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
		};

		pins_clk {
			pinmux = <MT8167_PIN_116_MSDC0_CLK__FUNC_MSDC0_CLK>;
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
		};

		pins_rst {
			pinmux = <MT8167_PIN_114_MSDC0_RSTB__FUNC_MSDC0_RSTB>;
			bias-pull-up;
		};
	};


	mmc1_pins_eint: dat1_eint {
		pins_dat1 {
			pinmux = <MT8167_PIN_107_MSDC1_DAT1__FUNC_MSDC1_DAT1>;
			input-enable;
			bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
		};
	};

	mmc1_pins_default: mmc1default {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_106_MSDC1_DAT0__FUNC_MSDC1_DAT0>,
			       <MT8167_PIN_107_MSDC1_DAT1__FUNC_MSDC1_DAT1>,
			       <MT8167_PIN_108_MSDC1_DAT2__FUNC_MSDC1_DAT2>,
			       <MT8167_PIN_109_MSDC1_DAT3__FUNC_MSDC1_DAT3>,
			       <MT8167_PIN_104_MSDC1_CMD__FUNC_MSDC1_CMD>;
			input-enable;
			drive-strength = <MTK_DRIVE_6mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
		};

		pins_clk {
			pinmux = <MT8167_PIN_105_MSDC1_CLK__FUNC_MSDC1_CLK>;
			drive-strength = <MTK_DRIVE_6mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
		};
		
		pins_wifi_en {
			pinmux = <MT8167_PIN_3_EINT3__FUNC_GPIO3>;
			slew-rate = <1>;
			output-high;
		};
		
		pin_pcmout {
			pinmux = <MT8167_PIN_38_MRG_DI__FUNC_GPIO38>;
			slew-rate = <1>;
			output-low;
		};
		
	};

	mmc1_pins_uhs: mmc1@0 {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_106_MSDC1_DAT0__FUNC_MSDC1_DAT0>,
			       <MT8167_PIN_107_MSDC1_DAT1__FUNC_MSDC1_DAT1>,
			       <MT8167_PIN_108_MSDC1_DAT2__FUNC_MSDC1_DAT2>,
			       <MT8167_PIN_109_MSDC1_DAT3__FUNC_MSDC1_DAT3>,
			       <MT8167_PIN_104_MSDC1_CMD__FUNC_MSDC1_CMD>;
			input-enable;
			drive-strength = <MTK_DRIVE_6mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
		};

		pins_clk {
			pinmux = <MT8167_PIN_105_MSDC1_CLK__FUNC_MSDC1_CLK>;
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
		};
		
		pin_pcmout {
			pinmux = <MT8167_PIN_38_MRG_DI__FUNC_GPIO38>;
			slew-rate = <1>;
			output-low;
		};
	};

	mmc1_pins_dat1: mmc1_dat1 {
		pins_dat1 {
			pinmux = <MT8167_PIN_107_MSDC1_DAT1__FUNC_MSDC1_DAT1>;
			input-enable;
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
		};
	};
	
	
	mmc2_pins_eint: dat2_eint {
		pins_dat1 {
			pinmux = <MT8167_PIN_71_MSDC2_DAT1__FUNC_GPIO71>;
			input-enable;
			bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
		};
	};

	mmc2_pins_default: mmc2default {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_70_MSDC2_DAT0__FUNC_MSDC2_DAT0>,
			       <MT8167_PIN_71_MSDC2_DAT1__FUNC_MSDC2_DAT1>,
			       <MT8167_PIN_72_MSDC2_DAT2__FUNC_MSDC2_DAT2>,
			       <MT8167_PIN_73_MSDC2_DAT3__FUNC_MSDC2_DAT3>,
			       <MT8167_PIN_68_MSDC2_CMD__FUNC_MSDC2_CMD>;
			input-enable;
			drive-strength = <MTK_DRIVE_6mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
		};

		pins_clk {
			pinmux = <MT8167_PIN_69_MSDC2_CLK__FUNC_MSDC2_CLK>;
			drive-strength = <MTK_DRIVE_6mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
		};
	};

	mmc2_pins_uhs: mmc2@0 {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_70_MSDC2_DAT0__FUNC_MSDC2_DAT0>,
			       <MT8167_PIN_71_MSDC2_DAT1__FUNC_MSDC2_DAT1>,
			       <MT8167_PIN_72_MSDC2_DAT2__FUNC_MSDC2_DAT2>,
			       <MT8167_PIN_73_MSDC2_DAT3__FUNC_MSDC2_DAT3>,
			       <MT8167_PIN_68_MSDC2_CMD__FUNC_MSDC2_CMD>;
			input-enable;
			drive-strength = <MTK_DRIVE_6mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
		};

		pins_clk {
			pinmux = <MT8167_PIN_69_MSDC2_CLK__FUNC_MSDC2_CLK>;
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
		};
	};

	mmc2_pins_dat1: mmc2_dat1 {
		pins_dat1 {
			pinmux = <MT8167_PIN_71_MSDC2_DAT1__FUNC_MSDC2_DAT1>;
			input-enable;
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
		};
	};

/* USB GPIO start */
	usb0_drvvbus: drvvbus_init {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_14_EINT14__FUNC_GPIO14>;
			output-low;
		};
	};

	usb0_drvvbus_high: drvvbus_high {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_14_EINT14__FUNC_GPIO14>;
			slew-rate = <1>;
			output-high;
		};
	};

	usb0_drvvbus_low: drvvbus_low {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_14_EINT14__FUNC_GPIO14>;
			slew-rate = <1>;
			output-low;
		};
	};

	usb0_iddig: iddig_irq_init {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_17_EINT17__FUNC_IDDIG>;
			slew-rate = <0>;
			bias-pull-up = <00>;
		};
	};

#if defined(CONFIG_TCPC_MT6392_VBUS_GPIO)
	usb0_vbus_detect: vbus_detect_irq_init {
		pins_cmd_dat {
			pinmux = <MT8167_PIN_11_EINT11__FUNC_GPIO11>;
			bias-disable;
		};
	};
#endif

/* USB GPIO end */

	apds9500_int:irq_init{
		pins_cmd_dat{
			pinmux = <MT8167_PIN_18_EINT18__FUNC_GPIO18>;
			slew-rate = <0>;
			bias-pull-up = <00>;
		};	     
	};

	as9061d_pins_int:touch_irq_init{
		pins_cmd_dat{
			pinmux = <MT8167_PIN_65_UTXD1__FUNC_GPIO65>;
			slew-rate = <0>;
			bias-pull-up = <00>;
		};	     
	};
	
	as9061d_pins_volUp:touch_volUp_init{
		pins_cmd_dat{
			pinmux = <MT8167_PIN_40_KPROW0__FUNC_GPIO40>;
			slew-rate = <0>;
			bias-pull-up = <00>;
		};	     
	};
	
	as9061d_pins_volDown:touch_volDown_init{
		pins_cmd_dat{
			pinmux = <MT8167_PIN_41_KPROW1__FUNC_GPIO41>;
			slew-rate = <0>;
			bias-pull-up = <00>;
		};	     
	};
	
	as9061d_pins_micMute:touch_micMute_init{
		pins_cmd_dat{
			pinmux = <MT8167_PIN_42_KPCOL0__FUNC_GPIO42>;
			slew-rate = <0>;
			bias-pull-up = <00>;
		};    
	};
	
	vcnl4200_int:alsp_irq_init{
		pins_cmd_dat{
			pinmux = <MT8167_PIN_13_EINT13__FUNC_GPIO13>;
			slew-rate = <0>;
			bias-pull-up = <00>;
		};	     
	}; 
};

&pmic {
	interrupt-parent = <&pio>;
	interrupts = <28 IRQ_TYPE_LEVEL_HIGH>;
	interrupt-controller;
	#interrupt-cells = <2>;
};

&mt6392_vio28_reg {
	/delete-property/ regulator-boot-on;
	/delete-property/ regulator-always-on;
};

&ptp_od {
	vproc-supply = <&mt6392_vproc_reg>;
	vcore-supply = <&mt6392_vcore_reg>;
};

&reserved_memory {
	#address-cells = <2>;
	#size-cells = <2>;
	ranges;

	consys-reserve-memory {
		compatible = "mediatek,consys-reserve-memory";
		no-map;
		size = <0 0x200000>;
		alignment = <0 0x200000>;
	};
};

&touch {
	vtouch-supply = <&mt6392_vmc_reg>;
	tpd-resolution = <720 1280>;
	use-tpd-button = <0>;
	tpd-key-num = <4>;
	tpd-key-local= <139 172 158 0>;
	tpd-key-dim-local = <60 850 50 30 180 850 50 30 300
		850 50 30 420 850 50 30>;
	tpd-max-touch-num = <5>;
	tpd-filter-enable = <1>;
	tpd-filter-pixel-density = <124>;
	tpd-filter-custom-prameters = <0 0 0 0 0 0 0 0 0 0 0 0>;
	tpd-filter-custom-speed = <0 0 0>;
	pinctrl-names = "default", "state_eint_as_int",
		"state_eint_output0", "state_eint_output1",
		"state_rst_output0", "state_rst_output1";
	pinctrl-0 = <&CTP_pins_default>;
	pinctrl-1 = <&CTP_pins_eint_as_int>;
	pinctrl-2 = <&CTP_pins_eint_output0>;
	pinctrl-3 = <&CTP_pins_eint_output1>;
	pinctrl-4 = <&CTP_pins_rst_output0>;
	pinctrl-5 = <&CTP_pins_rst_output1>;
	status = "okay";
};

#if defined(CONFIG_TCPC_MT6392_VBUS_GPIO)
&typec {
	pinctrl-names = "drvvbus_init", "drvvbus_low", "drvvbus_high", "typec_vbus_monitor_init";
	pinctrl-0 = <&usb0_drvvbus>;
	pinctrl-1 = <&usb0_drvvbus_low>;
	pinctrl-2 = <&usb0_drvvbus_high>;
	pinctrl-3 = <&usb0_vbus_detect>;
	status = "okay";
	typec_vbus_monitor_gpio = <&pio 11 0>;
};
#else
&typec {
	pinctrl-names = "drvvbus_init", "drvvbus_low", "drvvbus_high";
	pinctrl-0 = <&usb0_drvvbus>;
	pinctrl-1 = <&usb0_drvvbus_low>;
	pinctrl-2 = <&usb0_drvvbus_high>;
	status = "okay";
};
#endif

&uart0 {
	status="okay";
};

&uart1 {
	status="okay";
};

&usb0 {
#if defined(CONFIG_TCPC_MT6392)
	pinctrl-names = "iddig_irq_init", "drvvbus_init", "drvvbus_low", "drvvbus_high";
	pinctrl-0 = <&usb0_iddig>;
	pinctrl-1 = <&usb0_drvvbus>;
	pinctrl-2 = <&usb0_drvvbus_low>;
	pinctrl-3 = <&usb0_drvvbus_high>;
	drvvbus_gpio = <&pio 14 0>;
#endif
	status = "okay";
};
