-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity log_28_15_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (26 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (27 downto 0) );
end;


architecture behav of log_28_15_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv28_8000000 : STD_LOGIC_VECTOR (27 downto 0) := "1000000000000000000000000000";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    constant ap_const_lv35_0 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv28_2C5C85 : STD_LOGIC_VECTOR (27 downto 0) := "0000001011000101110010000101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal log_apfixed_reduce_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal log_apfixed_reduce_3_ce0 : STD_LOGIC;
    signal log_apfixed_reduce_3_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal log_apfixed_reduce_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal log_apfixed_reduce_2_ce0 : STD_LOGIC;
    signal log_apfixed_reduce_2_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal log_apfixed_reduce_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal log_apfixed_reduce_s_ce0 : STD_LOGIC;
    signal log_apfixed_reduce_s_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_53_lcssa_reg_357 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Val2_53_lcssa_reg_357_pp0_iter2_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal icmp_ln1497_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_2214 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_2214_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_2214_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_2214_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_2214_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_2214_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_fu_560_p4 : STD_LOGIC_VECTOR (34 downto 0);
    signal shl_ln_fu_598_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal and_ln730_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_1_fu_648_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_2_fu_698_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_1_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_3_fu_748_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_2_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_4_fu_798_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_3_fu_788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_5_fu_848_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_4_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_6_fu_898_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_5_fu_888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_7_fu_948_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_6_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_8_fu_998_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_7_fu_988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_9_fu_1048_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_8_fu_1038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_s_fu_1098_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_9_fu_1088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_10_fu_1148_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_10_fu_1138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_11_fu_1198_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_11_fu_1188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_12_fu_1248_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_12_fu_1238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_13_fu_1298_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_13_fu_1288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_14_fu_1348_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_14_fu_1338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_15_fu_1398_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_15_fu_1388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_16_fu_1448_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_16_fu_1438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_17_fu_1498_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_17_fu_1488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_18_fu_1548_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_18_fu_1538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_19_fu_1598_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_19_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_20_fu_1648_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_20_fu_1638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_21_fu_1698_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_21_fu_1688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_22_fu_1748_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_22_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_23_fu_1798_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_23_fu_1788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1299_24_fu_1844_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal or_ln730_24_fu_1834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln730_fu_1864_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln730_76_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln730_1_fu_1880_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal b_frac_tilde_inverse_reg_2457 : STD_LOGIC_VECTOR (5 downto 0);
    signal log_sum_V_reg_2462 : STD_LOGIC_VECTOR (21 downto 0);
    signal log_sum_V_reg_2462_pp0_iter3_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal log_sum_V_reg_2462_pp0_iter4_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_8_fu_1931_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal r_V_8_reg_2467 : STD_LOGIC_VECTOR (40 downto 0);
    signal z1_V_reg_2474 : STD_LOGIC_VECTOR (23 downto 0);
    signal a_V_reg_2480 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_33_reg_2491 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln708_s_reg_2496 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln_reg_2501 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_2506 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_22_fu_2129_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_22_reg_2511 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_p_Val2_53_lcssa_reg_357 : STD_LOGIC_VECTOR (34 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 : STD_LOGIC_VECTOR (34 downto 0);
    signal ap_phi_mux_index0_V_phi_fu_422_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_index0_V_reg_419 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_s_fu_1888_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_t_V_lcssa_reg_428 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter2_t_V_lcssa_reg_428 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter3_t_V_lcssa_reg_428 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter4_t_V_lcssa_reg_428 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter5_t_V_lcssa_reg_428 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_agg_result_V_0_phi_fu_547_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_6_fu_2199_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter6_agg_result_V_0_reg_543 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_agg_result_V_0_reg_543 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_agg_result_V_0_reg_543 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_agg_result_V_0_reg_543 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter3_agg_result_V_0_reg_543 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter4_agg_result_V_0_reg_543 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter5_agg_result_V_0_reg_543 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln544_fu_1918_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_1_fu_2033_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_570_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_578_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_1_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_606_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_1_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_2_fu_620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_3_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_fu_644_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln730_4_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_2_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_5_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_6_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_1_fu_694_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal and_ln730_7_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_706_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_3_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_8_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_9_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_2_fu_744_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln730_10_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_756_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_4_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_11_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_12_fu_782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_3_fu_794_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal and_ln730_13_fu_814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_806_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_5_fu_826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_14_fu_820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_15_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_4_fu_844_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal and_ln730_16_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_6_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_17_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_18_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_5_fu_894_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal and_ln730_19_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_906_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_7_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_20_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_21_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_6_fu_944_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal and_ln730_22_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_956_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_8_fu_976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_23_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_24_fu_982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_7_fu_994_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal and_ln730_25_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_1006_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_9_fu_1026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_26_fu_1020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_27_fu_1032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_8_fu_1044_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln730_28_fu_1064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_1056_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_10_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_29_fu_1070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_30_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_9_fu_1094_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal and_ln730_31_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_1106_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_11_fu_1126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_32_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_33_fu_1132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_10_fu_1144_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln730_34_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_1156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_12_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_35_fu_1170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_36_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_11_fu_1194_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln730_37_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_1206_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_13_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_38_fu_1220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_39_fu_1232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_12_fu_1244_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal and_ln730_40_fu_1264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_1256_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_14_fu_1276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_41_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_42_fu_1282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_13_fu_1294_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal and_ln730_43_fu_1314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_1306_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_15_fu_1326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_44_fu_1320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_45_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_14_fu_1344_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal and_ln730_46_fu_1364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_16_fu_1376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_47_fu_1370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_48_fu_1382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_15_fu_1394_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln730_49_fu_1414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_1406_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_17_fu_1426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_50_fu_1420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_51_fu_1432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_16_fu_1444_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln730_52_fu_1464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_1456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_18_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_53_fu_1470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_54_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_17_fu_1494_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln730_55_fu_1514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_1506_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_19_fu_1526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_56_fu_1520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_57_fu_1532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_18_fu_1544_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln730_58_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_1556_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_20_fu_1576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_59_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_60_fu_1582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_19_fu_1594_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln730_61_fu_1614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_1606_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_21_fu_1626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_62_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_63_fu_1632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_20_fu_1644_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal and_ln730_64_fu_1664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_1656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_22_fu_1676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_65_fu_1670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_66_fu_1682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_21_fu_1694_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln730_67_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_1706_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_23_fu_1726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_68_fu_1720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_69_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_22_fu_1744_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln730_70_fu_1764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_1756_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_24_fu_1776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_71_fu_1770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_72_fu_1782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_23_fu_1794_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln730_73_fu_1810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln730_fu_1806_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln730_25_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_74_fu_1816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln730_75_fu_1828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1299_24_fu_1840_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln730_26_fu_1852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal st_fu_1872_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_8_fu_1931_p0 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_8_fu_1931_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_1964_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal sf_fu_1973_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_74_fu_1957_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1981_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln1333_fu_1988_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_32_fu_2000_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal lhs_V_fu_2009_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln703_fu_2017_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal eZ_V_fu_1992_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_2204_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_7_fu_2059_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_10_fu_2072_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1116_fu_2069_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_fu_2072_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_10_fu_2072_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_1_fu_2088_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_s_fu_2078_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln728_fu_2095_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln703_2_fu_2099_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_1_fu_2103_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_7_fu_2059_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln203_fu_2065_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln1_fu_2137_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln703_fu_2144_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sum_V_fu_2134_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln703_23_fu_2151_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln703_1_fu_2148_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal log_base_V_fu_2157_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_Result_7_fu_2163_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln703_1_fu_2171_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln703_2_fu_2179_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal log_base_V_1_fu_2183_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln708_35_fu_2189_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_2204_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2204_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_2204_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to5 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_2204_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_2204_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_8_fu_1931_p00 : STD_LOGIC_VECTOR (40 downto 0);
    signal r_V_8_fu_1931_p10 : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_condition_479 : BOOLEAN;
    signal ap_condition_63 : BOOLEAN;
    signal ap_condition_326 : BOOLEAN;
    signal ap_condition_329 : BOOLEAN;
    signal ap_condition_332 : BOOLEAN;
    signal ap_condition_335 : BOOLEAN;
    signal ap_condition_338 : BOOLEAN;
    signal ap_condition_341 : BOOLEAN;
    signal ap_condition_344 : BOOLEAN;
    signal ap_condition_347 : BOOLEAN;
    signal ap_condition_350 : BOOLEAN;
    signal ap_condition_353 : BOOLEAN;
    signal ap_condition_356 : BOOLEAN;
    signal ap_condition_359 : BOOLEAN;
    signal ap_condition_362 : BOOLEAN;
    signal ap_condition_365 : BOOLEAN;
    signal ap_condition_368 : BOOLEAN;
    signal ap_condition_371 : BOOLEAN;
    signal ap_condition_374 : BOOLEAN;
    signal ap_condition_377 : BOOLEAN;
    signal ap_condition_380 : BOOLEAN;
    signal ap_condition_383 : BOOLEAN;
    signal ap_condition_386 : BOOLEAN;
    signal ap_condition_389 : BOOLEAN;
    signal ap_condition_392 : BOOLEAN;
    signal ap_condition_395 : BOOLEAN;
    signal ap_condition_398 : BOOLEAN;
    signal ap_condition_401 : BOOLEAN;
    signal ap_condition_270 : BOOLEAN;

    component mabonsoc_mac_mulseOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (28 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component log_28_15_s_log_abkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component log_28_15_s_log_acud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component log_28_15_s_log_adEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    log_apfixed_reduce_3_U : component log_28_15_s_log_abkb
    generic map (
        DataWidth => 6,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => log_apfixed_reduce_3_address0,
        ce0 => log_apfixed_reduce_3_ce0,
        q0 => log_apfixed_reduce_3_q0);

    log_apfixed_reduce_2_U : component log_28_15_s_log_acud
    generic map (
        DataWidth => 22,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => log_apfixed_reduce_2_address0,
        ce0 => log_apfixed_reduce_2_ce0,
        q0 => log_apfixed_reduce_2_q0);

    log_apfixed_reduce_s_U : component log_28_15_s_log_adEe
    generic map (
        DataWidth => 18,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => log_apfixed_reduce_s_address0,
        ce0 => log_apfixed_reduce_s_ce0,
        q0 => log_apfixed_reduce_s_q0);

    mabonsoc_mac_mulseOg_U1 : component mabonsoc_mac_mulseOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 4,
        din2_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        din0 => grp_fu_2204_p0,
        din1 => grp_fu_2204_p1,
        din2 => grp_fu_2204_p2,
        dout => grp_fu_2204_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_agg_result_V_0_reg_543_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_63)) then
                if ((icmp_ln1497_fu_554_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_agg_result_V_0_reg_543 <= ap_const_lv28_8000000;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_agg_result_V_0_reg_543 <= ap_phi_reg_pp0_iter0_agg_result_V_0_reg_543;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_63)) then
                if ((ap_const_boolean_1 = ap_condition_270)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= select_ln730_1_fu_1880_p3;
                elsif ((ap_const_boolean_1 = ap_condition_401)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_24_fu_1844_p3;
                elsif ((ap_const_boolean_1 = ap_condition_398)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_23_fu_1798_p3;
                elsif ((ap_const_boolean_1 = ap_condition_395)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_22_fu_1748_p3;
                elsif ((ap_const_boolean_1 = ap_condition_392)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_21_fu_1698_p3;
                elsif ((ap_const_boolean_1 = ap_condition_389)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_20_fu_1648_p3;
                elsif ((ap_const_boolean_1 = ap_condition_386)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_19_fu_1598_p3;
                elsif ((ap_const_boolean_1 = ap_condition_383)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_18_fu_1548_p3;
                elsif ((ap_const_boolean_1 = ap_condition_380)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_17_fu_1498_p3;
                elsif ((ap_const_boolean_1 = ap_condition_377)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_16_fu_1448_p3;
                elsif ((ap_const_boolean_1 = ap_condition_374)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_15_fu_1398_p3;
                elsif ((ap_const_boolean_1 = ap_condition_371)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_14_fu_1348_p3;
                elsif ((ap_const_boolean_1 = ap_condition_368)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_13_fu_1298_p3;
                elsif ((ap_const_boolean_1 = ap_condition_365)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_12_fu_1248_p3;
                elsif ((ap_const_boolean_1 = ap_condition_362)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_11_fu_1198_p3;
                elsif ((ap_const_boolean_1 = ap_condition_359)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_10_fu_1148_p3;
                elsif ((ap_const_boolean_1 = ap_condition_356)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_s_fu_1098_p3;
                elsif ((ap_const_boolean_1 = ap_condition_353)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_9_fu_1048_p3;
                elsif ((ap_const_boolean_1 = ap_condition_350)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_8_fu_998_p3;
                elsif ((ap_const_boolean_1 = ap_condition_347)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_7_fu_948_p3;
                elsif ((ap_const_boolean_1 = ap_condition_344)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_6_fu_898_p3;
                elsif ((ap_const_boolean_1 = ap_condition_341)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_5_fu_848_p3;
                elsif ((ap_const_boolean_1 = ap_condition_338)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_4_fu_798_p3;
                elsif ((ap_const_boolean_1 = ap_condition_335)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_3_fu_748_p3;
                elsif ((ap_const_boolean_1 = ap_condition_332)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_2_fu_698_p3;
                elsif ((ap_const_boolean_1 = ap_condition_329)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln1299_1_fu_648_p3;
                elsif ((ap_const_boolean_1 = ap_condition_326)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= shl_ln_fu_598_p3;
                elsif (((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln730_fu_586_p2))) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= p_Result_6_fu_560_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357 <= ap_phi_reg_pp0_iter0_p_Val2_53_lcssa_reg_357;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_63)) then
                if ((ap_const_boolean_1 = ap_condition_270)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= select_ln730_fu_1864_p3;
                elsif ((ap_const_boolean_1 = ap_condition_401)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_14;
                elsif ((ap_const_boolean_1 = ap_condition_398)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_15;
                elsif ((ap_const_boolean_1 = ap_condition_395)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_16;
                elsif ((ap_const_boolean_1 = ap_condition_392)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_17;
                elsif ((ap_const_boolean_1 = ap_condition_389)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_18;
                elsif ((ap_const_boolean_1 = ap_condition_386)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_19;
                elsif ((ap_const_boolean_1 = ap_condition_383)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_1A;
                elsif ((ap_const_boolean_1 = ap_condition_380)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_1B;
                elsif ((ap_const_boolean_1 = ap_condition_377)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_1C;
                elsif ((ap_const_boolean_1 = ap_condition_374)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_1D;
                elsif ((ap_const_boolean_1 = ap_condition_371)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_1E;
                elsif ((ap_const_boolean_1 = ap_condition_368)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_1F;
                elsif ((ap_const_boolean_1 = ap_condition_365)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_0;
                elsif ((ap_const_boolean_1 = ap_condition_362)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_1;
                elsif ((ap_const_boolean_1 = ap_condition_359)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_2;
                elsif ((ap_const_boolean_1 = ap_condition_356)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_3;
                elsif ((ap_const_boolean_1 = ap_condition_353)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_4;
                elsif ((ap_const_boolean_1 = ap_condition_350)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_5;
                elsif ((ap_const_boolean_1 = ap_condition_347)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_6;
                elsif ((ap_const_boolean_1 = ap_condition_344)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_7;
                elsif ((ap_const_boolean_1 = ap_condition_341)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_8;
                elsif ((ap_const_boolean_1 = ap_condition_338)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_9;
                elsif ((ap_const_boolean_1 = ap_condition_335)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_A;
                elsif ((ap_const_boolean_1 = ap_condition_332)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_B;
                elsif ((ap_const_boolean_1 = ap_condition_329)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_C;
                elsif ((ap_const_boolean_1 = ap_condition_326)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_D;
                elsif (((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln730_fu_586_p2))) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_const_lv5_E;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428 <= ap_phi_reg_pp0_iter0_t_V_lcssa_reg_428;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1497_reg_2214_pp0_iter2_reg = ap_const_lv1_0))) then
                a_V_reg_2480 <= r_V_8_fu_1931_p2(34 downto 31);
                r_V_8_reg_2467 <= r_V_8_fu_1931_p2;
                z1_V_reg_2474 <= r_V_8_fu_1931_p2(34 downto 11);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1497_reg_2214_pp0_iter4_reg = ap_const_lv1_0))) then
                add_ln703_22_reg_2511 <= add_ln703_22_fu_2129_p2;
                tmp_34_reg_2506 <= r_V_7_fu_2059_p2(27 downto 6);
                trunc_ln_reg_2501 <= ret_V_1_fu_2103_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_agg_result_V_0_reg_543 <= ap_phi_reg_pp0_iter1_agg_result_V_0_reg_543;
                ap_phi_reg_pp0_iter2_t_V_lcssa_reg_428 <= ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428;
                p_Val2_53_lcssa_reg_357 <= ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_agg_result_V_0_reg_543 <= ap_phi_reg_pp0_iter2_agg_result_V_0_reg_543;
                ap_phi_reg_pp0_iter3_t_V_lcssa_reg_428 <= ap_phi_reg_pp0_iter2_t_V_lcssa_reg_428;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_agg_result_V_0_reg_543 <= ap_phi_reg_pp0_iter3_agg_result_V_0_reg_543;
                ap_phi_reg_pp0_iter4_t_V_lcssa_reg_428 <= ap_phi_reg_pp0_iter3_t_V_lcssa_reg_428;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_agg_result_V_0_reg_543 <= ap_phi_reg_pp0_iter4_agg_result_V_0_reg_543;
                ap_phi_reg_pp0_iter5_t_V_lcssa_reg_428 <= ap_phi_reg_pp0_iter4_t_V_lcssa_reg_428;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter6_agg_result_V_0_reg_543 <= ap_phi_reg_pp0_iter5_agg_result_V_0_reg_543;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1497_reg_2214_pp0_iter1_reg = ap_const_lv1_0))) then
                b_frac_tilde_inverse_reg_2457 <= log_apfixed_reduce_3_q0;
                log_sum_V_reg_2462 <= log_apfixed_reduce_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1497_reg_2214 <= icmp_ln1497_fu_554_p2;
                icmp_ln1497_reg_2214_pp0_iter1_reg <= icmp_ln1497_reg_2214;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln1497_reg_2214_pp0_iter2_reg <= icmp_ln1497_reg_2214_pp0_iter1_reg;
                icmp_ln1497_reg_2214_pp0_iter3_reg <= icmp_ln1497_reg_2214_pp0_iter2_reg;
                icmp_ln1497_reg_2214_pp0_iter4_reg <= icmp_ln1497_reg_2214_pp0_iter3_reg;
                icmp_ln1497_reg_2214_pp0_iter5_reg <= icmp_ln1497_reg_2214_pp0_iter4_reg;
                log_sum_V_reg_2462_pp0_iter3_reg <= log_sum_V_reg_2462;
                log_sum_V_reg_2462_pp0_iter4_reg <= log_sum_V_reg_2462_pp0_iter3_reg;
                p_Val2_53_lcssa_reg_357_pp0_iter2_reg <= p_Val2_53_lcssa_reg_357;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1497_reg_2214_pp0_iter3_reg = ap_const_lv1_0))) then
                tmp_33_reg_2491 <= grp_fu_2204_p3(28 downto 14);
                trunc_ln708_s_reg_2496 <= grp_fu_2204_p3(28 downto 20);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln703_22_fu_2129_p2 <= std_logic_vector(unsigned(log_sum_V_reg_2462_pp0_iter4_reg) + unsigned(zext_ln203_fu_2065_p1));
    add_ln703_23_fu_2151_p2 <= std_logic_vector(signed(sext_ln703_fu_2144_p1) + signed(sum_V_fu_2134_p1));
    and_ln730_10_fu_764_p2 <= (xor_ln730_3_fu_726_p2 and tmp_46_fu_706_p3);
    and_ln730_11_fu_770_p2 <= (tmp_47_fu_756_p3 and and_ln730_10_fu_764_p2);
    and_ln730_12_fu_782_p2 <= (xor_ln730_4_fu_776_p2 and tmp_45_fu_656_p3);
    and_ln730_13_fu_814_p2 <= (xor_ln730_4_fu_776_p2 and tmp_47_fu_756_p3);
    and_ln730_14_fu_820_p2 <= (tmp_48_fu_806_p3 and and_ln730_13_fu_814_p2);
    and_ln730_15_fu_832_p2 <= (xor_ln730_5_fu_826_p2 and tmp_46_fu_706_p3);
    and_ln730_16_fu_864_p2 <= (xor_ln730_5_fu_826_p2 and tmp_48_fu_806_p3);
    and_ln730_17_fu_870_p2 <= (tmp_49_fu_856_p3 and and_ln730_16_fu_864_p2);
    and_ln730_18_fu_882_p2 <= (xor_ln730_6_fu_876_p2 and tmp_47_fu_756_p3);
    and_ln730_19_fu_914_p2 <= (xor_ln730_6_fu_876_p2 and tmp_49_fu_856_p3);
    and_ln730_1_fu_614_p2 <= (xor_ln730_fu_592_p2 and tmp_43_fu_578_p3);
    and_ln730_20_fu_920_p2 <= (tmp_50_fu_906_p3 and and_ln730_19_fu_914_p2);
    and_ln730_21_fu_932_p2 <= (xor_ln730_7_fu_926_p2 and tmp_48_fu_806_p3);
    and_ln730_22_fu_964_p2 <= (xor_ln730_7_fu_926_p2 and tmp_50_fu_906_p3);
    and_ln730_23_fu_970_p2 <= (tmp_51_fu_956_p3 and and_ln730_22_fu_964_p2);
    and_ln730_24_fu_982_p2 <= (xor_ln730_8_fu_976_p2 and tmp_49_fu_856_p3);
    and_ln730_25_fu_1014_p2 <= (xor_ln730_8_fu_976_p2 and tmp_51_fu_956_p3);
    and_ln730_26_fu_1020_p2 <= (tmp_52_fu_1006_p3 and and_ln730_25_fu_1014_p2);
    and_ln730_27_fu_1032_p2 <= (xor_ln730_9_fu_1026_p2 and tmp_50_fu_906_p3);
    and_ln730_28_fu_1064_p2 <= (xor_ln730_9_fu_1026_p2 and tmp_52_fu_1006_p3);
    and_ln730_29_fu_1070_p2 <= (tmp_53_fu_1056_p3 and and_ln730_28_fu_1064_p2);
    and_ln730_2_fu_620_p2 <= (tmp_44_fu_606_p3 and and_ln730_1_fu_614_p2);
    and_ln730_30_fu_1082_p2 <= (xor_ln730_10_fu_1076_p2 and tmp_51_fu_956_p3);
    and_ln730_31_fu_1114_p2 <= (xor_ln730_10_fu_1076_p2 and tmp_53_fu_1056_p3);
    and_ln730_32_fu_1120_p2 <= (tmp_54_fu_1106_p3 and and_ln730_31_fu_1114_p2);
    and_ln730_33_fu_1132_p2 <= (xor_ln730_11_fu_1126_p2 and tmp_52_fu_1006_p3);
    and_ln730_34_fu_1164_p2 <= (xor_ln730_11_fu_1126_p2 and tmp_54_fu_1106_p3);
    and_ln730_35_fu_1170_p2 <= (tmp_55_fu_1156_p3 and and_ln730_34_fu_1164_p2);
    and_ln730_36_fu_1182_p2 <= (xor_ln730_12_fu_1176_p2 and tmp_53_fu_1056_p3);
    and_ln730_37_fu_1214_p2 <= (xor_ln730_12_fu_1176_p2 and tmp_55_fu_1156_p3);
    and_ln730_38_fu_1220_p2 <= (tmp_56_fu_1206_p3 and and_ln730_37_fu_1214_p2);
    and_ln730_39_fu_1232_p2 <= (xor_ln730_13_fu_1226_p2 and tmp_54_fu_1106_p3);
    and_ln730_3_fu_632_p2 <= (xor_ln730_1_fu_626_p2 and tmp_fu_570_p3);
    and_ln730_40_fu_1264_p2 <= (xor_ln730_13_fu_1226_p2 and tmp_56_fu_1206_p3);
    and_ln730_41_fu_1270_p2 <= (tmp_57_fu_1256_p3 and and_ln730_40_fu_1264_p2);
    and_ln730_42_fu_1282_p2 <= (xor_ln730_14_fu_1276_p2 and tmp_55_fu_1156_p3);
    and_ln730_43_fu_1314_p2 <= (xor_ln730_14_fu_1276_p2 and tmp_57_fu_1256_p3);
    and_ln730_44_fu_1320_p2 <= (tmp_63_fu_1306_p3 and and_ln730_43_fu_1314_p2);
    and_ln730_45_fu_1332_p2 <= (xor_ln730_15_fu_1326_p2 and tmp_56_fu_1206_p3);
    and_ln730_46_fu_1364_p2 <= (xor_ln730_15_fu_1326_p2 and tmp_63_fu_1306_p3);
    and_ln730_47_fu_1370_p2 <= (tmp_64_fu_1356_p3 and and_ln730_46_fu_1364_p2);
    and_ln730_48_fu_1382_p2 <= (xor_ln730_16_fu_1376_p2 and tmp_57_fu_1256_p3);
    and_ln730_49_fu_1414_p2 <= (xor_ln730_16_fu_1376_p2 and tmp_64_fu_1356_p3);
    and_ln730_4_fu_664_p2 <= (xor_ln730_1_fu_626_p2 and tmp_44_fu_606_p3);
    and_ln730_50_fu_1420_p2 <= (tmp_65_fu_1406_p3 and and_ln730_49_fu_1414_p2);
    and_ln730_51_fu_1432_p2 <= (xor_ln730_17_fu_1426_p2 and tmp_63_fu_1306_p3);
    and_ln730_52_fu_1464_p2 <= (xor_ln730_17_fu_1426_p2 and tmp_65_fu_1406_p3);
    and_ln730_53_fu_1470_p2 <= (tmp_66_fu_1456_p3 and and_ln730_52_fu_1464_p2);
    and_ln730_54_fu_1482_p2 <= (xor_ln730_18_fu_1476_p2 and tmp_64_fu_1356_p3);
    and_ln730_55_fu_1514_p2 <= (xor_ln730_18_fu_1476_p2 and tmp_66_fu_1456_p3);
    and_ln730_56_fu_1520_p2 <= (tmp_67_fu_1506_p3 and and_ln730_55_fu_1514_p2);
    and_ln730_57_fu_1532_p2 <= (xor_ln730_19_fu_1526_p2 and tmp_65_fu_1406_p3);
    and_ln730_58_fu_1564_p2 <= (xor_ln730_19_fu_1526_p2 and tmp_67_fu_1506_p3);
    and_ln730_59_fu_1570_p2 <= (tmp_68_fu_1556_p3 and and_ln730_58_fu_1564_p2);
    and_ln730_5_fu_670_p2 <= (tmp_45_fu_656_p3 and and_ln730_4_fu_664_p2);
    and_ln730_60_fu_1582_p2 <= (xor_ln730_20_fu_1576_p2 and tmp_66_fu_1456_p3);
    and_ln730_61_fu_1614_p2 <= (xor_ln730_20_fu_1576_p2 and tmp_68_fu_1556_p3);
    and_ln730_62_fu_1620_p2 <= (tmp_69_fu_1606_p3 and and_ln730_61_fu_1614_p2);
    and_ln730_63_fu_1632_p2 <= (xor_ln730_21_fu_1626_p2 and tmp_67_fu_1506_p3);
    and_ln730_64_fu_1664_p2 <= (xor_ln730_21_fu_1626_p2 and tmp_69_fu_1606_p3);
    and_ln730_65_fu_1670_p2 <= (tmp_70_fu_1656_p3 and and_ln730_64_fu_1664_p2);
    and_ln730_66_fu_1682_p2 <= (xor_ln730_22_fu_1676_p2 and tmp_68_fu_1556_p3);
    and_ln730_67_fu_1714_p2 <= (xor_ln730_22_fu_1676_p2 and tmp_70_fu_1656_p3);
    and_ln730_68_fu_1720_p2 <= (tmp_71_fu_1706_p3 and and_ln730_67_fu_1714_p2);
    and_ln730_69_fu_1732_p2 <= (xor_ln730_23_fu_1726_p2 and tmp_69_fu_1606_p3);
    and_ln730_6_fu_682_p2 <= (xor_ln730_2_fu_676_p2 and tmp_43_fu_578_p3);
    and_ln730_70_fu_1764_p2 <= (xor_ln730_23_fu_1726_p2 and tmp_71_fu_1706_p3);
    and_ln730_71_fu_1770_p2 <= (tmp_72_fu_1756_p3 and and_ln730_70_fu_1764_p2);
    and_ln730_72_fu_1782_p2 <= (xor_ln730_24_fu_1776_p2 and tmp_70_fu_1656_p3);
    and_ln730_73_fu_1810_p2 <= (xor_ln730_24_fu_1776_p2 and tmp_72_fu_1756_p3);
    and_ln730_74_fu_1816_p2 <= (trunc_ln730_fu_1806_p1 and and_ln730_73_fu_1810_p2);
    and_ln730_75_fu_1828_p2 <= (xor_ln730_25_fu_1822_p2 and tmp_71_fu_1706_p3);
    and_ln730_76_fu_1858_p2 <= (xor_ln730_26_fu_1852_p2 and tmp_72_fu_1756_p3);
    and_ln730_7_fu_714_p2 <= (xor_ln730_2_fu_676_p2 and tmp_45_fu_656_p3);
    and_ln730_8_fu_720_p2 <= (tmp_46_fu_706_p3 and and_ln730_7_fu_714_p2);
    and_ln730_9_fu_732_p2 <= (xor_ln730_3_fu_726_p2 and tmp_44_fu_606_p3);
    and_ln730_fu_586_p2 <= (tmp_fu_570_p3 and tmp_43_fu_578_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_270_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2, or_ln730_13_fu_1288_p2, or_ln730_14_fu_1338_p2, or_ln730_15_fu_1388_p2, or_ln730_16_fu_1438_p2, or_ln730_17_fu_1488_p2, or_ln730_18_fu_1538_p2, or_ln730_19_fu_1588_p2, or_ln730_20_fu_1638_p2, or_ln730_21_fu_1688_p2, or_ln730_22_fu_1738_p2, or_ln730_23_fu_1788_p2, or_ln730_24_fu_1834_p2, and_ln730_76_fu_1858_p2)
    begin
                ap_condition_270 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_76_fu_1858_p2) and (or_ln730_24_fu_1834_p2 = ap_const_lv1_0) and (or_ln730_23_fu_1788_p2 = ap_const_lv1_0) and (or_ln730_22_fu_1738_p2 = ap_const_lv1_0) and (or_ln730_21_fu_1688_p2 = ap_const_lv1_0) and (or_ln730_20_fu_1638_p2 = ap_const_lv1_0) and (or_ln730_19_fu_1588_p2 = ap_const_lv1_0) and (or_ln730_18_fu_1538_p2 = ap_const_lv1_0) and (or_ln730_17_fu_1488_p2 = ap_const_lv1_0) and (or_ln730_16_fu_1438_p2 = ap_const_lv1_0) and (or_ln730_15_fu_1388_p2 = ap_const_lv1_0) and (or_ln730_14_fu_1338_p2 = ap_const_lv1_0) and (or_ln730_13_fu_1288_p2 = ap_const_lv1_0) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_326_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2)
    begin
                ap_condition_326 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_329_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2)
    begin
                ap_condition_329 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_1) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_332_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2)
    begin
                ap_condition_332 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_1) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_335_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2)
    begin
                ap_condition_335 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_1) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_338_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2)
    begin
                ap_condition_338 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_1) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_341_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2)
    begin
                ap_condition_341 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_1) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_344_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2)
    begin
                ap_condition_344 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_1) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_347_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2)
    begin
                ap_condition_347 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_1) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_350_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2)
    begin
                ap_condition_350 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_1) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_353_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2)
    begin
                ap_condition_353 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_1) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_356_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2)
    begin
                ap_condition_356 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_1) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_359_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2)
    begin
                ap_condition_359 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_1) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_362_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2)
    begin
                ap_condition_362 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_1) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_365_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2, or_ln730_13_fu_1288_p2)
    begin
                ap_condition_365 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_13_fu_1288_p2 = ap_const_lv1_1) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_368_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2, or_ln730_13_fu_1288_p2, or_ln730_14_fu_1338_p2)
    begin
                ap_condition_368 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_14_fu_1338_p2 = ap_const_lv1_1) and (or_ln730_13_fu_1288_p2 = ap_const_lv1_0) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_371_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2, or_ln730_13_fu_1288_p2, or_ln730_14_fu_1338_p2, or_ln730_15_fu_1388_p2)
    begin
                ap_condition_371 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_15_fu_1388_p2 = ap_const_lv1_1) and (or_ln730_14_fu_1338_p2 = ap_const_lv1_0) and (or_ln730_13_fu_1288_p2 = ap_const_lv1_0) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_374_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2, or_ln730_13_fu_1288_p2, or_ln730_14_fu_1338_p2, or_ln730_15_fu_1388_p2, or_ln730_16_fu_1438_p2)
    begin
                ap_condition_374 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_16_fu_1438_p2 = ap_const_lv1_1) and (or_ln730_15_fu_1388_p2 = ap_const_lv1_0) and (or_ln730_14_fu_1338_p2 = ap_const_lv1_0) and (or_ln730_13_fu_1288_p2 = ap_const_lv1_0) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_377_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2, or_ln730_13_fu_1288_p2, or_ln730_14_fu_1338_p2, or_ln730_15_fu_1388_p2, or_ln730_16_fu_1438_p2, or_ln730_17_fu_1488_p2)
    begin
                ap_condition_377 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_17_fu_1488_p2 = ap_const_lv1_1) and (or_ln730_16_fu_1438_p2 = ap_const_lv1_0) and (or_ln730_15_fu_1388_p2 = ap_const_lv1_0) and (or_ln730_14_fu_1338_p2 = ap_const_lv1_0) and (or_ln730_13_fu_1288_p2 = ap_const_lv1_0) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_380_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2, or_ln730_13_fu_1288_p2, or_ln730_14_fu_1338_p2, or_ln730_15_fu_1388_p2, or_ln730_16_fu_1438_p2, or_ln730_17_fu_1488_p2, or_ln730_18_fu_1538_p2)
    begin
                ap_condition_380 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_18_fu_1538_p2 = ap_const_lv1_1) and (or_ln730_17_fu_1488_p2 = ap_const_lv1_0) and (or_ln730_16_fu_1438_p2 = ap_const_lv1_0) and (or_ln730_15_fu_1388_p2 = ap_const_lv1_0) and (or_ln730_14_fu_1338_p2 = ap_const_lv1_0) and (or_ln730_13_fu_1288_p2 = ap_const_lv1_0) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_383_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2, or_ln730_13_fu_1288_p2, or_ln730_14_fu_1338_p2, or_ln730_15_fu_1388_p2, or_ln730_16_fu_1438_p2, or_ln730_17_fu_1488_p2, or_ln730_18_fu_1538_p2, or_ln730_19_fu_1588_p2)
    begin
                ap_condition_383 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_19_fu_1588_p2 = ap_const_lv1_1) and (or_ln730_18_fu_1538_p2 = ap_const_lv1_0) and (or_ln730_17_fu_1488_p2 = ap_const_lv1_0) and (or_ln730_16_fu_1438_p2 = ap_const_lv1_0) and (or_ln730_15_fu_1388_p2 = ap_const_lv1_0) and (or_ln730_14_fu_1338_p2 = ap_const_lv1_0) and (or_ln730_13_fu_1288_p2 = ap_const_lv1_0) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_386_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2, or_ln730_13_fu_1288_p2, or_ln730_14_fu_1338_p2, or_ln730_15_fu_1388_p2, or_ln730_16_fu_1438_p2, or_ln730_17_fu_1488_p2, or_ln730_18_fu_1538_p2, or_ln730_19_fu_1588_p2, or_ln730_20_fu_1638_p2)
    begin
                ap_condition_386 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_20_fu_1638_p2 = ap_const_lv1_1) and (or_ln730_19_fu_1588_p2 = ap_const_lv1_0) and (or_ln730_18_fu_1538_p2 = ap_const_lv1_0) and (or_ln730_17_fu_1488_p2 = ap_const_lv1_0) and (or_ln730_16_fu_1438_p2 = ap_const_lv1_0) and (or_ln730_15_fu_1388_p2 = ap_const_lv1_0) and (or_ln730_14_fu_1338_p2 = ap_const_lv1_0) and (or_ln730_13_fu_1288_p2 = ap_const_lv1_0) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_389_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2, or_ln730_13_fu_1288_p2, or_ln730_14_fu_1338_p2, or_ln730_15_fu_1388_p2, or_ln730_16_fu_1438_p2, or_ln730_17_fu_1488_p2, or_ln730_18_fu_1538_p2, or_ln730_19_fu_1588_p2, or_ln730_20_fu_1638_p2, or_ln730_21_fu_1688_p2)
    begin
                ap_condition_389 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_21_fu_1688_p2 = ap_const_lv1_1) and (or_ln730_20_fu_1638_p2 = ap_const_lv1_0) and (or_ln730_19_fu_1588_p2 = ap_const_lv1_0) and (or_ln730_18_fu_1538_p2 = ap_const_lv1_0) and (or_ln730_17_fu_1488_p2 = ap_const_lv1_0) and (or_ln730_16_fu_1438_p2 = ap_const_lv1_0) and (or_ln730_15_fu_1388_p2 = ap_const_lv1_0) and (or_ln730_14_fu_1338_p2 = ap_const_lv1_0) and (or_ln730_13_fu_1288_p2 = ap_const_lv1_0) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_392_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2, or_ln730_13_fu_1288_p2, or_ln730_14_fu_1338_p2, or_ln730_15_fu_1388_p2, or_ln730_16_fu_1438_p2, or_ln730_17_fu_1488_p2, or_ln730_18_fu_1538_p2, or_ln730_19_fu_1588_p2, or_ln730_20_fu_1638_p2, or_ln730_21_fu_1688_p2, or_ln730_22_fu_1738_p2)
    begin
                ap_condition_392 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_22_fu_1738_p2 = ap_const_lv1_1) and (or_ln730_21_fu_1688_p2 = ap_const_lv1_0) and (or_ln730_20_fu_1638_p2 = ap_const_lv1_0) and (or_ln730_19_fu_1588_p2 = ap_const_lv1_0) and (or_ln730_18_fu_1538_p2 = ap_const_lv1_0) and (or_ln730_17_fu_1488_p2 = ap_const_lv1_0) and (or_ln730_16_fu_1438_p2 = ap_const_lv1_0) and (or_ln730_15_fu_1388_p2 = ap_const_lv1_0) and (or_ln730_14_fu_1338_p2 = ap_const_lv1_0) and (or_ln730_13_fu_1288_p2 = ap_const_lv1_0) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_395_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2, or_ln730_13_fu_1288_p2, or_ln730_14_fu_1338_p2, or_ln730_15_fu_1388_p2, or_ln730_16_fu_1438_p2, or_ln730_17_fu_1488_p2, or_ln730_18_fu_1538_p2, or_ln730_19_fu_1588_p2, or_ln730_20_fu_1638_p2, or_ln730_21_fu_1688_p2, or_ln730_22_fu_1738_p2, or_ln730_23_fu_1788_p2)
    begin
                ap_condition_395 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_23_fu_1788_p2 = ap_const_lv1_1) and (or_ln730_22_fu_1738_p2 = ap_const_lv1_0) and (or_ln730_21_fu_1688_p2 = ap_const_lv1_0) and (or_ln730_20_fu_1638_p2 = ap_const_lv1_0) and (or_ln730_19_fu_1588_p2 = ap_const_lv1_0) and (or_ln730_18_fu_1538_p2 = ap_const_lv1_0) and (or_ln730_17_fu_1488_p2 = ap_const_lv1_0) and (or_ln730_16_fu_1438_p2 = ap_const_lv1_0) and (or_ln730_15_fu_1388_p2 = ap_const_lv1_0) and (or_ln730_14_fu_1338_p2 = ap_const_lv1_0) and (or_ln730_13_fu_1288_p2 = ap_const_lv1_0) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_398_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2, or_ln730_13_fu_1288_p2, or_ln730_14_fu_1338_p2, or_ln730_15_fu_1388_p2, or_ln730_16_fu_1438_p2, or_ln730_17_fu_1488_p2, or_ln730_18_fu_1538_p2, or_ln730_19_fu_1588_p2, or_ln730_20_fu_1638_p2, or_ln730_21_fu_1688_p2, or_ln730_22_fu_1738_p2, or_ln730_23_fu_1788_p2, or_ln730_24_fu_1834_p2)
    begin
                ap_condition_398 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (or_ln730_24_fu_1834_p2 = ap_const_lv1_1) and (or_ln730_23_fu_1788_p2 = ap_const_lv1_0) and (or_ln730_22_fu_1738_p2 = ap_const_lv1_0) and (or_ln730_21_fu_1688_p2 = ap_const_lv1_0) and (or_ln730_20_fu_1638_p2 = ap_const_lv1_0) and (or_ln730_19_fu_1588_p2 = ap_const_lv1_0) and (or_ln730_18_fu_1538_p2 = ap_const_lv1_0) and (or_ln730_17_fu_1488_p2 = ap_const_lv1_0) and (or_ln730_16_fu_1438_p2 = ap_const_lv1_0) and (or_ln730_15_fu_1388_p2 = ap_const_lv1_0) and (or_ln730_14_fu_1338_p2 = ap_const_lv1_0) and (or_ln730_13_fu_1288_p2 = ap_const_lv1_0) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_401_assign_proc : process(icmp_ln1497_fu_554_p2, and_ln730_fu_586_p2, or_ln730_fu_638_p2, or_ln730_1_fu_688_p2, or_ln730_2_fu_738_p2, or_ln730_3_fu_788_p2, or_ln730_4_fu_838_p2, or_ln730_5_fu_888_p2, or_ln730_6_fu_938_p2, or_ln730_7_fu_988_p2, or_ln730_8_fu_1038_p2, or_ln730_9_fu_1088_p2, or_ln730_10_fu_1138_p2, or_ln730_11_fu_1188_p2, or_ln730_12_fu_1238_p2, or_ln730_13_fu_1288_p2, or_ln730_14_fu_1338_p2, or_ln730_15_fu_1388_p2, or_ln730_16_fu_1438_p2, or_ln730_17_fu_1488_p2, or_ln730_18_fu_1538_p2, or_ln730_19_fu_1588_p2, or_ln730_20_fu_1638_p2, or_ln730_21_fu_1688_p2, or_ln730_22_fu_1738_p2, or_ln730_23_fu_1788_p2, or_ln730_24_fu_1834_p2, and_ln730_76_fu_1858_p2)
    begin
                ap_condition_401 <= ((icmp_ln1497_fu_554_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln730_76_fu_1858_p2) and (or_ln730_24_fu_1834_p2 = ap_const_lv1_0) and (or_ln730_23_fu_1788_p2 = ap_const_lv1_0) and (or_ln730_22_fu_1738_p2 = ap_const_lv1_0) and (or_ln730_21_fu_1688_p2 = ap_const_lv1_0) and (or_ln730_20_fu_1638_p2 = ap_const_lv1_0) and (or_ln730_19_fu_1588_p2 = ap_const_lv1_0) and (or_ln730_18_fu_1538_p2 = ap_const_lv1_0) and (or_ln730_17_fu_1488_p2 = ap_const_lv1_0) and (or_ln730_16_fu_1438_p2 = ap_const_lv1_0) and (or_ln730_15_fu_1388_p2 = ap_const_lv1_0) and (or_ln730_14_fu_1338_p2 = ap_const_lv1_0) and (or_ln730_13_fu_1288_p2 = ap_const_lv1_0) and (or_ln730_12_fu_1238_p2 = ap_const_lv1_0) and (or_ln730_11_fu_1188_p2 = ap_const_lv1_0) and (or_ln730_10_fu_1138_p2 = ap_const_lv1_0) and (or_ln730_9_fu_1088_p2 = ap_const_lv1_0) and (or_ln730_8_fu_1038_p2 = ap_const_lv1_0) and (or_ln730_7_fu_988_p2 = ap_const_lv1_0) and (or_ln730_6_fu_938_p2 = ap_const_lv1_0) and (or_ln730_5_fu_888_p2 = ap_const_lv1_0) and (or_ln730_4_fu_838_p2 = ap_const_lv1_0) and (or_ln730_3_fu_788_p2 = ap_const_lv1_0) and (or_ln730_2_fu_738_p2 = ap_const_lv1_0) and (or_ln730_1_fu_688_p2 = ap_const_lv1_0) and (or_ln730_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln730_fu_586_p2));
    end process;


    ap_condition_479_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1497_reg_2214)
    begin
                ap_condition_479 <= ((icmp_ln1497_reg_2214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_63_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_63 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to5_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_agg_result_V_0_phi_fu_547_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter6, icmp_ln1497_reg_2214_pp0_iter5_reg, r_V_6_fu_2199_p1, ap_phi_reg_pp0_iter6_agg_result_V_0_reg_543)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln1497_reg_2214_pp0_iter5_reg = ap_const_lv1_0))) then 
            ap_phi_mux_agg_result_V_0_phi_fu_547_p4 <= r_V_6_fu_2199_p1;
        else 
            ap_phi_mux_agg_result_V_0_phi_fu_547_p4 <= ap_phi_reg_pp0_iter6_agg_result_V_0_reg_543;
        end if; 
    end process;


    ap_phi_mux_index0_V_phi_fu_422_p4_assign_proc : process(ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357, ap_phi_reg_pp0_iter1_index0_V_reg_419, p_Result_s_fu_1888_p3, ap_condition_479)
    begin
        if ((ap_const_boolean_1 = ap_condition_479)) then
            if ((p_Result_s_fu_1888_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_index0_V_phi_fu_422_p4 <= ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357(32 downto 27);
            elsif ((p_Result_s_fu_1888_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_index0_V_phi_fu_422_p4 <= ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357(33 downto 28);
            else 
                ap_phi_mux_index0_V_phi_fu_422_p4 <= ap_phi_reg_pp0_iter1_index0_V_reg_419;
            end if;
        else 
            ap_phi_mux_index0_V_phi_fu_422_p4 <= ap_phi_reg_pp0_iter1_index0_V_reg_419;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_agg_result_V_0_reg_543 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_53_lcssa_reg_357 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_t_V_lcssa_reg_428 <= "XXXXX";
    ap_phi_reg_pp0_iter1_index0_V_reg_419 <= "XXXXXX";

    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to5)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to5 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_phi_mux_agg_result_V_0_phi_fu_547_p4;
    eZ_V_fu_1992_p3 <= 
        tmp_31_fu_1981_p3 when (tmp_74_fu_1957_p3(0) = '1') else 
        zext_ln1333_fu_1988_p1;
    grp_fu_2204_p0 <= grp_fu_2204_p00(24 - 1 downto 0);
    grp_fu_2204_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z1_V_reg_2474),28));
    grp_fu_2204_p1 <= grp_fu_2204_p10(4 - 1 downto 0);
    grp_fu_2204_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_reg_2480),28));
    grp_fu_2204_p2 <= std_logic_vector(unsigned(zext_ln703_fu_2017_p1) + unsigned(eZ_V_fu_1992_p3));
    icmp_ln1497_fu_554_p2 <= "1" when (x_V = ap_const_lv27_0) else "0";
    lhs_V_1_fu_2088_p3 <= (tmp_33_reg_2491 & ap_const_lv10_0);
    lhs_V_fu_2009_p3 <= (tmp_32_fu_2000_p4 & ap_const_lv8_0);
    log_apfixed_reduce_2_address0 <= zext_ln544_fu_1918_p1(6 - 1 downto 0);

    log_apfixed_reduce_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            log_apfixed_reduce_2_ce0 <= ap_const_logic_1;
        else 
            log_apfixed_reduce_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    log_apfixed_reduce_3_address0 <= zext_ln544_fu_1918_p1(6 - 1 downto 0);

    log_apfixed_reduce_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            log_apfixed_reduce_3_ce0 <= ap_const_logic_1;
        else 
            log_apfixed_reduce_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    log_apfixed_reduce_s_address0 <= zext_ln544_1_fu_2033_p1(4 - 1 downto 0);

    log_apfixed_reduce_s_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            log_apfixed_reduce_s_ce0 <= ap_const_logic_1;
        else 
            log_apfixed_reduce_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    log_base_V_1_fu_2183_p2 <= std_logic_vector(signed(sext_ln703_2_fu_2179_p1) + signed(log_base_V_fu_2157_p2));
    log_base_V_fu_2157_p2 <= std_logic_vector(unsigned(add_ln703_23_fu_2151_p2) + unsigned(sext_ln703_1_fu_2148_p1));
    or_ln730_10_fu_1138_p2 <= (and_ln730_33_fu_1132_p2 or and_ln730_32_fu_1120_p2);
    or_ln730_11_fu_1188_p2 <= (and_ln730_36_fu_1182_p2 or and_ln730_35_fu_1170_p2);
    or_ln730_12_fu_1238_p2 <= (and_ln730_39_fu_1232_p2 or and_ln730_38_fu_1220_p2);
    or_ln730_13_fu_1288_p2 <= (and_ln730_42_fu_1282_p2 or and_ln730_41_fu_1270_p2);
    or_ln730_14_fu_1338_p2 <= (and_ln730_45_fu_1332_p2 or and_ln730_44_fu_1320_p2);
    or_ln730_15_fu_1388_p2 <= (and_ln730_48_fu_1382_p2 or and_ln730_47_fu_1370_p2);
    or_ln730_16_fu_1438_p2 <= (and_ln730_51_fu_1432_p2 or and_ln730_50_fu_1420_p2);
    or_ln730_17_fu_1488_p2 <= (and_ln730_54_fu_1482_p2 or and_ln730_53_fu_1470_p2);
    or_ln730_18_fu_1538_p2 <= (and_ln730_57_fu_1532_p2 or and_ln730_56_fu_1520_p2);
    or_ln730_19_fu_1588_p2 <= (and_ln730_60_fu_1582_p2 or and_ln730_59_fu_1570_p2);
    or_ln730_1_fu_688_p2 <= (and_ln730_6_fu_682_p2 or and_ln730_5_fu_670_p2);
    or_ln730_20_fu_1638_p2 <= (and_ln730_63_fu_1632_p2 or and_ln730_62_fu_1620_p2);
    or_ln730_21_fu_1688_p2 <= (and_ln730_66_fu_1682_p2 or and_ln730_65_fu_1670_p2);
    or_ln730_22_fu_1738_p2 <= (and_ln730_69_fu_1732_p2 or and_ln730_68_fu_1720_p2);
    or_ln730_23_fu_1788_p2 <= (and_ln730_72_fu_1782_p2 or and_ln730_71_fu_1770_p2);
    or_ln730_24_fu_1834_p2 <= (and_ln730_75_fu_1828_p2 or and_ln730_74_fu_1816_p2);
    or_ln730_2_fu_738_p2 <= (and_ln730_9_fu_732_p2 or and_ln730_8_fu_720_p2);
    or_ln730_3_fu_788_p2 <= (and_ln730_12_fu_782_p2 or and_ln730_11_fu_770_p2);
    or_ln730_4_fu_838_p2 <= (and_ln730_15_fu_832_p2 or and_ln730_14_fu_820_p2);
    or_ln730_5_fu_888_p2 <= (and_ln730_18_fu_882_p2 or and_ln730_17_fu_870_p2);
    or_ln730_6_fu_938_p2 <= (and_ln730_21_fu_932_p2 or and_ln730_20_fu_920_p2);
    or_ln730_7_fu_988_p2 <= (and_ln730_24_fu_982_p2 or and_ln730_23_fu_970_p2);
    or_ln730_8_fu_1038_p2 <= (and_ln730_27_fu_1032_p2 or and_ln730_26_fu_1020_p2);
    or_ln730_9_fu_1088_p2 <= (and_ln730_30_fu_1082_p2 or and_ln730_29_fu_1070_p2);
    or_ln730_fu_638_p2 <= (and_ln730_3_fu_632_p2 or and_ln730_2_fu_620_p2);
    p_Result_6_fu_560_p4 <= ((ap_const_lv1_0 & x_V) & ap_const_lv7_0);
    p_Result_7_fu_2163_p3 <= log_base_V_fu_2157_p2(28 downto 28);
    p_Result_s_fu_1888_p3 <= ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357(34 downto 34);
    r_V_10_fu_2072_p0 <= zext_ln1116_fu_2069_p1(9 - 1 downto 0);
    r_V_10_fu_2072_p1 <= zext_ln1116_fu_2069_p1(9 - 1 downto 0);
    r_V_10_fu_2072_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_fu_2072_p0) * unsigned(r_V_10_fu_2072_p1), 18));
        r_V_6_fu_2199_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_35_fu_2189_p4),28));

    r_V_7_fu_2059_p0 <= ap_phi_reg_pp0_iter5_t_V_lcssa_reg_428;
    r_V_7_fu_2059_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_7_fu_2059_p0) * signed('0' &ap_const_lv28_2C5C85))), 28));
    r_V_8_fu_1931_p0 <= r_V_8_fu_1931_p00(35 - 1 downto 0);
    r_V_8_fu_1931_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_53_lcssa_reg_357_pp0_iter2_reg),41));
    r_V_8_fu_1931_p1 <= r_V_8_fu_1931_p10(6 - 1 downto 0);
    r_V_8_fu_1931_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_frac_tilde_inverse_reg_2457),41));
    r_V_8_fu_1931_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_8_fu_1931_p0) * unsigned(r_V_8_fu_1931_p1), 41));
    r_V_s_fu_2078_p4 <= r_V_10_fu_2072_p2(17 downto 1);
    ret_V_1_fu_2103_p2 <= std_logic_vector(unsigned(zext_ln728_fu_2095_p1) - unsigned(zext_ln703_2_fu_2099_p1));
    select_ln730_1_fu_1880_p3 <= 
        st_fu_1872_p3 when (trunc_ln730_fu_1806_p1(0) = '1') else 
        ap_const_lv35_0;
    select_ln730_fu_1864_p3 <= 
        ap_const_lv5_13 when (trunc_ln730_fu_1806_p1(0) = '1') else 
        ap_const_lv5_12;
        sext_ln703_1_fu_2148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_22_reg_2511),29));

        sext_ln703_2_fu_2179_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln703_1_fu_2171_p3),29));

        sext_ln703_fu_2144_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_2137_p3),29));

    sf_fu_1973_p3 <= (ap_const_lv5_10 & tmp_s_fu_1964_p4);
    shl_ln1299_10_fu_1148_p3 <= (trunc_ln1299_10_fu_1144_p1 & ap_const_lv19_0);
    shl_ln1299_11_fu_1198_p3 <= (trunc_ln1299_11_fu_1194_p1 & ap_const_lv20_0);
    shl_ln1299_12_fu_1248_p3 <= (trunc_ln1299_12_fu_1244_p1 & ap_const_lv21_0);
    shl_ln1299_13_fu_1298_p3 <= (trunc_ln1299_13_fu_1294_p1 & ap_const_lv22_0);
    shl_ln1299_14_fu_1348_p3 <= (trunc_ln1299_14_fu_1344_p1 & ap_const_lv23_0);
    shl_ln1299_15_fu_1398_p3 <= (trunc_ln1299_15_fu_1394_p1 & ap_const_lv24_0);
    shl_ln1299_16_fu_1448_p3 <= (trunc_ln1299_16_fu_1444_p1 & ap_const_lv25_0);
    shl_ln1299_17_fu_1498_p3 <= (trunc_ln1299_17_fu_1494_p1 & ap_const_lv26_0);
    shl_ln1299_18_fu_1548_p3 <= (trunc_ln1299_18_fu_1544_p1 & ap_const_lv27_0);
    shl_ln1299_19_fu_1598_p3 <= (trunc_ln1299_19_fu_1594_p1 & ap_const_lv28_0);
    shl_ln1299_1_fu_648_p3 <= (trunc_ln1299_fu_644_p1 & ap_const_lv9_0);
    shl_ln1299_20_fu_1648_p3 <= (trunc_ln1299_20_fu_1644_p1 & ap_const_lv29_0);
    shl_ln1299_21_fu_1698_p3 <= (trunc_ln1299_21_fu_1694_p1 & ap_const_lv30_0);
    shl_ln1299_22_fu_1748_p3 <= (trunc_ln1299_22_fu_1744_p1 & ap_const_lv31_0);
    shl_ln1299_23_fu_1798_p3 <= (trunc_ln1299_23_fu_1794_p1 & ap_const_lv32_0);
    shl_ln1299_24_fu_1844_p3 <= (trunc_ln1299_24_fu_1840_p1 & ap_const_lv33_0);
    shl_ln1299_2_fu_698_p3 <= (trunc_ln1299_1_fu_694_p1 & ap_const_lv10_0);
    shl_ln1299_3_fu_748_p3 <= (trunc_ln1299_2_fu_744_p1 & ap_const_lv11_0);
    shl_ln1299_4_fu_798_p3 <= (trunc_ln1299_3_fu_794_p1 & ap_const_lv12_0);
    shl_ln1299_5_fu_848_p3 <= (trunc_ln1299_4_fu_844_p1 & ap_const_lv13_0);
    shl_ln1299_6_fu_898_p3 <= (trunc_ln1299_5_fu_894_p1 & ap_const_lv14_0);
    shl_ln1299_7_fu_948_p3 <= (trunc_ln1299_6_fu_944_p1 & ap_const_lv15_0);
    shl_ln1299_8_fu_998_p3 <= (trunc_ln1299_7_fu_994_p1 & ap_const_lv16_0);
    shl_ln1299_9_fu_1048_p3 <= (trunc_ln1299_8_fu_1044_p1 & ap_const_lv17_0);
    shl_ln1299_s_fu_1098_p3 <= (trunc_ln1299_9_fu_1094_p1 & ap_const_lv18_0);
    shl_ln1_fu_2137_p3 <= (tmp_34_reg_2506 & ap_const_lv6_0);
    shl_ln703_1_fu_2171_p3 <= (p_Result_7_fu_2163_p3 & ap_const_lv9_100);
    shl_ln_fu_598_p3 <= (x_V & ap_const_lv8_0);
    st_fu_1872_p3 <= (trunc_ln730_fu_1806_p1 & ap_const_lv34_0);
        sum_V_fu_2134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_2501),29));

    tmp_31_fu_1981_p3 <= (ap_const_lv5_10 & z1_V_reg_2474);
    tmp_32_fu_2000_p4 <= r_V_8_reg_2467(30 downto 11);
    tmp_43_fu_578_p3 <= x_V(25 downto 25);
    tmp_44_fu_606_p3 <= x_V(24 downto 24);
    tmp_45_fu_656_p3 <= x_V(23 downto 23);
    tmp_46_fu_706_p3 <= x_V(22 downto 22);
    tmp_47_fu_756_p3 <= x_V(21 downto 21);
    tmp_48_fu_806_p3 <= x_V(20 downto 20);
    tmp_49_fu_856_p3 <= x_V(19 downto 19);
    tmp_50_fu_906_p3 <= x_V(18 downto 18);
    tmp_51_fu_956_p3 <= x_V(17 downto 17);
    tmp_52_fu_1006_p3 <= x_V(16 downto 16);
    tmp_53_fu_1056_p3 <= x_V(15 downto 15);
    tmp_54_fu_1106_p3 <= x_V(14 downto 14);
    tmp_55_fu_1156_p3 <= x_V(13 downto 13);
    tmp_56_fu_1206_p3 <= x_V(12 downto 12);
    tmp_57_fu_1256_p3 <= x_V(11 downto 11);
    tmp_63_fu_1306_p3 <= x_V(10 downto 10);
    tmp_64_fu_1356_p3 <= x_V(9 downto 9);
    tmp_65_fu_1406_p3 <= x_V(8 downto 8);
    tmp_66_fu_1456_p3 <= x_V(7 downto 7);
    tmp_67_fu_1506_p3 <= x_V(6 downto 6);
    tmp_68_fu_1556_p3 <= x_V(5 downto 5);
    tmp_69_fu_1606_p3 <= x_V(4 downto 4);
    tmp_70_fu_1656_p3 <= x_V(3 downto 3);
    tmp_71_fu_1706_p3 <= x_V(2 downto 2);
    tmp_72_fu_1756_p3 <= x_V(1 downto 1);
    tmp_74_fu_1957_p3 <= r_V_8_reg_2467(34 downto 34);
    tmp_fu_570_p3 <= x_V(26 downto 26);
    tmp_s_fu_1964_p4 <= r_V_8_reg_2467(34 downto 12);
    trunc_ln1299_10_fu_1144_p1 <= x_V(16 - 1 downto 0);
    trunc_ln1299_11_fu_1194_p1 <= x_V(15 - 1 downto 0);
    trunc_ln1299_12_fu_1244_p1 <= x_V(14 - 1 downto 0);
    trunc_ln1299_13_fu_1294_p1 <= x_V(13 - 1 downto 0);
    trunc_ln1299_14_fu_1344_p1 <= x_V(12 - 1 downto 0);
    trunc_ln1299_15_fu_1394_p1 <= x_V(11 - 1 downto 0);
    trunc_ln1299_16_fu_1444_p1 <= x_V(10 - 1 downto 0);
    trunc_ln1299_17_fu_1494_p1 <= x_V(9 - 1 downto 0);
    trunc_ln1299_18_fu_1544_p1 <= x_V(8 - 1 downto 0);
    trunc_ln1299_19_fu_1594_p1 <= x_V(7 - 1 downto 0);
    trunc_ln1299_1_fu_694_p1 <= x_V(25 - 1 downto 0);
    trunc_ln1299_20_fu_1644_p1 <= x_V(6 - 1 downto 0);
    trunc_ln1299_21_fu_1694_p1 <= x_V(5 - 1 downto 0);
    trunc_ln1299_22_fu_1744_p1 <= x_V(4 - 1 downto 0);
    trunc_ln1299_23_fu_1794_p1 <= x_V(3 - 1 downto 0);
    trunc_ln1299_24_fu_1840_p1 <= x_V(2 - 1 downto 0);
    trunc_ln1299_2_fu_744_p1 <= x_V(24 - 1 downto 0);
    trunc_ln1299_3_fu_794_p1 <= x_V(23 - 1 downto 0);
    trunc_ln1299_4_fu_844_p1 <= x_V(22 - 1 downto 0);
    trunc_ln1299_5_fu_894_p1 <= x_V(21 - 1 downto 0);
    trunc_ln1299_6_fu_944_p1 <= x_V(20 - 1 downto 0);
    trunc_ln1299_7_fu_994_p1 <= x_V(19 - 1 downto 0);
    trunc_ln1299_8_fu_1044_p1 <= x_V(18 - 1 downto 0);
    trunc_ln1299_9_fu_1094_p1 <= x_V(17 - 1 downto 0);
    trunc_ln1299_fu_644_p1 <= x_V(26 - 1 downto 0);
    trunc_ln708_35_fu_2189_p4 <= log_base_V_1_fu_2183_p2(28 downto 9);
    trunc_ln730_fu_1806_p1 <= x_V(1 - 1 downto 0);
    xor_ln730_10_fu_1076_p2 <= (tmp_52_fu_1006_p3 xor ap_const_lv1_1);
    xor_ln730_11_fu_1126_p2 <= (tmp_53_fu_1056_p3 xor ap_const_lv1_1);
    xor_ln730_12_fu_1176_p2 <= (tmp_54_fu_1106_p3 xor ap_const_lv1_1);
    xor_ln730_13_fu_1226_p2 <= (tmp_55_fu_1156_p3 xor ap_const_lv1_1);
    xor_ln730_14_fu_1276_p2 <= (tmp_56_fu_1206_p3 xor ap_const_lv1_1);
    xor_ln730_15_fu_1326_p2 <= (tmp_57_fu_1256_p3 xor ap_const_lv1_1);
    xor_ln730_16_fu_1376_p2 <= (tmp_63_fu_1306_p3 xor ap_const_lv1_1);
    xor_ln730_17_fu_1426_p2 <= (tmp_64_fu_1356_p3 xor ap_const_lv1_1);
    xor_ln730_18_fu_1476_p2 <= (tmp_65_fu_1406_p3 xor ap_const_lv1_1);
    xor_ln730_19_fu_1526_p2 <= (tmp_66_fu_1456_p3 xor ap_const_lv1_1);
    xor_ln730_1_fu_626_p2 <= (tmp_43_fu_578_p3 xor ap_const_lv1_1);
    xor_ln730_20_fu_1576_p2 <= (tmp_67_fu_1506_p3 xor ap_const_lv1_1);
    xor_ln730_21_fu_1626_p2 <= (tmp_68_fu_1556_p3 xor ap_const_lv1_1);
    xor_ln730_22_fu_1676_p2 <= (tmp_69_fu_1606_p3 xor ap_const_lv1_1);
    xor_ln730_23_fu_1726_p2 <= (tmp_70_fu_1656_p3 xor ap_const_lv1_1);
    xor_ln730_24_fu_1776_p2 <= (tmp_71_fu_1706_p3 xor ap_const_lv1_1);
    xor_ln730_25_fu_1822_p2 <= (tmp_72_fu_1756_p3 xor ap_const_lv1_1);
    xor_ln730_26_fu_1852_p2 <= (trunc_ln730_fu_1806_p1 xor ap_const_lv1_1);
    xor_ln730_2_fu_676_p2 <= (tmp_44_fu_606_p3 xor ap_const_lv1_1);
    xor_ln730_3_fu_726_p2 <= (tmp_45_fu_656_p3 xor ap_const_lv1_1);
    xor_ln730_4_fu_776_p2 <= (tmp_46_fu_706_p3 xor ap_const_lv1_1);
    xor_ln730_5_fu_826_p2 <= (tmp_47_fu_756_p3 xor ap_const_lv1_1);
    xor_ln730_6_fu_876_p2 <= (tmp_48_fu_806_p3 xor ap_const_lv1_1);
    xor_ln730_7_fu_926_p2 <= (tmp_49_fu_856_p3 xor ap_const_lv1_1);
    xor_ln730_8_fu_976_p2 <= (tmp_50_fu_906_p3 xor ap_const_lv1_1);
    xor_ln730_9_fu_1026_p2 <= (tmp_51_fu_956_p3 xor ap_const_lv1_1);
    xor_ln730_fu_592_p2 <= (tmp_fu_570_p3 xor ap_const_lv1_1);
    zext_ln1116_fu_2069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln708_s_reg_2496),18));
    zext_ln1333_fu_1988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf_fu_1973_p3),29));
    zext_ln203_fu_2065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(log_apfixed_reduce_s_q0),22));
    zext_ln544_1_fu_2033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_reg_2480),64));
    zext_ln544_fu_1918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_index0_V_phi_fu_422_p4),64));
    zext_ln703_2_fu_2099_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_s_fu_2078_p4),26));
    zext_ln703_fu_2017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_fu_2009_p3),29));
    zext_ln728_fu_2095_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_1_fu_2088_p3),26));
end behav;
