<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>top</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>131307045</Best-caseLatency>
            <Average-caseLatency>131307045</Average-caseLatency>
            <Worst-caseLatency>131307045</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.438 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.438 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.438 sec</Worst-caseRealTimeLatency>
            <Interval-min>131307046</Interval-min>
            <Interval-max>131307046</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>234</BRAM_18K>
            <DSP>208</DSP>
            <FF>386341</FF>
            <LUT>226814</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWADDR</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWLEN</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWSIZE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWBURST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWLOCK</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWCACHE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWPROT</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWQOS</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWREGION</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WDATA</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WSTRB</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WLAST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARADDR</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARLEN</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARSIZE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARBURST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARLOCK</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARCACHE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARPROT</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARQOS</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARREGION</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RDATA</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RLAST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RRESP</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BRESP</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWADDR</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWLEN</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWSIZE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWBURST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWLOCK</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWCACHE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWPROT</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWQOS</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWREGION</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WDATA</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WSTRB</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WLAST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARADDR</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARLEN</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARSIZE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARBURST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARLOCK</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARCACHE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARPROT</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARQOS</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARREGION</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RDATA</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RLAST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RRESP</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BRESP</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWADDR</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWLEN</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWSIZE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWBURST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWLOCK</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWCACHE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWPROT</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWQOS</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWREGION</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WDATA</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WSTRB</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WLAST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARADDR</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARLEN</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARSIZE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARBURST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARLOCK</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARCACHE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARPROT</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARQOS</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARREGION</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RDATA</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RLAST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RRESP</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BRESP</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel0_x0_fu_90</InstName>
                    <ModuleName>kernel0_x0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>90</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>PE_wrapper_0_0_x0_U0</InstName>
                            <ModuleName>PE_wrapper_0_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2218</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_0_1_x0_U0</InstName>
                            <ModuleName>PE_wrapper_0_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2227</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_1_0_x0_U0</InstName>
                            <ModuleName>PE_wrapper_1_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2236</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_0_2_x0_U0</InstName>
                            <ModuleName>PE_wrapper_0_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2245</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_1_1_x0_U0</InstName>
                            <ModuleName>PE_wrapper_1_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2254</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_2_0_x0_U0</InstName>
                            <ModuleName>PE_wrapper_2_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2263</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_0_3_x0_U0</InstName>
                            <ModuleName>PE_wrapper_0_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2272</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_1_2_x0_U0</InstName>
                            <ModuleName>PE_wrapper_1_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2281</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_2_1_x0_U0</InstName>
                            <ModuleName>PE_wrapper_2_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2290</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_3_0_x0_U0</InstName>
                            <ModuleName>PE_wrapper_3_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2299</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_0_4_x0_U0</InstName>
                            <ModuleName>PE_wrapper_0_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2308</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_1_3_x0_U0</InstName>
                            <ModuleName>PE_wrapper_1_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2317</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_2_2_x0_U0</InstName>
                            <ModuleName>PE_wrapper_2_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2326</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_3_1_x0_U0</InstName>
                            <ModuleName>PE_wrapper_3_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2335</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_4_0_x0_U0</InstName>
                            <ModuleName>PE_wrapper_4_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2344</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_0_5_x0_U0</InstName>
                            <ModuleName>PE_wrapper_0_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2353</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_1_4_x0_U0</InstName>
                            <ModuleName>PE_wrapper_1_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2362</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_2_3_x0_U0</InstName>
                            <ModuleName>PE_wrapper_2_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2371</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_3_2_x0_U0</InstName>
                            <ModuleName>PE_wrapper_3_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2380</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_4_1_x0_U0</InstName>
                            <ModuleName>PE_wrapper_4_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2389</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_5_0_x0_U0</InstName>
                            <ModuleName>PE_wrapper_5_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2398</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_0_6_x0_U0</InstName>
                            <ModuleName>PE_wrapper_0_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2407</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_1_5_x0_U0</InstName>
                            <ModuleName>PE_wrapper_1_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2416</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_2_4_x0_U0</InstName>
                            <ModuleName>PE_wrapper_2_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2425</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_3_3_x0_U0</InstName>
                            <ModuleName>PE_wrapper_3_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2434</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_4_2_x0_U0</InstName>
                            <ModuleName>PE_wrapper_4_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2443</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_5_1_x0_U0</InstName>
                            <ModuleName>PE_wrapper_5_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2452</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_6_0_x0_U0</InstName>
                            <ModuleName>PE_wrapper_6_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2461</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_0_7_x0_U0</InstName>
                            <ModuleName>PE_wrapper_0_7_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2470</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_1_6_x0_U0</InstName>
                            <ModuleName>PE_wrapper_1_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2479</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_2_5_x0_U0</InstName>
                            <ModuleName>PE_wrapper_2_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2488</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_3_4_x0_U0</InstName>
                            <ModuleName>PE_wrapper_3_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2497</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_4_3_x0_U0</InstName>
                            <ModuleName>PE_wrapper_4_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2506</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_5_2_x0_U0</InstName>
                            <ModuleName>PE_wrapper_5_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2515</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_6_1_x0_U0</InstName>
                            <ModuleName>PE_wrapper_6_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2524</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_7_0_x0_U0</InstName>
                            <ModuleName>PE_wrapper_7_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2533</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_1_7_x0_U0</InstName>
                            <ModuleName>PE_wrapper_1_7_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2542</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_2_6_x0_U0</InstName>
                            <ModuleName>PE_wrapper_2_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2551</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_3_5_x0_U0</InstName>
                            <ModuleName>PE_wrapper_3_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2560</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_4_4_x0_U0</InstName>
                            <ModuleName>PE_wrapper_4_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2569</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_5_3_x0_U0</InstName>
                            <ModuleName>PE_wrapper_5_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2578</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_6_2_x0_U0</InstName>
                            <ModuleName>PE_wrapper_6_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2587</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_7_1_x0_U0</InstName>
                            <ModuleName>PE_wrapper_7_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2596</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_2_7_x0_U0</InstName>
                            <ModuleName>PE_wrapper_2_7_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2605</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_3_6_x0_U0</InstName>
                            <ModuleName>PE_wrapper_3_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2614</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_4_5_x0_U0</InstName>
                            <ModuleName>PE_wrapper_4_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2623</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_5_4_x0_U0</InstName>
                            <ModuleName>PE_wrapper_5_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2632</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_6_3_x0_U0</InstName>
                            <ModuleName>PE_wrapper_6_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2641</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_7_2_x0_U0</InstName>
                            <ModuleName>PE_wrapper_7_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2650</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_3_7_x0_U0</InstName>
                            <ModuleName>PE_wrapper_3_7_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2659</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_4_6_x0_U0</InstName>
                            <ModuleName>PE_wrapper_4_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2668</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_5_5_x0_U0</InstName>
                            <ModuleName>PE_wrapper_5_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2677</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_6_4_x0_U0</InstName>
                            <ModuleName>PE_wrapper_6_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2686</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_7_3_x0_U0</InstName>
                            <ModuleName>PE_wrapper_7_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2695</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_4_7_x0_U0</InstName>
                            <ModuleName>PE_wrapper_4_7_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2704</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_5_6_x0_U0</InstName>
                            <ModuleName>PE_wrapper_5_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2713</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_6_5_x0_U0</InstName>
                            <ModuleName>PE_wrapper_6_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2722</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_7_4_x0_U0</InstName>
                            <ModuleName>PE_wrapper_7_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2731</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_5_7_x0_U0</InstName>
                            <ModuleName>PE_wrapper_5_7_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2740</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_6_6_x0_U0</InstName>
                            <ModuleName>PE_wrapper_6_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2749</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_7_5_x0_U0</InstName>
                            <ModuleName>PE_wrapper_7_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2758</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_6_7_x0_U0</InstName>
                            <ModuleName>PE_wrapper_6_7_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2767</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_7_6_x0_U0</InstName>
                            <ModuleName>PE_wrapper_7_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2776</ID>
                        </Instance>
                        <Instance>
                            <InstName>PE_wrapper_7_7_x0_U0</InstName>
                            <ModuleName>PE_wrapper_7_7_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2785</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_IO_L2_in_1_x0_U0</InstName>
                            <ModuleName>B_IO_L2_in_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2794</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_IO_L2_in_2_x0_U0</InstName>
                            <ModuleName>B_IO_L2_in_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2801</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_IO_L2_in_3_x0_U0</InstName>
                            <ModuleName>B_IO_L2_in_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2808</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_IO_L2_in_4_x0_U0</InstName>
                            <ModuleName>B_IO_L2_in_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2815</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_IO_L2_in_5_x0_U0</InstName>
                            <ModuleName>B_IO_L2_in_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2822</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_IO_L2_in_6_x0_U0</InstName>
                            <ModuleName>B_IO_L2_in_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2829</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_IO_L2_in_0_x0_U0</InstName>
                            <ModuleName>B_IO_L2_in_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2836</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L3_out_serialize_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L3_out_serialize_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2843</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_IO_L2_in_boundary_x0_U0</InstName>
                            <ModuleName>B_IO_L2_in_boundary_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2851</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_boundary_wrapper_0_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_wrapper_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2857</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_boundary_wrapper_1_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_wrapper_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2863</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_boundary_wrapper_2_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_wrapper_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2869</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_boundary_wrapper_3_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_wrapper_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2875</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_boundary_wrapper_4_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_wrapper_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2881</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_boundary_wrapper_5_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_wrapper_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2887</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_boundary_wrapper_6_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_wrapper_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2893</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_boundary_wrapper_7_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_wrapper_7_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2899</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_0_6_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_0_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2905</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_0_5_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_0_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2912</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_1_6_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_1_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2919</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_0_4_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_0_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2926</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_1_5_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_1_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2933</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_2_6_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_2_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2940</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_0_3_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_0_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2947</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_1_4_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_1_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2954</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_2_5_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_2_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2961</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_3_6_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_3_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2968</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_0_2_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_0_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2975</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_1_3_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_1_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2982</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_2_4_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_2_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2989</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_3_5_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_3_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2996</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_4_6_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_4_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3003</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_0_1_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_0_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3010</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_1_2_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_1_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3017</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_2_3_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_2_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3024</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_3_4_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_3_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3031</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_4_5_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_4_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3038</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_5_6_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_5_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3045</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_1_1_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_1_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3052</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_2_2_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_2_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3059</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_3_3_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_3_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3066</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_4_4_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_4_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3073</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_5_5_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_5_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3080</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_6_6_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_6_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3087</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_2_1_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_2_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3094</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_3_2_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_3_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3101</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_4_3_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_4_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3108</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_5_4_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_5_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3115</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_6_5_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_6_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3122</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_7_6_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_7_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3129</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_3_1_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_3_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3136</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_4_2_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_4_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3143</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_5_3_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_5_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3150</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_6_4_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_6_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3157</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_7_5_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_7_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3164</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_4_1_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_4_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3171</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_5_2_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_5_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3178</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_6_3_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_6_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3185</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_7_4_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_7_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3192</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_5_1_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_5_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3199</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_6_2_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_6_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3206</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_7_3_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_7_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3213</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_6_1_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_6_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3220</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_7_2_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_7_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3227</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_7_1_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_7_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3234</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_0_0_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_0_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3241</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_1_0_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_1_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3248</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_2_0_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_2_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3255</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_3_0_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_3_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3262</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_4_0_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_4_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3269</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_5_0_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_5_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3276</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_6_0_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_6_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3283</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L1_out_wrapper_7_0_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L1_out_wrapper_7_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3290</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_IO_L2_in_1_x0_U0</InstName>
                            <ModuleName>A_IO_L2_in_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3297</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_IO_L2_in_2_x0_U0</InstName>
                            <ModuleName>A_IO_L2_in_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3304</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_IO_L2_in_3_x0_U0</InstName>
                            <ModuleName>A_IO_L2_in_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3311</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_IO_L2_in_4_x0_U0</InstName>
                            <ModuleName>A_IO_L2_in_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3318</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_IO_L2_in_5_x0_U0</InstName>
                            <ModuleName>A_IO_L2_in_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3325</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_IO_L2_in_6_x0_U0</InstName>
                            <ModuleName>A_IO_L2_in_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3332</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_IO_L2_in_0_x0_U0</InstName>
                            <ModuleName>A_IO_L2_in_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3339</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_IO_L2_in_boundary_x0_U0</InstName>
                            <ModuleName>A_IO_L2_in_boundary_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3346</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L2_out_0_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L2_out_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3352</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L2_out_4_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L2_out_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3359</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L2_out_3_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L2_out_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3366</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L2_out_2_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L2_out_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3373</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L2_out_1_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L2_out_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3380</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L2_out_6_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L2_out_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3387</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L2_out_5_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L2_out_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3394</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_IO_L3_in_serialize_x0_U0</InstName>
                            <ModuleName>A_IO_L3_in_serialize_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3401</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_IO_L3_in_serialize_x0_U0</InstName>
                            <ModuleName>B_IO_L3_in_serialize_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3408</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_IO_L3_in_x0_U0</InstName>
                            <ModuleName>A_IO_L3_in_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3415</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_IO_L3_in_x0_U0</InstName>
                            <ModuleName>B_IO_L3_in_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3421</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_PE_dummy_in_0_x0_U0</InstName>
                            <ModuleName>A_PE_dummy_in_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3427</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_PE_dummy_in_0_x0_U0</InstName>
                            <ModuleName>B_PE_dummy_in_0_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3432</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_PE_dummy_in_1_x0_U0</InstName>
                            <ModuleName>A_PE_dummy_in_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3437</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_PE_dummy_in_1_x0_U0</InstName>
                            <ModuleName>B_PE_dummy_in_1_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3442</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_PE_dummy_in_2_x0_U0</InstName>
                            <ModuleName>A_PE_dummy_in_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3447</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_PE_dummy_in_2_x0_U0</InstName>
                            <ModuleName>B_PE_dummy_in_2_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3452</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_PE_dummy_in_3_x0_U0</InstName>
                            <ModuleName>A_PE_dummy_in_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3457</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_PE_dummy_in_3_x0_U0</InstName>
                            <ModuleName>B_PE_dummy_in_3_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3462</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_PE_dummy_in_4_x0_U0</InstName>
                            <ModuleName>A_PE_dummy_in_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3467</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_PE_dummy_in_4_x0_U0</InstName>
                            <ModuleName>B_PE_dummy_in_4_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3472</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_PE_dummy_in_5_x0_U0</InstName>
                            <ModuleName>A_PE_dummy_in_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3477</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_PE_dummy_in_5_x0_U0</InstName>
                            <ModuleName>B_PE_dummy_in_5_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3482</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_PE_dummy_in_6_x0_U0</InstName>
                            <ModuleName>A_PE_dummy_in_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3487</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_PE_dummy_in_6_x0_U0</InstName>
                            <ModuleName>B_PE_dummy_in_6_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3492</ID>
                        </Instance>
                        <Instance>
                            <InstName>A_PE_dummy_in_7_x0_U0</InstName>
                            <ModuleName>A_PE_dummy_in_7_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3497</ID>
                        </Instance>
                        <Instance>
                            <InstName>B_PE_dummy_in_7_x0_U0</InstName>
                            <ModuleName>B_PE_dummy_in_7_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3502</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L3_out_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L3_out_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3507</ID>
                        </Instance>
                        <Instance>
                            <InstName>C_drain_IO_L2_out_boundary_x0_U0</InstName>
                            <ModuleName>C_drain_IO_L2_out_boundary_x0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3513</ID>
                        </Instance>
                        <Instance>
                            <InstName>kernel0_x0_entry5_U0</InstName>
                            <ModuleName>kernel0_x0_entry5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3519</ID>
                        </Instance>
                        <Instance>
                            <InstName>kernel0_x0_entry12_U0</InstName>
                            <ModuleName>kernel0_x0_entry12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3526</ID>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_nondf_kernel_cov_x0_fu_99</InstName>
                    <ModuleName>nondf_kernel_cov_x0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>99</ID>
                </Instance>
                <Instance>
                    <InstName>grp_nondf_kernel_cov_x1_fu_107</InstName>
                    <ModuleName>nondf_kernel_cov_x1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>107</ID>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>nondf_kernel_cov_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2183882</Best-caseLatency>
                    <Average-caseLatency>2183882</Average-caseLatency>
                    <Worst-caseLatency>2183882</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.279 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.279 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.279 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2183882</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <nondf_kernel_cov_x0_loop_1>
                        <Name>nondf_kernel_cov_x0_loop_1</Name>
                        <TripCount>64</TripCount>
                        <Latency>12416</Latency>
                        <AbsoluteTimeLatency>41.383 us</AbsoluteTimeLatency>
                        <IterationLatency>194</IterationLatency>
                        <PipelineDepth>194</PipelineDepth>
                        <nondf_kernel_cov_x0_loop_2>
                            <Name>nondf_kernel_cov_x0_loop_2</Name>
                            <TripCount>64</TripCount>
                            <Latency>192</Latency>
                            <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                        </nondf_kernel_cov_x0_loop_2>
                    </nondf_kernel_cov_x0_loop_1>
                    <nondf_kernel_cov_x0_loop_3>
                        <Name>nondf_kernel_cov_x0_loop_3</Name>
                        <TripCount>64</TripCount>
                        <Latency>12416</Latency>
                        <AbsoluteTimeLatency>41.383 us</AbsoluteTimeLatency>
                        <IterationLatency>194</IterationLatency>
                        <PipelineDepth>194</PipelineDepth>
                        <nondf_kernel_cov_x0_loop_4>
                            <Name>nondf_kernel_cov_x0_loop_4</Name>
                            <TripCount>64</TripCount>
                            <Latency>192</Latency>
                            <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                        </nondf_kernel_cov_x0_loop_4>
                    </nondf_kernel_cov_x0_loop_3>
                    <nondf_kernel_cov_x0_loop_5>
                        <Name>nondf_kernel_cov_x0_loop_5</Name>
                        <TripCount>64</TripCount>
                        <Latency>16512</Latency>
                        <AbsoluteTimeLatency>55.034 us</AbsoluteTimeLatency>
                        <IterationLatency>258</IterationLatency>
                        <PipelineDepth>258</PipelineDepth>
                        <nondf_kernel_cov_x0_loop_6>
                            <Name>nondf_kernel_cov_x0_loop_6</Name>
                            <TripCount>64</TripCount>
                            <Latency>256</Latency>
                            <AbsoluteTimeLatency>0.853 us</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                        </nondf_kernel_cov_x0_loop_6>
                    </nondf_kernel_cov_x0_loop_5>
                    <nondf_kernel_cov_x0_loop_7>
                        <Name>nondf_kernel_cov_x0_loop_7</Name>
                        <TripCount>64</TripCount>
                        <Latency>2130048</Latency>
                        <AbsoluteTimeLatency>7.099 ms</AbsoluteTimeLatency>
                        <IterationLatency>33282</IterationLatency>
                        <PipelineDepth>33282</PipelineDepth>
                        <nondf_kernel_cov_x0_loop_8>
                            <Name>nondf_kernel_cov_x0_loop_8</Name>
                            <TripCount>64</TripCount>
                            <Latency>33280</Latency>
                            <AbsoluteTimeLatency>0.111 ms</AbsoluteTimeLatency>
                            <IterationLatency>520</IterationLatency>
                            <PipelineDepth>520</PipelineDepth>
                            <nondf_kernel_cov_x0_loop_9>
                                <Name>nondf_kernel_cov_x0_loop_9</Name>
                                <TripCount>64</TripCount>
                                <Latency>512</Latency>
                                <AbsoluteTimeLatency>1.706 us</AbsoluteTimeLatency>
                                <IterationLatency>8</IterationLatency>
                                <PipelineDepth>8</PipelineDepth>
                            </nondf_kernel_cov_x0_loop_9>
                        </nondf_kernel_cov_x0_loop_8>
                    </nondf_kernel_cov_x0_loop_7>
                    <nondf_kernel_cov_x0_loop_10>
                        <Name>nondf_kernel_cov_x0_loop_10</Name>
                        <TripCount>64</TripCount>
                        <Latency>12416</Latency>
                        <AbsoluteTimeLatency>41.383 us</AbsoluteTimeLatency>
                        <IterationLatency>194</IterationLatency>
                        <PipelineDepth>194</PipelineDepth>
                        <nondf_kernel_cov_x0_loop_11>
                            <Name>nondf_kernel_cov_x0_loop_11</Name>
                            <TripCount>64</TripCount>
                            <Latency>192</Latency>
                            <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                        </nondf_kernel_cov_x0_loop_11>
                    </nondf_kernel_cov_x0_loop_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>72</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2519</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2199</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>nondf_kernel_cov_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>nondf_kernel_cov_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>nondf_kernel_cov_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>nondf_kernel_cov_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>nondf_kernel_cov_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>nondf_kernel_cov_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWVALID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWREADY</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWADDR</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWLEN</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWSIZE</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWBURST</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWLOCK</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWCACHE</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWPROT</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWQOS</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWREGION</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWUSER</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_WVALID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_WREADY</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_WDATA</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_WSTRB</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_WLAST</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_WID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_WUSER</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARVALID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARREADY</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARADDR</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARLEN</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARSIZE</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARBURST</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARLOCK</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARCACHE</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARPROT</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARQOS</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARREGION</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARUSER</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_RVALID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_RREADY</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_RDATA</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_RLAST</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_RID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_RUSER</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_RRESP</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_BVALID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_BREADY</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_BRESP</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_BID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_BUSER</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>xout</name>
                    <Object>xout</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>xin_address0</name>
                    <Object>xin</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>xin_ce0</name>
                    <Object>xin</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>xin_we0</name>
                    <Object>xin</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>xin_d0</name>
                    <Object>xin</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>119</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>nondf_kernel_cov_x1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2183882</Best-caseLatency>
                    <Average-caseLatency>2183882</Average-caseLatency>
                    <Worst-caseLatency>2183882</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.279 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.279 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.279 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2183882</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <nondf_kernel_cov_x1_loop_1>
                        <Name>nondf_kernel_cov_x1_loop_1</Name>
                        <TripCount>64</TripCount>
                        <Latency>12416</Latency>
                        <AbsoluteTimeLatency>41.383 us</AbsoluteTimeLatency>
                        <IterationLatency>194</IterationLatency>
                        <PipelineDepth>194</PipelineDepth>
                        <nondf_kernel_cov_x1_loop_2>
                            <Name>nondf_kernel_cov_x1_loop_2</Name>
                            <TripCount>64</TripCount>
                            <Latency>192</Latency>
                            <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                        </nondf_kernel_cov_x1_loop_2>
                    </nondf_kernel_cov_x1_loop_1>
                    <nondf_kernel_cov_x1_loop_3>
                        <Name>nondf_kernel_cov_x1_loop_3</Name>
                        <TripCount>64</TripCount>
                        <Latency>12416</Latency>
                        <AbsoluteTimeLatency>41.383 us</AbsoluteTimeLatency>
                        <IterationLatency>194</IterationLatency>
                        <PipelineDepth>194</PipelineDepth>
                        <nondf_kernel_cov_x1_loop_4>
                            <Name>nondf_kernel_cov_x1_loop_4</Name>
                            <TripCount>64</TripCount>
                            <Latency>192</Latency>
                            <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                        </nondf_kernel_cov_x1_loop_4>
                    </nondf_kernel_cov_x1_loop_3>
                    <nondf_kernel_cov_x1_loop_5>
                        <Name>nondf_kernel_cov_x1_loop_5</Name>
                        <TripCount>64</TripCount>
                        <Latency>16512</Latency>
                        <AbsoluteTimeLatency>55.034 us</AbsoluteTimeLatency>
                        <IterationLatency>258</IterationLatency>
                        <PipelineDepth>258</PipelineDepth>
                        <nondf_kernel_cov_x1_loop_6>
                            <Name>nondf_kernel_cov_x1_loop_6</Name>
                            <TripCount>64</TripCount>
                            <Latency>256</Latency>
                            <AbsoluteTimeLatency>0.853 us</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                        </nondf_kernel_cov_x1_loop_6>
                    </nondf_kernel_cov_x1_loop_5>
                    <nondf_kernel_cov_x1_loop_7>
                        <Name>nondf_kernel_cov_x1_loop_7</Name>
                        <TripCount>64</TripCount>
                        <Latency>2130048</Latency>
                        <AbsoluteTimeLatency>7.099 ms</AbsoluteTimeLatency>
                        <IterationLatency>33282</IterationLatency>
                        <PipelineDepth>33282</PipelineDepth>
                        <nondf_kernel_cov_x1_loop_8>
                            <Name>nondf_kernel_cov_x1_loop_8</Name>
                            <TripCount>64</TripCount>
                            <Latency>33280</Latency>
                            <AbsoluteTimeLatency>0.111 ms</AbsoluteTimeLatency>
                            <IterationLatency>520</IterationLatency>
                            <PipelineDepth>520</PipelineDepth>
                            <nondf_kernel_cov_x1_loop_9>
                                <Name>nondf_kernel_cov_x1_loop_9</Name>
                                <TripCount>64</TripCount>
                                <Latency>512</Latency>
                                <AbsoluteTimeLatency>1.706 us</AbsoluteTimeLatency>
                                <IterationLatency>8</IterationLatency>
                                <PipelineDepth>8</PipelineDepth>
                            </nondf_kernel_cov_x1_loop_9>
                        </nondf_kernel_cov_x1_loop_8>
                    </nondf_kernel_cov_x1_loop_7>
                    <nondf_kernel_cov_x1_loop_10>
                        <Name>nondf_kernel_cov_x1_loop_10</Name>
                        <TripCount>64</TripCount>
                        <Latency>12416</Latency>
                        <AbsoluteTimeLatency>41.383 us</AbsoluteTimeLatency>
                        <IterationLatency>194</IterationLatency>
                        <PipelineDepth>194</PipelineDepth>
                        <nondf_kernel_cov_x1_loop_11>
                            <Name>nondf_kernel_cov_x1_loop_11</Name>
                            <TripCount>64</TripCount>
                            <Latency>192</Latency>
                            <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                        </nondf_kernel_cov_x1_loop_11>
                    </nondf_kernel_cov_x1_loop_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>72</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2519</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2199</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>nondf_kernel_cov_x1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>nondf_kernel_cov_x1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>nondf_kernel_cov_x1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>nondf_kernel_cov_x1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>nondf_kernel_cov_x1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>nondf_kernel_cov_x1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWVALID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWREADY</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWADDR</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWLEN</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWSIZE</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWBURST</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWLOCK</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWCACHE</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWPROT</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWQOS</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWREGION</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWUSER</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_WVALID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_WREADY</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_WDATA</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_WSTRB</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_WLAST</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_WID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_WUSER</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARVALID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARREADY</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARADDR</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARLEN</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARSIZE</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARBURST</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARLOCK</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARCACHE</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARPROT</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARQOS</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARREGION</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARUSER</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_RVALID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_RREADY</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_RDATA</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_RLAST</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_RID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_RUSER</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_RRESP</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_BVALID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_BREADY</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_BRESP</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_BID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_BUSER</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>xout</name>
                    <Object>xout</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>xin_address0</name>
                    <Object>xin</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>xin_ce0</name>
                    <Object>xin</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>xin_we0</name>
                    <Object>xin</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>xin_d0</name>
                    <Object>xin</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>119</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>kernel0_x0_entry5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>kernel0_x0.entry5</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>kernel0_x0.entry5</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>kernel0_x0.entry5</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>kernel0_x0.entry5</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>kernel0_x0.entry5</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>kernel0_x0.entry5</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>kernel0_x0.entry5</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C</name>
                    <Object>C</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C_out_din</name>
                    <Object>C_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C_out_full_n</name>
                    <Object>C_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C_out_write</name>
                    <Object>C_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>kernel0_x0_entry12</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.347</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>kernel0_x0.entry12</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>kernel0_x0.entry12</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>kernel0_x0.entry12</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>kernel0_x0.entry12</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>kernel0_x0.entry12</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>kernel0_x0.entry12</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>kernel0_x0.entry12</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C_dout</name>
                    <Object>C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C_empty_n</name>
                    <Object>C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C_read</name>
                    <Object>C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C_out_din</name>
                    <Object>C_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C_out_full_n</name>
                    <Object>C_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C_out_write</name>
                    <Object>C_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_IO_L3_in_serialize_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.645</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12289</Best-caseLatency>
                    <Average-caseLatency>12289</Average-caseLatency>
                    <Worst-caseLatency>12289</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.959 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.959 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.959 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12289</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_IO_L3_in_serialize_x0_loop_1>
                        <Name>A_IO_L3_in_serialize_x0_loop_1</Name>
                        <TripCount>4096</TripCount>
                        <Latency>12288</Latency>
                        <AbsoluteTimeLatency>40.956 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                    </A_IO_L3_in_serialize_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>150</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_IO_L3_in_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_IO_L3_in_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_IO_L3_in_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_IO_L3_in_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_IO_L3_in_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_IO_L3_in_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_IO_L3_in_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L3_in_serialize_x01_din</name>
                    <Object>fifo_A_A_IO_L3_in_serialize_x01</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L3_in_serialize_x01_full_n</name>
                    <Object>fifo_A_A_IO_L3_in_serialize_x01</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L3_in_serialize_x01_write</name>
                    <Object>fifo_A_A_IO_L3_in_serialize_x01</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>A_address0</name>
                    <Object>A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>A_ce0</name>
                    <Object>A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>A_q0</name>
                    <Object>A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>119</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_IO_L3_in_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_IO_L3_in_x0_loop_1_A_IO_L3_in_x0_loop_3_A_IO_L3_in_x0_loop_4_A_IO_L3_in_x0_loop_5>
                        <Name>A_IO_L3_in_x0_loop_1_A_IO_L3_in_x0_loop_3_A_IO_L3_in_x0_loop_4_A_IO_L3_in_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </A_IO_L3_in_x0_loop_1_A_IO_L3_in_x0_loop_3_A_IO_L3_in_x0_loop_4_A_IO_L3_in_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>122</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_IO_L3_in_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_IO_L3_in_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_IO_L3_in_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_IO_L3_in_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_IO_L3_in_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_IO_L3_in_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_IO_L3_in_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_in_dout</name>
                    <Object>fifo_A_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_in_empty_n</name>
                    <Object>fifo_A_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_in_read</name>
                    <Object>fifo_A_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_local_out_din</name>
                    <Object>fifo_A_local_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_local_out_full_n</name>
                    <Object>fifo_A_local_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_local_out_write</name>
                    <Object>fifo_A_local_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_IO_L2_in_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1270450</Best-caseLatency>
                    <Average-caseLatency>1860274</Average-caseLatency>
                    <Worst-caseLatency>2450098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.234 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.200 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.166 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1270450 ~ 2450098</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_IO_L2_in_0_x0_loop_1>
                        <Name>A_IO_L2_in_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>1270304 ~ 2449952</Latency>
                        <AbsoluteTimeLatency>4.234 ms ~ 8.166 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>79394</min>
                                <max>153122</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>79394 ~ 153122</PipelineDepth>
                        <A_IO_L2_in_0_x0_loop_2>
                            <Name>A_IO_L2_in_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>79392 ~ 153120</Latency>
                            <AbsoluteTimeLatency>0.265 ms ~ 0.510 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>4962</min>
                                    <max>9570</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>4962 ~ 9570</PipelineDepth>
                            <A_IO_L2_in_0_x0_loop_3>
                                <Name>A_IO_L2_in_0_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>4960 ~ 9568</Latency>
                                <AbsoluteTimeLatency>16.532 us ~ 31.890 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>155</min>
                                        <max>299</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>155 ~ 299</PipelineDepth>
                                <A_IO_L2_in_0_x0_loop_4>
                                    <Name>A_IO_L2_in_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>152</Latency>
                                    <AbsoluteTimeLatency>0.507 us</AbsoluteTimeLatency>
                                    <IterationLatency>19</IterationLatency>
                                    <PipelineDepth>19</PipelineDepth>
                                    <A_IO_L2_in_0_x0_loop_5>
                                        <Name>A_IO_L2_in_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>17</Latency>
                                        <AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_0_x0_loop_5>
                                    <A_IO_L2_in_0_x0_loop_6>
                                        <Name>A_IO_L2_in_0_x0_loop_6</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_0_x0_loop_6>
                                </A_IO_L2_in_0_x0_loop_4>
                                <A_IO_L2_in_0_x0_loop_7>
                                    <Name>A_IO_L2_in_0_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>144</Latency>
                                    <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                    <IterationLatency>18</IterationLatency>
                                    <PipelineDepth>18</PipelineDepth>
                                    <A_IO_L2_in_0_x0_loop_8>
                                        <Name>A_IO_L2_in_0_x0_loop_8</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_0_x0_loop_8>
                                </A_IO_L2_in_0_x0_loop_7>
                                <A_IO_L2_in_0_x0_loop_9>
                                    <Name>A_IO_L2_in_0_x0_loop_9</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>152</Latency>
                                    <AbsoluteTimeLatency>0.507 us</AbsoluteTimeLatency>
                                    <IterationLatency>19</IterationLatency>
                                    <PipelineDepth>19</PipelineDepth>
                                    <A_IO_L2_in_0_x0_loop_10>
                                        <Name>A_IO_L2_in_0_x0_loop_10</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>17</Latency>
                                        <AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_0_x0_loop_10>
                                    <A_IO_L2_in_0_x0_loop_11>
                                        <Name>A_IO_L2_in_0_x0_loop_11</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_0_x0_loop_11>
                                </A_IO_L2_in_0_x0_loop_9>
                                <A_IO_L2_in_0_x0_loop_12>
                                    <Name>A_IO_L2_in_0_x0_loop_12</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>144</Latency>
                                    <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                    <IterationLatency>18</IterationLatency>
                                    <PipelineDepth>18</PipelineDepth>
                                    <A_IO_L2_in_0_x0_loop_13>
                                        <Name>A_IO_L2_in_0_x0_loop_13</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_0_x0_loop_13>
                                </A_IO_L2_in_0_x0_loop_12>
                            </A_IO_L2_in_0_x0_loop_3>
                        </A_IO_L2_in_0_x0_loop_2>
                    </A_IO_L2_in_0_x0_loop_1>
                    <A_IO_L2_in_0_x0_loop_14>
                        <Name>A_IO_L2_in_0_x0_loop_14</Name>
                        <TripCount>8</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <IterationLatency>18</IterationLatency>
                        <PipelineDepth>18</PipelineDepth>
                        <A_IO_L2_in_0_x0_loop_15>
                            <Name>A_IO_L2_in_0_x0_loop_15</Name>
                            <TripCount>8</TripCount>
                            <Latency>16</Latency>
                            <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                        </A_IO_L2_in_0_x0_loop_15>
                    </A_IO_L2_in_0_x0_loop_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>671</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1224</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_IO_L2_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_IO_L2_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_IO_L2_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_IO_L2_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_IO_L2_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_IO_L2_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_IO_L2_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_0_x04_dout</name>
                    <Object>fifo_A_A_IO_L2_in_0_x04</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_0_x04_empty_n</name>
                    <Object>fifo_A_A_IO_L2_in_0_x04</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_0_x04_read</name>
                    <Object>fifo_A_A_IO_L2_in_0_x04</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_1_x05_din</name>
                    <Object>fifo_A_A_IO_L2_in_1_x05</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_1_x05_full_n</name>
                    <Object>fifo_A_A_IO_L2_in_1_x05</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_1_x05_write</name>
                    <Object>fifo_A_A_IO_L2_in_1_x05</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_0_x020_din</name>
                    <Object>fifo_A_PE_0_0_x020</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_0_x020_full_n</name>
                    <Object>fifo_A_PE_0_0_x020</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_0_x020_write</name>
                    <Object>fifo_A_PE_0_0_x020</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_IO_L2_in_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1114802</Best-caseLatency>
                    <Average-caseLatency>1704626</Average-caseLatency>
                    <Worst-caseLatency>2294450</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.716 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.682 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.647 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1114802 ~ 2294450</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_IO_L2_in_1_x0_loop_1>
                        <Name>A_IO_L2_in_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>1114656 ~ 2294304</Latency>
                        <AbsoluteTimeLatency>3.715 ms ~ 7.647 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>69666</min>
                                <max>143394</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>69666 ~ 143394</PipelineDepth>
                        <A_IO_L2_in_1_x0_loop_2>
                            <Name>A_IO_L2_in_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>69664 ~ 143392</Latency>
                            <AbsoluteTimeLatency>0.232 ms ~ 0.478 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>4354</min>
                                    <max>8962</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>4354 ~ 8962</PipelineDepth>
                            <A_IO_L2_in_1_x0_loop_3>
                                <Name>A_IO_L2_in_1_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>4352 ~ 8960</Latency>
                                <AbsoluteTimeLatency>14.505 us ~ 29.864 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>136</min>
                                        <max>280</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>136 ~ 280</PipelineDepth>
                                <A_IO_L2_in_1_x0_loop_4>
                                    <Name>A_IO_L2_in_1_x0_loop_4</Name>
                                    <TripCount>7</TripCount>
                                    <Latency>133</Latency>
                                    <AbsoluteTimeLatency>0.443 us</AbsoluteTimeLatency>
                                    <IterationLatency>19</IterationLatency>
                                    <PipelineDepth>19</PipelineDepth>
                                    <A_IO_L2_in_1_x0_loop_5>
                                        <Name>A_IO_L2_in_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>17</Latency>
                                        <AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_1_x0_loop_5>
                                    <A_IO_L2_in_1_x0_loop_6>
                                        <Name>A_IO_L2_in_1_x0_loop_6</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_1_x0_loop_6>
                                </A_IO_L2_in_1_x0_loop_4>
                                <A_IO_L2_in_1_x0_loop_7>
                                    <Name>A_IO_L2_in_1_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>144</Latency>
                                    <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                    <IterationLatency>18</IterationLatency>
                                    <PipelineDepth>18</PipelineDepth>
                                    <A_IO_L2_in_1_x0_loop_8>
                                        <Name>A_IO_L2_in_1_x0_loop_8</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_1_x0_loop_8>
                                </A_IO_L2_in_1_x0_loop_7>
                                <A_IO_L2_in_1_x0_loop_9>
                                    <Name>A_IO_L2_in_1_x0_loop_9</Name>
                                    <TripCount>7</TripCount>
                                    <Latency>133</Latency>
                                    <AbsoluteTimeLatency>0.443 us</AbsoluteTimeLatency>
                                    <IterationLatency>19</IterationLatency>
                                    <PipelineDepth>19</PipelineDepth>
                                    <A_IO_L2_in_1_x0_loop_10>
                                        <Name>A_IO_L2_in_1_x0_loop_10</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>17</Latency>
                                        <AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_1_x0_loop_10>
                                    <A_IO_L2_in_1_x0_loop_11>
                                        <Name>A_IO_L2_in_1_x0_loop_11</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_1_x0_loop_11>
                                </A_IO_L2_in_1_x0_loop_9>
                                <A_IO_L2_in_1_x0_loop_12>
                                    <Name>A_IO_L2_in_1_x0_loop_12</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>144</Latency>
                                    <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                    <IterationLatency>18</IterationLatency>
                                    <PipelineDepth>18</PipelineDepth>
                                    <A_IO_L2_in_1_x0_loop_13>
                                        <Name>A_IO_L2_in_1_x0_loop_13</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_1_x0_loop_13>
                                </A_IO_L2_in_1_x0_loop_12>
                            </A_IO_L2_in_1_x0_loop_3>
                        </A_IO_L2_in_1_x0_loop_2>
                    </A_IO_L2_in_1_x0_loop_1>
                    <A_IO_L2_in_1_x0_loop_14>
                        <Name>A_IO_L2_in_1_x0_loop_14</Name>
                        <TripCount>8</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <IterationLatency>18</IterationLatency>
                        <PipelineDepth>18</PipelineDepth>
                        <A_IO_L2_in_1_x0_loop_15>
                            <Name>A_IO_L2_in_1_x0_loop_15</Name>
                            <TripCount>8</TripCount>
                            <Latency>16</Latency>
                            <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                        </A_IO_L2_in_1_x0_loop_15>
                    </A_IO_L2_in_1_x0_loop_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>663</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1224</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_IO_L2_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_IO_L2_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_IO_L2_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_IO_L2_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_IO_L2_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_IO_L2_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_IO_L2_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_1_x05_dout</name>
                    <Object>fifo_A_A_IO_L2_in_1_x05</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_1_x05_empty_n</name>
                    <Object>fifo_A_A_IO_L2_in_1_x05</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_1_x05_read</name>
                    <Object>fifo_A_A_IO_L2_in_1_x05</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_2_x06_din</name>
                    <Object>fifo_A_A_IO_L2_in_2_x06</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_2_x06_full_n</name>
                    <Object>fifo_A_A_IO_L2_in_2_x06</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_2_x06_write</name>
                    <Object>fifo_A_A_IO_L2_in_2_x06</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_0_x029_din</name>
                    <Object>fifo_A_PE_1_0_x029</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_0_x029_full_n</name>
                    <Object>fifo_A_PE_1_0_x029</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_0_x029_write</name>
                    <Object>fifo_A_PE_1_0_x029</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_IO_L2_in_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>959154</Best-caseLatency>
                    <Average-caseLatency>1548978</Average-caseLatency>
                    <Worst-caseLatency>2138802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.197 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.163 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.129 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>959154 ~ 2138802</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_IO_L2_in_2_x0_loop_1>
                        <Name>A_IO_L2_in_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>959008 ~ 2138656</Latency>
                        <AbsoluteTimeLatency>3.196 ms ~ 7.128 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>59938</min>
                                <max>133666</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>59938 ~ 133666</PipelineDepth>
                        <A_IO_L2_in_2_x0_loop_2>
                            <Name>A_IO_L2_in_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>59936 ~ 133664</Latency>
                            <AbsoluteTimeLatency>0.200 ms ~ 0.446 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>3746</min>
                                    <max>8354</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>3746 ~ 8354</PipelineDepth>
                            <A_IO_L2_in_2_x0_loop_3>
                                <Name>A_IO_L2_in_2_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>3744 ~ 8352</Latency>
                                <AbsoluteTimeLatency>12.479 us ~ 27.837 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>117</min>
                                        <max>261</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>117 ~ 261</PipelineDepth>
                                <A_IO_L2_in_2_x0_loop_4>
                                    <Name>A_IO_L2_in_2_x0_loop_4</Name>
                                    <TripCount>6</TripCount>
                                    <Latency>114</Latency>
                                    <AbsoluteTimeLatency>0.380 us</AbsoluteTimeLatency>
                                    <IterationLatency>19</IterationLatency>
                                    <PipelineDepth>19</PipelineDepth>
                                    <A_IO_L2_in_2_x0_loop_5>
                                        <Name>A_IO_L2_in_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>17</Latency>
                                        <AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_2_x0_loop_5>
                                    <A_IO_L2_in_2_x0_loop_6>
                                        <Name>A_IO_L2_in_2_x0_loop_6</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_2_x0_loop_6>
                                </A_IO_L2_in_2_x0_loop_4>
                                <A_IO_L2_in_2_x0_loop_7>
                                    <Name>A_IO_L2_in_2_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>144</Latency>
                                    <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                    <IterationLatency>18</IterationLatency>
                                    <PipelineDepth>18</PipelineDepth>
                                    <A_IO_L2_in_2_x0_loop_8>
                                        <Name>A_IO_L2_in_2_x0_loop_8</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_2_x0_loop_8>
                                </A_IO_L2_in_2_x0_loop_7>
                                <A_IO_L2_in_2_x0_loop_9>
                                    <Name>A_IO_L2_in_2_x0_loop_9</Name>
                                    <TripCount>6</TripCount>
                                    <Latency>114</Latency>
                                    <AbsoluteTimeLatency>0.380 us</AbsoluteTimeLatency>
                                    <IterationLatency>19</IterationLatency>
                                    <PipelineDepth>19</PipelineDepth>
                                    <A_IO_L2_in_2_x0_loop_10>
                                        <Name>A_IO_L2_in_2_x0_loop_10</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>17</Latency>
                                        <AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_2_x0_loop_10>
                                    <A_IO_L2_in_2_x0_loop_11>
                                        <Name>A_IO_L2_in_2_x0_loop_11</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_2_x0_loop_11>
                                </A_IO_L2_in_2_x0_loop_9>
                                <A_IO_L2_in_2_x0_loop_12>
                                    <Name>A_IO_L2_in_2_x0_loop_12</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>144</Latency>
                                    <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                    <IterationLatency>18</IterationLatency>
                                    <PipelineDepth>18</PipelineDepth>
                                    <A_IO_L2_in_2_x0_loop_13>
                                        <Name>A_IO_L2_in_2_x0_loop_13</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_2_x0_loop_13>
                                </A_IO_L2_in_2_x0_loop_12>
                            </A_IO_L2_in_2_x0_loop_3>
                        </A_IO_L2_in_2_x0_loop_2>
                    </A_IO_L2_in_2_x0_loop_1>
                    <A_IO_L2_in_2_x0_loop_14>
                        <Name>A_IO_L2_in_2_x0_loop_14</Name>
                        <TripCount>8</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <IterationLatency>18</IterationLatency>
                        <PipelineDepth>18</PipelineDepth>
                        <A_IO_L2_in_2_x0_loop_15>
                            <Name>A_IO_L2_in_2_x0_loop_15</Name>
                            <TripCount>8</TripCount>
                            <Latency>16</Latency>
                            <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                        </A_IO_L2_in_2_x0_loop_15>
                    </A_IO_L2_in_2_x0_loop_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>663</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1224</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_IO_L2_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_IO_L2_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_IO_L2_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_IO_L2_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_IO_L2_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_IO_L2_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_IO_L2_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_2_x06_dout</name>
                    <Object>fifo_A_A_IO_L2_in_2_x06</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_2_x06_empty_n</name>
                    <Object>fifo_A_A_IO_L2_in_2_x06</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_2_x06_read</name>
                    <Object>fifo_A_A_IO_L2_in_2_x06</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_3_x07_din</name>
                    <Object>fifo_A_A_IO_L2_in_3_x07</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_3_x07_full_n</name>
                    <Object>fifo_A_A_IO_L2_in_3_x07</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_3_x07_write</name>
                    <Object>fifo_A_A_IO_L2_in_3_x07</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_0_x038_din</name>
                    <Object>fifo_A_PE_2_0_x038</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_0_x038_full_n</name>
                    <Object>fifo_A_PE_2_0_x038</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_0_x038_write</name>
                    <Object>fifo_A_PE_2_0_x038</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_IO_L2_in_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>803506</Best-caseLatency>
                    <Average-caseLatency>1393330</Average-caseLatency>
                    <Worst-caseLatency>1983154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.678 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.644 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.610 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>803506 ~ 1983154</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_IO_L2_in_3_x0_loop_1>
                        <Name>A_IO_L2_in_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>803360 ~ 1983008</Latency>
                        <AbsoluteTimeLatency>2.678 ms ~ 6.609 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>50210</min>
                                <max>123938</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>50210 ~ 123938</PipelineDepth>
                        <A_IO_L2_in_3_x0_loop_2>
                            <Name>A_IO_L2_in_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>50208 ~ 123936</Latency>
                            <AbsoluteTimeLatency>0.167 ms ~ 0.413 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>3138</min>
                                    <max>7746</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>3138 ~ 7746</PipelineDepth>
                            <A_IO_L2_in_3_x0_loop_3>
                                <Name>A_IO_L2_in_3_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>3136 ~ 7744</Latency>
                                <AbsoluteTimeLatency>10.452 us ~ 25.811 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>98</min>
                                        <max>242</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>98 ~ 242</PipelineDepth>
                                <A_IO_L2_in_3_x0_loop_4>
                                    <Name>A_IO_L2_in_3_x0_loop_4</Name>
                                    <TripCount>5</TripCount>
                                    <Latency>95</Latency>
                                    <AbsoluteTimeLatency>0.317 us</AbsoluteTimeLatency>
                                    <IterationLatency>19</IterationLatency>
                                    <PipelineDepth>19</PipelineDepth>
                                    <A_IO_L2_in_3_x0_loop_5>
                                        <Name>A_IO_L2_in_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>17</Latency>
                                        <AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_3_x0_loop_5>
                                    <A_IO_L2_in_3_x0_loop_6>
                                        <Name>A_IO_L2_in_3_x0_loop_6</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_3_x0_loop_6>
                                </A_IO_L2_in_3_x0_loop_4>
                                <A_IO_L2_in_3_x0_loop_7>
                                    <Name>A_IO_L2_in_3_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>144</Latency>
                                    <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                    <IterationLatency>18</IterationLatency>
                                    <PipelineDepth>18</PipelineDepth>
                                    <A_IO_L2_in_3_x0_loop_8>
                                        <Name>A_IO_L2_in_3_x0_loop_8</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_3_x0_loop_8>
                                </A_IO_L2_in_3_x0_loop_7>
                                <A_IO_L2_in_3_x0_loop_9>
                                    <Name>A_IO_L2_in_3_x0_loop_9</Name>
                                    <TripCount>5</TripCount>
                                    <Latency>95</Latency>
                                    <AbsoluteTimeLatency>0.317 us</AbsoluteTimeLatency>
                                    <IterationLatency>19</IterationLatency>
                                    <PipelineDepth>19</PipelineDepth>
                                    <A_IO_L2_in_3_x0_loop_10>
                                        <Name>A_IO_L2_in_3_x0_loop_10</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>17</Latency>
                                        <AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_3_x0_loop_10>
                                    <A_IO_L2_in_3_x0_loop_11>
                                        <Name>A_IO_L2_in_3_x0_loop_11</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_3_x0_loop_11>
                                </A_IO_L2_in_3_x0_loop_9>
                                <A_IO_L2_in_3_x0_loop_12>
                                    <Name>A_IO_L2_in_3_x0_loop_12</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>144</Latency>
                                    <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                    <IterationLatency>18</IterationLatency>
                                    <PipelineDepth>18</PipelineDepth>
                                    <A_IO_L2_in_3_x0_loop_13>
                                        <Name>A_IO_L2_in_3_x0_loop_13</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_3_x0_loop_13>
                                </A_IO_L2_in_3_x0_loop_12>
                            </A_IO_L2_in_3_x0_loop_3>
                        </A_IO_L2_in_3_x0_loop_2>
                    </A_IO_L2_in_3_x0_loop_1>
                    <A_IO_L2_in_3_x0_loop_14>
                        <Name>A_IO_L2_in_3_x0_loop_14</Name>
                        <TripCount>8</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <IterationLatency>18</IterationLatency>
                        <PipelineDepth>18</PipelineDepth>
                        <A_IO_L2_in_3_x0_loop_15>
                            <Name>A_IO_L2_in_3_x0_loop_15</Name>
                            <TripCount>8</TripCount>
                            <Latency>16</Latency>
                            <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                        </A_IO_L2_in_3_x0_loop_15>
                    </A_IO_L2_in_3_x0_loop_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>663</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1224</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_IO_L2_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_IO_L2_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_IO_L2_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_IO_L2_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_IO_L2_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_IO_L2_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_IO_L2_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_3_x07_dout</name>
                    <Object>fifo_A_A_IO_L2_in_3_x07</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_3_x07_empty_n</name>
                    <Object>fifo_A_A_IO_L2_in_3_x07</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_3_x07_read</name>
                    <Object>fifo_A_A_IO_L2_in_3_x07</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_4_x08_din</name>
                    <Object>fifo_A_A_IO_L2_in_4_x08</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_4_x08_full_n</name>
                    <Object>fifo_A_A_IO_L2_in_4_x08</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_4_x08_write</name>
                    <Object>fifo_A_A_IO_L2_in_4_x08</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_0_x047_din</name>
                    <Object>fifo_A_PE_3_0_x047</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_0_x047_full_n</name>
                    <Object>fifo_A_PE_3_0_x047</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_0_x047_write</name>
                    <Object>fifo_A_PE_3_0_x047</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_IO_L2_in_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>647858</Best-caseLatency>
                    <Average-caseLatency>1237682</Average-caseLatency>
                    <Worst-caseLatency>1827506</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.159 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.091 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>647858 ~ 1827506</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_IO_L2_in_4_x0_loop_1>
                        <Name>A_IO_L2_in_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>647712 ~ 1827360</Latency>
                        <AbsoluteTimeLatency>2.159 ms ~ 6.091 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>40482</min>
                                <max>114210</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>40482 ~ 114210</PipelineDepth>
                        <A_IO_L2_in_4_x0_loop_2>
                            <Name>A_IO_L2_in_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>40480 ~ 114208</Latency>
                            <AbsoluteTimeLatency>0.135 ms ~ 0.381 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>2530</min>
                                    <max>7138</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>2530 ~ 7138</PipelineDepth>
                            <A_IO_L2_in_4_x0_loop_3>
                                <Name>A_IO_L2_in_4_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>2528 ~ 7136</Latency>
                                <AbsoluteTimeLatency>8.426 us ~ 23.784 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>79</min>
                                        <max>223</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>79 ~ 223</PipelineDepth>
                                <A_IO_L2_in_4_x0_loop_4>
                                    <Name>A_IO_L2_in_4_x0_loop_4</Name>
                                    <TripCount>4</TripCount>
                                    <Latency>76</Latency>
                                    <AbsoluteTimeLatency>0.253 us</AbsoluteTimeLatency>
                                    <IterationLatency>19</IterationLatency>
                                    <PipelineDepth>19</PipelineDepth>
                                    <A_IO_L2_in_4_x0_loop_5>
                                        <Name>A_IO_L2_in_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>17</Latency>
                                        <AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_4_x0_loop_5>
                                    <A_IO_L2_in_4_x0_loop_6>
                                        <Name>A_IO_L2_in_4_x0_loop_6</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_4_x0_loop_6>
                                </A_IO_L2_in_4_x0_loop_4>
                                <A_IO_L2_in_4_x0_loop_7>
                                    <Name>A_IO_L2_in_4_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>144</Latency>
                                    <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                    <IterationLatency>18</IterationLatency>
                                    <PipelineDepth>18</PipelineDepth>
                                    <A_IO_L2_in_4_x0_loop_8>
                                        <Name>A_IO_L2_in_4_x0_loop_8</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_4_x0_loop_8>
                                </A_IO_L2_in_4_x0_loop_7>
                                <A_IO_L2_in_4_x0_loop_9>
                                    <Name>A_IO_L2_in_4_x0_loop_9</Name>
                                    <TripCount>4</TripCount>
                                    <Latency>76</Latency>
                                    <AbsoluteTimeLatency>0.253 us</AbsoluteTimeLatency>
                                    <IterationLatency>19</IterationLatency>
                                    <PipelineDepth>19</PipelineDepth>
                                    <A_IO_L2_in_4_x0_loop_10>
                                        <Name>A_IO_L2_in_4_x0_loop_10</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>17</Latency>
                                        <AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_4_x0_loop_10>
                                    <A_IO_L2_in_4_x0_loop_11>
                                        <Name>A_IO_L2_in_4_x0_loop_11</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_4_x0_loop_11>
                                </A_IO_L2_in_4_x0_loop_9>
                                <A_IO_L2_in_4_x0_loop_12>
                                    <Name>A_IO_L2_in_4_x0_loop_12</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>144</Latency>
                                    <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                    <IterationLatency>18</IterationLatency>
                                    <PipelineDepth>18</PipelineDepth>
                                    <A_IO_L2_in_4_x0_loop_13>
                                        <Name>A_IO_L2_in_4_x0_loop_13</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_4_x0_loop_13>
                                </A_IO_L2_in_4_x0_loop_12>
                            </A_IO_L2_in_4_x0_loop_3>
                        </A_IO_L2_in_4_x0_loop_2>
                    </A_IO_L2_in_4_x0_loop_1>
                    <A_IO_L2_in_4_x0_loop_14>
                        <Name>A_IO_L2_in_4_x0_loop_14</Name>
                        <TripCount>8</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <IterationLatency>18</IterationLatency>
                        <PipelineDepth>18</PipelineDepth>
                        <A_IO_L2_in_4_x0_loop_15>
                            <Name>A_IO_L2_in_4_x0_loop_15</Name>
                            <TripCount>8</TripCount>
                            <Latency>16</Latency>
                            <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                        </A_IO_L2_in_4_x0_loop_15>
                    </A_IO_L2_in_4_x0_loop_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>663</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1224</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_IO_L2_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_IO_L2_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_IO_L2_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_IO_L2_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_IO_L2_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_IO_L2_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_IO_L2_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_4_x08_dout</name>
                    <Object>fifo_A_A_IO_L2_in_4_x08</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_4_x08_empty_n</name>
                    <Object>fifo_A_A_IO_L2_in_4_x08</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_4_x08_read</name>
                    <Object>fifo_A_A_IO_L2_in_4_x08</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_5_x09_din</name>
                    <Object>fifo_A_A_IO_L2_in_5_x09</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_5_x09_full_n</name>
                    <Object>fifo_A_A_IO_L2_in_5_x09</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_5_x09_write</name>
                    <Object>fifo_A_A_IO_L2_in_5_x09</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_0_x056_din</name>
                    <Object>fifo_A_PE_4_0_x056</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_0_x056_full_n</name>
                    <Object>fifo_A_PE_4_0_x056</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_0_x056_write</name>
                    <Object>fifo_A_PE_4_0_x056</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_IO_L2_in_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>492210</Best-caseLatency>
                    <Average-caseLatency>1082034</Average-caseLatency>
                    <Worst-caseLatency>1671858</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.641 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.606 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.572 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>492210 ~ 1671858</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_IO_L2_in_5_x0_loop_1>
                        <Name>A_IO_L2_in_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>492064 ~ 1671712</Latency>
                        <AbsoluteTimeLatency>1.640 ms ~ 5.572 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>30754</min>
                                <max>104482</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>30754 ~ 104482</PipelineDepth>
                        <A_IO_L2_in_5_x0_loop_2>
                            <Name>A_IO_L2_in_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>30752 ~ 104480</Latency>
                            <AbsoluteTimeLatency>0.102 ms ~ 0.348 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>1922</min>
                                    <max>6530</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>1922 ~ 6530</PipelineDepth>
                            <A_IO_L2_in_5_x0_loop_3>
                                <Name>A_IO_L2_in_5_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>1920 ~ 6528</Latency>
                                <AbsoluteTimeLatency>6.399 us ~ 21.758 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>60</min>
                                        <max>204</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>60 ~ 204</PipelineDepth>
                                <A_IO_L2_in_5_x0_loop_4>
                                    <Name>A_IO_L2_in_5_x0_loop_4</Name>
                                    <TripCount>3</TripCount>
                                    <Latency>57</Latency>
                                    <AbsoluteTimeLatency>0.190 us</AbsoluteTimeLatency>
                                    <IterationLatency>19</IterationLatency>
                                    <PipelineDepth>19</PipelineDepth>
                                    <A_IO_L2_in_5_x0_loop_5>
                                        <Name>A_IO_L2_in_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>17</Latency>
                                        <AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_5_x0_loop_5>
                                    <A_IO_L2_in_5_x0_loop_6>
                                        <Name>A_IO_L2_in_5_x0_loop_6</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_5_x0_loop_6>
                                </A_IO_L2_in_5_x0_loop_4>
                                <A_IO_L2_in_5_x0_loop_7>
                                    <Name>A_IO_L2_in_5_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>144</Latency>
                                    <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                    <IterationLatency>18</IterationLatency>
                                    <PipelineDepth>18</PipelineDepth>
                                    <A_IO_L2_in_5_x0_loop_8>
                                        <Name>A_IO_L2_in_5_x0_loop_8</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_5_x0_loop_8>
                                </A_IO_L2_in_5_x0_loop_7>
                                <A_IO_L2_in_5_x0_loop_9>
                                    <Name>A_IO_L2_in_5_x0_loop_9</Name>
                                    <TripCount>3</TripCount>
                                    <Latency>57</Latency>
                                    <AbsoluteTimeLatency>0.190 us</AbsoluteTimeLatency>
                                    <IterationLatency>19</IterationLatency>
                                    <PipelineDepth>19</PipelineDepth>
                                    <A_IO_L2_in_5_x0_loop_10>
                                        <Name>A_IO_L2_in_5_x0_loop_10</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>17</Latency>
                                        <AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_5_x0_loop_10>
                                    <A_IO_L2_in_5_x0_loop_11>
                                        <Name>A_IO_L2_in_5_x0_loop_11</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_5_x0_loop_11>
                                </A_IO_L2_in_5_x0_loop_9>
                                <A_IO_L2_in_5_x0_loop_12>
                                    <Name>A_IO_L2_in_5_x0_loop_12</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>144</Latency>
                                    <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                    <IterationLatency>18</IterationLatency>
                                    <PipelineDepth>18</PipelineDepth>
                                    <A_IO_L2_in_5_x0_loop_13>
                                        <Name>A_IO_L2_in_5_x0_loop_13</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_5_x0_loop_13>
                                </A_IO_L2_in_5_x0_loop_12>
                            </A_IO_L2_in_5_x0_loop_3>
                        </A_IO_L2_in_5_x0_loop_2>
                    </A_IO_L2_in_5_x0_loop_1>
                    <A_IO_L2_in_5_x0_loop_14>
                        <Name>A_IO_L2_in_5_x0_loop_14</Name>
                        <TripCount>8</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <IterationLatency>18</IterationLatency>
                        <PipelineDepth>18</PipelineDepth>
                        <A_IO_L2_in_5_x0_loop_15>
                            <Name>A_IO_L2_in_5_x0_loop_15</Name>
                            <TripCount>8</TripCount>
                            <Latency>16</Latency>
                            <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                        </A_IO_L2_in_5_x0_loop_15>
                    </A_IO_L2_in_5_x0_loop_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>663</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1224</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_IO_L2_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_IO_L2_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_IO_L2_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_IO_L2_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_IO_L2_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_IO_L2_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_IO_L2_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_5_x09_dout</name>
                    <Object>fifo_A_A_IO_L2_in_5_x09</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_5_x09_empty_n</name>
                    <Object>fifo_A_A_IO_L2_in_5_x09</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_5_x09_read</name>
                    <Object>fifo_A_A_IO_L2_in_5_x09</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_6_x010_din</name>
                    <Object>fifo_A_A_IO_L2_in_6_x010</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_6_x010_full_n</name>
                    <Object>fifo_A_A_IO_L2_in_6_x010</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_6_x010_write</name>
                    <Object>fifo_A_A_IO_L2_in_6_x010</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_0_x065_din</name>
                    <Object>fifo_A_PE_5_0_x065</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_0_x065_full_n</name>
                    <Object>fifo_A_PE_5_0_x065</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_0_x065_write</name>
                    <Object>fifo_A_PE_5_0_x065</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_IO_L2_in_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>336562</Best-caseLatency>
                    <Average-caseLatency>926386</Average-caseLatency>
                    <Worst-caseLatency>1516210</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.122 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.088 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.054 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>336562 ~ 1516210</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_IO_L2_in_6_x0_loop_1>
                        <Name>A_IO_L2_in_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>336416 ~ 1516064</Latency>
                        <AbsoluteTimeLatency>1.121 ms ~ 5.053 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>21026</min>
                                <max>94754</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>21026 ~ 94754</PipelineDepth>
                        <A_IO_L2_in_6_x0_loop_2>
                            <Name>A_IO_L2_in_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>21024 ~ 94752</Latency>
                            <AbsoluteTimeLatency>70.073 us ~ 0.316 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>1314</min>
                                    <max>5922</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>1314 ~ 5922</PipelineDepth>
                            <A_IO_L2_in_6_x0_loop_3>
                                <Name>A_IO_L2_in_6_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>1312 ~ 5920</Latency>
                                <AbsoluteTimeLatency>4.373 us ~ 19.731 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>41</min>
                                        <max>185</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>41 ~ 185</PipelineDepth>
                                <A_IO_L2_in_6_x0_loop_4>
                                    <Name>A_IO_L2_in_6_x0_loop_4</Name>
                                    <TripCount>2</TripCount>
                                    <Latency>38</Latency>
                                    <AbsoluteTimeLatency>0.127 us</AbsoluteTimeLatency>
                                    <IterationLatency>19</IterationLatency>
                                    <PipelineDepth>19</PipelineDepth>
                                    <A_IO_L2_in_6_x0_loop_5>
                                        <Name>A_IO_L2_in_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>17</Latency>
                                        <AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_6_x0_loop_5>
                                    <A_IO_L2_in_6_x0_loop_6>
                                        <Name>A_IO_L2_in_6_x0_loop_6</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_6_x0_loop_6>
                                </A_IO_L2_in_6_x0_loop_4>
                                <A_IO_L2_in_6_x0_loop_7>
                                    <Name>A_IO_L2_in_6_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>144</Latency>
                                    <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                    <IterationLatency>18</IterationLatency>
                                    <PipelineDepth>18</PipelineDepth>
                                    <A_IO_L2_in_6_x0_loop_8>
                                        <Name>A_IO_L2_in_6_x0_loop_8</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_6_x0_loop_8>
                                </A_IO_L2_in_6_x0_loop_7>
                                <A_IO_L2_in_6_x0_loop_9>
                                    <Name>A_IO_L2_in_6_x0_loop_9</Name>
                                    <TripCount>2</TripCount>
                                    <Latency>38</Latency>
                                    <AbsoluteTimeLatency>0.127 us</AbsoluteTimeLatency>
                                    <IterationLatency>19</IterationLatency>
                                    <PipelineDepth>19</PipelineDepth>
                                    <A_IO_L2_in_6_x0_loop_10>
                                        <Name>A_IO_L2_in_6_x0_loop_10</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>17</Latency>
                                        <AbsoluteTimeLatency>56.661 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_6_x0_loop_10>
                                    <A_IO_L2_in_6_x0_loop_11>
                                        <Name>A_IO_L2_in_6_x0_loop_11</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_6_x0_loop_11>
                                </A_IO_L2_in_6_x0_loop_9>
                                <A_IO_L2_in_6_x0_loop_12>
                                    <Name>A_IO_L2_in_6_x0_loop_12</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>144</Latency>
                                    <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                    <IterationLatency>18</IterationLatency>
                                    <PipelineDepth>18</PipelineDepth>
                                    <A_IO_L2_in_6_x0_loop_13>
                                        <Name>A_IO_L2_in_6_x0_loop_13</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>16</Latency>
                                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                    </A_IO_L2_in_6_x0_loop_13>
                                </A_IO_L2_in_6_x0_loop_12>
                            </A_IO_L2_in_6_x0_loop_3>
                        </A_IO_L2_in_6_x0_loop_2>
                    </A_IO_L2_in_6_x0_loop_1>
                    <A_IO_L2_in_6_x0_loop_14>
                        <Name>A_IO_L2_in_6_x0_loop_14</Name>
                        <TripCount>8</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <IterationLatency>18</IterationLatency>
                        <PipelineDepth>18</PipelineDepth>
                        <A_IO_L2_in_6_x0_loop_15>
                            <Name>A_IO_L2_in_6_x0_loop_15</Name>
                            <TripCount>8</TripCount>
                            <Latency>16</Latency>
                            <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                        </A_IO_L2_in_6_x0_loop_15>
                    </A_IO_L2_in_6_x0_loop_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>663</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1224</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_IO_L2_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_IO_L2_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_IO_L2_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_IO_L2_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_IO_L2_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_IO_L2_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_IO_L2_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_6_x010_dout</name>
                    <Object>fifo_A_A_IO_L2_in_6_x010</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_6_x010_empty_n</name>
                    <Object>fifo_A_A_IO_L2_in_6_x010</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_6_x010_read</name>
                    <Object>fifo_A_A_IO_L2_in_6_x010</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_7_x011_din</name>
                    <Object>fifo_A_A_IO_L2_in_7_x011</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_7_x011_full_n</name>
                    <Object>fifo_A_A_IO_L2_in_7_x011</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_7_x011_write</name>
                    <Object>fifo_A_A_IO_L2_in_7_x011</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_0_x074_din</name>
                    <Object>fifo_A_PE_6_0_x074</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_0_x074_full_n</name>
                    <Object>fifo_A_PE_6_0_x074</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_0_x074_write</name>
                    <Object>fifo_A_PE_6_0_x074</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_IO_L2_in_boundary_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.417</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98450</Best-caseLatency>
                    <Average-caseLatency>368786</Average-caseLatency>
                    <Worst-caseLatency>630930</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.328 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.229 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.103 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>98450 ~ 630930</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3>
                        <Name>A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3</Name>
                        <TripCount>8192</TripCount>
                        <Latency>98304 ~ 630784</Latency>
                        <AbsoluteTimeLatency>0.328 ms ~ 2.102 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>12</min>
                                <max>77</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>12 ~ 77</PipelineDepth>
                        <A_IO_L2_in_boundary_x0_loop_5>
                            <Name>A_IO_L2_in_boundary_x0_loop_5</Name>
                            <TripCount>8</TripCount>
                            <Latency>8</Latency>
                            <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </A_IO_L2_in_boundary_x0_loop_5>
                        <A_IO_L2_in_boundary_x0_loop_6_A_IO_L2_in_boundary_x0_loop_7>
                            <Name>A_IO_L2_in_boundary_x0_loop_6_A_IO_L2_in_boundary_x0_loop_7</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </A_IO_L2_in_boundary_x0_loop_6_A_IO_L2_in_boundary_x0_loop_7>
                        <A_IO_L2_in_boundary_x0_loop_9>
                            <Name>A_IO_L2_in_boundary_x0_loop_9</Name>
                            <TripCount>8</TripCount>
                            <Latency>8</Latency>
                            <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </A_IO_L2_in_boundary_x0_loop_9>
                        <A_IO_L2_in_boundary_x0_loop_10_A_IO_L2_in_boundary_x0_loop_11>
                            <Name>A_IO_L2_in_boundary_x0_loop_10_A_IO_L2_in_boundary_x0_loop_11</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </A_IO_L2_in_boundary_x0_loop_10_A_IO_L2_in_boundary_x0_loop_11>
                    </A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3>
                    <A_IO_L2_in_boundary_x0_loop_12>
                        <Name>A_IO_L2_in_boundary_x0_loop_12</Name>
                        <TripCount>8</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <IterationLatency>18</IterationLatency>
                        <PipelineDepth>18</PipelineDepth>
                        <A_IO_L2_in_boundary_x0_loop_13>
                            <Name>A_IO_L2_in_boundary_x0_loop_13</Name>
                            <TripCount>8</TripCount>
                            <Latency>16</Latency>
                            <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                        </A_IO_L2_in_boundary_x0_loop_13>
                    </A_IO_L2_in_boundary_x0_loop_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>130</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>642</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_IO_L2_in_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_IO_L2_in_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_IO_L2_in_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_IO_L2_in_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_IO_L2_in_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_IO_L2_in_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_IO_L2_in_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_7_x011_dout</name>
                    <Object>fifo_A_A_IO_L2_in_7_x011</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_7_x011_empty_n</name>
                    <Object>fifo_A_A_IO_L2_in_7_x011</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_A_IO_L2_in_7_x011_read</name>
                    <Object>fifo_A_A_IO_L2_in_7_x011</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_0_x083_din</name>
                    <Object>fifo_A_PE_7_0_x083</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_0_x083_full_n</name>
                    <Object>fifo_A_PE_7_0_x083</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_0_x083_write</name>
                    <Object>fifo_A_PE_7_0_x083</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_IO_L3_in_serialize_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.645</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12289</Best-caseLatency>
                    <Average-caseLatency>12289</Average-caseLatency>
                    <Worst-caseLatency>12289</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.959 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.959 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.959 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12289</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_IO_L3_in_serialize_x0_loop_1>
                        <Name>B_IO_L3_in_serialize_x0_loop_1</Name>
                        <TripCount>4096</TripCount>
                        <Latency>12288</Latency>
                        <AbsoluteTimeLatency>40.956 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                    </B_IO_L3_in_serialize_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>150</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_IO_L3_in_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_IO_L3_in_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_IO_L3_in_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_IO_L3_in_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_IO_L3_in_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_IO_L3_in_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_IO_L3_in_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L3_in_serialize_x02_din</name>
                    <Object>fifo_B_B_IO_L3_in_serialize_x02</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L3_in_serialize_x02_full_n</name>
                    <Object>fifo_B_B_IO_L3_in_serialize_x02</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L3_in_serialize_x02_write</name>
                    <Object>fifo_B_B_IO_L3_in_serialize_x02</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>B_address0</name>
                    <Object>B</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>B_ce0</name>
                    <Object>B</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>B_q0</name>
                    <Object>B</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>119</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_IO_L3_in_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_IO_L3_in_x0_loop_1_B_IO_L3_in_x0_loop_3_B_IO_L3_in_x0_loop_4_B_IO_L3_in_x0_loop_5>
                        <Name>B_IO_L3_in_x0_loop_1_B_IO_L3_in_x0_loop_3_B_IO_L3_in_x0_loop_4_B_IO_L3_in_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_IO_L3_in_x0_loop_1_B_IO_L3_in_x0_loop_3_B_IO_L3_in_x0_loop_4_B_IO_L3_in_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>122</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_IO_L3_in_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_IO_L3_in_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_IO_L3_in_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_IO_L3_in_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_IO_L3_in_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_IO_L3_in_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_IO_L3_in_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_in_dout</name>
                    <Object>fifo_B_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_in_empty_n</name>
                    <Object>fifo_B_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_in_read</name>
                    <Object>fifo_B_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_local_out_din</name>
                    <Object>fifo_B_local_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_local_out_full_n</name>
                    <Object>fifo_B_local_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_local_out_write</name>
                    <Object>fifo_B_local_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_IO_L2_in_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>622723</Best-caseLatency>
                    <Average-caseLatency>925827</Average-caseLatency>
                    <Worst-caseLatency>1220739</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.076 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.086 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.069 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>622723 ~ 1220739</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_IO_L2_in_0_x0_loop_1_B_IO_L2_in_0_x0_loop_2_B_IO_L2_in_0_x0_loop_3>
                        <Name>B_IO_L2_in_0_x0_loop_1_B_IO_L2_in_0_x0_loop_2_B_IO_L2_in_0_x0_loop_3</Name>
                        <TripCount>8192</TripCount>
                        <Latency>622592 ~ 1220608</Latency>
                        <AbsoluteTimeLatency>2.075 ms ~ 4.068 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>76</min>
                                <max>149</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>76 ~ 149</PipelineDepth>
                        <B_IO_L2_in_0_x0_loop_4>
                            <Name>B_IO_L2_in_0_x0_loop_4</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_0_x0_loop_4>
                        <B_IO_L2_in_0_x0_loop_7>
                            <Name>B_IO_L2_in_0_x0_loop_7</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_0_x0_loop_7>
                        <B_IO_L2_in_0_x0_loop_9>
                            <Name>B_IO_L2_in_0_x0_loop_9</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_0_x0_loop_9>
                        <B_IO_L2_in_0_x0_loop_12>
                            <Name>B_IO_L2_in_0_x0_loop_12</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_0_x0_loop_12>
                    </B_IO_L2_in_0_x0_loop_1_B_IO_L2_in_0_x0_loop_2_B_IO_L2_in_0_x0_loop_3>
                    <B_IO_L2_in_0_x0_loop_14_B_IO_L2_in_0_x0_loop_15>
                        <Name>B_IO_L2_in_0_x0_loop_14_B_IO_L2_in_0_x0_loop_15</Name>
                        <TripCount>64</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_IO_L2_in_0_x0_loop_14_B_IO_L2_in_0_x0_loop_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1186</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>802</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_IO_L2_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_IO_L2_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_IO_L2_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_IO_L2_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_IO_L2_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_IO_L2_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_IO_L2_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_0_x012_dout</name>
                    <Object>fifo_B_B_IO_L2_in_0_x012</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_0_x012_empty_n</name>
                    <Object>fifo_B_B_IO_L2_in_0_x012</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_0_x012_read</name>
                    <Object>fifo_B_B_IO_L2_in_0_x012</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_1_x013_din</name>
                    <Object>fifo_B_B_IO_L2_in_1_x013</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_1_x013_full_n</name>
                    <Object>fifo_B_B_IO_L2_in_1_x013</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_1_x013_write</name>
                    <Object>fifo_B_B_IO_L2_in_1_x013</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_0_x092_din</name>
                    <Object>fifo_B_PE_0_0_x092</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_0_x092_full_n</name>
                    <Object>fifo_B_PE_0_0_x092</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_0_x092_write</name>
                    <Object>fifo_B_PE_0_0_x092</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_IO_L2_in_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>548995</Best-caseLatency>
                    <Average-caseLatency>852099</Average-caseLatency>
                    <Worst-caseLatency>1147011</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.830 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.840 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.823 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>548995 ~ 1147011</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_IO_L2_in_1_x0_loop_1_B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3>
                        <Name>B_IO_L2_in_1_x0_loop_1_B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3</Name>
                        <TripCount>8192</TripCount>
                        <Latency>548864 ~ 1146880</Latency>
                        <AbsoluteTimeLatency>1.829 ms ~ 3.823 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>67</min>
                                <max>140</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>67 ~ 140</PipelineDepth>
                        <B_IO_L2_in_1_x0_loop_4>
                            <Name>B_IO_L2_in_1_x0_loop_4</Name>
                            <TripCount>7</TripCount>
                            <Latency>63</Latency>
                            <AbsoluteTimeLatency>0.210 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_1_x0_loop_4>
                        <B_IO_L2_in_1_x0_loop_7>
                            <Name>B_IO_L2_in_1_x0_loop_7</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_1_x0_loop_7>
                        <B_IO_L2_in_1_x0_loop_9>
                            <Name>B_IO_L2_in_1_x0_loop_9</Name>
                            <TripCount>7</TripCount>
                            <Latency>63</Latency>
                            <AbsoluteTimeLatency>0.210 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_1_x0_loop_9>
                        <B_IO_L2_in_1_x0_loop_12>
                            <Name>B_IO_L2_in_1_x0_loop_12</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_1_x0_loop_12>
                    </B_IO_L2_in_1_x0_loop_1_B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3>
                    <B_IO_L2_in_1_x0_loop_14_B_IO_L2_in_1_x0_loop_15>
                        <Name>B_IO_L2_in_1_x0_loop_14_B_IO_L2_in_1_x0_loop_15</Name>
                        <TripCount>64</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_IO_L2_in_1_x0_loop_14_B_IO_L2_in_1_x0_loop_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1178</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>802</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_IO_L2_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_IO_L2_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_IO_L2_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_IO_L2_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_IO_L2_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_IO_L2_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_IO_L2_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_1_x013_dout</name>
                    <Object>fifo_B_B_IO_L2_in_1_x013</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_1_x013_empty_n</name>
                    <Object>fifo_B_B_IO_L2_in_1_x013</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_1_x013_read</name>
                    <Object>fifo_B_B_IO_L2_in_1_x013</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_2_x014_din</name>
                    <Object>fifo_B_B_IO_L2_in_2_x014</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_2_x014_full_n</name>
                    <Object>fifo_B_B_IO_L2_in_2_x014</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_2_x014_write</name>
                    <Object>fifo_B_B_IO_L2_in_2_x014</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_1_x0101_din</name>
                    <Object>fifo_B_PE_0_1_x0101</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_1_x0101_full_n</name>
                    <Object>fifo_B_PE_0_1_x0101</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_1_x0101_write</name>
                    <Object>fifo_B_PE_0_1_x0101</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_IO_L2_in_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>475267</Best-caseLatency>
                    <Average-caseLatency>778371</Average-caseLatency>
                    <Worst-caseLatency>1073283</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.584 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.594 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.577 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>475267 ~ 1073283</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_IO_L2_in_2_x0_loop_1_B_IO_L2_in_2_x0_loop_2_B_IO_L2_in_2_x0_loop_3>
                        <Name>B_IO_L2_in_2_x0_loop_1_B_IO_L2_in_2_x0_loop_2_B_IO_L2_in_2_x0_loop_3</Name>
                        <TripCount>8192</TripCount>
                        <Latency>475136 ~ 1073152</Latency>
                        <AbsoluteTimeLatency>1.584 ms ~ 3.577 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>58</min>
                                <max>131</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>58 ~ 131</PipelineDepth>
                        <B_IO_L2_in_2_x0_loop_4>
                            <Name>B_IO_L2_in_2_x0_loop_4</Name>
                            <TripCount>6</TripCount>
                            <Latency>54</Latency>
                            <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_2_x0_loop_4>
                        <B_IO_L2_in_2_x0_loop_7>
                            <Name>B_IO_L2_in_2_x0_loop_7</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_2_x0_loop_7>
                        <B_IO_L2_in_2_x0_loop_9>
                            <Name>B_IO_L2_in_2_x0_loop_9</Name>
                            <TripCount>6</TripCount>
                            <Latency>54</Latency>
                            <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_2_x0_loop_9>
                        <B_IO_L2_in_2_x0_loop_12>
                            <Name>B_IO_L2_in_2_x0_loop_12</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_2_x0_loop_12>
                    </B_IO_L2_in_2_x0_loop_1_B_IO_L2_in_2_x0_loop_2_B_IO_L2_in_2_x0_loop_3>
                    <B_IO_L2_in_2_x0_loop_14_B_IO_L2_in_2_x0_loop_15>
                        <Name>B_IO_L2_in_2_x0_loop_14_B_IO_L2_in_2_x0_loop_15</Name>
                        <TripCount>64</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_IO_L2_in_2_x0_loop_14_B_IO_L2_in_2_x0_loop_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1178</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>802</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_IO_L2_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_IO_L2_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_IO_L2_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_IO_L2_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_IO_L2_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_IO_L2_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_IO_L2_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_2_x014_dout</name>
                    <Object>fifo_B_B_IO_L2_in_2_x014</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_2_x014_empty_n</name>
                    <Object>fifo_B_B_IO_L2_in_2_x014</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_2_x014_read</name>
                    <Object>fifo_B_B_IO_L2_in_2_x014</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_3_x015_din</name>
                    <Object>fifo_B_B_IO_L2_in_3_x015</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_3_x015_full_n</name>
                    <Object>fifo_B_B_IO_L2_in_3_x015</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_3_x015_write</name>
                    <Object>fifo_B_B_IO_L2_in_3_x015</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_2_x0110_din</name>
                    <Object>fifo_B_PE_0_2_x0110</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_2_x0110_full_n</name>
                    <Object>fifo_B_PE_0_2_x0110</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_2_x0110_write</name>
                    <Object>fifo_B_PE_0_2_x0110</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_IO_L2_in_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>401539</Best-caseLatency>
                    <Average-caseLatency>704643</Average-caseLatency>
                    <Worst-caseLatency>999555</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.338 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.349 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.332 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>401539 ~ 999555</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_IO_L2_in_3_x0_loop_1_B_IO_L2_in_3_x0_loop_2_B_IO_L2_in_3_x0_loop_3>
                        <Name>B_IO_L2_in_3_x0_loop_1_B_IO_L2_in_3_x0_loop_2_B_IO_L2_in_3_x0_loop_3</Name>
                        <TripCount>8192</TripCount>
                        <Latency>401408 ~ 999424</Latency>
                        <AbsoluteTimeLatency>1.338 ms ~ 3.331 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>49</min>
                                <max>122</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>49 ~ 122</PipelineDepth>
                        <B_IO_L2_in_3_x0_loop_4>
                            <Name>B_IO_L2_in_3_x0_loop_4</Name>
                            <TripCount>5</TripCount>
                            <Latency>45</Latency>
                            <AbsoluteTimeLatency>0.150 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_3_x0_loop_4>
                        <B_IO_L2_in_3_x0_loop_7>
                            <Name>B_IO_L2_in_3_x0_loop_7</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_3_x0_loop_7>
                        <B_IO_L2_in_3_x0_loop_9>
                            <Name>B_IO_L2_in_3_x0_loop_9</Name>
                            <TripCount>5</TripCount>
                            <Latency>45</Latency>
                            <AbsoluteTimeLatency>0.150 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_3_x0_loop_9>
                        <B_IO_L2_in_3_x0_loop_12>
                            <Name>B_IO_L2_in_3_x0_loop_12</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_3_x0_loop_12>
                    </B_IO_L2_in_3_x0_loop_1_B_IO_L2_in_3_x0_loop_2_B_IO_L2_in_3_x0_loop_3>
                    <B_IO_L2_in_3_x0_loop_14_B_IO_L2_in_3_x0_loop_15>
                        <Name>B_IO_L2_in_3_x0_loop_14_B_IO_L2_in_3_x0_loop_15</Name>
                        <TripCount>64</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_IO_L2_in_3_x0_loop_14_B_IO_L2_in_3_x0_loop_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1178</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>802</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_IO_L2_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_IO_L2_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_IO_L2_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_IO_L2_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_IO_L2_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_IO_L2_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_IO_L2_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_3_x015_dout</name>
                    <Object>fifo_B_B_IO_L2_in_3_x015</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_3_x015_empty_n</name>
                    <Object>fifo_B_B_IO_L2_in_3_x015</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_3_x015_read</name>
                    <Object>fifo_B_B_IO_L2_in_3_x015</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_4_x016_din</name>
                    <Object>fifo_B_B_IO_L2_in_4_x016</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_4_x016_full_n</name>
                    <Object>fifo_B_B_IO_L2_in_4_x016</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_4_x016_write</name>
                    <Object>fifo_B_B_IO_L2_in_4_x016</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_3_x0119_din</name>
                    <Object>fifo_B_PE_0_3_x0119</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_3_x0119_full_n</name>
                    <Object>fifo_B_PE_0_3_x0119</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_3_x0119_write</name>
                    <Object>fifo_B_PE_0_3_x0119</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_IO_L2_in_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>327811</Best-caseLatency>
                    <Average-caseLatency>630915</Average-caseLatency>
                    <Worst-caseLatency>925827</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.093 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.103 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.086 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>327811 ~ 925827</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_IO_L2_in_4_x0_loop_1_B_IO_L2_in_4_x0_loop_2_B_IO_L2_in_4_x0_loop_3>
                        <Name>B_IO_L2_in_4_x0_loop_1_B_IO_L2_in_4_x0_loop_2_B_IO_L2_in_4_x0_loop_3</Name>
                        <TripCount>8192</TripCount>
                        <Latency>327680 ~ 925696</Latency>
                        <AbsoluteTimeLatency>1.092 ms ~ 3.085 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>40</min>
                                <max>113</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>40 ~ 113</PipelineDepth>
                        <B_IO_L2_in_4_x0_loop_4>
                            <Name>B_IO_L2_in_4_x0_loop_4</Name>
                            <TripCount>4</TripCount>
                            <Latency>36</Latency>
                            <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_4_x0_loop_4>
                        <B_IO_L2_in_4_x0_loop_7>
                            <Name>B_IO_L2_in_4_x0_loop_7</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_4_x0_loop_7>
                        <B_IO_L2_in_4_x0_loop_9>
                            <Name>B_IO_L2_in_4_x0_loop_9</Name>
                            <TripCount>4</TripCount>
                            <Latency>36</Latency>
                            <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_4_x0_loop_9>
                        <B_IO_L2_in_4_x0_loop_12>
                            <Name>B_IO_L2_in_4_x0_loop_12</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_4_x0_loop_12>
                    </B_IO_L2_in_4_x0_loop_1_B_IO_L2_in_4_x0_loop_2_B_IO_L2_in_4_x0_loop_3>
                    <B_IO_L2_in_4_x0_loop_14_B_IO_L2_in_4_x0_loop_15>
                        <Name>B_IO_L2_in_4_x0_loop_14_B_IO_L2_in_4_x0_loop_15</Name>
                        <TripCount>64</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_IO_L2_in_4_x0_loop_14_B_IO_L2_in_4_x0_loop_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1178</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>802</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_IO_L2_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_IO_L2_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_IO_L2_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_IO_L2_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_IO_L2_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_IO_L2_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_IO_L2_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_4_x016_dout</name>
                    <Object>fifo_B_B_IO_L2_in_4_x016</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_4_x016_empty_n</name>
                    <Object>fifo_B_B_IO_L2_in_4_x016</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_4_x016_read</name>
                    <Object>fifo_B_B_IO_L2_in_4_x016</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_5_x017_din</name>
                    <Object>fifo_B_B_IO_L2_in_5_x017</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_5_x017_full_n</name>
                    <Object>fifo_B_B_IO_L2_in_5_x017</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_5_x017_write</name>
                    <Object>fifo_B_B_IO_L2_in_5_x017</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_4_x0128_din</name>
                    <Object>fifo_B_PE_0_4_x0128</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_4_x0128_full_n</name>
                    <Object>fifo_B_PE_0_4_x0128</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_4_x0128_write</name>
                    <Object>fifo_B_PE_0_4_x0128</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_IO_L2_in_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>254083</Best-caseLatency>
                    <Average-caseLatency>557187</Average-caseLatency>
                    <Worst-caseLatency>852099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.847 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.857 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.840 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>254083 ~ 852099</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_IO_L2_in_5_x0_loop_1_B_IO_L2_in_5_x0_loop_2_B_IO_L2_in_5_x0_loop_3>
                        <Name>B_IO_L2_in_5_x0_loop_1_B_IO_L2_in_5_x0_loop_2_B_IO_L2_in_5_x0_loop_3</Name>
                        <TripCount>8192</TripCount>
                        <Latency>253952 ~ 851968</Latency>
                        <AbsoluteTimeLatency>0.846 ms ~ 2.840 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>31</min>
                                <max>104</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>31 ~ 104</PipelineDepth>
                        <B_IO_L2_in_5_x0_loop_4>
                            <Name>B_IO_L2_in_5_x0_loop_4</Name>
                            <TripCount>3</TripCount>
                            <Latency>27</Latency>
                            <AbsoluteTimeLatency>89.991 ns</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_5_x0_loop_4>
                        <B_IO_L2_in_5_x0_loop_7>
                            <Name>B_IO_L2_in_5_x0_loop_7</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_5_x0_loop_7>
                        <B_IO_L2_in_5_x0_loop_9>
                            <Name>B_IO_L2_in_5_x0_loop_9</Name>
                            <TripCount>3</TripCount>
                            <Latency>27</Latency>
                            <AbsoluteTimeLatency>89.991 ns</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_5_x0_loop_9>
                        <B_IO_L2_in_5_x0_loop_12>
                            <Name>B_IO_L2_in_5_x0_loop_12</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_5_x0_loop_12>
                    </B_IO_L2_in_5_x0_loop_1_B_IO_L2_in_5_x0_loop_2_B_IO_L2_in_5_x0_loop_3>
                    <B_IO_L2_in_5_x0_loop_14_B_IO_L2_in_5_x0_loop_15>
                        <Name>B_IO_L2_in_5_x0_loop_14_B_IO_L2_in_5_x0_loop_15</Name>
                        <TripCount>64</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_IO_L2_in_5_x0_loop_14_B_IO_L2_in_5_x0_loop_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1178</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>802</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_IO_L2_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_IO_L2_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_IO_L2_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_IO_L2_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_IO_L2_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_IO_L2_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_IO_L2_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_5_x017_dout</name>
                    <Object>fifo_B_B_IO_L2_in_5_x017</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_5_x017_empty_n</name>
                    <Object>fifo_B_B_IO_L2_in_5_x017</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_5_x017_read</name>
                    <Object>fifo_B_B_IO_L2_in_5_x017</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_6_x018_din</name>
                    <Object>fifo_B_B_IO_L2_in_6_x018</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_6_x018_full_n</name>
                    <Object>fifo_B_B_IO_L2_in_6_x018</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_6_x018_write</name>
                    <Object>fifo_B_B_IO_L2_in_6_x018</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_5_x0137_din</name>
                    <Object>fifo_B_PE_0_5_x0137</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_5_x0137_full_n</name>
                    <Object>fifo_B_PE_0_5_x0137</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_5_x0137_write</name>
                    <Object>fifo_B_PE_0_5_x0137</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_IO_L2_in_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>180355</Best-caseLatency>
                    <Average-caseLatency>483459</Average-caseLatency>
                    <Worst-caseLatency>778371</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.601 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.611 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.594 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>180355 ~ 778371</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_IO_L2_in_6_x0_loop_1_B_IO_L2_in_6_x0_loop_2_B_IO_L2_in_6_x0_loop_3>
                        <Name>B_IO_L2_in_6_x0_loop_1_B_IO_L2_in_6_x0_loop_2_B_IO_L2_in_6_x0_loop_3</Name>
                        <TripCount>8192</TripCount>
                        <Latency>180224 ~ 778240</Latency>
                        <AbsoluteTimeLatency>0.601 ms ~ 2.594 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>22</min>
                                <max>95</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>22 ~ 95</PipelineDepth>
                        <B_IO_L2_in_6_x0_loop_4>
                            <Name>B_IO_L2_in_6_x0_loop_4</Name>
                            <TripCount>2</TripCount>
                            <Latency>18</Latency>
                            <AbsoluteTimeLatency>59.994 ns</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_6_x0_loop_4>
                        <B_IO_L2_in_6_x0_loop_7>
                            <Name>B_IO_L2_in_6_x0_loop_7</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_6_x0_loop_7>
                        <B_IO_L2_in_6_x0_loop_9>
                            <Name>B_IO_L2_in_6_x0_loop_9</Name>
                            <TripCount>2</TripCount>
                            <Latency>18</Latency>
                            <AbsoluteTimeLatency>59.994 ns</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_6_x0_loop_9>
                        <B_IO_L2_in_6_x0_loop_12>
                            <Name>B_IO_L2_in_6_x0_loop_12</Name>
                            <TripCount>8</TripCount>
                            <Latency>72</Latency>
                            <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                            <PipelineII>9</PipelineII>
                            <PipelineDepth>9</PipelineDepth>
                        </B_IO_L2_in_6_x0_loop_12>
                    </B_IO_L2_in_6_x0_loop_1_B_IO_L2_in_6_x0_loop_2_B_IO_L2_in_6_x0_loop_3>
                    <B_IO_L2_in_6_x0_loop_14_B_IO_L2_in_6_x0_loop_15>
                        <Name>B_IO_L2_in_6_x0_loop_14_B_IO_L2_in_6_x0_loop_15</Name>
                        <TripCount>64</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_IO_L2_in_6_x0_loop_14_B_IO_L2_in_6_x0_loop_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1178</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>802</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_IO_L2_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_IO_L2_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_IO_L2_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_IO_L2_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_IO_L2_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_IO_L2_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_IO_L2_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_6_x018_dout</name>
                    <Object>fifo_B_B_IO_L2_in_6_x018</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_6_x018_empty_n</name>
                    <Object>fifo_B_B_IO_L2_in_6_x018</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_6_x018_read</name>
                    <Object>fifo_B_B_IO_L2_in_6_x018</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_7_x019_din</name>
                    <Object>fifo_B_B_IO_L2_in_7_x019</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_7_x019_full_n</name>
                    <Object>fifo_B_B_IO_L2_in_7_x019</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_7_x019_write</name>
                    <Object>fifo_B_B_IO_L2_in_7_x019</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_6_x0146_din</name>
                    <Object>fifo_B_PE_0_6_x0146</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_6_x0146_full_n</name>
                    <Object>fifo_B_PE_0_6_x0146</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_6_x0146_write</name>
                    <Object>fifo_B_PE_0_6_x0146</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_IO_L2_in_boundary_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.417</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98394</Best-caseLatency>
                    <Average-caseLatency>368730</Average-caseLatency>
                    <Worst-caseLatency>630874</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.328 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.229 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.103 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>98394 ~ 630874</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_IO_L2_in_boundary_x0_loop_1_B_IO_L2_in_boundary_x0_loop_2_B_IO_L2_in_boundary_x0_loop_3>
                        <Name>B_IO_L2_in_boundary_x0_loop_1_B_IO_L2_in_boundary_x0_loop_2_B_IO_L2_in_boundary_x0_loop_3</Name>
                        <TripCount>8192</TripCount>
                        <Latency>98304 ~ 630784</Latency>
                        <AbsoluteTimeLatency>0.328 ms ~ 2.102 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>12</min>
                                <max>77</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>12 ~ 77</PipelineDepth>
                        <B_IO_L2_in_boundary_x0_loop_5>
                            <Name>B_IO_L2_in_boundary_x0_loop_5</Name>
                            <TripCount>8</TripCount>
                            <Latency>8</Latency>
                            <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </B_IO_L2_in_boundary_x0_loop_5>
                        <B_IO_L2_in_boundary_x0_loop_6_B_IO_L2_in_boundary_x0_loop_7>
                            <Name>B_IO_L2_in_boundary_x0_loop_6_B_IO_L2_in_boundary_x0_loop_7</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </B_IO_L2_in_boundary_x0_loop_6_B_IO_L2_in_boundary_x0_loop_7>
                        <B_IO_L2_in_boundary_x0_loop_9>
                            <Name>B_IO_L2_in_boundary_x0_loop_9</Name>
                            <TripCount>8</TripCount>
                            <Latency>8</Latency>
                            <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </B_IO_L2_in_boundary_x0_loop_9>
                        <B_IO_L2_in_boundary_x0_loop_10_B_IO_L2_in_boundary_x0_loop_11>
                            <Name>B_IO_L2_in_boundary_x0_loop_10_B_IO_L2_in_boundary_x0_loop_11</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </B_IO_L2_in_boundary_x0_loop_10_B_IO_L2_in_boundary_x0_loop_11>
                    </B_IO_L2_in_boundary_x0_loop_1_B_IO_L2_in_boundary_x0_loop_2_B_IO_L2_in_boundary_x0_loop_3>
                    <B_IO_L2_in_boundary_x0_loop_12>
                        <Name>B_IO_L2_in_boundary_x0_loop_12</Name>
                        <TripCount>8</TripCount>
                        <Latency>88</Latency>
                        <AbsoluteTimeLatency>0.293 us</AbsoluteTimeLatency>
                        <IterationLatency>11</IterationLatency>
                        <PipelineDepth>11</PipelineDepth>
                        <B_IO_L2_in_boundary_x0_loop_13>
                            <Name>B_IO_L2_in_boundary_x0_loop_13</Name>
                            <TripCount>8</TripCount>
                            <Latency>8</Latency>
                            <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                            <IterationLatency>1</IterationLatency>
                            <PipelineDepth>1</PipelineDepth>
                        </B_IO_L2_in_boundary_x0_loop_13>
                    </B_IO_L2_in_boundary_x0_loop_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>654</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>718</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_IO_L2_in_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_IO_L2_in_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_IO_L2_in_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_IO_L2_in_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_IO_L2_in_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_IO_L2_in_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_IO_L2_in_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_7_x019_dout</name>
                    <Object>fifo_B_B_IO_L2_in_7_x019</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_7_x019_empty_n</name>
                    <Object>fifo_B_B_IO_L2_in_7_x019</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_B_IO_L2_in_7_x019_read</name>
                    <Object>fifo_B_B_IO_L2_in_7_x019</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_7_x0155_din</name>
                    <Object>fifo_B_PE_0_7_x0155</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_7_x0155_full_n</name>
                    <Object>fifo_B_PE_0_7_x0155</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_7_x0155_write</name>
                    <Object>fifo_B_PE_0_7_x0155</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_0_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_0_0_x0_loop_1>
                        <Name>PE_wrapper_0_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_0_0_x0_loop_2>
                            <Name>PE_wrapper_0_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_0_0_x0_loop_3>
                                <Name>PE_wrapper_0_0_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_0_0_x0_loop_4>
                                    <Name>PE_wrapper_0_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_0_0_x0_loop_5>
                                        <Name>PE_wrapper_0_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_0_0_x0_loop_6>
                                            <Name>PE_wrapper_0_0_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_0_x0_loop_6>
                                        <PE_wrapper_0_0_x0_loop_7>
                                            <Name>PE_wrapper_0_0_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_0_x0_loop_7>
                                        <PE_wrapper_0_0_x0_loop_8>
                                            <Name>PE_wrapper_0_0_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_0_0_x0_loop_8>
                                    </PE_wrapper_0_0_x0_loop_5>
                                </PE_wrapper_0_0_x0_loop_4>
                            </PE_wrapper_0_0_x0_loop_3>
                        </PE_wrapper_0_0_x0_loop_2>
                    </PE_wrapper_0_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_0_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_0_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_0_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_0_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_0_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_0_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_0_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_0_x020_dout</name>
                    <Object>fifo_A_PE_0_0_x020</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_0_x020_empty_n</name>
                    <Object>fifo_A_PE_0_0_x020</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_0_x020_read</name>
                    <Object>fifo_A_PE_0_0_x020</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_1_x021_din</name>
                    <Object>fifo_A_PE_0_1_x021</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_1_x021_full_n</name>
                    <Object>fifo_A_PE_0_1_x021</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_1_x021_write</name>
                    <Object>fifo_A_PE_0_1_x021</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_0_x092_dout</name>
                    <Object>fifo_B_PE_0_0_x092</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_0_x092_empty_n</name>
                    <Object>fifo_B_PE_0_0_x092</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_0_x092_read</name>
                    <Object>fifo_B_PE_0_0_x092</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_0_x093_din</name>
                    <Object>fifo_B_PE_1_0_x093</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_0_x093_full_n</name>
                    <Object>fifo_B_PE_1_0_x093</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_0_x093_write</name>
                    <Object>fifo_B_PE_1_0_x093</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_0_x0164_din</name>
                    <Object>fifo_C_drain_PE_0_0_x0164</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_0_x0164_full_n</name>
                    <Object>fifo_C_drain_PE_0_0_x0164</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_0_x0164_write</name>
                    <Object>fifo_C_drain_PE_0_0_x0164</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_0_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_0_1_x0_loop_1>
                        <Name>PE_wrapper_0_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_0_1_x0_loop_2>
                            <Name>PE_wrapper_0_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_0_1_x0_loop_3>
                                <Name>PE_wrapper_0_1_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_0_1_x0_loop_4>
                                    <Name>PE_wrapper_0_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_0_1_x0_loop_5>
                                        <Name>PE_wrapper_0_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_0_1_x0_loop_6>
                                            <Name>PE_wrapper_0_1_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_1_x0_loop_6>
                                        <PE_wrapper_0_1_x0_loop_7>
                                            <Name>PE_wrapper_0_1_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_1_x0_loop_7>
                                        <PE_wrapper_0_1_x0_loop_8>
                                            <Name>PE_wrapper_0_1_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_0_1_x0_loop_8>
                                    </PE_wrapper_0_1_x0_loop_5>
                                </PE_wrapper_0_1_x0_loop_4>
                            </PE_wrapper_0_1_x0_loop_3>
                        </PE_wrapper_0_1_x0_loop_2>
                    </PE_wrapper_0_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_0_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_0_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_0_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_0_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_0_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_0_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_0_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_1_x021_dout</name>
                    <Object>fifo_A_PE_0_1_x021</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_1_x021_empty_n</name>
                    <Object>fifo_A_PE_0_1_x021</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_1_x021_read</name>
                    <Object>fifo_A_PE_0_1_x021</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_2_x022_din</name>
                    <Object>fifo_A_PE_0_2_x022</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_2_x022_full_n</name>
                    <Object>fifo_A_PE_0_2_x022</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_2_x022_write</name>
                    <Object>fifo_A_PE_0_2_x022</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_1_x0101_dout</name>
                    <Object>fifo_B_PE_0_1_x0101</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_1_x0101_empty_n</name>
                    <Object>fifo_B_PE_0_1_x0101</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_1_x0101_read</name>
                    <Object>fifo_B_PE_0_1_x0101</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_1_x0102_din</name>
                    <Object>fifo_B_PE_1_1_x0102</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_1_x0102_full_n</name>
                    <Object>fifo_B_PE_1_1_x0102</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_1_x0102_write</name>
                    <Object>fifo_B_PE_1_1_x0102</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_1_x0172_din</name>
                    <Object>fifo_C_drain_PE_0_1_x0172</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_1_x0172_full_n</name>
                    <Object>fifo_C_drain_PE_0_1_x0172</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_1_x0172_write</name>
                    <Object>fifo_C_drain_PE_0_1_x0172</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_0_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_0_2_x0_loop_1>
                        <Name>PE_wrapper_0_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_0_2_x0_loop_2>
                            <Name>PE_wrapper_0_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_0_2_x0_loop_3>
                                <Name>PE_wrapper_0_2_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_0_2_x0_loop_4>
                                    <Name>PE_wrapper_0_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_0_2_x0_loop_5>
                                        <Name>PE_wrapper_0_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_0_2_x0_loop_6>
                                            <Name>PE_wrapper_0_2_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_2_x0_loop_6>
                                        <PE_wrapper_0_2_x0_loop_7>
                                            <Name>PE_wrapper_0_2_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_2_x0_loop_7>
                                        <PE_wrapper_0_2_x0_loop_8>
                                            <Name>PE_wrapper_0_2_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_0_2_x0_loop_8>
                                    </PE_wrapper_0_2_x0_loop_5>
                                </PE_wrapper_0_2_x0_loop_4>
                            </PE_wrapper_0_2_x0_loop_3>
                        </PE_wrapper_0_2_x0_loop_2>
                    </PE_wrapper_0_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_0_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_0_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_0_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_0_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_0_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_0_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_0_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_2_x022_dout</name>
                    <Object>fifo_A_PE_0_2_x022</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_2_x022_empty_n</name>
                    <Object>fifo_A_PE_0_2_x022</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_2_x022_read</name>
                    <Object>fifo_A_PE_0_2_x022</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_3_x023_din</name>
                    <Object>fifo_A_PE_0_3_x023</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_3_x023_full_n</name>
                    <Object>fifo_A_PE_0_3_x023</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_3_x023_write</name>
                    <Object>fifo_A_PE_0_3_x023</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_2_x0110_dout</name>
                    <Object>fifo_B_PE_0_2_x0110</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_2_x0110_empty_n</name>
                    <Object>fifo_B_PE_0_2_x0110</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_2_x0110_read</name>
                    <Object>fifo_B_PE_0_2_x0110</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_2_x0111_din</name>
                    <Object>fifo_B_PE_1_2_x0111</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_2_x0111_full_n</name>
                    <Object>fifo_B_PE_1_2_x0111</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_2_x0111_write</name>
                    <Object>fifo_B_PE_1_2_x0111</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_2_x0180_din</name>
                    <Object>fifo_C_drain_PE_0_2_x0180</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_2_x0180_full_n</name>
                    <Object>fifo_C_drain_PE_0_2_x0180</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_2_x0180_write</name>
                    <Object>fifo_C_drain_PE_0_2_x0180</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_0_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_0_3_x0_loop_1>
                        <Name>PE_wrapper_0_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_0_3_x0_loop_2>
                            <Name>PE_wrapper_0_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_0_3_x0_loop_3>
                                <Name>PE_wrapper_0_3_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_0_3_x0_loop_4>
                                    <Name>PE_wrapper_0_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_0_3_x0_loop_5>
                                        <Name>PE_wrapper_0_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_0_3_x0_loop_6>
                                            <Name>PE_wrapper_0_3_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_3_x0_loop_6>
                                        <PE_wrapper_0_3_x0_loop_7>
                                            <Name>PE_wrapper_0_3_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_3_x0_loop_7>
                                        <PE_wrapper_0_3_x0_loop_8>
                                            <Name>PE_wrapper_0_3_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_0_3_x0_loop_8>
                                    </PE_wrapper_0_3_x0_loop_5>
                                </PE_wrapper_0_3_x0_loop_4>
                            </PE_wrapper_0_3_x0_loop_3>
                        </PE_wrapper_0_3_x0_loop_2>
                    </PE_wrapper_0_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_0_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_0_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_0_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_0_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_0_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_0_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_0_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_3_x023_dout</name>
                    <Object>fifo_A_PE_0_3_x023</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_3_x023_empty_n</name>
                    <Object>fifo_A_PE_0_3_x023</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_3_x023_read</name>
                    <Object>fifo_A_PE_0_3_x023</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_4_x024_din</name>
                    <Object>fifo_A_PE_0_4_x024</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_4_x024_full_n</name>
                    <Object>fifo_A_PE_0_4_x024</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_4_x024_write</name>
                    <Object>fifo_A_PE_0_4_x024</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_3_x0119_dout</name>
                    <Object>fifo_B_PE_0_3_x0119</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_3_x0119_empty_n</name>
                    <Object>fifo_B_PE_0_3_x0119</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_3_x0119_read</name>
                    <Object>fifo_B_PE_0_3_x0119</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_3_x0120_din</name>
                    <Object>fifo_B_PE_1_3_x0120</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_3_x0120_full_n</name>
                    <Object>fifo_B_PE_1_3_x0120</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_3_x0120_write</name>
                    <Object>fifo_B_PE_1_3_x0120</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_3_x0188_din</name>
                    <Object>fifo_C_drain_PE_0_3_x0188</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_3_x0188_full_n</name>
                    <Object>fifo_C_drain_PE_0_3_x0188</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_3_x0188_write</name>
                    <Object>fifo_C_drain_PE_0_3_x0188</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_0_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_0_4_x0_loop_1>
                        <Name>PE_wrapper_0_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_0_4_x0_loop_2>
                            <Name>PE_wrapper_0_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_0_4_x0_loop_3>
                                <Name>PE_wrapper_0_4_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_0_4_x0_loop_4>
                                    <Name>PE_wrapper_0_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_0_4_x0_loop_5>
                                        <Name>PE_wrapper_0_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_0_4_x0_loop_6>
                                            <Name>PE_wrapper_0_4_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_4_x0_loop_6>
                                        <PE_wrapper_0_4_x0_loop_7>
                                            <Name>PE_wrapper_0_4_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_4_x0_loop_7>
                                        <PE_wrapper_0_4_x0_loop_8>
                                            <Name>PE_wrapper_0_4_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_0_4_x0_loop_8>
                                    </PE_wrapper_0_4_x0_loop_5>
                                </PE_wrapper_0_4_x0_loop_4>
                            </PE_wrapper_0_4_x0_loop_3>
                        </PE_wrapper_0_4_x0_loop_2>
                    </PE_wrapper_0_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_0_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_0_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_0_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_0_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_0_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_0_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_0_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_4_x024_dout</name>
                    <Object>fifo_A_PE_0_4_x024</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_4_x024_empty_n</name>
                    <Object>fifo_A_PE_0_4_x024</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_4_x024_read</name>
                    <Object>fifo_A_PE_0_4_x024</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_5_x025_din</name>
                    <Object>fifo_A_PE_0_5_x025</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_5_x025_full_n</name>
                    <Object>fifo_A_PE_0_5_x025</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_5_x025_write</name>
                    <Object>fifo_A_PE_0_5_x025</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_4_x0128_dout</name>
                    <Object>fifo_B_PE_0_4_x0128</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_4_x0128_empty_n</name>
                    <Object>fifo_B_PE_0_4_x0128</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_4_x0128_read</name>
                    <Object>fifo_B_PE_0_4_x0128</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_4_x0129_din</name>
                    <Object>fifo_B_PE_1_4_x0129</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_4_x0129_full_n</name>
                    <Object>fifo_B_PE_1_4_x0129</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_4_x0129_write</name>
                    <Object>fifo_B_PE_1_4_x0129</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_4_x0196_din</name>
                    <Object>fifo_C_drain_PE_0_4_x0196</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_4_x0196_full_n</name>
                    <Object>fifo_C_drain_PE_0_4_x0196</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_4_x0196_write</name>
                    <Object>fifo_C_drain_PE_0_4_x0196</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_0_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_0_5_x0_loop_1>
                        <Name>PE_wrapper_0_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_0_5_x0_loop_2>
                            <Name>PE_wrapper_0_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_0_5_x0_loop_3>
                                <Name>PE_wrapper_0_5_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_0_5_x0_loop_4>
                                    <Name>PE_wrapper_0_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_0_5_x0_loop_5>
                                        <Name>PE_wrapper_0_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_0_5_x0_loop_6>
                                            <Name>PE_wrapper_0_5_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_5_x0_loop_6>
                                        <PE_wrapper_0_5_x0_loop_7>
                                            <Name>PE_wrapper_0_5_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_5_x0_loop_7>
                                        <PE_wrapper_0_5_x0_loop_8>
                                            <Name>PE_wrapper_0_5_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_0_5_x0_loop_8>
                                    </PE_wrapper_0_5_x0_loop_5>
                                </PE_wrapper_0_5_x0_loop_4>
                            </PE_wrapper_0_5_x0_loop_3>
                        </PE_wrapper_0_5_x0_loop_2>
                    </PE_wrapper_0_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_0_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_0_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_0_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_0_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_0_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_0_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_0_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_5_x025_dout</name>
                    <Object>fifo_A_PE_0_5_x025</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_5_x025_empty_n</name>
                    <Object>fifo_A_PE_0_5_x025</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_5_x025_read</name>
                    <Object>fifo_A_PE_0_5_x025</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_6_x026_din</name>
                    <Object>fifo_A_PE_0_6_x026</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_6_x026_full_n</name>
                    <Object>fifo_A_PE_0_6_x026</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_6_x026_write</name>
                    <Object>fifo_A_PE_0_6_x026</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_5_x0137_dout</name>
                    <Object>fifo_B_PE_0_5_x0137</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_5_x0137_empty_n</name>
                    <Object>fifo_B_PE_0_5_x0137</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_5_x0137_read</name>
                    <Object>fifo_B_PE_0_5_x0137</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_5_x0138_din</name>
                    <Object>fifo_B_PE_1_5_x0138</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_5_x0138_full_n</name>
                    <Object>fifo_B_PE_1_5_x0138</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_5_x0138_write</name>
                    <Object>fifo_B_PE_1_5_x0138</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_5_x0204_din</name>
                    <Object>fifo_C_drain_PE_0_5_x0204</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_5_x0204_full_n</name>
                    <Object>fifo_C_drain_PE_0_5_x0204</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_5_x0204_write</name>
                    <Object>fifo_C_drain_PE_0_5_x0204</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_0_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_0_6_x0_loop_1>
                        <Name>PE_wrapper_0_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_0_6_x0_loop_2>
                            <Name>PE_wrapper_0_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_0_6_x0_loop_3>
                                <Name>PE_wrapper_0_6_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_0_6_x0_loop_4>
                                    <Name>PE_wrapper_0_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_0_6_x0_loop_5>
                                        <Name>PE_wrapper_0_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_0_6_x0_loop_6>
                                            <Name>PE_wrapper_0_6_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_6_x0_loop_6>
                                        <PE_wrapper_0_6_x0_loop_7>
                                            <Name>PE_wrapper_0_6_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_6_x0_loop_7>
                                        <PE_wrapper_0_6_x0_loop_8>
                                            <Name>PE_wrapper_0_6_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_0_6_x0_loop_8>
                                    </PE_wrapper_0_6_x0_loop_5>
                                </PE_wrapper_0_6_x0_loop_4>
                            </PE_wrapper_0_6_x0_loop_3>
                        </PE_wrapper_0_6_x0_loop_2>
                    </PE_wrapper_0_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_0_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_0_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_0_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_0_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_0_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_0_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_0_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_6_x026_dout</name>
                    <Object>fifo_A_PE_0_6_x026</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_6_x026_empty_n</name>
                    <Object>fifo_A_PE_0_6_x026</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_6_x026_read</name>
                    <Object>fifo_A_PE_0_6_x026</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_7_x027_din</name>
                    <Object>fifo_A_PE_0_7_x027</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_7_x027_full_n</name>
                    <Object>fifo_A_PE_0_7_x027</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_7_x027_write</name>
                    <Object>fifo_A_PE_0_7_x027</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_6_x0146_dout</name>
                    <Object>fifo_B_PE_0_6_x0146</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_6_x0146_empty_n</name>
                    <Object>fifo_B_PE_0_6_x0146</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_6_x0146_read</name>
                    <Object>fifo_B_PE_0_6_x0146</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_6_x0147_din</name>
                    <Object>fifo_B_PE_1_6_x0147</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_6_x0147_full_n</name>
                    <Object>fifo_B_PE_1_6_x0147</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_6_x0147_write</name>
                    <Object>fifo_B_PE_1_6_x0147</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_6_x0212_din</name>
                    <Object>fifo_C_drain_PE_0_6_x0212</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_6_x0212_full_n</name>
                    <Object>fifo_C_drain_PE_0_6_x0212</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_6_x0212_write</name>
                    <Object>fifo_C_drain_PE_0_6_x0212</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_0_7_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_0_7_x0_loop_1>
                        <Name>PE_wrapper_0_7_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_0_7_x0_loop_2>
                            <Name>PE_wrapper_0_7_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_0_7_x0_loop_3>
                                <Name>PE_wrapper_0_7_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_0_7_x0_loop_4>
                                    <Name>PE_wrapper_0_7_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_0_7_x0_loop_5>
                                        <Name>PE_wrapper_0_7_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_0_7_x0_loop_6>
                                            <Name>PE_wrapper_0_7_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_7_x0_loop_6>
                                        <PE_wrapper_0_7_x0_loop_7>
                                            <Name>PE_wrapper_0_7_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_0_7_x0_loop_7>
                                        <PE_wrapper_0_7_x0_loop_8>
                                            <Name>PE_wrapper_0_7_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_0_7_x0_loop_8>
                                    </PE_wrapper_0_7_x0_loop_5>
                                </PE_wrapper_0_7_x0_loop_4>
                            </PE_wrapper_0_7_x0_loop_3>
                        </PE_wrapper_0_7_x0_loop_2>
                    </PE_wrapper_0_7_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_0_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_0_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_0_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_0_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_0_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_0_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_0_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_7_x027_dout</name>
                    <Object>fifo_A_PE_0_7_x027</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_7_x027_empty_n</name>
                    <Object>fifo_A_PE_0_7_x027</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_7_x027_read</name>
                    <Object>fifo_A_PE_0_7_x027</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_8_x028_din</name>
                    <Object>fifo_A_PE_0_8_x028</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_8_x028_full_n</name>
                    <Object>fifo_A_PE_0_8_x028</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_8_x028_write</name>
                    <Object>fifo_A_PE_0_8_x028</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_7_x0155_dout</name>
                    <Object>fifo_B_PE_0_7_x0155</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_7_x0155_empty_n</name>
                    <Object>fifo_B_PE_0_7_x0155</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_0_7_x0155_read</name>
                    <Object>fifo_B_PE_0_7_x0155</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_7_x0156_din</name>
                    <Object>fifo_B_PE_1_7_x0156</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_7_x0156_full_n</name>
                    <Object>fifo_B_PE_1_7_x0156</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_7_x0156_write</name>
                    <Object>fifo_B_PE_1_7_x0156</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_7_x0220_din</name>
                    <Object>fifo_C_drain_PE_0_7_x0220</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_7_x0220_full_n</name>
                    <Object>fifo_C_drain_PE_0_7_x0220</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_7_x0220_write</name>
                    <Object>fifo_C_drain_PE_0_7_x0220</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_1_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_1_0_x0_loop_1>
                        <Name>PE_wrapper_1_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_1_0_x0_loop_2>
                            <Name>PE_wrapper_1_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_1_0_x0_loop_3>
                                <Name>PE_wrapper_1_0_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_1_0_x0_loop_4>
                                    <Name>PE_wrapper_1_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_1_0_x0_loop_5>
                                        <Name>PE_wrapper_1_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_1_0_x0_loop_6>
                                            <Name>PE_wrapper_1_0_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_0_x0_loop_6>
                                        <PE_wrapper_1_0_x0_loop_7>
                                            <Name>PE_wrapper_1_0_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_0_x0_loop_7>
                                        <PE_wrapper_1_0_x0_loop_8>
                                            <Name>PE_wrapper_1_0_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_1_0_x0_loop_8>
                                    </PE_wrapper_1_0_x0_loop_5>
                                </PE_wrapper_1_0_x0_loop_4>
                            </PE_wrapper_1_0_x0_loop_3>
                        </PE_wrapper_1_0_x0_loop_2>
                    </PE_wrapper_1_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_1_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_1_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_1_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_1_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_1_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_1_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_1_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_0_x029_dout</name>
                    <Object>fifo_A_PE_1_0_x029</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_0_x029_empty_n</name>
                    <Object>fifo_A_PE_1_0_x029</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_0_x029_read</name>
                    <Object>fifo_A_PE_1_0_x029</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_1_x030_din</name>
                    <Object>fifo_A_PE_1_1_x030</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_1_x030_full_n</name>
                    <Object>fifo_A_PE_1_1_x030</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_1_x030_write</name>
                    <Object>fifo_A_PE_1_1_x030</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_0_x093_dout</name>
                    <Object>fifo_B_PE_1_0_x093</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_0_x093_empty_n</name>
                    <Object>fifo_B_PE_1_0_x093</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_0_x093_read</name>
                    <Object>fifo_B_PE_1_0_x093</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_0_x094_din</name>
                    <Object>fifo_B_PE_2_0_x094</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_0_x094_full_n</name>
                    <Object>fifo_B_PE_2_0_x094</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_0_x094_write</name>
                    <Object>fifo_B_PE_2_0_x094</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_0_x0165_din</name>
                    <Object>fifo_C_drain_PE_1_0_x0165</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_0_x0165_full_n</name>
                    <Object>fifo_C_drain_PE_1_0_x0165</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_0_x0165_write</name>
                    <Object>fifo_C_drain_PE_1_0_x0165</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_1_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_1_1_x0_loop_1>
                        <Name>PE_wrapper_1_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_1_1_x0_loop_2>
                            <Name>PE_wrapper_1_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_1_1_x0_loop_3>
                                <Name>PE_wrapper_1_1_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_1_1_x0_loop_4>
                                    <Name>PE_wrapper_1_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_1_1_x0_loop_5>
                                        <Name>PE_wrapper_1_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_1_1_x0_loop_6>
                                            <Name>PE_wrapper_1_1_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_1_x0_loop_6>
                                        <PE_wrapper_1_1_x0_loop_7>
                                            <Name>PE_wrapper_1_1_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_1_x0_loop_7>
                                        <PE_wrapper_1_1_x0_loop_8>
                                            <Name>PE_wrapper_1_1_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_1_1_x0_loop_8>
                                    </PE_wrapper_1_1_x0_loop_5>
                                </PE_wrapper_1_1_x0_loop_4>
                            </PE_wrapper_1_1_x0_loop_3>
                        </PE_wrapper_1_1_x0_loop_2>
                    </PE_wrapper_1_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_1_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_1_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_1_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_1_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_1_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_1_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_1_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_1_x030_dout</name>
                    <Object>fifo_A_PE_1_1_x030</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_1_x030_empty_n</name>
                    <Object>fifo_A_PE_1_1_x030</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_1_x030_read</name>
                    <Object>fifo_A_PE_1_1_x030</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_2_x031_din</name>
                    <Object>fifo_A_PE_1_2_x031</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_2_x031_full_n</name>
                    <Object>fifo_A_PE_1_2_x031</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_2_x031_write</name>
                    <Object>fifo_A_PE_1_2_x031</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_1_x0102_dout</name>
                    <Object>fifo_B_PE_1_1_x0102</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_1_x0102_empty_n</name>
                    <Object>fifo_B_PE_1_1_x0102</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_1_x0102_read</name>
                    <Object>fifo_B_PE_1_1_x0102</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_1_x0103_din</name>
                    <Object>fifo_B_PE_2_1_x0103</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_1_x0103_full_n</name>
                    <Object>fifo_B_PE_2_1_x0103</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_1_x0103_write</name>
                    <Object>fifo_B_PE_2_1_x0103</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_1_x0173_din</name>
                    <Object>fifo_C_drain_PE_1_1_x0173</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_1_x0173_full_n</name>
                    <Object>fifo_C_drain_PE_1_1_x0173</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_1_x0173_write</name>
                    <Object>fifo_C_drain_PE_1_1_x0173</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_1_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_1_2_x0_loop_1>
                        <Name>PE_wrapper_1_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_1_2_x0_loop_2>
                            <Name>PE_wrapper_1_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_1_2_x0_loop_3>
                                <Name>PE_wrapper_1_2_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_1_2_x0_loop_4>
                                    <Name>PE_wrapper_1_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_1_2_x0_loop_5>
                                        <Name>PE_wrapper_1_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_1_2_x0_loop_6>
                                            <Name>PE_wrapper_1_2_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_2_x0_loop_6>
                                        <PE_wrapper_1_2_x0_loop_7>
                                            <Name>PE_wrapper_1_2_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_2_x0_loop_7>
                                        <PE_wrapper_1_2_x0_loop_8>
                                            <Name>PE_wrapper_1_2_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_1_2_x0_loop_8>
                                    </PE_wrapper_1_2_x0_loop_5>
                                </PE_wrapper_1_2_x0_loop_4>
                            </PE_wrapper_1_2_x0_loop_3>
                        </PE_wrapper_1_2_x0_loop_2>
                    </PE_wrapper_1_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_1_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_1_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_1_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_1_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_1_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_1_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_1_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_2_x031_dout</name>
                    <Object>fifo_A_PE_1_2_x031</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_2_x031_empty_n</name>
                    <Object>fifo_A_PE_1_2_x031</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_2_x031_read</name>
                    <Object>fifo_A_PE_1_2_x031</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_3_x032_din</name>
                    <Object>fifo_A_PE_1_3_x032</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_3_x032_full_n</name>
                    <Object>fifo_A_PE_1_3_x032</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_3_x032_write</name>
                    <Object>fifo_A_PE_1_3_x032</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_2_x0111_dout</name>
                    <Object>fifo_B_PE_1_2_x0111</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_2_x0111_empty_n</name>
                    <Object>fifo_B_PE_1_2_x0111</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_2_x0111_read</name>
                    <Object>fifo_B_PE_1_2_x0111</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_2_x0112_din</name>
                    <Object>fifo_B_PE_2_2_x0112</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_2_x0112_full_n</name>
                    <Object>fifo_B_PE_2_2_x0112</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_2_x0112_write</name>
                    <Object>fifo_B_PE_2_2_x0112</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_2_x0181_din</name>
                    <Object>fifo_C_drain_PE_1_2_x0181</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_2_x0181_full_n</name>
                    <Object>fifo_C_drain_PE_1_2_x0181</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_2_x0181_write</name>
                    <Object>fifo_C_drain_PE_1_2_x0181</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_1_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_1_3_x0_loop_1>
                        <Name>PE_wrapper_1_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_1_3_x0_loop_2>
                            <Name>PE_wrapper_1_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_1_3_x0_loop_3>
                                <Name>PE_wrapper_1_3_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_1_3_x0_loop_4>
                                    <Name>PE_wrapper_1_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_1_3_x0_loop_5>
                                        <Name>PE_wrapper_1_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_1_3_x0_loop_6>
                                            <Name>PE_wrapper_1_3_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_3_x0_loop_6>
                                        <PE_wrapper_1_3_x0_loop_7>
                                            <Name>PE_wrapper_1_3_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_3_x0_loop_7>
                                        <PE_wrapper_1_3_x0_loop_8>
                                            <Name>PE_wrapper_1_3_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_1_3_x0_loop_8>
                                    </PE_wrapper_1_3_x0_loop_5>
                                </PE_wrapper_1_3_x0_loop_4>
                            </PE_wrapper_1_3_x0_loop_3>
                        </PE_wrapper_1_3_x0_loop_2>
                    </PE_wrapper_1_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_1_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_1_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_1_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_1_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_1_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_1_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_1_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_3_x032_dout</name>
                    <Object>fifo_A_PE_1_3_x032</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_3_x032_empty_n</name>
                    <Object>fifo_A_PE_1_3_x032</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_3_x032_read</name>
                    <Object>fifo_A_PE_1_3_x032</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_4_x033_din</name>
                    <Object>fifo_A_PE_1_4_x033</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_4_x033_full_n</name>
                    <Object>fifo_A_PE_1_4_x033</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_4_x033_write</name>
                    <Object>fifo_A_PE_1_4_x033</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_3_x0120_dout</name>
                    <Object>fifo_B_PE_1_3_x0120</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_3_x0120_empty_n</name>
                    <Object>fifo_B_PE_1_3_x0120</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_3_x0120_read</name>
                    <Object>fifo_B_PE_1_3_x0120</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_3_x0121_din</name>
                    <Object>fifo_B_PE_2_3_x0121</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_3_x0121_full_n</name>
                    <Object>fifo_B_PE_2_3_x0121</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_3_x0121_write</name>
                    <Object>fifo_B_PE_2_3_x0121</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_3_x0189_din</name>
                    <Object>fifo_C_drain_PE_1_3_x0189</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_3_x0189_full_n</name>
                    <Object>fifo_C_drain_PE_1_3_x0189</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_3_x0189_write</name>
                    <Object>fifo_C_drain_PE_1_3_x0189</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_1_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_1_4_x0_loop_1>
                        <Name>PE_wrapper_1_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_1_4_x0_loop_2>
                            <Name>PE_wrapper_1_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_1_4_x0_loop_3>
                                <Name>PE_wrapper_1_4_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_1_4_x0_loop_4>
                                    <Name>PE_wrapper_1_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_1_4_x0_loop_5>
                                        <Name>PE_wrapper_1_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_1_4_x0_loop_6>
                                            <Name>PE_wrapper_1_4_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_4_x0_loop_6>
                                        <PE_wrapper_1_4_x0_loop_7>
                                            <Name>PE_wrapper_1_4_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_4_x0_loop_7>
                                        <PE_wrapper_1_4_x0_loop_8>
                                            <Name>PE_wrapper_1_4_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_1_4_x0_loop_8>
                                    </PE_wrapper_1_4_x0_loop_5>
                                </PE_wrapper_1_4_x0_loop_4>
                            </PE_wrapper_1_4_x0_loop_3>
                        </PE_wrapper_1_4_x0_loop_2>
                    </PE_wrapper_1_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_1_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_1_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_1_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_1_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_1_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_1_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_1_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_4_x033_dout</name>
                    <Object>fifo_A_PE_1_4_x033</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_4_x033_empty_n</name>
                    <Object>fifo_A_PE_1_4_x033</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_4_x033_read</name>
                    <Object>fifo_A_PE_1_4_x033</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_5_x034_din</name>
                    <Object>fifo_A_PE_1_5_x034</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_5_x034_full_n</name>
                    <Object>fifo_A_PE_1_5_x034</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_5_x034_write</name>
                    <Object>fifo_A_PE_1_5_x034</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_4_x0129_dout</name>
                    <Object>fifo_B_PE_1_4_x0129</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_4_x0129_empty_n</name>
                    <Object>fifo_B_PE_1_4_x0129</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_4_x0129_read</name>
                    <Object>fifo_B_PE_1_4_x0129</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_4_x0130_din</name>
                    <Object>fifo_B_PE_2_4_x0130</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_4_x0130_full_n</name>
                    <Object>fifo_B_PE_2_4_x0130</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_4_x0130_write</name>
                    <Object>fifo_B_PE_2_4_x0130</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_4_x0197_din</name>
                    <Object>fifo_C_drain_PE_1_4_x0197</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_4_x0197_full_n</name>
                    <Object>fifo_C_drain_PE_1_4_x0197</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_4_x0197_write</name>
                    <Object>fifo_C_drain_PE_1_4_x0197</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_1_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_1_5_x0_loop_1>
                        <Name>PE_wrapper_1_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_1_5_x0_loop_2>
                            <Name>PE_wrapper_1_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_1_5_x0_loop_3>
                                <Name>PE_wrapper_1_5_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_1_5_x0_loop_4>
                                    <Name>PE_wrapper_1_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_1_5_x0_loop_5>
                                        <Name>PE_wrapper_1_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_1_5_x0_loop_6>
                                            <Name>PE_wrapper_1_5_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_5_x0_loop_6>
                                        <PE_wrapper_1_5_x0_loop_7>
                                            <Name>PE_wrapper_1_5_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_5_x0_loop_7>
                                        <PE_wrapper_1_5_x0_loop_8>
                                            <Name>PE_wrapper_1_5_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_1_5_x0_loop_8>
                                    </PE_wrapper_1_5_x0_loop_5>
                                </PE_wrapper_1_5_x0_loop_4>
                            </PE_wrapper_1_5_x0_loop_3>
                        </PE_wrapper_1_5_x0_loop_2>
                    </PE_wrapper_1_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_1_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_1_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_1_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_1_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_1_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_1_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_1_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_5_x034_dout</name>
                    <Object>fifo_A_PE_1_5_x034</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_5_x034_empty_n</name>
                    <Object>fifo_A_PE_1_5_x034</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_5_x034_read</name>
                    <Object>fifo_A_PE_1_5_x034</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_6_x035_din</name>
                    <Object>fifo_A_PE_1_6_x035</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_6_x035_full_n</name>
                    <Object>fifo_A_PE_1_6_x035</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_6_x035_write</name>
                    <Object>fifo_A_PE_1_6_x035</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_5_x0138_dout</name>
                    <Object>fifo_B_PE_1_5_x0138</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_5_x0138_empty_n</name>
                    <Object>fifo_B_PE_1_5_x0138</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_5_x0138_read</name>
                    <Object>fifo_B_PE_1_5_x0138</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_5_x0139_din</name>
                    <Object>fifo_B_PE_2_5_x0139</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_5_x0139_full_n</name>
                    <Object>fifo_B_PE_2_5_x0139</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_5_x0139_write</name>
                    <Object>fifo_B_PE_2_5_x0139</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_5_x0205_din</name>
                    <Object>fifo_C_drain_PE_1_5_x0205</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_5_x0205_full_n</name>
                    <Object>fifo_C_drain_PE_1_5_x0205</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_5_x0205_write</name>
                    <Object>fifo_C_drain_PE_1_5_x0205</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_1_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_1_6_x0_loop_1>
                        <Name>PE_wrapper_1_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_1_6_x0_loop_2>
                            <Name>PE_wrapper_1_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_1_6_x0_loop_3>
                                <Name>PE_wrapper_1_6_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_1_6_x0_loop_4>
                                    <Name>PE_wrapper_1_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_1_6_x0_loop_5>
                                        <Name>PE_wrapper_1_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_1_6_x0_loop_6>
                                            <Name>PE_wrapper_1_6_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_6_x0_loop_6>
                                        <PE_wrapper_1_6_x0_loop_7>
                                            <Name>PE_wrapper_1_6_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_6_x0_loop_7>
                                        <PE_wrapper_1_6_x0_loop_8>
                                            <Name>PE_wrapper_1_6_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_1_6_x0_loop_8>
                                    </PE_wrapper_1_6_x0_loop_5>
                                </PE_wrapper_1_6_x0_loop_4>
                            </PE_wrapper_1_6_x0_loop_3>
                        </PE_wrapper_1_6_x0_loop_2>
                    </PE_wrapper_1_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_1_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_1_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_1_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_1_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_1_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_1_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_1_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_6_x035_dout</name>
                    <Object>fifo_A_PE_1_6_x035</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_6_x035_empty_n</name>
                    <Object>fifo_A_PE_1_6_x035</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_6_x035_read</name>
                    <Object>fifo_A_PE_1_6_x035</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_7_x036_din</name>
                    <Object>fifo_A_PE_1_7_x036</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_7_x036_full_n</name>
                    <Object>fifo_A_PE_1_7_x036</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_7_x036_write</name>
                    <Object>fifo_A_PE_1_7_x036</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_6_x0147_dout</name>
                    <Object>fifo_B_PE_1_6_x0147</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_6_x0147_empty_n</name>
                    <Object>fifo_B_PE_1_6_x0147</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_6_x0147_read</name>
                    <Object>fifo_B_PE_1_6_x0147</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_6_x0148_din</name>
                    <Object>fifo_B_PE_2_6_x0148</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_6_x0148_full_n</name>
                    <Object>fifo_B_PE_2_6_x0148</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_6_x0148_write</name>
                    <Object>fifo_B_PE_2_6_x0148</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_6_x0213_din</name>
                    <Object>fifo_C_drain_PE_1_6_x0213</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_6_x0213_full_n</name>
                    <Object>fifo_C_drain_PE_1_6_x0213</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_6_x0213_write</name>
                    <Object>fifo_C_drain_PE_1_6_x0213</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_1_7_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_1_7_x0_loop_1>
                        <Name>PE_wrapper_1_7_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_1_7_x0_loop_2>
                            <Name>PE_wrapper_1_7_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_1_7_x0_loop_3>
                                <Name>PE_wrapper_1_7_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_1_7_x0_loop_4>
                                    <Name>PE_wrapper_1_7_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_1_7_x0_loop_5>
                                        <Name>PE_wrapper_1_7_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_1_7_x0_loop_6>
                                            <Name>PE_wrapper_1_7_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_7_x0_loop_6>
                                        <PE_wrapper_1_7_x0_loop_7>
                                            <Name>PE_wrapper_1_7_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_1_7_x0_loop_7>
                                        <PE_wrapper_1_7_x0_loop_8>
                                            <Name>PE_wrapper_1_7_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_1_7_x0_loop_8>
                                    </PE_wrapper_1_7_x0_loop_5>
                                </PE_wrapper_1_7_x0_loop_4>
                            </PE_wrapper_1_7_x0_loop_3>
                        </PE_wrapper_1_7_x0_loop_2>
                    </PE_wrapper_1_7_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_1_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_1_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_1_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_1_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_1_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_1_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_1_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_7_x036_dout</name>
                    <Object>fifo_A_PE_1_7_x036</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_7_x036_empty_n</name>
                    <Object>fifo_A_PE_1_7_x036</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_7_x036_read</name>
                    <Object>fifo_A_PE_1_7_x036</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_8_x037_din</name>
                    <Object>fifo_A_PE_1_8_x037</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_8_x037_full_n</name>
                    <Object>fifo_A_PE_1_8_x037</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_8_x037_write</name>
                    <Object>fifo_A_PE_1_8_x037</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_7_x0156_dout</name>
                    <Object>fifo_B_PE_1_7_x0156</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_7_x0156_empty_n</name>
                    <Object>fifo_B_PE_1_7_x0156</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_1_7_x0156_read</name>
                    <Object>fifo_B_PE_1_7_x0156</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_7_x0157_din</name>
                    <Object>fifo_B_PE_2_7_x0157</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_7_x0157_full_n</name>
                    <Object>fifo_B_PE_2_7_x0157</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_7_x0157_write</name>
                    <Object>fifo_B_PE_2_7_x0157</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_7_x0221_din</name>
                    <Object>fifo_C_drain_PE_1_7_x0221</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_7_x0221_full_n</name>
                    <Object>fifo_C_drain_PE_1_7_x0221</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_7_x0221_write</name>
                    <Object>fifo_C_drain_PE_1_7_x0221</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_2_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_2_0_x0_loop_1>
                        <Name>PE_wrapper_2_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_2_0_x0_loop_2>
                            <Name>PE_wrapper_2_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_2_0_x0_loop_3>
                                <Name>PE_wrapper_2_0_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_2_0_x0_loop_4>
                                    <Name>PE_wrapper_2_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_2_0_x0_loop_5>
                                        <Name>PE_wrapper_2_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_2_0_x0_loop_6>
                                            <Name>PE_wrapper_2_0_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_0_x0_loop_6>
                                        <PE_wrapper_2_0_x0_loop_7>
                                            <Name>PE_wrapper_2_0_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_0_x0_loop_7>
                                        <PE_wrapper_2_0_x0_loop_8>
                                            <Name>PE_wrapper_2_0_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_2_0_x0_loop_8>
                                    </PE_wrapper_2_0_x0_loop_5>
                                </PE_wrapper_2_0_x0_loop_4>
                            </PE_wrapper_2_0_x0_loop_3>
                        </PE_wrapper_2_0_x0_loop_2>
                    </PE_wrapper_2_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_2_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_2_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_2_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_2_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_2_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_2_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_2_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_0_x038_dout</name>
                    <Object>fifo_A_PE_2_0_x038</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_0_x038_empty_n</name>
                    <Object>fifo_A_PE_2_0_x038</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_0_x038_read</name>
                    <Object>fifo_A_PE_2_0_x038</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_1_x039_din</name>
                    <Object>fifo_A_PE_2_1_x039</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_1_x039_full_n</name>
                    <Object>fifo_A_PE_2_1_x039</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_1_x039_write</name>
                    <Object>fifo_A_PE_2_1_x039</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_0_x094_dout</name>
                    <Object>fifo_B_PE_2_0_x094</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_0_x094_empty_n</name>
                    <Object>fifo_B_PE_2_0_x094</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_0_x094_read</name>
                    <Object>fifo_B_PE_2_0_x094</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_0_x095_din</name>
                    <Object>fifo_B_PE_3_0_x095</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_0_x095_full_n</name>
                    <Object>fifo_B_PE_3_0_x095</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_0_x095_write</name>
                    <Object>fifo_B_PE_3_0_x095</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_0_x0166_din</name>
                    <Object>fifo_C_drain_PE_2_0_x0166</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_0_x0166_full_n</name>
                    <Object>fifo_C_drain_PE_2_0_x0166</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_0_x0166_write</name>
                    <Object>fifo_C_drain_PE_2_0_x0166</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_2_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_2_1_x0_loop_1>
                        <Name>PE_wrapper_2_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_2_1_x0_loop_2>
                            <Name>PE_wrapper_2_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_2_1_x0_loop_3>
                                <Name>PE_wrapper_2_1_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_2_1_x0_loop_4>
                                    <Name>PE_wrapper_2_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_2_1_x0_loop_5>
                                        <Name>PE_wrapper_2_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_2_1_x0_loop_6>
                                            <Name>PE_wrapper_2_1_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_1_x0_loop_6>
                                        <PE_wrapper_2_1_x0_loop_7>
                                            <Name>PE_wrapper_2_1_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_1_x0_loop_7>
                                        <PE_wrapper_2_1_x0_loop_8>
                                            <Name>PE_wrapper_2_1_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_2_1_x0_loop_8>
                                    </PE_wrapper_2_1_x0_loop_5>
                                </PE_wrapper_2_1_x0_loop_4>
                            </PE_wrapper_2_1_x0_loop_3>
                        </PE_wrapper_2_1_x0_loop_2>
                    </PE_wrapper_2_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_2_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_2_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_2_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_2_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_2_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_2_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_2_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_1_x039_dout</name>
                    <Object>fifo_A_PE_2_1_x039</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_1_x039_empty_n</name>
                    <Object>fifo_A_PE_2_1_x039</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_1_x039_read</name>
                    <Object>fifo_A_PE_2_1_x039</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_2_x040_din</name>
                    <Object>fifo_A_PE_2_2_x040</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_2_x040_full_n</name>
                    <Object>fifo_A_PE_2_2_x040</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_2_x040_write</name>
                    <Object>fifo_A_PE_2_2_x040</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_1_x0103_dout</name>
                    <Object>fifo_B_PE_2_1_x0103</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_1_x0103_empty_n</name>
                    <Object>fifo_B_PE_2_1_x0103</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_1_x0103_read</name>
                    <Object>fifo_B_PE_2_1_x0103</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_1_x0104_din</name>
                    <Object>fifo_B_PE_3_1_x0104</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_1_x0104_full_n</name>
                    <Object>fifo_B_PE_3_1_x0104</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_1_x0104_write</name>
                    <Object>fifo_B_PE_3_1_x0104</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_1_x0174_din</name>
                    <Object>fifo_C_drain_PE_2_1_x0174</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_1_x0174_full_n</name>
                    <Object>fifo_C_drain_PE_2_1_x0174</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_1_x0174_write</name>
                    <Object>fifo_C_drain_PE_2_1_x0174</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_2_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_2_2_x0_loop_1>
                        <Name>PE_wrapper_2_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_2_2_x0_loop_2>
                            <Name>PE_wrapper_2_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_2_2_x0_loop_3>
                                <Name>PE_wrapper_2_2_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_2_2_x0_loop_4>
                                    <Name>PE_wrapper_2_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_2_2_x0_loop_5>
                                        <Name>PE_wrapper_2_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_2_2_x0_loop_6>
                                            <Name>PE_wrapper_2_2_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_2_x0_loop_6>
                                        <PE_wrapper_2_2_x0_loop_7>
                                            <Name>PE_wrapper_2_2_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_2_x0_loop_7>
                                        <PE_wrapper_2_2_x0_loop_8>
                                            <Name>PE_wrapper_2_2_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_2_2_x0_loop_8>
                                    </PE_wrapper_2_2_x0_loop_5>
                                </PE_wrapper_2_2_x0_loop_4>
                            </PE_wrapper_2_2_x0_loop_3>
                        </PE_wrapper_2_2_x0_loop_2>
                    </PE_wrapper_2_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_2_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_2_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_2_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_2_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_2_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_2_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_2_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_2_x040_dout</name>
                    <Object>fifo_A_PE_2_2_x040</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_2_x040_empty_n</name>
                    <Object>fifo_A_PE_2_2_x040</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_2_x040_read</name>
                    <Object>fifo_A_PE_2_2_x040</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_3_x041_din</name>
                    <Object>fifo_A_PE_2_3_x041</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_3_x041_full_n</name>
                    <Object>fifo_A_PE_2_3_x041</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_3_x041_write</name>
                    <Object>fifo_A_PE_2_3_x041</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_2_x0112_dout</name>
                    <Object>fifo_B_PE_2_2_x0112</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_2_x0112_empty_n</name>
                    <Object>fifo_B_PE_2_2_x0112</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_2_x0112_read</name>
                    <Object>fifo_B_PE_2_2_x0112</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_2_x0113_din</name>
                    <Object>fifo_B_PE_3_2_x0113</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_2_x0113_full_n</name>
                    <Object>fifo_B_PE_3_2_x0113</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_2_x0113_write</name>
                    <Object>fifo_B_PE_3_2_x0113</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_2_x0182_din</name>
                    <Object>fifo_C_drain_PE_2_2_x0182</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_2_x0182_full_n</name>
                    <Object>fifo_C_drain_PE_2_2_x0182</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_2_x0182_write</name>
                    <Object>fifo_C_drain_PE_2_2_x0182</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_2_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_2_3_x0_loop_1>
                        <Name>PE_wrapper_2_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_2_3_x0_loop_2>
                            <Name>PE_wrapper_2_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_2_3_x0_loop_3>
                                <Name>PE_wrapper_2_3_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_2_3_x0_loop_4>
                                    <Name>PE_wrapper_2_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_2_3_x0_loop_5>
                                        <Name>PE_wrapper_2_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_2_3_x0_loop_6>
                                            <Name>PE_wrapper_2_3_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_3_x0_loop_6>
                                        <PE_wrapper_2_3_x0_loop_7>
                                            <Name>PE_wrapper_2_3_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_3_x0_loop_7>
                                        <PE_wrapper_2_3_x0_loop_8>
                                            <Name>PE_wrapper_2_3_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_2_3_x0_loop_8>
                                    </PE_wrapper_2_3_x0_loop_5>
                                </PE_wrapper_2_3_x0_loop_4>
                            </PE_wrapper_2_3_x0_loop_3>
                        </PE_wrapper_2_3_x0_loop_2>
                    </PE_wrapper_2_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_2_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_2_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_2_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_2_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_2_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_2_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_2_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_3_x041_dout</name>
                    <Object>fifo_A_PE_2_3_x041</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_3_x041_empty_n</name>
                    <Object>fifo_A_PE_2_3_x041</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_3_x041_read</name>
                    <Object>fifo_A_PE_2_3_x041</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_4_x042_din</name>
                    <Object>fifo_A_PE_2_4_x042</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_4_x042_full_n</name>
                    <Object>fifo_A_PE_2_4_x042</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_4_x042_write</name>
                    <Object>fifo_A_PE_2_4_x042</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_3_x0121_dout</name>
                    <Object>fifo_B_PE_2_3_x0121</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_3_x0121_empty_n</name>
                    <Object>fifo_B_PE_2_3_x0121</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_3_x0121_read</name>
                    <Object>fifo_B_PE_2_3_x0121</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_3_x0122_din</name>
                    <Object>fifo_B_PE_3_3_x0122</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_3_x0122_full_n</name>
                    <Object>fifo_B_PE_3_3_x0122</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_3_x0122_write</name>
                    <Object>fifo_B_PE_3_3_x0122</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_3_x0190_din</name>
                    <Object>fifo_C_drain_PE_2_3_x0190</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_3_x0190_full_n</name>
                    <Object>fifo_C_drain_PE_2_3_x0190</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_3_x0190_write</name>
                    <Object>fifo_C_drain_PE_2_3_x0190</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_2_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_2_4_x0_loop_1>
                        <Name>PE_wrapper_2_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_2_4_x0_loop_2>
                            <Name>PE_wrapper_2_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_2_4_x0_loop_3>
                                <Name>PE_wrapper_2_4_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_2_4_x0_loop_4>
                                    <Name>PE_wrapper_2_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_2_4_x0_loop_5>
                                        <Name>PE_wrapper_2_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_2_4_x0_loop_6>
                                            <Name>PE_wrapper_2_4_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_4_x0_loop_6>
                                        <PE_wrapper_2_4_x0_loop_7>
                                            <Name>PE_wrapper_2_4_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_4_x0_loop_7>
                                        <PE_wrapper_2_4_x0_loop_8>
                                            <Name>PE_wrapper_2_4_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_2_4_x0_loop_8>
                                    </PE_wrapper_2_4_x0_loop_5>
                                </PE_wrapper_2_4_x0_loop_4>
                            </PE_wrapper_2_4_x0_loop_3>
                        </PE_wrapper_2_4_x0_loop_2>
                    </PE_wrapper_2_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_2_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_2_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_2_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_2_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_2_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_2_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_2_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_4_x042_dout</name>
                    <Object>fifo_A_PE_2_4_x042</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_4_x042_empty_n</name>
                    <Object>fifo_A_PE_2_4_x042</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_4_x042_read</name>
                    <Object>fifo_A_PE_2_4_x042</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_5_x043_din</name>
                    <Object>fifo_A_PE_2_5_x043</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_5_x043_full_n</name>
                    <Object>fifo_A_PE_2_5_x043</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_5_x043_write</name>
                    <Object>fifo_A_PE_2_5_x043</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_4_x0130_dout</name>
                    <Object>fifo_B_PE_2_4_x0130</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_4_x0130_empty_n</name>
                    <Object>fifo_B_PE_2_4_x0130</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_4_x0130_read</name>
                    <Object>fifo_B_PE_2_4_x0130</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_4_x0131_din</name>
                    <Object>fifo_B_PE_3_4_x0131</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_4_x0131_full_n</name>
                    <Object>fifo_B_PE_3_4_x0131</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_4_x0131_write</name>
                    <Object>fifo_B_PE_3_4_x0131</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_4_x0198_din</name>
                    <Object>fifo_C_drain_PE_2_4_x0198</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_4_x0198_full_n</name>
                    <Object>fifo_C_drain_PE_2_4_x0198</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_4_x0198_write</name>
                    <Object>fifo_C_drain_PE_2_4_x0198</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_2_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_2_5_x0_loop_1>
                        <Name>PE_wrapper_2_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_2_5_x0_loop_2>
                            <Name>PE_wrapper_2_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_2_5_x0_loop_3>
                                <Name>PE_wrapper_2_5_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_2_5_x0_loop_4>
                                    <Name>PE_wrapper_2_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_2_5_x0_loop_5>
                                        <Name>PE_wrapper_2_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_2_5_x0_loop_6>
                                            <Name>PE_wrapper_2_5_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_5_x0_loop_6>
                                        <PE_wrapper_2_5_x0_loop_7>
                                            <Name>PE_wrapper_2_5_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_5_x0_loop_7>
                                        <PE_wrapper_2_5_x0_loop_8>
                                            <Name>PE_wrapper_2_5_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_2_5_x0_loop_8>
                                    </PE_wrapper_2_5_x0_loop_5>
                                </PE_wrapper_2_5_x0_loop_4>
                            </PE_wrapper_2_5_x0_loop_3>
                        </PE_wrapper_2_5_x0_loop_2>
                    </PE_wrapper_2_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_2_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_2_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_2_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_2_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_2_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_2_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_2_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_5_x043_dout</name>
                    <Object>fifo_A_PE_2_5_x043</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_5_x043_empty_n</name>
                    <Object>fifo_A_PE_2_5_x043</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_5_x043_read</name>
                    <Object>fifo_A_PE_2_5_x043</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_6_x044_din</name>
                    <Object>fifo_A_PE_2_6_x044</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_6_x044_full_n</name>
                    <Object>fifo_A_PE_2_6_x044</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_6_x044_write</name>
                    <Object>fifo_A_PE_2_6_x044</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_5_x0139_dout</name>
                    <Object>fifo_B_PE_2_5_x0139</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_5_x0139_empty_n</name>
                    <Object>fifo_B_PE_2_5_x0139</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_5_x0139_read</name>
                    <Object>fifo_B_PE_2_5_x0139</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_5_x0140_din</name>
                    <Object>fifo_B_PE_3_5_x0140</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_5_x0140_full_n</name>
                    <Object>fifo_B_PE_3_5_x0140</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_5_x0140_write</name>
                    <Object>fifo_B_PE_3_5_x0140</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_5_x0206_din</name>
                    <Object>fifo_C_drain_PE_2_5_x0206</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_5_x0206_full_n</name>
                    <Object>fifo_C_drain_PE_2_5_x0206</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_5_x0206_write</name>
                    <Object>fifo_C_drain_PE_2_5_x0206</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_2_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_2_6_x0_loop_1>
                        <Name>PE_wrapper_2_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_2_6_x0_loop_2>
                            <Name>PE_wrapper_2_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_2_6_x0_loop_3>
                                <Name>PE_wrapper_2_6_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_2_6_x0_loop_4>
                                    <Name>PE_wrapper_2_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_2_6_x0_loop_5>
                                        <Name>PE_wrapper_2_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_2_6_x0_loop_6>
                                            <Name>PE_wrapper_2_6_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_6_x0_loop_6>
                                        <PE_wrapper_2_6_x0_loop_7>
                                            <Name>PE_wrapper_2_6_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_6_x0_loop_7>
                                        <PE_wrapper_2_6_x0_loop_8>
                                            <Name>PE_wrapper_2_6_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_2_6_x0_loop_8>
                                    </PE_wrapper_2_6_x0_loop_5>
                                </PE_wrapper_2_6_x0_loop_4>
                            </PE_wrapper_2_6_x0_loop_3>
                        </PE_wrapper_2_6_x0_loop_2>
                    </PE_wrapper_2_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_2_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_2_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_2_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_2_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_2_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_2_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_2_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_6_x044_dout</name>
                    <Object>fifo_A_PE_2_6_x044</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_6_x044_empty_n</name>
                    <Object>fifo_A_PE_2_6_x044</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_6_x044_read</name>
                    <Object>fifo_A_PE_2_6_x044</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_7_x045_din</name>
                    <Object>fifo_A_PE_2_7_x045</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_7_x045_full_n</name>
                    <Object>fifo_A_PE_2_7_x045</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_7_x045_write</name>
                    <Object>fifo_A_PE_2_7_x045</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_6_x0148_dout</name>
                    <Object>fifo_B_PE_2_6_x0148</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_6_x0148_empty_n</name>
                    <Object>fifo_B_PE_2_6_x0148</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_6_x0148_read</name>
                    <Object>fifo_B_PE_2_6_x0148</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_6_x0149_din</name>
                    <Object>fifo_B_PE_3_6_x0149</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_6_x0149_full_n</name>
                    <Object>fifo_B_PE_3_6_x0149</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_6_x0149_write</name>
                    <Object>fifo_B_PE_3_6_x0149</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_6_x0214_din</name>
                    <Object>fifo_C_drain_PE_2_6_x0214</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_6_x0214_full_n</name>
                    <Object>fifo_C_drain_PE_2_6_x0214</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_6_x0214_write</name>
                    <Object>fifo_C_drain_PE_2_6_x0214</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_2_7_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_2_7_x0_loop_1>
                        <Name>PE_wrapper_2_7_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_2_7_x0_loop_2>
                            <Name>PE_wrapper_2_7_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_2_7_x0_loop_3>
                                <Name>PE_wrapper_2_7_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_2_7_x0_loop_4>
                                    <Name>PE_wrapper_2_7_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_2_7_x0_loop_5>
                                        <Name>PE_wrapper_2_7_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_2_7_x0_loop_6>
                                            <Name>PE_wrapper_2_7_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_7_x0_loop_6>
                                        <PE_wrapper_2_7_x0_loop_7>
                                            <Name>PE_wrapper_2_7_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_2_7_x0_loop_7>
                                        <PE_wrapper_2_7_x0_loop_8>
                                            <Name>PE_wrapper_2_7_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_2_7_x0_loop_8>
                                    </PE_wrapper_2_7_x0_loop_5>
                                </PE_wrapper_2_7_x0_loop_4>
                            </PE_wrapper_2_7_x0_loop_3>
                        </PE_wrapper_2_7_x0_loop_2>
                    </PE_wrapper_2_7_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_2_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_2_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_2_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_2_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_2_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_2_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_2_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_7_x045_dout</name>
                    <Object>fifo_A_PE_2_7_x045</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_7_x045_empty_n</name>
                    <Object>fifo_A_PE_2_7_x045</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_7_x045_read</name>
                    <Object>fifo_A_PE_2_7_x045</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_8_x046_din</name>
                    <Object>fifo_A_PE_2_8_x046</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_8_x046_full_n</name>
                    <Object>fifo_A_PE_2_8_x046</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_8_x046_write</name>
                    <Object>fifo_A_PE_2_8_x046</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_7_x0157_dout</name>
                    <Object>fifo_B_PE_2_7_x0157</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_7_x0157_empty_n</name>
                    <Object>fifo_B_PE_2_7_x0157</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_2_7_x0157_read</name>
                    <Object>fifo_B_PE_2_7_x0157</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_7_x0158_din</name>
                    <Object>fifo_B_PE_3_7_x0158</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_7_x0158_full_n</name>
                    <Object>fifo_B_PE_3_7_x0158</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_7_x0158_write</name>
                    <Object>fifo_B_PE_3_7_x0158</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_7_x0222_din</name>
                    <Object>fifo_C_drain_PE_2_7_x0222</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_7_x0222_full_n</name>
                    <Object>fifo_C_drain_PE_2_7_x0222</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_7_x0222_write</name>
                    <Object>fifo_C_drain_PE_2_7_x0222</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_3_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_3_0_x0_loop_1>
                        <Name>PE_wrapper_3_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_3_0_x0_loop_2>
                            <Name>PE_wrapper_3_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_3_0_x0_loop_3>
                                <Name>PE_wrapper_3_0_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_3_0_x0_loop_4>
                                    <Name>PE_wrapper_3_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_3_0_x0_loop_5>
                                        <Name>PE_wrapper_3_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_3_0_x0_loop_6>
                                            <Name>PE_wrapper_3_0_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_0_x0_loop_6>
                                        <PE_wrapper_3_0_x0_loop_7>
                                            <Name>PE_wrapper_3_0_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_0_x0_loop_7>
                                        <PE_wrapper_3_0_x0_loop_8>
                                            <Name>PE_wrapper_3_0_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_3_0_x0_loop_8>
                                    </PE_wrapper_3_0_x0_loop_5>
                                </PE_wrapper_3_0_x0_loop_4>
                            </PE_wrapper_3_0_x0_loop_3>
                        </PE_wrapper_3_0_x0_loop_2>
                    </PE_wrapper_3_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_3_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_3_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_3_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_3_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_3_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_3_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_3_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_0_x047_dout</name>
                    <Object>fifo_A_PE_3_0_x047</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_0_x047_empty_n</name>
                    <Object>fifo_A_PE_3_0_x047</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_0_x047_read</name>
                    <Object>fifo_A_PE_3_0_x047</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_1_x048_din</name>
                    <Object>fifo_A_PE_3_1_x048</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_1_x048_full_n</name>
                    <Object>fifo_A_PE_3_1_x048</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_1_x048_write</name>
                    <Object>fifo_A_PE_3_1_x048</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_0_x095_dout</name>
                    <Object>fifo_B_PE_3_0_x095</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_0_x095_empty_n</name>
                    <Object>fifo_B_PE_3_0_x095</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_0_x095_read</name>
                    <Object>fifo_B_PE_3_0_x095</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_0_x096_din</name>
                    <Object>fifo_B_PE_4_0_x096</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_0_x096_full_n</name>
                    <Object>fifo_B_PE_4_0_x096</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_0_x096_write</name>
                    <Object>fifo_B_PE_4_0_x096</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_0_x0167_din</name>
                    <Object>fifo_C_drain_PE_3_0_x0167</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_0_x0167_full_n</name>
                    <Object>fifo_C_drain_PE_3_0_x0167</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_0_x0167_write</name>
                    <Object>fifo_C_drain_PE_3_0_x0167</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_3_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_3_1_x0_loop_1>
                        <Name>PE_wrapper_3_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_3_1_x0_loop_2>
                            <Name>PE_wrapper_3_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_3_1_x0_loop_3>
                                <Name>PE_wrapper_3_1_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_3_1_x0_loop_4>
                                    <Name>PE_wrapper_3_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_3_1_x0_loop_5>
                                        <Name>PE_wrapper_3_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_3_1_x0_loop_6>
                                            <Name>PE_wrapper_3_1_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_1_x0_loop_6>
                                        <PE_wrapper_3_1_x0_loop_7>
                                            <Name>PE_wrapper_3_1_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_1_x0_loop_7>
                                        <PE_wrapper_3_1_x0_loop_8>
                                            <Name>PE_wrapper_3_1_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_3_1_x0_loop_8>
                                    </PE_wrapper_3_1_x0_loop_5>
                                </PE_wrapper_3_1_x0_loop_4>
                            </PE_wrapper_3_1_x0_loop_3>
                        </PE_wrapper_3_1_x0_loop_2>
                    </PE_wrapper_3_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_3_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_3_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_3_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_3_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_3_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_3_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_3_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_1_x048_dout</name>
                    <Object>fifo_A_PE_3_1_x048</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_1_x048_empty_n</name>
                    <Object>fifo_A_PE_3_1_x048</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_1_x048_read</name>
                    <Object>fifo_A_PE_3_1_x048</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_2_x049_din</name>
                    <Object>fifo_A_PE_3_2_x049</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_2_x049_full_n</name>
                    <Object>fifo_A_PE_3_2_x049</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_2_x049_write</name>
                    <Object>fifo_A_PE_3_2_x049</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_1_x0104_dout</name>
                    <Object>fifo_B_PE_3_1_x0104</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_1_x0104_empty_n</name>
                    <Object>fifo_B_PE_3_1_x0104</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_1_x0104_read</name>
                    <Object>fifo_B_PE_3_1_x0104</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_1_x0105_din</name>
                    <Object>fifo_B_PE_4_1_x0105</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_1_x0105_full_n</name>
                    <Object>fifo_B_PE_4_1_x0105</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_1_x0105_write</name>
                    <Object>fifo_B_PE_4_1_x0105</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_1_x0175_din</name>
                    <Object>fifo_C_drain_PE_3_1_x0175</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_1_x0175_full_n</name>
                    <Object>fifo_C_drain_PE_3_1_x0175</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_1_x0175_write</name>
                    <Object>fifo_C_drain_PE_3_1_x0175</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_3_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_3_2_x0_loop_1>
                        <Name>PE_wrapper_3_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_3_2_x0_loop_2>
                            <Name>PE_wrapper_3_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_3_2_x0_loop_3>
                                <Name>PE_wrapper_3_2_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_3_2_x0_loop_4>
                                    <Name>PE_wrapper_3_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_3_2_x0_loop_5>
                                        <Name>PE_wrapper_3_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_3_2_x0_loop_6>
                                            <Name>PE_wrapper_3_2_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_2_x0_loop_6>
                                        <PE_wrapper_3_2_x0_loop_7>
                                            <Name>PE_wrapper_3_2_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_2_x0_loop_7>
                                        <PE_wrapper_3_2_x0_loop_8>
                                            <Name>PE_wrapper_3_2_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_3_2_x0_loop_8>
                                    </PE_wrapper_3_2_x0_loop_5>
                                </PE_wrapper_3_2_x0_loop_4>
                            </PE_wrapper_3_2_x0_loop_3>
                        </PE_wrapper_3_2_x0_loop_2>
                    </PE_wrapper_3_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_3_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_3_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_3_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_3_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_3_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_3_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_3_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_2_x049_dout</name>
                    <Object>fifo_A_PE_3_2_x049</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_2_x049_empty_n</name>
                    <Object>fifo_A_PE_3_2_x049</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_2_x049_read</name>
                    <Object>fifo_A_PE_3_2_x049</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_3_x050_din</name>
                    <Object>fifo_A_PE_3_3_x050</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_3_x050_full_n</name>
                    <Object>fifo_A_PE_3_3_x050</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_3_x050_write</name>
                    <Object>fifo_A_PE_3_3_x050</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_2_x0113_dout</name>
                    <Object>fifo_B_PE_3_2_x0113</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_2_x0113_empty_n</name>
                    <Object>fifo_B_PE_3_2_x0113</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_2_x0113_read</name>
                    <Object>fifo_B_PE_3_2_x0113</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_2_x0114_din</name>
                    <Object>fifo_B_PE_4_2_x0114</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_2_x0114_full_n</name>
                    <Object>fifo_B_PE_4_2_x0114</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_2_x0114_write</name>
                    <Object>fifo_B_PE_4_2_x0114</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_2_x0183_din</name>
                    <Object>fifo_C_drain_PE_3_2_x0183</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_2_x0183_full_n</name>
                    <Object>fifo_C_drain_PE_3_2_x0183</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_2_x0183_write</name>
                    <Object>fifo_C_drain_PE_3_2_x0183</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_3_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_3_3_x0_loop_1>
                        <Name>PE_wrapper_3_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_3_3_x0_loop_2>
                            <Name>PE_wrapper_3_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_3_3_x0_loop_3>
                                <Name>PE_wrapper_3_3_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_3_3_x0_loop_4>
                                    <Name>PE_wrapper_3_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_3_3_x0_loop_5>
                                        <Name>PE_wrapper_3_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_3_3_x0_loop_6>
                                            <Name>PE_wrapper_3_3_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_3_x0_loop_6>
                                        <PE_wrapper_3_3_x0_loop_7>
                                            <Name>PE_wrapper_3_3_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_3_x0_loop_7>
                                        <PE_wrapper_3_3_x0_loop_8>
                                            <Name>PE_wrapper_3_3_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_3_3_x0_loop_8>
                                    </PE_wrapper_3_3_x0_loop_5>
                                </PE_wrapper_3_3_x0_loop_4>
                            </PE_wrapper_3_3_x0_loop_3>
                        </PE_wrapper_3_3_x0_loop_2>
                    </PE_wrapper_3_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_3_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_3_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_3_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_3_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_3_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_3_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_3_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_3_x050_dout</name>
                    <Object>fifo_A_PE_3_3_x050</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_3_x050_empty_n</name>
                    <Object>fifo_A_PE_3_3_x050</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_3_x050_read</name>
                    <Object>fifo_A_PE_3_3_x050</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_4_x051_din</name>
                    <Object>fifo_A_PE_3_4_x051</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_4_x051_full_n</name>
                    <Object>fifo_A_PE_3_4_x051</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_4_x051_write</name>
                    <Object>fifo_A_PE_3_4_x051</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_3_x0122_dout</name>
                    <Object>fifo_B_PE_3_3_x0122</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_3_x0122_empty_n</name>
                    <Object>fifo_B_PE_3_3_x0122</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_3_x0122_read</name>
                    <Object>fifo_B_PE_3_3_x0122</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_3_x0123_din</name>
                    <Object>fifo_B_PE_4_3_x0123</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_3_x0123_full_n</name>
                    <Object>fifo_B_PE_4_3_x0123</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_3_x0123_write</name>
                    <Object>fifo_B_PE_4_3_x0123</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_3_x0191_din</name>
                    <Object>fifo_C_drain_PE_3_3_x0191</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_3_x0191_full_n</name>
                    <Object>fifo_C_drain_PE_3_3_x0191</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_3_x0191_write</name>
                    <Object>fifo_C_drain_PE_3_3_x0191</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_3_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_3_4_x0_loop_1>
                        <Name>PE_wrapper_3_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_3_4_x0_loop_2>
                            <Name>PE_wrapper_3_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_3_4_x0_loop_3>
                                <Name>PE_wrapper_3_4_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_3_4_x0_loop_4>
                                    <Name>PE_wrapper_3_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_3_4_x0_loop_5>
                                        <Name>PE_wrapper_3_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_3_4_x0_loop_6>
                                            <Name>PE_wrapper_3_4_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_4_x0_loop_6>
                                        <PE_wrapper_3_4_x0_loop_7>
                                            <Name>PE_wrapper_3_4_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_4_x0_loop_7>
                                        <PE_wrapper_3_4_x0_loop_8>
                                            <Name>PE_wrapper_3_4_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_3_4_x0_loop_8>
                                    </PE_wrapper_3_4_x0_loop_5>
                                </PE_wrapper_3_4_x0_loop_4>
                            </PE_wrapper_3_4_x0_loop_3>
                        </PE_wrapper_3_4_x0_loop_2>
                    </PE_wrapper_3_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_3_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_3_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_3_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_3_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_3_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_3_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_3_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_4_x051_dout</name>
                    <Object>fifo_A_PE_3_4_x051</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_4_x051_empty_n</name>
                    <Object>fifo_A_PE_3_4_x051</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_4_x051_read</name>
                    <Object>fifo_A_PE_3_4_x051</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_5_x052_din</name>
                    <Object>fifo_A_PE_3_5_x052</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_5_x052_full_n</name>
                    <Object>fifo_A_PE_3_5_x052</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_5_x052_write</name>
                    <Object>fifo_A_PE_3_5_x052</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_4_x0131_dout</name>
                    <Object>fifo_B_PE_3_4_x0131</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_4_x0131_empty_n</name>
                    <Object>fifo_B_PE_3_4_x0131</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_4_x0131_read</name>
                    <Object>fifo_B_PE_3_4_x0131</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_4_x0132_din</name>
                    <Object>fifo_B_PE_4_4_x0132</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_4_x0132_full_n</name>
                    <Object>fifo_B_PE_4_4_x0132</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_4_x0132_write</name>
                    <Object>fifo_B_PE_4_4_x0132</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_4_x0199_din</name>
                    <Object>fifo_C_drain_PE_3_4_x0199</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_4_x0199_full_n</name>
                    <Object>fifo_C_drain_PE_3_4_x0199</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_4_x0199_write</name>
                    <Object>fifo_C_drain_PE_3_4_x0199</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_3_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_3_5_x0_loop_1>
                        <Name>PE_wrapper_3_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_3_5_x0_loop_2>
                            <Name>PE_wrapper_3_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_3_5_x0_loop_3>
                                <Name>PE_wrapper_3_5_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_3_5_x0_loop_4>
                                    <Name>PE_wrapper_3_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_3_5_x0_loop_5>
                                        <Name>PE_wrapper_3_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_3_5_x0_loop_6>
                                            <Name>PE_wrapper_3_5_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_5_x0_loop_6>
                                        <PE_wrapper_3_5_x0_loop_7>
                                            <Name>PE_wrapper_3_5_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_5_x0_loop_7>
                                        <PE_wrapper_3_5_x0_loop_8>
                                            <Name>PE_wrapper_3_5_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_3_5_x0_loop_8>
                                    </PE_wrapper_3_5_x0_loop_5>
                                </PE_wrapper_3_5_x0_loop_4>
                            </PE_wrapper_3_5_x0_loop_3>
                        </PE_wrapper_3_5_x0_loop_2>
                    </PE_wrapper_3_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_3_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_3_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_3_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_3_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_3_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_3_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_3_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_5_x052_dout</name>
                    <Object>fifo_A_PE_3_5_x052</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_5_x052_empty_n</name>
                    <Object>fifo_A_PE_3_5_x052</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_5_x052_read</name>
                    <Object>fifo_A_PE_3_5_x052</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_6_x053_din</name>
                    <Object>fifo_A_PE_3_6_x053</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_6_x053_full_n</name>
                    <Object>fifo_A_PE_3_6_x053</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_6_x053_write</name>
                    <Object>fifo_A_PE_3_6_x053</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_5_x0140_dout</name>
                    <Object>fifo_B_PE_3_5_x0140</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_5_x0140_empty_n</name>
                    <Object>fifo_B_PE_3_5_x0140</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_5_x0140_read</name>
                    <Object>fifo_B_PE_3_5_x0140</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_5_x0141_din</name>
                    <Object>fifo_B_PE_4_5_x0141</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_5_x0141_full_n</name>
                    <Object>fifo_B_PE_4_5_x0141</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_5_x0141_write</name>
                    <Object>fifo_B_PE_4_5_x0141</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_5_x0207_din</name>
                    <Object>fifo_C_drain_PE_3_5_x0207</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_5_x0207_full_n</name>
                    <Object>fifo_C_drain_PE_3_5_x0207</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_5_x0207_write</name>
                    <Object>fifo_C_drain_PE_3_5_x0207</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_3_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_3_6_x0_loop_1>
                        <Name>PE_wrapper_3_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_3_6_x0_loop_2>
                            <Name>PE_wrapper_3_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_3_6_x0_loop_3>
                                <Name>PE_wrapper_3_6_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_3_6_x0_loop_4>
                                    <Name>PE_wrapper_3_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_3_6_x0_loop_5>
                                        <Name>PE_wrapper_3_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_3_6_x0_loop_6>
                                            <Name>PE_wrapper_3_6_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_6_x0_loop_6>
                                        <PE_wrapper_3_6_x0_loop_7>
                                            <Name>PE_wrapper_3_6_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_6_x0_loop_7>
                                        <PE_wrapper_3_6_x0_loop_8>
                                            <Name>PE_wrapper_3_6_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_3_6_x0_loop_8>
                                    </PE_wrapper_3_6_x0_loop_5>
                                </PE_wrapper_3_6_x0_loop_4>
                            </PE_wrapper_3_6_x0_loop_3>
                        </PE_wrapper_3_6_x0_loop_2>
                    </PE_wrapper_3_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_3_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_3_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_3_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_3_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_3_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_3_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_3_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_6_x053_dout</name>
                    <Object>fifo_A_PE_3_6_x053</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_6_x053_empty_n</name>
                    <Object>fifo_A_PE_3_6_x053</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_6_x053_read</name>
                    <Object>fifo_A_PE_3_6_x053</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_7_x054_din</name>
                    <Object>fifo_A_PE_3_7_x054</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_7_x054_full_n</name>
                    <Object>fifo_A_PE_3_7_x054</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_7_x054_write</name>
                    <Object>fifo_A_PE_3_7_x054</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_6_x0149_dout</name>
                    <Object>fifo_B_PE_3_6_x0149</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_6_x0149_empty_n</name>
                    <Object>fifo_B_PE_3_6_x0149</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_6_x0149_read</name>
                    <Object>fifo_B_PE_3_6_x0149</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_6_x0150_din</name>
                    <Object>fifo_B_PE_4_6_x0150</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_6_x0150_full_n</name>
                    <Object>fifo_B_PE_4_6_x0150</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_6_x0150_write</name>
                    <Object>fifo_B_PE_4_6_x0150</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_6_x0215_din</name>
                    <Object>fifo_C_drain_PE_3_6_x0215</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_6_x0215_full_n</name>
                    <Object>fifo_C_drain_PE_3_6_x0215</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_6_x0215_write</name>
                    <Object>fifo_C_drain_PE_3_6_x0215</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_3_7_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_3_7_x0_loop_1>
                        <Name>PE_wrapper_3_7_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_3_7_x0_loop_2>
                            <Name>PE_wrapper_3_7_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_3_7_x0_loop_3>
                                <Name>PE_wrapper_3_7_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_3_7_x0_loop_4>
                                    <Name>PE_wrapper_3_7_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_3_7_x0_loop_5>
                                        <Name>PE_wrapper_3_7_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_3_7_x0_loop_6>
                                            <Name>PE_wrapper_3_7_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_7_x0_loop_6>
                                        <PE_wrapper_3_7_x0_loop_7>
                                            <Name>PE_wrapper_3_7_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_3_7_x0_loop_7>
                                        <PE_wrapper_3_7_x0_loop_8>
                                            <Name>PE_wrapper_3_7_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_3_7_x0_loop_8>
                                    </PE_wrapper_3_7_x0_loop_5>
                                </PE_wrapper_3_7_x0_loop_4>
                            </PE_wrapper_3_7_x0_loop_3>
                        </PE_wrapper_3_7_x0_loop_2>
                    </PE_wrapper_3_7_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_3_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_3_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_3_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_3_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_3_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_3_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_3_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_7_x054_dout</name>
                    <Object>fifo_A_PE_3_7_x054</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_7_x054_empty_n</name>
                    <Object>fifo_A_PE_3_7_x054</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_7_x054_read</name>
                    <Object>fifo_A_PE_3_7_x054</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_8_x055_din</name>
                    <Object>fifo_A_PE_3_8_x055</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_8_x055_full_n</name>
                    <Object>fifo_A_PE_3_8_x055</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_8_x055_write</name>
                    <Object>fifo_A_PE_3_8_x055</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_7_x0158_dout</name>
                    <Object>fifo_B_PE_3_7_x0158</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_7_x0158_empty_n</name>
                    <Object>fifo_B_PE_3_7_x0158</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_3_7_x0158_read</name>
                    <Object>fifo_B_PE_3_7_x0158</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_7_x0159_din</name>
                    <Object>fifo_B_PE_4_7_x0159</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_7_x0159_full_n</name>
                    <Object>fifo_B_PE_4_7_x0159</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_7_x0159_write</name>
                    <Object>fifo_B_PE_4_7_x0159</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_7_x0223_din</name>
                    <Object>fifo_C_drain_PE_3_7_x0223</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_7_x0223_full_n</name>
                    <Object>fifo_C_drain_PE_3_7_x0223</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_7_x0223_write</name>
                    <Object>fifo_C_drain_PE_3_7_x0223</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_4_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_4_0_x0_loop_1>
                        <Name>PE_wrapper_4_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_4_0_x0_loop_2>
                            <Name>PE_wrapper_4_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_4_0_x0_loop_3>
                                <Name>PE_wrapper_4_0_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_4_0_x0_loop_4>
                                    <Name>PE_wrapper_4_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_4_0_x0_loop_5>
                                        <Name>PE_wrapper_4_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_4_0_x0_loop_6>
                                            <Name>PE_wrapper_4_0_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_0_x0_loop_6>
                                        <PE_wrapper_4_0_x0_loop_7>
                                            <Name>PE_wrapper_4_0_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_0_x0_loop_7>
                                        <PE_wrapper_4_0_x0_loop_8>
                                            <Name>PE_wrapper_4_0_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_4_0_x0_loop_8>
                                    </PE_wrapper_4_0_x0_loop_5>
                                </PE_wrapper_4_0_x0_loop_4>
                            </PE_wrapper_4_0_x0_loop_3>
                        </PE_wrapper_4_0_x0_loop_2>
                    </PE_wrapper_4_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_4_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_4_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_4_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_4_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_4_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_4_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_4_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_0_x056_dout</name>
                    <Object>fifo_A_PE_4_0_x056</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_0_x056_empty_n</name>
                    <Object>fifo_A_PE_4_0_x056</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_0_x056_read</name>
                    <Object>fifo_A_PE_4_0_x056</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_1_x057_din</name>
                    <Object>fifo_A_PE_4_1_x057</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_1_x057_full_n</name>
                    <Object>fifo_A_PE_4_1_x057</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_1_x057_write</name>
                    <Object>fifo_A_PE_4_1_x057</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_0_x096_dout</name>
                    <Object>fifo_B_PE_4_0_x096</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_0_x096_empty_n</name>
                    <Object>fifo_B_PE_4_0_x096</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_0_x096_read</name>
                    <Object>fifo_B_PE_4_0_x096</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_0_x097_din</name>
                    <Object>fifo_B_PE_5_0_x097</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_0_x097_full_n</name>
                    <Object>fifo_B_PE_5_0_x097</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_0_x097_write</name>
                    <Object>fifo_B_PE_5_0_x097</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_0_x0168_din</name>
                    <Object>fifo_C_drain_PE_4_0_x0168</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_0_x0168_full_n</name>
                    <Object>fifo_C_drain_PE_4_0_x0168</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_0_x0168_write</name>
                    <Object>fifo_C_drain_PE_4_0_x0168</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_4_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_4_1_x0_loop_1>
                        <Name>PE_wrapper_4_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_4_1_x0_loop_2>
                            <Name>PE_wrapper_4_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_4_1_x0_loop_3>
                                <Name>PE_wrapper_4_1_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_4_1_x0_loop_4>
                                    <Name>PE_wrapper_4_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_4_1_x0_loop_5>
                                        <Name>PE_wrapper_4_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_4_1_x0_loop_6>
                                            <Name>PE_wrapper_4_1_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_1_x0_loop_6>
                                        <PE_wrapper_4_1_x0_loop_7>
                                            <Name>PE_wrapper_4_1_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_1_x0_loop_7>
                                        <PE_wrapper_4_1_x0_loop_8>
                                            <Name>PE_wrapper_4_1_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_4_1_x0_loop_8>
                                    </PE_wrapper_4_1_x0_loop_5>
                                </PE_wrapper_4_1_x0_loop_4>
                            </PE_wrapper_4_1_x0_loop_3>
                        </PE_wrapper_4_1_x0_loop_2>
                    </PE_wrapper_4_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_4_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_4_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_4_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_4_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_4_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_4_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_4_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_1_x057_dout</name>
                    <Object>fifo_A_PE_4_1_x057</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_1_x057_empty_n</name>
                    <Object>fifo_A_PE_4_1_x057</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_1_x057_read</name>
                    <Object>fifo_A_PE_4_1_x057</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_2_x058_din</name>
                    <Object>fifo_A_PE_4_2_x058</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_2_x058_full_n</name>
                    <Object>fifo_A_PE_4_2_x058</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_2_x058_write</name>
                    <Object>fifo_A_PE_4_2_x058</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_1_x0105_dout</name>
                    <Object>fifo_B_PE_4_1_x0105</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_1_x0105_empty_n</name>
                    <Object>fifo_B_PE_4_1_x0105</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_1_x0105_read</name>
                    <Object>fifo_B_PE_4_1_x0105</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_1_x0106_din</name>
                    <Object>fifo_B_PE_5_1_x0106</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_1_x0106_full_n</name>
                    <Object>fifo_B_PE_5_1_x0106</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_1_x0106_write</name>
                    <Object>fifo_B_PE_5_1_x0106</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_1_x0176_din</name>
                    <Object>fifo_C_drain_PE_4_1_x0176</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_1_x0176_full_n</name>
                    <Object>fifo_C_drain_PE_4_1_x0176</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_1_x0176_write</name>
                    <Object>fifo_C_drain_PE_4_1_x0176</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_4_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_4_2_x0_loop_1>
                        <Name>PE_wrapper_4_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_4_2_x0_loop_2>
                            <Name>PE_wrapper_4_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_4_2_x0_loop_3>
                                <Name>PE_wrapper_4_2_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_4_2_x0_loop_4>
                                    <Name>PE_wrapper_4_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_4_2_x0_loop_5>
                                        <Name>PE_wrapper_4_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_4_2_x0_loop_6>
                                            <Name>PE_wrapper_4_2_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_2_x0_loop_6>
                                        <PE_wrapper_4_2_x0_loop_7>
                                            <Name>PE_wrapper_4_2_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_2_x0_loop_7>
                                        <PE_wrapper_4_2_x0_loop_8>
                                            <Name>PE_wrapper_4_2_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_4_2_x0_loop_8>
                                    </PE_wrapper_4_2_x0_loop_5>
                                </PE_wrapper_4_2_x0_loop_4>
                            </PE_wrapper_4_2_x0_loop_3>
                        </PE_wrapper_4_2_x0_loop_2>
                    </PE_wrapper_4_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_4_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_4_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_4_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_4_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_4_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_4_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_4_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_2_x058_dout</name>
                    <Object>fifo_A_PE_4_2_x058</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_2_x058_empty_n</name>
                    <Object>fifo_A_PE_4_2_x058</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_2_x058_read</name>
                    <Object>fifo_A_PE_4_2_x058</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_3_x059_din</name>
                    <Object>fifo_A_PE_4_3_x059</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_3_x059_full_n</name>
                    <Object>fifo_A_PE_4_3_x059</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_3_x059_write</name>
                    <Object>fifo_A_PE_4_3_x059</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_2_x0114_dout</name>
                    <Object>fifo_B_PE_4_2_x0114</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_2_x0114_empty_n</name>
                    <Object>fifo_B_PE_4_2_x0114</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_2_x0114_read</name>
                    <Object>fifo_B_PE_4_2_x0114</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_2_x0115_din</name>
                    <Object>fifo_B_PE_5_2_x0115</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_2_x0115_full_n</name>
                    <Object>fifo_B_PE_5_2_x0115</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_2_x0115_write</name>
                    <Object>fifo_B_PE_5_2_x0115</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_2_x0184_din</name>
                    <Object>fifo_C_drain_PE_4_2_x0184</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_2_x0184_full_n</name>
                    <Object>fifo_C_drain_PE_4_2_x0184</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_2_x0184_write</name>
                    <Object>fifo_C_drain_PE_4_2_x0184</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_4_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_4_3_x0_loop_1>
                        <Name>PE_wrapper_4_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_4_3_x0_loop_2>
                            <Name>PE_wrapper_4_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_4_3_x0_loop_3>
                                <Name>PE_wrapper_4_3_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_4_3_x0_loop_4>
                                    <Name>PE_wrapper_4_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_4_3_x0_loop_5>
                                        <Name>PE_wrapper_4_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_4_3_x0_loop_6>
                                            <Name>PE_wrapper_4_3_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_3_x0_loop_6>
                                        <PE_wrapper_4_3_x0_loop_7>
                                            <Name>PE_wrapper_4_3_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_3_x0_loop_7>
                                        <PE_wrapper_4_3_x0_loop_8>
                                            <Name>PE_wrapper_4_3_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_4_3_x0_loop_8>
                                    </PE_wrapper_4_3_x0_loop_5>
                                </PE_wrapper_4_3_x0_loop_4>
                            </PE_wrapper_4_3_x0_loop_3>
                        </PE_wrapper_4_3_x0_loop_2>
                    </PE_wrapper_4_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_4_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_4_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_4_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_4_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_4_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_4_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_4_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_3_x059_dout</name>
                    <Object>fifo_A_PE_4_3_x059</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_3_x059_empty_n</name>
                    <Object>fifo_A_PE_4_3_x059</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_3_x059_read</name>
                    <Object>fifo_A_PE_4_3_x059</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_4_x060_din</name>
                    <Object>fifo_A_PE_4_4_x060</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_4_x060_full_n</name>
                    <Object>fifo_A_PE_4_4_x060</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_4_x060_write</name>
                    <Object>fifo_A_PE_4_4_x060</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_3_x0123_dout</name>
                    <Object>fifo_B_PE_4_3_x0123</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_3_x0123_empty_n</name>
                    <Object>fifo_B_PE_4_3_x0123</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_3_x0123_read</name>
                    <Object>fifo_B_PE_4_3_x0123</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_3_x0124_din</name>
                    <Object>fifo_B_PE_5_3_x0124</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_3_x0124_full_n</name>
                    <Object>fifo_B_PE_5_3_x0124</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_3_x0124_write</name>
                    <Object>fifo_B_PE_5_3_x0124</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_3_x0192_din</name>
                    <Object>fifo_C_drain_PE_4_3_x0192</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_3_x0192_full_n</name>
                    <Object>fifo_C_drain_PE_4_3_x0192</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_3_x0192_write</name>
                    <Object>fifo_C_drain_PE_4_3_x0192</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_4_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_4_4_x0_loop_1>
                        <Name>PE_wrapper_4_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_4_4_x0_loop_2>
                            <Name>PE_wrapper_4_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_4_4_x0_loop_3>
                                <Name>PE_wrapper_4_4_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_4_4_x0_loop_4>
                                    <Name>PE_wrapper_4_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_4_4_x0_loop_5>
                                        <Name>PE_wrapper_4_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_4_4_x0_loop_6>
                                            <Name>PE_wrapper_4_4_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_4_x0_loop_6>
                                        <PE_wrapper_4_4_x0_loop_7>
                                            <Name>PE_wrapper_4_4_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_4_x0_loop_7>
                                        <PE_wrapper_4_4_x0_loop_8>
                                            <Name>PE_wrapper_4_4_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_4_4_x0_loop_8>
                                    </PE_wrapper_4_4_x0_loop_5>
                                </PE_wrapper_4_4_x0_loop_4>
                            </PE_wrapper_4_4_x0_loop_3>
                        </PE_wrapper_4_4_x0_loop_2>
                    </PE_wrapper_4_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_4_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_4_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_4_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_4_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_4_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_4_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_4_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_4_x060_dout</name>
                    <Object>fifo_A_PE_4_4_x060</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_4_x060_empty_n</name>
                    <Object>fifo_A_PE_4_4_x060</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_4_x060_read</name>
                    <Object>fifo_A_PE_4_4_x060</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_5_x061_din</name>
                    <Object>fifo_A_PE_4_5_x061</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_5_x061_full_n</name>
                    <Object>fifo_A_PE_4_5_x061</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_5_x061_write</name>
                    <Object>fifo_A_PE_4_5_x061</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_4_x0132_dout</name>
                    <Object>fifo_B_PE_4_4_x0132</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_4_x0132_empty_n</name>
                    <Object>fifo_B_PE_4_4_x0132</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_4_x0132_read</name>
                    <Object>fifo_B_PE_4_4_x0132</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_4_x0133_din</name>
                    <Object>fifo_B_PE_5_4_x0133</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_4_x0133_full_n</name>
                    <Object>fifo_B_PE_5_4_x0133</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_4_x0133_write</name>
                    <Object>fifo_B_PE_5_4_x0133</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_4_x0200_din</name>
                    <Object>fifo_C_drain_PE_4_4_x0200</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_4_x0200_full_n</name>
                    <Object>fifo_C_drain_PE_4_4_x0200</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_4_x0200_write</name>
                    <Object>fifo_C_drain_PE_4_4_x0200</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_4_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_4_5_x0_loop_1>
                        <Name>PE_wrapper_4_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_4_5_x0_loop_2>
                            <Name>PE_wrapper_4_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_4_5_x0_loop_3>
                                <Name>PE_wrapper_4_5_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_4_5_x0_loop_4>
                                    <Name>PE_wrapper_4_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_4_5_x0_loop_5>
                                        <Name>PE_wrapper_4_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_4_5_x0_loop_6>
                                            <Name>PE_wrapper_4_5_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_5_x0_loop_6>
                                        <PE_wrapper_4_5_x0_loop_7>
                                            <Name>PE_wrapper_4_5_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_5_x0_loop_7>
                                        <PE_wrapper_4_5_x0_loop_8>
                                            <Name>PE_wrapper_4_5_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_4_5_x0_loop_8>
                                    </PE_wrapper_4_5_x0_loop_5>
                                </PE_wrapper_4_5_x0_loop_4>
                            </PE_wrapper_4_5_x0_loop_3>
                        </PE_wrapper_4_5_x0_loop_2>
                    </PE_wrapper_4_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_4_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_4_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_4_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_4_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_4_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_4_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_4_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_5_x061_dout</name>
                    <Object>fifo_A_PE_4_5_x061</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_5_x061_empty_n</name>
                    <Object>fifo_A_PE_4_5_x061</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_5_x061_read</name>
                    <Object>fifo_A_PE_4_5_x061</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_6_x062_din</name>
                    <Object>fifo_A_PE_4_6_x062</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_6_x062_full_n</name>
                    <Object>fifo_A_PE_4_6_x062</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_6_x062_write</name>
                    <Object>fifo_A_PE_4_6_x062</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_5_x0141_dout</name>
                    <Object>fifo_B_PE_4_5_x0141</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_5_x0141_empty_n</name>
                    <Object>fifo_B_PE_4_5_x0141</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_5_x0141_read</name>
                    <Object>fifo_B_PE_4_5_x0141</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_5_x0142_din</name>
                    <Object>fifo_B_PE_5_5_x0142</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_5_x0142_full_n</name>
                    <Object>fifo_B_PE_5_5_x0142</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_5_x0142_write</name>
                    <Object>fifo_B_PE_5_5_x0142</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_5_x0208_din</name>
                    <Object>fifo_C_drain_PE_4_5_x0208</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_5_x0208_full_n</name>
                    <Object>fifo_C_drain_PE_4_5_x0208</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_5_x0208_write</name>
                    <Object>fifo_C_drain_PE_4_5_x0208</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_4_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_4_6_x0_loop_1>
                        <Name>PE_wrapper_4_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_4_6_x0_loop_2>
                            <Name>PE_wrapper_4_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_4_6_x0_loop_3>
                                <Name>PE_wrapper_4_6_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_4_6_x0_loop_4>
                                    <Name>PE_wrapper_4_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_4_6_x0_loop_5>
                                        <Name>PE_wrapper_4_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_4_6_x0_loop_6>
                                            <Name>PE_wrapper_4_6_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_6_x0_loop_6>
                                        <PE_wrapper_4_6_x0_loop_7>
                                            <Name>PE_wrapper_4_6_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_6_x0_loop_7>
                                        <PE_wrapper_4_6_x0_loop_8>
                                            <Name>PE_wrapper_4_6_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_4_6_x0_loop_8>
                                    </PE_wrapper_4_6_x0_loop_5>
                                </PE_wrapper_4_6_x0_loop_4>
                            </PE_wrapper_4_6_x0_loop_3>
                        </PE_wrapper_4_6_x0_loop_2>
                    </PE_wrapper_4_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_4_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_4_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_4_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_4_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_4_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_4_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_4_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_6_x062_dout</name>
                    <Object>fifo_A_PE_4_6_x062</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_6_x062_empty_n</name>
                    <Object>fifo_A_PE_4_6_x062</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_6_x062_read</name>
                    <Object>fifo_A_PE_4_6_x062</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_7_x063_din</name>
                    <Object>fifo_A_PE_4_7_x063</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_7_x063_full_n</name>
                    <Object>fifo_A_PE_4_7_x063</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_7_x063_write</name>
                    <Object>fifo_A_PE_4_7_x063</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_6_x0150_dout</name>
                    <Object>fifo_B_PE_4_6_x0150</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_6_x0150_empty_n</name>
                    <Object>fifo_B_PE_4_6_x0150</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_6_x0150_read</name>
                    <Object>fifo_B_PE_4_6_x0150</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_6_x0151_din</name>
                    <Object>fifo_B_PE_5_6_x0151</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_6_x0151_full_n</name>
                    <Object>fifo_B_PE_5_6_x0151</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_6_x0151_write</name>
                    <Object>fifo_B_PE_5_6_x0151</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_6_x0216_din</name>
                    <Object>fifo_C_drain_PE_4_6_x0216</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_6_x0216_full_n</name>
                    <Object>fifo_C_drain_PE_4_6_x0216</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_6_x0216_write</name>
                    <Object>fifo_C_drain_PE_4_6_x0216</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_4_7_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_4_7_x0_loop_1>
                        <Name>PE_wrapper_4_7_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_4_7_x0_loop_2>
                            <Name>PE_wrapper_4_7_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_4_7_x0_loop_3>
                                <Name>PE_wrapper_4_7_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_4_7_x0_loop_4>
                                    <Name>PE_wrapper_4_7_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_4_7_x0_loop_5>
                                        <Name>PE_wrapper_4_7_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_4_7_x0_loop_6>
                                            <Name>PE_wrapper_4_7_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_7_x0_loop_6>
                                        <PE_wrapper_4_7_x0_loop_7>
                                            <Name>PE_wrapper_4_7_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_4_7_x0_loop_7>
                                        <PE_wrapper_4_7_x0_loop_8>
                                            <Name>PE_wrapper_4_7_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_4_7_x0_loop_8>
                                    </PE_wrapper_4_7_x0_loop_5>
                                </PE_wrapper_4_7_x0_loop_4>
                            </PE_wrapper_4_7_x0_loop_3>
                        </PE_wrapper_4_7_x0_loop_2>
                    </PE_wrapper_4_7_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_4_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_4_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_4_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_4_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_4_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_4_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_4_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_7_x063_dout</name>
                    <Object>fifo_A_PE_4_7_x063</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_7_x063_empty_n</name>
                    <Object>fifo_A_PE_4_7_x063</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_7_x063_read</name>
                    <Object>fifo_A_PE_4_7_x063</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_8_x064_din</name>
                    <Object>fifo_A_PE_4_8_x064</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_8_x064_full_n</name>
                    <Object>fifo_A_PE_4_8_x064</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_8_x064_write</name>
                    <Object>fifo_A_PE_4_8_x064</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_7_x0159_dout</name>
                    <Object>fifo_B_PE_4_7_x0159</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_7_x0159_empty_n</name>
                    <Object>fifo_B_PE_4_7_x0159</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_4_7_x0159_read</name>
                    <Object>fifo_B_PE_4_7_x0159</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_7_x0160_din</name>
                    <Object>fifo_B_PE_5_7_x0160</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_7_x0160_full_n</name>
                    <Object>fifo_B_PE_5_7_x0160</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_7_x0160_write</name>
                    <Object>fifo_B_PE_5_7_x0160</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_7_x0224_din</name>
                    <Object>fifo_C_drain_PE_4_7_x0224</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_7_x0224_full_n</name>
                    <Object>fifo_C_drain_PE_4_7_x0224</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_7_x0224_write</name>
                    <Object>fifo_C_drain_PE_4_7_x0224</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_5_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_5_0_x0_loop_1>
                        <Name>PE_wrapper_5_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_5_0_x0_loop_2>
                            <Name>PE_wrapper_5_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_5_0_x0_loop_3>
                                <Name>PE_wrapper_5_0_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_5_0_x0_loop_4>
                                    <Name>PE_wrapper_5_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_5_0_x0_loop_5>
                                        <Name>PE_wrapper_5_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_5_0_x0_loop_6>
                                            <Name>PE_wrapper_5_0_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_0_x0_loop_6>
                                        <PE_wrapper_5_0_x0_loop_7>
                                            <Name>PE_wrapper_5_0_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_0_x0_loop_7>
                                        <PE_wrapper_5_0_x0_loop_8>
                                            <Name>PE_wrapper_5_0_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_5_0_x0_loop_8>
                                    </PE_wrapper_5_0_x0_loop_5>
                                </PE_wrapper_5_0_x0_loop_4>
                            </PE_wrapper_5_0_x0_loop_3>
                        </PE_wrapper_5_0_x0_loop_2>
                    </PE_wrapper_5_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_5_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_5_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_5_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_5_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_5_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_5_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_5_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_0_x065_dout</name>
                    <Object>fifo_A_PE_5_0_x065</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_0_x065_empty_n</name>
                    <Object>fifo_A_PE_5_0_x065</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_0_x065_read</name>
                    <Object>fifo_A_PE_5_0_x065</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_1_x066_din</name>
                    <Object>fifo_A_PE_5_1_x066</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_1_x066_full_n</name>
                    <Object>fifo_A_PE_5_1_x066</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_1_x066_write</name>
                    <Object>fifo_A_PE_5_1_x066</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_0_x097_dout</name>
                    <Object>fifo_B_PE_5_0_x097</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_0_x097_empty_n</name>
                    <Object>fifo_B_PE_5_0_x097</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_0_x097_read</name>
                    <Object>fifo_B_PE_5_0_x097</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_0_x098_din</name>
                    <Object>fifo_B_PE_6_0_x098</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_0_x098_full_n</name>
                    <Object>fifo_B_PE_6_0_x098</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_0_x098_write</name>
                    <Object>fifo_B_PE_6_0_x098</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_0_x0169_din</name>
                    <Object>fifo_C_drain_PE_5_0_x0169</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_0_x0169_full_n</name>
                    <Object>fifo_C_drain_PE_5_0_x0169</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_0_x0169_write</name>
                    <Object>fifo_C_drain_PE_5_0_x0169</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_5_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_5_1_x0_loop_1>
                        <Name>PE_wrapper_5_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_5_1_x0_loop_2>
                            <Name>PE_wrapper_5_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_5_1_x0_loop_3>
                                <Name>PE_wrapper_5_1_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_5_1_x0_loop_4>
                                    <Name>PE_wrapper_5_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_5_1_x0_loop_5>
                                        <Name>PE_wrapper_5_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_5_1_x0_loop_6>
                                            <Name>PE_wrapper_5_1_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_1_x0_loop_6>
                                        <PE_wrapper_5_1_x0_loop_7>
                                            <Name>PE_wrapper_5_1_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_1_x0_loop_7>
                                        <PE_wrapper_5_1_x0_loop_8>
                                            <Name>PE_wrapper_5_1_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_5_1_x0_loop_8>
                                    </PE_wrapper_5_1_x0_loop_5>
                                </PE_wrapper_5_1_x0_loop_4>
                            </PE_wrapper_5_1_x0_loop_3>
                        </PE_wrapper_5_1_x0_loop_2>
                    </PE_wrapper_5_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_5_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_5_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_5_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_5_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_5_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_5_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_5_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_1_x066_dout</name>
                    <Object>fifo_A_PE_5_1_x066</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_1_x066_empty_n</name>
                    <Object>fifo_A_PE_5_1_x066</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_1_x066_read</name>
                    <Object>fifo_A_PE_5_1_x066</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_2_x067_din</name>
                    <Object>fifo_A_PE_5_2_x067</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_2_x067_full_n</name>
                    <Object>fifo_A_PE_5_2_x067</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_2_x067_write</name>
                    <Object>fifo_A_PE_5_2_x067</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_1_x0106_dout</name>
                    <Object>fifo_B_PE_5_1_x0106</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_1_x0106_empty_n</name>
                    <Object>fifo_B_PE_5_1_x0106</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_1_x0106_read</name>
                    <Object>fifo_B_PE_5_1_x0106</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_1_x0107_din</name>
                    <Object>fifo_B_PE_6_1_x0107</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_1_x0107_full_n</name>
                    <Object>fifo_B_PE_6_1_x0107</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_1_x0107_write</name>
                    <Object>fifo_B_PE_6_1_x0107</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_1_x0177_din</name>
                    <Object>fifo_C_drain_PE_5_1_x0177</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_1_x0177_full_n</name>
                    <Object>fifo_C_drain_PE_5_1_x0177</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_1_x0177_write</name>
                    <Object>fifo_C_drain_PE_5_1_x0177</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_5_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_5_2_x0_loop_1>
                        <Name>PE_wrapper_5_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_5_2_x0_loop_2>
                            <Name>PE_wrapper_5_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_5_2_x0_loop_3>
                                <Name>PE_wrapper_5_2_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_5_2_x0_loop_4>
                                    <Name>PE_wrapper_5_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_5_2_x0_loop_5>
                                        <Name>PE_wrapper_5_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_5_2_x0_loop_6>
                                            <Name>PE_wrapper_5_2_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_2_x0_loop_6>
                                        <PE_wrapper_5_2_x0_loop_7>
                                            <Name>PE_wrapper_5_2_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_2_x0_loop_7>
                                        <PE_wrapper_5_2_x0_loop_8>
                                            <Name>PE_wrapper_5_2_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_5_2_x0_loop_8>
                                    </PE_wrapper_5_2_x0_loop_5>
                                </PE_wrapper_5_2_x0_loop_4>
                            </PE_wrapper_5_2_x0_loop_3>
                        </PE_wrapper_5_2_x0_loop_2>
                    </PE_wrapper_5_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_5_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_5_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_5_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_5_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_5_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_5_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_5_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_2_x067_dout</name>
                    <Object>fifo_A_PE_5_2_x067</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_2_x067_empty_n</name>
                    <Object>fifo_A_PE_5_2_x067</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_2_x067_read</name>
                    <Object>fifo_A_PE_5_2_x067</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_3_x068_din</name>
                    <Object>fifo_A_PE_5_3_x068</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_3_x068_full_n</name>
                    <Object>fifo_A_PE_5_3_x068</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_3_x068_write</name>
                    <Object>fifo_A_PE_5_3_x068</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_2_x0115_dout</name>
                    <Object>fifo_B_PE_5_2_x0115</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_2_x0115_empty_n</name>
                    <Object>fifo_B_PE_5_2_x0115</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_2_x0115_read</name>
                    <Object>fifo_B_PE_5_2_x0115</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_2_x0116_din</name>
                    <Object>fifo_B_PE_6_2_x0116</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_2_x0116_full_n</name>
                    <Object>fifo_B_PE_6_2_x0116</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_2_x0116_write</name>
                    <Object>fifo_B_PE_6_2_x0116</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_2_x0185_din</name>
                    <Object>fifo_C_drain_PE_5_2_x0185</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_2_x0185_full_n</name>
                    <Object>fifo_C_drain_PE_5_2_x0185</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_2_x0185_write</name>
                    <Object>fifo_C_drain_PE_5_2_x0185</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_5_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_5_3_x0_loop_1>
                        <Name>PE_wrapper_5_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_5_3_x0_loop_2>
                            <Name>PE_wrapper_5_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_5_3_x0_loop_3>
                                <Name>PE_wrapper_5_3_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_5_3_x0_loop_4>
                                    <Name>PE_wrapper_5_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_5_3_x0_loop_5>
                                        <Name>PE_wrapper_5_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_5_3_x0_loop_6>
                                            <Name>PE_wrapper_5_3_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_3_x0_loop_6>
                                        <PE_wrapper_5_3_x0_loop_7>
                                            <Name>PE_wrapper_5_3_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_3_x0_loop_7>
                                        <PE_wrapper_5_3_x0_loop_8>
                                            <Name>PE_wrapper_5_3_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_5_3_x0_loop_8>
                                    </PE_wrapper_5_3_x0_loop_5>
                                </PE_wrapper_5_3_x0_loop_4>
                            </PE_wrapper_5_3_x0_loop_3>
                        </PE_wrapper_5_3_x0_loop_2>
                    </PE_wrapper_5_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_5_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_5_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_5_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_5_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_5_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_5_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_5_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_3_x068_dout</name>
                    <Object>fifo_A_PE_5_3_x068</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_3_x068_empty_n</name>
                    <Object>fifo_A_PE_5_3_x068</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_3_x068_read</name>
                    <Object>fifo_A_PE_5_3_x068</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_4_x069_din</name>
                    <Object>fifo_A_PE_5_4_x069</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_4_x069_full_n</name>
                    <Object>fifo_A_PE_5_4_x069</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_4_x069_write</name>
                    <Object>fifo_A_PE_5_4_x069</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_3_x0124_dout</name>
                    <Object>fifo_B_PE_5_3_x0124</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_3_x0124_empty_n</name>
                    <Object>fifo_B_PE_5_3_x0124</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_3_x0124_read</name>
                    <Object>fifo_B_PE_5_3_x0124</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_3_x0125_din</name>
                    <Object>fifo_B_PE_6_3_x0125</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_3_x0125_full_n</name>
                    <Object>fifo_B_PE_6_3_x0125</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_3_x0125_write</name>
                    <Object>fifo_B_PE_6_3_x0125</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_3_x0193_din</name>
                    <Object>fifo_C_drain_PE_5_3_x0193</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_3_x0193_full_n</name>
                    <Object>fifo_C_drain_PE_5_3_x0193</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_3_x0193_write</name>
                    <Object>fifo_C_drain_PE_5_3_x0193</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_5_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_5_4_x0_loop_1>
                        <Name>PE_wrapper_5_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_5_4_x0_loop_2>
                            <Name>PE_wrapper_5_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_5_4_x0_loop_3>
                                <Name>PE_wrapper_5_4_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_5_4_x0_loop_4>
                                    <Name>PE_wrapper_5_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_5_4_x0_loop_5>
                                        <Name>PE_wrapper_5_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_5_4_x0_loop_6>
                                            <Name>PE_wrapper_5_4_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_4_x0_loop_6>
                                        <PE_wrapper_5_4_x0_loop_7>
                                            <Name>PE_wrapper_5_4_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_4_x0_loop_7>
                                        <PE_wrapper_5_4_x0_loop_8>
                                            <Name>PE_wrapper_5_4_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_5_4_x0_loop_8>
                                    </PE_wrapper_5_4_x0_loop_5>
                                </PE_wrapper_5_4_x0_loop_4>
                            </PE_wrapper_5_4_x0_loop_3>
                        </PE_wrapper_5_4_x0_loop_2>
                    </PE_wrapper_5_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_5_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_5_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_5_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_5_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_5_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_5_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_5_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_4_x069_dout</name>
                    <Object>fifo_A_PE_5_4_x069</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_4_x069_empty_n</name>
                    <Object>fifo_A_PE_5_4_x069</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_4_x069_read</name>
                    <Object>fifo_A_PE_5_4_x069</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_5_x070_din</name>
                    <Object>fifo_A_PE_5_5_x070</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_5_x070_full_n</name>
                    <Object>fifo_A_PE_5_5_x070</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_5_x070_write</name>
                    <Object>fifo_A_PE_5_5_x070</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_4_x0133_dout</name>
                    <Object>fifo_B_PE_5_4_x0133</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_4_x0133_empty_n</name>
                    <Object>fifo_B_PE_5_4_x0133</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_4_x0133_read</name>
                    <Object>fifo_B_PE_5_4_x0133</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_4_x0134_din</name>
                    <Object>fifo_B_PE_6_4_x0134</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_4_x0134_full_n</name>
                    <Object>fifo_B_PE_6_4_x0134</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_4_x0134_write</name>
                    <Object>fifo_B_PE_6_4_x0134</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_4_x0201_din</name>
                    <Object>fifo_C_drain_PE_5_4_x0201</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_4_x0201_full_n</name>
                    <Object>fifo_C_drain_PE_5_4_x0201</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_4_x0201_write</name>
                    <Object>fifo_C_drain_PE_5_4_x0201</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_5_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_5_5_x0_loop_1>
                        <Name>PE_wrapper_5_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_5_5_x0_loop_2>
                            <Name>PE_wrapper_5_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_5_5_x0_loop_3>
                                <Name>PE_wrapper_5_5_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_5_5_x0_loop_4>
                                    <Name>PE_wrapper_5_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_5_5_x0_loop_5>
                                        <Name>PE_wrapper_5_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_5_5_x0_loop_6>
                                            <Name>PE_wrapper_5_5_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_5_x0_loop_6>
                                        <PE_wrapper_5_5_x0_loop_7>
                                            <Name>PE_wrapper_5_5_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_5_x0_loop_7>
                                        <PE_wrapper_5_5_x0_loop_8>
                                            <Name>PE_wrapper_5_5_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_5_5_x0_loop_8>
                                    </PE_wrapper_5_5_x0_loop_5>
                                </PE_wrapper_5_5_x0_loop_4>
                            </PE_wrapper_5_5_x0_loop_3>
                        </PE_wrapper_5_5_x0_loop_2>
                    </PE_wrapper_5_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_5_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_5_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_5_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_5_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_5_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_5_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_5_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_5_x070_dout</name>
                    <Object>fifo_A_PE_5_5_x070</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_5_x070_empty_n</name>
                    <Object>fifo_A_PE_5_5_x070</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_5_x070_read</name>
                    <Object>fifo_A_PE_5_5_x070</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_6_x071_din</name>
                    <Object>fifo_A_PE_5_6_x071</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_6_x071_full_n</name>
                    <Object>fifo_A_PE_5_6_x071</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_6_x071_write</name>
                    <Object>fifo_A_PE_5_6_x071</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_5_x0142_dout</name>
                    <Object>fifo_B_PE_5_5_x0142</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_5_x0142_empty_n</name>
                    <Object>fifo_B_PE_5_5_x0142</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_5_x0142_read</name>
                    <Object>fifo_B_PE_5_5_x0142</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_5_x0143_din</name>
                    <Object>fifo_B_PE_6_5_x0143</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_5_x0143_full_n</name>
                    <Object>fifo_B_PE_6_5_x0143</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_5_x0143_write</name>
                    <Object>fifo_B_PE_6_5_x0143</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_5_x0209_din</name>
                    <Object>fifo_C_drain_PE_5_5_x0209</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_5_x0209_full_n</name>
                    <Object>fifo_C_drain_PE_5_5_x0209</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_5_x0209_write</name>
                    <Object>fifo_C_drain_PE_5_5_x0209</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_5_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_5_6_x0_loop_1>
                        <Name>PE_wrapper_5_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_5_6_x0_loop_2>
                            <Name>PE_wrapper_5_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_5_6_x0_loop_3>
                                <Name>PE_wrapper_5_6_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_5_6_x0_loop_4>
                                    <Name>PE_wrapper_5_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_5_6_x0_loop_5>
                                        <Name>PE_wrapper_5_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_5_6_x0_loop_6>
                                            <Name>PE_wrapper_5_6_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_6_x0_loop_6>
                                        <PE_wrapper_5_6_x0_loop_7>
                                            <Name>PE_wrapper_5_6_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_6_x0_loop_7>
                                        <PE_wrapper_5_6_x0_loop_8>
                                            <Name>PE_wrapper_5_6_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_5_6_x0_loop_8>
                                    </PE_wrapper_5_6_x0_loop_5>
                                </PE_wrapper_5_6_x0_loop_4>
                            </PE_wrapper_5_6_x0_loop_3>
                        </PE_wrapper_5_6_x0_loop_2>
                    </PE_wrapper_5_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_5_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_5_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_5_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_5_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_5_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_5_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_5_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_6_x071_dout</name>
                    <Object>fifo_A_PE_5_6_x071</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_6_x071_empty_n</name>
                    <Object>fifo_A_PE_5_6_x071</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_6_x071_read</name>
                    <Object>fifo_A_PE_5_6_x071</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_7_x072_din</name>
                    <Object>fifo_A_PE_5_7_x072</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_7_x072_full_n</name>
                    <Object>fifo_A_PE_5_7_x072</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_7_x072_write</name>
                    <Object>fifo_A_PE_5_7_x072</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_6_x0151_dout</name>
                    <Object>fifo_B_PE_5_6_x0151</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_6_x0151_empty_n</name>
                    <Object>fifo_B_PE_5_6_x0151</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_6_x0151_read</name>
                    <Object>fifo_B_PE_5_6_x0151</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_6_x0152_din</name>
                    <Object>fifo_B_PE_6_6_x0152</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_6_x0152_full_n</name>
                    <Object>fifo_B_PE_6_6_x0152</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_6_x0152_write</name>
                    <Object>fifo_B_PE_6_6_x0152</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_6_x0217_din</name>
                    <Object>fifo_C_drain_PE_5_6_x0217</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_6_x0217_full_n</name>
                    <Object>fifo_C_drain_PE_5_6_x0217</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_6_x0217_write</name>
                    <Object>fifo_C_drain_PE_5_6_x0217</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_5_7_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_5_7_x0_loop_1>
                        <Name>PE_wrapper_5_7_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_5_7_x0_loop_2>
                            <Name>PE_wrapper_5_7_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_5_7_x0_loop_3>
                                <Name>PE_wrapper_5_7_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_5_7_x0_loop_4>
                                    <Name>PE_wrapper_5_7_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_5_7_x0_loop_5>
                                        <Name>PE_wrapper_5_7_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_5_7_x0_loop_6>
                                            <Name>PE_wrapper_5_7_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_7_x0_loop_6>
                                        <PE_wrapper_5_7_x0_loop_7>
                                            <Name>PE_wrapper_5_7_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_5_7_x0_loop_7>
                                        <PE_wrapper_5_7_x0_loop_8>
                                            <Name>PE_wrapper_5_7_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_5_7_x0_loop_8>
                                    </PE_wrapper_5_7_x0_loop_5>
                                </PE_wrapper_5_7_x0_loop_4>
                            </PE_wrapper_5_7_x0_loop_3>
                        </PE_wrapper_5_7_x0_loop_2>
                    </PE_wrapper_5_7_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_5_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_5_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_5_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_5_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_5_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_5_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_5_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_7_x072_dout</name>
                    <Object>fifo_A_PE_5_7_x072</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_7_x072_empty_n</name>
                    <Object>fifo_A_PE_5_7_x072</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_7_x072_read</name>
                    <Object>fifo_A_PE_5_7_x072</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_8_x073_din</name>
                    <Object>fifo_A_PE_5_8_x073</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_8_x073_full_n</name>
                    <Object>fifo_A_PE_5_8_x073</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_8_x073_write</name>
                    <Object>fifo_A_PE_5_8_x073</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_7_x0160_dout</name>
                    <Object>fifo_B_PE_5_7_x0160</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_7_x0160_empty_n</name>
                    <Object>fifo_B_PE_5_7_x0160</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_5_7_x0160_read</name>
                    <Object>fifo_B_PE_5_7_x0160</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_7_x0161_din</name>
                    <Object>fifo_B_PE_6_7_x0161</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_7_x0161_full_n</name>
                    <Object>fifo_B_PE_6_7_x0161</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_7_x0161_write</name>
                    <Object>fifo_B_PE_6_7_x0161</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_7_x0225_din</name>
                    <Object>fifo_C_drain_PE_5_7_x0225</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_7_x0225_full_n</name>
                    <Object>fifo_C_drain_PE_5_7_x0225</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_7_x0225_write</name>
                    <Object>fifo_C_drain_PE_5_7_x0225</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_6_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_6_0_x0_loop_1>
                        <Name>PE_wrapper_6_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_6_0_x0_loop_2>
                            <Name>PE_wrapper_6_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_6_0_x0_loop_3>
                                <Name>PE_wrapper_6_0_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_6_0_x0_loop_4>
                                    <Name>PE_wrapper_6_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_6_0_x0_loop_5>
                                        <Name>PE_wrapper_6_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_6_0_x0_loop_6>
                                            <Name>PE_wrapper_6_0_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_0_x0_loop_6>
                                        <PE_wrapper_6_0_x0_loop_7>
                                            <Name>PE_wrapper_6_0_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_0_x0_loop_7>
                                        <PE_wrapper_6_0_x0_loop_8>
                                            <Name>PE_wrapper_6_0_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_6_0_x0_loop_8>
                                    </PE_wrapper_6_0_x0_loop_5>
                                </PE_wrapper_6_0_x0_loop_4>
                            </PE_wrapper_6_0_x0_loop_3>
                        </PE_wrapper_6_0_x0_loop_2>
                    </PE_wrapper_6_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_6_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_6_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_6_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_6_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_6_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_6_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_6_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_0_x074_dout</name>
                    <Object>fifo_A_PE_6_0_x074</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_0_x074_empty_n</name>
                    <Object>fifo_A_PE_6_0_x074</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_0_x074_read</name>
                    <Object>fifo_A_PE_6_0_x074</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_1_x075_din</name>
                    <Object>fifo_A_PE_6_1_x075</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_1_x075_full_n</name>
                    <Object>fifo_A_PE_6_1_x075</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_1_x075_write</name>
                    <Object>fifo_A_PE_6_1_x075</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_0_x098_dout</name>
                    <Object>fifo_B_PE_6_0_x098</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_0_x098_empty_n</name>
                    <Object>fifo_B_PE_6_0_x098</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_0_x098_read</name>
                    <Object>fifo_B_PE_6_0_x098</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_0_x099_din</name>
                    <Object>fifo_B_PE_7_0_x099</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_0_x099_full_n</name>
                    <Object>fifo_B_PE_7_0_x099</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_0_x099_write</name>
                    <Object>fifo_B_PE_7_0_x099</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_0_x0170_din</name>
                    <Object>fifo_C_drain_PE_6_0_x0170</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_0_x0170_full_n</name>
                    <Object>fifo_C_drain_PE_6_0_x0170</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_0_x0170_write</name>
                    <Object>fifo_C_drain_PE_6_0_x0170</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_6_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_6_1_x0_loop_1>
                        <Name>PE_wrapper_6_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_6_1_x0_loop_2>
                            <Name>PE_wrapper_6_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_6_1_x0_loop_3>
                                <Name>PE_wrapper_6_1_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_6_1_x0_loop_4>
                                    <Name>PE_wrapper_6_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_6_1_x0_loop_5>
                                        <Name>PE_wrapper_6_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_6_1_x0_loop_6>
                                            <Name>PE_wrapper_6_1_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_1_x0_loop_6>
                                        <PE_wrapper_6_1_x0_loop_7>
                                            <Name>PE_wrapper_6_1_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_1_x0_loop_7>
                                        <PE_wrapper_6_1_x0_loop_8>
                                            <Name>PE_wrapper_6_1_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_6_1_x0_loop_8>
                                    </PE_wrapper_6_1_x0_loop_5>
                                </PE_wrapper_6_1_x0_loop_4>
                            </PE_wrapper_6_1_x0_loop_3>
                        </PE_wrapper_6_1_x0_loop_2>
                    </PE_wrapper_6_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_6_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_6_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_6_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_6_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_6_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_6_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_6_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_1_x075_dout</name>
                    <Object>fifo_A_PE_6_1_x075</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_1_x075_empty_n</name>
                    <Object>fifo_A_PE_6_1_x075</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_1_x075_read</name>
                    <Object>fifo_A_PE_6_1_x075</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_2_x076_din</name>
                    <Object>fifo_A_PE_6_2_x076</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_2_x076_full_n</name>
                    <Object>fifo_A_PE_6_2_x076</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_2_x076_write</name>
                    <Object>fifo_A_PE_6_2_x076</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_1_x0107_dout</name>
                    <Object>fifo_B_PE_6_1_x0107</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_1_x0107_empty_n</name>
                    <Object>fifo_B_PE_6_1_x0107</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_1_x0107_read</name>
                    <Object>fifo_B_PE_6_1_x0107</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_1_x0108_din</name>
                    <Object>fifo_B_PE_7_1_x0108</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_1_x0108_full_n</name>
                    <Object>fifo_B_PE_7_1_x0108</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_1_x0108_write</name>
                    <Object>fifo_B_PE_7_1_x0108</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_1_x0178_din</name>
                    <Object>fifo_C_drain_PE_6_1_x0178</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_1_x0178_full_n</name>
                    <Object>fifo_C_drain_PE_6_1_x0178</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_1_x0178_write</name>
                    <Object>fifo_C_drain_PE_6_1_x0178</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_6_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_6_2_x0_loop_1>
                        <Name>PE_wrapper_6_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_6_2_x0_loop_2>
                            <Name>PE_wrapper_6_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_6_2_x0_loop_3>
                                <Name>PE_wrapper_6_2_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_6_2_x0_loop_4>
                                    <Name>PE_wrapper_6_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_6_2_x0_loop_5>
                                        <Name>PE_wrapper_6_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_6_2_x0_loop_6>
                                            <Name>PE_wrapper_6_2_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_2_x0_loop_6>
                                        <PE_wrapper_6_2_x0_loop_7>
                                            <Name>PE_wrapper_6_2_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_2_x0_loop_7>
                                        <PE_wrapper_6_2_x0_loop_8>
                                            <Name>PE_wrapper_6_2_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_6_2_x0_loop_8>
                                    </PE_wrapper_6_2_x0_loop_5>
                                </PE_wrapper_6_2_x0_loop_4>
                            </PE_wrapper_6_2_x0_loop_3>
                        </PE_wrapper_6_2_x0_loop_2>
                    </PE_wrapper_6_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_6_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_6_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_6_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_6_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_6_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_6_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_6_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_2_x076_dout</name>
                    <Object>fifo_A_PE_6_2_x076</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_2_x076_empty_n</name>
                    <Object>fifo_A_PE_6_2_x076</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_2_x076_read</name>
                    <Object>fifo_A_PE_6_2_x076</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_3_x077_din</name>
                    <Object>fifo_A_PE_6_3_x077</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_3_x077_full_n</name>
                    <Object>fifo_A_PE_6_3_x077</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_3_x077_write</name>
                    <Object>fifo_A_PE_6_3_x077</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_2_x0116_dout</name>
                    <Object>fifo_B_PE_6_2_x0116</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_2_x0116_empty_n</name>
                    <Object>fifo_B_PE_6_2_x0116</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_2_x0116_read</name>
                    <Object>fifo_B_PE_6_2_x0116</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_2_x0117_din</name>
                    <Object>fifo_B_PE_7_2_x0117</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_2_x0117_full_n</name>
                    <Object>fifo_B_PE_7_2_x0117</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_2_x0117_write</name>
                    <Object>fifo_B_PE_7_2_x0117</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_2_x0186_din</name>
                    <Object>fifo_C_drain_PE_6_2_x0186</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_2_x0186_full_n</name>
                    <Object>fifo_C_drain_PE_6_2_x0186</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_2_x0186_write</name>
                    <Object>fifo_C_drain_PE_6_2_x0186</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_6_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_6_3_x0_loop_1>
                        <Name>PE_wrapper_6_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_6_3_x0_loop_2>
                            <Name>PE_wrapper_6_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_6_3_x0_loop_3>
                                <Name>PE_wrapper_6_3_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_6_3_x0_loop_4>
                                    <Name>PE_wrapper_6_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_6_3_x0_loop_5>
                                        <Name>PE_wrapper_6_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_6_3_x0_loop_6>
                                            <Name>PE_wrapper_6_3_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_3_x0_loop_6>
                                        <PE_wrapper_6_3_x0_loop_7>
                                            <Name>PE_wrapper_6_3_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_3_x0_loop_7>
                                        <PE_wrapper_6_3_x0_loop_8>
                                            <Name>PE_wrapper_6_3_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_6_3_x0_loop_8>
                                    </PE_wrapper_6_3_x0_loop_5>
                                </PE_wrapper_6_3_x0_loop_4>
                            </PE_wrapper_6_3_x0_loop_3>
                        </PE_wrapper_6_3_x0_loop_2>
                    </PE_wrapper_6_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_6_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_6_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_6_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_6_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_6_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_6_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_6_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_3_x077_dout</name>
                    <Object>fifo_A_PE_6_3_x077</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_3_x077_empty_n</name>
                    <Object>fifo_A_PE_6_3_x077</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_3_x077_read</name>
                    <Object>fifo_A_PE_6_3_x077</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_4_x078_din</name>
                    <Object>fifo_A_PE_6_4_x078</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_4_x078_full_n</name>
                    <Object>fifo_A_PE_6_4_x078</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_4_x078_write</name>
                    <Object>fifo_A_PE_6_4_x078</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_3_x0125_dout</name>
                    <Object>fifo_B_PE_6_3_x0125</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_3_x0125_empty_n</name>
                    <Object>fifo_B_PE_6_3_x0125</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_3_x0125_read</name>
                    <Object>fifo_B_PE_6_3_x0125</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_3_x0126_din</name>
                    <Object>fifo_B_PE_7_3_x0126</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_3_x0126_full_n</name>
                    <Object>fifo_B_PE_7_3_x0126</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_3_x0126_write</name>
                    <Object>fifo_B_PE_7_3_x0126</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_3_x0194_din</name>
                    <Object>fifo_C_drain_PE_6_3_x0194</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_3_x0194_full_n</name>
                    <Object>fifo_C_drain_PE_6_3_x0194</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_3_x0194_write</name>
                    <Object>fifo_C_drain_PE_6_3_x0194</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_6_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_6_4_x0_loop_1>
                        <Name>PE_wrapper_6_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_6_4_x0_loop_2>
                            <Name>PE_wrapper_6_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_6_4_x0_loop_3>
                                <Name>PE_wrapper_6_4_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_6_4_x0_loop_4>
                                    <Name>PE_wrapper_6_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_6_4_x0_loop_5>
                                        <Name>PE_wrapper_6_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_6_4_x0_loop_6>
                                            <Name>PE_wrapper_6_4_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_4_x0_loop_6>
                                        <PE_wrapper_6_4_x0_loop_7>
                                            <Name>PE_wrapper_6_4_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_4_x0_loop_7>
                                        <PE_wrapper_6_4_x0_loop_8>
                                            <Name>PE_wrapper_6_4_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_6_4_x0_loop_8>
                                    </PE_wrapper_6_4_x0_loop_5>
                                </PE_wrapper_6_4_x0_loop_4>
                            </PE_wrapper_6_4_x0_loop_3>
                        </PE_wrapper_6_4_x0_loop_2>
                    </PE_wrapper_6_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_6_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_6_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_6_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_6_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_6_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_6_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_6_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_4_x078_dout</name>
                    <Object>fifo_A_PE_6_4_x078</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_4_x078_empty_n</name>
                    <Object>fifo_A_PE_6_4_x078</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_4_x078_read</name>
                    <Object>fifo_A_PE_6_4_x078</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_5_x079_din</name>
                    <Object>fifo_A_PE_6_5_x079</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_5_x079_full_n</name>
                    <Object>fifo_A_PE_6_5_x079</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_5_x079_write</name>
                    <Object>fifo_A_PE_6_5_x079</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_4_x0134_dout</name>
                    <Object>fifo_B_PE_6_4_x0134</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_4_x0134_empty_n</name>
                    <Object>fifo_B_PE_6_4_x0134</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_4_x0134_read</name>
                    <Object>fifo_B_PE_6_4_x0134</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_4_x0135_din</name>
                    <Object>fifo_B_PE_7_4_x0135</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_4_x0135_full_n</name>
                    <Object>fifo_B_PE_7_4_x0135</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_4_x0135_write</name>
                    <Object>fifo_B_PE_7_4_x0135</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_4_x0202_din</name>
                    <Object>fifo_C_drain_PE_6_4_x0202</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_4_x0202_full_n</name>
                    <Object>fifo_C_drain_PE_6_4_x0202</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_4_x0202_write</name>
                    <Object>fifo_C_drain_PE_6_4_x0202</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_6_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_6_5_x0_loop_1>
                        <Name>PE_wrapper_6_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_6_5_x0_loop_2>
                            <Name>PE_wrapper_6_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_6_5_x0_loop_3>
                                <Name>PE_wrapper_6_5_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_6_5_x0_loop_4>
                                    <Name>PE_wrapper_6_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_6_5_x0_loop_5>
                                        <Name>PE_wrapper_6_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_6_5_x0_loop_6>
                                            <Name>PE_wrapper_6_5_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_5_x0_loop_6>
                                        <PE_wrapper_6_5_x0_loop_7>
                                            <Name>PE_wrapper_6_5_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_5_x0_loop_7>
                                        <PE_wrapper_6_5_x0_loop_8>
                                            <Name>PE_wrapper_6_5_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_6_5_x0_loop_8>
                                    </PE_wrapper_6_5_x0_loop_5>
                                </PE_wrapper_6_5_x0_loop_4>
                            </PE_wrapper_6_5_x0_loop_3>
                        </PE_wrapper_6_5_x0_loop_2>
                    </PE_wrapper_6_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_6_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_6_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_6_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_6_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_6_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_6_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_6_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_5_x079_dout</name>
                    <Object>fifo_A_PE_6_5_x079</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_5_x079_empty_n</name>
                    <Object>fifo_A_PE_6_5_x079</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_5_x079_read</name>
                    <Object>fifo_A_PE_6_5_x079</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_6_x080_din</name>
                    <Object>fifo_A_PE_6_6_x080</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_6_x080_full_n</name>
                    <Object>fifo_A_PE_6_6_x080</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_6_x080_write</name>
                    <Object>fifo_A_PE_6_6_x080</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_5_x0143_dout</name>
                    <Object>fifo_B_PE_6_5_x0143</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_5_x0143_empty_n</name>
                    <Object>fifo_B_PE_6_5_x0143</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_5_x0143_read</name>
                    <Object>fifo_B_PE_6_5_x0143</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_5_x0144_din</name>
                    <Object>fifo_B_PE_7_5_x0144</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_5_x0144_full_n</name>
                    <Object>fifo_B_PE_7_5_x0144</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_5_x0144_write</name>
                    <Object>fifo_B_PE_7_5_x0144</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_5_x0210_din</name>
                    <Object>fifo_C_drain_PE_6_5_x0210</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_5_x0210_full_n</name>
                    <Object>fifo_C_drain_PE_6_5_x0210</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_5_x0210_write</name>
                    <Object>fifo_C_drain_PE_6_5_x0210</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_6_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_6_6_x0_loop_1>
                        <Name>PE_wrapper_6_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_6_6_x0_loop_2>
                            <Name>PE_wrapper_6_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_6_6_x0_loop_3>
                                <Name>PE_wrapper_6_6_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_6_6_x0_loop_4>
                                    <Name>PE_wrapper_6_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_6_6_x0_loop_5>
                                        <Name>PE_wrapper_6_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_6_6_x0_loop_6>
                                            <Name>PE_wrapper_6_6_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_6_x0_loop_6>
                                        <PE_wrapper_6_6_x0_loop_7>
                                            <Name>PE_wrapper_6_6_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_6_x0_loop_7>
                                        <PE_wrapper_6_6_x0_loop_8>
                                            <Name>PE_wrapper_6_6_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_6_6_x0_loop_8>
                                    </PE_wrapper_6_6_x0_loop_5>
                                </PE_wrapper_6_6_x0_loop_4>
                            </PE_wrapper_6_6_x0_loop_3>
                        </PE_wrapper_6_6_x0_loop_2>
                    </PE_wrapper_6_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_6_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_6_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_6_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_6_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_6_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_6_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_6_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_6_x080_dout</name>
                    <Object>fifo_A_PE_6_6_x080</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_6_x080_empty_n</name>
                    <Object>fifo_A_PE_6_6_x080</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_6_x080_read</name>
                    <Object>fifo_A_PE_6_6_x080</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_7_x081_din</name>
                    <Object>fifo_A_PE_6_7_x081</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_7_x081_full_n</name>
                    <Object>fifo_A_PE_6_7_x081</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_7_x081_write</name>
                    <Object>fifo_A_PE_6_7_x081</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_6_x0152_dout</name>
                    <Object>fifo_B_PE_6_6_x0152</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_6_x0152_empty_n</name>
                    <Object>fifo_B_PE_6_6_x0152</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_6_x0152_read</name>
                    <Object>fifo_B_PE_6_6_x0152</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_6_x0153_din</name>
                    <Object>fifo_B_PE_7_6_x0153</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_6_x0153_full_n</name>
                    <Object>fifo_B_PE_7_6_x0153</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_6_x0153_write</name>
                    <Object>fifo_B_PE_7_6_x0153</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_6_x0218_din</name>
                    <Object>fifo_C_drain_PE_6_6_x0218</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_6_x0218_full_n</name>
                    <Object>fifo_C_drain_PE_6_6_x0218</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_6_x0218_write</name>
                    <Object>fifo_C_drain_PE_6_6_x0218</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_6_7_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_6_7_x0_loop_1>
                        <Name>PE_wrapper_6_7_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_6_7_x0_loop_2>
                            <Name>PE_wrapper_6_7_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_6_7_x0_loop_3>
                                <Name>PE_wrapper_6_7_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_6_7_x0_loop_4>
                                    <Name>PE_wrapper_6_7_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_6_7_x0_loop_5>
                                        <Name>PE_wrapper_6_7_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_6_7_x0_loop_6>
                                            <Name>PE_wrapper_6_7_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_7_x0_loop_6>
                                        <PE_wrapper_6_7_x0_loop_7>
                                            <Name>PE_wrapper_6_7_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_6_7_x0_loop_7>
                                        <PE_wrapper_6_7_x0_loop_8>
                                            <Name>PE_wrapper_6_7_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_6_7_x0_loop_8>
                                    </PE_wrapper_6_7_x0_loop_5>
                                </PE_wrapper_6_7_x0_loop_4>
                            </PE_wrapper_6_7_x0_loop_3>
                        </PE_wrapper_6_7_x0_loop_2>
                    </PE_wrapper_6_7_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_6_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_6_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_6_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_6_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_6_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_6_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_6_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_7_x081_dout</name>
                    <Object>fifo_A_PE_6_7_x081</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_7_x081_empty_n</name>
                    <Object>fifo_A_PE_6_7_x081</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_7_x081_read</name>
                    <Object>fifo_A_PE_6_7_x081</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_8_x082_din</name>
                    <Object>fifo_A_PE_6_8_x082</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_8_x082_full_n</name>
                    <Object>fifo_A_PE_6_8_x082</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_8_x082_write</name>
                    <Object>fifo_A_PE_6_8_x082</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_7_x0161_dout</name>
                    <Object>fifo_B_PE_6_7_x0161</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_7_x0161_empty_n</name>
                    <Object>fifo_B_PE_6_7_x0161</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_6_7_x0161_read</name>
                    <Object>fifo_B_PE_6_7_x0161</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_7_x0162_din</name>
                    <Object>fifo_B_PE_7_7_x0162</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_7_x0162_full_n</name>
                    <Object>fifo_B_PE_7_7_x0162</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_7_x0162_write</name>
                    <Object>fifo_B_PE_7_7_x0162</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_7_x0226_din</name>
                    <Object>fifo_C_drain_PE_6_7_x0226</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_7_x0226_full_n</name>
                    <Object>fifo_C_drain_PE_6_7_x0226</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_7_x0226_write</name>
                    <Object>fifo_C_drain_PE_6_7_x0226</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_7_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_7_0_x0_loop_1>
                        <Name>PE_wrapper_7_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_7_0_x0_loop_2>
                            <Name>PE_wrapper_7_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_7_0_x0_loop_3>
                                <Name>PE_wrapper_7_0_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_7_0_x0_loop_4>
                                    <Name>PE_wrapper_7_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_7_0_x0_loop_5>
                                        <Name>PE_wrapper_7_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_7_0_x0_loop_6>
                                            <Name>PE_wrapper_7_0_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_0_x0_loop_6>
                                        <PE_wrapper_7_0_x0_loop_7>
                                            <Name>PE_wrapper_7_0_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_0_x0_loop_7>
                                        <PE_wrapper_7_0_x0_loop_8>
                                            <Name>PE_wrapper_7_0_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_7_0_x0_loop_8>
                                    </PE_wrapper_7_0_x0_loop_5>
                                </PE_wrapper_7_0_x0_loop_4>
                            </PE_wrapper_7_0_x0_loop_3>
                        </PE_wrapper_7_0_x0_loop_2>
                    </PE_wrapper_7_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_7_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_7_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_7_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_7_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_7_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_7_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_7_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_0_x083_dout</name>
                    <Object>fifo_A_PE_7_0_x083</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_0_x083_empty_n</name>
                    <Object>fifo_A_PE_7_0_x083</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_0_x083_read</name>
                    <Object>fifo_A_PE_7_0_x083</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_1_x084_din</name>
                    <Object>fifo_A_PE_7_1_x084</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_1_x084_full_n</name>
                    <Object>fifo_A_PE_7_1_x084</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_1_x084_write</name>
                    <Object>fifo_A_PE_7_1_x084</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_0_x099_dout</name>
                    <Object>fifo_B_PE_7_0_x099</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_0_x099_empty_n</name>
                    <Object>fifo_B_PE_7_0_x099</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_0_x099_read</name>
                    <Object>fifo_B_PE_7_0_x099</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_0_x0100_din</name>
                    <Object>fifo_B_PE_8_0_x0100</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_0_x0100_full_n</name>
                    <Object>fifo_B_PE_8_0_x0100</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_0_x0100_write</name>
                    <Object>fifo_B_PE_8_0_x0100</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_0_x0171_din</name>
                    <Object>fifo_C_drain_PE_7_0_x0171</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_0_x0171_full_n</name>
                    <Object>fifo_C_drain_PE_7_0_x0171</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_0_x0171_write</name>
                    <Object>fifo_C_drain_PE_7_0_x0171</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_7_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_7_1_x0_loop_1>
                        <Name>PE_wrapper_7_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_7_1_x0_loop_2>
                            <Name>PE_wrapper_7_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_7_1_x0_loop_3>
                                <Name>PE_wrapper_7_1_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_7_1_x0_loop_4>
                                    <Name>PE_wrapper_7_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_7_1_x0_loop_5>
                                        <Name>PE_wrapper_7_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_7_1_x0_loop_6>
                                            <Name>PE_wrapper_7_1_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_1_x0_loop_6>
                                        <PE_wrapper_7_1_x0_loop_7>
                                            <Name>PE_wrapper_7_1_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_1_x0_loop_7>
                                        <PE_wrapper_7_1_x0_loop_8>
                                            <Name>PE_wrapper_7_1_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_7_1_x0_loop_8>
                                    </PE_wrapper_7_1_x0_loop_5>
                                </PE_wrapper_7_1_x0_loop_4>
                            </PE_wrapper_7_1_x0_loop_3>
                        </PE_wrapper_7_1_x0_loop_2>
                    </PE_wrapper_7_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_7_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_7_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_7_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_7_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_7_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_7_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_7_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_1_x084_dout</name>
                    <Object>fifo_A_PE_7_1_x084</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_1_x084_empty_n</name>
                    <Object>fifo_A_PE_7_1_x084</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_1_x084_read</name>
                    <Object>fifo_A_PE_7_1_x084</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_2_x085_din</name>
                    <Object>fifo_A_PE_7_2_x085</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_2_x085_full_n</name>
                    <Object>fifo_A_PE_7_2_x085</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_2_x085_write</name>
                    <Object>fifo_A_PE_7_2_x085</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_1_x0108_dout</name>
                    <Object>fifo_B_PE_7_1_x0108</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_1_x0108_empty_n</name>
                    <Object>fifo_B_PE_7_1_x0108</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_1_x0108_read</name>
                    <Object>fifo_B_PE_7_1_x0108</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_1_x0109_din</name>
                    <Object>fifo_B_PE_8_1_x0109</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_1_x0109_full_n</name>
                    <Object>fifo_B_PE_8_1_x0109</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_1_x0109_write</name>
                    <Object>fifo_B_PE_8_1_x0109</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_1_x0179_din</name>
                    <Object>fifo_C_drain_PE_7_1_x0179</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_1_x0179_full_n</name>
                    <Object>fifo_C_drain_PE_7_1_x0179</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_1_x0179_write</name>
                    <Object>fifo_C_drain_PE_7_1_x0179</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_7_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_7_2_x0_loop_1>
                        <Name>PE_wrapper_7_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_7_2_x0_loop_2>
                            <Name>PE_wrapper_7_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_7_2_x0_loop_3>
                                <Name>PE_wrapper_7_2_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_7_2_x0_loop_4>
                                    <Name>PE_wrapper_7_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_7_2_x0_loop_5>
                                        <Name>PE_wrapper_7_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_7_2_x0_loop_6>
                                            <Name>PE_wrapper_7_2_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_2_x0_loop_6>
                                        <PE_wrapper_7_2_x0_loop_7>
                                            <Name>PE_wrapper_7_2_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_2_x0_loop_7>
                                        <PE_wrapper_7_2_x0_loop_8>
                                            <Name>PE_wrapper_7_2_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_7_2_x0_loop_8>
                                    </PE_wrapper_7_2_x0_loop_5>
                                </PE_wrapper_7_2_x0_loop_4>
                            </PE_wrapper_7_2_x0_loop_3>
                        </PE_wrapper_7_2_x0_loop_2>
                    </PE_wrapper_7_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_7_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_7_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_7_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_7_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_7_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_7_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_7_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_2_x085_dout</name>
                    <Object>fifo_A_PE_7_2_x085</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_2_x085_empty_n</name>
                    <Object>fifo_A_PE_7_2_x085</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_2_x085_read</name>
                    <Object>fifo_A_PE_7_2_x085</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_3_x086_din</name>
                    <Object>fifo_A_PE_7_3_x086</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_3_x086_full_n</name>
                    <Object>fifo_A_PE_7_3_x086</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_3_x086_write</name>
                    <Object>fifo_A_PE_7_3_x086</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_2_x0117_dout</name>
                    <Object>fifo_B_PE_7_2_x0117</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_2_x0117_empty_n</name>
                    <Object>fifo_B_PE_7_2_x0117</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_2_x0117_read</name>
                    <Object>fifo_B_PE_7_2_x0117</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_2_x0118_din</name>
                    <Object>fifo_B_PE_8_2_x0118</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_2_x0118_full_n</name>
                    <Object>fifo_B_PE_8_2_x0118</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_2_x0118_write</name>
                    <Object>fifo_B_PE_8_2_x0118</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_2_x0187_din</name>
                    <Object>fifo_C_drain_PE_7_2_x0187</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_2_x0187_full_n</name>
                    <Object>fifo_C_drain_PE_7_2_x0187</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_2_x0187_write</name>
                    <Object>fifo_C_drain_PE_7_2_x0187</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_7_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_7_3_x0_loop_1>
                        <Name>PE_wrapper_7_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_7_3_x0_loop_2>
                            <Name>PE_wrapper_7_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_7_3_x0_loop_3>
                                <Name>PE_wrapper_7_3_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_7_3_x0_loop_4>
                                    <Name>PE_wrapper_7_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_7_3_x0_loop_5>
                                        <Name>PE_wrapper_7_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_7_3_x0_loop_6>
                                            <Name>PE_wrapper_7_3_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_3_x0_loop_6>
                                        <PE_wrapper_7_3_x0_loop_7>
                                            <Name>PE_wrapper_7_3_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_3_x0_loop_7>
                                        <PE_wrapper_7_3_x0_loop_8>
                                            <Name>PE_wrapper_7_3_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_7_3_x0_loop_8>
                                    </PE_wrapper_7_3_x0_loop_5>
                                </PE_wrapper_7_3_x0_loop_4>
                            </PE_wrapper_7_3_x0_loop_3>
                        </PE_wrapper_7_3_x0_loop_2>
                    </PE_wrapper_7_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_7_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_7_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_7_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_7_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_7_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_7_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_7_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_3_x086_dout</name>
                    <Object>fifo_A_PE_7_3_x086</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_3_x086_empty_n</name>
                    <Object>fifo_A_PE_7_3_x086</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_3_x086_read</name>
                    <Object>fifo_A_PE_7_3_x086</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_4_x087_din</name>
                    <Object>fifo_A_PE_7_4_x087</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_4_x087_full_n</name>
                    <Object>fifo_A_PE_7_4_x087</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_4_x087_write</name>
                    <Object>fifo_A_PE_7_4_x087</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_3_x0126_dout</name>
                    <Object>fifo_B_PE_7_3_x0126</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_3_x0126_empty_n</name>
                    <Object>fifo_B_PE_7_3_x0126</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_3_x0126_read</name>
                    <Object>fifo_B_PE_7_3_x0126</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_3_x0127_din</name>
                    <Object>fifo_B_PE_8_3_x0127</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_3_x0127_full_n</name>
                    <Object>fifo_B_PE_8_3_x0127</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_3_x0127_write</name>
                    <Object>fifo_B_PE_8_3_x0127</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_3_x0195_din</name>
                    <Object>fifo_C_drain_PE_7_3_x0195</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_3_x0195_full_n</name>
                    <Object>fifo_C_drain_PE_7_3_x0195</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_3_x0195_write</name>
                    <Object>fifo_C_drain_PE_7_3_x0195</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_7_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_7_4_x0_loop_1>
                        <Name>PE_wrapper_7_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_7_4_x0_loop_2>
                            <Name>PE_wrapper_7_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_7_4_x0_loop_3>
                                <Name>PE_wrapper_7_4_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_7_4_x0_loop_4>
                                    <Name>PE_wrapper_7_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_7_4_x0_loop_5>
                                        <Name>PE_wrapper_7_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_7_4_x0_loop_6>
                                            <Name>PE_wrapper_7_4_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_4_x0_loop_6>
                                        <PE_wrapper_7_4_x0_loop_7>
                                            <Name>PE_wrapper_7_4_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_4_x0_loop_7>
                                        <PE_wrapper_7_4_x0_loop_8>
                                            <Name>PE_wrapper_7_4_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_7_4_x0_loop_8>
                                    </PE_wrapper_7_4_x0_loop_5>
                                </PE_wrapper_7_4_x0_loop_4>
                            </PE_wrapper_7_4_x0_loop_3>
                        </PE_wrapper_7_4_x0_loop_2>
                    </PE_wrapper_7_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_7_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_7_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_7_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_7_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_7_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_7_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_7_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_4_x087_dout</name>
                    <Object>fifo_A_PE_7_4_x087</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_4_x087_empty_n</name>
                    <Object>fifo_A_PE_7_4_x087</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_4_x087_read</name>
                    <Object>fifo_A_PE_7_4_x087</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_5_x088_din</name>
                    <Object>fifo_A_PE_7_5_x088</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_5_x088_full_n</name>
                    <Object>fifo_A_PE_7_5_x088</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_5_x088_write</name>
                    <Object>fifo_A_PE_7_5_x088</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_4_x0135_dout</name>
                    <Object>fifo_B_PE_7_4_x0135</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_4_x0135_empty_n</name>
                    <Object>fifo_B_PE_7_4_x0135</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_4_x0135_read</name>
                    <Object>fifo_B_PE_7_4_x0135</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_4_x0136_din</name>
                    <Object>fifo_B_PE_8_4_x0136</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_4_x0136_full_n</name>
                    <Object>fifo_B_PE_8_4_x0136</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_4_x0136_write</name>
                    <Object>fifo_B_PE_8_4_x0136</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_4_x0203_din</name>
                    <Object>fifo_C_drain_PE_7_4_x0203</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_4_x0203_full_n</name>
                    <Object>fifo_C_drain_PE_7_4_x0203</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_4_x0203_write</name>
                    <Object>fifo_C_drain_PE_7_4_x0203</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_7_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_7_5_x0_loop_1>
                        <Name>PE_wrapper_7_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_7_5_x0_loop_2>
                            <Name>PE_wrapper_7_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_7_5_x0_loop_3>
                                <Name>PE_wrapper_7_5_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_7_5_x0_loop_4>
                                    <Name>PE_wrapper_7_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_7_5_x0_loop_5>
                                        <Name>PE_wrapper_7_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_7_5_x0_loop_6>
                                            <Name>PE_wrapper_7_5_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_5_x0_loop_6>
                                        <PE_wrapper_7_5_x0_loop_7>
                                            <Name>PE_wrapper_7_5_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_5_x0_loop_7>
                                        <PE_wrapper_7_5_x0_loop_8>
                                            <Name>PE_wrapper_7_5_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_7_5_x0_loop_8>
                                    </PE_wrapper_7_5_x0_loop_5>
                                </PE_wrapper_7_5_x0_loop_4>
                            </PE_wrapper_7_5_x0_loop_3>
                        </PE_wrapper_7_5_x0_loop_2>
                    </PE_wrapper_7_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_7_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_7_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_7_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_7_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_7_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_7_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_7_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_5_x088_dout</name>
                    <Object>fifo_A_PE_7_5_x088</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_5_x088_empty_n</name>
                    <Object>fifo_A_PE_7_5_x088</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_5_x088_read</name>
                    <Object>fifo_A_PE_7_5_x088</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_6_x089_din</name>
                    <Object>fifo_A_PE_7_6_x089</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_6_x089_full_n</name>
                    <Object>fifo_A_PE_7_6_x089</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_6_x089_write</name>
                    <Object>fifo_A_PE_7_6_x089</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_5_x0144_dout</name>
                    <Object>fifo_B_PE_7_5_x0144</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_5_x0144_empty_n</name>
                    <Object>fifo_B_PE_7_5_x0144</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_5_x0144_read</name>
                    <Object>fifo_B_PE_7_5_x0144</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_5_x0145_din</name>
                    <Object>fifo_B_PE_8_5_x0145</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_5_x0145_full_n</name>
                    <Object>fifo_B_PE_8_5_x0145</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_5_x0145_write</name>
                    <Object>fifo_B_PE_8_5_x0145</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_5_x0211_din</name>
                    <Object>fifo_C_drain_PE_7_5_x0211</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_5_x0211_full_n</name>
                    <Object>fifo_C_drain_PE_7_5_x0211</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_5_x0211_write</name>
                    <Object>fifo_C_drain_PE_7_5_x0211</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_7_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_7_6_x0_loop_1>
                        <Name>PE_wrapper_7_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_7_6_x0_loop_2>
                            <Name>PE_wrapper_7_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_7_6_x0_loop_3>
                                <Name>PE_wrapper_7_6_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_7_6_x0_loop_4>
                                    <Name>PE_wrapper_7_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_7_6_x0_loop_5>
                                        <Name>PE_wrapper_7_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_7_6_x0_loop_6>
                                            <Name>PE_wrapper_7_6_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_6_x0_loop_6>
                                        <PE_wrapper_7_6_x0_loop_7>
                                            <Name>PE_wrapper_7_6_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_6_x0_loop_7>
                                        <PE_wrapper_7_6_x0_loop_8>
                                            <Name>PE_wrapper_7_6_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_7_6_x0_loop_8>
                                    </PE_wrapper_7_6_x0_loop_5>
                                </PE_wrapper_7_6_x0_loop_4>
                            </PE_wrapper_7_6_x0_loop_3>
                        </PE_wrapper_7_6_x0_loop_2>
                    </PE_wrapper_7_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_7_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_7_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_7_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_7_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_7_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_7_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_7_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_6_x089_dout</name>
                    <Object>fifo_A_PE_7_6_x089</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_6_x089_empty_n</name>
                    <Object>fifo_A_PE_7_6_x089</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_6_x089_read</name>
                    <Object>fifo_A_PE_7_6_x089</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_7_x090_din</name>
                    <Object>fifo_A_PE_7_7_x090</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_7_x090_full_n</name>
                    <Object>fifo_A_PE_7_7_x090</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_7_x090_write</name>
                    <Object>fifo_A_PE_7_7_x090</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_6_x0153_dout</name>
                    <Object>fifo_B_PE_7_6_x0153</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_6_x0153_empty_n</name>
                    <Object>fifo_B_PE_7_6_x0153</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_6_x0153_read</name>
                    <Object>fifo_B_PE_7_6_x0153</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_6_x0154_din</name>
                    <Object>fifo_B_PE_8_6_x0154</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_6_x0154_full_n</name>
                    <Object>fifo_B_PE_8_6_x0154</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_6_x0154_write</name>
                    <Object>fifo_B_PE_8_6_x0154</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_6_x0219_din</name>
                    <Object>fifo_C_drain_PE_7_6_x0219</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_6_x0219_full_n</name>
                    <Object>fifo_C_drain_PE_7_6_x0219</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_6_x0219_write</name>
                    <Object>fifo_C_drain_PE_7_6_x0219</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>PE_wrapper_7_7_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129122849</Best-caseLatency>
                    <Average-caseLatency>129122849</Average-caseLatency>
                    <Worst-caseLatency>129122849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129122849</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PE_wrapper_7_7_x0_loop_1>
                        <Name>PE_wrapper_7_7_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>129122848</Latency>
                        <AbsoluteTimeLatency>0.430 sec</AbsoluteTimeLatency>
                        <IterationLatency>8070178</IterationLatency>
                        <PipelineDepth>8070178</PipelineDepth>
                        <PE_wrapper_7_7_x0_loop_2>
                            <Name>PE_wrapper_7_7_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>8070176</Latency>
                            <AbsoluteTimeLatency>26.898 ms</AbsoluteTimeLatency>
                            <IterationLatency>504386</IterationLatency>
                            <PipelineDepth>504386</PipelineDepth>
                            <PE_wrapper_7_7_x0_loop_3>
                                <Name>PE_wrapper_7_7_x0_loop_3</Name>
                                <TripCount>32</TripCount>
                                <Latency>504384</Latency>
                                <AbsoluteTimeLatency>1.681 ms</AbsoluteTimeLatency>
                                <IterationLatency>15762</IterationLatency>
                                <PipelineDepth>15762</PipelineDepth>
                                <PE_wrapper_7_7_x0_loop_4>
                                    <Name>PE_wrapper_7_7_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>15760</Latency>
                                    <AbsoluteTimeLatency>52.528 us</AbsoluteTimeLatency>
                                    <IterationLatency>1970</IterationLatency>
                                    <PipelineDepth>1970</PipelineDepth>
                                    <PE_wrapper_7_7_x0_loop_5>
                                        <Name>PE_wrapper_7_7_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>1968</Latency>
                                        <AbsoluteTimeLatency>6.559 us</AbsoluteTimeLatency>
                                        <IterationLatency>246</IterationLatency>
                                        <PipelineDepth>246</PipelineDepth>
                                        <PE_wrapper_7_7_x0_loop_6>
                                            <Name>PE_wrapper_7_7_x0_loop_6</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_7_x0_loop_6>
                                        <PE_wrapper_7_7_x0_loop_7>
                                            <Name>PE_wrapper_7_7_x0_loop_7</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                        </PE_wrapper_7_7_x0_loop_7>
                                        <PE_wrapper_7_7_x0_loop_8>
                                            <Name>PE_wrapper_7_7_x0_loop_8</Name>
                                            <TripCount>32</TripCount>
                                            <Latency>160</Latency>
                                            <AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                        </PE_wrapper_7_7_x0_loop_8>
                                    </PE_wrapper_7_7_x0_loop_5>
                                </PE_wrapper_7_7_x0_loop_4>
                            </PE_wrapper_7_7_x0_loop_3>
                        </PE_wrapper_7_7_x0_loop_2>
                    </PE_wrapper_7_7_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2164</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>PE_wrapper_7_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>PE_wrapper_7_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>PE_wrapper_7_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>PE_wrapper_7_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>PE_wrapper_7_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>PE_wrapper_7_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>PE_wrapper_7_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_7_x090_dout</name>
                    <Object>fifo_A_PE_7_7_x090</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_7_x090_empty_n</name>
                    <Object>fifo_A_PE_7_7_x090</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_7_x090_read</name>
                    <Object>fifo_A_PE_7_7_x090</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_8_x091_din</name>
                    <Object>fifo_A_PE_7_8_x091</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_8_x091_full_n</name>
                    <Object>fifo_A_PE_7_8_x091</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_8_x091_write</name>
                    <Object>fifo_A_PE_7_8_x091</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_7_x0162_dout</name>
                    <Object>fifo_B_PE_7_7_x0162</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_7_x0162_empty_n</name>
                    <Object>fifo_B_PE_7_7_x0162</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_7_7_x0162_read</name>
                    <Object>fifo_B_PE_7_7_x0162</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_7_x0163_din</name>
                    <Object>fifo_B_PE_8_7_x0163</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_7_x0163_full_n</name>
                    <Object>fifo_B_PE_8_7_x0163</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_7_x0163_write</name>
                    <Object>fifo_B_PE_8_7_x0163</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_7_x0227_din</name>
                    <Object>fifo_C_drain_PE_7_7_x0227</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_7_x0227_full_n</name>
                    <Object>fifo_C_drain_PE_7_7_x0227</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_7_x0227_write</name>
                    <Object>fifo_C_drain_PE_7_7_x0227</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_PE_dummy_in_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_PE_dummy_in_0_x0_loop_1_A_PE_dummy_in_0_x0_loop_3_A_PE_dummy_in_0_x0_loop_4_A_PE_dummy_in_0_x0_loop_5>
                        <Name>A_PE_dummy_in_0_x0_loop_1_A_PE_dummy_in_0_x0_loop_3_A_PE_dummy_in_0_x0_loop_4_A_PE_dummy_in_0_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </A_PE_dummy_in_0_x0_loop_1_A_PE_dummy_in_0_x0_loop_3_A_PE_dummy_in_0_x0_loop_4_A_PE_dummy_in_0_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_PE_dummy_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_PE_dummy_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_PE_dummy_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_PE_dummy_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_PE_dummy_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_PE_dummy_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_PE_dummy_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_8_x028_dout</name>
                    <Object>fifo_A_PE_0_8_x028</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_8_x028_empty_n</name>
                    <Object>fifo_A_PE_0_8_x028</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_0_8_x028_read</name>
                    <Object>fifo_A_PE_0_8_x028</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_PE_dummy_in_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_PE_dummy_in_1_x0_loop_1_A_PE_dummy_in_1_x0_loop_3_A_PE_dummy_in_1_x0_loop_4_A_PE_dummy_in_1_x0_loop_5>
                        <Name>A_PE_dummy_in_1_x0_loop_1_A_PE_dummy_in_1_x0_loop_3_A_PE_dummy_in_1_x0_loop_4_A_PE_dummy_in_1_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </A_PE_dummy_in_1_x0_loop_1_A_PE_dummy_in_1_x0_loop_3_A_PE_dummy_in_1_x0_loop_4_A_PE_dummy_in_1_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_PE_dummy_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_PE_dummy_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_PE_dummy_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_PE_dummy_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_PE_dummy_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_PE_dummy_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_PE_dummy_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_8_x037_dout</name>
                    <Object>fifo_A_PE_1_8_x037</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_8_x037_empty_n</name>
                    <Object>fifo_A_PE_1_8_x037</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_1_8_x037_read</name>
                    <Object>fifo_A_PE_1_8_x037</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_PE_dummy_in_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_PE_dummy_in_2_x0_loop_1_A_PE_dummy_in_2_x0_loop_3_A_PE_dummy_in_2_x0_loop_4_A_PE_dummy_in_2_x0_loop_5>
                        <Name>A_PE_dummy_in_2_x0_loop_1_A_PE_dummy_in_2_x0_loop_3_A_PE_dummy_in_2_x0_loop_4_A_PE_dummy_in_2_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </A_PE_dummy_in_2_x0_loop_1_A_PE_dummy_in_2_x0_loop_3_A_PE_dummy_in_2_x0_loop_4_A_PE_dummy_in_2_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_PE_dummy_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_PE_dummy_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_PE_dummy_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_PE_dummy_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_PE_dummy_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_PE_dummy_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_PE_dummy_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_8_x046_dout</name>
                    <Object>fifo_A_PE_2_8_x046</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_8_x046_empty_n</name>
                    <Object>fifo_A_PE_2_8_x046</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_2_8_x046_read</name>
                    <Object>fifo_A_PE_2_8_x046</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_PE_dummy_in_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_PE_dummy_in_3_x0_loop_1_A_PE_dummy_in_3_x0_loop_3_A_PE_dummy_in_3_x0_loop_4_A_PE_dummy_in_3_x0_loop_5>
                        <Name>A_PE_dummy_in_3_x0_loop_1_A_PE_dummy_in_3_x0_loop_3_A_PE_dummy_in_3_x0_loop_4_A_PE_dummy_in_3_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </A_PE_dummy_in_3_x0_loop_1_A_PE_dummy_in_3_x0_loop_3_A_PE_dummy_in_3_x0_loop_4_A_PE_dummy_in_3_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_PE_dummy_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_PE_dummy_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_PE_dummy_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_PE_dummy_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_PE_dummy_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_PE_dummy_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_PE_dummy_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_8_x055_dout</name>
                    <Object>fifo_A_PE_3_8_x055</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_8_x055_empty_n</name>
                    <Object>fifo_A_PE_3_8_x055</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_3_8_x055_read</name>
                    <Object>fifo_A_PE_3_8_x055</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_PE_dummy_in_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_PE_dummy_in_4_x0_loop_1_A_PE_dummy_in_4_x0_loop_3_A_PE_dummy_in_4_x0_loop_4_A_PE_dummy_in_4_x0_loop_5>
                        <Name>A_PE_dummy_in_4_x0_loop_1_A_PE_dummy_in_4_x0_loop_3_A_PE_dummy_in_4_x0_loop_4_A_PE_dummy_in_4_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </A_PE_dummy_in_4_x0_loop_1_A_PE_dummy_in_4_x0_loop_3_A_PE_dummy_in_4_x0_loop_4_A_PE_dummy_in_4_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_PE_dummy_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_PE_dummy_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_PE_dummy_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_PE_dummy_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_PE_dummy_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_PE_dummy_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_PE_dummy_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_8_x064_dout</name>
                    <Object>fifo_A_PE_4_8_x064</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_8_x064_empty_n</name>
                    <Object>fifo_A_PE_4_8_x064</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_4_8_x064_read</name>
                    <Object>fifo_A_PE_4_8_x064</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_PE_dummy_in_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_PE_dummy_in_5_x0_loop_1_A_PE_dummy_in_5_x0_loop_3_A_PE_dummy_in_5_x0_loop_4_A_PE_dummy_in_5_x0_loop_5>
                        <Name>A_PE_dummy_in_5_x0_loop_1_A_PE_dummy_in_5_x0_loop_3_A_PE_dummy_in_5_x0_loop_4_A_PE_dummy_in_5_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </A_PE_dummy_in_5_x0_loop_1_A_PE_dummy_in_5_x0_loop_3_A_PE_dummy_in_5_x0_loop_4_A_PE_dummy_in_5_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_PE_dummy_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_PE_dummy_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_PE_dummy_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_PE_dummy_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_PE_dummy_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_PE_dummy_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_PE_dummy_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_8_x073_dout</name>
                    <Object>fifo_A_PE_5_8_x073</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_8_x073_empty_n</name>
                    <Object>fifo_A_PE_5_8_x073</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_5_8_x073_read</name>
                    <Object>fifo_A_PE_5_8_x073</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_PE_dummy_in_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_PE_dummy_in_6_x0_loop_1_A_PE_dummy_in_6_x0_loop_3_A_PE_dummy_in_6_x0_loop_4_A_PE_dummy_in_6_x0_loop_5>
                        <Name>A_PE_dummy_in_6_x0_loop_1_A_PE_dummy_in_6_x0_loop_3_A_PE_dummy_in_6_x0_loop_4_A_PE_dummy_in_6_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </A_PE_dummy_in_6_x0_loop_1_A_PE_dummy_in_6_x0_loop_3_A_PE_dummy_in_6_x0_loop_4_A_PE_dummy_in_6_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_PE_dummy_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_PE_dummy_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_PE_dummy_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_PE_dummy_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_PE_dummy_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_PE_dummy_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_PE_dummy_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_8_x082_dout</name>
                    <Object>fifo_A_PE_6_8_x082</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_8_x082_empty_n</name>
                    <Object>fifo_A_PE_6_8_x082</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_6_8_x082_read</name>
                    <Object>fifo_A_PE_6_8_x082</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>A_PE_dummy_in_7_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <A_PE_dummy_in_7_x0_loop_1_A_PE_dummy_in_7_x0_loop_3_A_PE_dummy_in_7_x0_loop_4_A_PE_dummy_in_7_x0_loop_5>
                        <Name>A_PE_dummy_in_7_x0_loop_1_A_PE_dummy_in_7_x0_loop_3_A_PE_dummy_in_7_x0_loop_4_A_PE_dummy_in_7_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </A_PE_dummy_in_7_x0_loop_1_A_PE_dummy_in_7_x0_loop_3_A_PE_dummy_in_7_x0_loop_4_A_PE_dummy_in_7_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>A_PE_dummy_in_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>A_PE_dummy_in_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>A_PE_dummy_in_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>A_PE_dummy_in_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>A_PE_dummy_in_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>A_PE_dummy_in_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>A_PE_dummy_in_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_8_x091_dout</name>
                    <Object>fifo_A_PE_7_8_x091</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_8_x091_empty_n</name>
                    <Object>fifo_A_PE_7_8_x091</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_A_PE_7_8_x091_read</name>
                    <Object>fifo_A_PE_7_8_x091</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_PE_dummy_in_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_PE_dummy_in_0_x0_loop_1_B_PE_dummy_in_0_x0_loop_3_B_PE_dummy_in_0_x0_loop_4_B_PE_dummy_in_0_x0_loop_5>
                        <Name>B_PE_dummy_in_0_x0_loop_1_B_PE_dummy_in_0_x0_loop_3_B_PE_dummy_in_0_x0_loop_4_B_PE_dummy_in_0_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_PE_dummy_in_0_x0_loop_1_B_PE_dummy_in_0_x0_loop_3_B_PE_dummy_in_0_x0_loop_4_B_PE_dummy_in_0_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_PE_dummy_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_PE_dummy_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_PE_dummy_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_PE_dummy_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_PE_dummy_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_PE_dummy_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_PE_dummy_in_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_0_x0100_dout</name>
                    <Object>fifo_B_PE_8_0_x0100</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_0_x0100_empty_n</name>
                    <Object>fifo_B_PE_8_0_x0100</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_0_x0100_read</name>
                    <Object>fifo_B_PE_8_0_x0100</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_PE_dummy_in_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_PE_dummy_in_1_x0_loop_1_B_PE_dummy_in_1_x0_loop_3_B_PE_dummy_in_1_x0_loop_4_B_PE_dummy_in_1_x0_loop_5>
                        <Name>B_PE_dummy_in_1_x0_loop_1_B_PE_dummy_in_1_x0_loop_3_B_PE_dummy_in_1_x0_loop_4_B_PE_dummy_in_1_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_PE_dummy_in_1_x0_loop_1_B_PE_dummy_in_1_x0_loop_3_B_PE_dummy_in_1_x0_loop_4_B_PE_dummy_in_1_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_PE_dummy_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_PE_dummy_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_PE_dummy_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_PE_dummy_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_PE_dummy_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_PE_dummy_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_PE_dummy_in_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_1_x0109_dout</name>
                    <Object>fifo_B_PE_8_1_x0109</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_1_x0109_empty_n</name>
                    <Object>fifo_B_PE_8_1_x0109</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_1_x0109_read</name>
                    <Object>fifo_B_PE_8_1_x0109</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_PE_dummy_in_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_PE_dummy_in_2_x0_loop_1_B_PE_dummy_in_2_x0_loop_3_B_PE_dummy_in_2_x0_loop_4_B_PE_dummy_in_2_x0_loop_5>
                        <Name>B_PE_dummy_in_2_x0_loop_1_B_PE_dummy_in_2_x0_loop_3_B_PE_dummy_in_2_x0_loop_4_B_PE_dummy_in_2_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_PE_dummy_in_2_x0_loop_1_B_PE_dummy_in_2_x0_loop_3_B_PE_dummy_in_2_x0_loop_4_B_PE_dummy_in_2_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_PE_dummy_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_PE_dummy_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_PE_dummy_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_PE_dummy_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_PE_dummy_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_PE_dummy_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_PE_dummy_in_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_2_x0118_dout</name>
                    <Object>fifo_B_PE_8_2_x0118</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_2_x0118_empty_n</name>
                    <Object>fifo_B_PE_8_2_x0118</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_2_x0118_read</name>
                    <Object>fifo_B_PE_8_2_x0118</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_PE_dummy_in_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_PE_dummy_in_3_x0_loop_1_B_PE_dummy_in_3_x0_loop_3_B_PE_dummy_in_3_x0_loop_4_B_PE_dummy_in_3_x0_loop_5>
                        <Name>B_PE_dummy_in_3_x0_loop_1_B_PE_dummy_in_3_x0_loop_3_B_PE_dummy_in_3_x0_loop_4_B_PE_dummy_in_3_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_PE_dummy_in_3_x0_loop_1_B_PE_dummy_in_3_x0_loop_3_B_PE_dummy_in_3_x0_loop_4_B_PE_dummy_in_3_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_PE_dummy_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_PE_dummy_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_PE_dummy_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_PE_dummy_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_PE_dummy_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_PE_dummy_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_PE_dummy_in_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_3_x0127_dout</name>
                    <Object>fifo_B_PE_8_3_x0127</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_3_x0127_empty_n</name>
                    <Object>fifo_B_PE_8_3_x0127</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_3_x0127_read</name>
                    <Object>fifo_B_PE_8_3_x0127</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_PE_dummy_in_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_PE_dummy_in_4_x0_loop_1_B_PE_dummy_in_4_x0_loop_3_B_PE_dummy_in_4_x0_loop_4_B_PE_dummy_in_4_x0_loop_5>
                        <Name>B_PE_dummy_in_4_x0_loop_1_B_PE_dummy_in_4_x0_loop_3_B_PE_dummy_in_4_x0_loop_4_B_PE_dummy_in_4_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_PE_dummy_in_4_x0_loop_1_B_PE_dummy_in_4_x0_loop_3_B_PE_dummy_in_4_x0_loop_4_B_PE_dummy_in_4_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_PE_dummy_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_PE_dummy_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_PE_dummy_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_PE_dummy_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_PE_dummy_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_PE_dummy_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_PE_dummy_in_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_4_x0136_dout</name>
                    <Object>fifo_B_PE_8_4_x0136</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_4_x0136_empty_n</name>
                    <Object>fifo_B_PE_8_4_x0136</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_4_x0136_read</name>
                    <Object>fifo_B_PE_8_4_x0136</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_PE_dummy_in_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_PE_dummy_in_5_x0_loop_1_B_PE_dummy_in_5_x0_loop_3_B_PE_dummy_in_5_x0_loop_4_B_PE_dummy_in_5_x0_loop_5>
                        <Name>B_PE_dummy_in_5_x0_loop_1_B_PE_dummy_in_5_x0_loop_3_B_PE_dummy_in_5_x0_loop_4_B_PE_dummy_in_5_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_PE_dummy_in_5_x0_loop_1_B_PE_dummy_in_5_x0_loop_3_B_PE_dummy_in_5_x0_loop_4_B_PE_dummy_in_5_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_PE_dummy_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_PE_dummy_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_PE_dummy_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_PE_dummy_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_PE_dummy_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_PE_dummy_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_PE_dummy_in_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_5_x0145_dout</name>
                    <Object>fifo_B_PE_8_5_x0145</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_5_x0145_empty_n</name>
                    <Object>fifo_B_PE_8_5_x0145</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_5_x0145_read</name>
                    <Object>fifo_B_PE_8_5_x0145</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_PE_dummy_in_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_PE_dummy_in_6_x0_loop_1_B_PE_dummy_in_6_x0_loop_3_B_PE_dummy_in_6_x0_loop_4_B_PE_dummy_in_6_x0_loop_5>
                        <Name>B_PE_dummy_in_6_x0_loop_1_B_PE_dummy_in_6_x0_loop_3_B_PE_dummy_in_6_x0_loop_4_B_PE_dummy_in_6_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_PE_dummy_in_6_x0_loop_1_B_PE_dummy_in_6_x0_loop_3_B_PE_dummy_in_6_x0_loop_4_B_PE_dummy_in_6_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_PE_dummy_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_PE_dummy_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_PE_dummy_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_PE_dummy_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_PE_dummy_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_PE_dummy_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_PE_dummy_in_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_6_x0154_dout</name>
                    <Object>fifo_B_PE_8_6_x0154</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_6_x0154_empty_n</name>
                    <Object>fifo_B_PE_8_6_x0154</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_6_x0154_read</name>
                    <Object>fifo_B_PE_8_6_x0154</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>B_PE_dummy_in_7_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524290</Best-caseLatency>
                    <Average-caseLatency>524290</Average-caseLatency>
                    <Worst-caseLatency>524290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.747 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.747 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.747 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524290</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <B_PE_dummy_in_7_x0_loop_1_B_PE_dummy_in_7_x0_loop_3_B_PE_dummy_in_7_x0_loop_4_B_PE_dummy_in_7_x0_loop_5>
                        <Name>B_PE_dummy_in_7_x0_loop_1_B_PE_dummy_in_7_x0_loop_3_B_PE_dummy_in_7_x0_loop_4_B_PE_dummy_in_7_x0_loop_5</Name>
                        <TripCount>524288</TripCount>
                        <Latency>524288</Latency>
                        <AbsoluteTimeLatency>1.747 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </B_PE_dummy_in_7_x0_loop_1_B_PE_dummy_in_7_x0_loop_3_B_PE_dummy_in_7_x0_loop_4_B_PE_dummy_in_7_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>B_PE_dummy_in_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>B_PE_dummy_in_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>B_PE_dummy_in_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>B_PE_dummy_in_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>B_PE_dummy_in_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>B_PE_dummy_in_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>B_PE_dummy_in_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_7_x0163_dout</name>
                    <Object>fifo_B_PE_8_7_x0163</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_7_x0163_empty_n</name>
                    <Object>fifo_B_PE_8_7_x0163</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_B_PE_8_7_x0163_read</name>
                    <Object>fifo_B_PE_8_7_x0163</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_wrapper_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.615 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.615 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.615 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16386</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_2>
                        <Name>C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_2</Name>
                        <TripCount>256</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>54.608 us</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                    </C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>984</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_0_x0171_dout</name>
                    <Object>fifo_C_drain_PE_7_0_x0171</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_0_x0171_empty_n</name>
                    <Object>fifo_C_drain_PE_7_0_x0171</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_0_x0171_read</name>
                    <Object>fifo_C_drain_PE_7_0_x0171</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_0_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>276257</Best-caseLatency>
                    <Average-caseLatency>276257</Average-caseLatency>
                    <Worst-caseLatency>276257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>276257</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_0_6_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>276256</Latency>
                        <AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
                        <IterationLatency>17266</IterationLatency>
                        <PipelineDepth>17266</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_0_6_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17264</Latency>
                            <AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
                            <IterationLatency>1079</IterationLatency>
                            <PipelineDepth>1079</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_0_6_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_0_6_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_0_6_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_0_6_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_0_6_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_0_6_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_0_6_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_6</Name>
                                <TripCount>2</TripCount>
                                <Latency>36</Latency>
                                <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_0_6_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_0_6_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_0_6_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_0_6_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_0_6_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_0_6_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_0_6_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_0_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0235</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_0_x0170_dout</name>
                    <Object>fifo_C_drain_PE_6_0_x0170</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_0_x0170_empty_n</name>
                    <Object>fifo_C_drain_PE_6_0_x0170</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_0_x0170_read</name>
                    <Object>fifo_C_drain_PE_6_0_x0170</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_0_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>280865</Best-caseLatency>
                    <Average-caseLatency>280865</Average-caseLatency>
                    <Worst-caseLatency>280865</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>280865</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_0_5_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>280864</Latency>
                        <AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
                        <IterationLatency>17554</IterationLatency>
                        <PipelineDepth>17554</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_0_5_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17552</Latency>
                            <AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
                            <IterationLatency>1097</IterationLatency>
                            <PipelineDepth>1097</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_0_5_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_0_5_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_0_5_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_0_5_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_0_5_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_0_5_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_0_5_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_6</Name>
                                <TripCount>3</TripCount>
                                <Latency>54</Latency>
                                <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_0_5_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_0_5_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_0_5_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_0_5_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_0_5_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_0_5_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_0_5_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_0_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0234</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_0_x0169_dout</name>
                    <Object>fifo_C_drain_PE_5_0_x0169</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_0_x0169_empty_n</name>
                    <Object>fifo_C_drain_PE_5_0_x0169</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_0_x0169_read</name>
                    <Object>fifo_C_drain_PE_5_0_x0169</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_0_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>285473</Best-caseLatency>
                    <Average-caseLatency>285473</Average-caseLatency>
                    <Worst-caseLatency>285473</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>285473</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_0_4_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>285472</Latency>
                        <AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
                        <IterationLatency>17842</IterationLatency>
                        <PipelineDepth>17842</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_0_4_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17840</Latency>
                            <AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
                            <IterationLatency>1115</IterationLatency>
                            <PipelineDepth>1115</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_0_4_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_0_4_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_0_4_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_0_4_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_0_4_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_0_4_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_0_4_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_6</Name>
                                <TripCount>4</TripCount>
                                <Latency>72</Latency>
                                <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_0_4_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_0_4_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_0_4_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_0_4_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_0_4_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_0_4_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_0_4_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_0_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0233</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_0_x0168_dout</name>
                    <Object>fifo_C_drain_PE_4_0_x0168</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_0_x0168_empty_n</name>
                    <Object>fifo_C_drain_PE_4_0_x0168</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_0_x0168_read</name>
                    <Object>fifo_C_drain_PE_4_0_x0168</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_0_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>290081</Best-caseLatency>
                    <Average-caseLatency>290081</Average-caseLatency>
                    <Worst-caseLatency>290081</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>290081</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_0_3_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>290080</Latency>
                        <AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
                        <IterationLatency>18130</IterationLatency>
                        <PipelineDepth>18130</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_0_3_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18128</Latency>
                            <AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
                            <IterationLatency>1133</IterationLatency>
                            <PipelineDepth>1133</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_0_3_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_0_3_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_0_3_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_0_3_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_0_3_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_0_3_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_0_3_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_6</Name>
                                <TripCount>5</TripCount>
                                <Latency>90</Latency>
                                <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_0_3_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_0_3_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_0_3_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_0_3_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_0_3_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_0_3_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_0_3_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_0_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0232</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_0_x0167_dout</name>
                    <Object>fifo_C_drain_PE_3_0_x0167</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_0_x0167_empty_n</name>
                    <Object>fifo_C_drain_PE_3_0_x0167</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_0_x0167_read</name>
                    <Object>fifo_C_drain_PE_3_0_x0167</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_0_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>294689</Best-caseLatency>
                    <Average-caseLatency>294689</Average-caseLatency>
                    <Worst-caseLatency>294689</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>294689</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_0_2_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>294688</Latency>
                        <AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
                        <IterationLatency>18418</IterationLatency>
                        <PipelineDepth>18418</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_0_2_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18416</Latency>
                            <AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
                            <IterationLatency>1151</IterationLatency>
                            <PipelineDepth>1151</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_0_2_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_0_2_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_0_2_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_0_2_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_0_2_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_0_2_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_0_2_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_6</Name>
                                <TripCount>6</TripCount>
                                <Latency>108</Latency>
                                <AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_0_2_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_0_2_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_0_2_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_0_2_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_0_2_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_0_2_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_0_2_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_0_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0231</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_0_x0166_dout</name>
                    <Object>fifo_C_drain_PE_2_0_x0166</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_0_x0166_empty_n</name>
                    <Object>fifo_C_drain_PE_2_0_x0166</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_0_x0166_read</name>
                    <Object>fifo_C_drain_PE_2_0_x0166</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_0_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>299297</Best-caseLatency>
                    <Average-caseLatency>299297</Average-caseLatency>
                    <Worst-caseLatency>299297</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>299297</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_0_1_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>299296</Latency>
                        <AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
                        <IterationLatency>18706</IterationLatency>
                        <PipelineDepth>18706</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_0_1_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18704</Latency>
                            <AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
                            <IterationLatency>1169</IterationLatency>
                            <PipelineDepth>1169</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_0_1_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_0_1_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_0_1_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_0_1_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_0_1_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_0_1_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_0_1_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_6</Name>
                                <TripCount>7</TripCount>
                                <Latency>126</Latency>
                                <AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_0_1_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_0_1_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_0_1_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_0_1_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_0_1_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_0_1_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_0_1_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_0_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_0_x0165_dout</name>
                    <Object>fifo_C_drain_PE_1_0_x0165</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_0_x0165_empty_n</name>
                    <Object>fifo_C_drain_PE_1_0_x0165</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_0_x0165_read</name>
                    <Object>fifo_C_drain_PE_1_0_x0165</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_0_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>303905</Best-caseLatency>
                    <Average-caseLatency>303905</Average-caseLatency>
                    <Worst-caseLatency>303905</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>303905</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_0_0_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>303904</Latency>
                        <AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
                        <IterationLatency>18994</IterationLatency>
                        <PipelineDepth>18994</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_0_0_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18992</Latency>
                            <AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
                            <IterationLatency>1187</IterationLatency>
                            <PipelineDepth>1187</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_0_0_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_0_0_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_0_0_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_0_0_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_0_0_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_0_0_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_0_0_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_6</Name>
                                <TripCount>8</TripCount>
                                <Latency>144</Latency>
                                <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_0_0_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_0_0_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_0_0_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_0_0_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_0_0_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_0_0_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_0_0_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_0_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>472</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_0_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_0_x0164_dout</name>
                    <Object>fifo_C_drain_PE_0_0_x0164</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_0_x0164_empty_n</name>
                    <Object>fifo_C_drain_PE_0_0_x0164</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_0_x0164_read</name>
                    <Object>fifo_C_drain_PE_0_0_x0164</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_wrapper_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.615 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.615 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.615 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16386</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2>
                        <Name>C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2</Name>
                        <TripCount>256</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>54.608 us</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                    </C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>984</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_1_x0179_dout</name>
                    <Object>fifo_C_drain_PE_7_1_x0179</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_1_x0179_empty_n</name>
                    <Object>fifo_C_drain_PE_7_1_x0179</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_1_x0179_read</name>
                    <Object>fifo_C_drain_PE_7_1_x0179</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_1_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>276257</Best-caseLatency>
                    <Average-caseLatency>276257</Average-caseLatency>
                    <Worst-caseLatency>276257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>276257</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_1_6_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>276256</Latency>
                        <AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
                        <IterationLatency>17266</IterationLatency>
                        <PipelineDepth>17266</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_1_6_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17264</Latency>
                            <AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
                            <IterationLatency>1079</IterationLatency>
                            <PipelineDepth>1079</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_1_6_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_1_6_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_1_6_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_1_6_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_1_6_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_1_6_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_1_6_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_6</Name>
                                <TripCount>2</TripCount>
                                <Latency>36</Latency>
                                <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_1_6_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_1_6_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_1_6_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_1_6_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_1_6_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_1_6_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_1_6_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_1_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0243</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_1_x0178_dout</name>
                    <Object>fifo_C_drain_PE_6_1_x0178</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_1_x0178_empty_n</name>
                    <Object>fifo_C_drain_PE_6_1_x0178</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_1_x0178_read</name>
                    <Object>fifo_C_drain_PE_6_1_x0178</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_1_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>280865</Best-caseLatency>
                    <Average-caseLatency>280865</Average-caseLatency>
                    <Worst-caseLatency>280865</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>280865</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_1_5_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>280864</Latency>
                        <AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
                        <IterationLatency>17554</IterationLatency>
                        <PipelineDepth>17554</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_1_5_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17552</Latency>
                            <AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
                            <IterationLatency>1097</IterationLatency>
                            <PipelineDepth>1097</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_1_5_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_1_5_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_1_5_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_1_5_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_1_5_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_1_5_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_1_5_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_6</Name>
                                <TripCount>3</TripCount>
                                <Latency>54</Latency>
                                <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_1_5_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_1_5_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_1_5_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_1_5_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_1_5_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_1_5_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_1_5_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_1_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0242</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_1_x0177_dout</name>
                    <Object>fifo_C_drain_PE_5_1_x0177</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_1_x0177_empty_n</name>
                    <Object>fifo_C_drain_PE_5_1_x0177</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_1_x0177_read</name>
                    <Object>fifo_C_drain_PE_5_1_x0177</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_1_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>285473</Best-caseLatency>
                    <Average-caseLatency>285473</Average-caseLatency>
                    <Worst-caseLatency>285473</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>285473</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_1_4_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>285472</Latency>
                        <AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
                        <IterationLatency>17842</IterationLatency>
                        <PipelineDepth>17842</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_1_4_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17840</Latency>
                            <AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
                            <IterationLatency>1115</IterationLatency>
                            <PipelineDepth>1115</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_1_4_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_1_4_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_1_4_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_1_4_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_1_4_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_1_4_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_1_4_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_6</Name>
                                <TripCount>4</TripCount>
                                <Latency>72</Latency>
                                <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_1_4_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_1_4_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_1_4_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_1_4_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_1_4_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_1_4_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_1_4_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_1_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0241</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_1_x0176_dout</name>
                    <Object>fifo_C_drain_PE_4_1_x0176</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_1_x0176_empty_n</name>
                    <Object>fifo_C_drain_PE_4_1_x0176</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_1_x0176_read</name>
                    <Object>fifo_C_drain_PE_4_1_x0176</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_1_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>290081</Best-caseLatency>
                    <Average-caseLatency>290081</Average-caseLatency>
                    <Worst-caseLatency>290081</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>290081</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_1_3_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>290080</Latency>
                        <AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
                        <IterationLatency>18130</IterationLatency>
                        <PipelineDepth>18130</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_1_3_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18128</Latency>
                            <AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
                            <IterationLatency>1133</IterationLatency>
                            <PipelineDepth>1133</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_1_3_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_1_3_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_1_3_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_1_3_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_1_3_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_1_3_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_1_3_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_6</Name>
                                <TripCount>5</TripCount>
                                <Latency>90</Latency>
                                <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_1_3_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_1_3_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_1_3_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_1_3_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_1_3_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_1_3_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_1_3_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_1_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0240</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_1_x0175_dout</name>
                    <Object>fifo_C_drain_PE_3_1_x0175</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_1_x0175_empty_n</name>
                    <Object>fifo_C_drain_PE_3_1_x0175</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_1_x0175_read</name>
                    <Object>fifo_C_drain_PE_3_1_x0175</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_1_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>294689</Best-caseLatency>
                    <Average-caseLatency>294689</Average-caseLatency>
                    <Worst-caseLatency>294689</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>294689</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_1_2_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>294688</Latency>
                        <AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
                        <IterationLatency>18418</IterationLatency>
                        <PipelineDepth>18418</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_1_2_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18416</Latency>
                            <AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
                            <IterationLatency>1151</IterationLatency>
                            <PipelineDepth>1151</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_1_2_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_1_2_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_1_2_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_1_2_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_1_2_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_1_2_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_1_2_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_6</Name>
                                <TripCount>6</TripCount>
                                <Latency>108</Latency>
                                <AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_1_2_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_1_2_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_1_2_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_1_2_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_1_2_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_1_2_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_1_2_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_1_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0239</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_1_x0174_dout</name>
                    <Object>fifo_C_drain_PE_2_1_x0174</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_1_x0174_empty_n</name>
                    <Object>fifo_C_drain_PE_2_1_x0174</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_1_x0174_read</name>
                    <Object>fifo_C_drain_PE_2_1_x0174</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_1_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>299297</Best-caseLatency>
                    <Average-caseLatency>299297</Average-caseLatency>
                    <Worst-caseLatency>299297</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>299297</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_1_1_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>299296</Latency>
                        <AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
                        <IterationLatency>18706</IterationLatency>
                        <PipelineDepth>18706</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_1_1_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18704</Latency>
                            <AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
                            <IterationLatency>1169</IterationLatency>
                            <PipelineDepth>1169</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_1_1_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_1_1_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_1_1_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_1_1_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_1_1_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_1_1_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_1_1_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_6</Name>
                                <TripCount>7</TripCount>
                                <Latency>126</Latency>
                                <AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_1_1_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_1_1_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_1_1_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_1_1_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_1_1_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_1_1_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_1_1_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_1_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0238</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_1_x0173_dout</name>
                    <Object>fifo_C_drain_PE_1_1_x0173</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_1_x0173_empty_n</name>
                    <Object>fifo_C_drain_PE_1_1_x0173</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_1_x0173_read</name>
                    <Object>fifo_C_drain_PE_1_1_x0173</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_1_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>303905</Best-caseLatency>
                    <Average-caseLatency>303905</Average-caseLatency>
                    <Worst-caseLatency>303905</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>303905</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_1_0_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>303904</Latency>
                        <AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
                        <IterationLatency>18994</IterationLatency>
                        <PipelineDepth>18994</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_1_0_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18992</Latency>
                            <AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
                            <IterationLatency>1187</IterationLatency>
                            <PipelineDepth>1187</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_1_0_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_1_0_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_1_0_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_1_0_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_1_0_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_1_0_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_1_0_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_6</Name>
                                <TripCount>8</TripCount>
                                <Latency>144</Latency>
                                <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_1_0_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_1_0_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_1_0_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_1_0_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_1_0_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_1_0_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_1_0_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_1_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>472</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_1_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0237</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_1_x0172_dout</name>
                    <Object>fifo_C_drain_PE_0_1_x0172</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_1_x0172_empty_n</name>
                    <Object>fifo_C_drain_PE_0_1_x0172</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_1_x0172_read</name>
                    <Object>fifo_C_drain_PE_0_1_x0172</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_wrapper_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.615 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.615 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.615 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16386</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_2>
                        <Name>C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_2</Name>
                        <TripCount>256</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>54.608 us</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                    </C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_2_x0_loop_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>984</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_2_x0187_dout</name>
                    <Object>fifo_C_drain_PE_7_2_x0187</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_2_x0187_empty_n</name>
                    <Object>fifo_C_drain_PE_7_2_x0187</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_2_x0187_read</name>
                    <Object>fifo_C_drain_PE_7_2_x0187</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_2_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>276257</Best-caseLatency>
                    <Average-caseLatency>276257</Average-caseLatency>
                    <Worst-caseLatency>276257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>276257</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_2_6_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>276256</Latency>
                        <AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
                        <IterationLatency>17266</IterationLatency>
                        <PipelineDepth>17266</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_2_6_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17264</Latency>
                            <AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
                            <IterationLatency>1079</IterationLatency>
                            <PipelineDepth>1079</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_2_6_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_2_6_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_2_6_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_2_6_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_2_6_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_2_6_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_2_6_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_6</Name>
                                <TripCount>2</TripCount>
                                <Latency>36</Latency>
                                <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_2_6_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_2_6_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_2_6_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_2_6_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_2_6_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_2_6_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_2_6_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_2_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_7_x0251</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_2_x0186_dout</name>
                    <Object>fifo_C_drain_PE_6_2_x0186</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_2_x0186_empty_n</name>
                    <Object>fifo_C_drain_PE_6_2_x0186</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_2_x0186_read</name>
                    <Object>fifo_C_drain_PE_6_2_x0186</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_2_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>280865</Best-caseLatency>
                    <Average-caseLatency>280865</Average-caseLatency>
                    <Worst-caseLatency>280865</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>280865</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_2_5_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>280864</Latency>
                        <AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
                        <IterationLatency>17554</IterationLatency>
                        <PipelineDepth>17554</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_2_5_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17552</Latency>
                            <AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
                            <IterationLatency>1097</IterationLatency>
                            <PipelineDepth>1097</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_2_5_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_2_5_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_2_5_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_2_5_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_2_5_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_2_5_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_2_5_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_6</Name>
                                <TripCount>3</TripCount>
                                <Latency>54</Latency>
                                <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_2_5_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_2_5_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_2_5_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_2_5_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_2_5_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_2_5_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_2_5_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_2_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_6_x0250</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_2_x0185_dout</name>
                    <Object>fifo_C_drain_PE_5_2_x0185</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_2_x0185_empty_n</name>
                    <Object>fifo_C_drain_PE_5_2_x0185</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_2_x0185_read</name>
                    <Object>fifo_C_drain_PE_5_2_x0185</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_2_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>285473</Best-caseLatency>
                    <Average-caseLatency>285473</Average-caseLatency>
                    <Worst-caseLatency>285473</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>285473</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_2_4_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>285472</Latency>
                        <AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
                        <IterationLatency>17842</IterationLatency>
                        <PipelineDepth>17842</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_2_4_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17840</Latency>
                            <AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
                            <IterationLatency>1115</IterationLatency>
                            <PipelineDepth>1115</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_2_4_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_2_4_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_2_4_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_2_4_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_2_4_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_2_4_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_2_4_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_6</Name>
                                <TripCount>4</TripCount>
                                <Latency>72</Latency>
                                <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_2_4_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_2_4_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_2_4_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_2_4_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_2_4_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_2_4_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_2_4_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_2_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_5_x0249</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_2_x0184_dout</name>
                    <Object>fifo_C_drain_PE_4_2_x0184</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_2_x0184_empty_n</name>
                    <Object>fifo_C_drain_PE_4_2_x0184</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_2_x0184_read</name>
                    <Object>fifo_C_drain_PE_4_2_x0184</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_2_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>290081</Best-caseLatency>
                    <Average-caseLatency>290081</Average-caseLatency>
                    <Worst-caseLatency>290081</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>290081</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_2_3_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>290080</Latency>
                        <AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
                        <IterationLatency>18130</IterationLatency>
                        <PipelineDepth>18130</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_2_3_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18128</Latency>
                            <AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
                            <IterationLatency>1133</IterationLatency>
                            <PipelineDepth>1133</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_2_3_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_2_3_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_2_3_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_2_3_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_2_3_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_2_3_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_2_3_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_6</Name>
                                <TripCount>5</TripCount>
                                <Latency>90</Latency>
                                <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_2_3_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_2_3_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_2_3_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_2_3_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_2_3_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_2_3_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_2_3_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_2_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_4_x0248</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_2_x0183_dout</name>
                    <Object>fifo_C_drain_PE_3_2_x0183</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_2_x0183_empty_n</name>
                    <Object>fifo_C_drain_PE_3_2_x0183</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_2_x0183_read</name>
                    <Object>fifo_C_drain_PE_3_2_x0183</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_2_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>294689</Best-caseLatency>
                    <Average-caseLatency>294689</Average-caseLatency>
                    <Worst-caseLatency>294689</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>294689</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_2_2_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>294688</Latency>
                        <AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
                        <IterationLatency>18418</IterationLatency>
                        <PipelineDepth>18418</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_2_2_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18416</Latency>
                            <AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
                            <IterationLatency>1151</IterationLatency>
                            <PipelineDepth>1151</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_2_2_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_2_2_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_2_2_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_2_2_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_2_2_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_2_2_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_2_2_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_6</Name>
                                <TripCount>6</TripCount>
                                <Latency>108</Latency>
                                <AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_2_2_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_2_2_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_2_2_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_2_2_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_2_2_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_2_2_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_2_2_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_2_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_3_x0247</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_2_x0182_dout</name>
                    <Object>fifo_C_drain_PE_2_2_x0182</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_2_x0182_empty_n</name>
                    <Object>fifo_C_drain_PE_2_2_x0182</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_2_x0182_read</name>
                    <Object>fifo_C_drain_PE_2_2_x0182</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_2_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>299297</Best-caseLatency>
                    <Average-caseLatency>299297</Average-caseLatency>
                    <Worst-caseLatency>299297</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>299297</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_2_1_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>299296</Latency>
                        <AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
                        <IterationLatency>18706</IterationLatency>
                        <PipelineDepth>18706</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_2_1_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18704</Latency>
                            <AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
                            <IterationLatency>1169</IterationLatency>
                            <PipelineDepth>1169</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_2_1_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_2_1_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_2_1_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_2_1_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_2_1_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_2_1_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_2_1_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_6</Name>
                                <TripCount>7</TripCount>
                                <Latency>126</Latency>
                                <AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_2_1_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_2_1_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_2_1_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_2_1_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_2_1_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_2_1_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_2_1_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_2_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_2_x0246</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_2_x0181_dout</name>
                    <Object>fifo_C_drain_PE_1_2_x0181</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_2_x0181_empty_n</name>
                    <Object>fifo_C_drain_PE_1_2_x0181</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_2_x0181_read</name>
                    <Object>fifo_C_drain_PE_1_2_x0181</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_2_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>303905</Best-caseLatency>
                    <Average-caseLatency>303905</Average-caseLatency>
                    <Worst-caseLatency>303905</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>303905</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_2_0_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>303904</Latency>
                        <AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
                        <IterationLatency>18994</IterationLatency>
                        <PipelineDepth>18994</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_2_0_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18992</Latency>
                            <AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
                            <IterationLatency>1187</IterationLatency>
                            <PipelineDepth>1187</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_2_0_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_2_0_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_2_0_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_2_0_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_2_0_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_2_0_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_2_0_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_6</Name>
                                <TripCount>8</TripCount>
                                <Latency>144</Latency>
                                <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_2_0_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_2_0_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_2_0_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_2_0_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_2_0_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_2_0_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_2_0_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_2_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>472</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_2_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_1_x0245</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_2_x0180_dout</name>
                    <Object>fifo_C_drain_PE_0_2_x0180</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_2_x0180_empty_n</name>
                    <Object>fifo_C_drain_PE_0_2_x0180</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_2_x0180_read</name>
                    <Object>fifo_C_drain_PE_0_2_x0180</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_wrapper_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.615 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.615 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.615 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16386</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_2>
                        <Name>C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_2</Name>
                        <TripCount>256</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>54.608 us</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                    </C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_3_x0_loop_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>984</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_3_x0195_dout</name>
                    <Object>fifo_C_drain_PE_7_3_x0195</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_3_x0195_empty_n</name>
                    <Object>fifo_C_drain_PE_7_3_x0195</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_3_x0195_read</name>
                    <Object>fifo_C_drain_PE_7_3_x0195</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_3_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>276257</Best-caseLatency>
                    <Average-caseLatency>276257</Average-caseLatency>
                    <Worst-caseLatency>276257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>276257</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_3_6_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>276256</Latency>
                        <AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
                        <IterationLatency>17266</IterationLatency>
                        <PipelineDepth>17266</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_3_6_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17264</Latency>
                            <AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
                            <IterationLatency>1079</IterationLatency>
                            <PipelineDepth>1079</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_3_6_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_3_6_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_3_6_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_3_6_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_3_6_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_3_6_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_3_6_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_6</Name>
                                <TripCount>2</TripCount>
                                <Latency>36</Latency>
                                <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_3_6_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_3_6_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_3_6_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_3_6_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_3_6_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_3_6_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_3_6_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_3_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_7_x0259</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_3_x0194_dout</name>
                    <Object>fifo_C_drain_PE_6_3_x0194</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_3_x0194_empty_n</name>
                    <Object>fifo_C_drain_PE_6_3_x0194</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_3_x0194_read</name>
                    <Object>fifo_C_drain_PE_6_3_x0194</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_3_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>280865</Best-caseLatency>
                    <Average-caseLatency>280865</Average-caseLatency>
                    <Worst-caseLatency>280865</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>280865</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_3_5_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>280864</Latency>
                        <AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
                        <IterationLatency>17554</IterationLatency>
                        <PipelineDepth>17554</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_3_5_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17552</Latency>
                            <AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
                            <IterationLatency>1097</IterationLatency>
                            <PipelineDepth>1097</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_3_5_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_3_5_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_3_5_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_3_5_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_3_5_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_3_5_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_3_5_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_6</Name>
                                <TripCount>3</TripCount>
                                <Latency>54</Latency>
                                <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_3_5_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_3_5_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_3_5_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_3_5_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_3_5_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_3_5_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_3_5_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_3_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_6_x0258</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_3_x0193_dout</name>
                    <Object>fifo_C_drain_PE_5_3_x0193</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_3_x0193_empty_n</name>
                    <Object>fifo_C_drain_PE_5_3_x0193</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_3_x0193_read</name>
                    <Object>fifo_C_drain_PE_5_3_x0193</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_3_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>285473</Best-caseLatency>
                    <Average-caseLatency>285473</Average-caseLatency>
                    <Worst-caseLatency>285473</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>285473</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_3_4_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>285472</Latency>
                        <AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
                        <IterationLatency>17842</IterationLatency>
                        <PipelineDepth>17842</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_3_4_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17840</Latency>
                            <AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
                            <IterationLatency>1115</IterationLatency>
                            <PipelineDepth>1115</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_3_4_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_3_4_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_3_4_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_3_4_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_3_4_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_3_4_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_3_4_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_6</Name>
                                <TripCount>4</TripCount>
                                <Latency>72</Latency>
                                <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_3_4_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_3_4_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_3_4_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_3_4_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_3_4_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_3_4_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_3_4_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_3_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_5_x0257</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_3_x0192_dout</name>
                    <Object>fifo_C_drain_PE_4_3_x0192</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_3_x0192_empty_n</name>
                    <Object>fifo_C_drain_PE_4_3_x0192</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_3_x0192_read</name>
                    <Object>fifo_C_drain_PE_4_3_x0192</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_3_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>290081</Best-caseLatency>
                    <Average-caseLatency>290081</Average-caseLatency>
                    <Worst-caseLatency>290081</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>290081</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_3_3_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>290080</Latency>
                        <AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
                        <IterationLatency>18130</IterationLatency>
                        <PipelineDepth>18130</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_3_3_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18128</Latency>
                            <AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
                            <IterationLatency>1133</IterationLatency>
                            <PipelineDepth>1133</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_3_3_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_3_3_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_3_3_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_3_3_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_3_3_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_3_3_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_3_3_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_6</Name>
                                <TripCount>5</TripCount>
                                <Latency>90</Latency>
                                <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_3_3_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_3_3_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_3_3_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_3_3_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_3_3_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_3_3_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_3_3_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_3_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_4_x0256</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_3_x0191_dout</name>
                    <Object>fifo_C_drain_PE_3_3_x0191</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_3_x0191_empty_n</name>
                    <Object>fifo_C_drain_PE_3_3_x0191</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_3_x0191_read</name>
                    <Object>fifo_C_drain_PE_3_3_x0191</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_3_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>294689</Best-caseLatency>
                    <Average-caseLatency>294689</Average-caseLatency>
                    <Worst-caseLatency>294689</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>294689</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_3_2_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>294688</Latency>
                        <AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
                        <IterationLatency>18418</IterationLatency>
                        <PipelineDepth>18418</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_3_2_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18416</Latency>
                            <AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
                            <IterationLatency>1151</IterationLatency>
                            <PipelineDepth>1151</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_3_2_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_3_2_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_3_2_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_3_2_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_3_2_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_3_2_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_3_2_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_6</Name>
                                <TripCount>6</TripCount>
                                <Latency>108</Latency>
                                <AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_3_2_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_3_2_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_3_2_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_3_2_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_3_2_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_3_2_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_3_2_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_3_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_3_x0255</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_3_x0190_dout</name>
                    <Object>fifo_C_drain_PE_2_3_x0190</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_3_x0190_empty_n</name>
                    <Object>fifo_C_drain_PE_2_3_x0190</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_3_x0190_read</name>
                    <Object>fifo_C_drain_PE_2_3_x0190</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_3_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>299297</Best-caseLatency>
                    <Average-caseLatency>299297</Average-caseLatency>
                    <Worst-caseLatency>299297</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>299297</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_3_1_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>299296</Latency>
                        <AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
                        <IterationLatency>18706</IterationLatency>
                        <PipelineDepth>18706</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_3_1_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18704</Latency>
                            <AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
                            <IterationLatency>1169</IterationLatency>
                            <PipelineDepth>1169</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_3_1_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_3_1_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_3_1_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_3_1_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_3_1_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_3_1_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_3_1_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_6</Name>
                                <TripCount>7</TripCount>
                                <Latency>126</Latency>
                                <AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_3_1_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_3_1_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_3_1_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_3_1_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_3_1_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_3_1_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_3_1_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_3_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_2_x0254</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_3_x0189_dout</name>
                    <Object>fifo_C_drain_PE_1_3_x0189</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_3_x0189_empty_n</name>
                    <Object>fifo_C_drain_PE_1_3_x0189</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_3_x0189_read</name>
                    <Object>fifo_C_drain_PE_1_3_x0189</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_3_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>303905</Best-caseLatency>
                    <Average-caseLatency>303905</Average-caseLatency>
                    <Worst-caseLatency>303905</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>303905</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_3_0_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>303904</Latency>
                        <AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
                        <IterationLatency>18994</IterationLatency>
                        <PipelineDepth>18994</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_3_0_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18992</Latency>
                            <AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
                            <IterationLatency>1187</IterationLatency>
                            <PipelineDepth>1187</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_3_0_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_3_0_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_3_0_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_3_0_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_3_0_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_3_0_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_3_0_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_6</Name>
                                <TripCount>8</TripCount>
                                <Latency>144</Latency>
                                <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_3_0_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_3_0_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_3_0_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_3_0_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_3_0_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_3_0_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_3_0_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_3_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>472</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_3_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_1_x0253</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_3_x0188_dout</name>
                    <Object>fifo_C_drain_PE_0_3_x0188</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_3_x0188_empty_n</name>
                    <Object>fifo_C_drain_PE_0_3_x0188</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_3_x0188_read</name>
                    <Object>fifo_C_drain_PE_0_3_x0188</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_wrapper_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.615 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.615 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.615 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16386</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_2>
                        <Name>C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_2</Name>
                        <TripCount>256</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>54.608 us</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                    </C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>984</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_4_x0203_dout</name>
                    <Object>fifo_C_drain_PE_7_4_x0203</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_4_x0203_empty_n</name>
                    <Object>fifo_C_drain_PE_7_4_x0203</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_4_x0203_read</name>
                    <Object>fifo_C_drain_PE_7_4_x0203</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_4_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>276257</Best-caseLatency>
                    <Average-caseLatency>276257</Average-caseLatency>
                    <Worst-caseLatency>276257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>276257</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_4_6_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>276256</Latency>
                        <AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
                        <IterationLatency>17266</IterationLatency>
                        <PipelineDepth>17266</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_4_6_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17264</Latency>
                            <AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
                            <IterationLatency>1079</IterationLatency>
                            <PipelineDepth>1079</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_4_6_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_4_6_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_4_6_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_4_6_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_4_6_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_4_6_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_4_6_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_6</Name>
                                <TripCount>2</TripCount>
                                <Latency>36</Latency>
                                <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_4_6_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_4_6_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_4_6_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_4_6_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_4_6_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_4_6_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_4_6_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_4_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_7_x0267</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_4_x0202_dout</name>
                    <Object>fifo_C_drain_PE_6_4_x0202</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_4_x0202_empty_n</name>
                    <Object>fifo_C_drain_PE_6_4_x0202</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_4_x0202_read</name>
                    <Object>fifo_C_drain_PE_6_4_x0202</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_4_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>280865</Best-caseLatency>
                    <Average-caseLatency>280865</Average-caseLatency>
                    <Worst-caseLatency>280865</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>280865</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_4_5_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>280864</Latency>
                        <AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
                        <IterationLatency>17554</IterationLatency>
                        <PipelineDepth>17554</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_4_5_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17552</Latency>
                            <AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
                            <IterationLatency>1097</IterationLatency>
                            <PipelineDepth>1097</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_4_5_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_4_5_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_4_5_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_4_5_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_4_5_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_4_5_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_4_5_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_6</Name>
                                <TripCount>3</TripCount>
                                <Latency>54</Latency>
                                <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_4_5_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_4_5_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_4_5_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_4_5_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_4_5_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_4_5_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_4_5_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_4_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_6_x0266</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_4_x0201_dout</name>
                    <Object>fifo_C_drain_PE_5_4_x0201</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_4_x0201_empty_n</name>
                    <Object>fifo_C_drain_PE_5_4_x0201</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_4_x0201_read</name>
                    <Object>fifo_C_drain_PE_5_4_x0201</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_4_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>285473</Best-caseLatency>
                    <Average-caseLatency>285473</Average-caseLatency>
                    <Worst-caseLatency>285473</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>285473</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_4_4_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>285472</Latency>
                        <AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
                        <IterationLatency>17842</IterationLatency>
                        <PipelineDepth>17842</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_4_4_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17840</Latency>
                            <AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
                            <IterationLatency>1115</IterationLatency>
                            <PipelineDepth>1115</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_4_4_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_4_4_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_4_4_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_4_4_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_4_4_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_4_4_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_4_4_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_6</Name>
                                <TripCount>4</TripCount>
                                <Latency>72</Latency>
                                <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_4_4_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_4_4_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_4_4_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_4_4_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_4_4_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_4_4_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_4_4_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_4_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_5_x0265</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_4_x0200_dout</name>
                    <Object>fifo_C_drain_PE_4_4_x0200</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_4_x0200_empty_n</name>
                    <Object>fifo_C_drain_PE_4_4_x0200</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_4_x0200_read</name>
                    <Object>fifo_C_drain_PE_4_4_x0200</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_4_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>290081</Best-caseLatency>
                    <Average-caseLatency>290081</Average-caseLatency>
                    <Worst-caseLatency>290081</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>290081</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_4_3_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>290080</Latency>
                        <AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
                        <IterationLatency>18130</IterationLatency>
                        <PipelineDepth>18130</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_4_3_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18128</Latency>
                            <AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
                            <IterationLatency>1133</IterationLatency>
                            <PipelineDepth>1133</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_4_3_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_4_3_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_4_3_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_4_3_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_4_3_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_4_3_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_4_3_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_6</Name>
                                <TripCount>5</TripCount>
                                <Latency>90</Latency>
                                <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_4_3_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_4_3_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_4_3_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_4_3_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_4_3_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_4_3_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_4_3_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_4_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_4_x0264</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_4_x0199_dout</name>
                    <Object>fifo_C_drain_PE_3_4_x0199</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_4_x0199_empty_n</name>
                    <Object>fifo_C_drain_PE_3_4_x0199</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_4_x0199_read</name>
                    <Object>fifo_C_drain_PE_3_4_x0199</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_4_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>294689</Best-caseLatency>
                    <Average-caseLatency>294689</Average-caseLatency>
                    <Worst-caseLatency>294689</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>294689</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_4_2_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>294688</Latency>
                        <AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
                        <IterationLatency>18418</IterationLatency>
                        <PipelineDepth>18418</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_4_2_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18416</Latency>
                            <AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
                            <IterationLatency>1151</IterationLatency>
                            <PipelineDepth>1151</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_4_2_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_4_2_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_4_2_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_4_2_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_4_2_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_4_2_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_4_2_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_6</Name>
                                <TripCount>6</TripCount>
                                <Latency>108</Latency>
                                <AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_4_2_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_4_2_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_4_2_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_4_2_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_4_2_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_4_2_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_4_2_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_4_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_3_x0263</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_4_x0198_dout</name>
                    <Object>fifo_C_drain_PE_2_4_x0198</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_4_x0198_empty_n</name>
                    <Object>fifo_C_drain_PE_2_4_x0198</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_4_x0198_read</name>
                    <Object>fifo_C_drain_PE_2_4_x0198</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_4_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>299297</Best-caseLatency>
                    <Average-caseLatency>299297</Average-caseLatency>
                    <Worst-caseLatency>299297</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>299297</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_4_1_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>299296</Latency>
                        <AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
                        <IterationLatency>18706</IterationLatency>
                        <PipelineDepth>18706</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_4_1_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18704</Latency>
                            <AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
                            <IterationLatency>1169</IterationLatency>
                            <PipelineDepth>1169</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_4_1_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_4_1_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_4_1_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_4_1_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_4_1_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_4_1_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_4_1_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_6</Name>
                                <TripCount>7</TripCount>
                                <Latency>126</Latency>
                                <AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_4_1_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_4_1_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_4_1_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_4_1_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_4_1_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_4_1_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_4_1_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_4_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_2_x0262</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_4_x0197_dout</name>
                    <Object>fifo_C_drain_PE_1_4_x0197</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_4_x0197_empty_n</name>
                    <Object>fifo_C_drain_PE_1_4_x0197</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_4_x0197_read</name>
                    <Object>fifo_C_drain_PE_1_4_x0197</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_4_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>303905</Best-caseLatency>
                    <Average-caseLatency>303905</Average-caseLatency>
                    <Worst-caseLatency>303905</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>303905</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_4_0_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>303904</Latency>
                        <AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
                        <IterationLatency>18994</IterationLatency>
                        <PipelineDepth>18994</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_4_0_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18992</Latency>
                            <AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
                            <IterationLatency>1187</IterationLatency>
                            <PipelineDepth>1187</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_4_0_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_4_0_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_4_0_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_4_0_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_4_0_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_4_0_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_4_0_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_6</Name>
                                <TripCount>8</TripCount>
                                <Latency>144</Latency>
                                <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_4_0_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_4_0_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_4_0_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_4_0_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_4_0_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_4_0_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_4_0_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_4_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>472</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_4_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_1_x0261</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_4_x0196_dout</name>
                    <Object>fifo_C_drain_PE_0_4_x0196</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_4_x0196_empty_n</name>
                    <Object>fifo_C_drain_PE_0_4_x0196</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_4_x0196_read</name>
                    <Object>fifo_C_drain_PE_0_4_x0196</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_wrapper_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.615 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.615 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.615 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16386</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_2>
                        <Name>C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_2</Name>
                        <TripCount>256</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>54.608 us</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                    </C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_5_x0_loop_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>984</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_5_x0211_dout</name>
                    <Object>fifo_C_drain_PE_7_5_x0211</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_5_x0211_empty_n</name>
                    <Object>fifo_C_drain_PE_7_5_x0211</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_5_x0211_read</name>
                    <Object>fifo_C_drain_PE_7_5_x0211</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_5_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>276257</Best-caseLatency>
                    <Average-caseLatency>276257</Average-caseLatency>
                    <Worst-caseLatency>276257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>276257</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_5_6_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>276256</Latency>
                        <AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
                        <IterationLatency>17266</IterationLatency>
                        <PipelineDepth>17266</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_5_6_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17264</Latency>
                            <AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
                            <IterationLatency>1079</IterationLatency>
                            <PipelineDepth>1079</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_5_6_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_5_6_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_5_6_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_5_6_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_5_6_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_5_6_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_5_6_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_6</Name>
                                <TripCount>2</TripCount>
                                <Latency>36</Latency>
                                <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_5_6_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_5_6_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_5_6_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_5_6_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_5_6_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_5_6_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_5_6_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_5_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_7_x0275</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_5_x0210_dout</name>
                    <Object>fifo_C_drain_PE_6_5_x0210</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_5_x0210_empty_n</name>
                    <Object>fifo_C_drain_PE_6_5_x0210</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_5_x0210_read</name>
                    <Object>fifo_C_drain_PE_6_5_x0210</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_5_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>280865</Best-caseLatency>
                    <Average-caseLatency>280865</Average-caseLatency>
                    <Worst-caseLatency>280865</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>280865</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_5_5_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>280864</Latency>
                        <AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
                        <IterationLatency>17554</IterationLatency>
                        <PipelineDepth>17554</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_5_5_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17552</Latency>
                            <AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
                            <IterationLatency>1097</IterationLatency>
                            <PipelineDepth>1097</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_5_5_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_5_5_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_5_5_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_5_5_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_5_5_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_5_5_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_5_5_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_6</Name>
                                <TripCount>3</TripCount>
                                <Latency>54</Latency>
                                <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_5_5_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_5_5_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_5_5_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_5_5_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_5_5_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_5_5_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_5_5_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_5_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x0274</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_5_x0209_dout</name>
                    <Object>fifo_C_drain_PE_5_5_x0209</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_5_x0209_empty_n</name>
                    <Object>fifo_C_drain_PE_5_5_x0209</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_5_x0209_read</name>
                    <Object>fifo_C_drain_PE_5_5_x0209</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_5_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>285473</Best-caseLatency>
                    <Average-caseLatency>285473</Average-caseLatency>
                    <Worst-caseLatency>285473</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>285473</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_5_4_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>285472</Latency>
                        <AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
                        <IterationLatency>17842</IterationLatency>
                        <PipelineDepth>17842</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_5_4_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17840</Latency>
                            <AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
                            <IterationLatency>1115</IterationLatency>
                            <PipelineDepth>1115</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_5_4_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_5_4_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_5_4_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_5_4_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_5_4_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_5_4_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_5_4_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_6</Name>
                                <TripCount>4</TripCount>
                                <Latency>72</Latency>
                                <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_5_4_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_5_4_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_5_4_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_5_4_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_5_4_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_5_4_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_5_4_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_5_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x0273</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_5_x0208_dout</name>
                    <Object>fifo_C_drain_PE_4_5_x0208</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_5_x0208_empty_n</name>
                    <Object>fifo_C_drain_PE_4_5_x0208</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_5_x0208_read</name>
                    <Object>fifo_C_drain_PE_4_5_x0208</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_5_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>290081</Best-caseLatency>
                    <Average-caseLatency>290081</Average-caseLatency>
                    <Worst-caseLatency>290081</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>290081</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_5_3_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>290080</Latency>
                        <AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
                        <IterationLatency>18130</IterationLatency>
                        <PipelineDepth>18130</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_5_3_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18128</Latency>
                            <AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
                            <IterationLatency>1133</IterationLatency>
                            <PipelineDepth>1133</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_5_3_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_5_3_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_5_3_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_5_3_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_5_3_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_5_3_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_5_3_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_6</Name>
                                <TripCount>5</TripCount>
                                <Latency>90</Latency>
                                <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_5_3_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_5_3_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_5_3_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_5_3_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_5_3_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_5_3_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_5_3_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_5_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_4_x0272</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_5_x0207_dout</name>
                    <Object>fifo_C_drain_PE_3_5_x0207</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_5_x0207_empty_n</name>
                    <Object>fifo_C_drain_PE_3_5_x0207</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_5_x0207_read</name>
                    <Object>fifo_C_drain_PE_3_5_x0207</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_5_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>294689</Best-caseLatency>
                    <Average-caseLatency>294689</Average-caseLatency>
                    <Worst-caseLatency>294689</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>294689</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_5_2_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>294688</Latency>
                        <AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
                        <IterationLatency>18418</IterationLatency>
                        <PipelineDepth>18418</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_5_2_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18416</Latency>
                            <AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
                            <IterationLatency>1151</IterationLatency>
                            <PipelineDepth>1151</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_5_2_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_5_2_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_5_2_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_5_2_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_5_2_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_5_2_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_5_2_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_6</Name>
                                <TripCount>6</TripCount>
                                <Latency>108</Latency>
                                <AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_5_2_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_5_2_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_5_2_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_5_2_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_5_2_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_5_2_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_5_2_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_5_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_3_x0271</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_5_x0206_dout</name>
                    <Object>fifo_C_drain_PE_2_5_x0206</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_5_x0206_empty_n</name>
                    <Object>fifo_C_drain_PE_2_5_x0206</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_5_x0206_read</name>
                    <Object>fifo_C_drain_PE_2_5_x0206</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_5_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>299297</Best-caseLatency>
                    <Average-caseLatency>299297</Average-caseLatency>
                    <Worst-caseLatency>299297</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>299297</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_5_1_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>299296</Latency>
                        <AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
                        <IterationLatency>18706</IterationLatency>
                        <PipelineDepth>18706</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_5_1_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18704</Latency>
                            <AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
                            <IterationLatency>1169</IterationLatency>
                            <PipelineDepth>1169</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_5_1_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_5_1_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_5_1_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_5_1_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_5_1_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_5_1_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_5_1_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_6</Name>
                                <TripCount>7</TripCount>
                                <Latency>126</Latency>
                                <AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_5_1_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_5_1_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_5_1_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_5_1_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_5_1_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_5_1_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_5_1_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_5_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_2_x0270</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_5_x0205_dout</name>
                    <Object>fifo_C_drain_PE_1_5_x0205</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_5_x0205_empty_n</name>
                    <Object>fifo_C_drain_PE_1_5_x0205</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_5_x0205_read</name>
                    <Object>fifo_C_drain_PE_1_5_x0205</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_5_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>303905</Best-caseLatency>
                    <Average-caseLatency>303905</Average-caseLatency>
                    <Worst-caseLatency>303905</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>303905</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_5_0_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>303904</Latency>
                        <AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
                        <IterationLatency>18994</IterationLatency>
                        <PipelineDepth>18994</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_5_0_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18992</Latency>
                            <AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
                            <IterationLatency>1187</IterationLatency>
                            <PipelineDepth>1187</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_5_0_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_5_0_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_5_0_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_5_0_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_5_0_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_5_0_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_5_0_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_6</Name>
                                <TripCount>8</TripCount>
                                <Latency>144</Latency>
                                <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_5_0_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_5_0_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_5_0_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_5_0_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_5_0_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_5_0_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_5_0_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_5_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>472</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_5_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_1_x0269</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_5_x0204_dout</name>
                    <Object>fifo_C_drain_PE_0_5_x0204</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_5_x0204_empty_n</name>
                    <Object>fifo_C_drain_PE_0_5_x0204</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_5_x0204_read</name>
                    <Object>fifo_C_drain_PE_0_5_x0204</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_wrapper_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.615 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.615 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.615 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16386</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_2>
                        <Name>C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_2</Name>
                        <TripCount>256</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>54.608 us</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                    </C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_6_x0_loop_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>984</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_6_x0219_dout</name>
                    <Object>fifo_C_drain_PE_7_6_x0219</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_6_x0219_empty_n</name>
                    <Object>fifo_C_drain_PE_7_6_x0219</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_6_x0219_read</name>
                    <Object>fifo_C_drain_PE_7_6_x0219</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_6_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>276257</Best-caseLatency>
                    <Average-caseLatency>276257</Average-caseLatency>
                    <Worst-caseLatency>276257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>276257</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_6_6_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>276256</Latency>
                        <AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
                        <IterationLatency>17266</IterationLatency>
                        <PipelineDepth>17266</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_6_6_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17264</Latency>
                            <AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
                            <IterationLatency>1079</IterationLatency>
                            <PipelineDepth>1079</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_6_6_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_6_6_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_6_6_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_6_6_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_6_6_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_6_6_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_6_6_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_6</Name>
                                <TripCount>2</TripCount>
                                <Latency>36</Latency>
                                <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_6_6_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_6_6_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_6_6_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_6_6_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_6_6_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_6_6_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_6_6_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_6_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_7_x0283</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_6_x0218_dout</name>
                    <Object>fifo_C_drain_PE_6_6_x0218</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_6_x0218_empty_n</name>
                    <Object>fifo_C_drain_PE_6_6_x0218</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_6_x0218_read</name>
                    <Object>fifo_C_drain_PE_6_6_x0218</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_6_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>280865</Best-caseLatency>
                    <Average-caseLatency>280865</Average-caseLatency>
                    <Worst-caseLatency>280865</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>280865</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_6_5_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>280864</Latency>
                        <AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
                        <IterationLatency>17554</IterationLatency>
                        <PipelineDepth>17554</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_6_5_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17552</Latency>
                            <AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
                            <IterationLatency>1097</IterationLatency>
                            <PipelineDepth>1097</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_6_5_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_6_5_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_6_5_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_6_5_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_6_5_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_6_5_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_6_5_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_6</Name>
                                <TripCount>3</TripCount>
                                <Latency>54</Latency>
                                <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_6_5_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_6_5_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_6_5_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_6_5_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_6_5_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_6_5_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_6_5_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_6_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_6_x0282</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_6_x0217_dout</name>
                    <Object>fifo_C_drain_PE_5_6_x0217</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_6_x0217_empty_n</name>
                    <Object>fifo_C_drain_PE_5_6_x0217</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_6_x0217_read</name>
                    <Object>fifo_C_drain_PE_5_6_x0217</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_6_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>285473</Best-caseLatency>
                    <Average-caseLatency>285473</Average-caseLatency>
                    <Worst-caseLatency>285473</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>285473</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_6_4_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>285472</Latency>
                        <AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
                        <IterationLatency>17842</IterationLatency>
                        <PipelineDepth>17842</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_6_4_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17840</Latency>
                            <AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
                            <IterationLatency>1115</IterationLatency>
                            <PipelineDepth>1115</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_6_4_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_6_4_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_6_4_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_6_4_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_6_4_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_6_4_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_6_4_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_6</Name>
                                <TripCount>4</TripCount>
                                <Latency>72</Latency>
                                <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_6_4_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_6_4_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_6_4_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_6_4_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_6_4_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_6_4_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_6_4_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_6_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_5_x0281</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_6_x0216_dout</name>
                    <Object>fifo_C_drain_PE_4_6_x0216</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_6_x0216_empty_n</name>
                    <Object>fifo_C_drain_PE_4_6_x0216</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_6_x0216_read</name>
                    <Object>fifo_C_drain_PE_4_6_x0216</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_6_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>290081</Best-caseLatency>
                    <Average-caseLatency>290081</Average-caseLatency>
                    <Worst-caseLatency>290081</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>290081</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_6_3_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>290080</Latency>
                        <AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
                        <IterationLatency>18130</IterationLatency>
                        <PipelineDepth>18130</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_6_3_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18128</Latency>
                            <AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
                            <IterationLatency>1133</IterationLatency>
                            <PipelineDepth>1133</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_6_3_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_6_3_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_6_3_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_6_3_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_6_3_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_6_3_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_6_3_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_6</Name>
                                <TripCount>5</TripCount>
                                <Latency>90</Latency>
                                <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_6_3_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_6_3_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_6_3_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_6_3_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_6_3_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_6_3_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_6_3_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_6_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_4_x0280</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_6_x0215_dout</name>
                    <Object>fifo_C_drain_PE_3_6_x0215</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_6_x0215_empty_n</name>
                    <Object>fifo_C_drain_PE_3_6_x0215</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_6_x0215_read</name>
                    <Object>fifo_C_drain_PE_3_6_x0215</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_6_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>294689</Best-caseLatency>
                    <Average-caseLatency>294689</Average-caseLatency>
                    <Worst-caseLatency>294689</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>294689</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_6_2_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>294688</Latency>
                        <AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
                        <IterationLatency>18418</IterationLatency>
                        <PipelineDepth>18418</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_6_2_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18416</Latency>
                            <AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
                            <IterationLatency>1151</IterationLatency>
                            <PipelineDepth>1151</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_6_2_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_6_2_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_6_2_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_6_2_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_6_2_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_6_2_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_6_2_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_6</Name>
                                <TripCount>6</TripCount>
                                <Latency>108</Latency>
                                <AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_6_2_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_6_2_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_6_2_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_6_2_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_6_2_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_6_2_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_6_2_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_6_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_3_x0279</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_6_x0214_dout</name>
                    <Object>fifo_C_drain_PE_2_6_x0214</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_6_x0214_empty_n</name>
                    <Object>fifo_C_drain_PE_2_6_x0214</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_6_x0214_read</name>
                    <Object>fifo_C_drain_PE_2_6_x0214</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_6_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>299297</Best-caseLatency>
                    <Average-caseLatency>299297</Average-caseLatency>
                    <Worst-caseLatency>299297</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>299297</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_6_1_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>299296</Latency>
                        <AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
                        <IterationLatency>18706</IterationLatency>
                        <PipelineDepth>18706</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_6_1_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18704</Latency>
                            <AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
                            <IterationLatency>1169</IterationLatency>
                            <PipelineDepth>1169</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_6_1_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_6_1_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_6_1_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_6_1_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_6_1_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_6_1_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_6_1_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_6</Name>
                                <TripCount>7</TripCount>
                                <Latency>126</Latency>
                                <AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_6_1_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_6_1_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_6_1_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_6_1_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_6_1_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_6_1_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_6_1_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_6_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_2_x0278</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_6_x0213_dout</name>
                    <Object>fifo_C_drain_PE_1_6_x0213</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_6_x0213_empty_n</name>
                    <Object>fifo_C_drain_PE_1_6_x0213</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_6_x0213_read</name>
                    <Object>fifo_C_drain_PE_1_6_x0213</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_6_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>303905</Best-caseLatency>
                    <Average-caseLatency>303905</Average-caseLatency>
                    <Worst-caseLatency>303905</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>303905</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_6_0_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>303904</Latency>
                        <AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
                        <IterationLatency>18994</IterationLatency>
                        <PipelineDepth>18994</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_6_0_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18992</Latency>
                            <AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
                            <IterationLatency>1187</IterationLatency>
                            <PipelineDepth>1187</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_6_0_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_6_0_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_6_0_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_6_0_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_6_0_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_6_0_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_6_0_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_6</Name>
                                <TripCount>8</TripCount>
                                <Latency>144</Latency>
                                <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_6_0_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_6_0_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_6_0_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_6_0_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_6_0_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_6_0_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_6_0_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_6_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>472</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_6_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_1_x0277</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_6_x0212_dout</name>
                    <Object>fifo_C_drain_PE_0_6_x0212</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_6_x0212_empty_n</name>
                    <Object>fifo_C_drain_PE_0_6_x0212</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_6_x0212_read</name>
                    <Object>fifo_C_drain_PE_0_6_x0212</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_wrapper_7_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.615 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.615 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.615 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16386</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_2>
                        <Name>C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_2</Name>
                        <TripCount>256</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>54.608 us</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                    </C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_7_x0_loop_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>984</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_7_x0227_dout</name>
                    <Object>fifo_C_drain_PE_7_7_x0227</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_7_x0227_empty_n</name>
                    <Object>fifo_C_drain_PE_7_7_x0227</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_7_7_x0227_read</name>
                    <Object>fifo_C_drain_PE_7_7_x0227</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_7_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>276257</Best-caseLatency>
                    <Average-caseLatency>276257</Average-caseLatency>
                    <Worst-caseLatency>276257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.921 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.921 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.921 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>276257</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_7_6_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>276256</Latency>
                        <AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
                        <IterationLatency>17266</IterationLatency>
                        <PipelineDepth>17266</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_7_6_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17264</Latency>
                            <AbsoluteTimeLatency>57.541 us</AbsoluteTimeLatency>
                            <IterationLatency>1079</IterationLatency>
                            <PipelineDepth>1079</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_7_6_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_7_6_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_7_6_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_7_6_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_7_6_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_7_6_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_7_6_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_6</Name>
                                <TripCount>2</TripCount>
                                <Latency>36</Latency>
                                <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_7_6_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_7_6_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_7_6_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_7_6_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_7_6_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_7_6_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_7_6_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_7_6_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_7_x0291</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_7_x0226_dout</name>
                    <Object>fifo_C_drain_PE_6_7_x0226</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_7_x0226_empty_n</name>
                    <Object>fifo_C_drain_PE_6_7_x0226</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_6_7_x0226_read</name>
                    <Object>fifo_C_drain_PE_6_7_x0226</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_7_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>280865</Best-caseLatency>
                    <Average-caseLatency>280865</Average-caseLatency>
                    <Worst-caseLatency>280865</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>280865</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_7_5_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>280864</Latency>
                        <AbsoluteTimeLatency>0.936 ms</AbsoluteTimeLatency>
                        <IterationLatency>17554</IterationLatency>
                        <PipelineDepth>17554</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_7_5_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17552</Latency>
                            <AbsoluteTimeLatency>58.501 us</AbsoluteTimeLatency>
                            <IterationLatency>1097</IterationLatency>
                            <PipelineDepth>1097</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_7_5_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_7_5_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_7_5_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_7_5_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_7_5_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_7_5_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_7_5_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_6</Name>
                                <TripCount>3</TripCount>
                                <Latency>54</Latency>
                                <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_7_5_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_7_5_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_7_5_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_7_5_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_7_5_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_7_5_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_7_5_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_7_5_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_6_x0290</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_7_x0225_dout</name>
                    <Object>fifo_C_drain_PE_5_7_x0225</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_7_x0225_empty_n</name>
                    <Object>fifo_C_drain_PE_5_7_x0225</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_5_7_x0225_read</name>
                    <Object>fifo_C_drain_PE_5_7_x0225</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_7_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>285473</Best-caseLatency>
                    <Average-caseLatency>285473</Average-caseLatency>
                    <Worst-caseLatency>285473</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.951 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.951 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.951 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>285473</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_7_4_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>285472</Latency>
                        <AbsoluteTimeLatency>0.951 ms</AbsoluteTimeLatency>
                        <IterationLatency>17842</IterationLatency>
                        <PipelineDepth>17842</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_7_4_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>17840</Latency>
                            <AbsoluteTimeLatency>59.461 us</AbsoluteTimeLatency>
                            <IterationLatency>1115</IterationLatency>
                            <PipelineDepth>1115</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_7_4_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_7_4_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_7_4_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_7_4_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_7_4_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_7_4_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_7_4_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_6</Name>
                                <TripCount>4</TripCount>
                                <Latency>72</Latency>
                                <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_7_4_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_7_4_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_7_4_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_7_4_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_7_4_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_7_4_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_7_4_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_7_4_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_5_x0289</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_7_x0224_dout</name>
                    <Object>fifo_C_drain_PE_4_7_x0224</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_7_x0224_empty_n</name>
                    <Object>fifo_C_drain_PE_4_7_x0224</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_4_7_x0224_read</name>
                    <Object>fifo_C_drain_PE_4_7_x0224</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_7_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>290081</Best-caseLatency>
                    <Average-caseLatency>290081</Average-caseLatency>
                    <Worst-caseLatency>290081</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.967 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.967 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>290081</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_7_3_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>290080</Latency>
                        <AbsoluteTimeLatency>0.967 ms</AbsoluteTimeLatency>
                        <IterationLatency>18130</IterationLatency>
                        <PipelineDepth>18130</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_7_3_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18128</Latency>
                            <AbsoluteTimeLatency>60.421 us</AbsoluteTimeLatency>
                            <IterationLatency>1133</IterationLatency>
                            <PipelineDepth>1133</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_7_3_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_7_3_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_7_3_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_7_3_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_7_3_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_7_3_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_7_3_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_6</Name>
                                <TripCount>5</TripCount>
                                <Latency>90</Latency>
                                <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_7_3_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_7_3_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_7_3_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_7_3_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_7_3_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_7_3_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_7_3_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_7_3_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_4_x0288</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_7_x0223_dout</name>
                    <Object>fifo_C_drain_PE_3_7_x0223</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_7_x0223_empty_n</name>
                    <Object>fifo_C_drain_PE_3_7_x0223</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_3_7_x0223_read</name>
                    <Object>fifo_C_drain_PE_3_7_x0223</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_7_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>294689</Best-caseLatency>
                    <Average-caseLatency>294689</Average-caseLatency>
                    <Worst-caseLatency>294689</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.982 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.982 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.982 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>294689</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_7_2_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>294688</Latency>
                        <AbsoluteTimeLatency>0.982 ms</AbsoluteTimeLatency>
                        <IterationLatency>18418</IterationLatency>
                        <PipelineDepth>18418</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_7_2_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18416</Latency>
                            <AbsoluteTimeLatency>61.381 us</AbsoluteTimeLatency>
                            <IterationLatency>1151</IterationLatency>
                            <PipelineDepth>1151</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_7_2_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_7_2_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_7_2_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_7_2_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_7_2_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_7_2_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_7_2_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_6</Name>
                                <TripCount>6</TripCount>
                                <Latency>108</Latency>
                                <AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_7_2_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_7_2_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_7_2_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_7_2_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_7_2_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_7_2_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_7_2_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_7_2_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_3_x0287</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_7_x0222_dout</name>
                    <Object>fifo_C_drain_PE_2_7_x0222</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_7_x0222_empty_n</name>
                    <Object>fifo_C_drain_PE_2_7_x0222</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_2_7_x0222_read</name>
                    <Object>fifo_C_drain_PE_2_7_x0222</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_7_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>299297</Best-caseLatency>
                    <Average-caseLatency>299297</Average-caseLatency>
                    <Worst-caseLatency>299297</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>299297</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_7_1_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>299296</Latency>
                        <AbsoluteTimeLatency>0.998 ms</AbsoluteTimeLatency>
                        <IterationLatency>18706</IterationLatency>
                        <PipelineDepth>18706</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_7_1_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18704</Latency>
                            <AbsoluteTimeLatency>62.340 us</AbsoluteTimeLatency>
                            <IterationLatency>1169</IterationLatency>
                            <PipelineDepth>1169</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_7_1_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_7_1_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_7_1_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_7_1_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_7_1_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_7_1_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_7_1_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_6</Name>
                                <TripCount>7</TripCount>
                                <Latency>126</Latency>
                                <AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_7_1_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_7_1_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_7_1_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_7_1_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_7_1_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_7_1_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_7_1_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_7_1_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>468</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_2_x0286</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_7_x0221_dout</name>
                    <Object>fifo_C_drain_PE_1_7_x0221</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_7_x0221_empty_n</name>
                    <Object>fifo_C_drain_PE_1_7_x0221</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_1_7_x0221_read</name>
                    <Object>fifo_C_drain_PE_1_7_x0221</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_7_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>303905</Best-caseLatency>
                    <Average-caseLatency>303905</Average-caseLatency>
                    <Worst-caseLatency>303905</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.013 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.013 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.013 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>303905</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L1_out_wrapper_7_0_x0_loop_1>
                        <Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>303904</Latency>
                        <AbsoluteTimeLatency>1.013 ms</AbsoluteTimeLatency>
                        <IterationLatency>18994</IterationLatency>
                        <PipelineDepth>18994</PipelineDepth>
                        <C_drain_IO_L1_out_wrapper_7_0_x0_loop_2>
                            <Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>18992</Latency>
                            <AbsoluteTimeLatency>63.300 us</AbsoluteTimeLatency>
                            <IterationLatency>1187</IterationLatency>
                            <PipelineDepth>1187</PipelineDepth>
                            <C_drain_IO_L1_out_wrapper_7_0_x0_loop_3>
                                <Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_3</Name>
                                <TripCount>8</TripCount>
                                <Latency>1040</Latency>
                                <AbsoluteTimeLatency>3.466 us</AbsoluteTimeLatency>
                                <IterationLatency>130</IterationLatency>
                                <PipelineDepth>130</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_7_0_x0_loop_4>
                                    <Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_4</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>128</Latency>
                                    <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                                    <IterationLatency>16</IterationLatency>
                                    <PipelineDepth>16</PipelineDepth>
                                    <C_drain_IO_L1_out_wrapper_7_0_x0_loop_5>
                                        <Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_5</Name>
                                        <TripCount>8</TripCount>
                                        <Latency>8</Latency>
                                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                                        <IterationLatency>1</IterationLatency>
                                        <PipelineDepth>1</PipelineDepth>
                                    </C_drain_IO_L1_out_wrapper_7_0_x0_loop_5>
                                </C_drain_IO_L1_out_wrapper_7_0_x0_loop_4>
                            </C_drain_IO_L1_out_wrapper_7_0_x0_loop_3>
                            <C_drain_IO_L1_out_wrapper_7_0_x0_loop_6>
                                <Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_6</Name>
                                <TripCount>8</TripCount>
                                <Latency>144</Latency>
                                <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                                <IterationLatency>18</IterationLatency>
                                <PipelineDepth>18</PipelineDepth>
                                <C_drain_IO_L1_out_wrapper_7_0_x0_loop_7>
                                    <Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_7</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_7_0_x0_loop_7>
                                <C_drain_IO_L1_out_wrapper_7_0_x0_loop_8>
                                    <Name>C_drain_IO_L1_out_wrapper_7_0_x0_loop_8</Name>
                                    <TripCount>8</TripCount>
                                    <Latency>16</Latency>
                                    <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                </C_drain_IO_L1_out_wrapper_7_0_x0_loop_8>
                            </C_drain_IO_L1_out_wrapper_7_0_x0_loop_6>
                        </C_drain_IO_L1_out_wrapper_7_0_x0_loop_2>
                    </C_drain_IO_L1_out_wrapper_7_0_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>472</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>638</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L1_out_wrapper_7_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_1_x0285</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_7_x0220_dout</name>
                    <Object>fifo_C_drain_PE_0_7_x0220</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_7_x0220_empty_n</name>
                    <Object>fifo_C_drain_PE_0_7_x0220</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_PE_0_7_x0220_read</name>
                    <Object>fifo_C_drain_PE_0_7_x0220</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_boundary_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.615 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.615 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.615 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16386</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L2_out_boundary_x0_loop_1_C_drain_IO_L2_out_boundary_x0_loop_4_C_drain_IO_L2_out_boundary_x0_loop_5>
                        <Name>C_drain_IO_L2_out_boundary_x0_loop_1_C_drain_IO_L2_out_boundary_x0_loop_4_C_drain_IO_L2_out_boundary_x0_loop_5</Name>
                        <TripCount>16384</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>54.608 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </C_drain_IO_L2_out_boundary_x0_loop_1_C_drain_IO_L2_out_boundary_x0_loop_4_C_drain_IO_L2_out_boundary_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>115</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L2_out_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L2_out_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L2_out_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L2_out_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L2_out_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L2_out_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L2_out_boundary_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_7_x0299_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_7_x0299</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_7_x0299_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_7_x0299</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_7_x0299_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_7_x0299</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_7_0_x0284</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_6_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34305</Best-caseLatency>
                    <Average-caseLatency>34305</Average-caseLatency>
                    <Worst-caseLatency>34305</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.114 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.114 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.114 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34305</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L2_out_6_x0_loop_1_C_drain_IO_L2_out_6_x0_loop_2_C_drain_IO_L2_out_6_x0_loop_3>
                        <Name>C_drain_IO_L2_out_6_x0_loop_1_C_drain_IO_L2_out_6_x0_loop_2_C_drain_IO_L2_out_6_x0_loop_3</Name>
                        <TripCount>512</TripCount>
                        <Latency>34304</Latency>
                        <AbsoluteTimeLatency>0.114 ms</AbsoluteTimeLatency>
                        <IterationLatency>67</IterationLatency>
                        <PipelineDepth>67</PipelineDepth>
                        <C_drain_IO_L2_out_6_x0_loop_4_C_drain_IO_L2_out_6_x0_loop_5>
                            <Name>C_drain_IO_L2_out_6_x0_loop_4_C_drain_IO_L2_out_6_x0_loop_5</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </C_drain_IO_L2_out_6_x0_loop_4_C_drain_IO_L2_out_6_x0_loop_5>
                        <C_drain_IO_L2_out_6_x0_loop_6_C_drain_IO_L2_out_6_x0_loop_7>
                            <Name>C_drain_IO_L2_out_6_x0_loop_6_C_drain_IO_L2_out_6_x0_loop_7</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </C_drain_IO_L2_out_6_x0_loop_6_C_drain_IO_L2_out_6_x0_loop_7>
                    </C_drain_IO_L2_out_6_x0_loop_1_C_drain_IO_L2_out_6_x0_loop_2_C_drain_IO_L2_out_6_x0_loop_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>321</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L2_out_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L2_out_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L2_out_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L2_out_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L2_out_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L2_out_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L2_out_6_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_7_x0299_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_7_x0299</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_7_x0299_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_7_x0299</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_7_x0299_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_7_x0299</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_6_x0298_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_6_x0298</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_6_x0298_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_6_x0298</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_6_x0298_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_6_x0298</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_6_0_x0276</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_5_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>51457</Best-caseLatency>
                    <Average-caseLatency>51457</Average-caseLatency>
                    <Worst-caseLatency>51457</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.172 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.172 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.172 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>51457</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L2_out_5_x0_loop_1_C_drain_IO_L2_out_5_x0_loop_2_C_drain_IO_L2_out_5_x0_loop_3>
                        <Name>C_drain_IO_L2_out_5_x0_loop_1_C_drain_IO_L2_out_5_x0_loop_2_C_drain_IO_L2_out_5_x0_loop_3</Name>
                        <TripCount>768</TripCount>
                        <Latency>51456</Latency>
                        <AbsoluteTimeLatency>0.172 ms</AbsoluteTimeLatency>
                        <IterationLatency>67</IterationLatency>
                        <PipelineDepth>67</PipelineDepth>
                        <C_drain_IO_L2_out_5_x0_loop_4_C_drain_IO_L2_out_5_x0_loop_5>
                            <Name>C_drain_IO_L2_out_5_x0_loop_4_C_drain_IO_L2_out_5_x0_loop_5</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </C_drain_IO_L2_out_5_x0_loop_4_C_drain_IO_L2_out_5_x0_loop_5>
                        <C_drain_IO_L2_out_5_x0_loop_6_C_drain_IO_L2_out_5_x0_loop_7>
                            <Name>C_drain_IO_L2_out_5_x0_loop_6_C_drain_IO_L2_out_5_x0_loop_7</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </C_drain_IO_L2_out_5_x0_loop_6_C_drain_IO_L2_out_5_x0_loop_7>
                    </C_drain_IO_L2_out_5_x0_loop_1_C_drain_IO_L2_out_5_x0_loop_2_C_drain_IO_L2_out_5_x0_loop_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>321</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L2_out_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L2_out_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L2_out_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L2_out_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L2_out_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L2_out_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L2_out_5_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_6_x0298_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_6_x0298</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_6_x0298_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_6_x0298</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_6_x0298_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_6_x0298</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_5_x0297_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_5_x0297</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_5_x0297_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_5_x0297</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_5_x0297_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_5_x0297</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_5_0_x0268</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_4_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68609</Best-caseLatency>
                    <Average-caseLatency>68609</Average-caseLatency>
                    <Worst-caseLatency>68609</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.229 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.229 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.229 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68609</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L2_out_4_x0_loop_1_C_drain_IO_L2_out_4_x0_loop_2_C_drain_IO_L2_out_4_x0_loop_3>
                        <Name>C_drain_IO_L2_out_4_x0_loop_1_C_drain_IO_L2_out_4_x0_loop_2_C_drain_IO_L2_out_4_x0_loop_3</Name>
                        <TripCount>1024</TripCount>
                        <Latency>68608</Latency>
                        <AbsoluteTimeLatency>0.229 ms</AbsoluteTimeLatency>
                        <IterationLatency>67</IterationLatency>
                        <PipelineDepth>67</PipelineDepth>
                        <C_drain_IO_L2_out_4_x0_loop_4_C_drain_IO_L2_out_4_x0_loop_5>
                            <Name>C_drain_IO_L2_out_4_x0_loop_4_C_drain_IO_L2_out_4_x0_loop_5</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </C_drain_IO_L2_out_4_x0_loop_4_C_drain_IO_L2_out_4_x0_loop_5>
                        <C_drain_IO_L2_out_4_x0_loop_6_C_drain_IO_L2_out_4_x0_loop_7>
                            <Name>C_drain_IO_L2_out_4_x0_loop_6_C_drain_IO_L2_out_4_x0_loop_7</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </C_drain_IO_L2_out_4_x0_loop_6_C_drain_IO_L2_out_4_x0_loop_7>
                    </C_drain_IO_L2_out_4_x0_loop_1_C_drain_IO_L2_out_4_x0_loop_2_C_drain_IO_L2_out_4_x0_loop_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>65</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>326</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L2_out_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L2_out_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L2_out_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L2_out_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L2_out_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L2_out_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L2_out_4_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_5_x0297_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_5_x0297</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_5_x0297_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_5_x0297</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_5_x0297_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_5_x0297</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_4_x0296_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_4_x0296</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_4_x0296_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_4_x0296</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_4_x0296_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_4_x0296</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_4_0_x0260</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_3_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>85761</Best-caseLatency>
                    <Average-caseLatency>85761</Average-caseLatency>
                    <Worst-caseLatency>85761</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.286 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.286 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.286 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>85761</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L2_out_3_x0_loop_1_C_drain_IO_L2_out_3_x0_loop_2_C_drain_IO_L2_out_3_x0_loop_3>
                        <Name>C_drain_IO_L2_out_3_x0_loop_1_C_drain_IO_L2_out_3_x0_loop_2_C_drain_IO_L2_out_3_x0_loop_3</Name>
                        <TripCount>1280</TripCount>
                        <Latency>85760</Latency>
                        <AbsoluteTimeLatency>0.286 ms</AbsoluteTimeLatency>
                        <IterationLatency>67</IterationLatency>
                        <PipelineDepth>67</PipelineDepth>
                        <C_drain_IO_L2_out_3_x0_loop_4_C_drain_IO_L2_out_3_x0_loop_5>
                            <Name>C_drain_IO_L2_out_3_x0_loop_4_C_drain_IO_L2_out_3_x0_loop_5</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </C_drain_IO_L2_out_3_x0_loop_4_C_drain_IO_L2_out_3_x0_loop_5>
                        <C_drain_IO_L2_out_3_x0_loop_6_C_drain_IO_L2_out_3_x0_loop_7>
                            <Name>C_drain_IO_L2_out_3_x0_loop_6_C_drain_IO_L2_out_3_x0_loop_7</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </C_drain_IO_L2_out_3_x0_loop_6_C_drain_IO_L2_out_3_x0_loop_7>
                    </C_drain_IO_L2_out_3_x0_loop_1_C_drain_IO_L2_out_3_x0_loop_2_C_drain_IO_L2_out_3_x0_loop_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>65</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>325</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L2_out_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L2_out_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L2_out_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L2_out_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L2_out_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L2_out_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L2_out_3_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_4_x0296_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_4_x0296</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_4_x0296_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_4_x0296</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_4_x0296_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_4_x0296</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_3_x0295_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_3_x0295</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_3_x0295</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_3_x0295_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_3_x0295</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_3_0_x0252</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_2_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102913</Best-caseLatency>
                    <Average-caseLatency>102913</Average-caseLatency>
                    <Worst-caseLatency>102913</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.343 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.343 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.343 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102913</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L2_out_2_x0_loop_1_C_drain_IO_L2_out_2_x0_loop_2_C_drain_IO_L2_out_2_x0_loop_3>
                        <Name>C_drain_IO_L2_out_2_x0_loop_1_C_drain_IO_L2_out_2_x0_loop_2_C_drain_IO_L2_out_2_x0_loop_3</Name>
                        <TripCount>1536</TripCount>
                        <Latency>102912</Latency>
                        <AbsoluteTimeLatency>0.343 ms</AbsoluteTimeLatency>
                        <IterationLatency>67</IterationLatency>
                        <PipelineDepth>67</PipelineDepth>
                        <C_drain_IO_L2_out_2_x0_loop_4_C_drain_IO_L2_out_2_x0_loop_5>
                            <Name>C_drain_IO_L2_out_2_x0_loop_4_C_drain_IO_L2_out_2_x0_loop_5</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </C_drain_IO_L2_out_2_x0_loop_4_C_drain_IO_L2_out_2_x0_loop_5>
                        <C_drain_IO_L2_out_2_x0_loop_6_C_drain_IO_L2_out_2_x0_loop_7>
                            <Name>C_drain_IO_L2_out_2_x0_loop_6_C_drain_IO_L2_out_2_x0_loop_7</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </C_drain_IO_L2_out_2_x0_loop_6_C_drain_IO_L2_out_2_x0_loop_7>
                    </C_drain_IO_L2_out_2_x0_loop_1_C_drain_IO_L2_out_2_x0_loop_2_C_drain_IO_L2_out_2_x0_loop_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>65</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>325</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L2_out_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L2_out_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L2_out_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L2_out_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L2_out_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L2_out_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L2_out_2_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_3_x0295_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_3_x0295</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_3_x0295_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_3_x0295</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_3_x0295_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_3_x0295</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_2_x0294_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_2_x0294</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_2_x0294_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_2_x0294</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_2_x0294_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_2_x0294</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_2_0_x0244</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_1_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120065</Best-caseLatency>
                    <Average-caseLatency>120065</Average-caseLatency>
                    <Worst-caseLatency>120065</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>120065</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L2_out_1_x0_loop_1_C_drain_IO_L2_out_1_x0_loop_2_C_drain_IO_L2_out_1_x0_loop_3>
                        <Name>C_drain_IO_L2_out_1_x0_loop_1_C_drain_IO_L2_out_1_x0_loop_2_C_drain_IO_L2_out_1_x0_loop_3</Name>
                        <TripCount>1792</TripCount>
                        <Latency>120064</Latency>
                        <AbsoluteTimeLatency>0.400 ms</AbsoluteTimeLatency>
                        <IterationLatency>67</IterationLatency>
                        <PipelineDepth>67</PipelineDepth>
                        <C_drain_IO_L2_out_1_x0_loop_4_C_drain_IO_L2_out_1_x0_loop_5>
                            <Name>C_drain_IO_L2_out_1_x0_loop_4_C_drain_IO_L2_out_1_x0_loop_5</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </C_drain_IO_L2_out_1_x0_loop_4_C_drain_IO_L2_out_1_x0_loop_5>
                        <C_drain_IO_L2_out_1_x0_loop_6_C_drain_IO_L2_out_1_x0_loop_7>
                            <Name>C_drain_IO_L2_out_1_x0_loop_6_C_drain_IO_L2_out_1_x0_loop_7</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </C_drain_IO_L2_out_1_x0_loop_6_C_drain_IO_L2_out_1_x0_loop_7>
                    </C_drain_IO_L2_out_1_x0_loop_1_C_drain_IO_L2_out_1_x0_loop_2_C_drain_IO_L2_out_1_x0_loop_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>65</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>325</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L2_out_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L2_out_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L2_out_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L2_out_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L2_out_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L2_out_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L2_out_1_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_2_x0294_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_2_x0294</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_2_x0294_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_2_x0294</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_2_x0294_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_2_x0294</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0236</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>137217</Best-caseLatency>
                    <Average-caseLatency>137217</Average-caseLatency>
                    <Worst-caseLatency>137217</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.457 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.457 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.457 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>137217</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L2_out_0_x0_loop_1_C_drain_IO_L2_out_0_x0_loop_2_C_drain_IO_L2_out_0_x0_loop_3>
                        <Name>C_drain_IO_L2_out_0_x0_loop_1_C_drain_IO_L2_out_0_x0_loop_2_C_drain_IO_L2_out_0_x0_loop_3</Name>
                        <TripCount>2048</TripCount>
                        <Latency>137216</Latency>
                        <AbsoluteTimeLatency>0.457 ms</AbsoluteTimeLatency>
                        <IterationLatency>67</IterationLatency>
                        <PipelineDepth>67</PipelineDepth>
                        <C_drain_IO_L2_out_0_x0_loop_4_C_drain_IO_L2_out_0_x0_loop_5>
                            <Name>C_drain_IO_L2_out_0_x0_loop_4_C_drain_IO_L2_out_0_x0_loop_5</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </C_drain_IO_L2_out_0_x0_loop_4_C_drain_IO_L2_out_0_x0_loop_5>
                        <C_drain_IO_L2_out_0_x0_loop_6_C_drain_IO_L2_out_0_x0_loop_7>
                            <Name>C_drain_IO_L2_out_0_x0_loop_6_C_drain_IO_L2_out_0_x0_loop_7</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </C_drain_IO_L2_out_0_x0_loop_6_C_drain_IO_L2_out_0_x0_loop_7>
                    </C_drain_IO_L2_out_0_x0_loop_1_C_drain_IO_L2_out_0_x0_loop_2_C_drain_IO_L2_out_0_x0_loop_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>329</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L2_out_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L2_out_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L2_out_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L2_out_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L2_out_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L2_out_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L2_out_0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_0_x0292_din</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_0_x0292</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_0_x0292_full_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_0_x0292</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L2_out_0_x0292_write</name>
                    <Object>fifo_C_drain_C_drain_IO_L2_out_0_x0292</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_dout</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_empty_n</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_read</name>
                    <Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L3_out_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131074</Best-caseLatency>
                    <Average-caseLatency>131074</Average-caseLatency>
                    <Worst-caseLatency>131074</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.437 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.437 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.437 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131074</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L3_out_x0_loop_1_C_drain_IO_L3_out_x0_loop_3_C_drain_IO_L3_out_x0_loop_4_C_drain_IO_L3_out_x0_loop_5>
                        <Name>C_drain_IO_L3_out_x0_loop_1_C_drain_IO_L3_out_x0_loop_3_C_drain_IO_L3_out_x0_loop_4_C_drain_IO_L3_out_x0_loop_5</Name>
                        <TripCount>131072</TripCount>
                        <Latency>131072</Latency>
                        <AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </C_drain_IO_L3_out_x0_loop_1_C_drain_IO_L3_out_x0_loop_3_C_drain_IO_L3_out_x0_loop_4_C_drain_IO_L3_out_x0_loop_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>119</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L3_out_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L3_out_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L3_out_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L3_out_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L3_out_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L3_out_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L3_out_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_out_din</name>
                    <Object>fifo_C_drain_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_out_full_n</name>
                    <Object>fifo_C_drain_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_out_write</name>
                    <Object>fifo_C_drain_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_local_in_dout</name>
                    <Object>fifo_C_drain_local_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_local_in_empty_n</name>
                    <Object>fifo_C_drain_local_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_local_in_read</name>
                    <Object>fifo_C_drain_local_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>C_drain_IO_L3_out_serialize_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16455</Best-caseLatency>
                    <Average-caseLatency>16455</Average-caseLatency>
                    <Worst-caseLatency>16455</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.845 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.845 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.845 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16455</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C_drain_IO_L3_out_serialize_x0_loop_1>
                        <Name>C_drain_IO_L3_out_serialize_x0_loop_1</Name>
                        <TripCount>4096</TripCount>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>54.611 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                    </C_drain_IO_L3_out_serialize_x0_loop_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>675</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>471</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>C_drain_IO_L3_out_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>C_drain_IO_L3_out_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>C_drain_IO_L3_out_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>C_drain_IO_L3_out_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>C_drain_IO_L3_out_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>C_drain_IO_L3_out_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>C_drain_IO_L3_out_serialize_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWADDR</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWLEN</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWSIZE</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWBURST</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWLOCK</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWCACHE</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWPROT</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWQOS</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWREGION</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WDATA</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WSTRB</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WLAST</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARADDR</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARLEN</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARSIZE</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARBURST</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARLOCK</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARCACHE</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARPROT</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARQOS</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARREGION</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RDATA</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RLAST</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RRESP</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BRESP</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_local_in_dout</name>
                    <Object>fifo_C_drain_local_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_local_in_empty_n</name>
                    <Object>fifo_C_drain_local_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>fifo_C_drain_local_in_read</name>
                    <Object>fifo_C_drain_local_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C_dout</name>
                    <Object>C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C_empty_n</name>
                    <Object>C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C_read</name>
                    <Object>C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_fifo</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>kernel0_x0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129123159</Best-caseLatency>
                    <Average-caseLatency>129123159</Average-caseLatency>
                    <Worst-caseLatency>129123159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 sec</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>129122850</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>129122850</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>144</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>64</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>376606</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>217052</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWADDR</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWLEN</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWSIZE</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWBURST</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWLOCK</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWCACHE</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWPROT</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWQOS</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWREGION</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WDATA</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WSTRB</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WLAST</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARADDR</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARLEN</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARSIZE</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARBURST</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARLOCK</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARCACHE</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARPROT</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARQOS</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARREGION</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RDATA</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RLAST</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RRESP</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BRESP</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>A_address0</name>
                    <Object>A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>A_ce0</name>
                    <Object>A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>A_d0</name>
                    <Object>A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>119</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>A_q0</name>
                    <Object>A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>119</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>A_we0</name>
                    <Object>A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>A_address1</name>
                    <Object>A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>A_ce1</name>
                    <Object>A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>A_d1</name>
                    <Object>A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>119</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>A_q1</name>
                    <Object>A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>119</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>A_we1</name>
                    <Object>A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>B_address0</name>
                    <Object>B</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>B_ce0</name>
                    <Object>B</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>B_d0</name>
                    <Object>B</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>119</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>B_q0</name>
                    <Object>B</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>119</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>B_we0</name>
                    <Object>B</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>B_address1</name>
                    <Object>B</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>B_ce1</name>
                    <Object>B</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>B_d1</name>
                    <Object>B</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>119</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>B_q1</name>
                    <Object>B</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>119</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>B_we1</name>
                    <Object>B</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C</name>
                    <Object>C</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>C_ap_vld</name>
                    <Object>C</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>kernel0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>kernel0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>kernel0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>kernel0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>kernel0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>kernel0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_continue</name>
                    <Object>kernel0_x0</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131307045</Best-caseLatency>
                    <Average-caseLatency>131307045</Average-caseLatency>
                    <Worst-caseLatency>131307045</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.438 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.438 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.438 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131307046</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>234</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>208</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>386341</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>226814</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>s_axi_control_AWVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_AWREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_AWADDR</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>6</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WDATA</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WSTRB</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_ARVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_ARREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_ARADDR</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>6</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RDATA</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RRESP</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_BVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_BREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_BRESP</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>top</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_chain</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst_n</name>
                    <Object>top</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_chain</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>interrupt</name>
                    <Object>top</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_chain</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWVALID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWREADY</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWADDR</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWLEN</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWSIZE</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWBURST</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWLOCK</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWCACHE</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWPROT</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWQOS</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWREGION</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_AWUSER</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_WVALID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_WREADY</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_WDATA</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_WSTRB</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_WLAST</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_WID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_WUSER</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARVALID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARREADY</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARADDR</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARLEN</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARSIZE</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARBURST</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARLOCK</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARCACHE</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARPROT</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARQOS</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARREGION</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_ARUSER</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_RVALID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_RREADY</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_RDATA</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_RLAST</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_RID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_RUSER</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_RRESP</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_BVALID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_BREADY</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_BRESP</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_BID</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_A_BUSER</name>
                    <Object>gmem_A</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWVALID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWREADY</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWADDR</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWLEN</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWSIZE</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWBURST</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWLOCK</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWCACHE</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWPROT</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWQOS</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWREGION</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_AWUSER</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_WVALID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_WREADY</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_WDATA</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_WSTRB</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_WLAST</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_WID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_WUSER</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARVALID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARREADY</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARADDR</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARLEN</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARSIZE</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARBURST</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARLOCK</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARCACHE</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARPROT</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARQOS</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARREGION</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_ARUSER</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_RVALID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_RREADY</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_RDATA</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_RLAST</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_RID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_RUSER</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_RRESP</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_BVALID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_BREADY</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_BRESP</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_BID</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_B_BUSER</name>
                    <Object>gmem_B</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWADDR</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWLEN</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWSIZE</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWBURST</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWLOCK</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWCACHE</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWPROT</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWQOS</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWREGION</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_AWUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WDATA</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>512</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WSTRB</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WLAST</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_WUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARADDR</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARLEN</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARSIZE</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARBURST</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARLOCK</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARCACHE</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARPROT</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARQOS</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARREGION</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_ARUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RDATA</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>512</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RLAST</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_RRESP</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BVALID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BREADY</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BRESP</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BID</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_C_BUSER</name>
                    <Object>gmem_C</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>fifo_A_A_IO_L3_in_serialize_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L3_in_serialize_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_8_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_8_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_8_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_8_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_8_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_8_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_8_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_8_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_2_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_3_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_4_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_5_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_6_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_7_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_7_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_6_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_5_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_4_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_3_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_2_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_1_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_0_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L3_out_serialize_x0_U</Name>
            <ParentInst>grp_kernel0_x0_fu_90</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_A" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="in" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_B" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="out" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_C" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem_A:m_axi_gmem_B:m_axi_gmem_C</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_A_" paramPrefix="C_M_AXI_GMEM_A_" offsetSlaveName="s_axi_control" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_A_ARADDR</port>
                <port>m_axi_gmem_A_ARBURST</port>
                <port>m_axi_gmem_A_ARCACHE</port>
                <port>m_axi_gmem_A_ARID</port>
                <port>m_axi_gmem_A_ARLEN</port>
                <port>m_axi_gmem_A_ARLOCK</port>
                <port>m_axi_gmem_A_ARPROT</port>
                <port>m_axi_gmem_A_ARQOS</port>
                <port>m_axi_gmem_A_ARREADY</port>
                <port>m_axi_gmem_A_ARREGION</port>
                <port>m_axi_gmem_A_ARSIZE</port>
                <port>m_axi_gmem_A_ARUSER</port>
                <port>m_axi_gmem_A_ARVALID</port>
                <port>m_axi_gmem_A_AWADDR</port>
                <port>m_axi_gmem_A_AWBURST</port>
                <port>m_axi_gmem_A_AWCACHE</port>
                <port>m_axi_gmem_A_AWID</port>
                <port>m_axi_gmem_A_AWLEN</port>
                <port>m_axi_gmem_A_AWLOCK</port>
                <port>m_axi_gmem_A_AWPROT</port>
                <port>m_axi_gmem_A_AWQOS</port>
                <port>m_axi_gmem_A_AWREADY</port>
                <port>m_axi_gmem_A_AWREGION</port>
                <port>m_axi_gmem_A_AWSIZE</port>
                <port>m_axi_gmem_A_AWUSER</port>
                <port>m_axi_gmem_A_AWVALID</port>
                <port>m_axi_gmem_A_BID</port>
                <port>m_axi_gmem_A_BREADY</port>
                <port>m_axi_gmem_A_BRESP</port>
                <port>m_axi_gmem_A_BUSER</port>
                <port>m_axi_gmem_A_BVALID</port>
                <port>m_axi_gmem_A_RDATA</port>
                <port>m_axi_gmem_A_RID</port>
                <port>m_axi_gmem_A_RLAST</port>
                <port>m_axi_gmem_A_RREADY</port>
                <port>m_axi_gmem_A_RRESP</port>
                <port>m_axi_gmem_A_RUSER</port>
                <port>m_axi_gmem_A_RVALID</port>
                <port>m_axi_gmem_A_WDATA</port>
                <port>m_axi_gmem_A_WID</port>
                <port>m_axi_gmem_A_WLAST</port>
                <port>m_axi_gmem_A_WREADY</port>
                <port>m_axi_gmem_A_WSTRB</port>
                <port>m_axi_gmem_A_WUSER</port>
                <port>m_axi_gmem_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_B" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_B_" paramPrefix="C_M_AXI_GMEM_B_" offsetSlaveName="s_axi_control" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_B_ARADDR</port>
                <port>m_axi_gmem_B_ARBURST</port>
                <port>m_axi_gmem_B_ARCACHE</port>
                <port>m_axi_gmem_B_ARID</port>
                <port>m_axi_gmem_B_ARLEN</port>
                <port>m_axi_gmem_B_ARLOCK</port>
                <port>m_axi_gmem_B_ARPROT</port>
                <port>m_axi_gmem_B_ARQOS</port>
                <port>m_axi_gmem_B_ARREADY</port>
                <port>m_axi_gmem_B_ARREGION</port>
                <port>m_axi_gmem_B_ARSIZE</port>
                <port>m_axi_gmem_B_ARUSER</port>
                <port>m_axi_gmem_B_ARVALID</port>
                <port>m_axi_gmem_B_AWADDR</port>
                <port>m_axi_gmem_B_AWBURST</port>
                <port>m_axi_gmem_B_AWCACHE</port>
                <port>m_axi_gmem_B_AWID</port>
                <port>m_axi_gmem_B_AWLEN</port>
                <port>m_axi_gmem_B_AWLOCK</port>
                <port>m_axi_gmem_B_AWPROT</port>
                <port>m_axi_gmem_B_AWQOS</port>
                <port>m_axi_gmem_B_AWREADY</port>
                <port>m_axi_gmem_B_AWREGION</port>
                <port>m_axi_gmem_B_AWSIZE</port>
                <port>m_axi_gmem_B_AWUSER</port>
                <port>m_axi_gmem_B_AWVALID</port>
                <port>m_axi_gmem_B_BID</port>
                <port>m_axi_gmem_B_BREADY</port>
                <port>m_axi_gmem_B_BRESP</port>
                <port>m_axi_gmem_B_BUSER</port>
                <port>m_axi_gmem_B_BVALID</port>
                <port>m_axi_gmem_B_RDATA</port>
                <port>m_axi_gmem_B_RID</port>
                <port>m_axi_gmem_B_RLAST</port>
                <port>m_axi_gmem_B_RREADY</port>
                <port>m_axi_gmem_B_RRESP</port>
                <port>m_axi_gmem_B_RUSER</port>
                <port>m_axi_gmem_B_RVALID</port>
                <port>m_axi_gmem_B_WDATA</port>
                <port>m_axi_gmem_B_WID</port>
                <port>m_axi_gmem_B_WLAST</port>
                <port>m_axi_gmem_B_WREADY</port>
                <port>m_axi_gmem_B_WSTRB</port>
                <port>m_axi_gmem_B_WUSER</port>
                <port>m_axi_gmem_B_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_C" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_C_" paramPrefix="C_M_AXI_GMEM_C_" offsetSlaveName="s_axi_control" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_C_ARADDR</port>
                <port>m_axi_gmem_C_ARBURST</port>
                <port>m_axi_gmem_C_ARCACHE</port>
                <port>m_axi_gmem_C_ARID</port>
                <port>m_axi_gmem_C_ARLEN</port>
                <port>m_axi_gmem_C_ARLOCK</port>
                <port>m_axi_gmem_C_ARPROT</port>
                <port>m_axi_gmem_C_ARQOS</port>
                <port>m_axi_gmem_C_ARREADY</port>
                <port>m_axi_gmem_C_ARREGION</port>
                <port>m_axi_gmem_C_ARSIZE</port>
                <port>m_axi_gmem_C_ARUSER</port>
                <port>m_axi_gmem_C_ARVALID</port>
                <port>m_axi_gmem_C_AWADDR</port>
                <port>m_axi_gmem_C_AWBURST</port>
                <port>m_axi_gmem_C_AWCACHE</port>
                <port>m_axi_gmem_C_AWID</port>
                <port>m_axi_gmem_C_AWLEN</port>
                <port>m_axi_gmem_C_AWLOCK</port>
                <port>m_axi_gmem_C_AWPROT</port>
                <port>m_axi_gmem_C_AWQOS</port>
                <port>m_axi_gmem_C_AWREADY</port>
                <port>m_axi_gmem_C_AWREGION</port>
                <port>m_axi_gmem_C_AWSIZE</port>
                <port>m_axi_gmem_C_AWUSER</port>
                <port>m_axi_gmem_C_AWVALID</port>
                <port>m_axi_gmem_C_BID</port>
                <port>m_axi_gmem_C_BREADY</port>
                <port>m_axi_gmem_C_BRESP</port>
                <port>m_axi_gmem_C_BUSER</port>
                <port>m_axi_gmem_C_BVALID</port>
                <port>m_axi_gmem_C_RDATA</port>
                <port>m_axi_gmem_C_RID</port>
                <port>m_axi_gmem_C_RLAST</port>
                <port>m_axi_gmem_C_RREADY</port>
                <port>m_axi_gmem_C_RRESP</port>
                <port>m_axi_gmem_C_RUSER</port>
                <port>m_axi_gmem_C_RVALID</port>
                <port>m_axi_gmem_C_WDATA</port>
                <port>m_axi_gmem_C_WID</port>
                <port>m_axi_gmem_C_WLAST</port>
                <port>m_axi_gmem_C_WREADY</port>
                <port>m_axi_gmem_C_WSTRB</port>
                <port>m_axi_gmem_C_WUSER</port>
                <port>m_axi_gmem_C_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_" offsetMasterName="m_axi_gmem_C">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" resetValue="0x0" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" resetValue="0" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" resetValue="0" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" resetValue="0" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" resetValue="0" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" resetValue="0" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" resetValue="0" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" resetValue="0" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="24" name="RESERVED_2" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" resetValue="0x0" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" resetValue="0" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" resetValue="0x0" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" resetValue="0" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" resetValue="0" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" resetValue="0x0" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" resetValue="0" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" resetValue="0" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="A_1" access="W" resetValue="0x0" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" resetValue="0" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_2" access="W" resetValue="0x0" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" resetValue="0" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x1c" name="B_1" access="W" resetValue="0x0" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" resetValue="0" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x20" name="B_2" access="W" resetValue="0x0" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" resetValue="0" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x28" name="C_1" access="W" resetValue="0x0" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" resetValue="0" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x2c" name="C_2" access="W" resetValue="0x0" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" resetValue="0" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Offset Interfaces, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem_A">512 -&gt; 512, 64, 64, slave, s_axi_control, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_gmem_B">512 -&gt; 512, 64, 64, slave, s_axi_control, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_gmem_C">512 -&gt; 512, 64, 64, slave, s_axi_control, 0, 512, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table>
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Data Interface</keys>
                    <column name="s_axi_control">32, 6, 16, 0, m_axi_gmem_C</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_uint&lt;512&gt;*</column>
                    <column name="B">in, ap_uint&lt;512&gt;*</column>
                    <column name="C">out, ap_uint&lt;512&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="A">m_axi_gmem_A, interface, , </column>
                    <column name="A">s_axi_control A_1, register, offset, offset=0x10 range=32</column>
                    <column name="A">s_axi_control A_2, register, offset, offset=0x14 range=32</column>
                    <column name="B">m_axi_gmem_B, interface, , </column>
                    <column name="B">s_axi_control B_1, register, offset, offset=0x1c range=32</column>
                    <column name="B">s_axi_control B_2, register, offset, offset=0x20 range=32</column>
                    <column name="C">m_axi_gmem_C, interface, , </column>
                    <column name="C">s_axi_control C_1, register, offset, offset=0x28 range=32</column>
                    <column name="C">s_axi_control C_2, register, offset, offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="3">HW Interface, Message, Location</keys>
                    <column name="m_axi_gmem_A">Multiple burst reads of length 4096 and bit width 512 in loop 'nondf_kernel_cov_x0_loop_1', dut.cpp:24:29</column>
                    <column name="m_axi_gmem_B">Multiple burst reads of length 4096 and bit width 512 in loop 'nondf_kernel_cov_x1_loop_1', dut.cpp:68:29</column>
                    <column name="m_axi_gmem_C">Multiple burst writes of length 4096 and bit width 512 in loop 'C_drain_IO_L3_out_serialize_x0_loop_1', dut.cpp:17587:40</column>
                </table>
            </item>
            <item name="Burst Missed">
                <table>
                    <keys size="5">HW Interface, Variable, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem_A">xout, Could not widen since Type i512 size is greater than or equal to alignment 64(bytes), , dut.cpp:24:29</column>
                    <column name="m_axi_gmem_B">xout, Could not widen since Type i512 size is greater than or equal to alignment 64(bytes), , dut.cpp:68:29</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

