{"vcs1":{"timestamp_begin":1728750785.578514907, "rt":1.93, "ut":0.82, "st":0.25}}
{"vcselab":{"timestamp_begin":1728750787.575675313, "rt":1.21, "ut":0.32, "st":0.13}}
{"link":{"timestamp_begin":1728750788.851893027, "rt":0.32, "ut":0.13, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728750785.038763428}
{"VCS_COMP_START_TIME": 1728750785.038763428}
{"VCS_COMP_END_TIME": 1728750790.840345116}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332528}}
{"stitch_vcselab": {"peak_mem": 231548}}
