#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 24 13:58:14 2020
# Process ID: 8264
# Current directory: C:/Users/danie/Documents/Repaso_VIVADO/pulse_generator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4776 C:\Users\danie\Documents\Repaso_VIVADO\pulse_generator\pulse_generator.xpr
# Log file: C:/Users/danie/Documents/Repaso_VIVADO/pulse_generator/vivado.log
# Journal file: C:/Users/danie/Documents/Repaso_VIVADO/pulse_generator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/danie/Documents/Repaso_VIVADO/pulse_generator/pulse_generator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 742.270 ; gain = 103.426
update_compile_order -fileset sources_1
close_project
open_project C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 826.539 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A7006CA
ERROR: [Labtools 27-3244] Could not start or connect to xsdb server.
open_hw_target: Time (s): cpu = 00:00:10 ; elapsed = 00:01:07 . Memory (MB): peak = 1941.508 ; gain = 1114.969
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
open_project C:/Users/danie/Documents/Repaso_VIVADO/pulse_generator/pulse_generator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.277 ; gain = 17.480
current_project System_etapa1
close_project
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 24 15:16:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/danie/Documents/Repaso_VIVADO/pulse_generator/pulse_generator.runs/synth_1/runme.log
[Tue Mar 24 15:16:30 2020] Launched impl_1...
Run output will be captured here: C:/Users/danie/Documents/Repaso_VIVADO/pulse_generator/pulse_generator.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A7006CA
ERROR: [Labtools 27-3244] Could not start or connect to xsdb server.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/danie/Documents/Repaso_VIVADO/pulse_generator/pulse_generator.runs/impl_1/Generator.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 24 15:29:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/danie/Documents/Repaso_VIVADO/pulse_generator/pulse_generator.runs/synth_1/runme.log
[Tue Mar 24 15:29:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/danie/Documents/Repaso_VIVADO/pulse_generator/pulse_generator.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.176 . Memory (MB): peak = 2921.898 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.182 . Memory (MB): peak = 2921.898 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:01 ; elapsed = 00:01:11 . Memory (MB): peak = 3109.391 ; gain = 1094.680
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 24 15:38:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/danie/Documents/Repaso_VIVADO/pulse_generator/pulse_generator.runs/synth_1/runme.log
[Tue Mar 24 15:38:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/danie/Documents/Repaso_VIVADO/pulse_generator/pulse_generator.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/danie/Documents/Repaso_VIVADO/pulse_generator/pulse_generator.runs/impl_1/Generator.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtools 27-3244] Could not start or connect to xsdb server.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017A7006CA
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 24 15:58:59 2020...
