Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3.1 (win64) Build 2035080 Fri Oct 20 14:20:01 MDT 2017
| Date             : Mon Nov 27 00:04:19 2017
| Host             : PK-Laptop running 64-bit major release  (build 9200)
| Command          : report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
| Design           : toplevel
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.102        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.030        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.001 |      589 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      208 |     20800 |            1.00 |
|   LUT as Distributed RAM |    <0.001 |       16 |      9600 |            0.17 |
|   Register               |    <0.001 |      266 |     41600 |            0.64 |
|   CARRY4                 |    <0.001 |       11 |      8150 |            0.13 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       19 |       --- |             --- |
| Signals                  |     0.001 |      496 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |        50 |            1.00 |
| I/O                      |     0.026 |       14 |       106 |           13.21 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.102 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.013 |       0.004 |      0.010 |
| Vccaux    |       1.800 |     0.014 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.008 |       0.007 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------+-----------+
| Name                                                   | Power (W) |
+--------------------------------------------------------+-----------+
| toplevel                                               |     0.030 |
|   Randomizer                                           |    <0.001 |
|   display                                              |    <0.001 |
|   registers_reg_r1_0_15_0_5                            |    <0.001 |
|   registers_reg_r1_0_15_6_7                            |    <0.001 |
|   registers_reg_r2_0_15_0_5                            |    <0.001 |
|   registers_reg_r2_0_15_6_7                            |    <0.001 |
|   tx_fifo                                              |    <0.001 |
|     U0                                                 |    <0.001 |
|       inst_fifo_gen                                    |    <0.001 |
|         gconvfifo.rf                                   |    <0.001 |
|           grf.rf                                       |    <0.001 |
|             gntv_or_sync_fifo.gcx.clkx                 |    <0.001 |
|               rd_pntr_cdc_inst                         |    <0.001 |
|               wr_pntr_cdc_inst                         |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|               gr1.gr1_int.rfwft                        |    <0.001 |
|               gras.rsts                                |    <0.001 |
|               rpntr                                    |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|               gwas.wsts                                |    <0.001 |
|               wpntr                                    |    <0.001 |
|             gntv_or_sync_fifo.mem                      |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                 inst_blk_mem_gen                       |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                     valid.cstr                         |    <0.001 |
|                       ramloop[0].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
+--------------------------------------------------------+-----------+


