-- ----------------------------------------------------------------
-- adder.vhd
--
-- 4/17/2017
--
-- simple multiplier
--
-- ----------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity adder is port(
	clk: in std_logic;
	reset: in std_logic;
	count: out unsigned(3 downto 0) --output of the design 
);
end adder;