 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:41:21 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32rvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v125c.db)

Number of ports:                          199
Number of nets:                          2146
Number of cells:                         1904
Number of combinational cells:           1703
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                        300
Number of references:                      39

Combinational area:               3416.966095
Buf/Inv area:                      420.354178
Noncombinational area:            1290.034986
Macro/Black Box area:                0.000000
Net Interconnect area:            1160.842908

Total cell area:                  4707.001081
Total area:                       5867.843989
1
